# vsim -c -coverage "+CODE_COVERAGE_ENABLE=1" "+UVM_TESTNAME=random_test" -permit_unmatched_virtual_intf -sv_seed random -do "set NoQuitOnFinish 1; run -a; coverage save random_test.random.ucdb; quit -f" optimized_debug_top_tb 
# Start time: 15:09:58 on Dec 07,2022
# //  Questa Sim
# //  Version 2020.4_1 linux Nov  6 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.uvmf_base_pkg_hdl(fast)
# Loading work.LC3_parameters_pkg(fast)
# Loading work.memaccess_out_driver_bfm(fast)
# Loading work.memaccess_out_monitor_bfm(fast)
# Loading work.memaccess_out_pkg_hdl(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.uvmf_base_pkg(fast)
# Loading work.memaccess_out_pkg(fast)
# Loading work.memaccess_in_driver_bfm(fast)
# Loading work.memaccess_in_monitor_bfm(fast)
# Loading work.memaccess_in_pkg_hdl(fast)
# Loading work.memaccess_in_pkg(fast)
# Loading work.lc3_prediction_pkg(fast)
# Loading work.memaccess_env_pkg(fast)
# Loading work.fetch_out_driver_bfm(fast)
# Loading work.fetch_out_monitor_bfm(fast)
# Loading work.fetch_out_pkg_hdl(fast)
# Loading work.fetch_out_pkg(fast)
# Loading work.fetch_in_driver_bfm(fast)
# Loading work.fetch_in_monitor_bfm(fast)
# Loading work.fetch_in_pkg_hdl(fast)
# Loading work.fetch_in_pkg(fast)
# Loading work.fetch_env_pkg(fast)
# Loading work.decode_out_driver_bfm(fast)
# Loading work.decode_out_monitor_bfm(fast)
# Loading work.decode_out_pkg_hdl(fast)
# Loading work.decode_out_pkg(fast)
# Loading work.decode_in_driver_bfm(fast)
# Loading work.decode_in_monitor_bfm(fast)
# Loading work.decode_in_pkg_hdl(fast)
# Loading work.decode_in_pkg(fast)
# Loading work.decode_env_pkg(fast)
# Loading work.writeback_out_driver_bfm(fast)
# Loading work.writeback_out_monitor_bfm(fast)
# Loading work.writeback_out_pkg_hdl(fast)
# Loading work.writeback_out_pkg(fast)
# Loading work.writeback_in_driver_bfm(fast)
# Loading work.writeback_in_monitor_bfm(fast)
# Loading work.writeback_in_pkg_hdl(fast)
# Loading work.writeback_in_pkg(fast)
# Loading work.writeback_env_pkg(fast)
# Loading work.execute_out_driver_bfm(fast)
# Loading work.execute_out_monitor_bfm(fast)
# Loading work.execute_out_pkg_hdl(fast)
# Loading work.execute_out_pkg(fast)
# Loading work.execute_in_driver_bfm(fast)
# Loading work.execute_in_monitor_bfm(fast)
# Loading work.execute_in_pkg_hdl(fast)
# Loading work.execute_in_pkg(fast)
# Loading work.execute_env_pkg(fast)
# Loading work.controller_out_driver_bfm(fast)
# Loading work.controller_out_monitor_bfm(fast)
# Loading work.controller_out_pkg_hdl(fast)
# Loading work.controller_out_pkg(fast)
# Loading work.controller_in_driver_bfm(fast)
# Loading work.controller_in_monitor_bfm(fast)
# Loading work.controller_in_pkg_hdl(fast)
# Loading work.controller_in_pkg(fast)
# Loading work.controller_env_pkg(fast)
# Loading work.instruction_memory_driver_bfm(fast)
# Loading work.instruction_memory_monitor_bfm(fast)
# Loading work.instruction_memory_pkg_hdl(fast)
# Loading work.instruction_memory_pkg(fast)
# Loading work.data_memory_driver_bfm(fast)
# Loading work.data_memory_monitor_bfm(fast)
# Loading work.data_memory_pkg_hdl(fast)
# Loading work.data_memory_pkg(fast)
# Loading work.LC3_env_pkg(fast)
# Loading work.LC3_sequences_pkg(fast)
# Loading work.LC3_tests_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.hvl_top(fast)
# Loading work.hdl_top(fast)
# Loading work.writeback_in_if_sv_unit(fast)
# Loading work.writeback_in_if(fast__1)
# Loading work.writeback_out_if_sv_unit(fast)
# Loading work.writeback_out_if(fast__1)
# Loading work.execute_in_if_sv_unit(fast)
# Loading work.execute_in_if(fast__1)
# Loading work.execute_out_if_sv_unit(fast)
# Loading work.execute_out_if(fast__1)
# Loading work.controller_in_if_sv_unit(fast)
# Loading work.controller_in_if(fast__1)
# Loading work.controller_out_if_sv_unit(fast)
# Loading work.controller_out_if(fast__1)
# Loading work.decode_in_if_sv_unit(fast)
# Loading work.decode_in_if(fast__1)
# Loading work.decode_out_if_sv_unit(fast)
# Loading work.decode_out_if(fast__1)
# Loading work.fetch_in_if_sv_unit(fast)
# Loading work.fetch_in_if(fast__1)
# Loading work.fetch_out_if_sv_unit(fast)
# Loading work.fetch_out_if(fast__1)
# Loading work.memaccess_in_if_sv_unit(fast)
# Loading work.memaccess_in_if(fast__1)
# Loading work.memaccess_out_if_sv_unit(fast)
# Loading work.memaccess_out_if(fast__1)
# Loading work.data_memory_if_sv_unit(fast)
# Loading work.data_memory_if(fast__1)
# Loading work.instruction_memory_if_sv_unit(fast)
# Loading work.instruction_memory_if(fast__1)
# Loading work.writeback_in_monitor_bfm_sv_unit(fast)
# Loading work.writeback_in_monitor_bfm(fast__1)
# Loading work.writeback_out_monitor_bfm_sv_unit(fast)
# Loading work.writeback_out_monitor_bfm(fast__1)
# Loading work.execute_in_monitor_bfm_sv_unit(fast)
# Loading work.execute_in_monitor_bfm(fast__1)
# Loading work.execute_out_monitor_bfm_sv_unit(fast)
# Loading work.execute_out_monitor_bfm(fast__1)
# Loading work.controller_in_monitor_bfm_sv_unit(fast)
# Loading work.controller_in_monitor_bfm(fast__1)
# Loading work.controller_out_monitor_bfm_sv_unit(fast)
# Loading work.controller_out_monitor_bfm(fast__1)
# Loading work.decode_in_monitor_bfm_sv_unit(fast)
# Loading work.decode_in_monitor_bfm(fast__1)
# Loading work.decode_out_monitor_bfm_sv_unit(fast)
# Loading work.decode_out_monitor_bfm(fast__1)
# Loading work.fetch_in_monitor_bfm_sv_unit(fast)
# Loading work.fetch_in_monitor_bfm(fast__1)
# Loading work.fetch_out_monitor_bfm_sv_unit(fast)
# Loading work.fetch_out_monitor_bfm(fast__1)
# Loading work.memaccess_in_monitor_bfm_sv_unit(fast)
# Loading work.memaccess_in_monitor_bfm(fast__1)
# Loading work.memaccess_out_monitor_bfm_sv_unit(fast)
# Loading work.memaccess_out_monitor_bfm(fast__1)
# Loading work.data_memory_monitor_bfm_sv_unit(fast)
# Loading work.data_memory_monitor_bfm(fast__1)
# Loading work.instruction_memory_monitor_bfm_sv_unit(fast)
# Loading work.instruction_memory_monitor_bfm(fast__1)
# Loading work.data_memory_driver_bfm_sv_unit(fast)
# Loading work.data_memory_driver_bfm(fast__1)
# Loading work.instruction_memory_driver_bfm_sv_unit(fast)
# Loading work.instruction_memory_driver_bfm(fast__1)
# Loading work.LC3(fast)
# Loading work.Fetch(fast)
# Loading work.Decode(fast)
# Loading work.Execute(fast)
# Loading work.ALU(fast)
# Loading work.extension(fast)
# Loading work.MemAccess(fast)
# Loading work.Writeback(fast)
# Loading work.RegFile(fast)
# Loading work.Controller_Pipeline(fast)
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.wait_for_reset' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /controller_out_pkg::controller_out_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/controller_out_pkg/src/controller_out_configuration.svh Line: 148
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.wait_for_num_clocks' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /controller_out_pkg::controller_out_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/controller_out_pkg/src/controller_out_configuration.svh Line: 156
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.wait_for_num_clocks' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /controller_out_pkg::controller_out_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/controller_out_pkg/src/controller_out_configuration.svh Line: 156
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.count' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /controller_out_pkg::controller_out_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/controller_out_pkg/src/controller_out_configuration.svh Line: 156
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.configure' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /controller_out_pkg::controller_out_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/controller_out_pkg/src/controller_out_monitor.svh Line: 46
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.proxy' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /controller_out_pkg::controller_out_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/controller_out_pkg/src/controller_out_monitor.svh Line: 56
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.start_monitoring' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /controller_out_pkg::controller_out_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/controller_out_pkg/src/controller_out_monitor.svh Line: 64
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.configure' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /controller_out_pkg::controller_out_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/controller_out_pkg/src/controller_out_monitor.svh Line: 46
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.wait_for_reset' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /controller_in_pkg::controller_in_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/controller_in_pkg/src/controller_in_configuration.svh Line: 148
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.wait_for_num_clocks' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /controller_in_pkg::controller_in_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/controller_in_pkg/src/controller_in_configuration.svh Line: 156
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.wait_for_num_clocks' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /controller_in_pkg::controller_in_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/controller_in_pkg/src/controller_in_configuration.svh Line: 156
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.count' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /controller_in_pkg::controller_in_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/controller_in_pkg/src/controller_in_configuration.svh Line: 156
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.configure' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /controller_in_pkg::controller_in_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/controller_in_pkg/src/controller_in_monitor.svh Line: 46
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.proxy' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /controller_in_pkg::controller_in_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/controller_in_pkg/src/controller_in_monitor.svh Line: 56
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.start_monitoring' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /controller_in_pkg::controller_in_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/controller_in_pkg/src/controller_in_monitor.svh Line: 64
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.configure' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /controller_in_pkg::controller_in_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/controller_in_pkg/src/controller_in_monitor.svh Line: 46
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.wait_for_reset' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /instruction_memory_pkg::instruction_memory_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/instruction_memory_pkg/src/instruction_memory_configuration.svh Line: 148
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.wait_for_num_clocks' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /instruction_memory_pkg::instruction_memory_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/instruction_memory_pkg/src/instruction_memory_configuration.svh Line: 156
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.wait_for_num_clocks' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /instruction_memory_pkg::instruction_memory_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/instruction_memory_pkg/src/instruction_memory_configuration.svh Line: 156
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.count' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /instruction_memory_pkg::instruction_memory_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/instruction_memory_pkg/src/instruction_memory_configuration.svh Line: 156
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.configure' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /instruction_memory_pkg::instruction_memory_driver File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/instruction_memory_pkg/src/instruction_memory_driver.svh Line: 53
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.proxy' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /instruction_memory_pkg::instruction_memory_driver File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/instruction_memory_pkg/src/instruction_memory_driver.svh Line: 61
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.respond_and_wait_for_next_transfer' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /instruction_memory_pkg::instruction_memory_driver File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/instruction_memory_pkg/src/instruction_memory_driver.svh Line: 69
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.initiate_and_get_response' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /instruction_memory_pkg::instruction_memory_driver File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/instruction_memory_pkg/src/instruction_memory_driver.svh Line: 77
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.configure' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /instruction_memory_pkg::instruction_memory_driver File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/instruction_memory_pkg/src/instruction_memory_driver.svh Line: 53
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.respond_and_wait_for_next_transfer' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /instruction_memory_pkg::instruction_memory_driver File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/instruction_memory_pkg/src/instruction_memory_driver.svh Line: 69
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.instruction_memory_initiator_struct' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /instruction_memory_pkg::instruction_memory_driver File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/instruction_memory_pkg/src/instruction_memory_driver.svh Line: 69
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.respond_and_wait_for_next_transfer' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /instruction_memory_pkg::instruction_memory_driver File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/instruction_memory_pkg/src/instruction_memory_driver.svh Line: 69
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.instruction_memory_responder_struct' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /instruction_memory_pkg::instruction_memory_driver File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/instruction_memory_pkg/src/instruction_memory_driver.svh Line: 69
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.initiate_and_get_response' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /instruction_memory_pkg::instruction_memory_driver File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/instruction_memory_pkg/src/instruction_memory_driver.svh Line: 77
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.instruction_memory_initiator_struct' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /instruction_memory_pkg::instruction_memory_driver File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/instruction_memory_pkg/src/instruction_memory_driver.svh Line: 77
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.initiate_and_get_response' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /instruction_memory_pkg::instruction_memory_driver File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/instruction_memory_pkg/src/instruction_memory_driver.svh Line: 77
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.instruction_memory_responder_struct' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /instruction_memory_pkg::instruction_memory_driver File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/instruction_memory_pkg/src/instruction_memory_driver.svh Line: 77
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.configure' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /instruction_memory_pkg::instruction_memory_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/instruction_memory_pkg/src/instruction_memory_monitor.svh Line: 46
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.proxy' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /instruction_memory_pkg::instruction_memory_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/instruction_memory_pkg/src/instruction_memory_monitor.svh Line: 56
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.start_monitoring' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /instruction_memory_pkg::instruction_memory_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/instruction_memory_pkg/src/instruction_memory_monitor.svh Line: 64
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.configure' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /instruction_memory_pkg::instruction_memory_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/instruction_memory_pkg/src/instruction_memory_monitor.svh Line: 46
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.wait_for_reset' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /data_memory_pkg::data_memory_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/data_memory_pkg/src/data_memory_configuration.svh Line: 148
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.wait_for_num_clocks' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /data_memory_pkg::data_memory_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/data_memory_pkg/src/data_memory_configuration.svh Line: 156
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.wait_for_num_clocks' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /data_memory_pkg::data_memory_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/data_memory_pkg/src/data_memory_configuration.svh Line: 156
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.count' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /data_memory_pkg::data_memory_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/data_memory_pkg/src/data_memory_configuration.svh Line: 156
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.configure' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /data_memory_pkg::data_memory_driver File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/data_memory_pkg/src/data_memory_driver.svh Line: 53
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.proxy' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /data_memory_pkg::data_memory_driver File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/data_memory_pkg/src/data_memory_driver.svh Line: 61
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.respond_and_wait_for_next_transfer' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /data_memory_pkg::data_memory_driver File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/data_memory_pkg/src/data_memory_driver.svh Line: 69
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.initiate_and_get_response' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /data_memory_pkg::data_memory_driver File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/data_memory_pkg/src/data_memory_driver.svh Line: 77
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.configure' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /data_memory_pkg::data_memory_driver File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/data_memory_pkg/src/data_memory_driver.svh Line: 53
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.respond_and_wait_for_next_transfer' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /data_memory_pkg::data_memory_driver File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/data_memory_pkg/src/data_memory_driver.svh Line: 69
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.data_memory_initiator_struct' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /data_memory_pkg::data_memory_driver File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/data_memory_pkg/src/data_memory_driver.svh Line: 69
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.respond_and_wait_for_next_transfer' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /data_memory_pkg::data_memory_driver File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/data_memory_pkg/src/data_memory_driver.svh Line: 69
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.data_memory_responder_struct' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /data_memory_pkg::data_memory_driver File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/data_memory_pkg/src/data_memory_driver.svh Line: 69
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.initiate_and_get_response' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /data_memory_pkg::data_memory_driver File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/data_memory_pkg/src/data_memory_driver.svh Line: 77
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.data_memory_initiator_struct' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /data_memory_pkg::data_memory_driver File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/data_memory_pkg/src/data_memory_driver.svh Line: 77
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.initiate_and_get_response' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /data_memory_pkg::data_memory_driver File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/data_memory_pkg/src/data_memory_driver.svh Line: 77
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.data_memory_responder_struct' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /data_memory_pkg::data_memory_driver File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/data_memory_pkg/src/data_memory_driver.svh Line: 77
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.configure' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /data_memory_pkg::data_memory_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/data_memory_pkg/src/data_memory_monitor.svh Line: 46
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.proxy' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /data_memory_pkg::data_memory_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/data_memory_pkg/src/data_memory_monitor.svh Line: 56
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.start_monitoring' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /data_memory_pkg::data_memory_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/data_memory_pkg/src/data_memory_monitor.svh Line: 64
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.configure' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /data_memory_pkg::data_memory_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/data_memory_pkg/src/data_memory_monitor.svh Line: 46
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.wait_for_reset' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /memaccess_out_pkg::memaccess_out_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/memaccess_out_pkg/src/memaccess_out_configuration.svh Line: 148
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.wait_for_num_clocks' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /memaccess_out_pkg::memaccess_out_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/memaccess_out_pkg/src/memaccess_out_configuration.svh Line: 156
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.wait_for_num_clocks' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /memaccess_out_pkg::memaccess_out_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/memaccess_out_pkg/src/memaccess_out_configuration.svh Line: 156
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.count' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /memaccess_out_pkg::memaccess_out_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/memaccess_out_pkg/src/memaccess_out_configuration.svh Line: 156
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.configure' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /memaccess_out_pkg::memaccess_out_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/memaccess_out_pkg/src/memaccess_out_monitor.svh Line: 46
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.proxy' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /memaccess_out_pkg::memaccess_out_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/memaccess_out_pkg/src/memaccess_out_monitor.svh Line: 56
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.start_monitoring' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /memaccess_out_pkg::memaccess_out_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/memaccess_out_pkg/src/memaccess_out_monitor.svh Line: 64
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.configure' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /memaccess_out_pkg::memaccess_out_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/memaccess_out_pkg/src/memaccess_out_monitor.svh Line: 46
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.wait_for_reset' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /memaccess_in_pkg::memaccess_in_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/memaccess_in_pkg/src/memaccess_in_configuration.svh Line: 148
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.wait_for_num_clocks' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /memaccess_in_pkg::memaccess_in_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/memaccess_in_pkg/src/memaccess_in_configuration.svh Line: 156
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.wait_for_num_clocks' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /memaccess_in_pkg::memaccess_in_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/memaccess_in_pkg/src/memaccess_in_configuration.svh Line: 156
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.count' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /memaccess_in_pkg::memaccess_in_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/memaccess_in_pkg/src/memaccess_in_configuration.svh Line: 156
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.configure' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /memaccess_in_pkg::memaccess_in_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/memaccess_in_pkg/src/memaccess_in_monitor.svh Line: 46
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.proxy' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /memaccess_in_pkg::memaccess_in_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/memaccess_in_pkg/src/memaccess_in_monitor.svh Line: 56
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.start_monitoring' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /memaccess_in_pkg::memaccess_in_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/memaccess_in_pkg/src/memaccess_in_monitor.svh Line: 64
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.configure' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /memaccess_in_pkg::memaccess_in_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/memaccess_in_pkg/src/memaccess_in_monitor.svh Line: 46
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.wait_for_reset' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /fetch_out_pkg::fetch_out_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/fetch_out_pkg/src/fetch_out_configuration.svh Line: 148
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.wait_for_num_clocks' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /fetch_out_pkg::fetch_out_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/fetch_out_pkg/src/fetch_out_configuration.svh Line: 156
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.wait_for_num_clocks' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /fetch_out_pkg::fetch_out_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/fetch_out_pkg/src/fetch_out_configuration.svh Line: 156
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.count' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /fetch_out_pkg::fetch_out_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/fetch_out_pkg/src/fetch_out_configuration.svh Line: 156
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.configure' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /fetch_out_pkg::fetch_out_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/fetch_out_pkg/src/fetch_out_monitor.svh Line: 47
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.proxy' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /fetch_out_pkg::fetch_out_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/fetch_out_pkg/src/fetch_out_monitor.svh Line: 57
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.wait_for_reset' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /fetch_out_pkg::fetch_out_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/fetch_out_pkg/src/fetch_out_monitor.svh Line: 66
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.start_monitoring' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /fetch_out_pkg::fetch_out_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/fetch_out_pkg/src/fetch_out_monitor.svh Line: 67
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.configure' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /fetch_out_pkg::fetch_out_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/fetch_out_pkg/src/fetch_out_monitor.svh Line: 47
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.wait_for_reset' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /fetch_in_pkg::fetch_in_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/fetch_in_pkg/src/fetch_in_configuration.svh Line: 148
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.wait_for_num_clocks' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /fetch_in_pkg::fetch_in_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/fetch_in_pkg/src/fetch_in_configuration.svh Line: 156
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.wait_for_num_clocks' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /fetch_in_pkg::fetch_in_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/fetch_in_pkg/src/fetch_in_configuration.svh Line: 156
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.count' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /fetch_in_pkg::fetch_in_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/fetch_in_pkg/src/fetch_in_configuration.svh Line: 156
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.configure' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /fetch_in_pkg::fetch_in_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/fetch_in_pkg/src/fetch_in_monitor.svh Line: 47
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.proxy' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /fetch_in_pkg::fetch_in_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/fetch_in_pkg/src/fetch_in_monitor.svh Line: 57
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.start_monitoring' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /fetch_in_pkg::fetch_in_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/fetch_in_pkg/src/fetch_in_monitor.svh Line: 67
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.configure' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /fetch_in_pkg::fetch_in_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/fetch_in_pkg/src/fetch_in_monitor.svh Line: 47
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.wait_for_reset' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /decode_out_pkg::decode_out_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/decode_out_pkg/src/decode_out_configuration.svh Line: 148
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.wait_for_num_clocks' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /decode_out_pkg::decode_out_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/decode_out_pkg/src/decode_out_configuration.svh Line: 156
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.wait_for_num_clocks' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /decode_out_pkg::decode_out_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/decode_out_pkg/src/decode_out_configuration.svh Line: 156
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.count' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /decode_out_pkg::decode_out_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/decode_out_pkg/src/decode_out_configuration.svh Line: 156
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.configure' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /decode_out_pkg::decode_out_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/decode_out_pkg/src/decode_out_monitor.svh Line: 46
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.proxy' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /decode_out_pkg::decode_out_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/decode_out_pkg/src/decode_out_monitor.svh Line: 56
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.start_monitoring' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /decode_out_pkg::decode_out_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/decode_out_pkg/src/decode_out_monitor.svh Line: 64
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.configure' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /decode_out_pkg::decode_out_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/decode_out_pkg/src/decode_out_monitor.svh Line: 46
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.wait_for_reset' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /decode_in_pkg::decode_in_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/decode_in_pkg/src/decode_in_configuration.svh Line: 155
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.wait_for_num_clocks' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /decode_in_pkg::decode_in_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/decode_in_pkg/src/decode_in_configuration.svh Line: 163
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.wait_for_num_clocks' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /decode_in_pkg::decode_in_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/decode_in_pkg/src/decode_in_configuration.svh Line: 163
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.count' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /decode_in_pkg::decode_in_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/decode_in_pkg/src/decode_in_configuration.svh Line: 163
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.configure' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /decode_in_pkg::decode_in_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/decode_in_pkg/src/decode_in_monitor.svh Line: 46
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.proxy' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /decode_in_pkg::decode_in_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/decode_in_pkg/src/decode_in_monitor.svh Line: 56
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.start_monitoring' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /decode_in_pkg::decode_in_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/decode_in_pkg/src/decode_in_monitor.svh Line: 64
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.configure' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /decode_in_pkg::decode_in_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/decode_in_pkg/src/decode_in_monitor.svh Line: 46
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.wait_for_reset' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /writeback_out_pkg::writeback_out_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/writeback_out_pkg/src/writeback_out_configuration.svh Line: 148
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.wait_for_num_clocks' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /writeback_out_pkg::writeback_out_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/writeback_out_pkg/src/writeback_out_configuration.svh Line: 156
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.wait_for_num_clocks' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /writeback_out_pkg::writeback_out_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/writeback_out_pkg/src/writeback_out_configuration.svh Line: 156
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.count' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /writeback_out_pkg::writeback_out_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/writeback_out_pkg/src/writeback_out_configuration.svh Line: 156
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.configure' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /writeback_out_pkg::writeback_out_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/writeback_out_pkg/src/writeback_out_monitor.svh Line: 46
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.proxy' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /writeback_out_pkg::writeback_out_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/writeback_out_pkg/src/writeback_out_monitor.svh Line: 56
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.start_monitoring' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /writeback_out_pkg::writeback_out_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/writeback_out_pkg/src/writeback_out_monitor.svh Line: 64
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.configure' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /writeback_out_pkg::writeback_out_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/writeback_out_pkg/src/writeback_out_monitor.svh Line: 46
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.wait_for_reset' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /writeback_in_pkg::writeback_in_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/writeback_in_pkg/src/writeback_in_configuration.svh Line: 148
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.wait_for_num_clocks' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /writeback_in_pkg::writeback_in_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/writeback_in_pkg/src/writeback_in_configuration.svh Line: 156
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.wait_for_num_clocks' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /writeback_in_pkg::writeback_in_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/writeback_in_pkg/src/writeback_in_configuration.svh Line: 156
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.count' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /writeback_in_pkg::writeback_in_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/writeback_in_pkg/src/writeback_in_configuration.svh Line: 156
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.configure' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /writeback_in_pkg::writeback_in_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/writeback_in_pkg/src/writeback_in_monitor.svh Line: 46
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.proxy' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /writeback_in_pkg::writeback_in_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/writeback_in_pkg/src/writeback_in_monitor.svh Line: 56
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.start_monitoring' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /writeback_in_pkg::writeback_in_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/writeback_in_pkg/src/writeback_in_monitor.svh Line: 64
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.configure' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /writeback_in_pkg::writeback_in_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/writeback_in_pkg/src/writeback_in_monitor.svh Line: 46
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.wait_for_reset' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /execute_out_pkg::execute_out_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/execute_out_pkg/src/execute_out_configuration.svh Line: 148
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.wait_for_num_clocks' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /execute_out_pkg::execute_out_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/execute_out_pkg/src/execute_out_configuration.svh Line: 156
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.wait_for_num_clocks' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /execute_out_pkg::execute_out_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/execute_out_pkg/src/execute_out_configuration.svh Line: 156
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.count' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /execute_out_pkg::execute_out_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/execute_out_pkg/src/execute_out_configuration.svh Line: 156
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.configure' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /execute_out_pkg::execute_out_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/execute_out_pkg/src/execute_out_monitor.svh Line: 46
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.proxy' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /execute_out_pkg::execute_out_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/execute_out_pkg/src/execute_out_monitor.svh Line: 56
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.start_monitoring' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /execute_out_pkg::execute_out_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/execute_out_pkg/src/execute_out_monitor.svh Line: 64
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.configure' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /execute_out_pkg::execute_out_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/execute_out_pkg/src/execute_out_monitor.svh Line: 46
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.wait_for_reset' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /execute_in_pkg::execute_in_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/execute_in_pkg/src/execute_in_configuration.svh Line: 148
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.wait_for_num_clocks' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /execute_in_pkg::execute_in_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/execute_in_pkg/src/execute_in_configuration.svh Line: 156
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.wait_for_num_clocks' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /execute_in_pkg::execute_in_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/execute_in_pkg/src/execute_in_configuration.svh Line: 156
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.count' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /execute_in_pkg::execute_in_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/execute_in_pkg/src/execute_in_configuration.svh Line: 156
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.configure' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /execute_in_pkg::execute_in_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/execute_in_pkg/src/execute_in_monitor.svh Line: 46
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.proxy' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /execute_in_pkg::execute_in_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/execute_in_pkg/src/execute_in_monitor.svh Line: 56
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.start_monitoring' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /execute_in_pkg::execute_in_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/execute_in_pkg/src/execute_in_monitor.svh Line: 64
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.configure' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /execute_in_pkg::execute_in_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/execute_in_pkg/src/execute_in_monitor.svh Line: 46
# Loading /afs/eos.ncsu.edu/dist/questasim2020_4/uvm-1.1d/linux/uvm_dpi.so
# Sv_Seed = 830344061
# set NoQuitOnFinish 1
# 1
#  run -a
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# ----------------------------------------------------------------
# //  UVM Framework 
# //  Version 2022.3
# //  (C) 2013-2022 Siemens Corporation
# //  Digital Industries Software
# //  Siemens EDA
# //  All Rights Reserved.
# ----------------------------------------------------------------
# 
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0.000ns: reporter [RNTST] Running test random_test...
# UVM_INFO @ 1.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 21.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 21.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 41.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 41.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 61.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 61.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 81.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 81.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 101.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 101.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 101.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 101.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 102.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0000 VSR2:0x0000 psr:0x0 ACTUAL: VSR1:0x0000 VSR2:0x0000 psr:0x0 
# UVM_INFO @ 104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x1 brtaken:0x0 taddr:0x0000 
# UVM_INFO @ 104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3001 pc:0x3000 imem_rd:0x1
# UVM_INFO @ 121.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 121.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 121.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 121.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x51c8 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x51c8 
# UVM_INFO @ 122.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0000 VSR2:0x0000 psr:0x0 ACTUAL: VSR1:0x0000 VSR2:0x0000 psr:0x0 
# UVM_INFO @ 122.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3001 pc:0x3000 imem_rd:0x1ACTUAL: npc:0x3001 pc:0x3000 imem_rd:0x1
# UVM_INFO @ 124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x0000 
# UVM_INFO @ 124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3002 pc:0x3001 imem_rd:0x1
# UVM_INFO @ 141.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 141.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 141.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 141.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8998 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8998 
# UVM_INFO @ 142.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0000 VSR2:0x0000 psr:0x0 ACTUAL: VSR1:0x0000 VSR2:0x0000 psr:0x0 
# UVM_INFO @ 142.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3002 pc:0x3001 imem_rd:0x1ACTUAL: npc:0x3002 pc:0x3001 imem_rd:0x1
# UVM_INFO @ 144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x1 brtaken:0x0 taddr:0x0000 
# UVM_INFO @ 144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3002 pc:0x3001 imem_rd:0x1
# UVM_INFO @ 161.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 161.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 161.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 161.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 161.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc69f ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc69f 
# UVM_INFO @ 162.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0000 VSR2:0x0000 psr:0x0 ACTUAL: VSR1:0x0000 VSR2:0x0000 psr:0x0 
# UVM_INFO @ 162.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3002 pc:0x3001 imem_rd:0x1ACTUAL: npc:0x3002 pc:0x3001 imem_rd:0x1
# UVM_INFO @ 164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x0000 
# UVM_INFO @ 164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3003 pc:0x3002 imem_rd:0x1
# UVM_INFO @ 181.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 181.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 181.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 181.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 181.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 000  
# IR PCOFFSET9         : 111111111  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12290  
# **********************************************
# Time: 181.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 000  
# IR PCOFFSET9         : 111111111  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12290  
# **********************************************
# Time: 181.000ns 
# 
# UVM_INFO @ 181.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 181.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf182 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf182 
# UVM_INFO @ 182.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0000 VSR2:0x0000 psr:0x0 ACTUAL: VSR1:0x0000 VSR2:0x0000 psr:0x0 
# UVM_INFO @ 182.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x3000 pcout:0x3000 dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0xe1ff NZP:0x0 M_Data:0x0000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x3000 pcout:0x3000 dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0xe1ff NZP:0x0 M_Data:0x0000 enable_execute_status:0x0 
# UVM_INFO @ 182.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3003 pc:0x3002 imem_rd:0x1ACTUAL: npc:0x3003 pc:0x3002 imem_rd:0x1
# UVM_INFO @ 184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3000 
# UVM_INFO @ 184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3004 pc:0x3003 imem_rd:0x1
# UVM_INFO @ 201.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 201.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 201.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 201.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 201.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 001  
# IR PCOFFSET9         : 111111111  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12290  
# **********************************************
# Time: 201.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 001  
# IR PCOFFSET9         : 111111111  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12290  
# **********************************************
# Time: 201.000ns 
# 
# UVM_INFO @ 201.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 201.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2be4 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2be4 
# UVM_INFO @ 202.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0000 VSR2:0x0000 psr:0x1 ACTUAL: VSR1:0x0000 VSR2:0x0000 psr:0x1 
# UVM_INFO @ 202.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x3000 pcout:0x3000 dr:0x1 sr1:0x7 sr2:0x0 IR_Exec:0xe3ff NZP:0x0 M_Data:0x0000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x3000 pcout:0x3000 dr:0x1 sr1:0x7 sr2:0x0 IR_Exec:0xe3ff NZP:0x0 M_Data:0x0000 enable_execute_status:0x0 
# UVM_INFO @ 202.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3004 pc:0x3003 imem_rd:0x1ACTUAL: npc:0x3004 pc:0x3003 imem_rd:0x1
# UVM_INFO @ 204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3000 
# UVM_INFO @ 204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3005 pc:0x3004 imem_rd:0x1
# UVM_INFO @ 221.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 221.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 221.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 221.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 221.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 001  
# IR PCOFFSET9         : 111111111  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12291  
# **********************************************
# Time: 221.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 001  
# IR PCOFFSET9         : 111111111  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12291  
# **********************************************
# Time: 221.000ns 
# 
# UVM_INFO @ 221.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 221.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x599e ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x599e 
# UVM_INFO @ 222.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x0000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 222.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x3001 pcout:0x3001 dr:0x1 sr1:0x7 sr2:0x0 IR_Exec:0xe3ff NZP:0x0 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x3001 pcout:0x3001 dr:0x1 sr1:0x7 sr2:0x0 IR_Exec:0xe3ff NZP:0x0 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 222.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3005 pc:0x3004 imem_rd:0x1ACTUAL: npc:0x3005 pc:0x3004 imem_rd:0x1
# UVM_INFO @ 224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3001 
# UVM_INFO @ 224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3006 pc:0x3005 imem_rd:0x1
# UVM_INFO @ 241.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 241.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 241.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 241.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 241.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 010  
# IR PCOFFSET9         : 111111111  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12292  
# **********************************************
# Time: 241.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 010  
# IR PCOFFSET9         : 111111111  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12292  
# **********************************************
# Time: 241.000ns 
# 
# UVM_INFO @ 241.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 241.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc59e ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc59e 
# UVM_INFO @ 242.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x0000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 242.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x3002 pcout:0x3002 dr:0x2 sr1:0x7 sr2:0x0 IR_Exec:0xe5ff NZP:0x0 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x3002 pcout:0x3002 dr:0x2 sr1:0x7 sr2:0x0 IR_Exec:0xe5ff NZP:0x0 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 242.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3006 pc:0x3005 imem_rd:0x1ACTUAL: npc:0x3006 pc:0x3005 imem_rd:0x1
# UVM_INFO @ 244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3002 
# UVM_INFO @ 244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3007 pc:0x3006 imem_rd:0x1
# UVM_INFO @ 261.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 261.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 261.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 261.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 261.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 010  
# IR PCOFFSET9         : 111111111  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12293  
# **********************************************
# Time: 261.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 010  
# IR PCOFFSET9         : 111111111  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12293  
# **********************************************
# Time: 261.000ns 
# 
# UVM_INFO @ 261.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 261.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb2f2 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb2f2 
# UVM_INFO @ 262.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x0000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 262.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x3003 pcout:0x3003 dr:0x2 sr1:0x7 sr2:0x0 IR_Exec:0xe5ff NZP:0x0 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x3003 pcout:0x3003 dr:0x2 sr1:0x7 sr2:0x0 IR_Exec:0xe5ff NZP:0x0 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 262.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3007 pc:0x3006 imem_rd:0x1ACTUAL: npc:0x3007 pc:0x3006 imem_rd:0x1
# UVM_INFO @ 264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3003 
# UVM_INFO @ 264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3008 pc:0x3007 imem_rd:0x1
# UVM_INFO @ 281.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 281.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 281.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 281.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 281.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 011  
# IR PCOFFSET9         : 111111111  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12294  
# **********************************************
# Time: 281.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 011  
# IR PCOFFSET9         : 111111111  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12294  
# **********************************************
# Time: 281.000ns 
# 
# UVM_INFO @ 281.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 281.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x58b0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x58b0 
# UVM_INFO @ 282.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x0000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 282.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x3004 pcout:0x3004 dr:0x3 sr1:0x7 sr2:0x0 IR_Exec:0xe7ff NZP:0x0 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x3004 pcout:0x3004 dr:0x3 sr1:0x7 sr2:0x0 IR_Exec:0xe7ff NZP:0x0 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 282.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3008 pc:0x3007 imem_rd:0x1ACTUAL: npc:0x3008 pc:0x3007 imem_rd:0x1
# UVM_INFO @ 284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3004 
# UVM_INFO @ 284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3009 pc:0x3008 imem_rd:0x1
# UVM_INFO @ 301.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 301.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 301.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 301.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 301.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 011  
# IR PCOFFSET9         : 111111111  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12295  
# **********************************************
# Time: 301.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 011  
# IR PCOFFSET9         : 111111111  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12295  
# **********************************************
# Time: 301.000ns 
# 
# UVM_INFO @ 301.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 301.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2f78 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2f78 
# UVM_INFO @ 302.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x0000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 302.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x3005 pcout:0x3005 dr:0x3 sr1:0x7 sr2:0x0 IR_Exec:0xe7ff NZP:0x0 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x3005 pcout:0x3005 dr:0x3 sr1:0x7 sr2:0x0 IR_Exec:0xe7ff NZP:0x0 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 302.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3009 pc:0x3008 imem_rd:0x1ACTUAL: npc:0x3009 pc:0x3008 imem_rd:0x1
# UVM_INFO @ 304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3005 
# UVM_INFO @ 304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x300a pc:0x3009 imem_rd:0x1
# UVM_INFO @ 321.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 321.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 321.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 321.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 321.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 100  
# IR PCOFFSET9         : 111111111  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12296  
# **********************************************
# Time: 321.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 100  
# IR PCOFFSET9         : 111111111  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12296  
# **********************************************
# Time: 321.000ns 
# 
# UVM_INFO @ 321.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 321.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x08d8 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x08d8 
# UVM_INFO @ 322.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x0000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 322.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x3006 pcout:0x3006 dr:0x4 sr1:0x7 sr2:0x0 IR_Exec:0xe9ff NZP:0x0 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x3006 pcout:0x3006 dr:0x4 sr1:0x7 sr2:0x0 IR_Exec:0xe9ff NZP:0x0 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 322.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x300a pc:0x3009 imem_rd:0x1ACTUAL: npc:0x300a pc:0x3009 imem_rd:0x1
# UVM_INFO @ 324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3006 
# UVM_INFO @ 324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x300b pc:0x300a imem_rd:0x1
# UVM_INFO @ 341.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 341.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 341.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 341.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 341.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 100  
# IR PCOFFSET9         : 111111111  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12297  
# **********************************************
# Time: 341.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 100  
# IR PCOFFSET9         : 111111111  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12297  
# **********************************************
# Time: 341.000ns 
# 
# UVM_INFO @ 341.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 341.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xdcec ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xdcec 
# UVM_INFO @ 342.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x0000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 342.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x3007 pcout:0x3007 dr:0x4 sr1:0x7 sr2:0x0 IR_Exec:0xe9ff NZP:0x0 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x3007 pcout:0x3007 dr:0x4 sr1:0x7 sr2:0x0 IR_Exec:0xe9ff NZP:0x0 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 342.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x300b pc:0x300a imem_rd:0x1ACTUAL: npc:0x300b pc:0x300a imem_rd:0x1
# UVM_INFO @ 344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3007 
# UVM_INFO @ 344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x300c pc:0x300b imem_rd:0x1
# UVM_INFO @ 361.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 361.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 361.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 361.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 361.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 101  
# IR PCOFFSET9         : 111111111  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12298  
# **********************************************
# Time: 361.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 101  
# IR PCOFFSET9         : 111111111  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12298  
# **********************************************
# Time: 361.000ns 
# 
# UVM_INFO @ 361.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 361.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2f91 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2f91 
# UVM_INFO @ 362.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x0000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 362.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x3008 pcout:0x3008 dr:0x5 sr1:0x7 sr2:0x0 IR_Exec:0xebff NZP:0x0 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x3008 pcout:0x3008 dr:0x5 sr1:0x7 sr2:0x0 IR_Exec:0xebff NZP:0x0 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 362.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x300c pc:0x300b imem_rd:0x1ACTUAL: npc:0x300c pc:0x300b imem_rd:0x1
# UVM_INFO @ 364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3008 
# UVM_INFO @ 364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x300d pc:0x300c imem_rd:0x1
# UVM_INFO @ 381.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 381.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 381.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 381.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 381.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 101  
# IR PCOFFSET9         : 111111111  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12299  
# **********************************************
# Time: 381.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 101  
# IR PCOFFSET9         : 111111111  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12299  
# **********************************************
# Time: 381.000ns 
# 
# UVM_INFO @ 381.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 381.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xed63 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xed63 
# UVM_INFO @ 382.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x0000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 382.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x3009 pcout:0x3009 dr:0x5 sr1:0x7 sr2:0x0 IR_Exec:0xebff NZP:0x0 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x3009 pcout:0x3009 dr:0x5 sr1:0x7 sr2:0x0 IR_Exec:0xebff NZP:0x0 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 382.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x300d pc:0x300c imem_rd:0x1ACTUAL: npc:0x300d pc:0x300c imem_rd:0x1
# UVM_INFO @ 384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3009 
# UVM_INFO @ 384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x300e pc:0x300d imem_rd:0x1
# UVM_INFO @ 401.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 401.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 401.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 401.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 401.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 110  
# IR PCOFFSET9         : 111111111  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12300  
# **********************************************
# Time: 401.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 110  
# IR PCOFFSET9         : 111111111  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12300  
# **********************************************
# Time: 401.000ns 
# 
# UVM_INFO @ 401.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 401.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd5b3 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd5b3 
# UVM_INFO @ 402.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x0000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 402.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x300a pcout:0x300a dr:0x6 sr1:0x7 sr2:0x0 IR_Exec:0xedff NZP:0x0 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x300a pcout:0x300a dr:0x6 sr1:0x7 sr2:0x0 IR_Exec:0xedff NZP:0x0 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 402.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x300e pc:0x300d imem_rd:0x1ACTUAL: npc:0x300e pc:0x300d imem_rd:0x1
# UVM_INFO @ 404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x300a 
# UVM_INFO @ 404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x300f pc:0x300e imem_rd:0x1
# UVM_INFO @ 421.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 421.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 421.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 421.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 421.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 110  
# IR PCOFFSET9         : 111111111  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12301  
# **********************************************
# Time: 421.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 110  
# IR PCOFFSET9         : 111111111  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12301  
# **********************************************
# Time: 421.000ns 
# 
# UVM_INFO @ 421.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 421.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x54bf ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x54bf 
# UVM_INFO @ 422.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x0000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 422.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x300b pcout:0x300b dr:0x6 sr1:0x7 sr2:0x0 IR_Exec:0xedff NZP:0x0 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x300b pcout:0x300b dr:0x6 sr1:0x7 sr2:0x0 IR_Exec:0xedff NZP:0x0 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 422.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x300f pc:0x300e imem_rd:0x1ACTUAL: npc:0x300f pc:0x300e imem_rd:0x1
# UVM_INFO @ 424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x300b 
# UVM_INFO @ 424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3010 pc:0x300f imem_rd:0x1
# UVM_INFO @ 441.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 441.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 441.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 441.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 441.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 111  
# IR PCOFFSET9         : 111111111  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12302  
# **********************************************
# Time: 441.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 111  
# IR PCOFFSET9         : 111111111  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12302  
# **********************************************
# Time: 441.000ns 
# 
# UVM_INFO @ 441.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 441.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x21d4 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x21d4 
# UVM_INFO @ 442.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x0000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 442.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x300c pcout:0x300c dr:0x7 sr1:0x7 sr2:0x0 IR_Exec:0xefff NZP:0x0 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x300c pcout:0x300c dr:0x7 sr1:0x7 sr2:0x0 IR_Exec:0xefff NZP:0x0 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 442.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3010 pc:0x300f imem_rd:0x1ACTUAL: npc:0x3010 pc:0x300f imem_rd:0x1
# UVM_INFO @ 444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x300c 
# UVM_INFO @ 444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3011 pc:0x3010 imem_rd:0x1
# UVM_INFO @ 461.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 461.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 461.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 461.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 111  
# IR PCOFFSET9         : 111111111  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12303  
# **********************************************
# Time: 461.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 111  
# IR PCOFFSET9         : 111111111  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12303  
# **********************************************
# Time: 461.000ns 
# 
# UVM_INFO @ 461.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 461.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xfaab ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xfaab 
# UVM_INFO @ 462.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x0000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 462.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x300d pcout:0x300d dr:0x7 sr1:0x7 sr2:0x0 IR_Exec:0xefff NZP:0x0 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x300d pcout:0x300d dr:0x7 sr1:0x7 sr2:0x0 IR_Exec:0xefff NZP:0x0 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 462.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3011 pc:0x3010 imem_rd:0x1ACTUAL: npc:0x3011 pc:0x3010 imem_rd:0x1
# UVM_INFO @ 464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x300d 
# UVM_INFO @ 464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3012 pc:0x3011 imem_rd:0x1
# UVM_INFO @ 481.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 481.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 481.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 481.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7d34 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7d34 
# UVM_INFO @ 482.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 482.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3012 pc:0x3011 imem_rd:0x1ACTUAL: npc:0x3012 pc:0x3011 imem_rd:0x1
# UVM_INFO @ 484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x300d 
# UVM_INFO @ 484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3013 pc:0x3012 imem_rd:0x1
# UVM_INFO @ 501.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 501.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 501.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 501.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 501.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x605d ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x605d 
# UVM_INFO @ 502.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 502.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3013 pc:0x3012 imem_rd:0x1ACTUAL: npc:0x3013 pc:0x3012 imem_rd:0x1
# UVM_INFO @ 504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x300d 
# UVM_INFO @ 504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3014 pc:0x3013 imem_rd:0x1
# UVM_INFO @ 521.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 521.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 521.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 521.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 521.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 110  
# IR SR1               : 110  
# IR IM                : 0  
# IR SR2               : 101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12306  
# **********************************************
# Time: 521.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 110  
# IR SR1               : 110  
# IR IM                : 0  
# IR SR2               : 101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12306  
# **********************************************
# Time: 521.000ns 
# 
# UVM_INFO @ 521.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 521.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6428 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6428 
# UVM_INFO @ 522.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3009 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3009 psr:0x1 
# UVM_INFO @ 522.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x6014 pcout:0x6014 dr:0x6 sr1:0x6 sr2:0x5 IR_Exec:0x1d85 NZP:0x0 M_Data:0x3009 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x6014 pcout:0x6014 dr:0x6 sr1:0x6 sr2:0x5 IR_Exec:0x1d85 NZP:0x0 M_Data:0x3009 enable_execute_status:0x0 
# UVM_INFO @ 522.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3014 pc:0x3013 imem_rd:0x1ACTUAL: npc:0x3014 pc:0x3013 imem_rd:0x1
# UVM_INFO @ 524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x6014 
# UVM_INFO @ 524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3015 pc:0x3014 imem_rd:0x1
# UVM_INFO @ 541.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 541.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 541.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 541.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 110  
# IR SR1               : 110  
# IR IM                : 0  
# IR SR2               : 101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12307  
# **********************************************
# Time: 541.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 110  
# IR SR1               : 110  
# IR IM                : 0  
# IR SR2               : 101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12307  
# **********************************************
# Time: 541.000ns 
# 
# UVM_INFO @ 541.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 541.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3818 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3818 
# UVM_INFO @ 542.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3009 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3009 psr:0x1 
# UVM_INFO @ 542.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x901d pcout:0x901d dr:0x6 sr1:0x6 sr2:0x5 IR_Exec:0x1d85 NZP:0x0 M_Data:0x3009 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x901d pcout:0x901d dr:0x6 sr1:0x6 sr2:0x5 IR_Exec:0x1d85 NZP:0x0 M_Data:0x3009 enable_execute_status:0x0 
# UVM_INFO @ 542.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3015 pc:0x3014 imem_rd:0x1ACTUAL: npc:0x3015 pc:0x3014 imem_rd:0x1
# UVM_INFO @ 544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x901d 
# UVM_INFO @ 544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3016 pc:0x3015 imem_rd:0x1
# UVM_INFO @ 561.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 561.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 561.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 561.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf5fa ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf5fa 
# UVM_INFO @ 562.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x4 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x4 
# UVM_INFO @ 562.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3016 pc:0x3015 imem_rd:0x1ACTUAL: npc:0x3016 pc:0x3015 imem_rd:0x1
# UVM_INFO @ 564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x901d 
# UVM_INFO @ 564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3017 pc:0x3016 imem_rd:0x1
# UVM_INFO @ 581.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 581.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 581.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 581.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 581.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x240c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x240c 
# UVM_INFO @ 582.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x4 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x4 
# UVM_INFO @ 582.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3017 pc:0x3016 imem_rd:0x1ACTUAL: npc:0x3017 pc:0x3016 imem_rd:0x1
# UVM_INFO @ 584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x901d 
# UVM_INFO @ 584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3018 pc:0x3017 imem_rd:0x1
# UVM_INFO @ 601.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 601.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 601.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 601.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 601.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 010  
# IR SR1               : 100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12310  
# **********************************************
# Time: 601.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 010  
# IR SR1               : 100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12310  
# **********************************************
# Time: 601.000ns 
# 
# UVM_INFO @ 601.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 601.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0484 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0484 
# UVM_INFO @ 602.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x300d psr:0x4 ACTUAL: VSR1:0x3007 VSR2:0x300d psr:0x4 
# UVM_INFO @ 602.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xcff8 pcout:0xcff8 dr:0x2 sr1:0x4 sr2:0x7 IR_Exec:0x953f NZP:0x0 M_Data:0x300d enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xcff8 pcout:0xcff8 dr:0x2 sr1:0x4 sr2:0x7 IR_Exec:0x953f NZP:0x0 M_Data:0x300d enable_execute_status:0x0 
# UVM_INFO @ 602.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3018 pc:0x3017 imem_rd:0x1ACTUAL: npc:0x3018 pc:0x3017 imem_rd:0x1
# UVM_INFO @ 604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xcff8 
# UVM_INFO @ 604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3019 pc:0x3018 imem_rd:0x1
# UVM_INFO @ 621.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 621.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 621.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 621.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 621.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 010  
# IR SR1               : 100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12311  
# **********************************************
# Time: 621.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 010  
# IR SR1               : 100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12311  
# **********************************************
# Time: 621.000ns 
# 
# UVM_INFO @ 621.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 621.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x43a4 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x43a4 
# UVM_INFO @ 622.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x300d psr:0x4 ACTUAL: VSR1:0x3007 VSR2:0x300d psr:0x4 
# UVM_INFO @ 622.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xcff8 pcout:0xcff8 dr:0x2 sr1:0x4 sr2:0x7 IR_Exec:0x953f NZP:0x0 M_Data:0x300d enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xcff8 pcout:0xcff8 dr:0x2 sr1:0x4 sr2:0x7 IR_Exec:0x953f NZP:0x0 M_Data:0x300d enable_execute_status:0x0 
# UVM_INFO @ 622.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3019 pc:0x3018 imem_rd:0x1ACTUAL: npc:0x3019 pc:0x3018 imem_rd:0x1
# UVM_INFO @ 624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xcff8 
# UVM_INFO @ 624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x301a pc:0x3019 imem_rd:0x1
# UVM_INFO @ 641.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 641.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 641.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 641.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 641.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 001  
# IR SR1               : 101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12312  
# **********************************************
# Time: 641.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 001  
# IR SR1               : 101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12312  
# **********************************************
# Time: 641.000ns 
# 
# UVM_INFO @ 641.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 641.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xac0f ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xac0f 
# UVM_INFO @ 642.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x300d psr:0x4 ACTUAL: VSR1:0x3009 VSR2:0x300d psr:0x4 
# UVM_INFO @ 642.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xcff6 pcout:0xcff6 dr:0x1 sr1:0x5 sr2:0x7 IR_Exec:0x937f NZP:0x0 M_Data:0x300d enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xcff6 pcout:0xcff6 dr:0x1 sr1:0x5 sr2:0x7 IR_Exec:0x937f NZP:0x0 M_Data:0x300d enable_execute_status:0x0 
# UVM_INFO @ 642.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x301a pc:0x3019 imem_rd:0x1ACTUAL: npc:0x301a pc:0x3019 imem_rd:0x1
# UVM_INFO @ 644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xcff6 
# UVM_INFO @ 644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x301b pc:0x301a imem_rd:0x1
# UVM_INFO @ 661.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 661.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 661.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 661.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 661.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 001  
# IR SR1               : 101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12313  
# **********************************************
# Time: 661.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 001  
# IR SR1               : 101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12313  
# **********************************************
# Time: 661.000ns 
# 
# UVM_INFO @ 661.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 661.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1d76 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1d76 
# UVM_INFO @ 662.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x300d psr:0x4 ACTUAL: VSR1:0x3009 VSR2:0x300d psr:0x4 
# UVM_INFO @ 662.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xcff6 pcout:0xcff6 dr:0x1 sr1:0x5 sr2:0x7 IR_Exec:0x937f NZP:0x0 M_Data:0x300d enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xcff6 pcout:0xcff6 dr:0x1 sr1:0x5 sr2:0x7 IR_Exec:0x937f NZP:0x0 M_Data:0x300d enable_execute_status:0x0 
# UVM_INFO @ 662.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x301b pc:0x301a imem_rd:0x1ACTUAL: npc:0x301b pc:0x301a imem_rd:0x1
# UVM_INFO @ 664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xcff6 
# UVM_INFO @ 664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x301c pc:0x301b imem_rd:0x1
# UVM_INFO @ 681.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 681.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 681.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 681.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 681.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 100  
# IR BaseR             : 111  
# IR PCOFFSET6         : 111110  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12314  
# **********************************************
# Time: 681.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 100  
# IR BaseR             : 111  
# IR PCOFFSET6         : 111110  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12314  
# **********************************************
# Time: 681.000ns 
# 
# UVM_INFO @ 681.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 681.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xec91 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xec91 
# UVM_INFO @ 682.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300d VSR2:0x3000 psr:0x4 ACTUAL: VSR1:0x300d VSR2:0x3000 psr:0x4 
# UVM_INFO @ 682.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x300b pcout:0x300b dr:0x4 sr1:0x7 sr2:0x0 IR_Exec:0x69fe NZP:0x0 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x300b pcout:0x300b dr:0x4 sr1:0x7 sr2:0x0 IR_Exec:0x69fe NZP:0x0 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 682.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x301c pc:0x301b imem_rd:0x1ACTUAL: npc:0x301c pc:0x301b imem_rd:0x1
# UVM_INFO @ 684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x300b 
# UVM_INFO @ 684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x301c pc:0x301b imem_rd:0x0
# UVM_INFO @ 701.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 701.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 701.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 701.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x300b DMem_din:0x0000 DMem_rd:0x1 memout:0xa5cc ACTUAL: DMem_addr:0x300b DMem_din:0x0000 DMem_rd:0x1 memout:0xa5cc 
# UVM_INFO @ 702.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300d VSR2:0x3000 psr:0x4 ACTUAL: VSR1:0x300d VSR2:0x3000 psr:0x4 
# UVM_INFO @ 702.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x301c pc:0x301b imem_rd:0x0ACTUAL: npc:0x301c pc:0x301b imem_rd:0x0
# UVM_INFO @ 704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x300b 
# UVM_INFO @ 704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x301d pc:0x301c imem_rd:0x1
# UVM_INFO @ 721.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 721.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 721.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 721.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 721.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 100  
# IR BaseR             : 111  
# IR PCOFFSET6         : 111110  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12315  
# **********************************************
# Time: 721.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 100  
# IR BaseR             : 111  
# IR PCOFFSET6         : 111110  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12315  
# **********************************************
# Time: 721.000ns 
# 
# UVM_INFO @ 721.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 721.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x46f6 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x46f6 
# UVM_INFO @ 722.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300d VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300d VSR2:0x3000 psr:0x1 
# UVM_INFO @ 722.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x300b pcout:0x300b dr:0x4 sr1:0x7 sr2:0x0 IR_Exec:0x69fe NZP:0x0 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x300b pcout:0x300b dr:0x4 sr1:0x7 sr2:0x0 IR_Exec:0x69fe NZP:0x0 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 722.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x301d pc:0x301c imem_rd:0x1ACTUAL: npc:0x301d pc:0x301c imem_rd:0x1
# UVM_INFO @ 724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x300b 
# UVM_INFO @ 724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x301d pc:0x301c imem_rd:0x0
# UVM_INFO @ 741.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 741.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 741.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 741.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x300b DMem_din:0x0000 DMem_rd:0x1 memout:0x2c4b ACTUAL: DMem_addr:0x300b DMem_din:0x0000 DMem_rd:0x1 memout:0x2c4b 
# UVM_INFO @ 742.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0x300d psr:0x1 ACTUAL: VSR1:0x3005 VSR2:0x300d psr:0x1 
# UVM_INFO @ 742.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x301d pc:0x301c imem_rd:0x0ACTUAL: npc:0x301d pc:0x301c imem_rd:0x0
# UVM_INFO @ 744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x300b 
# UVM_INFO @ 744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x301e pc:0x301d imem_rd:0x1
# UVM_INFO @ 761.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 761.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 761.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 761.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 761.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 000  
# IR SR1               : 011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12316  
# **********************************************
# Time: 761.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 000  
# IR SR1               : 011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12316  
# **********************************************
# Time: 761.000ns 
# 
# UVM_INFO @ 761.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 761.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x221c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x221c 
# UVM_INFO @ 762.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0x300d psr:0x1 ACTUAL: VSR1:0x3005 VSR2:0x300d psr:0x1 
# UVM_INFO @ 762.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xcffa pcout:0xcffa dr:0x0 sr1:0x3 sr2:0x7 IR_Exec:0x90ff NZP:0x0 M_Data:0x300d enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xcffa pcout:0xcffa dr:0x0 sr1:0x3 sr2:0x7 IR_Exec:0x90ff NZP:0x0 M_Data:0x300d enable_execute_status:0x0 
# UVM_INFO @ 762.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x301e pc:0x301d imem_rd:0x1ACTUAL: npc:0x301e pc:0x301d imem_rd:0x1
# UVM_INFO @ 764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xcffa 
# UVM_INFO @ 764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x301f pc:0x301e imem_rd:0x1
# UVM_INFO @ 781.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 781.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 781.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 781.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 111  
# IR SR1               : 000  
# IR IM                : 0  
# IR SR2               : 111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12317  
# **********************************************
# Time: 781.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 111  
# IR SR1               : 000  
# IR IM                : 0  
# IR SR2               : 111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12317  
# **********************************************
# Time: 781.000ns 
# 
# UVM_INFO @ 781.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 781.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xfec9 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xfec9 
# UVM_INFO @ 782.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x300d psr:0x4 ACTUAL: VSR1:0x3000 VSR2:0x300d psr:0x4 
# UVM_INFO @ 782.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xd009 pcout:0xd009 dr:0x7 sr1:0x0 sr2:0x7 IR_Exec:0x1e2f NZP:0x0 M_Data:0x300d enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xd009 pcout:0xd009 dr:0x7 sr1:0x0 sr2:0x7 IR_Exec:0x1e2f NZP:0x0 M_Data:0x300d enable_execute_status:0x0 
# UVM_INFO @ 782.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x301f pc:0x301e imem_rd:0x1ACTUAL: npc:0x301f pc:0x301e imem_rd:0x1
# UVM_INFO @ 784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xd009 
# UVM_INFO @ 784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3020 pc:0x301f imem_rd:0x1
# UVM_INFO @ 801.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 801.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 801.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 801.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3de8 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3de8 
# UVM_INFO @ 802.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xcffa VSR2:0xcffa psr:0x4 ACTUAL: VSR1:0xcffa VSR2:0xcffa psr:0x4 
# UVM_INFO @ 802.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3020 pc:0x301f imem_rd:0x1ACTUAL: npc:0x3020 pc:0x301f imem_rd:0x1
# UVM_INFO @ 804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xd009 
# UVM_INFO @ 804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3020 pc:0x301f imem_rd:0x0
# UVM_INFO @ 821.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 821.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 821.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 821.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 821.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9a4b ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9a4b 
# UVM_INFO @ 822.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xcffa VSR2:0xcffa psr:0x4 ACTUAL: VSR1:0xcffa VSR2:0xcffa psr:0x4 
# UVM_INFO @ 822.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3020 pc:0x301f imem_rd:0x0ACTUAL: npc:0x3020 pc:0x301f imem_rd:0x0
# UVM_INFO @ 824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xd009 
# UVM_INFO @ 824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3020 pc:0x301f imem_rd:0x0
# UVM_INFO @ 841.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 841.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 841.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 841.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 841.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe0e4 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe0e4 
# UVM_INFO @ 842.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xcff6 VSR2:0xcffa psr:0x4 ACTUAL: VSR1:0xcff6 VSR2:0xcffa psr:0x4 
# UVM_INFO @ 842.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x3089 pcout:0x3089 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0x0a6a NZP:0x5 M_Data:0xcffa enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x3089 pcout:0x3089 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0x0a6a NZP:0x5 M_Data:0xcffa enable_execute_status:0x0 
# UVM_INFO @ 842.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3020 pc:0x301f imem_rd:0x0ACTUAL: npc:0x3020 pc:0x301f imem_rd:0x0
# UVM_INFO @ 844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3089 
# UVM_INFO @ 844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3021 pc:0x3020 imem_rd:0x1
# UVM_INFO @ 861.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 861.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 861.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 861.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x374f ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x374f 
# UVM_INFO @ 862.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xcff6 VSR2:0xcffa psr:0x4 ACTUAL: VSR1:0xcff6 VSR2:0xcffa psr:0x4 
# UVM_INFO @ 862.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3021 pc:0x3020 imem_rd:0x1ACTUAL: npc:0x3021 pc:0x3020 imem_rd:0x1
# UVM_INFO @ 864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3089 
# UVM_INFO @ 864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3022 pc:0x3021 imem_rd:0x1
# UVM_INFO @ 881.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 881.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 881.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 881.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 101  
# IR PCOFFSET9         : 001101010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12320  
# **********************************************
# Time: 881.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 101  
# IR PCOFFSET9         : 001101010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12320  
# **********************************************
# Time: 881.000ns 
# 
# UVM_INFO @ 881.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 881.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe07a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe07a 
# UVM_INFO @ 882.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xcff6 VSR2:0xcffa psr:0x4 ACTUAL: VSR1:0xcff6 VSR2:0xcffa psr:0x4 
# UVM_INFO @ 882.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3022 pc:0x3021 imem_rd:0x1ACTUAL: npc:0x3022 pc:0x3021 imem_rd:0x1
# UVM_INFO @ 884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3089 
# UVM_INFO @ 884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3023 pc:0x3022 imem_rd:0x1
# UVM_INFO @ 901.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 901.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 901.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 901.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 901.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 101  
# IR PCOFFSET9         : 111110111  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12321  
# **********************************************
# Time: 901.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 101  
# IR PCOFFSET9         : 111110111  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12321  
# **********************************************
# Time: 901.000ns 
# 
# UVM_INFO @ 901.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 901.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4361 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4361 
# UVM_INFO @ 902.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xd009 VSR2:0xcffa psr:0x4 ACTUAL: VSR1:0xd009 VSR2:0xcffa psr:0x4 
# UVM_INFO @ 902.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x3017 pcout:0x3017 dr:0x5 sr1:0x7 sr2:0x0 IR_Exec:0xebf7 NZP:0x0 M_Data:0xcffa enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x3017 pcout:0x3017 dr:0x5 sr1:0x7 sr2:0x0 IR_Exec:0xebf7 NZP:0x0 M_Data:0xcffa enable_execute_status:0x0 
# UVM_INFO @ 902.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3023 pc:0x3022 imem_rd:0x1ACTUAL: npc:0x3023 pc:0x3022 imem_rd:0x1
# UVM_INFO @ 904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3017 
# UVM_INFO @ 904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3024 pc:0x3023 imem_rd:0x1
# UVM_INFO @ 921.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 921.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 921.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 921.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 921.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 011  
# IR SR1               : 000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12322  
# **********************************************
# Time: 921.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 011  
# IR SR1               : 000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12322  
# **********************************************
# Time: 921.000ns 
# 
# UVM_INFO @ 921.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 921.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xdc58 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xdc58 
# UVM_INFO @ 922.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xcffa VSR2:0xd009 psr:0x4 ACTUAL: VSR1:0xcffa VSR2:0xd009 psr:0x4 
# UVM_INFO @ 922.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x3005 pcout:0x3005 dr:0x3 sr1:0x0 sr2:0x7 IR_Exec:0x963f NZP:0x0 M_Data:0xd009 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x3005 pcout:0x3005 dr:0x3 sr1:0x0 sr2:0x7 IR_Exec:0x963f NZP:0x0 M_Data:0xd009 enable_execute_status:0x0 
# UVM_INFO @ 922.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3024 pc:0x3023 imem_rd:0x1ACTUAL: npc:0x3024 pc:0x3023 imem_rd:0x1
# UVM_INFO @ 924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3005 
# UVM_INFO @ 924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3025 pc:0x3024 imem_rd:0x1
# UVM_INFO @ 941.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 941.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 941.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 941.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 941.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 011  
# IR SR1               : 000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12323  
# **********************************************
# Time: 941.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 011  
# IR SR1               : 000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12323  
# **********************************************
# Time: 941.000ns 
# 
# UVM_INFO @ 941.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 941.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd9a6 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd9a6 
# UVM_INFO @ 942.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xcffa VSR2:0xd009 psr:0x4 ACTUAL: VSR1:0xcffa VSR2:0xd009 psr:0x4 
# UVM_INFO @ 942.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x3005 pcout:0x3005 dr:0x3 sr1:0x0 sr2:0x7 IR_Exec:0x963f NZP:0x0 M_Data:0xd009 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x3005 pcout:0x3005 dr:0x3 sr1:0x0 sr2:0x7 IR_Exec:0x963f NZP:0x0 M_Data:0xd009 enable_execute_status:0x0 
# UVM_INFO @ 942.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3025 pc:0x3024 imem_rd:0x1ACTUAL: npc:0x3025 pc:0x3024 imem_rd:0x1
# UVM_INFO @ 944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3005 
# UVM_INFO @ 944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3026 pc:0x3025 imem_rd:0x1
# UVM_INFO @ 961.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 961.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 961.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 961.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 961.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 100  
# IR PCOFFSET9         : 101010000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 12324  
# **********************************************
# Time: 961.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 100  
# IR PCOFFSET9         : 101010000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 12324  
# **********************************************
# Time: 961.000ns 
# 
# UVM_INFO @ 961.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 961.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf36a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf36a 
# UVM_INFO @ 962.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x221c psr:0x4 ACTUAL: VSR1:0x3009 VSR2:0x221c psr:0x4 
# UVM_INFO @ 962.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x2f73 pcout:0x2f73 dr:0x0 sr1:0x5 sr2:0x4 IR_Exec:0xb950 NZP:0x0 M_Data:0x221c enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x2f73 pcout:0x2f73 dr:0x0 sr1:0x5 sr2:0x4 IR_Exec:0xb950 NZP:0x0 M_Data:0x221c enable_execute_status:0x0 
# UVM_INFO @ 962.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3026 pc:0x3025 imem_rd:0x1ACTUAL: npc:0x3026 pc:0x3025 imem_rd:0x1
# UVM_INFO @ 964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2f73 
# UVM_INFO @ 964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3026 pc:0x3025 imem_rd:0x0
# UVM_INFO @ 981.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 981.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 981.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 981.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x2f73 DMem_din:0x0000 DMem_rd:0x1 memout:0xec12 ACTUAL: DMem_addr:0x2f73 DMem_din:0x0000 DMem_rd:0x1 memout:0xec12 
# UVM_INFO @ 982.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x221c psr:0x4 ACTUAL: VSR1:0x3009 VSR2:0x221c psr:0x4 
# UVM_INFO @ 982.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3026 pc:0x3025 imem_rd:0x0ACTUAL: npc:0x3026 pc:0x3025 imem_rd:0x0
# UVM_INFO @ 984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2f73 
# UVM_INFO @ 984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3026 pc:0x3025 imem_rd:0x0
# UVM_INFO @ 1001.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1001.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1001.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1001.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x7a56 DMem_din:0x221c DMem_rd:0x0 memout:0x7a56 ACTUAL: DMem_addr:0x7a56 DMem_din:0x221c DMem_rd:0x0 memout:0x7a56 
# UVM_INFO @ 1002.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x221c psr:0x4 ACTUAL: VSR1:0x3009 VSR2:0x221c psr:0x4 
# UVM_INFO @ 1002.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3026 pc:0x3025 imem_rd:0x0ACTUAL: npc:0x3026 pc:0x3025 imem_rd:0x0
# UVM_INFO @ 1004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2f73 
# UVM_INFO @ 1004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3027 pc:0x3026 imem_rd:0x1
# UVM_INFO @ 1021.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1021.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 1021.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1021.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1021.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 100  
# IR PCOFFSET9         : 101010000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 12325  
# **********************************************
# Time: 1021.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 100  
# IR PCOFFSET9         : 101010000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 12325  
# **********************************************
# Time: 1021.000ns 
# 
# UVM_INFO @ 1021.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1021.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4776 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4776 
# UVM_INFO @ 1022.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x221c psr:0x4 ACTUAL: VSR1:0x3009 VSR2:0x221c psr:0x4 
# UVM_INFO @ 1022.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x2f74 pcout:0x2f74 dr:0x0 sr1:0x5 sr2:0x4 IR_Exec:0xb950 NZP:0x0 M_Data:0x221c enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x2f74 pcout:0x2f74 dr:0x0 sr1:0x5 sr2:0x4 IR_Exec:0xb950 NZP:0x0 M_Data:0x221c enable_execute_status:0x0 
# UVM_INFO @ 1022.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3027 pc:0x3026 imem_rd:0x1ACTUAL: npc:0x3027 pc:0x3026 imem_rd:0x1
# UVM_INFO @ 1024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2f74 
# UVM_INFO @ 1024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3027 pc:0x3026 imem_rd:0x0
# UVM_INFO @ 1041.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1041.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1041.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1041.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x2f74 DMem_din:0x0000 DMem_rd:0x1 memout:0x754e ACTUAL: DMem_addr:0x2f74 DMem_din:0x0000 DMem_rd:0x1 memout:0x754e 
# UVM_INFO @ 1042.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xcff8 VSR2:0xcffa psr:0x4 ACTUAL: VSR1:0xcff8 VSR2:0xcffa psr:0x4 
# UVM_INFO @ 1042.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3027 pc:0x3026 imem_rd:0x0ACTUAL: npc:0x3027 pc:0x3026 imem_rd:0x0
# UVM_INFO @ 1044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2f74 
# UVM_INFO @ 1044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3027 pc:0x3026 imem_rd:0x0
# UVM_INFO @ 1061.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1061.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1061.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1061.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xfdc6 DMem_din:0x221c DMem_rd:0x0 memout:0xfdc6 ACTUAL: DMem_addr:0xfdc6 DMem_din:0x221c DMem_rd:0x0 memout:0xfdc6 
# UVM_INFO @ 1062.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xcff8 VSR2:0xcffa psr:0x4 ACTUAL: VSR1:0xcff8 VSR2:0xcffa psr:0x4 
# UVM_INFO @ 1062.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3027 pc:0x3026 imem_rd:0x0ACTUAL: npc:0x3027 pc:0x3026 imem_rd:0x0
# UVM_INFO @ 1064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2f74 
# UVM_INFO @ 1064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3028 pc:0x3027 imem_rd:0x1
# UVM_INFO @ 1081.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1081.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 1081.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1081.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 111  
# IR PCOFFSET9         : 010001010  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 12326  
# **********************************************
# Time: 1081.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 111  
# IR PCOFFSET9         : 010001010  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 12326  
# **********************************************
# Time: 1081.000ns 
# 
# UVM_INFO @ 1081.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1081.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2775 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2775 
# UVM_INFO @ 1082.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xcff8 VSR2:0xcffa psr:0x4 ACTUAL: VSR1:0xcff8 VSR2:0xcffa psr:0x4 
# UVM_INFO @ 1082.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x30af pcout:0x30af dr:0x7 sr1:0x2 sr2:0x0 IR_Exec:0xae8a NZP:0x0 M_Data:0xcffa enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x30af pcout:0x30af dr:0x7 sr1:0x2 sr2:0x0 IR_Exec:0xae8a NZP:0x0 M_Data:0xcffa enable_execute_status:0x0 
# UVM_INFO @ 1082.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3028 pc:0x3027 imem_rd:0x1ACTUAL: npc:0x3028 pc:0x3027 imem_rd:0x1
# UVM_INFO @ 1084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x30af 
# UVM_INFO @ 1084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3028 pc:0x3027 imem_rd:0x0
# UVM_INFO @ 1101.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1101.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1101.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1101.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x30af DMem_din:0x0000 DMem_rd:0x1 memout:0x54e0 ACTUAL: DMem_addr:0x30af DMem_din:0x0000 DMem_rd:0x1 memout:0x54e0 
# UVM_INFO @ 1102.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xcffa VSR2:0xcffa psr:0x4 ACTUAL: VSR1:0xcffa VSR2:0xcffa psr:0x4 
# UVM_INFO @ 1102.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3028 pc:0x3027 imem_rd:0x0ACTUAL: npc:0x3028 pc:0x3027 imem_rd:0x0
# UVM_INFO @ 1104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x30af 
# UVM_INFO @ 1104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3028 pc:0x3027 imem_rd:0x0
# UVM_INFO @ 1121.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1121.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1121.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1121.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x5fe3 DMem_din:0x0000 DMem_rd:0x1 memout:0x5fe3 ACTUAL: DMem_addr:0x5fe3 DMem_din:0x0000 DMem_rd:0x1 memout:0x5fe3 
# UVM_INFO @ 1122.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xcffa VSR2:0xcffa psr:0x4 ACTUAL: VSR1:0xcffa VSR2:0xcffa psr:0x4 
# UVM_INFO @ 1122.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3028 pc:0x3027 imem_rd:0x0ACTUAL: npc:0x3028 pc:0x3027 imem_rd:0x0
# UVM_INFO @ 1124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x30af 
# UVM_INFO @ 1124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3029 pc:0x3028 imem_rd:0x1
# UVM_INFO @ 1141.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1141.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1141.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1141.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1141.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6e43 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6e43 
# UVM_INFO @ 1142.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xcffa VSR2:0xcffa psr:0x4 ACTUAL: VSR1:0xcffa VSR2:0xcffa psr:0x4 
# UVM_INFO @ 1142.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3029 pc:0x3028 imem_rd:0x1ACTUAL: npc:0x3029 pc:0x3028 imem_rd:0x1
# UVM_INFO @ 1144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x30af 
# UVM_INFO @ 1144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3029 pc:0x3028 imem_rd:0x0
# UVM_INFO @ 1161.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1161.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1161.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1161.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x30af DMem_din:0x0000 DMem_rd:0x1 memout:0xb8db ACTUAL: DMem_addr:0x30af DMem_din:0x0000 DMem_rd:0x1 memout:0xb8db 
# UVM_INFO @ 1162.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x901d VSR2:0xd009 psr:0x4 ACTUAL: VSR1:0x901d VSR2:0xd009 psr:0x4 
# UVM_INFO @ 1162.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3029 pc:0x3028 imem_rd:0x0ACTUAL: npc:0x3029 pc:0x3028 imem_rd:0x0
# UVM_INFO @ 1164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x30af 
# UVM_INFO @ 1164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3029 pc:0x3028 imem_rd:0x0
# UVM_INFO @ 1181.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1181.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1181.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1181.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x64c8 DMem_din:0x0000 DMem_rd:0x1 memout:0x64c8 ACTUAL: DMem_addr:0x64c8 DMem_din:0x0000 DMem_rd:0x1 memout:0x64c8 
# UVM_INFO @ 1182.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x901d VSR2:0xd009 psr:0x4 ACTUAL: VSR1:0x901d VSR2:0xd009 psr:0x4 
# UVM_INFO @ 1182.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3029 pc:0x3028 imem_rd:0x0ACTUAL: npc:0x3029 pc:0x3028 imem_rd:0x0
# UVM_INFO @ 1184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x30af 
# UVM_INFO @ 1184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x302a pc:0x3029 imem_rd:0x1
# UVM_INFO @ 1201.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1201.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 1201.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1201.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1201.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 111  
# IR BaseR             : 110  
# IR PCOFFSET6         : 101001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12328  
# **********************************************
# Time: 1201.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 111  
# IR BaseR             : 110  
# IR PCOFFSET6         : 101001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12328  
# **********************************************
# Time: 1201.000ns 
# 
# UVM_INFO @ 1201.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1201.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3b48 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3b48 
# UVM_INFO @ 1202.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x901d VSR2:0xd009 psr:0x4 ACTUAL: VSR1:0x901d VSR2:0xd009 psr:0x4 
# UVM_INFO @ 1202.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x9006 pcout:0x9006 dr:0x0 sr1:0x6 sr2:0x7 IR_Exec:0x7fa9 NZP:0x0 M_Data:0xd009 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x9006 pcout:0x9006 dr:0x0 sr1:0x6 sr2:0x7 IR_Exec:0x7fa9 NZP:0x0 M_Data:0xd009 enable_execute_status:0x0 
# UVM_INFO @ 1202.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x302a pc:0x3029 imem_rd:0x1ACTUAL: npc:0x302a pc:0x3029 imem_rd:0x1
# UVM_INFO @ 1204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x9006 
# UVM_INFO @ 1204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x302a pc:0x3029 imem_rd:0x0
# UVM_INFO @ 1221.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1221.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1221.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1221.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x9006 DMem_din:0xd009 DMem_rd:0x0 memout:0xa0c1 ACTUAL: DMem_addr:0x9006 DMem_din:0xd009 DMem_rd:0x0 memout:0xa0c1 
# UVM_INFO @ 1222.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0x3005 psr:0x4 ACTUAL: VSR1:0x3005 VSR2:0x3005 psr:0x4 
# UVM_INFO @ 1222.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x302a pc:0x3029 imem_rd:0x0ACTUAL: npc:0x302a pc:0x3029 imem_rd:0x0
# UVM_INFO @ 1224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x9006 
# UVM_INFO @ 1224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x302b pc:0x302a imem_rd:0x1
# UVM_INFO @ 1241.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1241.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 1241.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1241.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 011  
# IR PCOFFSET9         : 011000111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 12329  
# **********************************************
# Time: 1241.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 011  
# IR PCOFFSET9         : 011000111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 12329  
# **********************************************
# Time: 1241.000ns 
# 
# UVM_INFO @ 1241.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1241.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xcb5a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xcb5a 
# UVM_INFO @ 1242.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0x3005 psr:0x4 ACTUAL: VSR1:0x3005 VSR2:0x3005 psr:0x4 
# UVM_INFO @ 1242.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x30ef pcout:0x30ef dr:0x0 sr1:0x3 sr2:0x3 IR_Exec:0xb6c7 NZP:0x0 M_Data:0x3005 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x30ef pcout:0x30ef dr:0x0 sr1:0x3 sr2:0x3 IR_Exec:0xb6c7 NZP:0x0 M_Data:0x3005 enable_execute_status:0x0 
# UVM_INFO @ 1242.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x302b pc:0x302a imem_rd:0x1ACTUAL: npc:0x302b pc:0x302a imem_rd:0x1
# UVM_INFO @ 1244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x30ef 
# UVM_INFO @ 1244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x302b pc:0x302a imem_rd:0x0
# UVM_INFO @ 1261.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1261.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1261.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1261.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x30ef DMem_din:0x0000 DMem_rd:0x1 memout:0x411d ACTUAL: DMem_addr:0x30ef DMem_din:0x0000 DMem_rd:0x1 memout:0x411d 
# UVM_INFO @ 1262.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xcffa VSR2:0xcffa psr:0x4 ACTUAL: VSR1:0xcffa VSR2:0xcffa psr:0x4 
# UVM_INFO @ 1262.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x302b pc:0x302a imem_rd:0x0ACTUAL: npc:0x302b pc:0x302a imem_rd:0x0
# UVM_INFO @ 1264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x30ef 
# UVM_INFO @ 1264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x302b pc:0x302a imem_rd:0x0
# UVM_INFO @ 1281.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1281.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1281.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1281.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x2ec5 DMem_din:0x3005 DMem_rd:0x0 memout:0x2ec5 ACTUAL: DMem_addr:0x2ec5 DMem_din:0x3005 DMem_rd:0x0 memout:0x2ec5 
# UVM_INFO @ 1282.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xcffa VSR2:0xcffa psr:0x4 ACTUAL: VSR1:0xcffa VSR2:0xcffa psr:0x4 
# UVM_INFO @ 1282.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x302b pc:0x302a imem_rd:0x0ACTUAL: npc:0x302b pc:0x302a imem_rd:0x0
# UVM_INFO @ 1284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x30ef 
# UVM_INFO @ 1284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x302c pc:0x302b imem_rd:0x1
# UVM_INFO @ 1301.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1301.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1301.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1301.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1301.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x529f ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x529f 
# UVM_INFO @ 1302.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xcffa VSR2:0xcffa psr:0x4 ACTUAL: VSR1:0xcffa VSR2:0xcffa psr:0x4 
# UVM_INFO @ 1302.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x302c pc:0x302b imem_rd:0x1ACTUAL: npc:0x302c pc:0x302b imem_rd:0x1
# UVM_INFO @ 1304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x30ef 
# UVM_INFO @ 1304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x302c pc:0x302b imem_rd:0x0
# UVM_INFO @ 1321.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1321.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1321.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1321.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x30ef DMem_din:0x0000 DMem_rd:0x1 memout:0x75fd ACTUAL: DMem_addr:0x30ef DMem_din:0x0000 DMem_rd:0x1 memout:0x75fd 
# UVM_INFO @ 1322.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xcff8 VSR2:0x3009 psr:0x4 ACTUAL: VSR1:0xcff8 VSR2:0x3009 psr:0x4 
# UVM_INFO @ 1322.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x302c pc:0x302b imem_rd:0x0ACTUAL: npc:0x302c pc:0x302b imem_rd:0x0
# UVM_INFO @ 1324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x30ef 
# UVM_INFO @ 1324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x302c pc:0x302b imem_rd:0x0
# UVM_INFO @ 1341.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1341.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1341.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1341.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xed32 DMem_din:0x3005 DMem_rd:0x0 memout:0xed32 ACTUAL: DMem_addr:0xed32 DMem_din:0x3005 DMem_rd:0x0 memout:0xed32 
# UVM_INFO @ 1342.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xcff8 VSR2:0x3009 psr:0x4 ACTUAL: VSR1:0xcff8 VSR2:0x3009 psr:0x4 
# UVM_INFO @ 1342.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x302c pc:0x302b imem_rd:0x0ACTUAL: npc:0x302c pc:0x302b imem_rd:0x0
# UVM_INFO @ 1344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x30ef 
# UVM_INFO @ 1344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x302d pc:0x302c imem_rd:0x1
# UVM_INFO @ 1361.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1361.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 1361.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1361.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 101  
# IR PCOFFSET9         : 010110111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12331  
# **********************************************
# Time: 1361.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 101  
# IR PCOFFSET9         : 010110111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12331  
# **********************************************
# Time: 1361.000ns 
# 
# UVM_INFO @ 1361.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1361.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe32e ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe32e 
# UVM_INFO @ 1362.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xcff8 VSR2:0x3009 psr:0x4 ACTUAL: VSR1:0xcff8 VSR2:0x3009 psr:0x4 
# UVM_INFO @ 1362.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x30e1 pcout:0x30e1 dr:0x0 sr1:0x2 sr2:0x5 IR_Exec:0x3ab7 NZP:0x0 M_Data:0x3009 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x30e1 pcout:0x30e1 dr:0x0 sr1:0x2 sr2:0x5 IR_Exec:0x3ab7 NZP:0x0 M_Data:0x3009 enable_execute_status:0x0 
# UVM_INFO @ 1362.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x302d pc:0x302c imem_rd:0x1ACTUAL: npc:0x302d pc:0x302c imem_rd:0x1
# UVM_INFO @ 1364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x30e1 
# UVM_INFO @ 1364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x302d pc:0x302c imem_rd:0x0
# UVM_INFO @ 1381.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1381.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1381.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1381.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x30e1 DMem_din:0x3009 DMem_rd:0x0 memout:0x2e60 ACTUAL: DMem_addr:0x30e1 DMem_din:0x3009 DMem_rd:0x0 memout:0x2e60 
# UVM_INFO @ 1382.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xcffa VSR2:0xcffa psr:0x4 ACTUAL: VSR1:0xcffa VSR2:0xcffa psr:0x4 
# UVM_INFO @ 1382.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x302d pc:0x302c imem_rd:0x0ACTUAL: npc:0x302d pc:0x302c imem_rd:0x0
# UVM_INFO @ 1384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x30e1 
# UVM_INFO @ 1384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x302e pc:0x302d imem_rd:0x1
# UVM_INFO @ 1401.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1401.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1401.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1401.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1401.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xee39 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xee39 
# UVM_INFO @ 1402.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xcffa VSR2:0xcffa psr:0x4 ACTUAL: VSR1:0xcffa VSR2:0xcffa psr:0x4 
# UVM_INFO @ 1402.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x302e pc:0x302d imem_rd:0x1ACTUAL: npc:0x302e pc:0x302d imem_rd:0x1
# UVM_INFO @ 1404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x30e1 
# UVM_INFO @ 1404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x302e pc:0x302d imem_rd:0x0
# UVM_INFO @ 1421.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1421.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1421.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1421.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x30e1 DMem_din:0x3009 DMem_rd:0x0 memout:0x0b78 ACTUAL: DMem_addr:0x30e1 DMem_din:0x3009 DMem_rd:0x0 memout:0x0b78 
# UVM_INFO @ 1422.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0xcffa psr:0x4 ACTUAL: VSR1:0x3009 VSR2:0xcffa psr:0x4 
# UVM_INFO @ 1422.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x302e pc:0x302d imem_rd:0x0ACTUAL: npc:0x302e pc:0x302d imem_rd:0x0
# UVM_INFO @ 1424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x30e1 
# UVM_INFO @ 1424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x302f pc:0x302e imem_rd:0x1
# UVM_INFO @ 1441.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1441.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 1441.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1441.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1441.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 110  
# IR BaseR             : 101  
# IR PCOFFSET6         : 111011  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12333  
# **********************************************
# Time: 1441.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 110  
# IR BaseR             : 101  
# IR PCOFFSET6         : 111011  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12333  
# **********************************************
# Time: 1441.000ns 
# 
# UVM_INFO @ 1441.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1441.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6c0f ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6c0f 
# UVM_INFO @ 1442.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0xcffa psr:0x4 ACTUAL: VSR1:0x3009 VSR2:0xcffa psr:0x4 
# UVM_INFO @ 1442.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x3004 pcout:0x3004 dr:0x6 sr1:0x5 sr2:0x0 IR_Exec:0x6d7b NZP:0x0 M_Data:0xcffa enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x3004 pcout:0x3004 dr:0x6 sr1:0x5 sr2:0x0 IR_Exec:0x6d7b NZP:0x0 M_Data:0xcffa enable_execute_status:0x0 
# UVM_INFO @ 1442.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x302f pc:0x302e imem_rd:0x1ACTUAL: npc:0x302f pc:0x302e imem_rd:0x1
# UVM_INFO @ 1444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x3004 
# UVM_INFO @ 1444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x302f pc:0x302e imem_rd:0x0
# UVM_INFO @ 1461.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1461.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1461.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1461.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x3004 DMem_din:0x0000 DMem_rd:0x1 memout:0x4285 ACTUAL: DMem_addr:0x3004 DMem_din:0x0000 DMem_rd:0x1 memout:0x4285 
# UVM_INFO @ 1462.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xd009 VSR2:0xcffa psr:0x4 ACTUAL: VSR1:0xd009 VSR2:0xcffa psr:0x4 
# UVM_INFO @ 1462.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x302f pc:0x302e imem_rd:0x0ACTUAL: npc:0x302f pc:0x302e imem_rd:0x0
# UVM_INFO @ 1464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3004 
# UVM_INFO @ 1464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3030 pc:0x302f imem_rd:0x1
# UVM_INFO @ 1481.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1481.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 1481.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1481.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1481.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 110  
# IR PCOFFSET9         : 111111101  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12334  
# **********************************************
# Time: 1481.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 110  
# IR PCOFFSET9         : 111111101  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12334  
# **********************************************
# Time: 1481.000ns 
# 
# UVM_INFO @ 1481.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1481.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe775 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe775 
# UVM_INFO @ 1482.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xd009 VSR2:0xcffa psr:0x4 ACTUAL: VSR1:0xd009 VSR2:0xcffa psr:0x4 
# UVM_INFO @ 1482.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x302a pcout:0x302a dr:0x6 sr1:0x7 sr2:0x0 IR_Exec:0x2dfd NZP:0x0 M_Data:0xcffa enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x302a pcout:0x302a dr:0x6 sr1:0x7 sr2:0x0 IR_Exec:0x2dfd NZP:0x0 M_Data:0xcffa enable_execute_status:0x0 
# UVM_INFO @ 1482.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3030 pc:0x302f imem_rd:0x1ACTUAL: npc:0x3030 pc:0x302f imem_rd:0x1
# UVM_INFO @ 1484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x302a 
# UVM_INFO @ 1484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3030 pc:0x302f imem_rd:0x0
# UVM_INFO @ 1501.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1501.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1501.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1501.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x302a DMem_din:0x0000 DMem_rd:0x1 memout:0x42cb ACTUAL: DMem_addr:0x302a DMem_din:0x0000 DMem_rd:0x1 memout:0x42cb 
# UVM_INFO @ 1502.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0xcffa psr:0x4 ACTUAL: VSR1:0x3005 VSR2:0xcffa psr:0x4 
# UVM_INFO @ 1502.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3030 pc:0x302f imem_rd:0x0ACTUAL: npc:0x3030 pc:0x302f imem_rd:0x0
# UVM_INFO @ 1504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x302a 
# UVM_INFO @ 1504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3031 pc:0x3030 imem_rd:0x1
# UVM_INFO @ 1521.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1521.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 1521.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1521.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1521.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 101  
# IR PCOFFSET9         : 011000000  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 12335  
# **********************************************
# Time: 1521.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 101  
# IR PCOFFSET9         : 011000000  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 12335  
# **********************************************
# Time: 1521.000ns 
# 
# UVM_INFO @ 1521.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1521.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x75f0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x75f0 
# UVM_INFO @ 1522.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0xcffa psr:0x4 ACTUAL: VSR1:0x3005 VSR2:0xcffa psr:0x4 
# UVM_INFO @ 1522.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x30ee pcout:0x30ee dr:0x5 sr1:0x3 sr2:0x0 IR_Exec:0xaac0 NZP:0x0 M_Data:0xcffa enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x30ee pcout:0x30ee dr:0x5 sr1:0x3 sr2:0x0 IR_Exec:0xaac0 NZP:0x0 M_Data:0xcffa enable_execute_status:0x0 
# UVM_INFO @ 1522.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3031 pc:0x3030 imem_rd:0x1ACTUAL: npc:0x3031 pc:0x3030 imem_rd:0x1
# UVM_INFO @ 1524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x30ee 
# UVM_INFO @ 1524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3031 pc:0x3030 imem_rd:0x0
# UVM_INFO @ 1541.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1541.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1541.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1541.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x30ee DMem_din:0x0000 DMem_rd:0x1 memout:0x22a4 ACTUAL: DMem_addr:0x30ee DMem_din:0x0000 DMem_rd:0x1 memout:0x22a4 
# UVM_INFO @ 1542.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0xcffa psr:0x4 ACTUAL: VSR1:0x3009 VSR2:0xcffa psr:0x4 
# UVM_INFO @ 1542.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3031 pc:0x3030 imem_rd:0x0ACTUAL: npc:0x3031 pc:0x3030 imem_rd:0x0
# UVM_INFO @ 1544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x30ee 
# UVM_INFO @ 1544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3031 pc:0x3030 imem_rd:0x0
# UVM_INFO @ 1561.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1561.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1561.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1561.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x7263 DMem_din:0x0000 DMem_rd:0x1 memout:0x7263 ACTUAL: DMem_addr:0x7263 DMem_din:0x0000 DMem_rd:0x1 memout:0x7263 
# UVM_INFO @ 1562.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0xcffa psr:0x4 ACTUAL: VSR1:0x3009 VSR2:0xcffa psr:0x4 
# UVM_INFO @ 1562.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3031 pc:0x3030 imem_rd:0x0ACTUAL: npc:0x3031 pc:0x3030 imem_rd:0x0
# UVM_INFO @ 1564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x30ee 
# UVM_INFO @ 1564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3032 pc:0x3031 imem_rd:0x1
# UVM_INFO @ 1581.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1581.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 1581.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1581.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1581.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 000  
# IR PCOFFSET9         : 101011110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12336  
# **********************************************
# Time: 1581.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 000  
# IR PCOFFSET9         : 101011110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12336  
# **********************************************
# Time: 1581.000ns 
# 
# UVM_INFO @ 1581.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1581.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x953b ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x953b 
# UVM_INFO @ 1582.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0xcffa psr:0x4 ACTUAL: VSR1:0x3009 VSR2:0xcffa psr:0x4 
# UVM_INFO @ 1582.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2f8d pcout:0x2f8d dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x315e NZP:0x0 M_Data:0xcffa enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2f8d pcout:0x2f8d dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x315e NZP:0x0 M_Data:0xcffa enable_execute_status:0x0 
# UVM_INFO @ 1582.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3032 pc:0x3031 imem_rd:0x1ACTUAL: npc:0x3032 pc:0x3031 imem_rd:0x1
# UVM_INFO @ 1584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2f8d 
# UVM_INFO @ 1584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3032 pc:0x3031 imem_rd:0x0
# UVM_INFO @ 1601.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1601.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1601.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1601.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x2f8d DMem_din:0xcffa DMem_rd:0x0 memout:0x913f ACTUAL: DMem_addr:0x2f8d DMem_din:0xcffa DMem_rd:0x0 memout:0x913f 
# UVM_INFO @ 1602.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xcff8 VSR2:0xcff8 psr:0x4 ACTUAL: VSR1:0xcff8 VSR2:0xcff8 psr:0x4 
# UVM_INFO @ 1602.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3032 pc:0x3031 imem_rd:0x0ACTUAL: npc:0x3032 pc:0x3031 imem_rd:0x0
# UVM_INFO @ 1604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2f8d 
# UVM_INFO @ 1604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3033 pc:0x3032 imem_rd:0x1
# UVM_INFO @ 1621.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1621.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 1621.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1621.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1621.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 010  
# IR PCOFFSET9         : 010110000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 12337  
# **********************************************
# Time: 1621.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 010  
# IR PCOFFSET9         : 010110000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 12337  
# **********************************************
# Time: 1621.000ns 
# 
# UVM_INFO @ 1621.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1621.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x51c6 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x51c6 
# UVM_INFO @ 1622.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xcff8 VSR2:0xcff8 psr:0x4 ACTUAL: VSR1:0xcff8 VSR2:0xcff8 psr:0x4 
# UVM_INFO @ 1622.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x30e0 pcout:0x30e0 dr:0x0 sr1:0x2 sr2:0x2 IR_Exec:0xb4b0 NZP:0x0 M_Data:0xcff8 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x30e0 pcout:0x30e0 dr:0x0 sr1:0x2 sr2:0x2 IR_Exec:0xb4b0 NZP:0x0 M_Data:0xcff8 enable_execute_status:0x0 
# UVM_INFO @ 1622.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3033 pc:0x3032 imem_rd:0x1ACTUAL: npc:0x3033 pc:0x3032 imem_rd:0x1
# UVM_INFO @ 1624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x30e0 
# UVM_INFO @ 1624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3033 pc:0x3032 imem_rd:0x0
# UVM_INFO @ 1641.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1641.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1641.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1641.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x30e0 DMem_din:0x0000 DMem_rd:0x1 memout:0xc969 ACTUAL: DMem_addr:0x30e0 DMem_din:0x0000 DMem_rd:0x1 memout:0xc969 
# UVM_INFO @ 1642.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x221c VSR2:0xcffa psr:0x4 ACTUAL: VSR1:0x221c VSR2:0xcffa psr:0x4 
# UVM_INFO @ 1642.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3033 pc:0x3032 imem_rd:0x0ACTUAL: npc:0x3033 pc:0x3032 imem_rd:0x0
# UVM_INFO @ 1644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x30e0 
# UVM_INFO @ 1644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3033 pc:0x3032 imem_rd:0x0
# UVM_INFO @ 1661.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1661.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1661.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1661.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xf983 DMem_din:0xcff8 DMem_rd:0x0 memout:0xf983 ACTUAL: DMem_addr:0xf983 DMem_din:0xcff8 DMem_rd:0x0 memout:0xf983 
# UVM_INFO @ 1662.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x221c VSR2:0xcffa psr:0x4 ACTUAL: VSR1:0x221c VSR2:0xcffa psr:0x4 
# UVM_INFO @ 1662.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3033 pc:0x3032 imem_rd:0x0ACTUAL: npc:0x3033 pc:0x3032 imem_rd:0x0
# UVM_INFO @ 1664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x30e0 
# UVM_INFO @ 1664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3034 pc:0x3033 imem_rd:0x1
# UVM_INFO @ 1681.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1681.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 1681.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1681.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1681.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 001  
# IR PCOFFSET9         : 100001110  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 12338  
# **********************************************
# Time: 1681.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 001  
# IR PCOFFSET9         : 100001110  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 12338  
# **********************************************
# Time: 1681.000ns 
# 
# UVM_INFO @ 1681.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1681.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1252 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1252 
# UVM_INFO @ 1682.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x221c VSR2:0xcffa psr:0x4 ACTUAL: VSR1:0x221c VSR2:0xcffa psr:0x4 
# UVM_INFO @ 1682.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x2f3f pcout:0x2f3f dr:0x1 sr1:0x4 sr2:0x0 IR_Exec:0xa30e NZP:0x0 M_Data:0xcffa enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x2f3f pcout:0x2f3f dr:0x1 sr1:0x4 sr2:0x0 IR_Exec:0xa30e NZP:0x0 M_Data:0xcffa enable_execute_status:0x0 
# UVM_INFO @ 1682.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3034 pc:0x3033 imem_rd:0x1ACTUAL: npc:0x3034 pc:0x3033 imem_rd:0x1
# UVM_INFO @ 1684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2f3f 
# UVM_INFO @ 1684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3034 pc:0x3033 imem_rd:0x0
# UVM_INFO @ 1701.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1701.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1701.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1701.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x2f3f DMem_din:0x0000 DMem_rd:0x1 memout:0x096e ACTUAL: DMem_addr:0x2f3f DMem_din:0x0000 DMem_rd:0x1 memout:0x096e 
# UVM_INFO @ 1702.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xd009 VSR2:0xcffa psr:0x4 ACTUAL: VSR1:0xd009 VSR2:0xcffa psr:0x4 
# UVM_INFO @ 1702.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3034 pc:0x3033 imem_rd:0x0ACTUAL: npc:0x3034 pc:0x3033 imem_rd:0x0
# UVM_INFO @ 1704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2f3f 
# UVM_INFO @ 1704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3034 pc:0x3033 imem_rd:0x0
# UVM_INFO @ 1721.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1721.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1721.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1721.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x79af DMem_din:0x0000 DMem_rd:0x1 memout:0x79af ACTUAL: DMem_addr:0x79af DMem_din:0x0000 DMem_rd:0x1 memout:0x79af 
# UVM_INFO @ 1722.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xd009 VSR2:0xcffa psr:0x4 ACTUAL: VSR1:0xd009 VSR2:0xcffa psr:0x4 
# UVM_INFO @ 1722.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3034 pc:0x3033 imem_rd:0x0ACTUAL: npc:0x3034 pc:0x3033 imem_rd:0x0
# UVM_INFO @ 1724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2f3f 
# UVM_INFO @ 1724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3034 pc:0x3033 imem_rd:0x0
# UVM_INFO @ 1741.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1741.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 1741.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1741.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1741.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 100  
# IR BaseR             : 111  
# IR PCOFFSET6         : 100110  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12339  
# **********************************************
# Time: 1741.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 100  
# IR BaseR             : 111  
# IR PCOFFSET6         : 100110  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12339  
# **********************************************
# Time: 1741.000ns 
# 
# UVM_INFO @ 1741.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1741.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x59d3 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x59d3 
# UVM_INFO @ 1742.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xd009 VSR2:0xcffa psr:0x4 ACTUAL: VSR1:0xd009 VSR2:0xcffa psr:0x4 
# UVM_INFO @ 1742.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xcfef pcout:0xcfef dr:0x4 sr1:0x7 sr2:0x0 IR_Exec:0x69e6 NZP:0x0 M_Data:0xcffa enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xcfef pcout:0xcfef dr:0x4 sr1:0x7 sr2:0x0 IR_Exec:0x69e6 NZP:0x0 M_Data:0xcffa enable_execute_status:0x0 
# UVM_INFO @ 1742.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3034 pc:0x3033 imem_rd:0x0ACTUAL: npc:0x3034 pc:0x3033 imem_rd:0x0
# UVM_INFO @ 1744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xcfef 
# UVM_INFO @ 1744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3034 pc:0x3033 imem_rd:0x0
# UVM_INFO @ 1761.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1761.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1761.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1761.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xcfef DMem_din:0x0000 DMem_rd:0x1 memout:0xeaf3 ACTUAL: DMem_addr:0xcfef DMem_din:0x0000 DMem_rd:0x1 memout:0xeaf3 
# UVM_INFO @ 1762.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0xcffa psr:0x4 ACTUAL: VSR1:0x3005 VSR2:0xcffa psr:0x4 
# UVM_INFO @ 1762.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3034 pc:0x3033 imem_rd:0x0ACTUAL: npc:0x3034 pc:0x3033 imem_rd:0x0
# UVM_INFO @ 1764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xcfef 
# UVM_INFO @ 1764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3035 pc:0x3034 imem_rd:0x1
# UVM_INFO @ 1781.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1781.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 1781.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1781.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1781.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x96e5 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x96e5 
# UVM_INFO @ 1782.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0xcffa psr:0x4 ACTUAL: VSR1:0x3005 VSR2:0xcffa psr:0x4 
# UVM_INFO @ 1782.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x3100 pcout:0x3100 dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x08cd NZP:0x4 M_Data:0xcffa enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x3100 pcout:0x3100 dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x08cd NZP:0x4 M_Data:0xcffa enable_execute_status:0x0 
# UVM_INFO @ 1782.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3035 pc:0x3034 imem_rd:0x1ACTUAL: npc:0x3035 pc:0x3034 imem_rd:0x1
# UVM_INFO @ 1784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3100 
# UVM_INFO @ 1784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3036 pc:0x3035 imem_rd:0x1
# UVM_INFO @ 1801.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1801.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1801.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1801.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 100  
# IR PCOFFSET9         : 011001101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12340  
# **********************************************
# Time: 1801.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 100  
# IR PCOFFSET9         : 011001101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12340  
# **********************************************
# Time: 1801.000ns 
# 
# UVM_INFO @ 1801.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1801.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2cfb ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2cfb 
# UVM_INFO @ 1802.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0xcffa psr:0x1 ACTUAL: VSR1:0x3005 VSR2:0xcffa psr:0x1 
# UVM_INFO @ 1802.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3036 pc:0x3035 imem_rd:0x1ACTUAL: npc:0x3036 pc:0x3035 imem_rd:0x1
# UVM_INFO @ 1804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3100 
# UVM_INFO @ 1804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3037 pc:0x3036 imem_rd:0x1
# UVM_INFO @ 1821.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1821.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 1821.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1821.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1821.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 000  
# IR SR1               : 101  
# IR IM                : 0  
# IR SR2               : 010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12341  
# **********************************************
# Time: 1821.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 000  
# IR SR1               : 101  
# IR IM                : 0  
# IR SR2               : 010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12341  
# **********************************************
# Time: 1821.000ns 
# 
# UVM_INFO @ 1821.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1821.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x05d3 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x05d3 
# UVM_INFO @ 1822.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0xcff8 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0xcff8 psr:0x1 
# UVM_INFO @ 1822.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0001 pcout:0x0001 dr:0x0 sr1:0x5 sr2:0x2 IR_Exec:0x1142 NZP:0x0 M_Data:0xcff8 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0001 pcout:0x0001 dr:0x0 sr1:0x5 sr2:0x2 IR_Exec:0x1142 NZP:0x0 M_Data:0xcff8 enable_execute_status:0x0 
# UVM_INFO @ 1822.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3037 pc:0x3036 imem_rd:0x1ACTUAL: npc:0x3037 pc:0x3036 imem_rd:0x1
# UVM_INFO @ 1824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x0001 
# UVM_INFO @ 1824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3038 pc:0x3037 imem_rd:0x1
# UVM_INFO @ 1841.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1841.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 1841.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1841.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1841.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 111  
# IR PCOFFSET9         : 110101110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12342  
# **********************************************
# Time: 1841.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 111  
# IR PCOFFSET9         : 110101110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12342  
# **********************************************
# Time: 1841.000ns 
# 
# UVM_INFO @ 1841.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1841.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe887 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe887 
# UVM_INFO @ 1842.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x901d VSR2:0xd009 psr:0x1 ACTUAL: VSR1:0x901d VSR2:0xd009 psr:0x1 
# UVM_INFO @ 1842.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2fe3 pcout:0x2fe3 dr:0x0 sr1:0x6 sr2:0x7 IR_Exec:0x3fae NZP:0x0 M_Data:0xd009 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2fe3 pcout:0x2fe3 dr:0x0 sr1:0x6 sr2:0x7 IR_Exec:0x3fae NZP:0x0 M_Data:0xd009 enable_execute_status:0x0 
# UVM_INFO @ 1842.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3038 pc:0x3037 imem_rd:0x1ACTUAL: npc:0x3038 pc:0x3037 imem_rd:0x1
# UVM_INFO @ 1844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2fe3 
# UVM_INFO @ 1844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3038 pc:0x3037 imem_rd:0x0
# UVM_INFO @ 1861.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1861.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1861.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1861.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x2fe3 DMem_din:0xd009 DMem_rd:0x0 memout:0x94bb ACTUAL: DMem_addr:0x2fe3 DMem_din:0xd009 DMem_rd:0x0 memout:0x94bb 
# UVM_INFO @ 1862.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x901d VSR2:0xd009 psr:0x1 ACTUAL: VSR1:0x901d VSR2:0xd009 psr:0x1 
# UVM_INFO @ 1862.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3038 pc:0x3037 imem_rd:0x0ACTUAL: npc:0x3038 pc:0x3037 imem_rd:0x0
# UVM_INFO @ 1864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2fe3 
# UVM_INFO @ 1864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3039 pc:0x3038 imem_rd:0x1
# UVM_INFO @ 1881.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1881.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 1881.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1881.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1881.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 111  
# IR PCOFFSET9         : 110101110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12343  
# **********************************************
# Time: 1881.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 111  
# IR PCOFFSET9         : 110101110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12343  
# **********************************************
# Time: 1881.000ns 
# 
# UVM_INFO @ 1881.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1881.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb8b7 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb8b7 
# UVM_INFO @ 1882.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x901d VSR2:0xd009 psr:0x1 ACTUAL: VSR1:0x901d VSR2:0xd009 psr:0x1 
# UVM_INFO @ 1882.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2fe4 pcout:0x2fe4 dr:0x0 sr1:0x6 sr2:0x7 IR_Exec:0x3fae NZP:0x0 M_Data:0xd009 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2fe4 pcout:0x2fe4 dr:0x0 sr1:0x6 sr2:0x7 IR_Exec:0x3fae NZP:0x0 M_Data:0xd009 enable_execute_status:0x0 
# UVM_INFO @ 1882.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3039 pc:0x3038 imem_rd:0x1ACTUAL: npc:0x3039 pc:0x3038 imem_rd:0x1
# UVM_INFO @ 1884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2fe4 
# UVM_INFO @ 1884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3039 pc:0x3038 imem_rd:0x0
# UVM_INFO @ 1901.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1901.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1901.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1901.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x2fe4 DMem_din:0xd009 DMem_rd:0x0 memout:0xeabb ACTUAL: DMem_addr:0x2fe4 DMem_din:0xd009 DMem_rd:0x0 memout:0xeabb 
# UVM_INFO @ 1902.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xcff8 VSR2:0xcff8 psr:0x1 ACTUAL: VSR1:0xcff8 VSR2:0xcff8 psr:0x1 
# UVM_INFO @ 1902.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3039 pc:0x3038 imem_rd:0x0ACTUAL: npc:0x3039 pc:0x3038 imem_rd:0x0
# UVM_INFO @ 1904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2fe4 
# UVM_INFO @ 1904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x303a pc:0x3039 imem_rd:0x1
# UVM_INFO @ 1921.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1921.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 1921.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1921.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1921.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 010  
# IR PCOFFSET9         : 010111101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12344  
# **********************************************
# Time: 1921.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 010  
# IR PCOFFSET9         : 010111101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12344  
# **********************************************
# Time: 1921.000ns 
# 
# UVM_INFO @ 1921.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1921.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x805e ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x805e 
# UVM_INFO @ 1922.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xcff8 VSR2:0xcff8 psr:0x1 ACTUAL: VSR1:0xcff8 VSR2:0xcff8 psr:0x1 
# UVM_INFO @ 1922.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x30f4 pcout:0x30f4 dr:0x0 sr1:0x2 sr2:0x2 IR_Exec:0x34bd NZP:0x0 M_Data:0xcff8 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x30f4 pcout:0x30f4 dr:0x0 sr1:0x2 sr2:0x2 IR_Exec:0x34bd NZP:0x0 M_Data:0xcff8 enable_execute_status:0x0 
# UVM_INFO @ 1922.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x303a pc:0x3039 imem_rd:0x1ACTUAL: npc:0x303a pc:0x3039 imem_rd:0x1
# UVM_INFO @ 1924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x30f4 
# UVM_INFO @ 1924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x303a pc:0x3039 imem_rd:0x0
# UVM_INFO @ 1941.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1941.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1941.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1941.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x30f4 DMem_din:0xcff8 DMem_rd:0x0 memout:0x0c61 ACTUAL: DMem_addr:0x30f4 DMem_din:0xcff8 DMem_rd:0x0 memout:0x0c61 
# UVM_INFO @ 1942.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x96e5 VSR2:0x0001 psr:0x1 ACTUAL: VSR1:0x96e5 VSR2:0x0001 psr:0x1 
# UVM_INFO @ 1942.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x303a pc:0x3039 imem_rd:0x0ACTUAL: npc:0x303a pc:0x3039 imem_rd:0x0
# UVM_INFO @ 1944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x30f4 
# UVM_INFO @ 1944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x303b pc:0x303a imem_rd:0x1
# UVM_INFO @ 1961.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1961.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 1961.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1961.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 001  
# IR PCOFFSET9         : 100001011  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12345  
# **********************************************
# Time: 1961.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 001  
# IR PCOFFSET9         : 100001011  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12345  
# **********************************************
# Time: 1961.000ns 
# 
# UVM_INFO @ 1961.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1961.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x94b2 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x94b2 
# UVM_INFO @ 1962.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x96e5 VSR2:0x0001 psr:0x1 ACTUAL: VSR1:0x96e5 VSR2:0x0001 psr:0x1 
# UVM_INFO @ 1962.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x2f43 pcout:0x2f43 dr:0x1 sr1:0x4 sr2:0x0 IR_Exec:0x230b NZP:0x0 M_Data:0x0001 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x2f43 pcout:0x2f43 dr:0x1 sr1:0x4 sr2:0x0 IR_Exec:0x230b NZP:0x0 M_Data:0x0001 enable_execute_status:0x0 
# UVM_INFO @ 1962.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x303b pc:0x303a imem_rd:0x1ACTUAL: npc:0x303b pc:0x303a imem_rd:0x1
# UVM_INFO @ 1964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2f43 
# UVM_INFO @ 1964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x303b pc:0x303a imem_rd:0x0
# UVM_INFO @ 1981.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1981.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1981.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1981.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x2f43 DMem_din:0x0000 DMem_rd:0x1 memout:0xff7c ACTUAL: DMem_addr:0x2f43 DMem_din:0x0000 DMem_rd:0x1 memout:0xff7c 
# UVM_INFO @ 1982.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0001 VSR2:0x0001 psr:0x1 ACTUAL: VSR1:0x0001 VSR2:0x0001 psr:0x1 
# UVM_INFO @ 1982.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x303b pc:0x303a imem_rd:0x0ACTUAL: npc:0x303b pc:0x303a imem_rd:0x0
# UVM_INFO @ 1984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2f43 
# UVM_INFO @ 1984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x303c pc:0x303b imem_rd:0x1
# UVM_INFO @ 2001.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2001.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2001.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2001.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2001.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc520 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc520 
# UVM_INFO @ 2002.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0001 VSR2:0x0001 psr:0x4 ACTUAL: VSR1:0x0001 VSR2:0x0001 psr:0x4 
# UVM_INFO @ 2002.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x303c pc:0x303b imem_rd:0x1ACTUAL: npc:0x303c pc:0x303b imem_rd:0x1
# UVM_INFO @ 2004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2f43 
# UVM_INFO @ 2004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x303c pc:0x303b imem_rd:0x0
# UVM_INFO @ 2021.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2021.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2021.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2021.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x2f43 DMem_din:0x0000 DMem_rd:0x1 memout:0x5afc ACTUAL: DMem_addr:0x2f43 DMem_din:0x0000 DMem_rd:0x1 memout:0x5afc 
# UVM_INFO @ 2022.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xd009 VSR2:0x0001 psr:0x4 ACTUAL: VSR1:0xd009 VSR2:0x0001 psr:0x4 
# UVM_INFO @ 2022.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x303c pc:0x303b imem_rd:0x0ACTUAL: npc:0x303c pc:0x303b imem_rd:0x0
# UVM_INFO @ 2024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2f43 
# UVM_INFO @ 2024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x303d pc:0x303c imem_rd:0x1
# UVM_INFO @ 2041.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2041.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 2041.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2041.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2041.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 011  
# IR PCOFFSET9         : 111111011  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12347  
# **********************************************
# Time: 2041.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 011  
# IR PCOFFSET9         : 111111011  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12347  
# **********************************************
# Time: 2041.000ns 
# 
# UVM_INFO @ 2041.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2041.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4412 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4412 
# UVM_INFO @ 2042.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xd009 VSR2:0x0001 psr:0x4 ACTUAL: VSR1:0xd009 VSR2:0x0001 psr:0x4 
# UVM_INFO @ 2042.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x3035 pcout:0x3035 dr:0x3 sr1:0x7 sr2:0x0 IR_Exec:0x27fb NZP:0x0 M_Data:0x0001 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x3035 pcout:0x3035 dr:0x3 sr1:0x7 sr2:0x0 IR_Exec:0x27fb NZP:0x0 M_Data:0x0001 enable_execute_status:0x0 
# UVM_INFO @ 2042.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x303d pc:0x303c imem_rd:0x1ACTUAL: npc:0x303d pc:0x303c imem_rd:0x1
# UVM_INFO @ 2044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x3035 
# UVM_INFO @ 2044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x303d pc:0x303c imem_rd:0x0
# UVM_INFO @ 2061.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2061.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2061.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2061.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x3035 DMem_din:0x0000 DMem_rd:0x1 memout:0x9acc ACTUAL: DMem_addr:0x3035 DMem_din:0x0000 DMem_rd:0x1 memout:0x9acc 
# UVM_INFO @ 2062.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x901d VSR2:0xc520 psr:0x4 ACTUAL: VSR1:0x901d VSR2:0xc520 psr:0x4 
# UVM_INFO @ 2062.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x303d pc:0x303c imem_rd:0x0ACTUAL: npc:0x303d pc:0x303c imem_rd:0x0
# UVM_INFO @ 2064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3035 
# UVM_INFO @ 2064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x303e pc:0x303d imem_rd:0x1
# UVM_INFO @ 2081.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2081.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 2081.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2081.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2081.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 110  
# IR SR1               : 110  
# IR IM                : 0  
# IR SR2               : 001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12348  
# **********************************************
# Time: 2081.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 110  
# IR SR1               : 110  
# IR IM                : 0  
# IR SR2               : 001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12348  
# **********************************************
# Time: 2081.000ns 
# 
# UVM_INFO @ 2081.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2081.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x12ee ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x12ee 
# UVM_INFO @ 2082.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x901d VSR2:0xc520 psr:0x1 ACTUAL: VSR1:0x901d VSR2:0xc520 psr:0x1 
# UVM_INFO @ 2082.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x9026 pcout:0x9026 dr:0x6 sr1:0x6 sr2:0x1 IR_Exec:0x1da9 NZP:0x0 M_Data:0xc520 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x9026 pcout:0x9026 dr:0x6 sr1:0x6 sr2:0x1 IR_Exec:0x1da9 NZP:0x0 M_Data:0xc520 enable_execute_status:0x0 
# UVM_INFO @ 2082.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x303e pc:0x303d imem_rd:0x1ACTUAL: npc:0x303e pc:0x303d imem_rd:0x1
# UVM_INFO @ 2084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x9026 
# UVM_INFO @ 2084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x303f pc:0x303e imem_rd:0x1
# UVM_INFO @ 2101.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2101.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 2101.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2101.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2101.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : JMP 
# IR BaseR             : 001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001100  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12349  
# **********************************************
# Time: 2101.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : JMP 
# IR BaseR             : 001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001100  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12349  
# **********************************************
# Time: 2101.000ns 
# 
# UVM_INFO @ 2101.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2101.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6e5c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6e5c 
# UVM_INFO @ 2102.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xc520 VSR2:0x0001 psr:0x4 ACTUAL: VSR1:0xc520 VSR2:0x0001 psr:0x4 
# UVM_INFO @ 2102.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xc520 pcout:0xc520 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0001 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xc520 pcout:0xc520 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0001 enable_execute_status:0x0 
# UVM_INFO @ 2102.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x303f pc:0x303e imem_rd:0x1ACTUAL: npc:0x303f pc:0x303e imem_rd:0x1
# UVM_INFO @ 2104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xc520 
# UVM_INFO @ 2104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3040 pc:0x303f imem_rd:0x1
# UVM_INFO @ 2121.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2121.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 2121.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2121.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2121.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 010  
# IR PCOFFSET9         : 110101011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 12350  
# **********************************************
# Time: 2121.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 010  
# IR PCOFFSET9         : 110101011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 12350  
# **********************************************
# Time: 2121.000ns 
# 
# UVM_INFO @ 2121.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2121.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe9fc ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe9fc 
# UVM_INFO @ 2122.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x9026 VSR2:0xcff8 psr:0x4 ACTUAL: VSR1:0x9026 VSR2:0xcff8 psr:0x4 
# UVM_INFO @ 2122.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x2fe8 pcout:0x2fe8 dr:0x0 sr1:0x6 sr2:0x2 IR_Exec:0xb5ab NZP:0x0 M_Data:0xcff8 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x2fe8 pcout:0x2fe8 dr:0x0 sr1:0x6 sr2:0x2 IR_Exec:0xb5ab NZP:0x0 M_Data:0xcff8 enable_execute_status:0x0 
# UVM_INFO @ 2122.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3040 pc:0x303f imem_rd:0x1ACTUAL: npc:0x3040 pc:0x303f imem_rd:0x1
# UVM_INFO @ 2124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2fe8 
# UVM_INFO @ 2124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3040 pc:0x303f imem_rd:0x0
# UVM_INFO @ 2141.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2141.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2141.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2141.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x2fe8 DMem_din:0x0000 DMem_rd:0x1 memout:0x56bb ACTUAL: DMem_addr:0x2fe8 DMem_din:0x0000 DMem_rd:0x1 memout:0x56bb 
# UVM_INFO @ 2142.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x9026 VSR2:0xcff8 psr:0x4 ACTUAL: VSR1:0x9026 VSR2:0xcff8 psr:0x4 
# UVM_INFO @ 2142.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3040 pc:0x303f imem_rd:0x0ACTUAL: npc:0x3040 pc:0x303f imem_rd:0x0
# UVM_INFO @ 2144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2fe8 
# UVM_INFO @ 2144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3040 pc:0x303f imem_rd:0x0
# UVM_INFO @ 2161.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2161.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2161.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2161.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x47a4 DMem_din:0xcff8 DMem_rd:0x0 memout:0x47a4 ACTUAL: DMem_addr:0x47a4 DMem_din:0xcff8 DMem_rd:0x0 memout:0x47a4 
# UVM_INFO @ 2162.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x9026 VSR2:0xcff8 psr:0x4 ACTUAL: VSR1:0x9026 VSR2:0xcff8 psr:0x4 
# UVM_INFO @ 2162.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3040 pc:0x303f imem_rd:0x0ACTUAL: npc:0x3040 pc:0x303f imem_rd:0x0
# UVM_INFO @ 2164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2fe8 
# UVM_INFO @ 2164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3041 pc:0x3040 imem_rd:0x1
# UVM_INFO @ 2181.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2181.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 2181.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2181.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2181.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 010  
# IR PCOFFSET9         : 110101011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 12351  
# **********************************************
# Time: 2181.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 010  
# IR PCOFFSET9         : 110101011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 12351  
# **********************************************
# Time: 2181.000ns 
# 
# UVM_INFO @ 2181.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2181.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe02e ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe02e 
# UVM_INFO @ 2182.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x9026 VSR2:0xcff8 psr:0x4 ACTUAL: VSR1:0x9026 VSR2:0xcff8 psr:0x4 
# UVM_INFO @ 2182.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x2fe9 pcout:0x2fe9 dr:0x0 sr1:0x6 sr2:0x2 IR_Exec:0xb5ab NZP:0x0 M_Data:0xcff8 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x2fe9 pcout:0x2fe9 dr:0x0 sr1:0x6 sr2:0x2 IR_Exec:0xb5ab NZP:0x0 M_Data:0xcff8 enable_execute_status:0x0 
# UVM_INFO @ 2182.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3041 pc:0x3040 imem_rd:0x1ACTUAL: npc:0x3041 pc:0x3040 imem_rd:0x1
# UVM_INFO @ 2184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2fe9 
# UVM_INFO @ 2184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3041 pc:0x3040 imem_rd:0x0
# UVM_INFO @ 2201.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2201.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2201.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2201.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x2fe9 DMem_din:0x0000 DMem_rd:0x1 memout:0xf347 ACTUAL: DMem_addr:0x2fe9 DMem_din:0x0000 DMem_rd:0x1 memout:0xf347 
# UVM_INFO @ 2202.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x96e5 VSR2:0xc520 psr:0x4 ACTUAL: VSR1:0x96e5 VSR2:0xc520 psr:0x4 
# UVM_INFO @ 2202.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3041 pc:0x3040 imem_rd:0x0ACTUAL: npc:0x3041 pc:0x3040 imem_rd:0x0
# UVM_INFO @ 2204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2fe9 
# UVM_INFO @ 2204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3041 pc:0x3040 imem_rd:0x0
# UVM_INFO @ 2221.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2221.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2221.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2221.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xd780 DMem_din:0xcff8 DMem_rd:0x0 memout:0xd780 ACTUAL: DMem_addr:0xd780 DMem_din:0xcff8 DMem_rd:0x0 memout:0xd780 
# UVM_INFO @ 2222.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x96e5 VSR2:0xc520 psr:0x4 ACTUAL: VSR1:0x96e5 VSR2:0xc520 psr:0x4 
# UVM_INFO @ 2222.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3041 pc:0x3040 imem_rd:0x0ACTUAL: npc:0x3041 pc:0x3040 imem_rd:0x0
# UVM_INFO @ 2224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2fe9 
# UVM_INFO @ 2224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3042 pc:0x3041 imem_rd:0x1
# UVM_INFO @ 2241.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2241.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 2241.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2241.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2241.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 000  
# IR PCOFFSET9         : 100110100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 12352  
# **********************************************
# Time: 2241.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 000  
# IR PCOFFSET9         : 100110100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 12352  
# **********************************************
# Time: 2241.000ns 
# 
# UVM_INFO @ 2241.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2241.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xcb0f ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xcb0f 
# UVM_INFO @ 2242.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x96e5 VSR2:0xc520 psr:0x4 ACTUAL: VSR1:0x96e5 VSR2:0xc520 psr:0x4 
# UVM_INFO @ 2242.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x2f73 pcout:0x2f73 dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0xb134 NZP:0x0 M_Data:0xc520 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x2f73 pcout:0x2f73 dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0xb134 NZP:0x0 M_Data:0xc520 enable_execute_status:0x0 
# UVM_INFO @ 2242.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3042 pc:0x3041 imem_rd:0x1ACTUAL: npc:0x3042 pc:0x3041 imem_rd:0x1
# UVM_INFO @ 2244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2f73 
# UVM_INFO @ 2244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3042 pc:0x3041 imem_rd:0x0
# UVM_INFO @ 2261.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2261.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2261.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2261.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x2f73 DMem_din:0x0000 DMem_rd:0x1 memout:0x1f2c ACTUAL: DMem_addr:0x2f73 DMem_din:0x0000 DMem_rd:0x1 memout:0x1f2c 
# UVM_INFO @ 2262.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x96e5 VSR2:0xd009 psr:0x4 ACTUAL: VSR1:0x96e5 VSR2:0xd009 psr:0x4 
# UVM_INFO @ 2262.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3042 pc:0x3041 imem_rd:0x0ACTUAL: npc:0x3042 pc:0x3041 imem_rd:0x0
# UVM_INFO @ 2264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2f73 
# UVM_INFO @ 2264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3042 pc:0x3041 imem_rd:0x0
# UVM_INFO @ 2281.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2281.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2281.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2281.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x21b9 DMem_din:0xc520 DMem_rd:0x0 memout:0x21b9 ACTUAL: DMem_addr:0x21b9 DMem_din:0xc520 DMem_rd:0x0 memout:0x21b9 
# UVM_INFO @ 2282.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x96e5 VSR2:0xd009 psr:0x4 ACTUAL: VSR1:0x96e5 VSR2:0xd009 psr:0x4 
# UVM_INFO @ 2282.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3042 pc:0x3041 imem_rd:0x0ACTUAL: npc:0x3042 pc:0x3041 imem_rd:0x0
# UVM_INFO @ 2284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2f73 
# UVM_INFO @ 2284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3043 pc:0x3042 imem_rd:0x1
# UVM_INFO @ 2301.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2301.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 2301.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2301.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2301.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 001  
# IR SR1               : 100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12353  
# **********************************************
# Time: 2301.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 001  
# IR SR1               : 100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12353  
# **********************************************
# Time: 2301.000ns 
# 
# UVM_INFO @ 2301.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2301.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa99f ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa99f 
# UVM_INFO @ 2302.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x96e5 VSR2:0xd009 psr:0x4 ACTUAL: VSR1:0x96e5 VSR2:0xd009 psr:0x4 
# UVM_INFO @ 2302.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x691a pcout:0x691a dr:0x1 sr1:0x4 sr2:0x7 IR_Exec:0x933f NZP:0x0 M_Data:0xd009 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x691a pcout:0x691a dr:0x1 sr1:0x4 sr2:0x7 IR_Exec:0x933f NZP:0x0 M_Data:0xd009 enable_execute_status:0x0 
# UVM_INFO @ 2302.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3043 pc:0x3042 imem_rd:0x1ACTUAL: npc:0x3043 pc:0x3042 imem_rd:0x1
# UVM_INFO @ 2304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x691a 
# UVM_INFO @ 2304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3044 pc:0x3043 imem_rd:0x1
# UVM_INFO @ 2321.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2321.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 2321.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2321.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2321.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 111  
# IR BaseR             : 100  
# IR PCOFFSET6         : 011100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12354  
# **********************************************
# Time: 2321.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 111  
# IR BaseR             : 100  
# IR PCOFFSET6         : 011100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12354  
# **********************************************
# Time: 2321.000ns 
# 
# UVM_INFO @ 2321.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2321.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4390 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4390 
# UVM_INFO @ 2322.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x96e5 VSR2:0xd009 psr:0x1 ACTUAL: VSR1:0x96e5 VSR2:0xd009 psr:0x1 
# UVM_INFO @ 2322.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x9701 pcout:0x9701 dr:0x0 sr1:0x4 sr2:0x7 IR_Exec:0x7f1c NZP:0x0 M_Data:0xd009 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x9701 pcout:0x9701 dr:0x0 sr1:0x4 sr2:0x7 IR_Exec:0x7f1c NZP:0x0 M_Data:0xd009 enable_execute_status:0x0 
# UVM_INFO @ 2322.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3044 pc:0x3043 imem_rd:0x1ACTUAL: npc:0x3044 pc:0x3043 imem_rd:0x1
# UVM_INFO @ 2324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x9701 
# UVM_INFO @ 2324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3044 pc:0x3043 imem_rd:0x0
# UVM_INFO @ 2341.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2341.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2341.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2341.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x9701 DMem_din:0xd009 DMem_rd:0x0 memout:0x931e ACTUAL: DMem_addr:0x9701 DMem_din:0xd009 DMem_rd:0x0 memout:0x931e 
# UVM_INFO @ 2342.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x96e5 VSR2:0xd009 psr:0x1 ACTUAL: VSR1:0x96e5 VSR2:0xd009 psr:0x1 
# UVM_INFO @ 2342.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3044 pc:0x3043 imem_rd:0x0ACTUAL: npc:0x3044 pc:0x3043 imem_rd:0x0
# UVM_INFO @ 2344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x9701 
# UVM_INFO @ 2344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3045 pc:0x3044 imem_rd:0x1
# UVM_INFO @ 2361.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2361.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 2361.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2361.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2361.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 111  
# IR BaseR             : 100  
# IR PCOFFSET6         : 011100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12355  
# **********************************************
# Time: 2361.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 111  
# IR BaseR             : 100  
# IR PCOFFSET6         : 011100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12355  
# **********************************************
# Time: 2361.000ns 
# 
# UVM_INFO @ 2361.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2361.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3bf9 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3bf9 
# UVM_INFO @ 2362.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x96e5 VSR2:0xd009 psr:0x1 ACTUAL: VSR1:0x96e5 VSR2:0xd009 psr:0x1 
# UVM_INFO @ 2362.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x9701 pcout:0x9701 dr:0x0 sr1:0x4 sr2:0x7 IR_Exec:0x7f1c NZP:0x0 M_Data:0xd009 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x9701 pcout:0x9701 dr:0x0 sr1:0x4 sr2:0x7 IR_Exec:0x7f1c NZP:0x0 M_Data:0xd009 enable_execute_status:0x0 
# UVM_INFO @ 2362.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3045 pc:0x3044 imem_rd:0x1ACTUAL: npc:0x3045 pc:0x3044 imem_rd:0x1
# UVM_INFO @ 2364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x9701 
# UVM_INFO @ 2364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3045 pc:0x3044 imem_rd:0x0
# UVM_INFO @ 2381.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2381.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2381.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2381.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x9701 DMem_din:0xd009 DMem_rd:0x0 memout:0x1c4a ACTUAL: DMem_addr:0x9701 DMem_din:0xd009 DMem_rd:0x0 memout:0x1c4a 
# UVM_INFO @ 2382.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x96e5 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x96e5 psr:0x1 
# UVM_INFO @ 2382.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3045 pc:0x3044 imem_rd:0x0ACTUAL: npc:0x3045 pc:0x3044 imem_rd:0x0
# UVM_INFO @ 2384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x9701 
# UVM_INFO @ 2384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3046 pc:0x3045 imem_rd:0x1
# UVM_INFO @ 2401.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2401.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 2401.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2401.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2401.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 100  
# IR PCOFFSET9         : 101000001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 12356  
# **********************************************
# Time: 2401.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 100  
# IR PCOFFSET9         : 101000001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 12356  
# **********************************************
# Time: 2401.000ns 
# 
# UVM_INFO @ 2401.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2401.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd7c3 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd7c3 
# UVM_INFO @ 2402.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x96e5 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x96e5 psr:0x1 
# UVM_INFO @ 2402.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x2f84 pcout:0x2f84 dr:0x0 sr1:0x5 sr2:0x4 IR_Exec:0xb941 NZP:0x0 M_Data:0x96e5 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x2f84 pcout:0x2f84 dr:0x0 sr1:0x5 sr2:0x4 IR_Exec:0xb941 NZP:0x0 M_Data:0x96e5 enable_execute_status:0x0 
# UVM_INFO @ 2402.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3046 pc:0x3045 imem_rd:0x1ACTUAL: npc:0x3046 pc:0x3045 imem_rd:0x1
# UVM_INFO @ 2404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2f84 
# UVM_INFO @ 2404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3046 pc:0x3045 imem_rd:0x0
# UVM_INFO @ 2421.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2421.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2421.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2421.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x2f84 DMem_din:0x0000 DMem_rd:0x1 memout:0xcb8f ACTUAL: DMem_addr:0x2f84 DMem_din:0x0000 DMem_rd:0x1 memout:0xcb8f 
# UVM_INFO @ 2422.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xc520 VSR2:0xd009 psr:0x1 ACTUAL: VSR1:0xc520 VSR2:0xd009 psr:0x1 
# UVM_INFO @ 2422.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3046 pc:0x3045 imem_rd:0x0ACTUAL: npc:0x3046 pc:0x3045 imem_rd:0x0
# UVM_INFO @ 2424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2f84 
# UVM_INFO @ 2424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3046 pc:0x3045 imem_rd:0x0
# UVM_INFO @ 2441.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2441.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2441.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2441.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xf130 DMem_din:0x96e5 DMem_rd:0x0 memout:0xf130 ACTUAL: DMem_addr:0xf130 DMem_din:0x96e5 DMem_rd:0x0 memout:0xf130 
# UVM_INFO @ 2442.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xc520 VSR2:0xd009 psr:0x1 ACTUAL: VSR1:0xc520 VSR2:0xd009 psr:0x1 
# UVM_INFO @ 2442.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3046 pc:0x3045 imem_rd:0x0ACTUAL: npc:0x3046 pc:0x3045 imem_rd:0x0
# UVM_INFO @ 2444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2f84 
# UVM_INFO @ 2444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3047 pc:0x3046 imem_rd:0x1
# UVM_INFO @ 2461.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2461.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 2461.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2461.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2461.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 001  
# IR SR1               : 000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12357  
# **********************************************
# Time: 2461.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 001  
# IR SR1               : 000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12357  
# **********************************************
# Time: 2461.000ns 
# 
# UVM_INFO @ 2461.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2461.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc046 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc046 
# UVM_INFO @ 2462.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xc520 VSR2:0xd009 psr:0x1 ACTUAL: VSR1:0xc520 VSR2:0xd009 psr:0x1 
# UVM_INFO @ 2462.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x3adf pcout:0x3adf dr:0x1 sr1:0x0 sr2:0x7 IR_Exec:0x923f NZP:0x0 M_Data:0xd009 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x3adf pcout:0x3adf dr:0x1 sr1:0x0 sr2:0x7 IR_Exec:0x923f NZP:0x0 M_Data:0xd009 enable_execute_status:0x0 
# UVM_INFO @ 2462.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3047 pc:0x3046 imem_rd:0x1ACTUAL: npc:0x3047 pc:0x3046 imem_rd:0x1
# UVM_INFO @ 2464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3adf 
# UVM_INFO @ 2464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3048 pc:0x3047 imem_rd:0x1
# UVM_INFO @ 2481.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2481.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 2481.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2481.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2481.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 000  
# IR BaseR             : 011  
# IR PCOFFSET6         : 111010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12358  
# **********************************************
# Time: 2481.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 000  
# IR BaseR             : 011  
# IR PCOFFSET6         : 111010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12358  
# **********************************************
# Time: 2481.000ns 
# 
# UVM_INFO @ 2481.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2481.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9c25 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9c25 
# UVM_INFO @ 2482.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x12ee VSR2:0xc520 psr:0x1 ACTUAL: VSR1:0x12ee VSR2:0xc520 psr:0x1 
# UVM_INFO @ 2482.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x12e8 pcout:0x12e8 dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x70fa NZP:0x0 M_Data:0xc520 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x12e8 pcout:0x12e8 dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x70fa NZP:0x0 M_Data:0xc520 enable_execute_status:0x0 
# UVM_INFO @ 2482.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3048 pc:0x3047 imem_rd:0x1ACTUAL: npc:0x3048 pc:0x3047 imem_rd:0x1
# UVM_INFO @ 2484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x12e8 
# UVM_INFO @ 2484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3048 pc:0x3047 imem_rd:0x0
# UVM_INFO @ 2501.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2501.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2501.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2501.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x12e8 DMem_din:0xc520 DMem_rd:0x0 memout:0x1f94 ACTUAL: DMem_addr:0x12e8 DMem_din:0xc520 DMem_rd:0x0 memout:0x1f94 
# UVM_INFO @ 2502.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x12ee VSR2:0xc520 psr:0x1 ACTUAL: VSR1:0x12ee VSR2:0xc520 psr:0x1 
# UVM_INFO @ 2502.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3048 pc:0x3047 imem_rd:0x0ACTUAL: npc:0x3048 pc:0x3047 imem_rd:0x0
# UVM_INFO @ 2504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x12e8 
# UVM_INFO @ 2504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3049 pc:0x3048 imem_rd:0x1
# UVM_INFO @ 2521.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2521.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 2521.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2521.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 000  
# IR BaseR             : 011  
# IR PCOFFSET6         : 111010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12359  
# **********************************************
# Time: 2521.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 000  
# IR BaseR             : 011  
# IR PCOFFSET6         : 111010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12359  
# **********************************************
# Time: 2521.000ns 
# 
# UVM_INFO @ 2521.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2521.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf995 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf995 
# UVM_INFO @ 2522.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x12ee VSR2:0xc520 psr:0x1 ACTUAL: VSR1:0x12ee VSR2:0xc520 psr:0x1 
# UVM_INFO @ 2522.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x12e8 pcout:0x12e8 dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x70fa NZP:0x0 M_Data:0xc520 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x12e8 pcout:0x12e8 dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x70fa NZP:0x0 M_Data:0xc520 enable_execute_status:0x0 
# UVM_INFO @ 2522.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3049 pc:0x3048 imem_rd:0x1ACTUAL: npc:0x3049 pc:0x3048 imem_rd:0x1
# UVM_INFO @ 2524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x12e8 
# UVM_INFO @ 2524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3049 pc:0x3048 imem_rd:0x0
# UVM_INFO @ 2541.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2541.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2541.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2541.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x12e8 DMem_din:0xc520 DMem_rd:0x0 memout:0xcdfe ACTUAL: DMem_addr:0x12e8 DMem_din:0xc520 DMem_rd:0x0 memout:0xcdfe 
# UVM_INFO @ 2542.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xc520 VSR2:0xc520 psr:0x1 ACTUAL: VSR1:0xc520 VSR2:0xc520 psr:0x1 
# UVM_INFO @ 2542.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3049 pc:0x3048 imem_rd:0x0ACTUAL: npc:0x3049 pc:0x3048 imem_rd:0x0
# UVM_INFO @ 2544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x12e8 
# UVM_INFO @ 2544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x304a pc:0x3049 imem_rd:0x1
# UVM_INFO @ 2561.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2561.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2561.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2561.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2c7b ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2c7b 
# UVM_INFO @ 2562.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xc520 VSR2:0xc520 psr:0x1 ACTUAL: VSR1:0xc520 VSR2:0xc520 psr:0x1 
# UVM_INFO @ 2562.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x304a pc:0x3049 imem_rd:0x1ACTUAL: npc:0x304a pc:0x3049 imem_rd:0x1
# UVM_INFO @ 2564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x12e8 
# UVM_INFO @ 2564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x304a pc:0x3049 imem_rd:0x0
# UVM_INFO @ 2581.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2581.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2581.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2581.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x12e8 DMem_din:0xc520 DMem_rd:0x0 memout:0x069f ACTUAL: DMem_addr:0x12e8 DMem_din:0xc520 DMem_rd:0x0 memout:0x069f 
# UVM_INFO @ 2582.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xc520 VSR2:0xc520 psr:0x1 ACTUAL: VSR1:0xc520 VSR2:0xc520 psr:0x1 
# UVM_INFO @ 2582.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x304a pc:0x3049 imem_rd:0x0ACTUAL: npc:0x304a pc:0x3049 imem_rd:0x0
# UVM_INFO @ 2584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x12e8 
# UVM_INFO @ 2584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x304b pc:0x304a imem_rd:0x1
# UVM_INFO @ 2601.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2601.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2601.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2601.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2601.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xbc8f ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xbc8f 
# UVM_INFO @ 2602.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xc520 VSR2:0xc520 psr:0x1 ACTUAL: VSR1:0xc520 VSR2:0xc520 psr:0x1 
# UVM_INFO @ 2602.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x304b pc:0x304a imem_rd:0x1ACTUAL: npc:0x304b pc:0x304a imem_rd:0x1
# UVM_INFO @ 2604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x12e8 
# UVM_INFO @ 2604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x304b pc:0x304a imem_rd:0x0
# UVM_INFO @ 2621.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2621.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2621.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2621.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x12e8 DMem_din:0xc520 DMem_rd:0x0 memout:0xe7ea ACTUAL: DMem_addr:0x12e8 DMem_din:0xc520 DMem_rd:0x0 memout:0xe7ea 
# UVM_INFO @ 2622.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x12ee VSR2:0x96e5 psr:0x1 ACTUAL: VSR1:0x12ee VSR2:0x96e5 psr:0x1 
# UVM_INFO @ 2622.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x304b pc:0x304a imem_rd:0x0ACTUAL: npc:0x304b pc:0x304a imem_rd:0x0
# UVM_INFO @ 2624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x12e8 
# UVM_INFO @ 2624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x304c pc:0x304b imem_rd:0x1
# UVM_INFO @ 2641.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2641.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 2641.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2641.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 110  
# IR SR1               : 011  
# IR IM                : 0  
# IR SR2               : 100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12362  
# **********************************************
# Time: 2641.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 110  
# IR SR1               : 011  
# IR IM                : 0  
# IR SR2               : 100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12362  
# **********************************************
# Time: 2641.000ns 
# 
# UVM_INFO @ 2641.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2641.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7310 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7310 
# UVM_INFO @ 2642.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x12ee VSR2:0x96e5 psr:0x1 ACTUAL: VSR1:0x12ee VSR2:0x96e5 psr:0x1 
# UVM_INFO @ 2642.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xa9d3 pcout:0xa9d3 dr:0x6 sr1:0x3 sr2:0x4 IR_Exec:0x1cc4 NZP:0x0 M_Data:0x96e5 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xa9d3 pcout:0xa9d3 dr:0x6 sr1:0x3 sr2:0x4 IR_Exec:0x1cc4 NZP:0x0 M_Data:0x96e5 enable_execute_status:0x0 
# UVM_INFO @ 2642.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x304c pc:0x304b imem_rd:0x1ACTUAL: npc:0x304c pc:0x304b imem_rd:0x1
# UVM_INFO @ 2644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xa9d3 
# UVM_INFO @ 2644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x304d pc:0x304c imem_rd:0x1
# UVM_INFO @ 2661.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2661.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2661.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2661.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9060 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9060 
# UVM_INFO @ 2662.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xc520 VSR2:0xc520 psr:0x4 ACTUAL: VSR1:0xc520 VSR2:0xc520 psr:0x4 
# UVM_INFO @ 2662.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x304d pc:0x304c imem_rd:0x1ACTUAL: npc:0x304d pc:0x304c imem_rd:0x1
# UVM_INFO @ 2664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xa9d3 
# UVM_INFO @ 2664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x304e pc:0x304d imem_rd:0x1
# UVM_INFO @ 2681.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2681.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2681.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2681.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe748 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe748 
# UVM_INFO @ 2682.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xc520 VSR2:0xc520 psr:0x4 ACTUAL: VSR1:0xc520 VSR2:0xc520 psr:0x4 
# UVM_INFO @ 2682.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x304e pc:0x304d imem_rd:0x1ACTUAL: npc:0x304e pc:0x304d imem_rd:0x1
# UVM_INFO @ 2684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xa9d3 
# UVM_INFO @ 2684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x304f pc:0x304e imem_rd:0x1
# UVM_INFO @ 2701.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2701.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2701.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2701.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0ee7 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0ee7 
# UVM_INFO @ 2702.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xc520 VSR2:0xc520 psr:0x4 ACTUAL: VSR1:0xc520 VSR2:0xc520 psr:0x4 
# UVM_INFO @ 2702.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x304f pc:0x304e imem_rd:0x1ACTUAL: npc:0x304f pc:0x304e imem_rd:0x1
# UVM_INFO @ 2704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xa9d3 
# UVM_INFO @ 2704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3050 pc:0x304f imem_rd:0x1
# UVM_INFO @ 2721.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2721.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2721.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2721.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xee25 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xee25 
# UVM_INFO @ 2722.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xc520 VSR2:0xc520 psr:0x4 ACTUAL: VSR1:0xc520 VSR2:0xc520 psr:0x4 
# UVM_INFO @ 2722.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3050 pc:0x304f imem_rd:0x1ACTUAL: npc:0x3050 pc:0x304f imem_rd:0x1
# UVM_INFO @ 2724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xa9d3 
# UVM_INFO @ 2724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3051 pc:0x3050 imem_rd:0x1
# UVM_INFO @ 2741.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2741.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2741.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2741.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2741.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf84c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf84c 
# UVM_INFO @ 2742.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xc520 VSR2:0xc520 psr:0x4 ACTUAL: VSR1:0xc520 VSR2:0xc520 psr:0x4 
# UVM_INFO @ 2742.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3051 pc:0x3050 imem_rd:0x1ACTUAL: npc:0x3051 pc:0x3050 imem_rd:0x1
# UVM_INFO @ 2744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xa9d3 
# UVM_INFO @ 2744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3052 pc:0x3051 imem_rd:0x1
# UVM_INFO @ 2761.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2761.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 2761.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2761.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2761.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 101  
# IR SR1               : 100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12368  
# **********************************************
# Time: 2761.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 101  
# IR SR1               : 100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12368  
# **********************************************
# Time: 2761.000ns 
# 
# UVM_INFO @ 2761.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2761.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe710 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe710 
# UVM_INFO @ 2762.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x96e5 VSR2:0xd009 psr:0x4 ACTUAL: VSR1:0x96e5 VSR2:0xd009 psr:0x4 
# UVM_INFO @ 2762.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x691a pcout:0x691a dr:0x5 sr1:0x4 sr2:0x7 IR_Exec:0x9b3f NZP:0x0 M_Data:0xd009 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x691a pcout:0x691a dr:0x5 sr1:0x4 sr2:0x7 IR_Exec:0x9b3f NZP:0x0 M_Data:0xd009 enable_execute_status:0x0 
# UVM_INFO @ 2762.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3052 pc:0x3051 imem_rd:0x1ACTUAL: npc:0x3052 pc:0x3051 imem_rd:0x1
# UVM_INFO @ 2764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x691a 
# UVM_INFO @ 2764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3053 pc:0x3052 imem_rd:0x1
# UVM_INFO @ 2781.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2781.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 2781.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2781.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2781.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 101  
# IR SR1               : 100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12369  
# **********************************************
# Time: 2781.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 101  
# IR SR1               : 100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12369  
# **********************************************
# Time: 2781.000ns 
# 
# UVM_INFO @ 2781.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2781.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf4a7 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf4a7 
# UVM_INFO @ 2782.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x96e5 VSR2:0xd009 psr:0x1 ACTUAL: VSR1:0x96e5 VSR2:0xd009 psr:0x1 
# UVM_INFO @ 2782.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x691a pcout:0x691a dr:0x5 sr1:0x4 sr2:0x7 IR_Exec:0x9b3f NZP:0x0 M_Data:0xd009 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x691a pcout:0x691a dr:0x5 sr1:0x4 sr2:0x7 IR_Exec:0x9b3f NZP:0x0 M_Data:0xd009 enable_execute_status:0x0 
# UVM_INFO @ 2782.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3053 pc:0x3052 imem_rd:0x1ACTUAL: npc:0x3053 pc:0x3052 imem_rd:0x1
# UVM_INFO @ 2784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x691a 
# UVM_INFO @ 2784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3054 pc:0x3053 imem_rd:0x1
# UVM_INFO @ 2801.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2801.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 2801.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2801.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2801.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 111  
# IR SR1               : 101  
# IR IM                : 0  
# IR SR2               : 001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12370  
# **********************************************
# Time: 2801.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 111  
# IR SR1               : 101  
# IR IM                : 0  
# IR SR2               : 001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12370  
# **********************************************
# Time: 2801.000ns 
# 
# UVM_INFO @ 2801.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2801.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x13e6 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x13e6 
# UVM_INFO @ 2802.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x691a VSR2:0x3adf psr:0x1 ACTUAL: VSR1:0x691a VSR2:0x3adf psr:0x1 
# UVM_INFO @ 2802.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x281a pcout:0x281a dr:0x7 sr1:0x5 sr2:0x1 IR_Exec:0x5f41 NZP:0x0 M_Data:0x3adf enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x281a pcout:0x281a dr:0x7 sr1:0x5 sr2:0x1 IR_Exec:0x5f41 NZP:0x0 M_Data:0x3adf enable_execute_status:0x0 
# UVM_INFO @ 2802.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3054 pc:0x3053 imem_rd:0x1ACTUAL: npc:0x3054 pc:0x3053 imem_rd:0x1
# UVM_INFO @ 2804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x281a 
# UVM_INFO @ 2804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3055 pc:0x3054 imem_rd:0x1
# UVM_INFO @ 2821.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2821.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 2821.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2821.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2821.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 111  
# IR SR1               : 101  
# IR IM                : 0  
# IR SR2               : 001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12371  
# **********************************************
# Time: 2821.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 111  
# IR SR1               : 101  
# IR IM                : 0  
# IR SR2               : 001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12371  
# **********************************************
# Time: 2821.000ns 
# 
# UVM_INFO @ 2821.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2821.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc86c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc86c 
# UVM_INFO @ 2822.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x691a VSR2:0x3adf psr:0x1 ACTUAL: VSR1:0x691a VSR2:0x3adf psr:0x1 
# UVM_INFO @ 2822.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x281a pcout:0x281a dr:0x7 sr1:0x5 sr2:0x1 IR_Exec:0x5f41 NZP:0x0 M_Data:0x3adf enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x281a pcout:0x281a dr:0x7 sr1:0x5 sr2:0x1 IR_Exec:0x5f41 NZP:0x0 M_Data:0x3adf enable_execute_status:0x0 
# UVM_INFO @ 2822.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3055 pc:0x3054 imem_rd:0x1ACTUAL: npc:0x3055 pc:0x3054 imem_rd:0x1
# UVM_INFO @ 2824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x281a 
# UVM_INFO @ 2824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3056 pc:0x3055 imem_rd:0x1
# UVM_INFO @ 2841.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2841.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 2841.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2841.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2841.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 001  
# IR BaseR             : 101  
# IR PCOFFSET6         : 010101  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12372  
# **********************************************
# Time: 2841.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 001  
# IR BaseR             : 101  
# IR PCOFFSET6         : 010101  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12372  
# **********************************************
# Time: 2841.000ns 
# 
# UVM_INFO @ 2841.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2841.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xcc9f ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xcc9f 
# UVM_INFO @ 2842.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x691a VSR2:0xc520 psr:0x1 ACTUAL: VSR1:0x691a VSR2:0xc520 psr:0x1 
# UVM_INFO @ 2842.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x692f pcout:0x692f dr:0x1 sr1:0x5 sr2:0x0 IR_Exec:0x6355 NZP:0x0 M_Data:0xc520 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x692f pcout:0x692f dr:0x1 sr1:0x5 sr2:0x0 IR_Exec:0x6355 NZP:0x0 M_Data:0xc520 enable_execute_status:0x0 
# UVM_INFO @ 2842.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3056 pc:0x3055 imem_rd:0x1ACTUAL: npc:0x3056 pc:0x3055 imem_rd:0x1
# UVM_INFO @ 2844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x692f 
# UVM_INFO @ 2844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3056 pc:0x3055 imem_rd:0x0
# UVM_INFO @ 2861.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2861.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2861.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2861.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x692f DMem_din:0x0000 DMem_rd:0x1 memout:0x0310 ACTUAL: DMem_addr:0x692f DMem_din:0x0000 DMem_rd:0x1 memout:0x0310 
# UVM_INFO @ 2862.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x691a VSR2:0xc520 psr:0x1 ACTUAL: VSR1:0x691a VSR2:0xc520 psr:0x1 
# UVM_INFO @ 2862.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3056 pc:0x3055 imem_rd:0x0ACTUAL: npc:0x3056 pc:0x3055 imem_rd:0x0
# UVM_INFO @ 2864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x692f 
# UVM_INFO @ 2864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3057 pc:0x3056 imem_rd:0x1
# UVM_INFO @ 2881.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2881.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 2881.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2881.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2881.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 001  
# IR BaseR             : 101  
# IR PCOFFSET6         : 010101  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12373  
# **********************************************
# Time: 2881.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 001  
# IR BaseR             : 101  
# IR PCOFFSET6         : 010101  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12373  
# **********************************************
# Time: 2881.000ns 
# 
# UVM_INFO @ 2881.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2881.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8d4d ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8d4d 
# UVM_INFO @ 2882.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x691a VSR2:0xc520 psr:0x4 ACTUAL: VSR1:0x691a VSR2:0xc520 psr:0x4 
# UVM_INFO @ 2882.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x692f pcout:0x692f dr:0x1 sr1:0x5 sr2:0x0 IR_Exec:0x6355 NZP:0x0 M_Data:0xc520 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x692f pcout:0x692f dr:0x1 sr1:0x5 sr2:0x0 IR_Exec:0x6355 NZP:0x0 M_Data:0xc520 enable_execute_status:0x0 
# UVM_INFO @ 2882.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3057 pc:0x3056 imem_rd:0x1ACTUAL: npc:0x3057 pc:0x3056 imem_rd:0x1
# UVM_INFO @ 2884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x692f 
# UVM_INFO @ 2884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3057 pc:0x3056 imem_rd:0x0
# UVM_INFO @ 2901.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2901.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2901.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2901.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x692f DMem_din:0x0000 DMem_rd:0x1 memout:0x1c73 ACTUAL: DMem_addr:0x692f DMem_din:0x0000 DMem_rd:0x1 memout:0x1c73 
# UVM_INFO @ 2902.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xcff8 VSR2:0x12ee psr:0x4 ACTUAL: VSR1:0xcff8 VSR2:0x12ee psr:0x4 
# UVM_INFO @ 2902.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3057 pc:0x3056 imem_rd:0x0ACTUAL: npc:0x3057 pc:0x3056 imem_rd:0x0
# UVM_INFO @ 2904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x692f 
# UVM_INFO @ 2904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3058 pc:0x3057 imem_rd:0x1
# UVM_INFO @ 2921.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2921.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 2921.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2921.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2921.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 011  
# IR BaseR             : 010  
# IR PCOFFSET6         : 111000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12374  
# **********************************************
# Time: 2921.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 011  
# IR BaseR             : 010  
# IR PCOFFSET6         : 111000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12374  
# **********************************************
# Time: 2921.000ns 
# 
# UVM_INFO @ 2921.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2921.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc8e7 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc8e7 
# UVM_INFO @ 2922.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xcff8 VSR2:0x12ee psr:0x4 ACTUAL: VSR1:0xcff8 VSR2:0x12ee psr:0x4 
# UVM_INFO @ 2922.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xcff0 pcout:0xcff0 dr:0x0 sr1:0x2 sr2:0x3 IR_Exec:0x76b8 NZP:0x0 M_Data:0x12ee enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xcff0 pcout:0xcff0 dr:0x0 sr1:0x2 sr2:0x3 IR_Exec:0x76b8 NZP:0x0 M_Data:0x12ee enable_execute_status:0x0 
# UVM_INFO @ 2922.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3058 pc:0x3057 imem_rd:0x1ACTUAL: npc:0x3058 pc:0x3057 imem_rd:0x1
# UVM_INFO @ 2924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xcff0 
# UVM_INFO @ 2924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3058 pc:0x3057 imem_rd:0x0
# UVM_INFO @ 2941.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2941.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2941.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2941.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xcff0 DMem_din:0x12ee DMem_rd:0x0 memout:0x4297 ACTUAL: DMem_addr:0xcff0 DMem_din:0x12ee DMem_rd:0x0 memout:0x4297 
# UVM_INFO @ 2942.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xc520 VSR2:0x281a psr:0x4 ACTUAL: VSR1:0xc520 VSR2:0x281a psr:0x4 
# UVM_INFO @ 2942.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3058 pc:0x3057 imem_rd:0x0ACTUAL: npc:0x3058 pc:0x3057 imem_rd:0x0
# UVM_INFO @ 2944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xcff0 
# UVM_INFO @ 2944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3059 pc:0x3058 imem_rd:0x1
# UVM_INFO @ 2961.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2961.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 2961.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2961.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 100  
# IR SR1               : 000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12375  
# **********************************************
# Time: 2961.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 100  
# IR SR1               : 000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12375  
# **********************************************
# Time: 2961.000ns 
# 
# UVM_INFO @ 2961.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2961.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9c45 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9c45 
# UVM_INFO @ 2962.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xc520 VSR2:0x281a psr:0x4 ACTUAL: VSR1:0xc520 VSR2:0x281a psr:0x4 
# UVM_INFO @ 2962.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x3adf pcout:0x3adf dr:0x4 sr1:0x0 sr2:0x7 IR_Exec:0x983f NZP:0x0 M_Data:0x281a enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x3adf pcout:0x3adf dr:0x4 sr1:0x0 sr2:0x7 IR_Exec:0x983f NZP:0x0 M_Data:0x281a enable_execute_status:0x0 
# UVM_INFO @ 2962.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3059 pc:0x3058 imem_rd:0x1ACTUAL: npc:0x3059 pc:0x3058 imem_rd:0x1
# UVM_INFO @ 2964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x3adf 
# UVM_INFO @ 2964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3059 pc:0x3058 imem_rd:0x0
# UVM_INFO @ 2981.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2981.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2981.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2981.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2981.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7d6e ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7d6e 
# UVM_INFO @ 2982.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xc520 VSR2:0xc520 psr:0x1 ACTUAL: VSR1:0xc520 VSR2:0xc520 psr:0x1 
# UVM_INFO @ 2982.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3059 pc:0x3058 imem_rd:0x0ACTUAL: npc:0x3059 pc:0x3058 imem_rd:0x0
# UVM_INFO @ 2984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x3adf 
# UVM_INFO @ 2984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3059 pc:0x3058 imem_rd:0x0
# UVM_INFO @ 3001.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3001.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 3001.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3001.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3001.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xdc61 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xdc61 
# UVM_INFO @ 3002.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3adf VSR2:0xc520 psr:0x1 ACTUAL: VSR1:0x3adf VSR2:0xc520 psr:0x1 
# UVM_INFO @ 3002.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x3adf pcout:0x3adf dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0xc100 NZP:0x7 M_Data:0xc520 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x3adf pcout:0x3adf dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0xc100 NZP:0x7 M_Data:0xc520 enable_execute_status:0x0 
# UVM_INFO @ 3002.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3059 pc:0x3058 imem_rd:0x0ACTUAL: npc:0x3059 pc:0x3058 imem_rd:0x0
# UVM_INFO @ 3004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3adf 
# UVM_INFO @ 3004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x305a pc:0x3059 imem_rd:0x1
# UVM_INFO @ 3021.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3021.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3021.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3021.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc77a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc77a 
# UVM_INFO @ 3022.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3adf VSR2:0xc520 psr:0x1 ACTUAL: VSR1:0x3adf VSR2:0xc520 psr:0x1 
# UVM_INFO @ 3022.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x305a pc:0x3059 imem_rd:0x1ACTUAL: npc:0x305a pc:0x3059 imem_rd:0x1
# UVM_INFO @ 3024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3adf 
# UVM_INFO @ 3024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x305b pc:0x305a imem_rd:0x1
# UVM_INFO @ 3041.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3041.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3041.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3041.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : JMP 
# IR BaseR             : 100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001100  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12377  
# **********************************************
# Time: 3041.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : JMP 
# IR BaseR             : 100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001100  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12377  
# **********************************************
# Time: 3041.000ns 
# 
# UVM_INFO @ 3041.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3041.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2a41 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2a41 
# UVM_INFO @ 3042.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3adf VSR2:0xc520 psr:0x1 ACTUAL: VSR1:0x3adf VSR2:0xc520 psr:0x1 
# UVM_INFO @ 3042.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x305b pc:0x305a imem_rd:0x1ACTUAL: npc:0x305b pc:0x305a imem_rd:0x1
# UVM_INFO @ 3044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3adf 
# UVM_INFO @ 3044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x305c pc:0x305b imem_rd:0x1
# UVM_INFO @ 3061.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3061.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 3061.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3061.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3061.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 100  
# IR SR1               : 101  
# IR IM                : 0  
# IR SR2               : 001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12378  
# **********************************************
# Time: 3061.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 100  
# IR SR1               : 101  
# IR IM                : 0  
# IR SR2               : 001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12378  
# **********************************************
# Time: 3061.000ns 
# 
# UVM_INFO @ 3061.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3061.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1ecc ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1ecc 
# UVM_INFO @ 3062.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x691a VSR2:0xc8e7 psr:0x1 ACTUAL: VSR1:0x691a VSR2:0xc8e7 psr:0x1 
# UVM_INFO @ 3062.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x4802 pcout:0x4802 dr:0x4 sr1:0x5 sr2:0x1 IR_Exec:0x5941 NZP:0x0 M_Data:0xc8e7 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x4802 pcout:0x4802 dr:0x4 sr1:0x5 sr2:0x1 IR_Exec:0x5941 NZP:0x0 M_Data:0xc8e7 enable_execute_status:0x0 
# UVM_INFO @ 3062.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x305c pc:0x305b imem_rd:0x1ACTUAL: npc:0x305c pc:0x305b imem_rd:0x1
# UVM_INFO @ 3064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x4802 
# UVM_INFO @ 3064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x305d pc:0x305c imem_rd:0x1
# UVM_INFO @ 3081.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3081.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 3081.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3081.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3081.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 111  
# IR BaseR             : 101  
# IR PCOFFSET6         : 100010  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12379  
# **********************************************
# Time: 3081.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 111  
# IR BaseR             : 101  
# IR PCOFFSET6         : 100010  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12379  
# **********************************************
# Time: 3081.000ns 
# 
# UVM_INFO @ 3081.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3081.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4b32 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4b32 
# UVM_INFO @ 3082.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x691a VSR2:0xc520 psr:0x1 ACTUAL: VSR1:0x691a VSR2:0xc520 psr:0x1 
# UVM_INFO @ 3082.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x68fc pcout:0x68fc dr:0x7 sr1:0x5 sr2:0x0 IR_Exec:0x6f62 NZP:0x0 M_Data:0xc520 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x68fc pcout:0x68fc dr:0x7 sr1:0x5 sr2:0x0 IR_Exec:0x6f62 NZP:0x0 M_Data:0xc520 enable_execute_status:0x0 
# UVM_INFO @ 3082.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x305d pc:0x305c imem_rd:0x1ACTUAL: npc:0x305d pc:0x305c imem_rd:0x1
# UVM_INFO @ 3084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x68fc 
# UVM_INFO @ 3084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x305d pc:0x305c imem_rd:0x0
# UVM_INFO @ 3101.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3101.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3101.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3101.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x68fc DMem_din:0x0000 DMem_rd:0x1 memout:0x3f8e ACTUAL: DMem_addr:0x68fc DMem_din:0x0000 DMem_rd:0x1 memout:0x3f8e 
# UVM_INFO @ 3102.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x691a VSR2:0xc520 psr:0x1 ACTUAL: VSR1:0x691a VSR2:0xc520 psr:0x1 
# UVM_INFO @ 3102.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x305d pc:0x305c imem_rd:0x0ACTUAL: npc:0x305d pc:0x305c imem_rd:0x0
# UVM_INFO @ 3104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x68fc 
# UVM_INFO @ 3104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x305e pc:0x305d imem_rd:0x1
# UVM_INFO @ 3121.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3121.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 3121.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3121.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3121.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 111  
# IR BaseR             : 101  
# IR PCOFFSET6         : 100010  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12380  
# **********************************************
# Time: 3121.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 111  
# IR BaseR             : 101  
# IR PCOFFSET6         : 100010  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12380  
# **********************************************
# Time: 3121.000ns 
# 
# UVM_INFO @ 3121.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3121.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xdce4 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xdce4 
# UVM_INFO @ 3122.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x691a VSR2:0xc520 psr:0x1 ACTUAL: VSR1:0x691a VSR2:0xc520 psr:0x1 
# UVM_INFO @ 3122.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x68fc pcout:0x68fc dr:0x7 sr1:0x5 sr2:0x0 IR_Exec:0x6f62 NZP:0x0 M_Data:0xc520 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x68fc pcout:0x68fc dr:0x7 sr1:0x5 sr2:0x0 IR_Exec:0x6f62 NZP:0x0 M_Data:0xc520 enable_execute_status:0x0 
# UVM_INFO @ 3122.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x305e pc:0x305d imem_rd:0x1ACTUAL: npc:0x305e pc:0x305d imem_rd:0x1
# UVM_INFO @ 3124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x68fc 
# UVM_INFO @ 3124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x305e pc:0x305d imem_rd:0x0
# UVM_INFO @ 3141.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3141.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3141.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3141.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x68fc DMem_din:0x0000 DMem_rd:0x1 memout:0xb787 ACTUAL: DMem_addr:0x68fc DMem_din:0x0000 DMem_rd:0x1 memout:0xb787 
# UVM_INFO @ 3142.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xc520 VSR2:0xa9d3 psr:0x1 ACTUAL: VSR1:0xc520 VSR2:0xa9d3 psr:0x1 
# UVM_INFO @ 3142.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x305e pc:0x305d imem_rd:0x0ACTUAL: npc:0x305e pc:0x305d imem_rd:0x0
# UVM_INFO @ 3144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x68fc 
# UVM_INFO @ 3144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x305f pc:0x305e imem_rd:0x1
# UVM_INFO @ 3161.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3161.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 3161.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3161.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3161.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 110  
# IR BaseR             : 000  
# IR PCOFFSET6         : 101010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12381  
# **********************************************
# Time: 3161.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 110  
# IR BaseR             : 000  
# IR PCOFFSET6         : 101010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12381  
# **********************************************
# Time: 3161.000ns 
# 
# UVM_INFO @ 3161.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3161.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xccb1 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xccb1 
# UVM_INFO @ 3162.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xc520 VSR2:0xa9d3 psr:0x1 ACTUAL: VSR1:0xc520 VSR2:0xa9d3 psr:0x1 
# UVM_INFO @ 3162.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xc50a pcout:0xc50a dr:0x0 sr1:0x0 sr2:0x6 IR_Exec:0x7c2a NZP:0x0 M_Data:0xa9d3 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xc50a pcout:0xc50a dr:0x0 sr1:0x0 sr2:0x6 IR_Exec:0x7c2a NZP:0x0 M_Data:0xa9d3 enable_execute_status:0x0 
# UVM_INFO @ 3162.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x305f pc:0x305e imem_rd:0x1ACTUAL: npc:0x305f pc:0x305e imem_rd:0x1
# UVM_INFO @ 3164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xc50a 
# UVM_INFO @ 3164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x305f pc:0x305e imem_rd:0x0
# UVM_INFO @ 3181.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3181.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3181.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3181.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xc50a DMem_din:0xa9d3 DMem_rd:0x0 memout:0x4506 ACTUAL: DMem_addr:0xc50a DMem_din:0xa9d3 DMem_rd:0x0 memout:0x4506 
# UVM_INFO @ 3182.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x12ee VSR2:0xc520 psr:0x1 ACTUAL: VSR1:0x12ee VSR2:0xc520 psr:0x1 
# UVM_INFO @ 3182.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x305f pc:0x305e imem_rd:0x0ACTUAL: npc:0x305f pc:0x305e imem_rd:0x0
# UVM_INFO @ 3184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xc50a 
# UVM_INFO @ 3184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3060 pc:0x305f imem_rd:0x1
# UVM_INFO @ 3201.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3201.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 3201.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3201.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 001  
# IR PCOFFSET9         : 011110010  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12382  
# **********************************************
# Time: 3201.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 001  
# IR PCOFFSET9         : 011110010  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12382  
# **********************************************
# Time: 3201.000ns 
# 
# UVM_INFO @ 3201.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3201.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf6cb ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf6cb 
# UVM_INFO @ 3202.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x12ee VSR2:0xc520 psr:0x1 ACTUAL: VSR1:0x12ee VSR2:0xc520 psr:0x1 
# UVM_INFO @ 3202.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x314f pcout:0x314f dr:0x1 sr1:0x3 sr2:0x0 IR_Exec:0x22f2 NZP:0x0 M_Data:0xc520 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x314f pcout:0x314f dr:0x1 sr1:0x3 sr2:0x0 IR_Exec:0x22f2 NZP:0x0 M_Data:0xc520 enable_execute_status:0x0 
# UVM_INFO @ 3202.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3060 pc:0x305f imem_rd:0x1ACTUAL: npc:0x3060 pc:0x305f imem_rd:0x1
# UVM_INFO @ 3204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x314f 
# UVM_INFO @ 3204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3060 pc:0x305f imem_rd:0x0
# UVM_INFO @ 3221.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3221.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3221.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3221.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x314f DMem_din:0x0000 DMem_rd:0x1 memout:0x465d ACTUAL: DMem_addr:0x314f DMem_din:0x0000 DMem_rd:0x1 memout:0x465d 
# UVM_INFO @ 3222.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xc520 VSR2:0xc520 psr:0x1 ACTUAL: VSR1:0xc520 VSR2:0xc520 psr:0x1 
# UVM_INFO @ 3222.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3060 pc:0x305f imem_rd:0x0ACTUAL: npc:0x3060 pc:0x305f imem_rd:0x0
# UVM_INFO @ 3224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x314f 
# UVM_INFO @ 3224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3061 pc:0x3060 imem_rd:0x1
# UVM_INFO @ 3241.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3241.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3241.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3241.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3241.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xfbbd ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xfbbd 
# UVM_INFO @ 3242.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xc520 VSR2:0xc520 psr:0x1 ACTUAL: VSR1:0xc520 VSR2:0xc520 psr:0x1 
# UVM_INFO @ 3242.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3061 pc:0x3060 imem_rd:0x1ACTUAL: npc:0x3061 pc:0x3060 imem_rd:0x1
# UVM_INFO @ 3244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x314f 
# UVM_INFO @ 3244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3061 pc:0x3060 imem_rd:0x0
# UVM_INFO @ 3261.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3261.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3261.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3261.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x314f DMem_din:0x0000 DMem_rd:0x1 memout:0xb928 ACTUAL: DMem_addr:0x314f DMem_din:0x0000 DMem_rd:0x1 memout:0xb928 
# UVM_INFO @ 3262.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xc520 VSR2:0x3adf psr:0x1 ACTUAL: VSR1:0xc520 VSR2:0x3adf psr:0x1 
# UVM_INFO @ 3262.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3061 pc:0x3060 imem_rd:0x0ACTUAL: npc:0x3061 pc:0x3060 imem_rd:0x0
# UVM_INFO @ 3264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x314f 
# UVM_INFO @ 3264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3062 pc:0x3061 imem_rd:0x1
# UVM_INFO @ 3281.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3281.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 3281.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3281.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3281.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 011  
# IR SR1               : 000  
# IR IM                : 0  
# IR SR2               : 100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12384  
# **********************************************
# Time: 3281.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 011  
# IR SR1               : 000  
# IR IM                : 0  
# IR SR2               : 100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12384  
# **********************************************
# Time: 3281.000ns 
# 
# UVM_INFO @ 3281.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3281.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x542d ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x542d 
# UVM_INFO @ 3282.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xc520 VSR2:0x3adf psr:0x1 ACTUAL: VSR1:0xc520 VSR2:0x3adf psr:0x1 
# UVM_INFO @ 3282.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffff pcout:0xffff dr:0x3 sr1:0x0 sr2:0x4 IR_Exec:0x1604 NZP:0x0 M_Data:0x3adf enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffff pcout:0xffff dr:0x3 sr1:0x0 sr2:0x4 IR_Exec:0x1604 NZP:0x0 M_Data:0x3adf enable_execute_status:0x0 
# UVM_INFO @ 3282.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3062 pc:0x3061 imem_rd:0x1ACTUAL: npc:0x3062 pc:0x3061 imem_rd:0x1
# UVM_INFO @ 3284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xffff 
# UVM_INFO @ 3284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3063 pc:0x3062 imem_rd:0x1
# UVM_INFO @ 3301.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3301.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 3301.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3301.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3301.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 010  
# IR PCOFFSET9         : 010100010  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12385  
# **********************************************
# Time: 3301.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 010  
# IR PCOFFSET9         : 010100010  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12385  
# **********************************************
# Time: 3301.000ns 
# 
# UVM_INFO @ 3301.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3301.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1a31 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1a31 
# UVM_INFO @ 3302.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xcff8 VSR2:0xc520 psr:0x1 ACTUAL: VSR1:0xcff8 VSR2:0xc520 psr:0x1 
# UVM_INFO @ 3302.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x3102 pcout:0x3102 dr:0x2 sr1:0x2 sr2:0x0 IR_Exec:0xe4a2 NZP:0x0 M_Data:0xc520 enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x3102 pcout:0x3102 dr:0x2 sr1:0x2 sr2:0x0 IR_Exec:0xe4a2 NZP:0x0 M_Data:0xc520 enable_execute_status:0x0 
# UVM_INFO @ 3302.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3063 pc:0x3062 imem_rd:0x1ACTUAL: npc:0x3063 pc:0x3062 imem_rd:0x1
# UVM_INFO @ 3304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3102 
# UVM_INFO @ 3304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3064 pc:0x3063 imem_rd:0x1
# UVM_INFO @ 3321.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3321.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 3321.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3321.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3321.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 101  
# IR SR1               : 001  
# IR IM                : 0  
# IR SR2               : 010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12386  
# **********************************************
# Time: 3321.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 101  
# IR SR1               : 001  
# IR IM                : 0  
# IR SR2               : 010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12386  
# **********************************************
# Time: 3321.000ns 
# 
# UVM_INFO @ 3321.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3321.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5e13 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5e13 
# UVM_INFO @ 3322.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xc8e7 VSR2:0xcff8 psr:0x1 ACTUAL: VSR1:0xc8e7 VSR2:0xcff8 psr:0x1 
# UVM_INFO @ 3322.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0002 pcout:0x0002 dr:0x5 sr1:0x1 sr2:0x2 IR_Exec:0x5a6a NZP:0x0 M_Data:0xcff8 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0002 pcout:0x0002 dr:0x5 sr1:0x1 sr2:0x2 IR_Exec:0x5a6a NZP:0x0 M_Data:0xcff8 enable_execute_status:0x0 
# UVM_INFO @ 3322.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3064 pc:0x3063 imem_rd:0x1ACTUAL: npc:0x3064 pc:0x3063 imem_rd:0x1
# UVM_INFO @ 3324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x0002 
# UVM_INFO @ 3324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3065 pc:0x3064 imem_rd:0x1
# UVM_INFO @ 3341.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3341.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 3341.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3341.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 101  
# IR SR1               : 001  
# IR IM                : 0  
# IR SR2               : 010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12387  
# **********************************************
# Time: 3341.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 101  
# IR SR1               : 001  
# IR IM                : 0  
# IR SR2               : 010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12387  
# **********************************************
# Time: 3341.000ns 
# 
# UVM_INFO @ 3341.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3341.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe2ae ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe2ae 
# UVM_INFO @ 3342.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xc8e7 VSR2:0xcff8 psr:0x1 ACTUAL: VSR1:0xc8e7 VSR2:0xcff8 psr:0x1 
# UVM_INFO @ 3342.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0002 pcout:0x0002 dr:0x5 sr1:0x1 sr2:0x2 IR_Exec:0x5a6a NZP:0x0 M_Data:0xcff8 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0002 pcout:0x0002 dr:0x5 sr1:0x1 sr2:0x2 IR_Exec:0x5a6a NZP:0x0 M_Data:0xcff8 enable_execute_status:0x0 
# UVM_INFO @ 3342.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3065 pc:0x3064 imem_rd:0x1ACTUAL: npc:0x3065 pc:0x3064 imem_rd:0x1
# UVM_INFO @ 3344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x0002 
# UVM_INFO @ 3344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3066 pc:0x3065 imem_rd:0x1
# UVM_INFO @ 3361.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3361.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3361.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3361.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x22ff ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x22ff 
# UVM_INFO @ 3362.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xc520 VSR2:0xc520 psr:0x1 ACTUAL: VSR1:0xc520 VSR2:0xc520 psr:0x1 
# UVM_INFO @ 3362.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3066 pc:0x3065 imem_rd:0x1ACTUAL: npc:0x3066 pc:0x3065 imem_rd:0x1
# UVM_INFO @ 3364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x0002 
# UVM_INFO @ 3364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3067 pc:0x3066 imem_rd:0x1
# UVM_INFO @ 3381.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3381.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3381.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3381.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xae80 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xae80 
# UVM_INFO @ 3382.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xc520 VSR2:0xc520 psr:0x1 ACTUAL: VSR1:0xc520 VSR2:0xc520 psr:0x1 
# UVM_INFO @ 3382.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3067 pc:0x3066 imem_rd:0x1ACTUAL: npc:0x3067 pc:0x3066 imem_rd:0x1
# UVM_INFO @ 3384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x0002 
# UVM_INFO @ 3384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3068 pc:0x3067 imem_rd:0x1
# UVM_INFO @ 3401.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3401.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3401.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3401.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8a99 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8a99 
# UVM_INFO @ 3402.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xc520 VSR2:0xc520 psr:0x1 ACTUAL: VSR1:0xc520 VSR2:0xc520 psr:0x1 
# UVM_INFO @ 3402.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3068 pc:0x3067 imem_rd:0x1ACTUAL: npc:0x3068 pc:0x3067 imem_rd:0x1
# UVM_INFO @ 3404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x0002 
# UVM_INFO @ 3404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3069 pc:0x3068 imem_rd:0x1
# UVM_INFO @ 3421.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3421.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3421.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3421.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3421.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf314 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf314 
# UVM_INFO @ 3422.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xc520 VSR2:0xc520 psr:0x1 ACTUAL: VSR1:0xc520 VSR2:0xc520 psr:0x1 
# UVM_INFO @ 3422.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3069 pc:0x3068 imem_rd:0x1ACTUAL: npc:0x3069 pc:0x3068 imem_rd:0x1
# UVM_INFO @ 3424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x0002 
# UVM_INFO @ 3424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x306a pc:0x3069 imem_rd:0x1
# UVM_INFO @ 3441.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3441.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 3441.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3441.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3441.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 101  
# IR BaseR             : 001  
# IR PCOFFSET6         : 101001  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12392  
# **********************************************
# Time: 3441.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 101  
# IR BaseR             : 001  
# IR PCOFFSET6         : 101001  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12392  
# **********************************************
# Time: 3441.000ns 
# 
# UVM_INFO @ 3441.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3441.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xfe28 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xfe28 
# UVM_INFO @ 3442.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xc8e7 VSR2:0xc520 psr:0x1 ACTUAL: VSR1:0xc8e7 VSR2:0xc520 psr:0x1 
# UVM_INFO @ 3442.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xc8d0 pcout:0xc8d0 dr:0x5 sr1:0x1 sr2:0x0 IR_Exec:0x6a69 NZP:0x0 M_Data:0xc520 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xc8d0 pcout:0xc8d0 dr:0x5 sr1:0x1 sr2:0x0 IR_Exec:0x6a69 NZP:0x0 M_Data:0xc520 enable_execute_status:0x0 
# UVM_INFO @ 3442.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x306a pc:0x3069 imem_rd:0x1ACTUAL: npc:0x306a pc:0x3069 imem_rd:0x1
# UVM_INFO @ 3444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xc8d0 
# UVM_INFO @ 3444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x306a pc:0x3069 imem_rd:0x0
# UVM_INFO @ 3461.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3461.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3461.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3461.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xc8d0 DMem_din:0x0000 DMem_rd:0x1 memout:0x315e ACTUAL: DMem_addr:0xc8d0 DMem_din:0x0000 DMem_rd:0x1 memout:0x315e 
# UVM_INFO @ 3462.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xc8e7 VSR2:0xc520 psr:0x1 ACTUAL: VSR1:0xc8e7 VSR2:0xc520 psr:0x1 
# UVM_INFO @ 3462.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x306a pc:0x3069 imem_rd:0x0ACTUAL: npc:0x306a pc:0x3069 imem_rd:0x0
# UVM_INFO @ 3464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xc8d0 
# UVM_INFO @ 3464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x306b pc:0x306a imem_rd:0x1
# UVM_INFO @ 3481.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3481.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 3481.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3481.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 101  
# IR BaseR             : 001  
# IR PCOFFSET6         : 101001  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12393  
# **********************************************
# Time: 3481.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 101  
# IR BaseR             : 001  
# IR PCOFFSET6         : 101001  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12393  
# **********************************************
# Time: 3481.000ns 
# 
# UVM_INFO @ 3481.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3481.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf2c2 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf2c2 
# UVM_INFO @ 3482.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xc8e7 VSR2:0xc520 psr:0x1 ACTUAL: VSR1:0xc8e7 VSR2:0xc520 psr:0x1 
# UVM_INFO @ 3482.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xc8d0 pcout:0xc8d0 dr:0x5 sr1:0x1 sr2:0x0 IR_Exec:0x6a69 NZP:0x0 M_Data:0xc520 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xc8d0 pcout:0xc8d0 dr:0x5 sr1:0x1 sr2:0x0 IR_Exec:0x6a69 NZP:0x0 M_Data:0xc520 enable_execute_status:0x0 
# UVM_INFO @ 3482.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x306b pc:0x306a imem_rd:0x1ACTUAL: npc:0x306b pc:0x306a imem_rd:0x1
# UVM_INFO @ 3484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xc8d0 
# UVM_INFO @ 3484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x306b pc:0x306a imem_rd:0x0
# UVM_INFO @ 3501.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3501.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3501.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3501.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xc8d0 DMem_din:0x0000 DMem_rd:0x1 memout:0x60fa ACTUAL: DMem_addr:0xc8d0 DMem_din:0x0000 DMem_rd:0x1 memout:0x60fa 
# UVM_INFO @ 3502.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xc520 VSR2:0xc520 psr:0x1 ACTUAL: VSR1:0xc520 VSR2:0xc520 psr:0x1 
# UVM_INFO @ 3502.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x306b pc:0x306a imem_rd:0x0ACTUAL: npc:0x306b pc:0x306a imem_rd:0x0
# UVM_INFO @ 3504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xc8d0 
# UVM_INFO @ 3504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x306c pc:0x306b imem_rd:0x1
# UVM_INFO @ 3521.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3521.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3521.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3521.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3521.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5212 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5212 
# UVM_INFO @ 3522.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xc520 VSR2:0xc520 psr:0x1 ACTUAL: VSR1:0xc520 VSR2:0xc520 psr:0x1 
# UVM_INFO @ 3522.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x306c pc:0x306b imem_rd:0x1ACTUAL: npc:0x306c pc:0x306b imem_rd:0x1
# UVM_INFO @ 3524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xc8d0 
# UVM_INFO @ 3524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x306c pc:0x306b imem_rd:0x0
# UVM_INFO @ 3541.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3541.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3541.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3541.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xc8d0 DMem_din:0x0000 DMem_rd:0x1 memout:0x7fa8 ACTUAL: DMem_addr:0xc8d0 DMem_din:0x0000 DMem_rd:0x1 memout:0x7fa8 
# UVM_INFO @ 3542.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xc8e7 VSR2:0xc520 psr:0x1 ACTUAL: VSR1:0xc8e7 VSR2:0xc520 psr:0x1 
# UVM_INFO @ 3542.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x306c pc:0x306b imem_rd:0x0ACTUAL: npc:0x306c pc:0x306b imem_rd:0x0
# UVM_INFO @ 3544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xc8d0 
# UVM_INFO @ 3544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x306d pc:0x306c imem_rd:0x1
# UVM_INFO @ 3561.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3561.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 3561.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3561.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3561.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 011  
# IR PCOFFSET9         : 001011000  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12395  
# **********************************************
# Time: 3561.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 011  
# IR PCOFFSET9         : 001011000  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12395  
# **********************************************
# Time: 3561.000ns 
# 
# UVM_INFO @ 3561.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3561.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1fd4 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1fd4 
# UVM_INFO @ 3562.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xc8e7 VSR2:0xc520 psr:0x1 ACTUAL: VSR1:0xc8e7 VSR2:0xc520 psr:0x1 
# UVM_INFO @ 3562.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x30c2 pcout:0x30c2 dr:0x3 sr1:0x1 sr2:0x0 IR_Exec:0xe658 NZP:0x0 M_Data:0xc520 enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x30c2 pcout:0x30c2 dr:0x3 sr1:0x1 sr2:0x0 IR_Exec:0xe658 NZP:0x0 M_Data:0xc520 enable_execute_status:0x0 
# UVM_INFO @ 3562.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x306d pc:0x306c imem_rd:0x1ACTUAL: npc:0x306d pc:0x306c imem_rd:0x1
# UVM_INFO @ 3564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x30c2 
# UVM_INFO @ 3564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x306e pc:0x306d imem_rd:0x1
# UVM_INFO @ 3581.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3581.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 3581.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3581.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3581.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 111  
# IR SR1               : 010  
# IR IM                : 0  
# IR SR2               : 001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12396  
# **********************************************
# Time: 3581.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 111  
# IR SR1               : 010  
# IR IM                : 0  
# IR SR2               : 001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12396  
# **********************************************
# Time: 3581.000ns 
# 
# UVM_INFO @ 3581.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3581.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xfd8d ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xfd8d 
# UVM_INFO @ 3582.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xcff8 VSR2:0xc8e7 psr:0x1 ACTUAL: VSR1:0xcff8 VSR2:0xc8e7 psr:0x1 
# UVM_INFO @ 3582.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xc8e0 pcout:0xc8e0 dr:0x7 sr1:0x2 sr2:0x1 IR_Exec:0x5e81 NZP:0x0 M_Data:0xc8e7 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xc8e0 pcout:0xc8e0 dr:0x7 sr1:0x2 sr2:0x1 IR_Exec:0x5e81 NZP:0x0 M_Data:0xc8e7 enable_execute_status:0x0 
# UVM_INFO @ 3582.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x306e pc:0x306d imem_rd:0x1ACTUAL: npc:0x306e pc:0x306d imem_rd:0x1
# UVM_INFO @ 3584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xc8e0 
# UVM_INFO @ 3584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x306f pc:0x306e imem_rd:0x1
# UVM_INFO @ 3601.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3601.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 3601.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3601.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3601.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 000  
# IR PCOFFSET9         : 100100101  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12397  
# **********************************************
# Time: 3601.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 000  
# IR PCOFFSET9         : 100100101  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12397  
# **********************************************
# Time: 3601.000ns 
# 
# UVM_INFO @ 3601.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3601.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x393d ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x393d 
# UVM_INFO @ 3602.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3adf VSR2:0xc520 psr:0x1 ACTUAL: VSR1:0x3adf VSR2:0xc520 psr:0x1 
# UVM_INFO @ 3602.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x2f91 pcout:0x2f91 dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x2125 NZP:0x0 M_Data:0xc520 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x2f91 pcout:0x2f91 dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x2125 NZP:0x0 M_Data:0xc520 enable_execute_status:0x0 
# UVM_INFO @ 3602.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x306f pc:0x306e imem_rd:0x1ACTUAL: npc:0x306f pc:0x306e imem_rd:0x1
# UVM_INFO @ 3604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2f91 
# UVM_INFO @ 3604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x306f pc:0x306e imem_rd:0x0
# UVM_INFO @ 3621.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3621.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3621.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3621.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x2f91 DMem_din:0x0000 DMem_rd:0x1 memout:0xc625 ACTUAL: DMem_addr:0x2f91 DMem_din:0x0000 DMem_rd:0x1 memout:0xc625 
# UVM_INFO @ 3622.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3adf VSR2:0xc520 psr:0x1 ACTUAL: VSR1:0x3adf VSR2:0xc520 psr:0x1 
# UVM_INFO @ 3622.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x306f pc:0x306e imem_rd:0x0ACTUAL: npc:0x306f pc:0x306e imem_rd:0x0
# UVM_INFO @ 3624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2f91 
# UVM_INFO @ 3624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3070 pc:0x306f imem_rd:0x1
# UVM_INFO @ 3641.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3641.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 3641.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3641.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3641.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 000  
# IR PCOFFSET9         : 100100101  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12398  
# **********************************************
# Time: 3641.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 000  
# IR PCOFFSET9         : 100100101  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12398  
# **********************************************
# Time: 3641.000ns 
# 
# UVM_INFO @ 3641.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3641.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8d15 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8d15 
# UVM_INFO @ 3642.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3adf VSR2:0xc520 psr:0x1 ACTUAL: VSR1:0x3adf VSR2:0xc520 psr:0x1 
# UVM_INFO @ 3642.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x2f92 pcout:0x2f92 dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x2125 NZP:0x0 M_Data:0xc520 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x2f92 pcout:0x2f92 dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x2125 NZP:0x0 M_Data:0xc520 enable_execute_status:0x0 
# UVM_INFO @ 3642.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3070 pc:0x306f imem_rd:0x1ACTUAL: npc:0x3070 pc:0x306f imem_rd:0x1
# UVM_INFO @ 3644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2f92 
# UVM_INFO @ 3644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3070 pc:0x306f imem_rd:0x0
# UVM_INFO @ 3661.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3661.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3661.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3661.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x2f92 DMem_din:0x0000 DMem_rd:0x1 memout:0x1d5b ACTUAL: DMem_addr:0x2f92 DMem_din:0x0000 DMem_rd:0x1 memout:0x1d5b 
# UVM_INFO @ 3662.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xcff8 VSR2:0x3adf psr:0x1 ACTUAL: VSR1:0xcff8 VSR2:0x3adf psr:0x1 
# UVM_INFO @ 3662.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3070 pc:0x306f imem_rd:0x0ACTUAL: npc:0x3070 pc:0x306f imem_rd:0x0
# UVM_INFO @ 3664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2f92 
# UVM_INFO @ 3664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3071 pc:0x3070 imem_rd:0x1
# UVM_INFO @ 3681.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3681.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 3681.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3681.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 100  
# IR BaseR             : 010  
# IR PCOFFSET6         : 110100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12399  
# **********************************************
# Time: 3681.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 100  
# IR BaseR             : 010  
# IR PCOFFSET6         : 110100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12399  
# **********************************************
# Time: 3681.000ns 
# 
# UVM_INFO @ 3681.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3681.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x66af ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x66af 
# UVM_INFO @ 3682.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xcff8 VSR2:0x3adf psr:0x1 ACTUAL: VSR1:0xcff8 VSR2:0x3adf psr:0x1 
# UVM_INFO @ 3682.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xcfec pcout:0xcfec dr:0x0 sr1:0x2 sr2:0x4 IR_Exec:0x78b4 NZP:0x0 M_Data:0x3adf enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xcfec pcout:0xcfec dr:0x0 sr1:0x2 sr2:0x4 IR_Exec:0x78b4 NZP:0x0 M_Data:0x3adf enable_execute_status:0x0 
# UVM_INFO @ 3682.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3071 pc:0x3070 imem_rd:0x1ACTUAL: npc:0x3071 pc:0x3070 imem_rd:0x1
# UVM_INFO @ 3684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xcfec 
# UVM_INFO @ 3684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3071 pc:0x3070 imem_rd:0x0
# UVM_INFO @ 3701.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3701.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3701.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3701.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xcfec DMem_din:0x3adf DMem_rd:0x0 memout:0xbb2d ACTUAL: DMem_addr:0xcfec DMem_din:0x3adf DMem_rd:0x0 memout:0xbb2d 
# UVM_INFO @ 3702.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xc520 VSR2:0xc520 psr:0x1 ACTUAL: VSR1:0xc520 VSR2:0xc520 psr:0x1 
# UVM_INFO @ 3702.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3071 pc:0x3070 imem_rd:0x0ACTUAL: npc:0x3071 pc:0x3070 imem_rd:0x0
# UVM_INFO @ 3704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xcfec 
# UVM_INFO @ 3704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3072 pc:0x3071 imem_rd:0x1
# UVM_INFO @ 3721.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3721.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3721.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3721.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3721.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb142 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb142 
# UVM_INFO @ 3722.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xc520 VSR2:0xc520 psr:0x1 ACTUAL: VSR1:0xc520 VSR2:0xc520 psr:0x1 
# UVM_INFO @ 3722.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3072 pc:0x3071 imem_rd:0x1ACTUAL: npc:0x3072 pc:0x3071 imem_rd:0x1
# UVM_INFO @ 3724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xcfec 
# UVM_INFO @ 3724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3072 pc:0x3071 imem_rd:0x0
# UVM_INFO @ 3741.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3741.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3741.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3741.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xcfec DMem_din:0x3adf DMem_rd:0x0 memout:0xd335 ACTUAL: DMem_addr:0xcfec DMem_din:0x3adf DMem_rd:0x0 memout:0xd335 
# UVM_INFO @ 3742.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xc8e7 VSR2:0x281a psr:0x1 ACTUAL: VSR1:0xc8e7 VSR2:0x281a psr:0x1 
# UVM_INFO @ 3742.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3072 pc:0x3071 imem_rd:0x0ACTUAL: npc:0x3072 pc:0x3071 imem_rd:0x0
# UVM_INFO @ 3744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xcfec 
# UVM_INFO @ 3744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3073 pc:0x3072 imem_rd:0x1
# UVM_INFO @ 3761.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3761.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 3761.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3761.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3761.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 110  
# IR SR1               : 001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12401  
# **********************************************
# Time: 3761.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 110  
# IR SR1               : 001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12401  
# **********************************************
# Time: 3761.000ns 
# 
# UVM_INFO @ 3761.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3761.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8dd9 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8dd9 
# UVM_INFO @ 3762.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xc8e7 VSR2:0x281a psr:0x1 ACTUAL: VSR1:0xc8e7 VSR2:0x281a psr:0x1 
# UVM_INFO @ 3762.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x3718 pcout:0x3718 dr:0x6 sr1:0x1 sr2:0x7 IR_Exec:0x9c7f NZP:0x0 M_Data:0x281a enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x3718 pcout:0x3718 dr:0x6 sr1:0x1 sr2:0x7 IR_Exec:0x9c7f NZP:0x0 M_Data:0x281a enable_execute_status:0x0 
# UVM_INFO @ 3762.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3073 pc:0x3072 imem_rd:0x1ACTUAL: npc:0x3073 pc:0x3072 imem_rd:0x1
# UVM_INFO @ 3764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3718 
# UVM_INFO @ 3764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3074 pc:0x3073 imem_rd:0x1
# UVM_INFO @ 3781.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3781.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 3781.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3781.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3781.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 000  
# IR SR1               : 000  
# IR IM                : 0  
# IR SR2               : 010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12402  
# **********************************************
# Time: 3781.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 000  
# IR SR1               : 000  
# IR IM                : 0  
# IR SR2               : 010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12402  
# **********************************************
# Time: 3781.000ns 
# 
# UVM_INFO @ 3781.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3781.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xde21 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xde21 
# UVM_INFO @ 3782.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xc520 VSR2:0xcff8 psr:0x1 ACTUAL: VSR1:0xc520 VSR2:0xcff8 psr:0x1 
# UVM_INFO @ 3782.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xc520 pcout:0xc520 dr:0x0 sr1:0x0 sr2:0x2 IR_Exec:0x5002 NZP:0x0 M_Data:0xcff8 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xc520 pcout:0xc520 dr:0x0 sr1:0x0 sr2:0x2 IR_Exec:0x5002 NZP:0x0 M_Data:0xcff8 enable_execute_status:0x0 
# UVM_INFO @ 3782.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3074 pc:0x3073 imem_rd:0x1ACTUAL: npc:0x3074 pc:0x3073 imem_rd:0x1
# UVM_INFO @ 3784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xc520 
# UVM_INFO @ 3784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3075 pc:0x3074 imem_rd:0x1
# UVM_INFO @ 3801.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3801.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 3801.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3801.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3801.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 101  
# IR SR1               : 011  
# IR IM                : 0  
# IR SR2               : 101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12403  
# **********************************************
# Time: 3801.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 101  
# IR SR1               : 011  
# IR IM                : 0  
# IR SR2               : 101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12403  
# **********************************************
# Time: 3801.000ns 
# 
# UVM_INFO @ 3801.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3801.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x67f8 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x67f8 
# UVM_INFO @ 3802.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x12ee VSR2:0x691a psr:0x1 ACTUAL: VSR1:0x12ee VSR2:0x691a psr:0x1 
# UVM_INFO @ 3802.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x7c08 pcout:0x7c08 dr:0x5 sr1:0x3 sr2:0x5 IR_Exec:0x1ac5 NZP:0x0 M_Data:0x691a enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x7c08 pcout:0x7c08 dr:0x5 sr1:0x3 sr2:0x5 IR_Exec:0x1ac5 NZP:0x0 M_Data:0x691a enable_execute_status:0x0 
# UVM_INFO @ 3802.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3075 pc:0x3074 imem_rd:0x1ACTUAL: npc:0x3075 pc:0x3074 imem_rd:0x1
# UVM_INFO @ 3804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x7c08 
# UVM_INFO @ 3804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3076 pc:0x3075 imem_rd:0x1
# UVM_INFO @ 3821.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3821.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 3821.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3821.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3821.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 101  
# IR SR1               : 011  
# IR IM                : 0  
# IR SR2               : 101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12404  
# **********************************************
# Time: 3821.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 101  
# IR SR1               : 011  
# IR IM                : 0  
# IR SR2               : 101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12404  
# **********************************************
# Time: 3821.000ns 
# 
# UVM_INFO @ 3821.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3821.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7f8b ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7f8b 
# UVM_INFO @ 3822.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x12ee VSR2:0x691a psr:0x1 ACTUAL: VSR1:0x12ee VSR2:0x691a psr:0x1 
# UVM_INFO @ 3822.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x8ef6 pcout:0x8ef6 dr:0x5 sr1:0x3 sr2:0x5 IR_Exec:0x1ac5 NZP:0x0 M_Data:0x7c08 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x8ef6 pcout:0x8ef6 dr:0x5 sr1:0x3 sr2:0x5 IR_Exec:0x1ac5 NZP:0x0 M_Data:0x7c08 enable_execute_status:0x0 
# UVM_INFO @ 3822.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3076 pc:0x3075 imem_rd:0x1ACTUAL: npc:0x3076 pc:0x3075 imem_rd:0x1
# UVM_INFO @ 3824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x8ef6 
# UVM_INFO @ 3824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3077 pc:0x3076 imem_rd:0x1
# UVM_INFO @ 3841.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3841.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 3841.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3841.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3841.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 010  
# IR BaseR             : 100  
# IR PCOFFSET6         : 011011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12405  
# **********************************************
# Time: 3841.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 010  
# IR BaseR             : 100  
# IR PCOFFSET6         : 011011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12405  
# **********************************************
# Time: 3841.000ns 
# 
# UVM_INFO @ 3841.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3841.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x50dd ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x50dd 
# UVM_INFO @ 3842.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3adf VSR2:0xcff8 psr:0x1 ACTUAL: VSR1:0x3adf VSR2:0xcff8 psr:0x1 
# UVM_INFO @ 3842.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x3afa pcout:0x3afa dr:0x0 sr1:0x4 sr2:0x2 IR_Exec:0x751b NZP:0x0 M_Data:0xcff8 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x3afa pcout:0x3afa dr:0x0 sr1:0x4 sr2:0x2 IR_Exec:0x751b NZP:0x0 M_Data:0xcff8 enable_execute_status:0x0 
# UVM_INFO @ 3842.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3077 pc:0x3076 imem_rd:0x1ACTUAL: npc:0x3077 pc:0x3076 imem_rd:0x1
# UVM_INFO @ 3844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x3afa 
# UVM_INFO @ 3844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3077 pc:0x3076 imem_rd:0x0
# UVM_INFO @ 3861.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3861.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3861.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3861.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x3afa DMem_din:0xcff8 DMem_rd:0x0 memout:0x7b8a ACTUAL: DMem_addr:0x3afa DMem_din:0xcff8 DMem_rd:0x0 memout:0x7b8a 
# UVM_INFO @ 3862.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3adf VSR2:0xcff8 psr:0x1 ACTUAL: VSR1:0x3adf VSR2:0xcff8 psr:0x1 
# UVM_INFO @ 3862.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3077 pc:0x3076 imem_rd:0x0ACTUAL: npc:0x3077 pc:0x3076 imem_rd:0x0
# UVM_INFO @ 3864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3afa 
# UVM_INFO @ 3864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3078 pc:0x3077 imem_rd:0x1
# UVM_INFO @ 3881.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3881.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 3881.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3881.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 010  
# IR BaseR             : 100  
# IR PCOFFSET6         : 011011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12406  
# **********************************************
# Time: 3881.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 010  
# IR BaseR             : 100  
# IR PCOFFSET6         : 011011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12406  
# **********************************************
# Time: 3881.000ns 
# 
# UVM_INFO @ 3881.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3881.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x87cc ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x87cc 
# UVM_INFO @ 3882.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3adf VSR2:0xcff8 psr:0x1 ACTUAL: VSR1:0x3adf VSR2:0xcff8 psr:0x1 
# UVM_INFO @ 3882.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x3afa pcout:0x3afa dr:0x0 sr1:0x4 sr2:0x2 IR_Exec:0x751b NZP:0x0 M_Data:0xcff8 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x3afa pcout:0x3afa dr:0x0 sr1:0x4 sr2:0x2 IR_Exec:0x751b NZP:0x0 M_Data:0xcff8 enable_execute_status:0x0 
# UVM_INFO @ 3882.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3078 pc:0x3077 imem_rd:0x1ACTUAL: npc:0x3078 pc:0x3077 imem_rd:0x1
# UVM_INFO @ 3884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x3afa 
# UVM_INFO @ 3884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3078 pc:0x3077 imem_rd:0x0
# UVM_INFO @ 3901.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3901.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3901.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3901.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x3afa DMem_din:0xcff8 DMem_rd:0x0 memout:0xf38e ACTUAL: DMem_addr:0x3afa DMem_din:0xcff8 DMem_rd:0x0 memout:0xf38e 
# UVM_INFO @ 3902.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xc520 VSR2:0xc520 psr:0x1 ACTUAL: VSR1:0xc520 VSR2:0xc520 psr:0x1 
# UVM_INFO @ 3902.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3078 pc:0x3077 imem_rd:0x0ACTUAL: npc:0x3078 pc:0x3077 imem_rd:0x0
# UVM_INFO @ 3904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3afa 
# UVM_INFO @ 3904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3079 pc:0x3078 imem_rd:0x1
# UVM_INFO @ 3921.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3921.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3921.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3921.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3921.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb8b0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb8b0 
# UVM_INFO @ 3922.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xc520 VSR2:0xc520 psr:0x1 ACTUAL: VSR1:0xc520 VSR2:0xc520 psr:0x1 
# UVM_INFO @ 3922.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3079 pc:0x3078 imem_rd:0x1ACTUAL: npc:0x3079 pc:0x3078 imem_rd:0x1
# UVM_INFO @ 3924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x3afa 
# UVM_INFO @ 3924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3079 pc:0x3078 imem_rd:0x0
# UVM_INFO @ 3941.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3941.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3941.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3941.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x3afa DMem_din:0xcff8 DMem_rd:0x0 memout:0x28a1 ACTUAL: DMem_addr:0x3afa DMem_din:0xcff8 DMem_rd:0x0 memout:0x28a1 
# UVM_INFO @ 3942.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3adf VSR2:0x281a psr:0x1 ACTUAL: VSR1:0x3adf VSR2:0x281a psr:0x1 
# UVM_INFO @ 3942.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3079 pc:0x3078 imem_rd:0x0ACTUAL: npc:0x3079 pc:0x3078 imem_rd:0x0
# UVM_INFO @ 3944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3afa 
# UVM_INFO @ 3944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x307a pc:0x3079 imem_rd:0x1
# UVM_INFO @ 3961.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3961.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 3961.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3961.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3961.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 001  
# IR SR1               : 100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12408  
# **********************************************
# Time: 3961.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 001  
# IR SR1               : 100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12408  
# **********************************************
# Time: 3961.000ns 
# 
# UVM_INFO @ 3961.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3961.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2153 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2153 
# UVM_INFO @ 3962.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3adf VSR2:0x281a psr:0x1 ACTUAL: VSR1:0x3adf VSR2:0x281a psr:0x1 
# UVM_INFO @ 3962.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xc520 pcout:0xc520 dr:0x1 sr1:0x4 sr2:0x7 IR_Exec:0x933f NZP:0x0 M_Data:0x281a enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xc520 pcout:0xc520 dr:0x1 sr1:0x4 sr2:0x7 IR_Exec:0x933f NZP:0x0 M_Data:0x281a enable_execute_status:0x0 
# UVM_INFO @ 3962.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x307a pc:0x3079 imem_rd:0x1ACTUAL: npc:0x307a pc:0x3079 imem_rd:0x1
# UVM_INFO @ 3964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xc520 
# UVM_INFO @ 3964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x307b pc:0x307a imem_rd:0x1
# UVM_INFO @ 3981.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3981.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 3981.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3981.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3981.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 011  
# IR SR1               : 111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12409  
# **********************************************
# Time: 3981.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 011  
# IR SR1               : 111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12409  
# **********************************************
# Time: 3981.000ns 
# 
# UVM_INFO @ 3981.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3981.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x33fe ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x33fe 
# UVM_INFO @ 3982.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x281a VSR2:0x281a psr:0x1 ACTUAL: VSR1:0x281a VSR2:0x281a psr:0x1 
# UVM_INFO @ 3982.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xd7e5 pcout:0xd7e5 dr:0x3 sr1:0x7 sr2:0x7 IR_Exec:0x97ff NZP:0x0 M_Data:0x281a enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xd7e5 pcout:0xd7e5 dr:0x3 sr1:0x7 sr2:0x7 IR_Exec:0x97ff NZP:0x0 M_Data:0x281a enable_execute_status:0x0 
# UVM_INFO @ 3982.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x307b pc:0x307a imem_rd:0x1ACTUAL: npc:0x307b pc:0x307a imem_rd:0x1
# UVM_INFO @ 3984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xd7e5 
# UVM_INFO @ 3984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x307c pc:0x307b imem_rd:0x1
# UVM_INFO @ 4001.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4001.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 4001.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4001.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4001.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 011  
# IR PCOFFSET9         : 011100101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 12410  
# **********************************************
# Time: 4001.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 011  
# IR PCOFFSET9         : 011100101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 12410  
# **********************************************
# Time: 4001.000ns 
# 
# UVM_INFO @ 4001.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4001.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x11f3 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x11f3 
# UVM_INFO @ 4002.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x12ee VSR2:0x12ee psr:0x1 ACTUAL: VSR1:0x12ee VSR2:0x12ee psr:0x1 
# UVM_INFO @ 4002.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x315e pcout:0x315e dr:0x0 sr1:0x3 sr2:0x3 IR_Exec:0xb6e5 NZP:0x0 M_Data:0xd7e5 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x315e pcout:0x315e dr:0x0 sr1:0x3 sr2:0x3 IR_Exec:0xb6e5 NZP:0x0 M_Data:0xd7e5 enable_execute_status:0x0 
# UVM_INFO @ 4002.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x307c pc:0x307b imem_rd:0x1ACTUAL: npc:0x307c pc:0x307b imem_rd:0x1
# UVM_INFO @ 4004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x315e 
# UVM_INFO @ 4004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x307c pc:0x307b imem_rd:0x0
# UVM_INFO @ 4021.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4021.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4021.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4021.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x315e DMem_din:0x0000 DMem_rd:0x1 memout:0x46b5 ACTUAL: DMem_addr:0x315e DMem_din:0x0000 DMem_rd:0x1 memout:0x46b5 
# UVM_INFO @ 4022.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x12ee VSR2:0x12ee psr:0x1 ACTUAL: VSR1:0x12ee VSR2:0x12ee psr:0x1 
# UVM_INFO @ 4022.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x307c pc:0x307b imem_rd:0x0ACTUAL: npc:0x307c pc:0x307b imem_rd:0x0
# UVM_INFO @ 4024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x315e 
# UVM_INFO @ 4024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x307c pc:0x307b imem_rd:0x0
# UVM_INFO @ 4041.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4041.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4041.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4041.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xdb1f DMem_din:0xd7e5 DMem_rd:0x0 memout:0xdb1f ACTUAL: DMem_addr:0xdb1f DMem_din:0xd7e5 DMem_rd:0x0 memout:0xdb1f 
# UVM_INFO @ 4042.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x12ee VSR2:0x12ee psr:0x1 ACTUAL: VSR1:0x12ee VSR2:0x12ee psr:0x1 
# UVM_INFO @ 4042.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x307c pc:0x307b imem_rd:0x0ACTUAL: npc:0x307c pc:0x307b imem_rd:0x0
# UVM_INFO @ 4044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x315e 
# UVM_INFO @ 4044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x307d pc:0x307c imem_rd:0x1
# UVM_INFO @ 4061.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4061.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 4061.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4061.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4061.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 011  
# IR PCOFFSET9         : 011100101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 12411  
# **********************************************
# Time: 4061.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 011  
# IR PCOFFSET9         : 011100101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 12411  
# **********************************************
# Time: 4061.000ns 
# 
# UVM_INFO @ 4061.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4061.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7c29 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7c29 
# UVM_INFO @ 4062.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x12ee VSR2:0x12ee psr:0x1 ACTUAL: VSR1:0x12ee VSR2:0x12ee psr:0x1 
# UVM_INFO @ 4062.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x315f pcout:0x315f dr:0x0 sr1:0x3 sr2:0x3 IR_Exec:0xb6e5 NZP:0x0 M_Data:0x12ee enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x315f pcout:0x315f dr:0x0 sr1:0x3 sr2:0x3 IR_Exec:0xb6e5 NZP:0x0 M_Data:0x12ee enable_execute_status:0x0 
# UVM_INFO @ 4062.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x307d pc:0x307c imem_rd:0x1ACTUAL: npc:0x307d pc:0x307c imem_rd:0x1
# UVM_INFO @ 4064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x315f 
# UVM_INFO @ 4064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x307d pc:0x307c imem_rd:0x0
# UVM_INFO @ 4081.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4081.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4081.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4081.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x315f DMem_din:0x0000 DMem_rd:0x1 memout:0x3d26 ACTUAL: DMem_addr:0x315f DMem_din:0x0000 DMem_rd:0x1 memout:0x3d26 
# UVM_INFO @ 4082.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xc8e7 VSR2:0xa9d3 psr:0x1 ACTUAL: VSR1:0xc8e7 VSR2:0xa9d3 psr:0x1 
# UVM_INFO @ 4082.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x307d pc:0x307c imem_rd:0x0ACTUAL: npc:0x307d pc:0x307c imem_rd:0x0
# UVM_INFO @ 4084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x315f 
# UVM_INFO @ 4084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x307d pc:0x307c imem_rd:0x0
# UVM_INFO @ 4101.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4101.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4101.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4101.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x979e DMem_din:0x12ee DMem_rd:0x0 memout:0x979e ACTUAL: DMem_addr:0x979e DMem_din:0x12ee DMem_rd:0x0 memout:0x979e 
# UVM_INFO @ 4102.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xc8e7 VSR2:0xa9d3 psr:0x1 ACTUAL: VSR1:0xc8e7 VSR2:0xa9d3 psr:0x1 
# UVM_INFO @ 4102.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x307d pc:0x307c imem_rd:0x0ACTUAL: npc:0x307d pc:0x307c imem_rd:0x0
# UVM_INFO @ 4104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x315f 
# UVM_INFO @ 4104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x307e pc:0x307d imem_rd:0x1
# UVM_INFO @ 4121.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4121.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 4121.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4121.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4121.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 110  
# IR PCOFFSET9         : 001000110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 12412  
# **********************************************
# Time: 4121.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 110  
# IR PCOFFSET9         : 001000110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 12412  
# **********************************************
# Time: 4121.000ns 
# 
# UVM_INFO @ 4121.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4121.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc465 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc465 
# UVM_INFO @ 4122.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xc8e7 VSR2:0xa9d3 psr:0x1 ACTUAL: VSR1:0xc8e7 VSR2:0xa9d3 psr:0x1 
# UVM_INFO @ 4122.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x30c1 pcout:0x30c1 dr:0x0 sr1:0x1 sr2:0x6 IR_Exec:0xbc46 NZP:0x0 M_Data:0xa9d3 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x30c1 pcout:0x30c1 dr:0x0 sr1:0x1 sr2:0x6 IR_Exec:0xbc46 NZP:0x0 M_Data:0xa9d3 enable_execute_status:0x0 
# UVM_INFO @ 4122.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x307e pc:0x307d imem_rd:0x1ACTUAL: npc:0x307e pc:0x307d imem_rd:0x1
# UVM_INFO @ 4124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x30c1 
# UVM_INFO @ 4124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x307e pc:0x307d imem_rd:0x0
# UVM_INFO @ 4141.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4141.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4141.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4141.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x30c1 DMem_din:0x0000 DMem_rd:0x1 memout:0x3cd9 ACTUAL: DMem_addr:0x30c1 DMem_din:0x0000 DMem_rd:0x1 memout:0x3cd9 
# UVM_INFO @ 4142.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3adf VSR2:0xc520 psr:0x1 ACTUAL: VSR1:0x3adf VSR2:0xc520 psr:0x1 
# UVM_INFO @ 4142.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x307e pc:0x307d imem_rd:0x0ACTUAL: npc:0x307e pc:0x307d imem_rd:0x0
# UVM_INFO @ 4144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x30c1 
# UVM_INFO @ 4144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x307e pc:0x307d imem_rd:0x0
# UVM_INFO @ 4161.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4161.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4161.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4161.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xefd4 DMem_din:0xa9d3 DMem_rd:0x0 memout:0xefd4 ACTUAL: DMem_addr:0xefd4 DMem_din:0xa9d3 DMem_rd:0x0 memout:0xefd4 
# UVM_INFO @ 4162.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3adf VSR2:0xc520 psr:0x1 ACTUAL: VSR1:0x3adf VSR2:0xc520 psr:0x1 
# UVM_INFO @ 4162.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x307e pc:0x307d imem_rd:0x0ACTUAL: npc:0x307e pc:0x307d imem_rd:0x0
# UVM_INFO @ 4164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x30c1 
# UVM_INFO @ 4164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x307f pc:0x307e imem_rd:0x1
# UVM_INFO @ 4181.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4181.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 4181.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4181.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4181.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 000  
# IR PCOFFSET9         : 100100011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 12413  
# **********************************************
# Time: 4181.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 000  
# IR PCOFFSET9         : 100100011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 12413  
# **********************************************
# Time: 4181.000ns 
# 
# UVM_INFO @ 4181.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4181.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa824 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa824 
# UVM_INFO @ 4182.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3adf VSR2:0xc520 psr:0x1 ACTUAL: VSR1:0x3adf VSR2:0xc520 psr:0x1 
# UVM_INFO @ 4182.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x2f9f pcout:0x2f9f dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0xb123 NZP:0x0 M_Data:0xc520 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x2f9f pcout:0x2f9f dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0xb123 NZP:0x0 M_Data:0xc520 enable_execute_status:0x0 
# UVM_INFO @ 4182.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x307f pc:0x307e imem_rd:0x1ACTUAL: npc:0x307f pc:0x307e imem_rd:0x1
# UVM_INFO @ 4184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2f9f 
# UVM_INFO @ 4184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x307f pc:0x307e imem_rd:0x0
# UVM_INFO @ 4201.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4201.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4201.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4201.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x2f9f DMem_din:0x0000 DMem_rd:0x1 memout:0xd0dd ACTUAL: DMem_addr:0x2f9f DMem_din:0x0000 DMem_rd:0x1 memout:0xd0dd 
# UVM_INFO @ 4202.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xcff8 VSR2:0x281a psr:0x1 ACTUAL: VSR1:0xcff8 VSR2:0x281a psr:0x1 
# UVM_INFO @ 4202.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x307f pc:0x307e imem_rd:0x0ACTUAL: npc:0x307f pc:0x307e imem_rd:0x0
# UVM_INFO @ 4204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2f9f 
# UVM_INFO @ 4204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x307f pc:0x307e imem_rd:0x0
# UVM_INFO @ 4221.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4221.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4221.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4221.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x42c6 DMem_din:0xc520 DMem_rd:0x0 memout:0x42c6 ACTUAL: DMem_addr:0x42c6 DMem_din:0xc520 DMem_rd:0x0 memout:0x42c6 
# UVM_INFO @ 4222.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xcff8 VSR2:0x281a psr:0x1 ACTUAL: VSR1:0xcff8 VSR2:0x281a psr:0x1 
# UVM_INFO @ 4222.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x307f pc:0x307e imem_rd:0x0ACTUAL: npc:0x307f pc:0x307e imem_rd:0x0
# UVM_INFO @ 4224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2f9f 
# UVM_INFO @ 4224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3080 pc:0x307f imem_rd:0x1
# UVM_INFO @ 4241.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4241.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 4241.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4241.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4241.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 101  
# IR SR1               : 010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12414  
# **********************************************
# Time: 4241.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 101  
# IR SR1               : 010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12414  
# **********************************************
# Time: 4241.000ns 
# 
# UVM_INFO @ 4241.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4241.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x075d ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x075d 
# UVM_INFO @ 4242.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xcff8 VSR2:0x281a psr:0x1 ACTUAL: VSR1:0xcff8 VSR2:0x281a psr:0x1 
# UVM_INFO @ 4242.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x3007 pcout:0x3007 dr:0x5 sr1:0x2 sr2:0x7 IR_Exec:0x9abf NZP:0x0 M_Data:0x281a enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x3007 pcout:0x3007 dr:0x5 sr1:0x2 sr2:0x7 IR_Exec:0x9abf NZP:0x0 M_Data:0x281a enable_execute_status:0x0 
# UVM_INFO @ 4242.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3080 pc:0x307f imem_rd:0x1ACTUAL: npc:0x3080 pc:0x307f imem_rd:0x1
# UVM_INFO @ 4244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3007 
# UVM_INFO @ 4244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3081 pc:0x3080 imem_rd:0x1
# UVM_INFO @ 4261.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4261.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 4261.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4261.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4261.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 111  
# IR SR1               : 100  
# IR IM                : 0  
# IR SR2               : 111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12415  
# **********************************************
# Time: 4261.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 111  
# IR SR1               : 100  
# IR IM                : 0  
# IR SR2               : 111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12415  
# **********************************************
# Time: 4261.000ns 
# 
# UVM_INFO @ 4261.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4261.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7799 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7799 
# UVM_INFO @ 4262.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3adf VSR2:0x281a psr:0x1 ACTUAL: VSR1:0x3adf VSR2:0x281a psr:0x1 
# UVM_INFO @ 4262.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x3ade pcout:0x3ade dr:0x7 sr1:0x4 sr2:0x7 IR_Exec:0x1f3f NZP:0x0 M_Data:0x281a enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x3ade pcout:0x3ade dr:0x7 sr1:0x4 sr2:0x7 IR_Exec:0x1f3f NZP:0x0 M_Data:0x281a enable_execute_status:0x0 
# UVM_INFO @ 4262.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3081 pc:0x3080 imem_rd:0x1ACTUAL: npc:0x3081 pc:0x3080 imem_rd:0x1
# UVM_INFO @ 4264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3ade 
# UVM_INFO @ 4264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3082 pc:0x3081 imem_rd:0x1
# UVM_INFO @ 4281.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4281.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 4281.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4281.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4281.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 001  
# IR SR1               : 011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12416  
# **********************************************
# Time: 4281.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 001  
# IR SR1               : 011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12416  
# **********************************************
# Time: 4281.000ns 
# 
# UVM_INFO @ 4281.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4281.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa123 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa123 
# UVM_INFO @ 4282.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x12ee VSR2:0x281a psr:0x1 ACTUAL: VSR1:0x12ee VSR2:0x281a psr:0x1 
# UVM_INFO @ 4282.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xed11 pcout:0xed11 dr:0x1 sr1:0x3 sr2:0x7 IR_Exec:0x92ff NZP:0x0 M_Data:0x281a enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xed11 pcout:0xed11 dr:0x1 sr1:0x3 sr2:0x7 IR_Exec:0x92ff NZP:0x0 M_Data:0x281a enable_execute_status:0x0 
# UVM_INFO @ 4282.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3082 pc:0x3081 imem_rd:0x1ACTUAL: npc:0x3082 pc:0x3081 imem_rd:0x1
# UVM_INFO @ 4284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xed11 
# UVM_INFO @ 4284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3083 pc:0x3082 imem_rd:0x1
# UVM_INFO @ 4301.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4301.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 4301.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4301.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4301.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 001  
# IR SR1               : 011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12417  
# **********************************************
# Time: 4301.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 001  
# IR SR1               : 011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12417  
# **********************************************
# Time: 4301.000ns 
# 
# UVM_INFO @ 4301.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4301.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1bff ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1bff 
# UVM_INFO @ 4302.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x12ee VSR2:0x281a psr:0x1 ACTUAL: VSR1:0x12ee VSR2:0x281a psr:0x1 
# UVM_INFO @ 4302.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xed11 pcout:0xed11 dr:0x1 sr1:0x3 sr2:0x7 IR_Exec:0x92ff NZP:0x0 M_Data:0x281a enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xed11 pcout:0xed11 dr:0x1 sr1:0x3 sr2:0x7 IR_Exec:0x92ff NZP:0x0 M_Data:0x281a enable_execute_status:0x0 
# UVM_INFO @ 4302.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3083 pc:0x3082 imem_rd:0x1ACTUAL: npc:0x3083 pc:0x3082 imem_rd:0x1
# UVM_INFO @ 4304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xed11 
# UVM_INFO @ 4304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3084 pc:0x3083 imem_rd:0x1
# UVM_INFO @ 4321.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4321.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 4321.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4321.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4321.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 110  
# IR PCOFFSET9         : 001000011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 12418  
# **********************************************
# Time: 4321.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 110  
# IR PCOFFSET9         : 001000011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 12418  
# **********************************************
# Time: 4321.000ns 
# 
# UVM_INFO @ 4321.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4321.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5cf5 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5cf5 
# UVM_INFO @ 4322.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xc8e7 VSR2:0xa9d3 psr:0x1 ACTUAL: VSR1:0xc8e7 VSR2:0xa9d3 psr:0x1 
# UVM_INFO @ 4322.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x30c4 pcout:0x30c4 dr:0x0 sr1:0x1 sr2:0x6 IR_Exec:0xbc43 NZP:0x0 M_Data:0xa9d3 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x30c4 pcout:0x30c4 dr:0x0 sr1:0x1 sr2:0x6 IR_Exec:0xbc43 NZP:0x0 M_Data:0xa9d3 enable_execute_status:0x0 
# UVM_INFO @ 4322.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3084 pc:0x3083 imem_rd:0x1ACTUAL: npc:0x3084 pc:0x3083 imem_rd:0x1
# UVM_INFO @ 4324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x30c4 
# UVM_INFO @ 4324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3084 pc:0x3083 imem_rd:0x0
# UVM_INFO @ 4341.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4341.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4341.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4341.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x30c4 DMem_din:0x0000 DMem_rd:0x1 memout:0x4b10 ACTUAL: DMem_addr:0x30c4 DMem_din:0x0000 DMem_rd:0x1 memout:0x4b10 
# UVM_INFO @ 4342.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xc8e7 VSR2:0xa9d3 psr:0x1 ACTUAL: VSR1:0xc8e7 VSR2:0xa9d3 psr:0x1 
# UVM_INFO @ 4342.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3084 pc:0x3083 imem_rd:0x0ACTUAL: npc:0x3084 pc:0x3083 imem_rd:0x0
# UVM_INFO @ 4344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x30c4 
# UVM_INFO @ 4344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3084 pc:0x3083 imem_rd:0x0
# UVM_INFO @ 4361.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4361.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4361.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4361.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x31f1 DMem_din:0xa9d3 DMem_rd:0x0 memout:0x31f1 ACTUAL: DMem_addr:0x31f1 DMem_din:0xa9d3 DMem_rd:0x0 memout:0x31f1 
# UVM_INFO @ 4362.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xc8e7 VSR2:0xa9d3 psr:0x1 ACTUAL: VSR1:0xc8e7 VSR2:0xa9d3 psr:0x1 
# UVM_INFO @ 4362.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3084 pc:0x3083 imem_rd:0x0ACTUAL: npc:0x3084 pc:0x3083 imem_rd:0x0
# UVM_INFO @ 4364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x30c4 
# UVM_INFO @ 4364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3084 pc:0x3083 imem_rd:0x0
# UVM_INFO @ 4381.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4381.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 4381.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4381.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4381.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 110  
# IR PCOFFSET9         : 001000011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 12419  
# **********************************************
# Time: 4381.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 110  
# IR PCOFFSET9         : 001000011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 12419  
# **********************************************
# Time: 4381.000ns 
# 
# UVM_INFO @ 4381.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4381.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xeb17 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xeb17 
# UVM_INFO @ 4382.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xc8e7 VSR2:0xa9d3 psr:0x1 ACTUAL: VSR1:0xc8e7 VSR2:0xa9d3 psr:0x1 
# UVM_INFO @ 4382.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x30c5 pcout:0x30c5 dr:0x0 sr1:0x1 sr2:0x6 IR_Exec:0xbc43 NZP:0x0 M_Data:0xa9d3 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x30c5 pcout:0x30c5 dr:0x0 sr1:0x1 sr2:0x6 IR_Exec:0xbc43 NZP:0x0 M_Data:0xa9d3 enable_execute_status:0x0 
# UVM_INFO @ 4382.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3084 pc:0x3083 imem_rd:0x0ACTUAL: npc:0x3084 pc:0x3083 imem_rd:0x0
# UVM_INFO @ 4384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x30c5 
# UVM_INFO @ 4384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3084 pc:0x3083 imem_rd:0x0
# UVM_INFO @ 4401.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4401.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4401.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4401.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x30c5 DMem_din:0x0000 DMem_rd:0x1 memout:0x7254 ACTUAL: DMem_addr:0x30c5 DMem_din:0x0000 DMem_rd:0x1 memout:0x7254 
# UVM_INFO @ 4402.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xc8e7 VSR2:0xc520 psr:0x1 ACTUAL: VSR1:0xc8e7 VSR2:0xc520 psr:0x1 
# UVM_INFO @ 4402.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3084 pc:0x3083 imem_rd:0x0ACTUAL: npc:0x3084 pc:0x3083 imem_rd:0x0
# UVM_INFO @ 4404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x30c5 
# UVM_INFO @ 4404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3084 pc:0x3083 imem_rd:0x0
# UVM_INFO @ 4421.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4421.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4421.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4421.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x8c51 DMem_din:0xa9d3 DMem_rd:0x0 memout:0x8c51 ACTUAL: DMem_addr:0x8c51 DMem_din:0xa9d3 DMem_rd:0x0 memout:0x8c51 
# UVM_INFO @ 4422.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xc8e7 VSR2:0xc520 psr:0x1 ACTUAL: VSR1:0xc8e7 VSR2:0xc520 psr:0x1 
# UVM_INFO @ 4422.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3084 pc:0x3083 imem_rd:0x0ACTUAL: npc:0x3084 pc:0x3083 imem_rd:0x0
# UVM_INFO @ 4424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x30c5 
# UVM_INFO @ 4424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3085 pc:0x3084 imem_rd:0x1
# UVM_INFO @ 4441.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4441.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 4441.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4441.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4441.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3fa2 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3fa2 
# UVM_INFO @ 4442.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xc8e7 VSR2:0xc520 psr:0x1 ACTUAL: VSR1:0xc8e7 VSR2:0xc520 psr:0x1 
# UVM_INFO @ 4442.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xc8e7 pcout:0xc8e7 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0xc520 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xc8e7 pcout:0xc8e7 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0xc520 enable_execute_status:0x0 
# UVM_INFO @ 4442.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3085 pc:0x3084 imem_rd:0x1ACTUAL: npc:0x3085 pc:0x3084 imem_rd:0x1
# UVM_INFO @ 4444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xc8e7 
# UVM_INFO @ 4444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3086 pc:0x3085 imem_rd:0x1
# UVM_INFO @ 4461.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4461.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4461.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4461.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : JMP 
# IR BaseR             : 001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001100  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12420  
# **********************************************
# Time: 4461.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : JMP 
# IR BaseR             : 001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001100  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12420  
# **********************************************
# Time: 4461.000ns 
# 
# UVM_INFO @ 4461.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4461.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa920 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa920 
# UVM_INFO @ 4462.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xc8e7 VSR2:0xc520 psr:0x4 ACTUAL: VSR1:0xc8e7 VSR2:0xc520 psr:0x4 
# UVM_INFO @ 4462.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3086 pc:0x3085 imem_rd:0x1ACTUAL: npc:0x3086 pc:0x3085 imem_rd:0x1
# UVM_INFO @ 4464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xc8e7 
# UVM_INFO @ 4464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3086 pc:0x3085 imem_rd:0x0
# UVM_INFO @ 4481.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4481.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 4481.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4481.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4481.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : JMP 
# IR BaseR             : 011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001100  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12421  
# **********************************************
# Time: 4481.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : JMP 
# IR BaseR             : 011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001100  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12421  
# **********************************************
# Time: 4481.000ns 
# 
# UVM_INFO @ 4481.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4481.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x163f ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x163f 
# UVM_INFO @ 4482.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x12ee VSR2:0xc8e7 psr:0x4 ACTUAL: VSR1:0x12ee VSR2:0xc8e7 psr:0x4 
# UVM_INFO @ 4482.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x12ee pcout:0x12ee dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0xc0c0 NZP:0x7 M_Data:0xc8e7 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x12ee pcout:0x12ee dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0xc0c0 NZP:0x7 M_Data:0xc8e7 enable_execute_status:0x0 
# UVM_INFO @ 4482.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3086 pc:0x3085 imem_rd:0x0ACTUAL: npc:0x3086 pc:0x3085 imem_rd:0x0
# UVM_INFO @ 4484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x12ee 
# UVM_INFO @ 4484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3087 pc:0x3086 imem_rd:0x1
# UVM_INFO @ 4501.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4501.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 4501.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4501.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4501.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf796 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf796 
# UVM_INFO @ 4502.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x12ee VSR2:0xc8e7 psr:0x1 ACTUAL: VSR1:0x12ee VSR2:0xc8e7 psr:0x1 
# UVM_INFO @ 4502.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x12ee pcout:0x12ee dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0xc0c0 NZP:0x7 M_Data:0xc8e7 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x12ee pcout:0x12ee dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0xc0c0 NZP:0x7 M_Data:0xc8e7 enable_execute_status:0x0 
# UVM_INFO @ 4502.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3087 pc:0x3086 imem_rd:0x1ACTUAL: npc:0x3087 pc:0x3086 imem_rd:0x1
# UVM_INFO @ 4504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x12ee 
# UVM_INFO @ 4504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3088 pc:0x3087 imem_rd:0x1
# UVM_INFO @ 4521.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4521.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4521.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : JMP 
# IR BaseR             : 011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001100  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12422  
# **********************************************
# Time: 4521.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : JMP 
# IR BaseR             : 011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001100  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12422  
# **********************************************
# Time: 4521.000ns 
# 
# UVM_INFO @ 4521.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4521.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xbe4c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xbe4c 
# UVM_INFO @ 4522.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x12ee VSR2:0x12ee psr:0x1 ACTUAL: VSR1:0x12ee VSR2:0x12ee psr:0x1 
# UVM_INFO @ 4522.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3088 pc:0x3087 imem_rd:0x1ACTUAL: npc:0x3088 pc:0x3087 imem_rd:0x1
# UVM_INFO @ 4524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x12ee 
# UVM_INFO @ 4524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3089 pc:0x3088 imem_rd:0x1
# UVM_INFO @ 4541.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4541.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4541.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4541.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4541.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa8e6 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa8e6 
# UVM_INFO @ 4542.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x12ee VSR2:0x12ee psr:0x1 ACTUAL: VSR1:0x12ee VSR2:0x12ee psr:0x1 
# UVM_INFO @ 4542.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3089 pc:0x3088 imem_rd:0x1ACTUAL: npc:0x3089 pc:0x3088 imem_rd:0x1
# UVM_INFO @ 4544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x12ee 
# UVM_INFO @ 4544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x308a pc:0x3089 imem_rd:0x1
# UVM_INFO @ 4561.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4561.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 4561.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4561.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4561.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 100  
# IR SR1               : 010  
# IR IM                : 0  
# IR SR2               : 011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12424  
# **********************************************
# Time: 4561.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 100  
# IR SR1               : 010  
# IR IM                : 0  
# IR SR2               : 011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12424  
# **********************************************
# Time: 4561.000ns 
# 
# UVM_INFO @ 4561.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4561.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8315 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8315 
# UVM_INFO @ 4562.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xcff8 VSR2:0x12ee psr:0x1 ACTUAL: VSR1:0xcff8 VSR2:0x12ee psr:0x1 
# UVM_INFO @ 4562.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xcff0 pcout:0xcff0 dr:0x4 sr1:0x2 sr2:0x3 IR_Exec:0x58b3 NZP:0x0 M_Data:0x12ee enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xcff0 pcout:0xcff0 dr:0x4 sr1:0x2 sr2:0x3 IR_Exec:0x58b3 NZP:0x0 M_Data:0x12ee enable_execute_status:0x0 
# UVM_INFO @ 4562.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x308a pc:0x3089 imem_rd:0x1ACTUAL: npc:0x308a pc:0x3089 imem_rd:0x1
# UVM_INFO @ 4564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xcff0 
# UVM_INFO @ 4564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x308b pc:0x308a imem_rd:0x1
# UVM_INFO @ 4581.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4581.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 4581.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4581.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4581.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 100  
# IR SR1               : 010  
# IR IM                : 0  
# IR SR2               : 011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12425  
# **********************************************
# Time: 4581.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 100  
# IR SR1               : 010  
# IR IM                : 0  
# IR SR2               : 011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12425  
# **********************************************
# Time: 4581.000ns 
# 
# UVM_INFO @ 4581.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4581.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe524 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe524 
# UVM_INFO @ 4582.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xcff8 VSR2:0x12ee psr:0x4 ACTUAL: VSR1:0xcff8 VSR2:0x12ee psr:0x4 
# UVM_INFO @ 4582.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xcff0 pcout:0xcff0 dr:0x4 sr1:0x2 sr2:0x3 IR_Exec:0x58b3 NZP:0x0 M_Data:0x12ee enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xcff0 pcout:0xcff0 dr:0x4 sr1:0x2 sr2:0x3 IR_Exec:0x58b3 NZP:0x0 M_Data:0x12ee enable_execute_status:0x0 
# UVM_INFO @ 4582.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x308b pc:0x308a imem_rd:0x1ACTUAL: npc:0x308b pc:0x308a imem_rd:0x1
# UVM_INFO @ 4584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xcff0 
# UVM_INFO @ 4584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x308c pc:0x308b imem_rd:0x1
# UVM_INFO @ 4601.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4601.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 4601.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4601.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4601.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 111  
# IR SR1               : 011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12426  
# **********************************************
# Time: 4601.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 111  
# IR SR1               : 011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12426  
# **********************************************
# Time: 4601.000ns 
# 
# UVM_INFO @ 4601.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4601.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2b70 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2b70 
# UVM_INFO @ 4602.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x12ee VSR2:0x281a psr:0x4 ACTUAL: VSR1:0x12ee VSR2:0x281a psr:0x4 
# UVM_INFO @ 4602.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xed11 pcout:0xed11 dr:0x7 sr1:0x3 sr2:0x7 IR_Exec:0x9eff NZP:0x0 M_Data:0x281a enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xed11 pcout:0xed11 dr:0x7 sr1:0x3 sr2:0x7 IR_Exec:0x9eff NZP:0x0 M_Data:0x281a enable_execute_status:0x0 
# UVM_INFO @ 4602.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x308c pc:0x308b imem_rd:0x1ACTUAL: npc:0x308c pc:0x308b imem_rd:0x1
# UVM_INFO @ 4604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xed11 
# UVM_INFO @ 4604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x308d pc:0x308c imem_rd:0x1
# UVM_INFO @ 4621.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4621.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 4621.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4621.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4621.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 111  
# IR SR1               : 011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12427  
# **********************************************
# Time: 4621.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 111  
# IR SR1               : 011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12427  
# **********************************************
# Time: 4621.000ns 
# 
# UVM_INFO @ 4621.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4621.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf5aa ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf5aa 
# UVM_INFO @ 4622.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x12ee VSR2:0x281a psr:0x4 ACTUAL: VSR1:0x12ee VSR2:0x281a psr:0x4 
# UVM_INFO @ 4622.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xed11 pcout:0xed11 dr:0x7 sr1:0x3 sr2:0x7 IR_Exec:0x9eff NZP:0x0 M_Data:0x281a enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xed11 pcout:0xed11 dr:0x7 sr1:0x3 sr2:0x7 IR_Exec:0x9eff NZP:0x0 M_Data:0x281a enable_execute_status:0x0 
# UVM_INFO @ 4622.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x308d pc:0x308c imem_rd:0x1ACTUAL: npc:0x308d pc:0x308c imem_rd:0x1
# UVM_INFO @ 4624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xed11 
# UVM_INFO @ 4624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x308e pc:0x308d imem_rd:0x1
# UVM_INFO @ 4641.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4641.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 4641.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4641.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4641.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 111  
# IR SR1               : 000  
# IR IM                : 0  
# IR SR2               : 000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12428  
# **********************************************
# Time: 4641.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 111  
# IR SR1               : 000  
# IR IM                : 0  
# IR SR2               : 000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12428  
# **********************************************
# Time: 4641.000ns 
# 
# UVM_INFO @ 4641.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4641.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x707a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x707a 
# UVM_INFO @ 4642.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x12ee VSR2:0x12ee psr:0x4 ACTUAL: VSR1:0x12ee VSR2:0x12ee psr:0x4 
# UVM_INFO @ 4642.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x25dc pcout:0x25dc dr:0x7 sr1:0x0 sr2:0x0 IR_Exec:0x1e00 NZP:0x0 M_Data:0x12ee enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x25dc pcout:0x25dc dr:0x7 sr1:0x0 sr2:0x0 IR_Exec:0x1e00 NZP:0x0 M_Data:0x12ee enable_execute_status:0x0 
# UVM_INFO @ 4642.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x308e pc:0x308d imem_rd:0x1ACTUAL: npc:0x308e pc:0x308d imem_rd:0x1
# UVM_INFO @ 4644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x25dc 
# UVM_INFO @ 4644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x308e pc:0x308d imem_rd:0x0
# UVM_INFO @ 4661.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4661.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 4661.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4661.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4661.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 111  
# IR SR1               : 000  
# IR IM                : 0  
# IR SR2               : 000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12429  
# **********************************************
# Time: 4661.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 111  
# IR SR1               : 000  
# IR IM                : 0  
# IR SR2               : 000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12429  
# **********************************************
# Time: 4661.000ns 
# 
# UVM_INFO @ 4661.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4661.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1fa7 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1fa7 
# UVM_INFO @ 4662.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x12ee VSR2:0x12ee psr:0x1 ACTUAL: VSR1:0x12ee VSR2:0x12ee psr:0x1 
# UVM_INFO @ 4662.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x25dc pcout:0x25dc dr:0x7 sr1:0x0 sr2:0x0 IR_Exec:0x1e00 NZP:0x0 M_Data:0x12ee enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x25dc pcout:0x25dc dr:0x7 sr1:0x0 sr2:0x0 IR_Exec:0x1e00 NZP:0x0 M_Data:0x12ee enable_execute_status:0x0 
# UVM_INFO @ 4662.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x308e pc:0x308d imem_rd:0x0ACTUAL: npc:0x308e pc:0x308d imem_rd:0x0
# UVM_INFO @ 4664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x25dc 
# UVM_INFO @ 4664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x308e pc:0x308d imem_rd:0x0
# UVM_INFO @ 4681.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4681.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 4681.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4681.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4681.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x51db ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x51db 
# UVM_INFO @ 4682.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xa9d3 VSR2:0x12ee psr:0x1 ACTUAL: VSR1:0xa9d3 VSR2:0x12ee psr:0x1 
# UVM_INFO @ 4682.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xa9d3 pcout:0xa9d3 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0xc180 NZP:0x7 M_Data:0x12ee enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xa9d3 pcout:0xa9d3 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0xc180 NZP:0x7 M_Data:0x12ee enable_execute_status:0x0 
# UVM_INFO @ 4682.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x308e pc:0x308d imem_rd:0x0ACTUAL: npc:0x308e pc:0x308d imem_rd:0x0
# UVM_INFO @ 4684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xa9d3 
# UVM_INFO @ 4684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x308f pc:0x308e imem_rd:0x1
# UVM_INFO @ 4701.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4701.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4701.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4701.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf835 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf835 
# UVM_INFO @ 4702.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xa9d3 VSR2:0x12ee psr:0x4 ACTUAL: VSR1:0xa9d3 VSR2:0x12ee psr:0x4 
# UVM_INFO @ 4702.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x308f pc:0x308e imem_rd:0x1ACTUAL: npc:0x308f pc:0x308e imem_rd:0x1
# UVM_INFO @ 4704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xa9d3 
# UVM_INFO @ 4704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3090 pc:0x308f imem_rd:0x1
# UVM_INFO @ 4721.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4721.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4721.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4721.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : JMP 
# IR BaseR             : 110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001100  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12430  
# **********************************************
# Time: 4721.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : JMP 
# IR BaseR             : 110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001100  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12430  
# **********************************************
# Time: 4721.000ns 
# 
# UVM_INFO @ 4721.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4721.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2ca9 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2ca9 
# UVM_INFO @ 4722.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xa9d3 VSR2:0xa9d3 psr:0x4 ACTUAL: VSR1:0xa9d3 VSR2:0xa9d3 psr:0x4 
# UVM_INFO @ 4722.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3090 pc:0x308f imem_rd:0x1ACTUAL: npc:0x3090 pc:0x308f imem_rd:0x1
# UVM_INFO @ 4724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xa9d3 
# UVM_INFO @ 4724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3091 pc:0x3090 imem_rd:0x1
# UVM_INFO @ 4741.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4741.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 4741.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4741.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4741.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 101  
# IR BaseR             : 000  
# IR PCOFFSET6         : 101101  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12431  
# **********************************************
# Time: 4741.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 101  
# IR BaseR             : 000  
# IR PCOFFSET6         : 101101  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12431  
# **********************************************
# Time: 4741.000ns 
# 
# UVM_INFO @ 4741.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4741.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x72e3 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x72e3 
# UVM_INFO @ 4742.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xa9d3 VSR2:0xa9d3 psr:0x4 ACTUAL: VSR1:0xa9d3 VSR2:0xa9d3 psr:0x4 
# UVM_INFO @ 4742.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xa9c0 pcout:0xa9c0 dr:0x5 sr1:0x0 sr2:0x0 IR_Exec:0x6a2d NZP:0x0 M_Data:0xa9d3 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xa9c0 pcout:0xa9c0 dr:0x5 sr1:0x0 sr2:0x0 IR_Exec:0x6a2d NZP:0x0 M_Data:0xa9d3 enable_execute_status:0x0 
# UVM_INFO @ 4742.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3091 pc:0x3090 imem_rd:0x1ACTUAL: npc:0x3091 pc:0x3090 imem_rd:0x1
# UVM_INFO @ 4744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xa9c0 
# UVM_INFO @ 4744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3091 pc:0x3090 imem_rd:0x0
# UVM_INFO @ 4761.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4761.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4761.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4761.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xa9c0 DMem_din:0x0000 DMem_rd:0x1 memout:0x7fbe ACTUAL: DMem_addr:0xa9c0 DMem_din:0x0000 DMem_rd:0x1 memout:0x7fbe 
# UVM_INFO @ 4762.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xc8e7 VSR2:0xcff8 psr:0x4 ACTUAL: VSR1:0xc8e7 VSR2:0xcff8 psr:0x4 
# UVM_INFO @ 4762.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3091 pc:0x3090 imem_rd:0x0ACTUAL: npc:0x3091 pc:0x3090 imem_rd:0x0
# UVM_INFO @ 4764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xa9c0 
# UVM_INFO @ 4764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3092 pc:0x3091 imem_rd:0x1
# UVM_INFO @ 4781.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4781.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 4781.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4781.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4781.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 010  
# IR SR1               : 001  
# IR IM                : 0  
# IR SR2               : 010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12432  
# **********************************************
# Time: 4781.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 010  
# IR SR1               : 001  
# IR IM                : 0  
# IR SR2               : 010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12432  
# **********************************************
# Time: 4781.000ns 
# 
# UVM_INFO @ 4781.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4781.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6750 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6750 
# UVM_INFO @ 4782.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xc8e7 VSR2:0xcff8 psr:0x1 ACTUAL: VSR1:0xc8e7 VSR2:0xcff8 psr:0x1 
# UVM_INFO @ 4782.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0002 pcout:0x0002 dr:0x2 sr1:0x1 sr2:0x2 IR_Exec:0x546a NZP:0x0 M_Data:0xcff8 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0002 pcout:0x0002 dr:0x2 sr1:0x1 sr2:0x2 IR_Exec:0x546a NZP:0x0 M_Data:0xcff8 enable_execute_status:0x0 
# UVM_INFO @ 4782.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3092 pc:0x3091 imem_rd:0x1ACTUAL: npc:0x3092 pc:0x3091 imem_rd:0x1
# UVM_INFO @ 4784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x0002 
# UVM_INFO @ 4784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3093 pc:0x3092 imem_rd:0x1
# UVM_INFO @ 4801.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4801.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 4801.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4801.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4801.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 011  
# IR PCOFFSET9         : 001001001  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 12433  
# **********************************************
# Time: 4801.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 011  
# IR PCOFFSET9         : 001001001  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 12433  
# **********************************************
# Time: 4801.000ns 
# 
# UVM_INFO @ 4801.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4801.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6640 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6640 
# UVM_INFO @ 4802.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xc8e7 VSR2:0xa9d3 psr:0x1 ACTUAL: VSR1:0xc8e7 VSR2:0xa9d3 psr:0x1 
# UVM_INFO @ 4802.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x30d9 pcout:0x30d9 dr:0x3 sr1:0x1 sr2:0x0 IR_Exec:0xa649 NZP:0x0 M_Data:0xa9d3 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x30d9 pcout:0x30d9 dr:0x3 sr1:0x1 sr2:0x0 IR_Exec:0xa649 NZP:0x0 M_Data:0xa9d3 enable_execute_status:0x0 
# UVM_INFO @ 4802.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3093 pc:0x3092 imem_rd:0x1ACTUAL: npc:0x3093 pc:0x3092 imem_rd:0x1
# UVM_INFO @ 4804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x30d9 
# UVM_INFO @ 4804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3093 pc:0x3092 imem_rd:0x0
# UVM_INFO @ 4821.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4821.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4821.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4821.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x30d9 DMem_din:0x0000 DMem_rd:0x1 memout:0xe0bb ACTUAL: DMem_addr:0x30d9 DMem_din:0x0000 DMem_rd:0x1 memout:0xe0bb 
# UVM_INFO @ 4822.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xc8e7 VSR2:0xa9d3 psr:0x1 ACTUAL: VSR1:0xc8e7 VSR2:0xa9d3 psr:0x1 
# UVM_INFO @ 4822.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3093 pc:0x3092 imem_rd:0x0ACTUAL: npc:0x3093 pc:0x3092 imem_rd:0x0
# UVM_INFO @ 4824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x30d9 
# UVM_INFO @ 4824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3093 pc:0x3092 imem_rd:0x0
# UVM_INFO @ 4841.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4841.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4841.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4841.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xe833 DMem_din:0x0000 DMem_rd:0x1 memout:0xe833 ACTUAL: DMem_addr:0xe833 DMem_din:0x0000 DMem_rd:0x1 memout:0xe833 
# UVM_INFO @ 4842.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xc8e7 VSR2:0xa9d3 psr:0x1 ACTUAL: VSR1:0xc8e7 VSR2:0xa9d3 psr:0x1 
# UVM_INFO @ 4842.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3093 pc:0x3092 imem_rd:0x0ACTUAL: npc:0x3093 pc:0x3092 imem_rd:0x0
# UVM_INFO @ 4844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x30d9 
# UVM_INFO @ 4844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3094 pc:0x3093 imem_rd:0x1
# UVM_INFO @ 4861.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4861.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 4861.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4861.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4861.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 011  
# IR PCOFFSET9         : 001001001  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 12434  
# **********************************************
# Time: 4861.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 011  
# IR PCOFFSET9         : 001001001  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 12434  
# **********************************************
# Time: 4861.000ns 
# 
# UVM_INFO @ 4861.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4861.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3235 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3235 
# UVM_INFO @ 4862.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xc8e7 VSR2:0xa9d3 psr:0x1 ACTUAL: VSR1:0xc8e7 VSR2:0xa9d3 psr:0x1 
# UVM_INFO @ 4862.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x30da pcout:0x30da dr:0x3 sr1:0x1 sr2:0x0 IR_Exec:0xa649 NZP:0x0 M_Data:0xa9d3 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x30da pcout:0x30da dr:0x3 sr1:0x1 sr2:0x0 IR_Exec:0xa649 NZP:0x0 M_Data:0xa9d3 enable_execute_status:0x0 
# UVM_INFO @ 4862.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3094 pc:0x3093 imem_rd:0x1ACTUAL: npc:0x3094 pc:0x3093 imem_rd:0x1
# UVM_INFO @ 4864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x30da 
# UVM_INFO @ 4864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3094 pc:0x3093 imem_rd:0x0
# UVM_INFO @ 4881.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4881.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4881.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4881.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x30da DMem_din:0x0000 DMem_rd:0x1 memout:0x7e40 ACTUAL: DMem_addr:0x30da DMem_din:0x0000 DMem_rd:0x1 memout:0x7e40 
# UVM_INFO @ 4882.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xa9d3 VSR2:0xc8e7 psr:0x1 ACTUAL: VSR1:0xa9d3 VSR2:0xc8e7 psr:0x1 
# UVM_INFO @ 4882.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3094 pc:0x3093 imem_rd:0x0ACTUAL: npc:0x3094 pc:0x3093 imem_rd:0x0
# UVM_INFO @ 4884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x30da 
# UVM_INFO @ 4884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3094 pc:0x3093 imem_rd:0x0
# UVM_INFO @ 4901.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4901.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4901.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4901.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x50c3 DMem_din:0x0000 DMem_rd:0x1 memout:0x50c3 ACTUAL: DMem_addr:0x50c3 DMem_din:0x0000 DMem_rd:0x1 memout:0x50c3 
# UVM_INFO @ 4902.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xa9d3 VSR2:0xc8e7 psr:0x1 ACTUAL: VSR1:0xa9d3 VSR2:0xc8e7 psr:0x1 
# UVM_INFO @ 4902.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3094 pc:0x3093 imem_rd:0x0ACTUAL: npc:0x3094 pc:0x3093 imem_rd:0x0
# UVM_INFO @ 4904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x30da 
# UVM_INFO @ 4904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3095 pc:0x3094 imem_rd:0x1
# UVM_INFO @ 4921.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4921.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 4921.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4921.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 001  
# IR SR1               : 110  
# IR IM                : 0  
# IR SR2               : 001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12435  
# **********************************************
# Time: 4921.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 001  
# IR SR1               : 110  
# IR IM                : 0  
# IR SR2               : 001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12435  
# **********************************************
# Time: 4921.000ns 
# 
# UVM_INFO @ 4921.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4921.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x36f0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x36f0 
# UVM_INFO @ 4922.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xa9d3 VSR2:0xc8e7 psr:0x1 ACTUAL: VSR1:0xa9d3 VSR2:0xc8e7 psr:0x1 
# UVM_INFO @ 4922.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x72ba pcout:0x72ba dr:0x1 sr1:0x6 sr2:0x1 IR_Exec:0x1381 NZP:0x0 M_Data:0xc8e7 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x72ba pcout:0x72ba dr:0x1 sr1:0x6 sr2:0x1 IR_Exec:0x1381 NZP:0x0 M_Data:0xc8e7 enable_execute_status:0x0 
# UVM_INFO @ 4922.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3095 pc:0x3094 imem_rd:0x1ACTUAL: npc:0x3095 pc:0x3094 imem_rd:0x1
# UVM_INFO @ 4924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x72ba 
# UVM_INFO @ 4924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3096 pc:0x3095 imem_rd:0x1
# UVM_INFO @ 4941.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4941.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4941.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4941.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4941.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7daf ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7daf 
# UVM_INFO @ 4942.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xa9d3 VSR2:0xa9d3 psr:0x1 ACTUAL: VSR1:0xa9d3 VSR2:0xa9d3 psr:0x1 
# UVM_INFO @ 4942.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3096 pc:0x3095 imem_rd:0x1ACTUAL: npc:0x3096 pc:0x3095 imem_rd:0x1
# UVM_INFO @ 4944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x72ba 
# UVM_INFO @ 4944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3097 pc:0x3096 imem_rd:0x1
# UVM_INFO @ 4961.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4961.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 4961.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4961.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4961.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 111  
# IR SR1               : 100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12437  
# **********************************************
# Time: 4961.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 111  
# IR SR1               : 100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12437  
# **********************************************
# Time: 4961.000ns 
# 
# UVM_INFO @ 4961.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4961.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4d4d ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4d4d 
# UVM_INFO @ 4962.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xcff0 VSR2:0x25dc psr:0x1 ACTUAL: VSR1:0xcff0 VSR2:0x25dc psr:0x1 
# UVM_INFO @ 4962.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x300f pcout:0x300f dr:0x7 sr1:0x4 sr2:0x7 IR_Exec:0x9f3f NZP:0x0 M_Data:0x25dc enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x300f pcout:0x300f dr:0x7 sr1:0x4 sr2:0x7 IR_Exec:0x9f3f NZP:0x0 M_Data:0x25dc enable_execute_status:0x0 
# UVM_INFO @ 4962.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3097 pc:0x3096 imem_rd:0x1ACTUAL: npc:0x3097 pc:0x3096 imem_rd:0x1
# UVM_INFO @ 4964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x300f 
# UVM_INFO @ 4964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3098 pc:0x3097 imem_rd:0x1
# UVM_INFO @ 4981.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4981.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 4981.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4981.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 111  
# IR SR1               : 100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12438  
# **********************************************
# Time: 4981.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 111  
# IR SR1               : 100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12438  
# **********************************************
# Time: 4981.000ns 
# 
# UVM_INFO @ 4981.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4981.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x46b7 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x46b7 
# UVM_INFO @ 4982.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xcff0 VSR2:0x25dc psr:0x1 ACTUAL: VSR1:0xcff0 VSR2:0x25dc psr:0x1 
# UVM_INFO @ 4982.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x300f pcout:0x300f dr:0x7 sr1:0x4 sr2:0x7 IR_Exec:0x9f3f NZP:0x0 M_Data:0x25dc enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x300f pcout:0x300f dr:0x7 sr1:0x4 sr2:0x7 IR_Exec:0x9f3f NZP:0x0 M_Data:0x25dc enable_execute_status:0x0 
# UVM_INFO @ 4982.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3098 pc:0x3097 imem_rd:0x1ACTUAL: npc:0x3098 pc:0x3097 imem_rd:0x1
# UVM_INFO @ 4984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x300f 
# UVM_INFO @ 4984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3099 pc:0x3098 imem_rd:0x1
# UVM_INFO @ 5001.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5001.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5001.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5001.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x801c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x801c 
# UVM_INFO @ 5002.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xa9d3 VSR2:0xa9d3 psr:0x1 ACTUAL: VSR1:0xa9d3 VSR2:0xa9d3 psr:0x1 
# UVM_INFO @ 5002.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3099 pc:0x3098 imem_rd:0x1ACTUAL: npc:0x3099 pc:0x3098 imem_rd:0x1
# UVM_INFO @ 5004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x300f 
# UVM_INFO @ 5004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x309a pc:0x3099 imem_rd:0x1
# UVM_INFO @ 5021.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5021.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5021.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5021.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5021.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7e00 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7e00 
# UVM_INFO @ 5022.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xa9d3 VSR2:0xa9d3 psr:0x1 ACTUAL: VSR1:0xa9d3 VSR2:0xa9d3 psr:0x1 
# UVM_INFO @ 5022.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x309a pc:0x3099 imem_rd:0x1ACTUAL: npc:0x309a pc:0x3099 imem_rd:0x1
# UVM_INFO @ 5024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x300f 
# UVM_INFO @ 5024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x309b pc:0x309a imem_rd:0x1
# UVM_INFO @ 5041.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5041.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 5041.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5041.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5041.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 001  
# IR BaseR             : 001  
# IR PCOFFSET6         : 101000  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12441  
# **********************************************
# Time: 5041.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 001  
# IR BaseR             : 001  
# IR PCOFFSET6         : 101000  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12441  
# **********************************************
# Time: 5041.000ns 
# 
# UVM_INFO @ 5041.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5041.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x263e ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x263e 
# UVM_INFO @ 5042.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x72ba VSR2:0xa9d3 psr:0x1 ACTUAL: VSR1:0x72ba VSR2:0xa9d3 psr:0x1 
# UVM_INFO @ 5042.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x72a2 pcout:0x72a2 dr:0x1 sr1:0x1 sr2:0x0 IR_Exec:0x6268 NZP:0x0 M_Data:0xa9d3 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x72a2 pcout:0x72a2 dr:0x1 sr1:0x1 sr2:0x0 IR_Exec:0x6268 NZP:0x0 M_Data:0xa9d3 enable_execute_status:0x0 
# UVM_INFO @ 5042.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x309b pc:0x309a imem_rd:0x1ACTUAL: npc:0x309b pc:0x309a imem_rd:0x1
# UVM_INFO @ 5044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x72a2 
# UVM_INFO @ 5044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x309b pc:0x309a imem_rd:0x0
# UVM_INFO @ 5061.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5061.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5061.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5061.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x72a2 DMem_din:0x0000 DMem_rd:0x1 memout:0x213f ACTUAL: DMem_addr:0x72a2 DMem_din:0x0000 DMem_rd:0x1 memout:0x213f 
# UVM_INFO @ 5062.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x72ba VSR2:0xa9d3 psr:0x1 ACTUAL: VSR1:0x72ba VSR2:0xa9d3 psr:0x1 
# UVM_INFO @ 5062.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x309b pc:0x309a imem_rd:0x0ACTUAL: npc:0x309b pc:0x309a imem_rd:0x0
# UVM_INFO @ 5064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x72a2 
# UVM_INFO @ 5064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x309c pc:0x309b imem_rd:0x1
# UVM_INFO @ 5081.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5081.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 5081.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5081.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 001  
# IR BaseR             : 001  
# IR PCOFFSET6         : 101000  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12442  
# **********************************************
# Time: 5081.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 001  
# IR BaseR             : 001  
# IR PCOFFSET6         : 101000  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12442  
# **********************************************
# Time: 5081.000ns 
# 
# UVM_INFO @ 5081.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5081.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x30bd ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x30bd 
# UVM_INFO @ 5082.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x72ba VSR2:0xa9d3 psr:0x1 ACTUAL: VSR1:0x72ba VSR2:0xa9d3 psr:0x1 
# UVM_INFO @ 5082.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x30a5 pcout:0x30a5 dr:0x1 sr1:0x1 sr2:0x0 IR_Exec:0x6268 NZP:0x0 M_Data:0xa9d3 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x30a5 pcout:0x30a5 dr:0x1 sr1:0x1 sr2:0x0 IR_Exec:0x6268 NZP:0x0 M_Data:0xa9d3 enable_execute_status:0x0 
# UVM_INFO @ 5082.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x309c pc:0x309b imem_rd:0x1ACTUAL: npc:0x309c pc:0x309b imem_rd:0x1
# UVM_INFO @ 5084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x30a5 
# UVM_INFO @ 5084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x309c pc:0x309b imem_rd:0x0
# UVM_INFO @ 5101.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5101.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5101.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5101.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x30a5 DMem_din:0x0000 DMem_rd:0x1 memout:0x031d ACTUAL: DMem_addr:0x30a5 DMem_din:0x0000 DMem_rd:0x1 memout:0x031d 
# UVM_INFO @ 5102.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xa9d3 VSR2:0xa9d3 psr:0x1 ACTUAL: VSR1:0xa9d3 VSR2:0xa9d3 psr:0x1 
# UVM_INFO @ 5102.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x309c pc:0x309b imem_rd:0x0ACTUAL: npc:0x309c pc:0x309b imem_rd:0x0
# UVM_INFO @ 5104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x30a5 
# UVM_INFO @ 5104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x309d pc:0x309c imem_rd:0x1
# UVM_INFO @ 5121.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5121.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5121.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5121.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5121.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf914 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf914 
# UVM_INFO @ 5122.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xa9d3 VSR2:0xa9d3 psr:0x4 ACTUAL: VSR1:0xa9d3 VSR2:0xa9d3 psr:0x4 
# UVM_INFO @ 5122.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x309d pc:0x309c imem_rd:0x1ACTUAL: npc:0x309d pc:0x309c imem_rd:0x1
# UVM_INFO @ 5124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x30a5 
# UVM_INFO @ 5124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x309d pc:0x309c imem_rd:0x0
# UVM_INFO @ 5141.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5141.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5141.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5141.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x30a5 DMem_din:0x0000 DMem_rd:0x1 memout:0x2de1 ACTUAL: DMem_addr:0x30a5 DMem_din:0x0000 DMem_rd:0x1 memout:0x2de1 
# UVM_INFO @ 5142.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xa9d3 VSR2:0xa9d3 psr:0x4 ACTUAL: VSR1:0xa9d3 VSR2:0xa9d3 psr:0x4 
# UVM_INFO @ 5142.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x309d pc:0x309c imem_rd:0x0ACTUAL: npc:0x309d pc:0x309c imem_rd:0x0
# UVM_INFO @ 5144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x30a5 
# UVM_INFO @ 5144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x309e pc:0x309d imem_rd:0x1
# UVM_INFO @ 5161.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5161.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 5161.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5161.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 011  
# IR SR1               : 000  
# IR IM                : 0  
# IR SR2               : 000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12444  
# **********************************************
# Time: 5161.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 011  
# IR SR1               : 000  
# IR IM                : 0  
# IR SR2               : 000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12444  
# **********************************************
# Time: 5161.000ns 
# 
# UVM_INFO @ 5161.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5161.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4b65 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4b65 
# UVM_INFO @ 5162.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xa9d3 VSR2:0xa9d3 psr:0x4 ACTUAL: VSR1:0xa9d3 VSR2:0xa9d3 psr:0x4 
# UVM_INFO @ 5162.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xa9d0 pcout:0xa9d0 dr:0x3 sr1:0x0 sr2:0x0 IR_Exec:0x5638 NZP:0x0 M_Data:0xa9d3 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xa9d0 pcout:0xa9d0 dr:0x3 sr1:0x0 sr2:0x0 IR_Exec:0x5638 NZP:0x0 M_Data:0xa9d3 enable_execute_status:0x0 
# UVM_INFO @ 5162.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x309e pc:0x309d imem_rd:0x1ACTUAL: npc:0x309e pc:0x309d imem_rd:0x1
# UVM_INFO @ 5164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xa9d0 
# UVM_INFO @ 5164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x309f pc:0x309e imem_rd:0x1
# UVM_INFO @ 5181.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5181.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5181.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5181.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8a0d ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8a0d 
# UVM_INFO @ 5182.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xa9d3 VSR2:0xa9d3 psr:0x4 ACTUAL: VSR1:0xa9d3 VSR2:0xa9d3 psr:0x4 
# UVM_INFO @ 5182.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x309f pc:0x309e imem_rd:0x1ACTUAL: npc:0x309f pc:0x309e imem_rd:0x1
# UVM_INFO @ 5184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xa9d0 
# UVM_INFO @ 5184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30a0 pc:0x309f imem_rd:0x1
# UVM_INFO @ 5201.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5201.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5201.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5201.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xda23 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xda23 
# UVM_INFO @ 5202.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xa9d3 VSR2:0xa9d3 psr:0x4 ACTUAL: VSR1:0xa9d3 VSR2:0xa9d3 psr:0x4 
# UVM_INFO @ 5202.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30a0 pc:0x309f imem_rd:0x1ACTUAL: npc:0x30a0 pc:0x309f imem_rd:0x1
# UVM_INFO @ 5204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xa9d0 
# UVM_INFO @ 5204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30a1 pc:0x30a0 imem_rd:0x1
# UVM_INFO @ 5221.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5221.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5221.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5221.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe1fa ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe1fa 
# UVM_INFO @ 5222.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xa9d3 VSR2:0xa9d3 psr:0x4 ACTUAL: VSR1:0xa9d3 VSR2:0xa9d3 psr:0x4 
# UVM_INFO @ 5222.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30a1 pc:0x30a0 imem_rd:0x1ACTUAL: npc:0x30a1 pc:0x30a0 imem_rd:0x1
# UVM_INFO @ 5224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xa9d0 
# UVM_INFO @ 5224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30a2 pc:0x30a1 imem_rd:0x1
# UVM_INFO @ 5241.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5241.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5241.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5241.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x057f ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x057f 
# UVM_INFO @ 5242.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xa9d3 VSR2:0xa9d3 psr:0x4 ACTUAL: VSR1:0xa9d3 VSR2:0xa9d3 psr:0x4 
# UVM_INFO @ 5242.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30a2 pc:0x30a1 imem_rd:0x1ACTUAL: npc:0x30a2 pc:0x30a1 imem_rd:0x1
# UVM_INFO @ 5244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xa9d0 
# UVM_INFO @ 5244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30a3 pc:0x30a2 imem_rd:0x1
# UVM_INFO @ 5261.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5261.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5261.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5261.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5261.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4862 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4862 
# UVM_INFO @ 5262.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xa9d3 VSR2:0xa9d3 psr:0x4 ACTUAL: VSR1:0xa9d3 VSR2:0xa9d3 psr:0x4 
# UVM_INFO @ 5262.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30a3 pc:0x30a2 imem_rd:0x1ACTUAL: npc:0x30a3 pc:0x30a2 imem_rd:0x1
# UVM_INFO @ 5264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xa9d0 
# UVM_INFO @ 5264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30a4 pc:0x30a3 imem_rd:0x1
# UVM_INFO @ 5281.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5281.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 5281.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5281.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5281.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 101  
# IR SR1               : 100  
# IR IM                : 0  
# IR SR2               : 001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12450  
# **********************************************
# Time: 5281.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 101  
# IR SR1               : 100  
# IR IM                : 0  
# IR SR2               : 001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12450  
# **********************************************
# Time: 5281.000ns 
# 
# UVM_INFO @ 5281.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5281.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x204e ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x204e 
# UVM_INFO @ 5282.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xcff0 VSR2:0xf914 psr:0x4 ACTUAL: VSR1:0xcff0 VSR2:0xf914 psr:0x4 
# UVM_INFO @ 5282.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xcfe1 pcout:0xcfe1 dr:0x5 sr1:0x4 sr2:0x1 IR_Exec:0x1b31 NZP:0x0 M_Data:0xf914 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xcfe1 pcout:0xcfe1 dr:0x5 sr1:0x4 sr2:0x1 IR_Exec:0x1b31 NZP:0x0 M_Data:0xf914 enable_execute_status:0x0 
# UVM_INFO @ 5282.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30a4 pc:0x30a3 imem_rd:0x1ACTUAL: npc:0x30a4 pc:0x30a3 imem_rd:0x1
# UVM_INFO @ 5284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xcfe1 
# UVM_INFO @ 5284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30a5 pc:0x30a4 imem_rd:0x1
# UVM_INFO @ 5301.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5301.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 5301.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5301.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5301.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 101  
# IR SR1               : 100  
# IR IM                : 0  
# IR SR2               : 001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12451  
# **********************************************
# Time: 5301.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 101  
# IR SR1               : 100  
# IR IM                : 0  
# IR SR2               : 001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12451  
# **********************************************
# Time: 5301.000ns 
# 
# UVM_INFO @ 5301.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5301.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2d05 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2d05 
# UVM_INFO @ 5302.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xcff0 VSR2:0xf914 psr:0x4 ACTUAL: VSR1:0xcff0 VSR2:0xf914 psr:0x4 
# UVM_INFO @ 5302.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xcfe1 pcout:0xcfe1 dr:0x5 sr1:0x4 sr2:0x1 IR_Exec:0x1b31 NZP:0x0 M_Data:0xf914 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xcfe1 pcout:0xcfe1 dr:0x5 sr1:0x4 sr2:0x1 IR_Exec:0x1b31 NZP:0x0 M_Data:0xf914 enable_execute_status:0x0 
# UVM_INFO @ 5302.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30a5 pc:0x30a4 imem_rd:0x1ACTUAL: npc:0x30a5 pc:0x30a4 imem_rd:0x1
# UVM_INFO @ 5304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xcfe1 
# UVM_INFO @ 5304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30a6 pc:0x30a5 imem_rd:0x1
# UVM_INFO @ 5321.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5321.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 5321.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5321.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5321.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 100  
# IR PCOFFSET9         : 111010000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 12452  
# **********************************************
# Time: 5321.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 100  
# IR PCOFFSET9         : 111010000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 12452  
# **********************************************
# Time: 5321.000ns 
# 
# UVM_INFO @ 5321.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5321.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xad62 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xad62 
# UVM_INFO @ 5322.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300f VSR2:0xcff0 psr:0x4 ACTUAL: VSR1:0x300f VSR2:0xcff0 psr:0x4 
# UVM_INFO @ 5322.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x3073 pcout:0x3073 dr:0x0 sr1:0x7 sr2:0x4 IR_Exec:0xb9d0 NZP:0x0 M_Data:0xcff0 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x3073 pcout:0x3073 dr:0x0 sr1:0x7 sr2:0x4 IR_Exec:0xb9d0 NZP:0x0 M_Data:0xcff0 enable_execute_status:0x0 
# UVM_INFO @ 5322.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30a6 pc:0x30a5 imem_rd:0x1ACTUAL: npc:0x30a6 pc:0x30a5 imem_rd:0x1
# UVM_INFO @ 5324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x3073 
# UVM_INFO @ 5324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30a6 pc:0x30a5 imem_rd:0x0
# UVM_INFO @ 5341.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5341.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5341.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5341.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x3073 DMem_din:0x0000 DMem_rd:0x1 memout:0xeda3 ACTUAL: DMem_addr:0x3073 DMem_din:0x0000 DMem_rd:0x1 memout:0xeda3 
# UVM_INFO @ 5342.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300f VSR2:0xcff0 psr:0x4 ACTUAL: VSR1:0x300f VSR2:0xcff0 psr:0x4 
# UVM_INFO @ 5342.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30a6 pc:0x30a5 imem_rd:0x0ACTUAL: npc:0x30a6 pc:0x30a5 imem_rd:0x0
# UVM_INFO @ 5344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x3073 
# UVM_INFO @ 5344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30a6 pc:0x30a5 imem_rd:0x0
# UVM_INFO @ 5361.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5361.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5361.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5361.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x3351 DMem_din:0xcff0 DMem_rd:0x0 memout:0x3351 ACTUAL: DMem_addr:0x3351 DMem_din:0xcff0 DMem_rd:0x0 memout:0x3351 
# UVM_INFO @ 5362.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300f VSR2:0xcff0 psr:0x4 ACTUAL: VSR1:0x300f VSR2:0xcff0 psr:0x4 
# UVM_INFO @ 5362.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30a6 pc:0x30a5 imem_rd:0x0ACTUAL: npc:0x30a6 pc:0x30a5 imem_rd:0x0
# UVM_INFO @ 5364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3073 
# UVM_INFO @ 5364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30a7 pc:0x30a6 imem_rd:0x1
# UVM_INFO @ 5381.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5381.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 5381.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5381.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5381.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 100  
# IR PCOFFSET9         : 111010000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 12453  
# **********************************************
# Time: 5381.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 100  
# IR PCOFFSET9         : 111010000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 12453  
# **********************************************
# Time: 5381.000ns 
# 
# UVM_INFO @ 5381.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5381.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xda54 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xda54 
# UVM_INFO @ 5382.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300f VSR2:0xcff0 psr:0x4 ACTUAL: VSR1:0x300f VSR2:0xcff0 psr:0x4 
# UVM_INFO @ 5382.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x3074 pcout:0x3074 dr:0x0 sr1:0x7 sr2:0x4 IR_Exec:0xb9d0 NZP:0x0 M_Data:0xcff0 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x3074 pcout:0x3074 dr:0x0 sr1:0x7 sr2:0x4 IR_Exec:0xb9d0 NZP:0x0 M_Data:0xcff0 enable_execute_status:0x0 
# UVM_INFO @ 5382.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30a7 pc:0x30a6 imem_rd:0x1ACTUAL: npc:0x30a7 pc:0x30a6 imem_rd:0x1
# UVM_INFO @ 5384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x3074 
# UVM_INFO @ 5384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30a7 pc:0x30a6 imem_rd:0x0
# UVM_INFO @ 5401.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5401.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5401.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5401.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x3074 DMem_din:0x0000 DMem_rd:0x1 memout:0x4bd4 ACTUAL: DMem_addr:0x3074 DMem_din:0x0000 DMem_rd:0x1 memout:0x4bd4 
# UVM_INFO @ 5402.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xa9d3 VSR2:0xa9d3 psr:0x4 ACTUAL: VSR1:0xa9d3 VSR2:0xa9d3 psr:0x4 
# UVM_INFO @ 5402.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30a7 pc:0x30a6 imem_rd:0x0ACTUAL: npc:0x30a7 pc:0x30a6 imem_rd:0x0
# UVM_INFO @ 5404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x3074 
# UVM_INFO @ 5404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30a7 pc:0x30a6 imem_rd:0x0
# UVM_INFO @ 5421.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5421.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5421.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5421.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xbf7d DMem_din:0xcff0 DMem_rd:0x0 memout:0xbf7d ACTUAL: DMem_addr:0xbf7d DMem_din:0xcff0 DMem_rd:0x0 memout:0xbf7d 
# UVM_INFO @ 5422.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xa9d3 VSR2:0xa9d3 psr:0x4 ACTUAL: VSR1:0xa9d3 VSR2:0xa9d3 psr:0x4 
# UVM_INFO @ 5422.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30a7 pc:0x30a6 imem_rd:0x0ACTUAL: npc:0x30a7 pc:0x30a6 imem_rd:0x0
# UVM_INFO @ 5424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3074 
# UVM_INFO @ 5424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30a8 pc:0x30a7 imem_rd:0x1
# UVM_INFO @ 5441.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5441.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 5441.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5441.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5441.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 110  
# IR PCOFFSET9         : 110000000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 12454  
# **********************************************
# Time: 5441.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 110  
# IR PCOFFSET9         : 110000000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 12454  
# **********************************************
# Time: 5441.000ns 
# 
# UVM_INFO @ 5441.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5441.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa323 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa323 
# UVM_INFO @ 5442.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xa9d3 VSR2:0xa9d3 psr:0x4 ACTUAL: VSR1:0xa9d3 VSR2:0xa9d3 psr:0x4 
# UVM_INFO @ 5442.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x3025 pcout:0x3025 dr:0x0 sr1:0x6 sr2:0x6 IR_Exec:0xbd80 NZP:0x0 M_Data:0xa9d3 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x3025 pcout:0x3025 dr:0x0 sr1:0x6 sr2:0x6 IR_Exec:0xbd80 NZP:0x0 M_Data:0xa9d3 enable_execute_status:0x0 
# UVM_INFO @ 5442.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30a8 pc:0x30a7 imem_rd:0x1ACTUAL: npc:0x30a8 pc:0x30a7 imem_rd:0x1
# UVM_INFO @ 5444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x3025 
# UVM_INFO @ 5444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30a8 pc:0x30a7 imem_rd:0x0
# UVM_INFO @ 5461.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5461.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5461.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5461.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x3025 DMem_din:0x0000 DMem_rd:0x1 memout:0x3ba8 ACTUAL: DMem_addr:0x3025 DMem_din:0x0000 DMem_rd:0x1 memout:0x3ba8 
# UVM_INFO @ 5462.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0002 VSR2:0xa9d3 psr:0x4 ACTUAL: VSR1:0x0002 VSR2:0xa9d3 psr:0x4 
# UVM_INFO @ 5462.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30a8 pc:0x30a7 imem_rd:0x0ACTUAL: npc:0x30a8 pc:0x30a7 imem_rd:0x0
# UVM_INFO @ 5464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x3025 
# UVM_INFO @ 5464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30a8 pc:0x30a7 imem_rd:0x0
# UVM_INFO @ 5481.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5481.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5481.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5481.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x5a68 DMem_din:0xa9d3 DMem_rd:0x0 memout:0x5a68 ACTUAL: DMem_addr:0x5a68 DMem_din:0xa9d3 DMem_rd:0x0 memout:0x5a68 
# UVM_INFO @ 5482.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0002 VSR2:0xa9d3 psr:0x4 ACTUAL: VSR1:0x0002 VSR2:0xa9d3 psr:0x4 
# UVM_INFO @ 5482.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30a8 pc:0x30a7 imem_rd:0x0ACTUAL: npc:0x30a8 pc:0x30a7 imem_rd:0x0
# UVM_INFO @ 5484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3025 
# UVM_INFO @ 5484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30a9 pc:0x30a8 imem_rd:0x1
# UVM_INFO @ 5501.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5501.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 5501.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5501.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5501.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 001  
# IR PCOFFSET9         : 010010111  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12455  
# **********************************************
# Time: 5501.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 001  
# IR PCOFFSET9         : 010010111  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12455  
# **********************************************
# Time: 5501.000ns 
# 
# UVM_INFO @ 5501.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5501.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0bbb ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0bbb 
# UVM_INFO @ 5502.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0002 VSR2:0xa9d3 psr:0x4 ACTUAL: VSR1:0x0002 VSR2:0xa9d3 psr:0x4 
# UVM_INFO @ 5502.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x313d pcout:0x313d dr:0x1 sr1:0x2 sr2:0x0 IR_Exec:0xe297 NZP:0x0 M_Data:0xa9d3 enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x313d pcout:0x313d dr:0x1 sr1:0x2 sr2:0x0 IR_Exec:0xe297 NZP:0x0 M_Data:0xa9d3 enable_execute_status:0x0 
# UVM_INFO @ 5502.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30a9 pc:0x30a8 imem_rd:0x1ACTUAL: npc:0x30a9 pc:0x30a8 imem_rd:0x1
# UVM_INFO @ 5504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x313d 
# UVM_INFO @ 5504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30aa pc:0x30a9 imem_rd:0x1
# UVM_INFO @ 5521.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5521.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 5521.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5521.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5521.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 011  
# IR SR1               : 010  
# IR IM                : 0  
# IR SR2               : 111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12456  
# **********************************************
# Time: 5521.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 011  
# IR SR1               : 010  
# IR IM                : 0  
# IR SR2               : 111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12456  
# **********************************************
# Time: 5521.000ns 
# 
# UVM_INFO @ 5521.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5521.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xdceb ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xdceb 
# UVM_INFO @ 5522.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0002 VSR2:0x300f psr:0x1 ACTUAL: VSR1:0x0002 VSR2:0x300f psr:0x1 
# UVM_INFO @ 5522.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0002 pcout:0x0002 dr:0x3 sr1:0x2 sr2:0x7 IR_Exec:0x5687 NZP:0x0 M_Data:0x300f enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0002 pcout:0x0002 dr:0x3 sr1:0x2 sr2:0x7 IR_Exec:0x5687 NZP:0x0 M_Data:0x300f enable_execute_status:0x0 
# UVM_INFO @ 5522.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30aa pc:0x30a9 imem_rd:0x1ACTUAL: npc:0x30aa pc:0x30a9 imem_rd:0x1
# UVM_INFO @ 5524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x0002 
# UVM_INFO @ 5524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30ab pc:0x30aa imem_rd:0x1
# UVM_INFO @ 5541.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5541.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 5541.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5541.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5541.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 011  
# IR SR1               : 010  
# IR IM                : 0  
# IR SR2               : 111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12457  
# **********************************************
# Time: 5541.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 011  
# IR SR1               : 010  
# IR IM                : 0  
# IR SR2               : 111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12457  
# **********************************************
# Time: 5541.000ns 
# 
# UVM_INFO @ 5541.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5541.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd984 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd984 
# UVM_INFO @ 5542.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0002 VSR2:0x300f psr:0x1 ACTUAL: VSR1:0x0002 VSR2:0x300f psr:0x1 
# UVM_INFO @ 5542.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0002 pcout:0x0002 dr:0x3 sr1:0x2 sr2:0x7 IR_Exec:0x5687 NZP:0x0 M_Data:0x300f enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0002 pcout:0x0002 dr:0x3 sr1:0x2 sr2:0x7 IR_Exec:0x5687 NZP:0x0 M_Data:0x300f enable_execute_status:0x0 
# UVM_INFO @ 5542.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30ab pc:0x30aa imem_rd:0x1ACTUAL: npc:0x30ab pc:0x30aa imem_rd:0x1
# UVM_INFO @ 5544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x0002 
# UVM_INFO @ 5544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30ac pc:0x30ab imem_rd:0x1
# UVM_INFO @ 5561.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5561.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 5561.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5561.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5561.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 010  
# IR PCOFFSET9         : 111011101  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12458  
# **********************************************
# Time: 5561.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 010  
# IR PCOFFSET9         : 111011101  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12458  
# **********************************************
# Time: 5561.000ns 
# 
# UVM_INFO @ 5561.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5561.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe847 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe847 
# UVM_INFO @ 5562.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300f VSR2:0xa9d3 psr:0x1 ACTUAL: VSR1:0x300f VSR2:0xa9d3 psr:0x1 
# UVM_INFO @ 5562.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x3086 pcout:0x3086 dr:0x2 sr1:0x7 sr2:0x0 IR_Exec:0x25dd NZP:0x0 M_Data:0xa9d3 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x3086 pcout:0x3086 dr:0x2 sr1:0x7 sr2:0x0 IR_Exec:0x25dd NZP:0x0 M_Data:0xa9d3 enable_execute_status:0x0 
# UVM_INFO @ 5562.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30ac pc:0x30ab imem_rd:0x1ACTUAL: npc:0x30ac pc:0x30ab imem_rd:0x1
# UVM_INFO @ 5564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x3086 
# UVM_INFO @ 5564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30ac pc:0x30ab imem_rd:0x0
# UVM_INFO @ 5581.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5581.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5581.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5581.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x3086 DMem_din:0x0000 DMem_rd:0x1 memout:0x110c ACTUAL: DMem_addr:0x3086 DMem_din:0x0000 DMem_rd:0x1 memout:0x110c 
# UVM_INFO @ 5582.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300f VSR2:0xa9d3 psr:0x1 ACTUAL: VSR1:0x300f VSR2:0xa9d3 psr:0x1 
# UVM_INFO @ 5582.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30ac pc:0x30ab imem_rd:0x0ACTUAL: npc:0x30ac pc:0x30ab imem_rd:0x0
# UVM_INFO @ 5584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3086 
# UVM_INFO @ 5584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30ad pc:0x30ac imem_rd:0x1
# UVM_INFO @ 5601.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5601.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 5601.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5601.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 010  
# IR PCOFFSET9         : 111011101  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12459  
# **********************************************
# Time: 5601.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 010  
# IR PCOFFSET9         : 111011101  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12459  
# **********************************************
# Time: 5601.000ns 
# 
# UVM_INFO @ 5601.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5601.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1f26 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1f26 
# UVM_INFO @ 5602.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300f VSR2:0xa9d3 psr:0x1 ACTUAL: VSR1:0x300f VSR2:0xa9d3 psr:0x1 
# UVM_INFO @ 5602.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x3087 pcout:0x3087 dr:0x2 sr1:0x7 sr2:0x0 IR_Exec:0x25dd NZP:0x0 M_Data:0xa9d3 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x3087 pcout:0x3087 dr:0x2 sr1:0x7 sr2:0x0 IR_Exec:0x25dd NZP:0x0 M_Data:0xa9d3 enable_execute_status:0x0 
# UVM_INFO @ 5602.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30ad pc:0x30ac imem_rd:0x1ACTUAL: npc:0x30ad pc:0x30ac imem_rd:0x1
# UVM_INFO @ 5604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x3087 
# UVM_INFO @ 5604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30ad pc:0x30ac imem_rd:0x0
# UVM_INFO @ 5621.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5621.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5621.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5621.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x3087 DMem_din:0x0000 DMem_rd:0x1 memout:0xab19 ACTUAL: DMem_addr:0x3087 DMem_din:0x0000 DMem_rd:0x1 memout:0xab19 
# UVM_INFO @ 5622.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xa9d3 VSR2:0xa9d3 psr:0x1 ACTUAL: VSR1:0xa9d3 VSR2:0xa9d3 psr:0x1 
# UVM_INFO @ 5622.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30ad pc:0x30ac imem_rd:0x0ACTUAL: npc:0x30ad pc:0x30ac imem_rd:0x0
# UVM_INFO @ 5624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3087 
# UVM_INFO @ 5624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30ae pc:0x30ad imem_rd:0x1
# UVM_INFO @ 5641.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5641.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5641.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5641.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x958f ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x958f 
# UVM_INFO @ 5642.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xa9d3 VSR2:0xa9d3 psr:0x4 ACTUAL: VSR1:0xa9d3 VSR2:0xa9d3 psr:0x4 
# UVM_INFO @ 5642.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30ae pc:0x30ad imem_rd:0x1ACTUAL: npc:0x30ae pc:0x30ad imem_rd:0x1
# UVM_INFO @ 5644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x3087 
# UVM_INFO @ 5644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30ae pc:0x30ad imem_rd:0x0
# UVM_INFO @ 5661.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5661.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5661.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5661.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x3087 DMem_din:0x0000 DMem_rd:0x1 memout:0xab15 ACTUAL: DMem_addr:0x3087 DMem_din:0x0000 DMem_rd:0x1 memout:0xab15 
# UVM_INFO @ 5662.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xa9d3 VSR2:0xa9d3 psr:0x4 ACTUAL: VSR1:0xa9d3 VSR2:0xa9d3 psr:0x4 
# UVM_INFO @ 5662.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30ae pc:0x30ad imem_rd:0x0ACTUAL: npc:0x30ae pc:0x30ad imem_rd:0x0
# UVM_INFO @ 5664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3087 
# UVM_INFO @ 5664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30af pc:0x30ae imem_rd:0x1
# UVM_INFO @ 5681.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5681.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5681.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5681.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5681.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6742 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6742 
# UVM_INFO @ 5682.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xa9d3 VSR2:0xa9d3 psr:0x4 ACTUAL: VSR1:0xa9d3 VSR2:0xa9d3 psr:0x4 
# UVM_INFO @ 5682.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30af pc:0x30ae imem_rd:0x1ACTUAL: npc:0x30af pc:0x30ae imem_rd:0x1
# UVM_INFO @ 5684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x3087 
# UVM_INFO @ 5684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30af pc:0x30ae imem_rd:0x0
# UVM_INFO @ 5701.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5701.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5701.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5701.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x3087 DMem_din:0x0000 DMem_rd:0x1 memout:0x5d14 ACTUAL: DMem_addr:0x3087 DMem_din:0x0000 DMem_rd:0x1 memout:0x5d14 
# UVM_INFO @ 5702.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xcfe1 VSR2:0x300f psr:0x4 ACTUAL: VSR1:0xcfe1 VSR2:0x300f psr:0x4 
# UVM_INFO @ 5702.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30af pc:0x30ae imem_rd:0x0ACTUAL: npc:0x30af pc:0x30ae imem_rd:0x0
# UVM_INFO @ 5704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3087 
# UVM_INFO @ 5704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30b0 pc:0x30af imem_rd:0x1
# UVM_INFO @ 5721.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5721.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 5721.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5721.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5721.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 101  
# IR SR1               : 101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12462  
# **********************************************
# Time: 5721.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 101  
# IR SR1               : 101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12462  
# **********************************************
# Time: 5721.000ns 
# 
# UVM_INFO @ 5721.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5721.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4a9f ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4a9f 
# UVM_INFO @ 5722.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xcfe1 VSR2:0x300f psr:0x4 ACTUAL: VSR1:0xcfe1 VSR2:0x300f psr:0x4 
# UVM_INFO @ 5722.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x301e pcout:0x301e dr:0x5 sr1:0x5 sr2:0x7 IR_Exec:0x9b7f NZP:0x0 M_Data:0x300f enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x301e pcout:0x301e dr:0x5 sr1:0x5 sr2:0x7 IR_Exec:0x9b7f NZP:0x0 M_Data:0x300f enable_execute_status:0x0 
# UVM_INFO @ 5722.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30b0 pc:0x30af imem_rd:0x1ACTUAL: npc:0x30b0 pc:0x30af imem_rd:0x1
# UVM_INFO @ 5724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x301e 
# UVM_INFO @ 5724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30b1 pc:0x30b0 imem_rd:0x1
# UVM_INFO @ 5741.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5741.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 5741.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5741.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 101101110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12463  
# **********************************************
# Time: 5741.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 101101110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12463  
# **********************************************
# Time: 5741.000ns 
# 
# UVM_INFO @ 5741.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5741.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x17c7 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x17c7 
# UVM_INFO @ 5742.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xcfe1 VSR2:0xa9d3 psr:0x1 ACTUAL: VSR1:0xcfe1 VSR2:0xa9d3 psr:0x1 
# UVM_INFO @ 5742.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x301c pcout:0x301c dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x076e NZP:0x3 M_Data:0xa9d3 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x301c pcout:0x301c dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x076e NZP:0x3 M_Data:0xa9d3 enable_execute_status:0x0 
# UVM_INFO @ 5742.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30b1 pc:0x30b0 imem_rd:0x1ACTUAL: npc:0x30b1 pc:0x30b0 imem_rd:0x1
# UVM_INFO @ 5744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x301c 
# UVM_INFO @ 5744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30b2 pc:0x30b1 imem_rd:0x1
# UVM_INFO @ 5761.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5761.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5761.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5761.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6680 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6680 
# UVM_INFO @ 5762.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xa9d3 VSR2:0xa9d3 psr:0x1 ACTUAL: VSR1:0xa9d3 VSR2:0xa9d3 psr:0x1 
# UVM_INFO @ 5762.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30b2 pc:0x30b1 imem_rd:0x1ACTUAL: npc:0x30b2 pc:0x30b1 imem_rd:0x1
# UVM_INFO @ 5764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x301c 
# UVM_INFO @ 5764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30b3 pc:0x30b2 imem_rd:0x1
# UVM_INFO @ 5781.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5781.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5781.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5781.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x42a7 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x42a7 
# UVM_INFO @ 5782.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x301c VSR2:0x301c psr:0x1 ACTUAL: VSR1:0x301c VSR2:0x301c psr:0x1 
# UVM_INFO @ 5782.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30b3 pc:0x30b2 imem_rd:0x1ACTUAL: npc:0x30b3 pc:0x30b2 imem_rd:0x1
# UVM_INFO @ 5784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x301c 
# UVM_INFO @ 5784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30b4 pc:0x30b3 imem_rd:0x1
# UVM_INFO @ 5801.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5801.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5801.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5801.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0d20 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0d20 
# UVM_INFO @ 5802.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x301c VSR2:0x301c psr:0x1 ACTUAL: VSR1:0x301c VSR2:0x301c psr:0x1 
# UVM_INFO @ 5802.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30b4 pc:0x30b3 imem_rd:0x1ACTUAL: npc:0x30b4 pc:0x30b3 imem_rd:0x1
# UVM_INFO @ 5804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x301c 
# UVM_INFO @ 5804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30b5 pc:0x30b4 imem_rd:0x1
# UVM_INFO @ 5821.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5821.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5821.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5821.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf9d1 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf9d1 
# UVM_INFO @ 5822.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x301c VSR2:0x301c psr:0x1 ACTUAL: VSR1:0x301c VSR2:0x301c psr:0x1 
# UVM_INFO @ 5822.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30b5 pc:0x30b4 imem_rd:0x1ACTUAL: npc:0x30b5 pc:0x30b4 imem_rd:0x1
# UVM_INFO @ 5824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x301c 
# UVM_INFO @ 5824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30b6 pc:0x30b5 imem_rd:0x1
# UVM_INFO @ 5841.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5841.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5841.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5841.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7e83 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7e83 
# UVM_INFO @ 5842.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x301c VSR2:0x301c psr:0x1 ACTUAL: VSR1:0x301c VSR2:0x301c psr:0x1 
# UVM_INFO @ 5842.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30b6 pc:0x30b5 imem_rd:0x1ACTUAL: npc:0x30b6 pc:0x30b5 imem_rd:0x1
# UVM_INFO @ 5844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x301c 
# UVM_INFO @ 5844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30b7 pc:0x30b6 imem_rd:0x1
# UVM_INFO @ 5861.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5861.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5861.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5861.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5861.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd9e9 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd9e9 
# UVM_INFO @ 5862.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x301c VSR2:0x301c psr:0x1 ACTUAL: VSR1:0x301c VSR2:0x301c psr:0x1 
# UVM_INFO @ 5862.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30b7 pc:0x30b6 imem_rd:0x1ACTUAL: npc:0x30b7 pc:0x30b6 imem_rd:0x1
# UVM_INFO @ 5864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x301c 
# UVM_INFO @ 5864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30b8 pc:0x30b7 imem_rd:0x1
# UVM_INFO @ 5881.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5881.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 5881.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5881.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5881.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 100  
# IR SR1               : 000  
# IR IM                : 0  
# IR SR2               : 000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12470  
# **********************************************
# Time: 5881.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 100  
# IR SR1               : 000  
# IR IM                : 0  
# IR SR2               : 000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12470  
# **********************************************
# Time: 5881.000ns 
# 
# UVM_INFO @ 5881.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5881.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0fa1 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0fa1 
# UVM_INFO @ 5882.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x301c VSR2:0x301c psr:0x1 ACTUAL: VSR1:0x301c VSR2:0x301c psr:0x1 
# UVM_INFO @ 5882.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x301c pcout:0x301c dr:0x4 sr1:0x0 sr2:0x0 IR_Exec:0x5800 NZP:0x0 M_Data:0x301c enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x301c pcout:0x301c dr:0x4 sr1:0x0 sr2:0x0 IR_Exec:0x5800 NZP:0x0 M_Data:0x301c enable_execute_status:0x0 
# UVM_INFO @ 5882.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30b8 pc:0x30b7 imem_rd:0x1ACTUAL: npc:0x30b8 pc:0x30b7 imem_rd:0x1
# UVM_INFO @ 5884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x301c 
# UVM_INFO @ 5884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30b9 pc:0x30b8 imem_rd:0x1
# UVM_INFO @ 5901.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5901.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 5901.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5901.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5901.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 100  
# IR SR1               : 000  
# IR IM                : 0  
# IR SR2               : 000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12471  
# **********************************************
# Time: 5901.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 100  
# IR SR1               : 000  
# IR IM                : 0  
# IR SR2               : 000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12471  
# **********************************************
# Time: 5901.000ns 
# 
# UVM_INFO @ 5901.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5901.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5143 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5143 
# UVM_INFO @ 5902.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x301c VSR2:0x301c psr:0x1 ACTUAL: VSR1:0x301c VSR2:0x301c psr:0x1 
# UVM_INFO @ 5902.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x301c pcout:0x301c dr:0x4 sr1:0x0 sr2:0x0 IR_Exec:0x5800 NZP:0x0 M_Data:0x301c enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x301c pcout:0x301c dr:0x4 sr1:0x0 sr2:0x0 IR_Exec:0x5800 NZP:0x0 M_Data:0x301c enable_execute_status:0x0 
# UVM_INFO @ 5902.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30b9 pc:0x30b8 imem_rd:0x1ACTUAL: npc:0x30b9 pc:0x30b8 imem_rd:0x1
# UVM_INFO @ 5904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x301c 
# UVM_INFO @ 5904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30ba pc:0x30b9 imem_rd:0x1
# UVM_INFO @ 5921.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5921.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 5921.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5921.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5921.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 010  
# IR SR1               : 100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12472  
# **********************************************
# Time: 5921.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 010  
# IR SR1               : 100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12472  
# **********************************************
# Time: 5921.000ns 
# 
# UVM_INFO @ 5921.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5921.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xaa5c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xaa5c 
# UVM_INFO @ 5922.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x301c VSR2:0x300f psr:0x1 ACTUAL: VSR1:0x301c VSR2:0x300f psr:0x1 
# UVM_INFO @ 5922.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xcfe3 pcout:0xcfe3 dr:0x2 sr1:0x4 sr2:0x7 IR_Exec:0x953f NZP:0x0 M_Data:0x300f enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xcfe3 pcout:0xcfe3 dr:0x2 sr1:0x4 sr2:0x7 IR_Exec:0x953f NZP:0x0 M_Data:0x300f enable_execute_status:0x0 
# UVM_INFO @ 5922.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30ba pc:0x30b9 imem_rd:0x1ACTUAL: npc:0x30ba pc:0x30b9 imem_rd:0x1
# UVM_INFO @ 5924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xcfe3 
# UVM_INFO @ 5924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30bb pc:0x30ba imem_rd:0x1
# UVM_INFO @ 5941.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5941.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 5941.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5941.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 010  
# IR SR1               : 100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12473  
# **********************************************
# Time: 5941.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 010  
# IR SR1               : 100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12473  
# **********************************************
# Time: 5941.000ns 
# 
# UVM_INFO @ 5941.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5941.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6c64 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6c64 
# UVM_INFO @ 5942.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x301c VSR2:0x300f psr:0x4 ACTUAL: VSR1:0x301c VSR2:0x300f psr:0x4 
# UVM_INFO @ 5942.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xcfe3 pcout:0xcfe3 dr:0x2 sr1:0x4 sr2:0x7 IR_Exec:0x953f NZP:0x0 M_Data:0x300f enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xcfe3 pcout:0xcfe3 dr:0x2 sr1:0x4 sr2:0x7 IR_Exec:0x953f NZP:0x0 M_Data:0x300f enable_execute_status:0x0 
# UVM_INFO @ 5942.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30bb pc:0x30ba imem_rd:0x1ACTUAL: npc:0x30bb pc:0x30ba imem_rd:0x1
# UVM_INFO @ 5944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xcfe3 
# UVM_INFO @ 5944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30bc pc:0x30bb imem_rd:0x1
# UVM_INFO @ 5961.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5961.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5961.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5961.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2464 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2464 
# UVM_INFO @ 5962.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x301c VSR2:0x301c psr:0x4 ACTUAL: VSR1:0x301c VSR2:0x301c psr:0x4 
# UVM_INFO @ 5962.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30bc pc:0x30bb imem_rd:0x1ACTUAL: npc:0x30bc pc:0x30bb imem_rd:0x1
# UVM_INFO @ 5964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xcfe3 
# UVM_INFO @ 5964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30bd pc:0x30bc imem_rd:0x1
# UVM_INFO @ 5981.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5981.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5981.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5981.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb37b ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb37b 
# UVM_INFO @ 5982.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x301c VSR2:0x301c psr:0x4 ACTUAL: VSR1:0x301c VSR2:0x301c psr:0x4 
# UVM_INFO @ 5982.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30bd pc:0x30bc imem_rd:0x1ACTUAL: npc:0x30bd pc:0x30bc imem_rd:0x1
# UVM_INFO @ 5984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xcfe3 
# UVM_INFO @ 5984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30be pc:0x30bd imem_rd:0x1
# UVM_INFO @ 6001.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6001.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6001.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6001.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xbe07 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xbe07 
# UVM_INFO @ 6002.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x301c VSR2:0x301c psr:0x4 ACTUAL: VSR1:0x301c VSR2:0x301c psr:0x4 
# UVM_INFO @ 6002.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30be pc:0x30bd imem_rd:0x1ACTUAL: npc:0x30be pc:0x30bd imem_rd:0x1
# UVM_INFO @ 6004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xcfe3 
# UVM_INFO @ 6004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30bf pc:0x30be imem_rd:0x1
# UVM_INFO @ 6021.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6021.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6021.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6021.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6021.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe46a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe46a 
# UVM_INFO @ 6022.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x301c VSR2:0x301c psr:0x4 ACTUAL: VSR1:0x301c VSR2:0x301c psr:0x4 
# UVM_INFO @ 6022.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30bf pc:0x30be imem_rd:0x1ACTUAL: npc:0x30bf pc:0x30be imem_rd:0x1
# UVM_INFO @ 6024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xcfe3 
# UVM_INFO @ 6024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30c0 pc:0x30bf imem_rd:0x1
# UVM_INFO @ 6041.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6041.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 6041.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6041.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6041.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 001  
# IR BaseR             : 111  
# IR PCOFFSET6         : 100110  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12478  
# **********************************************
# Time: 6041.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 001  
# IR BaseR             : 111  
# IR PCOFFSET6         : 100110  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12478  
# **********************************************
# Time: 6041.000ns 
# 
# UVM_INFO @ 6041.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6041.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8510 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8510 
# UVM_INFO @ 6042.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300f VSR2:0x301c psr:0x4 ACTUAL: VSR1:0x300f VSR2:0x301c psr:0x4 
# UVM_INFO @ 6042.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x2ff5 pcout:0x2ff5 dr:0x1 sr1:0x7 sr2:0x0 IR_Exec:0x63e6 NZP:0x0 M_Data:0x301c enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x2ff5 pcout:0x2ff5 dr:0x1 sr1:0x7 sr2:0x0 IR_Exec:0x63e6 NZP:0x0 M_Data:0x301c enable_execute_status:0x0 
# UVM_INFO @ 6042.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30c0 pc:0x30bf imem_rd:0x1ACTUAL: npc:0x30c0 pc:0x30bf imem_rd:0x1
# UVM_INFO @ 6044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2ff5 
# UVM_INFO @ 6044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30c0 pc:0x30bf imem_rd:0x0
# UVM_INFO @ 6061.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6061.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6061.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6061.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x2ff5 DMem_din:0x0000 DMem_rd:0x1 memout:0xb2de ACTUAL: DMem_addr:0x2ff5 DMem_din:0x0000 DMem_rd:0x1 memout:0xb2de 
# UVM_INFO @ 6062.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300f VSR2:0x301c psr:0x4 ACTUAL: VSR1:0x300f VSR2:0x301c psr:0x4 
# UVM_INFO @ 6062.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30c0 pc:0x30bf imem_rd:0x0ACTUAL: npc:0x30c0 pc:0x30bf imem_rd:0x0
# UVM_INFO @ 6064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2ff5 
# UVM_INFO @ 6064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30c1 pc:0x30c0 imem_rd:0x1
# UVM_INFO @ 6081.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6081.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 6081.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6081.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6081.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 001  
# IR BaseR             : 111  
# IR PCOFFSET6         : 100110  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12479  
# **********************************************
# Time: 6081.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 001  
# IR BaseR             : 111  
# IR PCOFFSET6         : 100110  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12479  
# **********************************************
# Time: 6081.000ns 
# 
# UVM_INFO @ 6081.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6081.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9340 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9340 
# UVM_INFO @ 6082.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300f VSR2:0x301c psr:0x4 ACTUAL: VSR1:0x300f VSR2:0x301c psr:0x4 
# UVM_INFO @ 6082.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x2ff5 pcout:0x2ff5 dr:0x1 sr1:0x7 sr2:0x0 IR_Exec:0x63e6 NZP:0x0 M_Data:0x301c enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x2ff5 pcout:0x2ff5 dr:0x1 sr1:0x7 sr2:0x0 IR_Exec:0x63e6 NZP:0x0 M_Data:0x301c enable_execute_status:0x0 
# UVM_INFO @ 6082.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30c1 pc:0x30c0 imem_rd:0x1ACTUAL: npc:0x30c1 pc:0x30c0 imem_rd:0x1
# UVM_INFO @ 6084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2ff5 
# UVM_INFO @ 6084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30c1 pc:0x30c0 imem_rd:0x0
# UVM_INFO @ 6101.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6101.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6101.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6101.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x2ff5 DMem_din:0x0000 DMem_rd:0x1 memout:0x541f ACTUAL: DMem_addr:0x2ff5 DMem_din:0x0000 DMem_rd:0x1 memout:0x541f 
# UVM_INFO @ 6102.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x301c VSR2:0x301c psr:0x4 ACTUAL: VSR1:0x301c VSR2:0x301c psr:0x4 
# UVM_INFO @ 6102.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30c1 pc:0x30c0 imem_rd:0x0ACTUAL: npc:0x30c1 pc:0x30c0 imem_rd:0x0
# UVM_INFO @ 6104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2ff5 
# UVM_INFO @ 6104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30c2 pc:0x30c1 imem_rd:0x1
# UVM_INFO @ 6121.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6121.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 6121.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6121.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6121.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 011  
# IR PCOFFSET9         : 000101110  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12480  
# **********************************************
# Time: 6121.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 011  
# IR PCOFFSET9         : 000101110  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12480  
# **********************************************
# Time: 6121.000ns 
# 
# UVM_INFO @ 6121.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6121.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x406a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x406a 
# UVM_INFO @ 6122.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x301c VSR2:0x301c psr:0x1 ACTUAL: VSR1:0x301c VSR2:0x301c psr:0x1 
# UVM_INFO @ 6122.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x30ed pcout:0x30ed dr:0x3 sr1:0x0 sr2:0x0 IR_Exec:0xe62e NZP:0x0 M_Data:0x301c enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x30ed pcout:0x30ed dr:0x3 sr1:0x0 sr2:0x0 IR_Exec:0xe62e NZP:0x0 M_Data:0x301c enable_execute_status:0x0 
# UVM_INFO @ 6122.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30c2 pc:0x30c1 imem_rd:0x1ACTUAL: npc:0x30c2 pc:0x30c1 imem_rd:0x1
# UVM_INFO @ 6124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x30ed 
# UVM_INFO @ 6124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30c3 pc:0x30c2 imem_rd:0x1
# UVM_INFO @ 6141.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6141.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 6141.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6141.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6141.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 100  
# IR SR1               : 111  
# IR IM                : 0  
# IR SR2               : 000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12481  
# **********************************************
# Time: 6141.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 100  
# IR SR1               : 111  
# IR IM                : 0  
# IR SR2               : 000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12481  
# **********************************************
# Time: 6141.000ns 
# 
# UVM_INFO @ 6141.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6141.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xdbb8 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xdbb8 
# UVM_INFO @ 6142.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300f VSR2:0x301c psr:0x1 ACTUAL: VSR1:0x300f VSR2:0x301c psr:0x1 
# UVM_INFO @ 6142.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2fff pcout:0x2fff dr:0x4 sr1:0x7 sr2:0x0 IR_Exec:0x19f0 NZP:0x0 M_Data:0x301c enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2fff pcout:0x2fff dr:0x4 sr1:0x7 sr2:0x0 IR_Exec:0x19f0 NZP:0x0 M_Data:0x301c enable_execute_status:0x0 
# UVM_INFO @ 6142.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30c3 pc:0x30c2 imem_rd:0x1ACTUAL: npc:0x30c3 pc:0x30c2 imem_rd:0x1
# UVM_INFO @ 6144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2fff 
# UVM_INFO @ 6144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30c4 pc:0x30c3 imem_rd:0x1
# UVM_INFO @ 6161.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6161.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 6161.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6161.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6161.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 110  
# IR PCOFFSET9         : 010011110  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 12482  
# **********************************************
# Time: 6161.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 110  
# IR PCOFFSET9         : 010011110  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 12482  
# **********************************************
# Time: 6161.000ns 
# 
# UVM_INFO @ 6161.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6161.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xbd5e ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xbd5e 
# UVM_INFO @ 6162.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xcfe3 VSR2:0x301c psr:0x1 ACTUAL: VSR1:0xcfe3 VSR2:0x301c psr:0x1 
# UVM_INFO @ 6162.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x315f pcout:0x315f dr:0x6 sr1:0x2 sr2:0x0 IR_Exec:0xac9e NZP:0x0 M_Data:0x301c enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x315f pcout:0x315f dr:0x6 sr1:0x2 sr2:0x0 IR_Exec:0xac9e NZP:0x0 M_Data:0x301c enable_execute_status:0x0 
# UVM_INFO @ 6162.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30c4 pc:0x30c3 imem_rd:0x1ACTUAL: npc:0x30c4 pc:0x30c3 imem_rd:0x1
# UVM_INFO @ 6164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x315f 
# UVM_INFO @ 6164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30c4 pc:0x30c3 imem_rd:0x0
# UVM_INFO @ 6181.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6181.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6181.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6181.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x315f DMem_din:0x0000 DMem_rd:0x1 memout:0x8201 ACTUAL: DMem_addr:0x315f DMem_din:0x0000 DMem_rd:0x1 memout:0x8201 
# UVM_INFO @ 6182.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xcfe3 VSR2:0x301c psr:0x1 ACTUAL: VSR1:0xcfe3 VSR2:0x301c psr:0x1 
# UVM_INFO @ 6182.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30c4 pc:0x30c3 imem_rd:0x0ACTUAL: npc:0x30c4 pc:0x30c3 imem_rd:0x0
# UVM_INFO @ 6184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x315f 
# UVM_INFO @ 6184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30c4 pc:0x30c3 imem_rd:0x0
# UVM_INFO @ 6201.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6201.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6201.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6201.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x1713 DMem_din:0x0000 DMem_rd:0x1 memout:0x1713 ACTUAL: DMem_addr:0x1713 DMem_din:0x0000 DMem_rd:0x1 memout:0x1713 
# UVM_INFO @ 6202.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xcfe3 VSR2:0x301c psr:0x1 ACTUAL: VSR1:0xcfe3 VSR2:0x301c psr:0x1 
# UVM_INFO @ 6202.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30c4 pc:0x30c3 imem_rd:0x0ACTUAL: npc:0x30c4 pc:0x30c3 imem_rd:0x0
# UVM_INFO @ 6204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x315f 
# UVM_INFO @ 6204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30c4 pc:0x30c3 imem_rd:0x0
# UVM_INFO @ 6221.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6221.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 6221.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6221.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6221.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 110  
# IR PCOFFSET9         : 010011110  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 12483  
# **********************************************
# Time: 6221.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 110  
# IR PCOFFSET9         : 010011110  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 12483  
# **********************************************
# Time: 6221.000ns 
# 
# UVM_INFO @ 6221.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6221.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xff75 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xff75 
# UVM_INFO @ 6222.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xcfe3 VSR2:0x301c psr:0x4 ACTUAL: VSR1:0xcfe3 VSR2:0x301c psr:0x4 
# UVM_INFO @ 6222.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x3160 pcout:0x3160 dr:0x6 sr1:0x2 sr2:0x0 IR_Exec:0xac9e NZP:0x0 M_Data:0x301c enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x3160 pcout:0x3160 dr:0x6 sr1:0x2 sr2:0x0 IR_Exec:0xac9e NZP:0x0 M_Data:0x301c enable_execute_status:0x0 
# UVM_INFO @ 6222.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30c4 pc:0x30c3 imem_rd:0x0ACTUAL: npc:0x30c4 pc:0x30c3 imem_rd:0x0
# UVM_INFO @ 6224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x3160 
# UVM_INFO @ 6224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30c4 pc:0x30c3 imem_rd:0x0
# UVM_INFO @ 6241.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6241.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6241.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6241.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x3160 DMem_din:0x0000 DMem_rd:0x1 memout:0x17a3 ACTUAL: DMem_addr:0x3160 DMem_din:0x0000 DMem_rd:0x1 memout:0x17a3 
# UVM_INFO @ 6242.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x406a VSR2:0x301c psr:0x4 ACTUAL: VSR1:0x406a VSR2:0x301c psr:0x4 
# UVM_INFO @ 6242.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30c4 pc:0x30c3 imem_rd:0x0ACTUAL: npc:0x30c4 pc:0x30c3 imem_rd:0x0
# UVM_INFO @ 6244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x3160 
# UVM_INFO @ 6244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30c4 pc:0x30c3 imem_rd:0x0
# UVM_INFO @ 6261.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6261.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6261.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6261.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x955e DMem_din:0x0000 DMem_rd:0x1 memout:0x955e ACTUAL: DMem_addr:0x955e DMem_din:0x0000 DMem_rd:0x1 memout:0x955e 
# UVM_INFO @ 6262.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x406a VSR2:0x301c psr:0x4 ACTUAL: VSR1:0x406a VSR2:0x301c psr:0x4 
# UVM_INFO @ 6262.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30c4 pc:0x30c3 imem_rd:0x0ACTUAL: npc:0x30c4 pc:0x30c3 imem_rd:0x0
# UVM_INFO @ 6264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3160 
# UVM_INFO @ 6264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30c5 pc:0x30c4 imem_rd:0x1
# UVM_INFO @ 6281.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6281.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 6281.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6281.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6281.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7002 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7002 
# UVM_INFO @ 6282.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x406a VSR2:0x301c psr:0x1 ACTUAL: VSR1:0x406a VSR2:0x301c psr:0x1 
# UVM_INFO @ 6282.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x313e pcout:0x313e dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0x027b NZP:0x1 M_Data:0x301c enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x313e pcout:0x313e dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0x027b NZP:0x1 M_Data:0x301c enable_execute_status:0x0 
# UVM_INFO @ 6282.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30c5 pc:0x30c4 imem_rd:0x1ACTUAL: npc:0x30c5 pc:0x30c4 imem_rd:0x1
# UVM_INFO @ 6284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x313e 
# UVM_INFO @ 6284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30c6 pc:0x30c5 imem_rd:0x1
# UVM_INFO @ 6301.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6301.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6301.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6301.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 001  
# IR PCOFFSET9         : 001111011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12484  
# **********************************************
# Time: 6301.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 001  
# IR PCOFFSET9         : 001111011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12484  
# **********************************************
# Time: 6301.000ns 
# 
# UVM_INFO @ 6301.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6301.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9f0d ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9f0d 
# UVM_INFO @ 6302.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x406a VSR2:0x301c psr:0x1 ACTUAL: VSR1:0x406a VSR2:0x301c psr:0x1 
# UVM_INFO @ 6302.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30c6 pc:0x30c5 imem_rd:0x1ACTUAL: npc:0x30c6 pc:0x30c5 imem_rd:0x1
# UVM_INFO @ 6304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x313e 
# UVM_INFO @ 6304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30c7 pc:0x30c6 imem_rd:0x1
# UVM_INFO @ 6321.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6321.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 6321.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6321.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6321.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 010  
# IR PCOFFSET9         : 000101011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12485  
# **********************************************
# Time: 6321.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 010  
# IR PCOFFSET9         : 000101011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12485  
# **********************************************
# Time: 6321.000ns 
# 
# UVM_INFO @ 6321.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6321.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1161 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1161 
# UVM_INFO @ 6322.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x313e VSR2:0xcfe3 psr:0x1 ACTUAL: VSR1:0x313e VSR2:0xcfe3 psr:0x1 
# UVM_INFO @ 6322.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x30ef pcout:0x30ef dr:0x0 sr1:0x0 sr2:0x2 IR_Exec:0x342b NZP:0x0 M_Data:0xcfe3 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x30ef pcout:0x30ef dr:0x0 sr1:0x0 sr2:0x2 IR_Exec:0x342b NZP:0x0 M_Data:0xcfe3 enable_execute_status:0x0 
# UVM_INFO @ 6322.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30c7 pc:0x30c6 imem_rd:0x1ACTUAL: npc:0x30c7 pc:0x30c6 imem_rd:0x1
# UVM_INFO @ 6324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x30ef 
# UVM_INFO @ 6324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30c7 pc:0x30c6 imem_rd:0x0
# UVM_INFO @ 6341.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6341.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6341.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6341.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x30ef DMem_din:0xcfe3 DMem_rd:0x0 memout:0xfde1 ACTUAL: DMem_addr:0x30ef DMem_din:0xcfe3 DMem_rd:0x0 memout:0xfde1 
# UVM_INFO @ 6342.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x313e VSR2:0xcfe3 psr:0x1 ACTUAL: VSR1:0x313e VSR2:0xcfe3 psr:0x1 
# UVM_INFO @ 6342.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30c7 pc:0x30c6 imem_rd:0x0ACTUAL: npc:0x30c7 pc:0x30c6 imem_rd:0x0
# UVM_INFO @ 6344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x30ef 
# UVM_INFO @ 6344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30c8 pc:0x30c7 imem_rd:0x1
# UVM_INFO @ 6361.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6361.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 6361.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6361.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 010  
# IR PCOFFSET9         : 000101011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12486  
# **********************************************
# Time: 6361.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 010  
# IR PCOFFSET9         : 000101011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12486  
# **********************************************
# Time: 6361.000ns 
# 
# UVM_INFO @ 6361.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6361.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x278a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x278a 
# UVM_INFO @ 6362.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x313e VSR2:0xcfe3 psr:0x1 ACTUAL: VSR1:0x313e VSR2:0xcfe3 psr:0x1 
# UVM_INFO @ 6362.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x30f0 pcout:0x30f0 dr:0x0 sr1:0x0 sr2:0x2 IR_Exec:0x342b NZP:0x0 M_Data:0xcfe3 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x30f0 pcout:0x30f0 dr:0x0 sr1:0x0 sr2:0x2 IR_Exec:0x342b NZP:0x0 M_Data:0xcfe3 enable_execute_status:0x0 
# UVM_INFO @ 6362.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30c8 pc:0x30c7 imem_rd:0x1ACTUAL: npc:0x30c8 pc:0x30c7 imem_rd:0x1
# UVM_INFO @ 6364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x30f0 
# UVM_INFO @ 6364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30c8 pc:0x30c7 imem_rd:0x0
# UVM_INFO @ 6381.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6381.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6381.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6381.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x30f0 DMem_din:0xcfe3 DMem_rd:0x0 memout:0xcc7c ACTUAL: DMem_addr:0x30f0 DMem_din:0xcfe3 DMem_rd:0x0 memout:0xcc7c 
# UVM_INFO @ 6382.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x313e VSR2:0x313e psr:0x1 ACTUAL: VSR1:0x313e VSR2:0x313e psr:0x1 
# UVM_INFO @ 6382.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30c8 pc:0x30c7 imem_rd:0x0ACTUAL: npc:0x30c8 pc:0x30c7 imem_rd:0x0
# UVM_INFO @ 6384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x30f0 
# UVM_INFO @ 6384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30c9 pc:0x30c8 imem_rd:0x1
# UVM_INFO @ 6401.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6401.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6401.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6401.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6401.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x47b3 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x47b3 
# UVM_INFO @ 6402.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x313e VSR2:0x313e psr:0x1 ACTUAL: VSR1:0x313e VSR2:0x313e psr:0x1 
# UVM_INFO @ 6402.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30c9 pc:0x30c8 imem_rd:0x1ACTUAL: npc:0x30c9 pc:0x30c8 imem_rd:0x1
# UVM_INFO @ 6404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x30f0 
# UVM_INFO @ 6404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30c9 pc:0x30c8 imem_rd:0x0
# UVM_INFO @ 6421.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6421.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6421.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6421.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x30f0 DMem_din:0xcfe3 DMem_rd:0x0 memout:0x36dd ACTUAL: DMem_addr:0x30f0 DMem_din:0xcfe3 DMem_rd:0x0 memout:0x36dd 
# UVM_INFO @ 6422.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xcfe3 VSR2:0x313e psr:0x1 ACTUAL: VSR1:0xcfe3 VSR2:0x313e psr:0x1 
# UVM_INFO @ 6422.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30c9 pc:0x30c8 imem_rd:0x0ACTUAL: npc:0x30c9 pc:0x30c8 imem_rd:0x0
# UVM_INFO @ 6424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x30f0 
# UVM_INFO @ 6424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30ca pc:0x30c9 imem_rd:0x1
# UVM_INFO @ 6441.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6441.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 6441.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6441.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6441.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 000  
# IR PCOFFSET9         : 010011011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12488  
# **********************************************
# Time: 6441.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 000  
# IR PCOFFSET9         : 010011011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12488  
# **********************************************
# Time: 6441.000ns 
# 
# UVM_INFO @ 6441.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6441.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf3c7 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf3c7 
# UVM_INFO @ 6442.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xcfe3 VSR2:0x313e psr:0x1 ACTUAL: VSR1:0xcfe3 VSR2:0x313e psr:0x1 
# UVM_INFO @ 6442.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x3162 pcout:0x3162 dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x309b NZP:0x0 M_Data:0x313e enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x3162 pcout:0x3162 dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x309b NZP:0x0 M_Data:0x313e enable_execute_status:0x0 
# UVM_INFO @ 6442.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30ca pc:0x30c9 imem_rd:0x1ACTUAL: npc:0x30ca pc:0x30c9 imem_rd:0x1
# UVM_INFO @ 6444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x3162 
# UVM_INFO @ 6444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30ca pc:0x30c9 imem_rd:0x0
# UVM_INFO @ 6461.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6461.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6461.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6461.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x3162 DMem_din:0x313e DMem_rd:0x0 memout:0x9b45 ACTUAL: DMem_addr:0x3162 DMem_din:0x313e DMem_rd:0x0 memout:0x9b45 
# UVM_INFO @ 6462.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x7002 VSR2:0x313e psr:0x1 ACTUAL: VSR1:0x7002 VSR2:0x313e psr:0x1 
# UVM_INFO @ 6462.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30ca pc:0x30c9 imem_rd:0x0ACTUAL: npc:0x30ca pc:0x30c9 imem_rd:0x0
# UVM_INFO @ 6464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3162 
# UVM_INFO @ 6464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30cb pc:0x30ca imem_rd:0x1
# UVM_INFO @ 6481.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6481.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 6481.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6481.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6481.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 001  
# IR BaseR             : 110  
# IR PCOFFSET6         : 110110  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12489  
# **********************************************
# Time: 6481.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 001  
# IR BaseR             : 110  
# IR PCOFFSET6         : 110110  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12489  
# **********************************************
# Time: 6481.000ns 
# 
# UVM_INFO @ 6481.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6481.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0ded ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0ded 
# UVM_INFO @ 6482.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x7002 VSR2:0x313e psr:0x1 ACTUAL: VSR1:0x7002 VSR2:0x313e psr:0x1 
# UVM_INFO @ 6482.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x6ff8 pcout:0x6ff8 dr:0x1 sr1:0x6 sr2:0x0 IR_Exec:0x63b6 NZP:0x0 M_Data:0x313e enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x6ff8 pcout:0x6ff8 dr:0x1 sr1:0x6 sr2:0x0 IR_Exec:0x63b6 NZP:0x0 M_Data:0x313e enable_execute_status:0x0 
# UVM_INFO @ 6482.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30cb pc:0x30ca imem_rd:0x1ACTUAL: npc:0x30cb pc:0x30ca imem_rd:0x1
# UVM_INFO @ 6484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x6ff8 
# UVM_INFO @ 6484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30cb pc:0x30ca imem_rd:0x0
# UVM_INFO @ 6501.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6501.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6501.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6501.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x6ff8 DMem_din:0x0000 DMem_rd:0x1 memout:0x7e84 ACTUAL: DMem_addr:0x6ff8 DMem_din:0x0000 DMem_rd:0x1 memout:0x7e84 
# UVM_INFO @ 6502.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x406a VSR2:0x313e psr:0x1 ACTUAL: VSR1:0x406a VSR2:0x313e psr:0x1 
# UVM_INFO @ 6502.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30cb pc:0x30ca imem_rd:0x0ACTUAL: npc:0x30cb pc:0x30ca imem_rd:0x0
# UVM_INFO @ 6504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x6ff8 
# UVM_INFO @ 6504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30cc pc:0x30cb imem_rd:0x1
# UVM_INFO @ 6521.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6521.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 6521.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6521.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6521.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 110  
# IR PCOFFSET9         : 001100100  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 12490  
# **********************************************
# Time: 6521.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 110  
# IR PCOFFSET9         : 001100100  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 12490  
# **********************************************
# Time: 6521.000ns 
# 
# UVM_INFO @ 6521.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6521.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4768 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4768 
# UVM_INFO @ 6522.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x406a VSR2:0x313e psr:0x1 ACTUAL: VSR1:0x406a VSR2:0x313e psr:0x1 
# UVM_INFO @ 6522.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x312d pcout:0x312d dr:0x6 sr1:0x1 sr2:0x0 IR_Exec:0xac64 NZP:0x0 M_Data:0x313e enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x312d pcout:0x312d dr:0x6 sr1:0x1 sr2:0x0 IR_Exec:0xac64 NZP:0x0 M_Data:0x313e enable_execute_status:0x0 
# UVM_INFO @ 6522.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30cc pc:0x30cb imem_rd:0x1ACTUAL: npc:0x30cc pc:0x30cb imem_rd:0x1
# UVM_INFO @ 6524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x312d 
# UVM_INFO @ 6524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30cc pc:0x30cb imem_rd:0x0
# UVM_INFO @ 6541.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6541.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6541.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6541.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x312d DMem_din:0x0000 DMem_rd:0x1 memout:0xd7e8 ACTUAL: DMem_addr:0x312d DMem_din:0x0000 DMem_rd:0x1 memout:0xd7e8 
# UVM_INFO @ 6542.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xcfe3 VSR2:0x300f psr:0x1 ACTUAL: VSR1:0xcfe3 VSR2:0x300f psr:0x1 
# UVM_INFO @ 6542.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30cc pc:0x30cb imem_rd:0x0ACTUAL: npc:0x30cc pc:0x30cb imem_rd:0x0
# UVM_INFO @ 6544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x312d 
# UVM_INFO @ 6544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30cc pc:0x30cb imem_rd:0x0
# UVM_INFO @ 6561.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6561.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6561.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6561.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xe019 DMem_din:0x0000 DMem_rd:0x1 memout:0xe019 ACTUAL: DMem_addr:0xe019 DMem_din:0x0000 DMem_rd:0x1 memout:0xe019 
# UVM_INFO @ 6562.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xcfe3 VSR2:0x300f psr:0x1 ACTUAL: VSR1:0xcfe3 VSR2:0x300f psr:0x1 
# UVM_INFO @ 6562.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30cc pc:0x30cb imem_rd:0x0ACTUAL: npc:0x30cc pc:0x30cb imem_rd:0x0
# UVM_INFO @ 6564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x312d 
# UVM_INFO @ 6564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30cd pc:0x30cc imem_rd:0x1
# UVM_INFO @ 6581.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6581.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 6581.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6581.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6581.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 111  
# IR BaseR             : 010  
# IR PCOFFSET6         : 111000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12491  
# **********************************************
# Time: 6581.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 111  
# IR BaseR             : 010  
# IR PCOFFSET6         : 111000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12491  
# **********************************************
# Time: 6581.000ns 
# 
# UVM_INFO @ 6581.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6581.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8bb8 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8bb8 
# UVM_INFO @ 6582.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xcfe3 VSR2:0x300f psr:0x4 ACTUAL: VSR1:0xcfe3 VSR2:0x300f psr:0x4 
# UVM_INFO @ 6582.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xcfdb pcout:0xcfdb dr:0x0 sr1:0x2 sr2:0x7 IR_Exec:0x7eb8 NZP:0x0 M_Data:0x300f enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xcfdb pcout:0xcfdb dr:0x0 sr1:0x2 sr2:0x7 IR_Exec:0x7eb8 NZP:0x0 M_Data:0x300f enable_execute_status:0x0 
# UVM_INFO @ 6582.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30cd pc:0x30cc imem_rd:0x1ACTUAL: npc:0x30cd pc:0x30cc imem_rd:0x1
# UVM_INFO @ 6584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xcfdb 
# UVM_INFO @ 6584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30cd pc:0x30cc imem_rd:0x0
# UVM_INFO @ 6601.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6601.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6601.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6601.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xcfdb DMem_din:0x300f DMem_rd:0x0 memout:0x265e ACTUAL: DMem_addr:0xcfdb DMem_din:0x300f DMem_rd:0x0 memout:0x265e 
# UVM_INFO @ 6602.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x4768 VSR2:0x300f psr:0x4 ACTUAL: VSR1:0x4768 VSR2:0x300f psr:0x4 
# UVM_INFO @ 6602.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30cd pc:0x30cc imem_rd:0x0ACTUAL: npc:0x30cd pc:0x30cc imem_rd:0x0
# UVM_INFO @ 6604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xcfdb 
# UVM_INFO @ 6604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30cd pc:0x30cc imem_rd:0x0
# UVM_INFO @ 6621.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6621.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 6621.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6621.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6621.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 001  
# IR SR1               : 001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12492  
# **********************************************
# Time: 6621.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 001  
# IR SR1               : 001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12492  
# **********************************************
# Time: 6621.000ns 
# 
# UVM_INFO @ 6621.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6621.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf557 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf557 
# UVM_INFO @ 6622.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x4768 VSR2:0x300f psr:0x4 ACTUAL: VSR1:0x4768 VSR2:0x300f psr:0x4 
# UVM_INFO @ 6622.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb897 pcout:0xb897 dr:0x1 sr1:0x1 sr2:0x7 IR_Exec:0x927f NZP:0x0 M_Data:0x300f enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb897 pcout:0xb897 dr:0x1 sr1:0x1 sr2:0x7 IR_Exec:0x927f NZP:0x0 M_Data:0x300f enable_execute_status:0x0 
# UVM_INFO @ 6622.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30cd pc:0x30cc imem_rd:0x0ACTUAL: npc:0x30cd pc:0x30cc imem_rd:0x0
# UVM_INFO @ 6624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb897 
# UVM_INFO @ 6624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30cd pc:0x30cc imem_rd:0x0
# UVM_INFO @ 6641.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6641.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 6641.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6641.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6641.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0302 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0302 
# UVM_INFO @ 6642.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xcfe3 VSR2:0x313e psr:0x4 ACTUAL: VSR1:0xcfe3 VSR2:0x313e psr:0x4 
# UVM_INFO @ 6642.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x3150 pcout:0x3150 dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x0284 NZP:0x1 M_Data:0x313e enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x3150 pcout:0x3150 dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x0284 NZP:0x1 M_Data:0x313e enable_execute_status:0x0 
# UVM_INFO @ 6642.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30cd pc:0x30cc imem_rd:0x0ACTUAL: npc:0x30cd pc:0x30cc imem_rd:0x0
# UVM_INFO @ 6644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3150 
# UVM_INFO @ 6644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30ce pc:0x30cd imem_rd:0x1
# UVM_INFO @ 6661.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6661.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6661.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6661.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x17ca ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x17ca 
# UVM_INFO @ 6662.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xcfe3 VSR2:0x313e psr:0x1 ACTUAL: VSR1:0xcfe3 VSR2:0x313e psr:0x1 
# UVM_INFO @ 6662.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30ce pc:0x30cd imem_rd:0x1ACTUAL: npc:0x30ce pc:0x30cd imem_rd:0x1
# UVM_INFO @ 6664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3150 
# UVM_INFO @ 6664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30cf pc:0x30ce imem_rd:0x1
# UVM_INFO @ 6681.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6681.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6681.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6681.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 001  
# IR PCOFFSET9         : 010000100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12493  
# **********************************************
# Time: 6681.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 001  
# IR PCOFFSET9         : 010000100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12493  
# **********************************************
# Time: 6681.000ns 
# 
# UVM_INFO @ 6681.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6681.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9888 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9888 
# UVM_INFO @ 6682.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xcfe3 VSR2:0x3150 psr:0x1 ACTUAL: VSR1:0xcfe3 VSR2:0x3150 psr:0x1 
# UVM_INFO @ 6682.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30cf pc:0x30ce imem_rd:0x1ACTUAL: npc:0x30cf pc:0x30ce imem_rd:0x1
# UVM_INFO @ 6684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3150 
# UVM_INFO @ 6684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30d0 pc:0x30cf imem_rd:0x1
# UVM_INFO @ 6701.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6701.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 6701.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6701.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 111  
# IR SR1               : 011  
# IR IM                : 0  
# IR SR2               : 010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12494  
# **********************************************
# Time: 6701.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 111  
# IR SR1               : 011  
# IR IM                : 0  
# IR SR2               : 010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12494  
# **********************************************
# Time: 6701.000ns 
# 
# UVM_INFO @ 6701.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6701.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5dc0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5dc0 
# UVM_INFO @ 6702.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x30ed VSR2:0xcfe3 psr:0x1 ACTUAL: VSR1:0x30ed VSR2:0xcfe3 psr:0x1 
# UVM_INFO @ 6702.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x30e8 pcout:0x30e8 dr:0x7 sr1:0x3 sr2:0x2 IR_Exec:0x5efa NZP:0x0 M_Data:0xcfe3 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x30e8 pcout:0x30e8 dr:0x7 sr1:0x3 sr2:0x2 IR_Exec:0x5efa NZP:0x0 M_Data:0xcfe3 enable_execute_status:0x0 
# UVM_INFO @ 6702.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30d0 pc:0x30cf imem_rd:0x1ACTUAL: npc:0x30d0 pc:0x30cf imem_rd:0x1
# UVM_INFO @ 6704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x30e8 
# UVM_INFO @ 6704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30d1 pc:0x30d0 imem_rd:0x1
# UVM_INFO @ 6721.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6721.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6721.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6721.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xca92 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xca92 
# UVM_INFO @ 6722.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3150 VSR2:0x3150 psr:0x1 ACTUAL: VSR1:0x3150 VSR2:0x3150 psr:0x1 
# UVM_INFO @ 6722.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30d1 pc:0x30d0 imem_rd:0x1ACTUAL: npc:0x30d1 pc:0x30d0 imem_rd:0x1
# UVM_INFO @ 6724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x30e8 
# UVM_INFO @ 6724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30d2 pc:0x30d1 imem_rd:0x1
# UVM_INFO @ 6741.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6741.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6741.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6741.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6741.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x72b0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x72b0 
# UVM_INFO @ 6742.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3150 VSR2:0x3150 psr:0x1 ACTUAL: VSR1:0x3150 VSR2:0x3150 psr:0x1 
# UVM_INFO @ 6742.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30d2 pc:0x30d1 imem_rd:0x1ACTUAL: npc:0x30d2 pc:0x30d1 imem_rd:0x1
# UVM_INFO @ 6744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x30e8 
# UVM_INFO @ 6744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30d3 pc:0x30d2 imem_rd:0x1
# UVM_INFO @ 6761.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6761.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 6761.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6761.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6761.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 101  
# IR PCOFFSET9         : 111000010  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 12497  
# **********************************************
# Time: 6761.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 101  
# IR PCOFFSET9         : 111000010  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 12497  
# **********************************************
# Time: 6761.000ns 
# 
# UVM_INFO @ 6761.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6761.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd3f1 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd3f1 
# UVM_INFO @ 6762.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x30e8 VSR2:0x3150 psr:0x1 ACTUAL: VSR1:0x30e8 VSR2:0x3150 psr:0x1 
# UVM_INFO @ 6762.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x3092 pcout:0x3092 dr:0x5 sr1:0x7 sr2:0x0 IR_Exec:0xabc2 NZP:0x0 M_Data:0x3150 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x3092 pcout:0x3092 dr:0x5 sr1:0x7 sr2:0x0 IR_Exec:0xabc2 NZP:0x0 M_Data:0x3150 enable_execute_status:0x0 
# UVM_INFO @ 6762.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30d3 pc:0x30d2 imem_rd:0x1ACTUAL: npc:0x30d3 pc:0x30d2 imem_rd:0x1
# UVM_INFO @ 6764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x3092 
# UVM_INFO @ 6764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30d3 pc:0x30d2 imem_rd:0x0
# UVM_INFO @ 6781.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6781.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6781.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6781.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x3092 DMem_din:0x0000 DMem_rd:0x1 memout:0xcd91 ACTUAL: DMem_addr:0x3092 DMem_din:0x0000 DMem_rd:0x1 memout:0xcd91 
# UVM_INFO @ 6782.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x30e8 VSR2:0x3150 psr:0x1 ACTUAL: VSR1:0x30e8 VSR2:0x3150 psr:0x1 
# UVM_INFO @ 6782.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30d3 pc:0x30d2 imem_rd:0x0ACTUAL: npc:0x30d3 pc:0x30d2 imem_rd:0x0
# UVM_INFO @ 6784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x3092 
# UVM_INFO @ 6784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30d3 pc:0x30d2 imem_rd:0x0
# UVM_INFO @ 6801.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6801.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6801.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6801.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x48ef DMem_din:0x0000 DMem_rd:0x1 memout:0x48ef ACTUAL: DMem_addr:0x48ef DMem_din:0x0000 DMem_rd:0x1 memout:0x48ef 
# UVM_INFO @ 6802.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x30e8 VSR2:0x3150 psr:0x1 ACTUAL: VSR1:0x30e8 VSR2:0x3150 psr:0x1 
# UVM_INFO @ 6802.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30d3 pc:0x30d2 imem_rd:0x0ACTUAL: npc:0x30d3 pc:0x30d2 imem_rd:0x0
# UVM_INFO @ 6804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3092 
# UVM_INFO @ 6804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30d4 pc:0x30d3 imem_rd:0x1
# UVM_INFO @ 6821.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6821.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 6821.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6821.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6821.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 101  
# IR PCOFFSET9         : 111000010  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 12498  
# **********************************************
# Time: 6821.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 101  
# IR PCOFFSET9         : 111000010  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 12498  
# **********************************************
# Time: 6821.000ns 
# 
# UVM_INFO @ 6821.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6821.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x16ef ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x16ef 
# UVM_INFO @ 6822.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x30e8 VSR2:0x3150 psr:0x1 ACTUAL: VSR1:0x30e8 VSR2:0x3150 psr:0x1 
# UVM_INFO @ 6822.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x3093 pcout:0x3093 dr:0x5 sr1:0x7 sr2:0x0 IR_Exec:0xabc2 NZP:0x0 M_Data:0x3150 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x3093 pcout:0x3093 dr:0x5 sr1:0x7 sr2:0x0 IR_Exec:0xabc2 NZP:0x0 M_Data:0x3150 enable_execute_status:0x0 
# UVM_INFO @ 6822.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30d4 pc:0x30d3 imem_rd:0x1ACTUAL: npc:0x30d4 pc:0x30d3 imem_rd:0x1
# UVM_INFO @ 6824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x3093 
# UVM_INFO @ 6824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30d4 pc:0x30d3 imem_rd:0x0
# UVM_INFO @ 6841.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6841.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6841.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6841.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x3093 DMem_din:0x0000 DMem_rd:0x1 memout:0x06e8 ACTUAL: DMem_addr:0x3093 DMem_din:0x0000 DMem_rd:0x1 memout:0x06e8 
# UVM_INFO @ 6842.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x30e8 VSR2:0x30e8 psr:0x1 ACTUAL: VSR1:0x30e8 VSR2:0x30e8 psr:0x1 
# UVM_INFO @ 6842.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30d4 pc:0x30d3 imem_rd:0x0ACTUAL: npc:0x30d4 pc:0x30d3 imem_rd:0x0
# UVM_INFO @ 6844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x3093 
# UVM_INFO @ 6844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30d4 pc:0x30d3 imem_rd:0x0
# UVM_INFO @ 6861.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6861.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6861.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6861.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xbd6e DMem_din:0x0000 DMem_rd:0x1 memout:0xbd6e ACTUAL: DMem_addr:0xbd6e DMem_din:0x0000 DMem_rd:0x1 memout:0xbd6e 
# UVM_INFO @ 6862.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x30e8 VSR2:0x30e8 psr:0x1 ACTUAL: VSR1:0x30e8 VSR2:0x30e8 psr:0x1 
# UVM_INFO @ 6862.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30d4 pc:0x30d3 imem_rd:0x0ACTUAL: npc:0x30d4 pc:0x30d3 imem_rd:0x0
# UVM_INFO @ 6864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3093 
# UVM_INFO @ 6864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30d5 pc:0x30d4 imem_rd:0x1
# UVM_INFO @ 6881.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6881.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 6881.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6881.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 011  
# IR SR1               : 111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12499  
# **********************************************
# Time: 6881.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 011  
# IR SR1               : 111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12499  
# **********************************************
# Time: 6881.000ns 
# 
# UVM_INFO @ 6881.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6881.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x10ee ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x10ee 
# UVM_INFO @ 6882.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x30e8 VSR2:0x30e8 psr:0x1 ACTUAL: VSR1:0x30e8 VSR2:0x30e8 psr:0x1 
# UVM_INFO @ 6882.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xcf17 pcout:0xcf17 dr:0x3 sr1:0x7 sr2:0x7 IR_Exec:0x97ff NZP:0x0 M_Data:0x30e8 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xcf17 pcout:0xcf17 dr:0x3 sr1:0x7 sr2:0x7 IR_Exec:0x97ff NZP:0x0 M_Data:0x30e8 enable_execute_status:0x0 
# UVM_INFO @ 6882.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30d5 pc:0x30d4 imem_rd:0x1ACTUAL: npc:0x30d5 pc:0x30d4 imem_rd:0x1
# UVM_INFO @ 6884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xcf17 
# UVM_INFO @ 6884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30d6 pc:0x30d5 imem_rd:0x1
# UVM_INFO @ 6901.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6901.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6901.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6901.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6901.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xec0d ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xec0d 
# UVM_INFO @ 6902.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3150 VSR2:0x3150 psr:0x4 ACTUAL: VSR1:0x3150 VSR2:0x3150 psr:0x4 
# UVM_INFO @ 6902.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30d6 pc:0x30d5 imem_rd:0x1ACTUAL: npc:0x30d6 pc:0x30d5 imem_rd:0x1
# UVM_INFO @ 6904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xcf17 
# UVM_INFO @ 6904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30d7 pc:0x30d6 imem_rd:0x1
# UVM_INFO @ 6921.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6921.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 6921.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6921.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6921.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 000  
# IR PCOFFSET9         : 100011111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12501  
# **********************************************
# Time: 6921.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 000  
# IR PCOFFSET9         : 100011111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12501  
# **********************************************
# Time: 6921.000ns 
# 
# UVM_INFO @ 6921.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6921.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa310 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa310 
# UVM_INFO @ 6922.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x2fff VSR2:0x3150 psr:0x4 ACTUAL: VSR1:0x2fff VSR2:0x3150 psr:0x4 
# UVM_INFO @ 6922.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2ff3 pcout:0x2ff3 dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x311f NZP:0x0 M_Data:0x3150 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2ff3 pcout:0x2ff3 dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x311f NZP:0x0 M_Data:0x3150 enable_execute_status:0x0 
# UVM_INFO @ 6922.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30d7 pc:0x30d6 imem_rd:0x1ACTUAL: npc:0x30d7 pc:0x30d6 imem_rd:0x1
# UVM_INFO @ 6924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2ff3 
# UVM_INFO @ 6924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30d7 pc:0x30d6 imem_rd:0x0
# UVM_INFO @ 6941.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6941.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6941.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6941.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x2ff3 DMem_din:0x3150 DMem_rd:0x0 memout:0xb4d3 ACTUAL: DMem_addr:0x2ff3 DMem_din:0x3150 DMem_rd:0x0 memout:0xb4d3 
# UVM_INFO @ 6942.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x2fff VSR2:0x3150 psr:0x4 ACTUAL: VSR1:0x2fff VSR2:0x3150 psr:0x4 
# UVM_INFO @ 6942.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30d7 pc:0x30d6 imem_rd:0x0ACTUAL: npc:0x30d7 pc:0x30d6 imem_rd:0x0
# UVM_INFO @ 6944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2ff3 
# UVM_INFO @ 6944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30d8 pc:0x30d7 imem_rd:0x1
# UVM_INFO @ 6961.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6961.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 6961.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6961.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6961.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 000  
# IR PCOFFSET9         : 100011111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12502  
# **********************************************
# Time: 6961.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 000  
# IR PCOFFSET9         : 100011111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12502  
# **********************************************
# Time: 6961.000ns 
# 
# UVM_INFO @ 6961.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6961.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xbf9c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xbf9c 
# UVM_INFO @ 6962.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x2fff VSR2:0x3150 psr:0x4 ACTUAL: VSR1:0x2fff VSR2:0x3150 psr:0x4 
# UVM_INFO @ 6962.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2ff4 pcout:0x2ff4 dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x311f NZP:0x0 M_Data:0x3150 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2ff4 pcout:0x2ff4 dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x311f NZP:0x0 M_Data:0x3150 enable_execute_status:0x0 
# UVM_INFO @ 6962.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30d8 pc:0x30d7 imem_rd:0x1ACTUAL: npc:0x30d8 pc:0x30d7 imem_rd:0x1
# UVM_INFO @ 6964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2ff4 
# UVM_INFO @ 6964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30d8 pc:0x30d7 imem_rd:0x0
# UVM_INFO @ 6981.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6981.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6981.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6981.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x2ff4 DMem_din:0x3150 DMem_rd:0x0 memout:0x98e9 ACTUAL: DMem_addr:0x2ff4 DMem_din:0x3150 DMem_rd:0x0 memout:0x98e9 
# UVM_INFO @ 6982.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x4768 VSR2:0x30e8 psr:0x4 ACTUAL: VSR1:0x4768 VSR2:0x30e8 psr:0x4 
# UVM_INFO @ 6982.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30d8 pc:0x30d7 imem_rd:0x0ACTUAL: npc:0x30d8 pc:0x30d7 imem_rd:0x0
# UVM_INFO @ 6984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2ff4 
# UVM_INFO @ 6984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30d9 pc:0x30d8 imem_rd:0x1
# UVM_INFO @ 7001.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7001.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 7001.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7001.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7001.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 111  
# IR PCOFFSET9         : 001100010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12503  
# **********************************************
# Time: 7001.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 111  
# IR PCOFFSET9         : 001100010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12503  
# **********************************************
# Time: 7001.000ns 
# 
# UVM_INFO @ 7001.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7001.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x32ff ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x32ff 
# UVM_INFO @ 7002.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x4768 VSR2:0x30e8 psr:0x4 ACTUAL: VSR1:0x4768 VSR2:0x30e8 psr:0x4 
# UVM_INFO @ 7002.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x3138 pcout:0x3138 dr:0x0 sr1:0x1 sr2:0x7 IR_Exec:0x3e62 NZP:0x0 M_Data:0x30e8 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x3138 pcout:0x3138 dr:0x0 sr1:0x1 sr2:0x7 IR_Exec:0x3e62 NZP:0x0 M_Data:0x30e8 enable_execute_status:0x0 
# UVM_INFO @ 7002.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30d9 pc:0x30d8 imem_rd:0x1ACTUAL: npc:0x30d9 pc:0x30d8 imem_rd:0x1
# UVM_INFO @ 7004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x3138 
# UVM_INFO @ 7004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30d9 pc:0x30d8 imem_rd:0x0
# UVM_INFO @ 7021.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7021.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7021.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7021.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x3138 DMem_din:0x30e8 DMem_rd:0x0 memout:0x1b88 ACTUAL: DMem_addr:0x3138 DMem_din:0x30e8 DMem_rd:0x0 memout:0x1b88 
# UVM_INFO @ 7022.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x10ee VSR2:0x3150 psr:0x4 ACTUAL: VSR1:0x10ee VSR2:0x3150 psr:0x4 
# UVM_INFO @ 7022.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30d9 pc:0x30d8 imem_rd:0x0ACTUAL: npc:0x30d9 pc:0x30d8 imem_rd:0x0
# UVM_INFO @ 7024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3138 
# UVM_INFO @ 7024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30da pc:0x30d9 imem_rd:0x1
# UVM_INFO @ 7041.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7041.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 7041.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7041.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : JMP 
# IR BaseR             : 101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001100  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12504  
# **********************************************
# Time: 7041.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : JMP 
# IR BaseR             : 101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001100  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12504  
# **********************************************
# Time: 7041.000ns 
# 
# UVM_INFO @ 7041.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7041.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x86a1 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x86a1 
# UVM_INFO @ 7042.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x10ee VSR2:0x3150 psr:0x4 ACTUAL: VSR1:0x10ee VSR2:0x3150 psr:0x4 
# UVM_INFO @ 7042.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x10ee pcout:0x10ee dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0xc140 NZP:0x7 M_Data:0x3150 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x10ee pcout:0x10ee dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0xc140 NZP:0x7 M_Data:0x3150 enable_execute_status:0x0 
# UVM_INFO @ 7042.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30da pc:0x30d9 imem_rd:0x1ACTUAL: npc:0x30da pc:0x30d9 imem_rd:0x1
# UVM_INFO @ 7044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x10ee 
# UVM_INFO @ 7044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30db pc:0x30da imem_rd:0x1
# UVM_INFO @ 7061.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7061.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7061.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7061.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x53d0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x53d0 
# UVM_INFO @ 7062.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3150 VSR2:0x3150 psr:0x1 ACTUAL: VSR1:0x3150 VSR2:0x3150 psr:0x1 
# UVM_INFO @ 7062.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30db pc:0x30da imem_rd:0x1ACTUAL: npc:0x30db pc:0x30da imem_rd:0x1
# UVM_INFO @ 7064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x10ee 
# UVM_INFO @ 7064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30dc pc:0x30db imem_rd:0x1
# UVM_INFO @ 7081.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7081.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7081.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7081.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0ef9 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0ef9 
# UVM_INFO @ 7082.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x10ee VSR2:0x10ee psr:0x1 ACTUAL: VSR1:0x10ee VSR2:0x10ee psr:0x1 
# UVM_INFO @ 7082.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30dc pc:0x30db imem_rd:0x1ACTUAL: npc:0x30dc pc:0x30db imem_rd:0x1
# UVM_INFO @ 7084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x10ee 
# UVM_INFO @ 7084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30dd pc:0x30dc imem_rd:0x1
# UVM_INFO @ 7101.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7101.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7101.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7101.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7101.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9d16 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9d16 
# UVM_INFO @ 7102.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x10ee VSR2:0x10ee psr:0x1 ACTUAL: VSR1:0x10ee VSR2:0x10ee psr:0x1 
# UVM_INFO @ 7102.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30dd pc:0x30dc imem_rd:0x1ACTUAL: npc:0x30dd pc:0x30dc imem_rd:0x1
# UVM_INFO @ 7104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x10ee 
# UVM_INFO @ 7104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30de pc:0x30dd imem_rd:0x1
# UVM_INFO @ 7121.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7121.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 7121.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7121.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7121.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 010  
# IR PCOFFSET9         : 010000010  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12508  
# **********************************************
# Time: 7121.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 010  
# IR PCOFFSET9         : 010000010  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12508  
# **********************************************
# Time: 7121.000ns 
# 
# UVM_INFO @ 7121.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7121.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe796 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe796 
# UVM_INFO @ 7122.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xcfe3 VSR2:0x10ee psr:0x1 ACTUAL: VSR1:0xcfe3 VSR2:0x10ee psr:0x1 
# UVM_INFO @ 7122.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x315d pcout:0x315d dr:0x2 sr1:0x2 sr2:0x0 IR_Exec:0xe482 NZP:0x0 M_Data:0x10ee enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x315d pcout:0x315d dr:0x2 sr1:0x2 sr2:0x0 IR_Exec:0xe482 NZP:0x0 M_Data:0x10ee enable_execute_status:0x0 
# UVM_INFO @ 7122.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30de pc:0x30dd imem_rd:0x1ACTUAL: npc:0x30de pc:0x30dd imem_rd:0x1
# UVM_INFO @ 7124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x315d 
# UVM_INFO @ 7124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30df pc:0x30de imem_rd:0x1
# UVM_INFO @ 7141.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7141.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 7141.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7141.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7141.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 010  
# IR PCOFFSET9         : 010000010  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12509  
# **********************************************
# Time: 7141.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 010  
# IR PCOFFSET9         : 010000010  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12509  
# **********************************************
# Time: 7141.000ns 
# 
# UVM_INFO @ 7141.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7141.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x002e ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x002e 
# UVM_INFO @ 7142.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xcfe3 VSR2:0x10ee psr:0x1 ACTUAL: VSR1:0xcfe3 VSR2:0x10ee psr:0x1 
# UVM_INFO @ 7142.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x315e pcout:0x315e dr:0x2 sr1:0x2 sr2:0x0 IR_Exec:0xe482 NZP:0x0 M_Data:0x10ee enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x315e pcout:0x315e dr:0x2 sr1:0x2 sr2:0x0 IR_Exec:0xe482 NZP:0x0 M_Data:0x10ee enable_execute_status:0x0 
# UVM_INFO @ 7142.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30df pc:0x30de imem_rd:0x1ACTUAL: npc:0x30df pc:0x30de imem_rd:0x1
# UVM_INFO @ 7144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x315e 
# UVM_INFO @ 7144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30e0 pc:0x30df imem_rd:0x1
# UVM_INFO @ 7161.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7161.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 7161.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7161.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7161.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 001  
# IR BaseR             : 100  
# IR PCOFFSET6         : 010110  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12510  
# **********************************************
# Time: 7161.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 001  
# IR BaseR             : 100  
# IR PCOFFSET6         : 010110  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12510  
# **********************************************
# Time: 7161.000ns 
# 
# UVM_INFO @ 7161.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7161.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x151c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x151c 
# UVM_INFO @ 7162.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x2fff VSR2:0x10ee psr:0x1 ACTUAL: VSR1:0x2fff VSR2:0x10ee psr:0x1 
# UVM_INFO @ 7162.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x3015 pcout:0x3015 dr:0x1 sr1:0x4 sr2:0x0 IR_Exec:0x6316 NZP:0x0 M_Data:0x10ee enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x3015 pcout:0x3015 dr:0x1 sr1:0x4 sr2:0x0 IR_Exec:0x6316 NZP:0x0 M_Data:0x10ee enable_execute_status:0x0 
# UVM_INFO @ 7162.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30e0 pc:0x30df imem_rd:0x1ACTUAL: npc:0x30e0 pc:0x30df imem_rd:0x1
# UVM_INFO @ 7164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x3015 
# UVM_INFO @ 7164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30e0 pc:0x30df imem_rd:0x0
# UVM_INFO @ 7181.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7181.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7181.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7181.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x3015 DMem_din:0x0000 DMem_rd:0x1 memout:0x7670 ACTUAL: DMem_addr:0x3015 DMem_din:0x0000 DMem_rd:0x1 memout:0x7670 
# UVM_INFO @ 7182.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x2fff VSR2:0x10ee psr:0x1 ACTUAL: VSR1:0x2fff VSR2:0x10ee psr:0x1 
# UVM_INFO @ 7182.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30e0 pc:0x30df imem_rd:0x0ACTUAL: npc:0x30e0 pc:0x30df imem_rd:0x0
# UVM_INFO @ 7184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3015 
# UVM_INFO @ 7184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30e1 pc:0x30e0 imem_rd:0x1
# UVM_INFO @ 7201.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7201.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 7201.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7201.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7201.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 001  
# IR BaseR             : 100  
# IR PCOFFSET6         : 010110  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12511  
# **********************************************
# Time: 7201.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 001  
# IR BaseR             : 100  
# IR PCOFFSET6         : 010110  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12511  
# **********************************************
# Time: 7201.000ns 
# 
# UVM_INFO @ 7201.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7201.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2a4b ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2a4b 
# UVM_INFO @ 7202.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x2fff VSR2:0x10ee psr:0x1 ACTUAL: VSR1:0x2fff VSR2:0x10ee psr:0x1 
# UVM_INFO @ 7202.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x3015 pcout:0x3015 dr:0x1 sr1:0x4 sr2:0x0 IR_Exec:0x6316 NZP:0x0 M_Data:0x10ee enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x3015 pcout:0x3015 dr:0x1 sr1:0x4 sr2:0x0 IR_Exec:0x6316 NZP:0x0 M_Data:0x10ee enable_execute_status:0x0 
# UVM_INFO @ 7202.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30e1 pc:0x30e0 imem_rd:0x1ACTUAL: npc:0x30e1 pc:0x30e0 imem_rd:0x1
# UVM_INFO @ 7204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x3015 
# UVM_INFO @ 7204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30e1 pc:0x30e0 imem_rd:0x0
# UVM_INFO @ 7221.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7221.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7221.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7221.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x3015 DMem_din:0x0000 DMem_rd:0x1 memout:0xd9dd ACTUAL: DMem_addr:0x3015 DMem_din:0x0000 DMem_rd:0x1 memout:0xd9dd 
# UVM_INFO @ 7222.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x30e8 VSR2:0x10ee psr:0x1 ACTUAL: VSR1:0x30e8 VSR2:0x10ee psr:0x1 
# UVM_INFO @ 7222.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30e1 pc:0x30e0 imem_rd:0x0ACTUAL: npc:0x30e1 pc:0x30e0 imem_rd:0x0
# UVM_INFO @ 7224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3015 
# UVM_INFO @ 7224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30e2 pc:0x30e1 imem_rd:0x1
# UVM_INFO @ 7241.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7241.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 7241.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7241.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7241.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 101  
# IR SR1               : 111  
# IR IM                : 0  
# IR SR2               : 000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12512  
# **********************************************
# Time: 7241.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 101  
# IR SR1               : 111  
# IR IM                : 0  
# IR SR2               : 000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12512  
# **********************************************
# Time: 7241.000ns 
# 
# UVM_INFO @ 7241.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7241.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9ede ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9ede 
# UVM_INFO @ 7242.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x30e8 VSR2:0x10ee psr:0x4 ACTUAL: VSR1:0x30e8 VSR2:0x10ee psr:0x4 
# UVM_INFO @ 7242.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x30e8 pcout:0x30e8 dr:0x5 sr1:0x7 sr2:0x0 IR_Exec:0x5bf8 NZP:0x0 M_Data:0x10ee enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x30e8 pcout:0x30e8 dr:0x5 sr1:0x7 sr2:0x0 IR_Exec:0x5bf8 NZP:0x0 M_Data:0x10ee enable_execute_status:0x0 
# UVM_INFO @ 7242.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30e2 pc:0x30e1 imem_rd:0x1ACTUAL: npc:0x30e2 pc:0x30e1 imem_rd:0x1
# UVM_INFO @ 7244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x30e8 
# UVM_INFO @ 7244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30e3 pc:0x30e2 imem_rd:0x1
# UVM_INFO @ 7261.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7261.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 7261.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7261.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7261.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 010  
# IR PCOFFSET9         : 111001000  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 12513  
# **********************************************
# Time: 7261.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 010  
# IR PCOFFSET9         : 111001000  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 12513  
# **********************************************
# Time: 7261.000ns 
# 
# UVM_INFO @ 7261.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7261.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xbf49 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xbf49 
# UVM_INFO @ 7262.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x30e8 VSR2:0x10ee psr:0x1 ACTUAL: VSR1:0x30e8 VSR2:0x10ee psr:0x1 
# UVM_INFO @ 7262.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x30a8 pcout:0x30a8 dr:0x2 sr1:0x7 sr2:0x0 IR_Exec:0xa5c8 NZP:0x0 M_Data:0x10ee enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x30a8 pcout:0x30a8 dr:0x2 sr1:0x7 sr2:0x0 IR_Exec:0xa5c8 NZP:0x0 M_Data:0x10ee enable_execute_status:0x0 
# UVM_INFO @ 7262.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30e3 pc:0x30e2 imem_rd:0x1ACTUAL: npc:0x30e3 pc:0x30e2 imem_rd:0x1
# UVM_INFO @ 7264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x30a8 
# UVM_INFO @ 7264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30e3 pc:0x30e2 imem_rd:0x0
# UVM_INFO @ 7281.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7281.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7281.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7281.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x30a8 DMem_din:0x0000 DMem_rd:0x1 memout:0x4437 ACTUAL: DMem_addr:0x30a8 DMem_din:0x0000 DMem_rd:0x1 memout:0x4437 
# UVM_INFO @ 7282.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xcf17 VSR2:0x9ede psr:0x1 ACTUAL: VSR1:0xcf17 VSR2:0x9ede psr:0x1 
# UVM_INFO @ 7282.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30e3 pc:0x30e2 imem_rd:0x0ACTUAL: npc:0x30e3 pc:0x30e2 imem_rd:0x0
# UVM_INFO @ 7284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x30a8 
# UVM_INFO @ 7284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30e3 pc:0x30e2 imem_rd:0x0
# UVM_INFO @ 7301.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7301.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7301.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7301.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x07b6 DMem_din:0x0000 DMem_rd:0x1 memout:0x07b6 ACTUAL: DMem_addr:0x07b6 DMem_din:0x0000 DMem_rd:0x1 memout:0x07b6 
# UVM_INFO @ 7302.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xcf17 VSR2:0x9ede psr:0x1 ACTUAL: VSR1:0xcf17 VSR2:0x9ede psr:0x1 
# UVM_INFO @ 7302.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30e3 pc:0x30e2 imem_rd:0x0ACTUAL: npc:0x30e3 pc:0x30e2 imem_rd:0x0
# UVM_INFO @ 7304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x30a8 
# UVM_INFO @ 7304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30e4 pc:0x30e3 imem_rd:0x1
# UVM_INFO @ 7321.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7321.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 7321.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7321.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7321.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 001  
# IR PCOFFSET9         : 011011111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 12514  
# **********************************************
# Time: 7321.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 001  
# IR PCOFFSET9         : 011011111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 12514  
# **********************************************
# Time: 7321.000ns 
# 
# UVM_INFO @ 7321.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7321.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x767b ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x767b 
# UVM_INFO @ 7322.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xcf17 VSR2:0x9ede psr:0x1 ACTUAL: VSR1:0xcf17 VSR2:0x9ede psr:0x1 
# UVM_INFO @ 7322.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x31c0 pcout:0x31c0 dr:0x0 sr1:0x3 sr2:0x1 IR_Exec:0xb2df NZP:0x0 M_Data:0x9ede enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x31c0 pcout:0x31c0 dr:0x0 sr1:0x3 sr2:0x1 IR_Exec:0xb2df NZP:0x0 M_Data:0x9ede enable_execute_status:0x0 
# UVM_INFO @ 7322.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30e4 pc:0x30e3 imem_rd:0x1ACTUAL: npc:0x30e4 pc:0x30e3 imem_rd:0x1
# UVM_INFO @ 7324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x31c0 
# UVM_INFO @ 7324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30e4 pc:0x30e3 imem_rd:0x0
# UVM_INFO @ 7341.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7341.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7341.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7341.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x31c0 DMem_din:0x0000 DMem_rd:0x1 memout:0x9488 ACTUAL: DMem_addr:0x31c0 DMem_din:0x0000 DMem_rd:0x1 memout:0x9488 
# UVM_INFO @ 7342.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x2fff VSR2:0x10ee psr:0x1 ACTUAL: VSR1:0x2fff VSR2:0x10ee psr:0x1 
# UVM_INFO @ 7342.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30e4 pc:0x30e3 imem_rd:0x0ACTUAL: npc:0x30e4 pc:0x30e3 imem_rd:0x0
# UVM_INFO @ 7344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x31c0 
# UVM_INFO @ 7344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30e4 pc:0x30e3 imem_rd:0x0
# UVM_INFO @ 7361.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7361.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7361.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7361.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x6204 DMem_din:0x9ede DMem_rd:0x0 memout:0x6204 ACTUAL: DMem_addr:0x6204 DMem_din:0x9ede DMem_rd:0x0 memout:0x6204 
# UVM_INFO @ 7362.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x2fff VSR2:0x10ee psr:0x1 ACTUAL: VSR1:0x2fff VSR2:0x10ee psr:0x1 
# UVM_INFO @ 7362.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30e4 pc:0x30e3 imem_rd:0x0ACTUAL: npc:0x30e4 pc:0x30e3 imem_rd:0x0
# UVM_INFO @ 7364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x31c0 
# UVM_INFO @ 7364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30e5 pc:0x30e4 imem_rd:0x1
# UVM_INFO @ 7381.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7381.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 7381.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7381.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 100  
# IR BaseR             : 100  
# IR PCOFFSET6         : 000010  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12515  
# **********************************************
# Time: 7381.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 100  
# IR BaseR             : 100  
# IR PCOFFSET6         : 000010  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12515  
# **********************************************
# Time: 7381.000ns 
# 
# UVM_INFO @ 7381.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7381.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe200 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe200 
# UVM_INFO @ 7382.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x2fff VSR2:0x10ee psr:0x1 ACTUAL: VSR1:0x2fff VSR2:0x10ee psr:0x1 
# UVM_INFO @ 7382.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x3001 pcout:0x3001 dr:0x4 sr1:0x4 sr2:0x0 IR_Exec:0x6902 NZP:0x0 M_Data:0x10ee enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x3001 pcout:0x3001 dr:0x4 sr1:0x4 sr2:0x0 IR_Exec:0x6902 NZP:0x0 M_Data:0x10ee enable_execute_status:0x0 
# UVM_INFO @ 7382.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30e5 pc:0x30e4 imem_rd:0x1ACTUAL: npc:0x30e5 pc:0x30e4 imem_rd:0x1
# UVM_INFO @ 7384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x3001 
# UVM_INFO @ 7384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30e5 pc:0x30e4 imem_rd:0x0
# UVM_INFO @ 7401.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7401.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7401.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7401.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x3001 DMem_din:0x0000 DMem_rd:0x1 memout:0x5fa0 ACTUAL: DMem_addr:0x3001 DMem_din:0x0000 DMem_rd:0x1 memout:0x5fa0 
# UVM_INFO @ 7402.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x10ee VSR2:0x10ee psr:0x1 ACTUAL: VSR1:0x10ee VSR2:0x10ee psr:0x1 
# UVM_INFO @ 7402.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30e5 pc:0x30e4 imem_rd:0x0ACTUAL: npc:0x30e5 pc:0x30e4 imem_rd:0x0
# UVM_INFO @ 7404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x3001 
# UVM_INFO @ 7404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30e5 pc:0x30e4 imem_rd:0x0
# UVM_INFO @ 7421.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7421.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7421.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7421.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7421.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6295 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6295 
# UVM_INFO @ 7422.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x10ee VSR2:0x10ee psr:0x1 ACTUAL: VSR1:0x10ee VSR2:0x10ee psr:0x1 
# UVM_INFO @ 7422.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30e5 pc:0x30e4 imem_rd:0x0ACTUAL: npc:0x30e5 pc:0x30e4 imem_rd:0x0
# UVM_INFO @ 7424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x3001 
# UVM_INFO @ 7424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30e5 pc:0x30e4 imem_rd:0x0
# UVM_INFO @ 7441.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7441.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7441.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7441.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x3001 DMem_din:0x0000 DMem_rd:0x1 memout:0x4b6f ACTUAL: DMem_addr:0x3001 DMem_din:0x0000 DMem_rd:0x1 memout:0x4b6f 
# UVM_INFO @ 7442.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x6295 VSR2:0x10ee psr:0x1 ACTUAL: VSR1:0x6295 VSR2:0x10ee psr:0x1 
# UVM_INFO @ 7442.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30e5 pc:0x30e4 imem_rd:0x0ACTUAL: npc:0x30e5 pc:0x30e4 imem_rd:0x0
# UVM_INFO @ 7444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3001 
# UVM_INFO @ 7444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30e6 pc:0x30e5 imem_rd:0x1
# UVM_INFO @ 7461.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7461.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 7461.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7461.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7461.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa98a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa98a 
# UVM_INFO @ 7462.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x6295 VSR2:0x10ee psr:0x1 ACTUAL: VSR1:0x6295 VSR2:0x10ee psr:0x1 
# UVM_INFO @ 7462.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2fe9 pcout:0x2fe9 dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x0f05 NZP:0x7 M_Data:0x10ee enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2fe9 pcout:0x2fe9 dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x0f05 NZP:0x7 M_Data:0x10ee enable_execute_status:0x0 
# UVM_INFO @ 7462.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30e6 pc:0x30e5 imem_rd:0x1ACTUAL: npc:0x30e6 pc:0x30e5 imem_rd:0x1
# UVM_INFO @ 7464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2fe9 
# UVM_INFO @ 7464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30e7 pc:0x30e6 imem_rd:0x1
# UVM_INFO @ 7481.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7481.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7481.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7481.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 111  
# IR PCOFFSET9         : 100000101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12517  
# **********************************************
# Time: 7481.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 111  
# IR PCOFFSET9         : 100000101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12517  
# **********************************************
# Time: 7481.000ns 
# 
# UVM_INFO @ 7481.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7481.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x413e ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x413e 
# UVM_INFO @ 7482.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x6295 VSR2:0x10ee psr:0x1 ACTUAL: VSR1:0x6295 VSR2:0x10ee psr:0x1 
# UVM_INFO @ 7482.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30e7 pc:0x30e6 imem_rd:0x1ACTUAL: npc:0x30e7 pc:0x30e6 imem_rd:0x1
# UVM_INFO @ 7484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2fe9 
# UVM_INFO @ 7484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30e8 pc:0x30e7 imem_rd:0x1
# UVM_INFO @ 7501.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7501.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 7501.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7501.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7501.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 110  
# IR BaseR             : 000  
# IR PCOFFSET6         : 111110  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12518  
# **********************************************
# Time: 7501.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 110  
# IR BaseR             : 000  
# IR PCOFFSET6         : 111110  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12518  
# **********************************************
# Time: 7501.000ns 
# 
# UVM_INFO @ 7501.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7501.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3149 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3149 
# UVM_INFO @ 7502.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x2fe9 VSR2:0x2fe9 psr:0x1 ACTUAL: VSR1:0x2fe9 VSR2:0x2fe9 psr:0x1 
# UVM_INFO @ 7502.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x2fe7 pcout:0x2fe7 dr:0x6 sr1:0x0 sr2:0x0 IR_Exec:0x6c3e NZP:0x0 M_Data:0x2fe9 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x2fe7 pcout:0x2fe7 dr:0x6 sr1:0x0 sr2:0x0 IR_Exec:0x6c3e NZP:0x0 M_Data:0x2fe9 enable_execute_status:0x0 
# UVM_INFO @ 7502.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30e8 pc:0x30e7 imem_rd:0x1ACTUAL: npc:0x30e8 pc:0x30e7 imem_rd:0x1
# UVM_INFO @ 7504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2fe7 
# UVM_INFO @ 7504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30e8 pc:0x30e7 imem_rd:0x0
# UVM_INFO @ 7521.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7521.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7521.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7521.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x2fe7 DMem_din:0x0000 DMem_rd:0x1 memout:0x2fe8 ACTUAL: DMem_addr:0x2fe7 DMem_din:0x0000 DMem_rd:0x1 memout:0x2fe8 
# UVM_INFO @ 7522.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x8bb8 VSR2:0x30e8 psr:0x1 ACTUAL: VSR1:0x8bb8 VSR2:0x30e8 psr:0x1 
# UVM_INFO @ 7522.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30e8 pc:0x30e7 imem_rd:0x0ACTUAL: npc:0x30e8 pc:0x30e7 imem_rd:0x0
# UVM_INFO @ 7524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2fe7 
# UVM_INFO @ 7524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30e9 pc:0x30e8 imem_rd:0x1
# UVM_INFO @ 7541.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7541.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 7541.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7541.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7541.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 111  
# IR SR1               : 110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12519  
# **********************************************
# Time: 7541.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 111  
# IR SR1               : 110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12519  
# **********************************************
# Time: 7541.000ns 
# 
# UVM_INFO @ 7541.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7541.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7d2f ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7d2f 
# UVM_INFO @ 7542.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x8bb8 VSR2:0x30e8 psr:0x1 ACTUAL: VSR1:0x8bb8 VSR2:0x30e8 psr:0x1 
# UVM_INFO @ 7542.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x82d0 pcout:0x82d0 dr:0x7 sr1:0x6 sr2:0x7 IR_Exec:0x9fbf NZP:0x0 M_Data:0x30e8 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x82d0 pcout:0x82d0 dr:0x7 sr1:0x6 sr2:0x7 IR_Exec:0x9fbf NZP:0x0 M_Data:0x30e8 enable_execute_status:0x0 
# UVM_INFO @ 7542.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30e9 pc:0x30e8 imem_rd:0x1ACTUAL: npc:0x30e9 pc:0x30e8 imem_rd:0x1
# UVM_INFO @ 7544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x82d0 
# UVM_INFO @ 7544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30ea pc:0x30e9 imem_rd:0x1
# UVM_INFO @ 7561.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7561.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 7561.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7561.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7561.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 110  
# IR PCOFFSET9         : 011011000  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12520  
# **********************************************
# Time: 7561.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 110  
# IR PCOFFSET9         : 011011000  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12520  
# **********************************************
# Time: 7561.000ns 
# 
# UVM_INFO @ 7561.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7561.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x38fa ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x38fa 
# UVM_INFO @ 7562.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xcf17 VSR2:0x2fe9 psr:0x4 ACTUAL: VSR1:0xcf17 VSR2:0x2fe9 psr:0x4 
# UVM_INFO @ 7562.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x31bf pcout:0x31bf dr:0x6 sr1:0x3 sr2:0x0 IR_Exec:0x2cd8 NZP:0x0 M_Data:0x2fe9 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x31bf pcout:0x31bf dr:0x6 sr1:0x3 sr2:0x0 IR_Exec:0x2cd8 NZP:0x0 M_Data:0x2fe9 enable_execute_status:0x0 
# UVM_INFO @ 7562.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30ea pc:0x30e9 imem_rd:0x1ACTUAL: npc:0x30ea pc:0x30e9 imem_rd:0x1
# UVM_INFO @ 7564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x31bf 
# UVM_INFO @ 7564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30ea pc:0x30e9 imem_rd:0x0
# UVM_INFO @ 7581.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7581.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7581.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7581.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x31bf DMem_din:0x0000 DMem_rd:0x1 memout:0xbd1d ACTUAL: DMem_addr:0x31bf DMem_din:0x0000 DMem_rd:0x1 memout:0xbd1d 
# UVM_INFO @ 7582.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xcf17 VSR2:0x2fe9 psr:0x4 ACTUAL: VSR1:0xcf17 VSR2:0x2fe9 psr:0x4 
# UVM_INFO @ 7582.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30ea pc:0x30e9 imem_rd:0x0ACTUAL: npc:0x30ea pc:0x30e9 imem_rd:0x0
# UVM_INFO @ 7584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x31bf 
# UVM_INFO @ 7584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30eb pc:0x30ea imem_rd:0x1
# UVM_INFO @ 7601.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7601.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 7601.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7601.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7601.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 110  
# IR PCOFFSET9         : 011011000  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12521  
# **********************************************
# Time: 7601.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 110  
# IR PCOFFSET9         : 011011000  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12521  
# **********************************************
# Time: 7601.000ns 
# 
# UVM_INFO @ 7601.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7601.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa1a7 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa1a7 
# UVM_INFO @ 7602.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xcf17 VSR2:0x2fe9 psr:0x4 ACTUAL: VSR1:0xcf17 VSR2:0x2fe9 psr:0x4 
# UVM_INFO @ 7602.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x31c0 pcout:0x31c0 dr:0x6 sr1:0x3 sr2:0x0 IR_Exec:0x2cd8 NZP:0x0 M_Data:0x2fe9 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x31c0 pcout:0x31c0 dr:0x6 sr1:0x3 sr2:0x0 IR_Exec:0x2cd8 NZP:0x0 M_Data:0x2fe9 enable_execute_status:0x0 
# UVM_INFO @ 7602.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30eb pc:0x30ea imem_rd:0x1ACTUAL: npc:0x30eb pc:0x30ea imem_rd:0x1
# UVM_INFO @ 7604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x31c0 
# UVM_INFO @ 7604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30eb pc:0x30ea imem_rd:0x0
# UVM_INFO @ 7621.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7621.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7621.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7621.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x31c0 DMem_din:0x0000 DMem_rd:0x1 memout:0x6539 ACTUAL: DMem_addr:0x31c0 DMem_din:0x0000 DMem_rd:0x1 memout:0x6539 
# UVM_INFO @ 7622.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x30e8 VSR2:0x9ede psr:0x4 ACTUAL: VSR1:0x30e8 VSR2:0x9ede psr:0x4 
# UVM_INFO @ 7622.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30eb pc:0x30ea imem_rd:0x0ACTUAL: npc:0x30eb pc:0x30ea imem_rd:0x0
# UVM_INFO @ 7624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x31c0 
# UVM_INFO @ 7624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30eb pc:0x30ea imem_rd:0x0
# UVM_INFO @ 7641.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7641.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 7641.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7641.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7641.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 001  
# IR BaseR             : 101  
# IR PCOFFSET6         : 101111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12522  
# **********************************************
# Time: 7641.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 001  
# IR BaseR             : 101  
# IR PCOFFSET6         : 101111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12522  
# **********************************************
# Time: 7641.000ns 
# 
# UVM_INFO @ 7641.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7641.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf503 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf503 
# UVM_INFO @ 7642.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x30e8 VSR2:0x9ede psr:0x4 ACTUAL: VSR1:0x30e8 VSR2:0x9ede psr:0x4 
# UVM_INFO @ 7642.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x30d7 pcout:0x30d7 dr:0x0 sr1:0x5 sr2:0x1 IR_Exec:0x736f NZP:0x0 M_Data:0x9ede enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x30d7 pcout:0x30d7 dr:0x0 sr1:0x5 sr2:0x1 IR_Exec:0x736f NZP:0x0 M_Data:0x9ede enable_execute_status:0x0 
# UVM_INFO @ 7642.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30eb pc:0x30ea imem_rd:0x0ACTUAL: npc:0x30eb pc:0x30ea imem_rd:0x0
# UVM_INFO @ 7644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x30d7 
# UVM_INFO @ 7644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30eb pc:0x30ea imem_rd:0x0
# UVM_INFO @ 7661.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7661.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7661.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7661.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x30d7 DMem_din:0x9ede DMem_rd:0x0 memout:0x7289 ACTUAL: DMem_addr:0x30d7 DMem_din:0x9ede DMem_rd:0x0 memout:0x7289 
# UVM_INFO @ 7662.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xf503 VSR2:0x2fe9 psr:0x4 ACTUAL: VSR1:0xf503 VSR2:0x2fe9 psr:0x4 
# UVM_INFO @ 7662.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30eb pc:0x30ea imem_rd:0x0ACTUAL: npc:0x30eb pc:0x30ea imem_rd:0x0
# UVM_INFO @ 7664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x30d7 
# UVM_INFO @ 7664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30ec pc:0x30eb imem_rd:0x1
# UVM_INFO @ 7681.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7681.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 7681.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7681.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7681.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6229 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6229 
# UVM_INFO @ 7682.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xf503 VSR2:0x2fe9 psr:0x4 ACTUAL: VSR1:0xf503 VSR2:0x2fe9 psr:0x4 
# UVM_INFO @ 7682.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x308f pcout:0x308f dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x03a5 NZP:0x1 M_Data:0x2fe9 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x308f pcout:0x308f dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x03a5 NZP:0x1 M_Data:0x2fe9 enable_execute_status:0x0 
# UVM_INFO @ 7682.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30ec pc:0x30eb imem_rd:0x1ACTUAL: npc:0x30ec pc:0x30eb imem_rd:0x1
# UVM_INFO @ 7684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x308f 
# UVM_INFO @ 7684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30ed pc:0x30ec imem_rd:0x1
# UVM_INFO @ 7701.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7701.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7701.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7701.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 001  
# IR PCOFFSET9         : 110100101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12523  
# **********************************************
# Time: 7701.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 001  
# IR PCOFFSET9         : 110100101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12523  
# **********************************************
# Time: 7701.000ns 
# 
# UVM_INFO @ 7701.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7701.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x289c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x289c 
# UVM_INFO @ 7702.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xf503 VSR2:0x2fe9 psr:0x4 ACTUAL: VSR1:0xf503 VSR2:0x2fe9 psr:0x4 
# UVM_INFO @ 7702.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30ed pc:0x30ec imem_rd:0x1ACTUAL: npc:0x30ed pc:0x30ec imem_rd:0x1
# UVM_INFO @ 7704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x308f 
# UVM_INFO @ 7704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30ee pc:0x30ed imem_rd:0x1
# UVM_INFO @ 7721.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7721.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 7721.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7721.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7721.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 010  
# IR SR1               : 000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12524  
# **********************************************
# Time: 7721.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 010  
# IR SR1               : 000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12524  
# **********************************************
# Time: 7721.000ns 
# 
# UVM_INFO @ 7721.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7721.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9a8e ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9a8e 
# UVM_INFO @ 7722.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x2fe9 VSR2:0x82d0 psr:0x4 ACTUAL: VSR1:0x2fe9 VSR2:0x82d0 psr:0x4 
# UVM_INFO @ 7722.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xd016 pcout:0xd016 dr:0x2 sr1:0x0 sr2:0x7 IR_Exec:0x943f NZP:0x0 M_Data:0x82d0 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xd016 pcout:0xd016 dr:0x2 sr1:0x0 sr2:0x7 IR_Exec:0x943f NZP:0x0 M_Data:0x82d0 enable_execute_status:0x0 
# UVM_INFO @ 7722.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30ee pc:0x30ed imem_rd:0x1ACTUAL: npc:0x30ee pc:0x30ed imem_rd:0x1
# UVM_INFO @ 7724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xd016 
# UVM_INFO @ 7724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30ef pc:0x30ee imem_rd:0x1
# UVM_INFO @ 7741.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7741.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 7741.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7741.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7741.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 010  
# IR SR1               : 000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12525  
# **********************************************
# Time: 7741.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 010  
# IR SR1               : 000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12525  
# **********************************************
# Time: 7741.000ns 
# 
# UVM_INFO @ 7741.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7741.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xcc1d ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xcc1d 
# UVM_INFO @ 7742.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x2fe9 VSR2:0x82d0 psr:0x4 ACTUAL: VSR1:0x2fe9 VSR2:0x82d0 psr:0x4 
# UVM_INFO @ 7742.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xd016 pcout:0xd016 dr:0x2 sr1:0x0 sr2:0x7 IR_Exec:0x943f NZP:0x0 M_Data:0x82d0 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xd016 pcout:0xd016 dr:0x2 sr1:0x0 sr2:0x7 IR_Exec:0x943f NZP:0x0 M_Data:0x82d0 enable_execute_status:0x0 
# UVM_INFO @ 7742.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30ef pc:0x30ee imem_rd:0x1ACTUAL: npc:0x30ef pc:0x30ee imem_rd:0x1
# UVM_INFO @ 7744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xd016 
# UVM_INFO @ 7744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30f0 pc:0x30ef imem_rd:0x1
# UVM_INFO @ 7761.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7761.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 7761.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7761.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7761.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 101  
# IR BaseR             : 100  
# IR PCOFFSET6         : 011001  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12526  
# **********************************************
# Time: 7761.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 101  
# IR BaseR             : 100  
# IR PCOFFSET6         : 011001  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12526  
# **********************************************
# Time: 7761.000ns 
# 
# UVM_INFO @ 7761.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7761.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8c0f ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8c0f 
# UVM_INFO @ 7762.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x6295 VSR2:0x2fe9 psr:0x4 ACTUAL: VSR1:0x6295 VSR2:0x2fe9 psr:0x4 
# UVM_INFO @ 7762.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x62ae pcout:0x62ae dr:0x5 sr1:0x4 sr2:0x0 IR_Exec:0x6b19 NZP:0x0 M_Data:0x2fe9 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x62ae pcout:0x62ae dr:0x5 sr1:0x4 sr2:0x0 IR_Exec:0x6b19 NZP:0x0 M_Data:0x2fe9 enable_execute_status:0x0 
# UVM_INFO @ 7762.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30f0 pc:0x30ef imem_rd:0x1ACTUAL: npc:0x30f0 pc:0x30ef imem_rd:0x1
# UVM_INFO @ 7764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x62ae 
# UVM_INFO @ 7764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30f0 pc:0x30ef imem_rd:0x0
# UVM_INFO @ 7781.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7781.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7781.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7781.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x62ae DMem_din:0x0000 DMem_rd:0x1 memout:0xdc19 ACTUAL: DMem_addr:0x62ae DMem_din:0x0000 DMem_rd:0x1 memout:0xdc19 
# UVM_INFO @ 7782.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x6295 VSR2:0x2fe9 psr:0x4 ACTUAL: VSR1:0x6295 VSR2:0x2fe9 psr:0x4 
# UVM_INFO @ 7782.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30f0 pc:0x30ef imem_rd:0x0ACTUAL: npc:0x30f0 pc:0x30ef imem_rd:0x0
# UVM_INFO @ 7784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x62ae 
# UVM_INFO @ 7784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30f1 pc:0x30f0 imem_rd:0x1
# UVM_INFO @ 7801.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7801.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 7801.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7801.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 101  
# IR BaseR             : 100  
# IR PCOFFSET6         : 011001  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12527  
# **********************************************
# Time: 7801.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 101  
# IR BaseR             : 100  
# IR PCOFFSET6         : 011001  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12527  
# **********************************************
# Time: 7801.000ns 
# 
# UVM_INFO @ 7801.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7801.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0777 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0777 
# UVM_INFO @ 7802.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x6295 VSR2:0x2fe9 psr:0x4 ACTUAL: VSR1:0x6295 VSR2:0x2fe9 psr:0x4 
# UVM_INFO @ 7802.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x62ae pcout:0x62ae dr:0x5 sr1:0x4 sr2:0x0 IR_Exec:0x6b19 NZP:0x0 M_Data:0x2fe9 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x62ae pcout:0x62ae dr:0x5 sr1:0x4 sr2:0x0 IR_Exec:0x6b19 NZP:0x0 M_Data:0x2fe9 enable_execute_status:0x0 
# UVM_INFO @ 7802.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30f1 pc:0x30f0 imem_rd:0x1ACTUAL: npc:0x30f1 pc:0x30f0 imem_rd:0x1
# UVM_INFO @ 7804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x62ae 
# UVM_INFO @ 7804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30f1 pc:0x30f0 imem_rd:0x0
# UVM_INFO @ 7821.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7821.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7821.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7821.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x62ae DMem_din:0x0000 DMem_rd:0x1 memout:0xc545 ACTUAL: DMem_addr:0x62ae DMem_din:0x0000 DMem_rd:0x1 memout:0xc545 
# UVM_INFO @ 7822.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x2fe9 VSR2:0x2fe9 psr:0x4 ACTUAL: VSR1:0x2fe9 VSR2:0x2fe9 psr:0x4 
# UVM_INFO @ 7822.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30f1 pc:0x30f0 imem_rd:0x0ACTUAL: npc:0x30f1 pc:0x30f0 imem_rd:0x0
# UVM_INFO @ 7824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x62ae 
# UVM_INFO @ 7824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30f1 pc:0x30f0 imem_rd:0x0
# UVM_INFO @ 7841.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7841.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7841.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7841.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7841.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x60ec ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x60ec 
# UVM_INFO @ 7842.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x2fe9 VSR2:0x2fe9 psr:0x4 ACTUAL: VSR1:0x2fe9 VSR2:0x2fe9 psr:0x4 
# UVM_INFO @ 7842.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30f1 pc:0x30f0 imem_rd:0x0ACTUAL: npc:0x30f1 pc:0x30f0 imem_rd:0x0
# UVM_INFO @ 7844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x62ae 
# UVM_INFO @ 7844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30f1 pc:0x30f0 imem_rd:0x0
# UVM_INFO @ 7861.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7861.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7861.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7861.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x62ae DMem_din:0x0000 DMem_rd:0x1 memout:0x73e2 ACTUAL: DMem_addr:0x62ae DMem_din:0x0000 DMem_rd:0x1 memout:0x73e2 
# UVM_INFO @ 7862.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xcf17 VSR2:0x2fe9 psr:0x4 ACTUAL: VSR1:0xcf17 VSR2:0x2fe9 psr:0x4 
# UVM_INFO @ 7862.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30f1 pc:0x30f0 imem_rd:0x0ACTUAL: npc:0x30f1 pc:0x30f0 imem_rd:0x0
# UVM_INFO @ 7864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x62ae 
# UVM_INFO @ 7864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30f2 pc:0x30f1 imem_rd:0x1
# UVM_INFO @ 7881.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7881.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 7881.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7881.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7881.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe677 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe677 
# UVM_INFO @ 7882.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xcf17 VSR2:0x2fe9 psr:0x4 ACTUAL: VSR1:0xcf17 VSR2:0x2fe9 psr:0x4 
# UVM_INFO @ 7882.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x31b5 pcout:0x31b5 dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x02c5 NZP:0x1 M_Data:0x2fe9 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x31b5 pcout:0x31b5 dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x02c5 NZP:0x1 M_Data:0x2fe9 enable_execute_status:0x0 
# UVM_INFO @ 7882.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30f2 pc:0x30f1 imem_rd:0x1ACTUAL: npc:0x30f2 pc:0x30f1 imem_rd:0x1
# UVM_INFO @ 7884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x31b5 
# UVM_INFO @ 7884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30f3 pc:0x30f2 imem_rd:0x1
# UVM_INFO @ 7901.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7901.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7901.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 001  
# IR PCOFFSET9         : 011000101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12529  
# **********************************************
# Time: 7901.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 001  
# IR PCOFFSET9         : 011000101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12529  
# **********************************************
# Time: 7901.000ns 
# 
# UVM_INFO @ 7901.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7901.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5243 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5243 
# UVM_INFO @ 7902.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xcf17 VSR2:0x2fe9 psr:0x1 ACTUAL: VSR1:0xcf17 VSR2:0x2fe9 psr:0x1 
# UVM_INFO @ 7902.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30f3 pc:0x30f2 imem_rd:0x1ACTUAL: npc:0x30f3 pc:0x30f2 imem_rd:0x1
# UVM_INFO @ 7904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x31b5 
# UVM_INFO @ 7904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30f4 pc:0x30f3 imem_rd:0x1
# UVM_INFO @ 7921.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7921.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7921.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7921.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8047 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8047 
# UVM_INFO @ 7922.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x31b5 VSR2:0x31b5 psr:0x1 ACTUAL: VSR1:0x31b5 VSR2:0x31b5 psr:0x1 
# UVM_INFO @ 7922.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30f4 pc:0x30f3 imem_rd:0x1ACTUAL: npc:0x30f4 pc:0x30f3 imem_rd:0x1
# UVM_INFO @ 7924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x31b5 
# UVM_INFO @ 7924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30f5 pc:0x30f4 imem_rd:0x1
# UVM_INFO @ 7941.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7941.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7941.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7941.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7941.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x79e8 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x79e8 
# UVM_INFO @ 7942.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x31b5 VSR2:0x31b5 psr:0x1 ACTUAL: VSR1:0x31b5 VSR2:0x31b5 psr:0x1 
# UVM_INFO @ 7942.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30f5 pc:0x30f4 imem_rd:0x1ACTUAL: npc:0x30f5 pc:0x30f4 imem_rd:0x1
# UVM_INFO @ 7944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x31b5 
# UVM_INFO @ 7944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30f6 pc:0x30f5 imem_rd:0x1
# UVM_INFO @ 7961.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7961.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 7961.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7961.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7961.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 011  
# IR BaseR             : 001  
# IR PCOFFSET6         : 110000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12532  
# **********************************************
# Time: 7961.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 011  
# IR BaseR             : 001  
# IR PCOFFSET6         : 110000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12532  
# **********************************************
# Time: 7961.000ns 
# 
# UVM_INFO @ 7961.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7961.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9201 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9201 
# UVM_INFO @ 7962.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x9ede VSR2:0xcf17 psr:0x1 ACTUAL: VSR1:0x9ede VSR2:0xcf17 psr:0x1 
# UVM_INFO @ 7962.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x9ece pcout:0x9ece dr:0x0 sr1:0x1 sr2:0x3 IR_Exec:0x7670 NZP:0x0 M_Data:0xcf17 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x9ece pcout:0x9ece dr:0x0 sr1:0x1 sr2:0x3 IR_Exec:0x7670 NZP:0x0 M_Data:0xcf17 enable_execute_status:0x0 
# UVM_INFO @ 7962.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30f6 pc:0x30f5 imem_rd:0x1ACTUAL: npc:0x30f6 pc:0x30f5 imem_rd:0x1
# UVM_INFO @ 7964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x9ece 
# UVM_INFO @ 7964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30f6 pc:0x30f5 imem_rd:0x0
# UVM_INFO @ 7981.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7981.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7981.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7981.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x9ece DMem_din:0xcf17 DMem_rd:0x0 memout:0x98e3 ACTUAL: DMem_addr:0x9ece DMem_din:0xcf17 DMem_rd:0x0 memout:0x98e3 
# UVM_INFO @ 7982.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x9ede VSR2:0xcf17 psr:0x1 ACTUAL: VSR1:0x9ede VSR2:0xcf17 psr:0x1 
# UVM_INFO @ 7982.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30f6 pc:0x30f5 imem_rd:0x0ACTUAL: npc:0x30f6 pc:0x30f5 imem_rd:0x0
# UVM_INFO @ 7984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x9ece 
# UVM_INFO @ 7984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30f7 pc:0x30f6 imem_rd:0x1
# UVM_INFO @ 8001.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8001.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 8001.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8001.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8001.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 011  
# IR BaseR             : 001  
# IR PCOFFSET6         : 110000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12533  
# **********************************************
# Time: 8001.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 011  
# IR BaseR             : 001  
# IR PCOFFSET6         : 110000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12533  
# **********************************************
# Time: 8001.000ns 
# 
# UVM_INFO @ 8001.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8001.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xda59 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xda59 
# UVM_INFO @ 8002.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x9ede VSR2:0xcf17 psr:0x1 ACTUAL: VSR1:0x9ede VSR2:0xcf17 psr:0x1 
# UVM_INFO @ 8002.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x9ece pcout:0x9ece dr:0x0 sr1:0x1 sr2:0x3 IR_Exec:0x7670 NZP:0x0 M_Data:0xcf17 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x9ece pcout:0x9ece dr:0x0 sr1:0x1 sr2:0x3 IR_Exec:0x7670 NZP:0x0 M_Data:0xcf17 enable_execute_status:0x0 
# UVM_INFO @ 8002.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30f7 pc:0x30f6 imem_rd:0x1ACTUAL: npc:0x30f7 pc:0x30f6 imem_rd:0x1
# UVM_INFO @ 8004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x9ece 
# UVM_INFO @ 8004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30f7 pc:0x30f6 imem_rd:0x0
# UVM_INFO @ 8021.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8021.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8021.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8021.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x9ece DMem_din:0xcf17 DMem_rd:0x0 memout:0x1c7f ACTUAL: DMem_addr:0x9ece DMem_din:0xcf17 DMem_rd:0x0 memout:0x1c7f 
# UVM_INFO @ 8022.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x6295 VSR2:0x31b5 psr:0x1 ACTUAL: VSR1:0x6295 VSR2:0x31b5 psr:0x1 
# UVM_INFO @ 8022.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30f7 pc:0x30f6 imem_rd:0x0ACTUAL: npc:0x30f7 pc:0x30f6 imem_rd:0x0
# UVM_INFO @ 8024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x9ece 
# UVM_INFO @ 8024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30f8 pc:0x30f7 imem_rd:0x1
# UVM_INFO @ 8041.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8041.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 8041.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8041.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8041.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 111  
# IR PCOFFSET9         : 100000011  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12534  
# **********************************************
# Time: 8041.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 111  
# IR PCOFFSET9         : 100000011  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12534  
# **********************************************
# Time: 8041.000ns 
# 
# UVM_INFO @ 8041.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8041.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7a5d ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7a5d 
# UVM_INFO @ 8042.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x6295 VSR2:0x31b5 psr:0x1 ACTUAL: VSR1:0x6295 VSR2:0x31b5 psr:0x1 
# UVM_INFO @ 8042.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x2ff8 pcout:0x2ff8 dr:0x7 sr1:0x4 sr2:0x0 IR_Exec:0x2f03 NZP:0x0 M_Data:0x31b5 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x2ff8 pcout:0x2ff8 dr:0x7 sr1:0x4 sr2:0x0 IR_Exec:0x2f03 NZP:0x0 M_Data:0x31b5 enable_execute_status:0x0 
# UVM_INFO @ 8042.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30f8 pc:0x30f7 imem_rd:0x1ACTUAL: npc:0x30f8 pc:0x30f7 imem_rd:0x1
# UVM_INFO @ 8044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2ff8 
# UVM_INFO @ 8044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30f8 pc:0x30f7 imem_rd:0x0
# UVM_INFO @ 8061.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8061.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8061.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8061.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x2ff8 DMem_din:0x0000 DMem_rd:0x1 memout:0x3c4d ACTUAL: DMem_addr:0x2ff8 DMem_din:0x0000 DMem_rd:0x1 memout:0x3c4d 
# UVM_INFO @ 8062.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x31b5 VSR2:0x31b5 psr:0x1 ACTUAL: VSR1:0x31b5 VSR2:0x31b5 psr:0x1 
# UVM_INFO @ 8062.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30f8 pc:0x30f7 imem_rd:0x0ACTUAL: npc:0x30f8 pc:0x30f7 imem_rd:0x0
# UVM_INFO @ 8064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2ff8 
# UVM_INFO @ 8064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30f9 pc:0x30f8 imem_rd:0x1
# UVM_INFO @ 8081.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8081.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 8081.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8081.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8081.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 000  
# IR PCOFFSET9         : 000010110  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 12535  
# **********************************************
# Time: 8081.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 000  
# IR PCOFFSET9         : 000010110  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 12535  
# **********************************************
# Time: 8081.000ns 
# 
# UVM_INFO @ 8081.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8081.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6627 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6627 
# UVM_INFO @ 8082.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x31b5 VSR2:0x31b5 psr:0x1 ACTUAL: VSR1:0x31b5 VSR2:0x31b5 psr:0x1 
# UVM_INFO @ 8082.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x310c pcout:0x310c dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0xa016 NZP:0x0 M_Data:0x31b5 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x310c pcout:0x310c dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0xa016 NZP:0x0 M_Data:0x31b5 enable_execute_status:0x0 
# UVM_INFO @ 8082.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30f9 pc:0x30f8 imem_rd:0x1ACTUAL: npc:0x30f9 pc:0x30f8 imem_rd:0x1
# UVM_INFO @ 8084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x310c 
# UVM_INFO @ 8084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30f9 pc:0x30f8 imem_rd:0x0
# UVM_INFO @ 8101.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8101.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8101.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8101.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x310c DMem_din:0x0000 DMem_rd:0x1 memout:0xc84e ACTUAL: DMem_addr:0x310c DMem_din:0x0000 DMem_rd:0x1 memout:0xc84e 
# UVM_INFO @ 8102.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x6627 VSR2:0x31b5 psr:0x1 ACTUAL: VSR1:0x6627 VSR2:0x31b5 psr:0x1 
# UVM_INFO @ 8102.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30f9 pc:0x30f8 imem_rd:0x0ACTUAL: npc:0x30f9 pc:0x30f8 imem_rd:0x0
# UVM_INFO @ 8104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x310c 
# UVM_INFO @ 8104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30f9 pc:0x30f8 imem_rd:0x0
# UVM_INFO @ 8121.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8121.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8121.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8121.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x9dd5 DMem_din:0x0000 DMem_rd:0x1 memout:0x9dd5 ACTUAL: DMem_addr:0x9dd5 DMem_din:0x0000 DMem_rd:0x1 memout:0x9dd5 
# UVM_INFO @ 8122.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x6627 VSR2:0x31b5 psr:0x1 ACTUAL: VSR1:0x6627 VSR2:0x31b5 psr:0x1 
# UVM_INFO @ 8122.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30f9 pc:0x30f8 imem_rd:0x0ACTUAL: npc:0x30f9 pc:0x30f8 imem_rd:0x0
# UVM_INFO @ 8124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x310c 
# UVM_INFO @ 8124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30f9 pc:0x30f8 imem_rd:0x0
# UVM_INFO @ 8141.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8141.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 8141.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8141.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8141.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 001  
# IR PCOFFSET9         : 111110011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12536  
# **********************************************
# Time: 8141.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 001  
# IR PCOFFSET9         : 111110011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12536  
# **********************************************
# Time: 8141.000ns 
# 
# UVM_INFO @ 8141.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8141.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf95f ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf95f 
# UVM_INFO @ 8142.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x6627 VSR2:0x31b5 psr:0x4 ACTUAL: VSR1:0x6627 VSR2:0x31b5 psr:0x4 
# UVM_INFO @ 8142.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x30ea pcout:0x30ea dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0x03f3 NZP:0x1 M_Data:0x31b5 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x30ea pcout:0x30ea dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0x03f3 NZP:0x1 M_Data:0x31b5 enable_execute_status:0x0 
# UVM_INFO @ 8142.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30f9 pc:0x30f8 imem_rd:0x0ACTUAL: npc:0x30f9 pc:0x30f8 imem_rd:0x0
# UVM_INFO @ 8144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x30ea 
# UVM_INFO @ 8144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30f9 pc:0x30f8 imem_rd:0x0
# UVM_INFO @ 8161.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8161.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 8161.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8161.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8161.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3875 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3875 
# UVM_INFO @ 8162.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x30e8 VSR2:0xf95f psr:0x1 ACTUAL: VSR1:0x30e8 VSR2:0xf95f psr:0x1 
# UVM_INFO @ 8162.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x3054 pcout:0x3054 dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x075c NZP:0x3 M_Data:0xf95f enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x3054 pcout:0x3054 dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x075c NZP:0x3 M_Data:0xf95f enable_execute_status:0x0 
# UVM_INFO @ 8162.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30f9 pc:0x30f8 imem_rd:0x0ACTUAL: npc:0x30f9 pc:0x30f8 imem_rd:0x0
# UVM_INFO @ 8164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3054 
# UVM_INFO @ 8164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30fa pc:0x30f9 imem_rd:0x1
# UVM_INFO @ 8181.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8181.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8181.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8181.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2c52 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2c52 
# UVM_INFO @ 8182.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x30e8 VSR2:0x30ea psr:0x1 ACTUAL: VSR1:0x30e8 VSR2:0x30ea psr:0x1 
# UVM_INFO @ 8182.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30fa pc:0x30f9 imem_rd:0x1ACTUAL: npc:0x30fa pc:0x30f9 imem_rd:0x1
# UVM_INFO @ 8184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3054 
# UVM_INFO @ 8184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30fb pc:0x30fa imem_rd:0x1
# UVM_INFO @ 8201.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8201.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8201.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8201.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 101011100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12537  
# **********************************************
# Time: 8201.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 101011100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12537  
# **********************************************
# Time: 8201.000ns 
# 
# UVM_INFO @ 8201.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8201.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x348d ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x348d 
# UVM_INFO @ 8202.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x30e8 VSR2:0x30ea psr:0x1 ACTUAL: VSR1:0x30e8 VSR2:0x30ea psr:0x1 
# UVM_INFO @ 8202.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30fb pc:0x30fa imem_rd:0x1ACTUAL: npc:0x30fb pc:0x30fa imem_rd:0x1
# UVM_INFO @ 8204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x3054 
# UVM_INFO @ 8204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30fb pc:0x30fa imem_rd:0x0
# UVM_INFO @ 8221.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8221.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 8221.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8221.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8221.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 101  
# IR PCOFFSET9         : 110100011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12538  
# **********************************************
# Time: 8221.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 101  
# IR PCOFFSET9         : 110100011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12538  
# **********************************************
# Time: 8221.000ns 
# 
# UVM_INFO @ 8221.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8221.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc0b6 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc0b6 
# UVM_INFO @ 8222.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xf503 VSR2:0x30e8 psr:0x1 ACTUAL: VSR1:0xf503 VSR2:0x30e8 psr:0x1 
# UVM_INFO @ 8222.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x309c pcout:0x309c dr:0x0 sr1:0x6 sr2:0x5 IR_Exec:0x3ba3 NZP:0x0 M_Data:0x30e8 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x309c pcout:0x309c dr:0x0 sr1:0x6 sr2:0x5 IR_Exec:0x3ba3 NZP:0x0 M_Data:0x30e8 enable_execute_status:0x0 
# UVM_INFO @ 8222.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30fb pc:0x30fa imem_rd:0x0ACTUAL: npc:0x30fb pc:0x30fa imem_rd:0x0
# UVM_INFO @ 8224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x309c 
# UVM_INFO @ 8224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30fb pc:0x30fa imem_rd:0x0
# UVM_INFO @ 8241.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8241.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8241.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8241.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x309c DMem_din:0x30e8 DMem_rd:0x0 memout:0xb0ff ACTUAL: DMem_addr:0x309c DMem_din:0x30e8 DMem_rd:0x0 memout:0xb0ff 
# UVM_INFO @ 8242.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x767b VSR2:0x30ea psr:0x1 ACTUAL: VSR1:0x767b VSR2:0x30ea psr:0x1 
# UVM_INFO @ 8242.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30fb pc:0x30fa imem_rd:0x0ACTUAL: npc:0x30fb pc:0x30fa imem_rd:0x0
# UVM_INFO @ 8244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x309c 
# UVM_INFO @ 8244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30fc pc:0x30fb imem_rd:0x1
# UVM_INFO @ 8261.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8261.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 8261.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8261.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8261.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc490 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc490 
# UVM_INFO @ 8262.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x767b VSR2:0x30ea psr:0x1 ACTUAL: VSR1:0x767b VSR2:0x30ea psr:0x1 
# UVM_INFO @ 8262.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x31b0 pcout:0x31b0 dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x0cb6 NZP:0x6 M_Data:0x30ea enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x31b0 pcout:0x31b0 dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x0cb6 NZP:0x6 M_Data:0x30ea enable_execute_status:0x0 
# UVM_INFO @ 8262.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30fc pc:0x30fb imem_rd:0x1ACTUAL: npc:0x30fc pc:0x30fb imem_rd:0x1
# UVM_INFO @ 8264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x31b0 
# UVM_INFO @ 8264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30fd pc:0x30fc imem_rd:0x1
# UVM_INFO @ 8281.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8281.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8281.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 110  
# IR PCOFFSET9         : 010110110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12539  
# **********************************************
# Time: 8281.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 110  
# IR PCOFFSET9         : 010110110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12539  
# **********************************************
# Time: 8281.000ns 
# 
# UVM_INFO @ 8281.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8281.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x855e ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x855e 
# UVM_INFO @ 8282.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x767b VSR2:0x30ea psr:0x1 ACTUAL: VSR1:0x767b VSR2:0x30ea psr:0x1 
# UVM_INFO @ 8282.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30fd pc:0x30fc imem_rd:0x1ACTUAL: npc:0x30fd pc:0x30fc imem_rd:0x1
# UVM_INFO @ 8284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x31b0 
# UVM_INFO @ 8284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30fe pc:0x30fd imem_rd:0x1
# UVM_INFO @ 8301.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8301.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8301.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8301.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xae80 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xae80 
# UVM_INFO @ 8302.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x31b0 VSR2:0x31b0 psr:0x1 ACTUAL: VSR1:0x31b0 VSR2:0x31b0 psr:0x1 
# UVM_INFO @ 8302.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30fe pc:0x30fd imem_rd:0x1ACTUAL: npc:0x30fe pc:0x30fd imem_rd:0x1
# UVM_INFO @ 8304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x31b0 
# UVM_INFO @ 8304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x30ff pc:0x30fe imem_rd:0x1
# UVM_INFO @ 8321.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8321.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8321.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8321.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa9fb ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa9fb 
# UVM_INFO @ 8322.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x31b0 VSR2:0x31b0 psr:0x1 ACTUAL: VSR1:0x31b0 VSR2:0x31b0 psr:0x1 
# UVM_INFO @ 8322.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x30ff pc:0x30fe imem_rd:0x1ACTUAL: npc:0x30ff pc:0x30fe imem_rd:0x1
# UVM_INFO @ 8324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x31b0 
# UVM_INFO @ 8324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3100 pc:0x30ff imem_rd:0x1
# UVM_INFO @ 8341.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8341.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8341.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8341.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8341.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd406 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd406 
# UVM_INFO @ 8342.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x31b0 VSR2:0x31b0 psr:0x1 ACTUAL: VSR1:0x31b0 VSR2:0x31b0 psr:0x1 
# UVM_INFO @ 8342.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3100 pc:0x30ff imem_rd:0x1ACTUAL: npc:0x3100 pc:0x30ff imem_rd:0x1
# UVM_INFO @ 8344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x31b0 
# UVM_INFO @ 8344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3101 pc:0x3100 imem_rd:0x1
# UVM_INFO @ 8361.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8361.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 8361.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8361.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8361.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 001  
# IR SR1               : 010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12543  
# **********************************************
# Time: 8361.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 001  
# IR SR1               : 010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12543  
# **********************************************
# Time: 8361.000ns 
# 
# UVM_INFO @ 8361.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8361.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8f41 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8f41 
# UVM_INFO @ 8362.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x767b VSR2:0x6627 psr:0x1 ACTUAL: VSR1:0x767b VSR2:0x6627 psr:0x1 
# UVM_INFO @ 8362.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x8984 pcout:0x8984 dr:0x1 sr1:0x2 sr2:0x7 IR_Exec:0x92bf NZP:0x0 M_Data:0x6627 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x8984 pcout:0x8984 dr:0x1 sr1:0x2 sr2:0x7 IR_Exec:0x92bf NZP:0x0 M_Data:0x6627 enable_execute_status:0x0 
# UVM_INFO @ 8362.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3101 pc:0x3100 imem_rd:0x1ACTUAL: npc:0x3101 pc:0x3100 imem_rd:0x1
# UVM_INFO @ 8364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x8984 
# UVM_INFO @ 8364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3102 pc:0x3101 imem_rd:0x1
# UVM_INFO @ 8381.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8381.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 8381.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8381.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 001  
# IR SR1               : 010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12544  
# **********************************************
# Time: 8381.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 001  
# IR SR1               : 010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12544  
# **********************************************
# Time: 8381.000ns 
# 
# UVM_INFO @ 8381.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8381.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5bf0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5bf0 
# UVM_INFO @ 8382.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x767b VSR2:0x6627 psr:0x4 ACTUAL: VSR1:0x767b VSR2:0x6627 psr:0x4 
# UVM_INFO @ 8382.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x8984 pcout:0x8984 dr:0x1 sr1:0x2 sr2:0x7 IR_Exec:0x92bf NZP:0x0 M_Data:0x6627 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x8984 pcout:0x8984 dr:0x1 sr1:0x2 sr2:0x7 IR_Exec:0x92bf NZP:0x0 M_Data:0x6627 enable_execute_status:0x0 
# UVM_INFO @ 8382.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3102 pc:0x3101 imem_rd:0x1ACTUAL: npc:0x3102 pc:0x3101 imem_rd:0x1
# UVM_INFO @ 8384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x8984 
# UVM_INFO @ 8384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3103 pc:0x3102 imem_rd:0x1
# UVM_INFO @ 8401.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8401.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8401.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8401.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xacb5 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xacb5 
# UVM_INFO @ 8402.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x31b0 VSR2:0x31b0 psr:0x4 ACTUAL: VSR1:0x31b0 VSR2:0x31b0 psr:0x4 
# UVM_INFO @ 8402.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3103 pc:0x3102 imem_rd:0x1ACTUAL: npc:0x3103 pc:0x3102 imem_rd:0x1
# UVM_INFO @ 8404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x8984 
# UVM_INFO @ 8404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3104 pc:0x3103 imem_rd:0x1
# UVM_INFO @ 8421.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8421.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8421.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8421.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xaa3b ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xaa3b 
# UVM_INFO @ 8422.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x31b0 VSR2:0x31b0 psr:0x4 ACTUAL: VSR1:0x31b0 VSR2:0x31b0 psr:0x4 
# UVM_INFO @ 8422.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3104 pc:0x3103 imem_rd:0x1ACTUAL: npc:0x3104 pc:0x3103 imem_rd:0x1
# UVM_INFO @ 8424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x8984 
# UVM_INFO @ 8424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3105 pc:0x3104 imem_rd:0x1
# UVM_INFO @ 8441.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8441.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8441.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8441.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x039b ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x039b 
# UVM_INFO @ 8442.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x31b0 VSR2:0x31b0 psr:0x4 ACTUAL: VSR1:0x31b0 VSR2:0x31b0 psr:0x4 
# UVM_INFO @ 8442.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3105 pc:0x3104 imem_rd:0x1ACTUAL: npc:0x3105 pc:0x3104 imem_rd:0x1
# UVM_INFO @ 8444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x8984 
# UVM_INFO @ 8444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3106 pc:0x3105 imem_rd:0x1
# UVM_INFO @ 8461.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8461.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8461.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8461.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8461.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4258 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4258 
# UVM_INFO @ 8462.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x31b0 VSR2:0x31b0 psr:0x4 ACTUAL: VSR1:0x31b0 VSR2:0x31b0 psr:0x4 
# UVM_INFO @ 8462.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3106 pc:0x3105 imem_rd:0x1ACTUAL: npc:0x3106 pc:0x3105 imem_rd:0x1
# UVM_INFO @ 8464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x8984 
# UVM_INFO @ 8464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3107 pc:0x3106 imem_rd:0x1
# UVM_INFO @ 8481.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8481.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 8481.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8481.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8481.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 000  
# IR BaseR             : 110  
# IR PCOFFSET6         : 100100  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12549  
# **********************************************
# Time: 8481.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 000  
# IR BaseR             : 110  
# IR PCOFFSET6         : 100100  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12549  
# **********************************************
# Time: 8481.000ns 
# 
# UVM_INFO @ 8481.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8481.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc414 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc414 
# UVM_INFO @ 8482.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xf503 VSR2:0x31b0 psr:0x4 ACTUAL: VSR1:0xf503 VSR2:0x31b0 psr:0x4 
# UVM_INFO @ 8482.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xf4e7 pcout:0xf4e7 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x61a4 NZP:0x0 M_Data:0x31b0 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xf4e7 pcout:0xf4e7 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x61a4 NZP:0x0 M_Data:0x31b0 enable_execute_status:0x0 
# UVM_INFO @ 8482.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3107 pc:0x3106 imem_rd:0x1ACTUAL: npc:0x3107 pc:0x3106 imem_rd:0x1
# UVM_INFO @ 8484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xf4e7 
# UVM_INFO @ 8484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3107 pc:0x3106 imem_rd:0x0
# UVM_INFO @ 8501.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8501.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8501.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8501.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xf4e7 DMem_din:0x0000 DMem_rd:0x1 memout:0x5721 ACTUAL: DMem_addr:0xf4e7 DMem_din:0x0000 DMem_rd:0x1 memout:0x5721 
# UVM_INFO @ 8502.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xf503 VSR2:0x31b0 psr:0x4 ACTUAL: VSR1:0xf503 VSR2:0x31b0 psr:0x4 
# UVM_INFO @ 8502.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3107 pc:0x3106 imem_rd:0x0ACTUAL: npc:0x3107 pc:0x3106 imem_rd:0x0
# UVM_INFO @ 8504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xf4e7 
# UVM_INFO @ 8504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3108 pc:0x3107 imem_rd:0x1
# UVM_INFO @ 8521.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8521.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 8521.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8521.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8521.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 000  
# IR BaseR             : 110  
# IR PCOFFSET6         : 100100  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12550  
# **********************************************
# Time: 8521.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 000  
# IR BaseR             : 110  
# IR PCOFFSET6         : 100100  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12550  
# **********************************************
# Time: 8521.000ns 
# 
# UVM_INFO @ 8521.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8521.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa980 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa980 
# UVM_INFO @ 8522.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xf503 VSR2:0x31b0 psr:0x4 ACTUAL: VSR1:0xf503 VSR2:0x31b0 psr:0x4 
# UVM_INFO @ 8522.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xf4e7 pcout:0xf4e7 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x61a4 NZP:0x0 M_Data:0x31b0 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xf4e7 pcout:0xf4e7 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x61a4 NZP:0x0 M_Data:0x31b0 enable_execute_status:0x0 
# UVM_INFO @ 8522.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3108 pc:0x3107 imem_rd:0x1ACTUAL: npc:0x3108 pc:0x3107 imem_rd:0x1
# UVM_INFO @ 8524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xf4e7 
# UVM_INFO @ 8524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3108 pc:0x3107 imem_rd:0x0
# UVM_INFO @ 8541.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8541.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8541.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8541.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xf4e7 DMem_din:0x0000 DMem_rd:0x1 memout:0xda2f ACTUAL: DMem_addr:0xf4e7 DMem_din:0x0000 DMem_rd:0x1 memout:0xda2f 
# UVM_INFO @ 8542.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x767b VSR2:0x8984 psr:0x4 ACTUAL: VSR1:0x767b VSR2:0x8984 psr:0x4 
# UVM_INFO @ 8542.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3108 pc:0x3107 imem_rd:0x0ACTUAL: npc:0x3108 pc:0x3107 imem_rd:0x0
# UVM_INFO @ 8544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xf4e7 
# UVM_INFO @ 8544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3109 pc:0x3108 imem_rd:0x1
# UVM_INFO @ 8561.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8561.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 8561.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8561.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8561.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 100  
# IR SR1               : 010  
# IR IM                : 0  
# IR SR2               : 001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12551  
# **********************************************
# Time: 8561.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 100  
# IR SR1               : 010  
# IR IM                : 0  
# IR SR2               : 001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12551  
# **********************************************
# Time: 8561.000ns 
# 
# UVM_INFO @ 8561.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8561.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x914d ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x914d 
# UVM_INFO @ 8562.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x767b VSR2:0x8984 psr:0x4 ACTUAL: VSR1:0x767b VSR2:0x8984 psr:0x4 
# UVM_INFO @ 8562.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0009 pcout:0x0009 dr:0x4 sr1:0x2 sr2:0x1 IR_Exec:0x58a9 NZP:0x0 M_Data:0x8984 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0009 pcout:0x0009 dr:0x4 sr1:0x2 sr2:0x1 IR_Exec:0x58a9 NZP:0x0 M_Data:0x8984 enable_execute_status:0x0 
# UVM_INFO @ 8562.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3109 pc:0x3108 imem_rd:0x1ACTUAL: npc:0x3109 pc:0x3108 imem_rd:0x1
# UVM_INFO @ 8564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x0009 
# UVM_INFO @ 8564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x310a pc:0x3109 imem_rd:0x1
# UVM_INFO @ 8581.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8581.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 8581.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8581.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 001  
# IR BaseR             : 000  
# IR PCOFFSET6         : 000010  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12552  
# **********************************************
# Time: 8581.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 001  
# IR BaseR             : 000  
# IR PCOFFSET6         : 000010  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12552  
# **********************************************
# Time: 8581.000ns 
# 
# UVM_INFO @ 8581.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8581.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x60ea ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x60ea 
# UVM_INFO @ 8582.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x914d VSR2:0x914d psr:0x1 ACTUAL: VSR1:0x914d VSR2:0x914d psr:0x1 
# UVM_INFO @ 8582.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x914f pcout:0x914f dr:0x1 sr1:0x0 sr2:0x0 IR_Exec:0x6202 NZP:0x0 M_Data:0x914d enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x914f pcout:0x914f dr:0x1 sr1:0x0 sr2:0x0 IR_Exec:0x6202 NZP:0x0 M_Data:0x914d enable_execute_status:0x0 
# UVM_INFO @ 8582.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x310a pc:0x3109 imem_rd:0x1ACTUAL: npc:0x310a pc:0x3109 imem_rd:0x1
# UVM_INFO @ 8584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x914f 
# UVM_INFO @ 8584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x310a pc:0x3109 imem_rd:0x0
# UVM_INFO @ 8601.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8601.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8601.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8601.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x914f DMem_din:0x0000 DMem_rd:0x1 memout:0x9c72 ACTUAL: DMem_addr:0x914f DMem_din:0x0000 DMem_rd:0x1 memout:0x9c72 
# UVM_INFO @ 8602.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x914d VSR2:0x914d psr:0x1 ACTUAL: VSR1:0x914d VSR2:0x914d psr:0x1 
# UVM_INFO @ 8602.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x310a pc:0x3109 imem_rd:0x0ACTUAL: npc:0x310a pc:0x3109 imem_rd:0x0
# UVM_INFO @ 8604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x914f 
# UVM_INFO @ 8604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x310b pc:0x310a imem_rd:0x1
# UVM_INFO @ 8621.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8621.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8621.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8621.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8621.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x30c0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x30c0 
# UVM_INFO @ 8622.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x914d VSR2:0x914d psr:0x1 ACTUAL: VSR1:0x914d VSR2:0x914d psr:0x1 
# UVM_INFO @ 8622.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x310b pc:0x310a imem_rd:0x1ACTUAL: npc:0x310b pc:0x310a imem_rd:0x1
# UVM_INFO @ 8624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x914f 
# UVM_INFO @ 8624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x310b pc:0x310a imem_rd:0x0
# UVM_INFO @ 8641.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8641.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8641.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8641.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x914f DMem_din:0x0000 DMem_rd:0x1 memout:0x305b ACTUAL: DMem_addr:0x914f DMem_din:0x0000 DMem_rd:0x1 memout:0x305b 
# UVM_INFO @ 8642.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x6627 VSR2:0x914d psr:0x1 ACTUAL: VSR1:0x6627 VSR2:0x914d psr:0x1 
# UVM_INFO @ 8642.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x310b pc:0x310a imem_rd:0x0ACTUAL: npc:0x310b pc:0x310a imem_rd:0x0
# UVM_INFO @ 8644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x914f 
# UVM_INFO @ 8644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x310c pc:0x310b imem_rd:0x1
# UVM_INFO @ 8661.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8661.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 8661.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8661.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8661.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 101  
# IR PCOFFSET9         : 111111001  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12554  
# **********************************************
# Time: 8661.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 101  
# IR PCOFFSET9         : 111111001  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12554  
# **********************************************
# Time: 8661.000ns 
# 
# UVM_INFO @ 8661.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8661.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xfa6f ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xfa6f 
# UVM_INFO @ 8662.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x6627 VSR2:0x914d psr:0x1 ACTUAL: VSR1:0x6627 VSR2:0x914d psr:0x1 
# UVM_INFO @ 8662.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x3102 pcout:0x3102 dr:0x5 sr1:0x7 sr2:0x0 IR_Exec:0xebf9 NZP:0x0 M_Data:0x914d enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x3102 pcout:0x3102 dr:0x5 sr1:0x7 sr2:0x0 IR_Exec:0xebf9 NZP:0x0 M_Data:0x914d enable_execute_status:0x0 
# UVM_INFO @ 8662.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x310c pc:0x310b imem_rd:0x1ACTUAL: npc:0x310c pc:0x310b imem_rd:0x1
# UVM_INFO @ 8664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3102 
# UVM_INFO @ 8664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x310d pc:0x310c imem_rd:0x1
# UVM_INFO @ 8681.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8681.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 8681.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8681.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8681.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 110  
# IR BaseR             : 010  
# IR PCOFFSET6         : 111111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12555  
# **********************************************
# Time: 8681.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 110  
# IR BaseR             : 010  
# IR PCOFFSET6         : 111111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12555  
# **********************************************
# Time: 8681.000ns 
# 
# UVM_INFO @ 8681.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8681.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0f30 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0f30 
# UVM_INFO @ 8682.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x767b VSR2:0xf503 psr:0x1 ACTUAL: VSR1:0x767b VSR2:0xf503 psr:0x1 
# UVM_INFO @ 8682.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x767a pcout:0x767a dr:0x0 sr1:0x2 sr2:0x6 IR_Exec:0x7cbf NZP:0x0 M_Data:0xf503 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x767a pcout:0x767a dr:0x0 sr1:0x2 sr2:0x6 IR_Exec:0x7cbf NZP:0x0 M_Data:0xf503 enable_execute_status:0x0 
# UVM_INFO @ 8682.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x310d pc:0x310c imem_rd:0x1ACTUAL: npc:0x310d pc:0x310c imem_rd:0x1
# UVM_INFO @ 8684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x767a 
# UVM_INFO @ 8684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x310d pc:0x310c imem_rd:0x0
# UVM_INFO @ 8701.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8701.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8701.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8701.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x767a DMem_din:0xf503 DMem_rd:0x0 memout:0xc531 ACTUAL: DMem_addr:0x767a DMem_din:0xf503 DMem_rd:0x0 memout:0xc531 
# UVM_INFO @ 8702.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x767b VSR2:0xf503 psr:0x1 ACTUAL: VSR1:0x767b VSR2:0xf503 psr:0x1 
# UVM_INFO @ 8702.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x310d pc:0x310c imem_rd:0x0ACTUAL: npc:0x310d pc:0x310c imem_rd:0x0
# UVM_INFO @ 8704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x767a 
# UVM_INFO @ 8704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x310e pc:0x310d imem_rd:0x1
# UVM_INFO @ 8721.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8721.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 8721.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8721.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8721.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 110  
# IR BaseR             : 010  
# IR PCOFFSET6         : 111111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12556  
# **********************************************
# Time: 8721.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 110  
# IR BaseR             : 010  
# IR PCOFFSET6         : 111111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12556  
# **********************************************
# Time: 8721.000ns 
# 
# UVM_INFO @ 8721.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8721.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6b0d ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6b0d 
# UVM_INFO @ 8722.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x767b VSR2:0xf503 psr:0x1 ACTUAL: VSR1:0x767b VSR2:0xf503 psr:0x1 
# UVM_INFO @ 8722.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x767a pcout:0x767a dr:0x0 sr1:0x2 sr2:0x6 IR_Exec:0x7cbf NZP:0x0 M_Data:0xf503 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x767a pcout:0x767a dr:0x0 sr1:0x2 sr2:0x6 IR_Exec:0x7cbf NZP:0x0 M_Data:0xf503 enable_execute_status:0x0 
# UVM_INFO @ 8722.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x310e pc:0x310d imem_rd:0x1ACTUAL: npc:0x310e pc:0x310d imem_rd:0x1
# UVM_INFO @ 8724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x767a 
# UVM_INFO @ 8724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x310e pc:0x310d imem_rd:0x0
# UVM_INFO @ 8741.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8741.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8741.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8741.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x767a DMem_din:0xf503 DMem_rd:0x0 memout:0x26c3 ACTUAL: DMem_addr:0x767a DMem_din:0xf503 DMem_rd:0x0 memout:0x26c3 
# UVM_INFO @ 8742.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x6627 VSR2:0x767b psr:0x1 ACTUAL: VSR1:0x6627 VSR2:0x767b psr:0x1 
# UVM_INFO @ 8742.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x310e pc:0x310d imem_rd:0x0ACTUAL: npc:0x310e pc:0x310d imem_rd:0x0
# UVM_INFO @ 8744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x767a 
# UVM_INFO @ 8744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x310f pc:0x310e imem_rd:0x1
# UVM_INFO @ 8761.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8761.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 8761.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8761.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8761.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 011  
# IR SR1               : 111  
# IR IM                : 0  
# IR SR2               : 010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12557  
# **********************************************
# Time: 8761.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 011  
# IR SR1               : 111  
# IR IM                : 0  
# IR SR2               : 010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12557  
# **********************************************
# Time: 8761.000ns 
# 
# UVM_INFO @ 8761.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8761.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xcdca ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xcdca 
# UVM_INFO @ 8762.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x6627 VSR2:0x767b psr:0x1 ACTUAL: VSR1:0x6627 VSR2:0x767b psr:0x1 
# UVM_INFO @ 8762.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0002 pcout:0x0002 dr:0x3 sr1:0x7 sr2:0x2 IR_Exec:0x57e2 NZP:0x0 M_Data:0x767b enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0002 pcout:0x0002 dr:0x3 sr1:0x7 sr2:0x2 IR_Exec:0x57e2 NZP:0x0 M_Data:0x767b enable_execute_status:0x0 
# UVM_INFO @ 8762.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x310f pc:0x310e imem_rd:0x1ACTUAL: npc:0x310f pc:0x310e imem_rd:0x1
# UVM_INFO @ 8764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x0002 
# UVM_INFO @ 8764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3110 pc:0x310f imem_rd:0x1
# UVM_INFO @ 8781.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8781.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 8781.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8781.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 111  
# IR PCOFFSET9         : 110101001  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12558  
# **********************************************
# Time: 8781.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 111  
# IR PCOFFSET9         : 110101001  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12558  
# **********************************************
# Time: 8781.000ns 
# 
# UVM_INFO @ 8781.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8781.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xcf26 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xcf26 
# UVM_INFO @ 8782.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xf503 VSR2:0x914d psr:0x1 ACTUAL: VSR1:0xf503 VSR2:0x914d psr:0x1 
# UVM_INFO @ 8782.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x30b6 pcout:0x30b6 dr:0x7 sr1:0x6 sr2:0x0 IR_Exec:0x2fa9 NZP:0x0 M_Data:0x914d enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x30b6 pcout:0x30b6 dr:0x7 sr1:0x6 sr2:0x0 IR_Exec:0x2fa9 NZP:0x0 M_Data:0x914d enable_execute_status:0x0 
# UVM_INFO @ 8782.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3110 pc:0x310f imem_rd:0x1ACTUAL: npc:0x3110 pc:0x310f imem_rd:0x1
# UVM_INFO @ 8784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x30b6 
# UVM_INFO @ 8784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3110 pc:0x310f imem_rd:0x0
# UVM_INFO @ 8801.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8801.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8801.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8801.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x30b6 DMem_din:0x0000 DMem_rd:0x1 memout:0x8e6e ACTUAL: DMem_addr:0x30b6 DMem_din:0x0000 DMem_rd:0x1 memout:0x8e6e 
# UVM_INFO @ 8802.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x914d VSR2:0x914d psr:0x1 ACTUAL: VSR1:0x914d VSR2:0x914d psr:0x1 
# UVM_INFO @ 8802.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3110 pc:0x310f imem_rd:0x0ACTUAL: npc:0x3110 pc:0x310f imem_rd:0x0
# UVM_INFO @ 8804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x30b6 
# UVM_INFO @ 8804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3111 pc:0x3110 imem_rd:0x1
# UVM_INFO @ 8821.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8821.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8821.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8821.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8821.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1ff4 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1ff4 
# UVM_INFO @ 8822.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x914d VSR2:0x914d psr:0x1 ACTUAL: VSR1:0x914d VSR2:0x914d psr:0x1 
# UVM_INFO @ 8822.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3111 pc:0x3110 imem_rd:0x1ACTUAL: npc:0x3111 pc:0x3110 imem_rd:0x1
# UVM_INFO @ 8824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x30b6 
# UVM_INFO @ 8824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3111 pc:0x3110 imem_rd:0x0
# UVM_INFO @ 8841.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8841.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8841.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8841.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x30b6 DMem_din:0x0000 DMem_rd:0x1 memout:0x0e45 ACTUAL: DMem_addr:0x30b6 DMem_din:0x0000 DMem_rd:0x1 memout:0x0e45 
# UVM_INFO @ 8842.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0009 VSR2:0x914d psr:0x1 ACTUAL: VSR1:0x0009 VSR2:0x914d psr:0x1 
# UVM_INFO @ 8842.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3111 pc:0x3110 imem_rd:0x0ACTUAL: npc:0x3111 pc:0x3110 imem_rd:0x0
# UVM_INFO @ 8844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x30b6 
# UVM_INFO @ 8844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3112 pc:0x3111 imem_rd:0x1
# UVM_INFO @ 8861.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8861.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 8861.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8861.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8861.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 110  
# IR PCOFFSET9         : 100001010  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12560  
# **********************************************
# Time: 8861.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 110  
# IR PCOFFSET9         : 100001010  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12560  
# **********************************************
# Time: 8861.000ns 
# 
# UVM_INFO @ 8861.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8861.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xdb91 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xdb91 
# UVM_INFO @ 8862.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0009 VSR2:0x914d psr:0x1 ACTUAL: VSR1:0x0009 VSR2:0x914d psr:0x1 
# UVM_INFO @ 8862.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x3019 pcout:0x3019 dr:0x6 sr1:0x4 sr2:0x0 IR_Exec:0xed0a NZP:0x0 M_Data:0x914d enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x3019 pcout:0x3019 dr:0x6 sr1:0x4 sr2:0x0 IR_Exec:0xed0a NZP:0x0 M_Data:0x914d enable_execute_status:0x0 
# UVM_INFO @ 8862.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3112 pc:0x3111 imem_rd:0x1ACTUAL: npc:0x3112 pc:0x3111 imem_rd:0x1
# UVM_INFO @ 8864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3019 
# UVM_INFO @ 8864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3113 pc:0x3112 imem_rd:0x1
# UVM_INFO @ 8881.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8881.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 8881.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8881.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8881.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 111  
# IR PCOFFSET9         : 000011001  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12561  
# **********************************************
# Time: 8881.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 111  
# IR PCOFFSET9         : 000011001  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12561  
# **********************************************
# Time: 8881.000ns 
# 
# UVM_INFO @ 8881.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8881.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x06f4 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x06f4 
# UVM_INFO @ 8882.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x914d VSR2:0x914d psr:0x1 ACTUAL: VSR1:0x914d VSR2:0x914d psr:0x1 
# UVM_INFO @ 8882.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x3129 pcout:0x3129 dr:0x7 sr1:0x0 sr2:0x0 IR_Exec:0xee19 NZP:0x0 M_Data:0x914d enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x3129 pcout:0x3129 dr:0x7 sr1:0x0 sr2:0x0 IR_Exec:0xee19 NZP:0x0 M_Data:0x914d enable_execute_status:0x0 
# UVM_INFO @ 8882.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3113 pc:0x3112 imem_rd:0x1ACTUAL: npc:0x3113 pc:0x3112 imem_rd:0x1
# UVM_INFO @ 8884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3129 
# UVM_INFO @ 8884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3114 pc:0x3113 imem_rd:0x1
# UVM_INFO @ 8901.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8901.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 8901.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8901.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8901.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 111  
# IR PCOFFSET9         : 000011001  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12562  
# **********************************************
# Time: 8901.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 111  
# IR PCOFFSET9         : 000011001  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12562  
# **********************************************
# Time: 8901.000ns 
# 
# UVM_INFO @ 8901.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8901.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7a91 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7a91 
# UVM_INFO @ 8902.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x914d VSR2:0x914d psr:0x1 ACTUAL: VSR1:0x914d VSR2:0x914d psr:0x1 
# UVM_INFO @ 8902.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x312a pcout:0x312a dr:0x7 sr1:0x0 sr2:0x0 IR_Exec:0xee19 NZP:0x0 M_Data:0x914d enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x312a pcout:0x312a dr:0x7 sr1:0x0 sr2:0x0 IR_Exec:0xee19 NZP:0x0 M_Data:0x914d enable_execute_status:0x0 
# UVM_INFO @ 8902.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3114 pc:0x3113 imem_rd:0x1ACTUAL: npc:0x3114 pc:0x3113 imem_rd:0x1
# UVM_INFO @ 8904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x312a 
# UVM_INFO @ 8904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3115 pc:0x3114 imem_rd:0x1
# UVM_INFO @ 8921.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8921.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 8921.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8921.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8921.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 010  
# IR PCOFFSET9         : 111111010  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12563  
# **********************************************
# Time: 8921.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 010  
# IR PCOFFSET9         : 111111010  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12563  
# **********************************************
# Time: 8921.000ns 
# 
# UVM_INFO @ 8921.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8921.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xbcf9 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xbcf9 
# UVM_INFO @ 8922.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3129 VSR2:0x914d psr:0x1 ACTUAL: VSR1:0x3129 VSR2:0x914d psr:0x1 
# UVM_INFO @ 8922.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x310c pcout:0x310c dr:0x2 sr1:0x7 sr2:0x0 IR_Exec:0x25fa NZP:0x0 M_Data:0x914d enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x310c pcout:0x310c dr:0x2 sr1:0x7 sr2:0x0 IR_Exec:0x25fa NZP:0x0 M_Data:0x914d enable_execute_status:0x0 
# UVM_INFO @ 8922.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3115 pc:0x3114 imem_rd:0x1ACTUAL: npc:0x3115 pc:0x3114 imem_rd:0x1
# UVM_INFO @ 8924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x310c 
# UVM_INFO @ 8924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3115 pc:0x3114 imem_rd:0x0
# UVM_INFO @ 8941.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8941.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8941.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8941.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x310c DMem_din:0x0000 DMem_rd:0x1 memout:0xdd2c ACTUAL: DMem_addr:0x310c DMem_din:0x0000 DMem_rd:0x1 memout:0xdd2c 
# UVM_INFO @ 8942.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x312a VSR2:0x914d psr:0x1 ACTUAL: VSR1:0x312a VSR2:0x914d psr:0x1 
# UVM_INFO @ 8942.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3115 pc:0x3114 imem_rd:0x0ACTUAL: npc:0x3115 pc:0x3114 imem_rd:0x0
# UVM_INFO @ 8944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x310c 
# UVM_INFO @ 8944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3116 pc:0x3115 imem_rd:0x1
# UVM_INFO @ 8961.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8961.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 8961.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8961.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8961.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 010  
# IR PCOFFSET9         : 111111010  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12564  
# **********************************************
# Time: 8961.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 010  
# IR PCOFFSET9         : 111111010  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12564  
# **********************************************
# Time: 8961.000ns 
# 
# UVM_INFO @ 8961.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8961.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1be8 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1be8 
# UVM_INFO @ 8962.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x312a VSR2:0x914d psr:0x1 ACTUAL: VSR1:0x312a VSR2:0x914d psr:0x1 
# UVM_INFO @ 8962.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x310d pcout:0x310d dr:0x2 sr1:0x7 sr2:0x0 IR_Exec:0x25fa NZP:0x0 M_Data:0x914d enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x310d pcout:0x310d dr:0x2 sr1:0x7 sr2:0x0 IR_Exec:0x25fa NZP:0x0 M_Data:0x914d enable_execute_status:0x0 
# UVM_INFO @ 8962.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3116 pc:0x3115 imem_rd:0x1ACTUAL: npc:0x3116 pc:0x3115 imem_rd:0x1
# UVM_INFO @ 8964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x310d 
# UVM_INFO @ 8964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3116 pc:0x3115 imem_rd:0x0
# UVM_INFO @ 8981.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8981.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8981.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8981.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x310d DMem_din:0x0000 DMem_rd:0x1 memout:0x4f22 ACTUAL: DMem_addr:0x310d DMem_din:0x0000 DMem_rd:0x1 memout:0x4f22 
# UVM_INFO @ 8982.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0002 VSR2:0x0009 psr:0x1 ACTUAL: VSR1:0x0002 VSR2:0x0009 psr:0x1 
# UVM_INFO @ 8982.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3116 pc:0x3115 imem_rd:0x0ACTUAL: npc:0x3116 pc:0x3115 imem_rd:0x0
# UVM_INFO @ 8984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x310d 
# UVM_INFO @ 8984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3117 pc:0x3116 imem_rd:0x1
# UVM_INFO @ 9001.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9001.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 9001.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9001.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9001.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 100  
# IR PCOFFSET9         : 011001001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12565  
# **********************************************
# Time: 9001.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 100  
# IR PCOFFSET9         : 011001001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12565  
# **********************************************
# Time: 9001.000ns 
# 
# UVM_INFO @ 9001.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9001.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1275 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1275 
# UVM_INFO @ 9002.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0002 VSR2:0x0009 psr:0x1 ACTUAL: VSR1:0x0002 VSR2:0x0009 psr:0x1 
# UVM_INFO @ 9002.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x31dd pcout:0x31dd dr:0x0 sr1:0x3 sr2:0x4 IR_Exec:0x38c9 NZP:0x0 M_Data:0x0009 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x31dd pcout:0x31dd dr:0x0 sr1:0x3 sr2:0x4 IR_Exec:0x38c9 NZP:0x0 M_Data:0x0009 enable_execute_status:0x0 
# UVM_INFO @ 9002.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3117 pc:0x3116 imem_rd:0x1ACTUAL: npc:0x3117 pc:0x3116 imem_rd:0x1
# UVM_INFO @ 9004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x31dd 
# UVM_INFO @ 9004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3117 pc:0x3116 imem_rd:0x0
# UVM_INFO @ 9021.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9021.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9021.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9021.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x31dd DMem_din:0x0009 DMem_rd:0x0 memout:0x10df ACTUAL: DMem_addr:0x31dd DMem_din:0x0009 DMem_rd:0x0 memout:0x10df 
# UVM_INFO @ 9022.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x312a VSR2:0x914d psr:0x1 ACTUAL: VSR1:0x312a VSR2:0x914d psr:0x1 
# UVM_INFO @ 9022.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3117 pc:0x3116 imem_rd:0x0ACTUAL: npc:0x3117 pc:0x3116 imem_rd:0x0
# UVM_INFO @ 9024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x31dd 
# UVM_INFO @ 9024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3118 pc:0x3117 imem_rd:0x1
# UVM_INFO @ 9041.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9041.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 9041.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9041.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9041.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 011  
# IR SR1               : 111  
# IR IM                : 0  
# IR SR2               : 000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12566  
# **********************************************
# Time: 9041.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 011  
# IR SR1               : 111  
# IR IM                : 0  
# IR SR2               : 000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12566  
# **********************************************
# Time: 9041.000ns 
# 
# UVM_INFO @ 9041.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9041.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe5da ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe5da 
# UVM_INFO @ 9042.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x312a VSR2:0x914d psr:0x1 ACTUAL: VSR1:0x312a VSR2:0x914d psr:0x1 
# UVM_INFO @ 9042.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xc277 pcout:0xc277 dr:0x3 sr1:0x7 sr2:0x0 IR_Exec:0x17c0 NZP:0x0 M_Data:0x914d enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xc277 pcout:0xc277 dr:0x3 sr1:0x7 sr2:0x0 IR_Exec:0x17c0 NZP:0x0 M_Data:0x914d enable_execute_status:0x0 
# UVM_INFO @ 9042.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3118 pc:0x3117 imem_rd:0x1ACTUAL: npc:0x3118 pc:0x3117 imem_rd:0x1
# UVM_INFO @ 9044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xc277 
# UVM_INFO @ 9044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3119 pc:0x3118 imem_rd:0x1
# UVM_INFO @ 9061.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9061.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 9061.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9061.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9061.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 101  
# IR PCOFFSET9         : 110101010  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12567  
# **********************************************
# Time: 9061.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 101  
# IR PCOFFSET9         : 110101010  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12567  
# **********************************************
# Time: 9061.000ns 
# 
# UVM_INFO @ 9061.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9061.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x88af ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x88af 
# UVM_INFO @ 9062.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3019 VSR2:0x914d psr:0x4 ACTUAL: VSR1:0x3019 VSR2:0x914d psr:0x4 
# UVM_INFO @ 9062.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x30c0 pcout:0x30c0 dr:0x5 sr1:0x6 sr2:0x0 IR_Exec:0xebaa NZP:0x0 M_Data:0x914d enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x30c0 pcout:0x30c0 dr:0x5 sr1:0x6 sr2:0x0 IR_Exec:0xebaa NZP:0x0 M_Data:0x914d enable_execute_status:0x0 
# UVM_INFO @ 9062.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3119 pc:0x3118 imem_rd:0x1ACTUAL: npc:0x3119 pc:0x3118 imem_rd:0x1
# UVM_INFO @ 9064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x30c0 
# UVM_INFO @ 9064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x311a pc:0x3119 imem_rd:0x1
# UVM_INFO @ 9081.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9081.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 9081.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9081.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9081.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 000  
# IR PCOFFSET9         : 010111001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 12568  
# **********************************************
# Time: 9081.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 000  
# IR PCOFFSET9         : 010111001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 12568  
# **********************************************
# Time: 9081.000ns 
# 
# UVM_INFO @ 9081.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9081.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x732a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x732a 
# UVM_INFO @ 9082.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x1275 VSR2:0x914d psr:0x1 ACTUAL: VSR1:0x1275 VSR2:0x914d psr:0x1 
# UVM_INFO @ 9082.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x31d0 pcout:0x31d0 dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0xb0b9 NZP:0x0 M_Data:0x914d enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x31d0 pcout:0x31d0 dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0xb0b9 NZP:0x0 M_Data:0x914d enable_execute_status:0x0 
# UVM_INFO @ 9082.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x311a pc:0x3119 imem_rd:0x1ACTUAL: npc:0x311a pc:0x3119 imem_rd:0x1
# UVM_INFO @ 9084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x31d0 
# UVM_INFO @ 9084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x311a pc:0x3119 imem_rd:0x0
# UVM_INFO @ 9101.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9101.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9101.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9101.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x31d0 DMem_din:0x0000 DMem_rd:0x1 memout:0x7204 ACTUAL: DMem_addr:0x31d0 DMem_din:0x0000 DMem_rd:0x1 memout:0x7204 
# UVM_INFO @ 9102.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x1275 VSR2:0x914d psr:0x1 ACTUAL: VSR1:0x1275 VSR2:0x914d psr:0x1 
# UVM_INFO @ 9102.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x311a pc:0x3119 imem_rd:0x0ACTUAL: npc:0x311a pc:0x3119 imem_rd:0x0
# UVM_INFO @ 9104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x31d0 
# UVM_INFO @ 9104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x311a pc:0x3119 imem_rd:0x0
# UVM_INFO @ 9121.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9121.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9121.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9121.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x9566 DMem_din:0x914d DMem_rd:0x0 memout:0x9566 ACTUAL: DMem_addr:0x9566 DMem_din:0x914d DMem_rd:0x0 memout:0x9566 
# UVM_INFO @ 9122.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x1275 VSR2:0x914d psr:0x1 ACTUAL: VSR1:0x1275 VSR2:0x914d psr:0x1 
# UVM_INFO @ 9122.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x311a pc:0x3119 imem_rd:0x0ACTUAL: npc:0x311a pc:0x3119 imem_rd:0x0
# UVM_INFO @ 9124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x31d0 
# UVM_INFO @ 9124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x311b pc:0x311a imem_rd:0x1
# UVM_INFO @ 9141.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9141.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 9141.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9141.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9141.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 000  
# IR PCOFFSET9         : 010111001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 12569  
# **********************************************
# Time: 9141.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 000  
# IR PCOFFSET9         : 010111001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 12569  
# **********************************************
# Time: 9141.000ns 
# 
# UVM_INFO @ 9141.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9141.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe801 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe801 
# UVM_INFO @ 9142.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x1275 VSR2:0x914d psr:0x1 ACTUAL: VSR1:0x1275 VSR2:0x914d psr:0x1 
# UVM_INFO @ 9142.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x31d1 pcout:0x31d1 dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0xb0b9 NZP:0x0 M_Data:0x914d enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x31d1 pcout:0x31d1 dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0xb0b9 NZP:0x0 M_Data:0x914d enable_execute_status:0x0 
# UVM_INFO @ 9142.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x311b pc:0x311a imem_rd:0x1ACTUAL: npc:0x311b pc:0x311a imem_rd:0x1
# UVM_INFO @ 9144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x31d1 
# UVM_INFO @ 9144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x311b pc:0x311a imem_rd:0x0
# UVM_INFO @ 9161.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9161.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9161.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9161.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x31d1 DMem_din:0x0000 DMem_rd:0x1 memout:0x2d8e ACTUAL: DMem_addr:0x31d1 DMem_din:0x0000 DMem_rd:0x1 memout:0x2d8e 
# UVM_INFO @ 9162.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x30c0 VSR2:0x30c0 psr:0x1 ACTUAL: VSR1:0x30c0 VSR2:0x30c0 psr:0x1 
# UVM_INFO @ 9162.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x311b pc:0x311a imem_rd:0x0ACTUAL: npc:0x311b pc:0x311a imem_rd:0x0
# UVM_INFO @ 9164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x31d1 
# UVM_INFO @ 9164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x311b pc:0x311a imem_rd:0x0
# UVM_INFO @ 9181.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9181.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9181.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9181.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x92a9 DMem_din:0x914d DMem_rd:0x0 memout:0x92a9 ACTUAL: DMem_addr:0x92a9 DMem_din:0x914d DMem_rd:0x0 memout:0x92a9 
# UVM_INFO @ 9182.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x30c0 VSR2:0x30c0 psr:0x1 ACTUAL: VSR1:0x30c0 VSR2:0x30c0 psr:0x1 
# UVM_INFO @ 9182.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x311b pc:0x311a imem_rd:0x0ACTUAL: npc:0x311b pc:0x311a imem_rd:0x0
# UVM_INFO @ 9184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x31d1 
# UVM_INFO @ 9184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x311c pc:0x311b imem_rd:0x1
# UVM_INFO @ 9201.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9201.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 9201.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9201.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 101  
# IR SR1               : 101  
# IR IM                : 0  
# IR SR2               : 001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12570  
# **********************************************
# Time: 9201.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 101  
# IR SR1               : 101  
# IR IM                : 0  
# IR SR2               : 001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12570  
# **********************************************
# Time: 9201.000ns 
# 
# UVM_INFO @ 9201.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9201.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x72b2 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x72b2 
# UVM_INFO @ 9202.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x30c0 VSR2:0x30c0 psr:0x1 ACTUAL: VSR1:0x30c0 VSR2:0x30c0 psr:0x1 
# UVM_INFO @ 9202.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x30c0 pcout:0x30c0 dr:0x5 sr1:0x5 sr2:0x1 IR_Exec:0x5b79 NZP:0x0 M_Data:0x30c0 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x30c0 pcout:0x30c0 dr:0x5 sr1:0x5 sr2:0x1 IR_Exec:0x5b79 NZP:0x0 M_Data:0x30c0 enable_execute_status:0x0 
# UVM_INFO @ 9202.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x311c pc:0x311b imem_rd:0x1ACTUAL: npc:0x311c pc:0x311b imem_rd:0x1
# UVM_INFO @ 9204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x30c0 
# UVM_INFO @ 9204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x311d pc:0x311c imem_rd:0x1
# UVM_INFO @ 9221.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9221.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9221.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9221.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe3bc ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe3bc 
# UVM_INFO @ 9222.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x914d VSR2:0x914d psr:0x1 ACTUAL: VSR1:0x914d VSR2:0x914d psr:0x1 
# UVM_INFO @ 9222.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x311d pc:0x311c imem_rd:0x1ACTUAL: npc:0x311d pc:0x311c imem_rd:0x1
# UVM_INFO @ 9224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x30c0 
# UVM_INFO @ 9224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x311e pc:0x311d imem_rd:0x1
# UVM_INFO @ 9241.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9241.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9241.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9241.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x80fe ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x80fe 
# UVM_INFO @ 9242.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x914d VSR2:0x914d psr:0x1 ACTUAL: VSR1:0x914d VSR2:0x914d psr:0x1 
# UVM_INFO @ 9242.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x311e pc:0x311d imem_rd:0x1ACTUAL: npc:0x311e pc:0x311d imem_rd:0x1
# UVM_INFO @ 9244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x30c0 
# UVM_INFO @ 9244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x311f pc:0x311e imem_rd:0x1
# UVM_INFO @ 9261.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9261.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9261.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9261.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9261.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x31a5 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x31a5 
# UVM_INFO @ 9262.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x914d VSR2:0x914d psr:0x1 ACTUAL: VSR1:0x914d VSR2:0x914d psr:0x1 
# UVM_INFO @ 9262.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x311f pc:0x311e imem_rd:0x1ACTUAL: npc:0x311f pc:0x311e imem_rd:0x1
# UVM_INFO @ 9264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x30c0 
# UVM_INFO @ 9264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3120 pc:0x311f imem_rd:0x1
# UVM_INFO @ 9281.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9281.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 9281.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9281.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9281.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 011  
# IR PCOFFSET9         : 101000000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12574  
# **********************************************
# Time: 9281.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 011  
# IR PCOFFSET9         : 101000000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12574  
# **********************************************
# Time: 9281.000ns 
# 
# UVM_INFO @ 9281.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9281.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5239 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5239 
# UVM_INFO @ 9282.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x30c0 VSR2:0xc277 psr:0x1 ACTUAL: VSR1:0x30c0 VSR2:0xc277 psr:0x1 
# UVM_INFO @ 9282.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x305d pcout:0x305d dr:0x0 sr1:0x5 sr2:0x3 IR_Exec:0x3740 NZP:0x0 M_Data:0xc277 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x305d pcout:0x305d dr:0x0 sr1:0x5 sr2:0x3 IR_Exec:0x3740 NZP:0x0 M_Data:0xc277 enable_execute_status:0x0 
# UVM_INFO @ 9282.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3120 pc:0x311f imem_rd:0x1ACTUAL: npc:0x3120 pc:0x311f imem_rd:0x1
# UVM_INFO @ 9284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x305d 
# UVM_INFO @ 9284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3120 pc:0x311f imem_rd:0x0
# UVM_INFO @ 9301.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9301.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9301.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9301.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x305d DMem_din:0xc277 DMem_rd:0x0 memout:0xc15a ACTUAL: DMem_addr:0x305d DMem_din:0xc277 DMem_rd:0x0 memout:0xc15a 
# UVM_INFO @ 9302.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x30c0 VSR2:0xc277 psr:0x1 ACTUAL: VSR1:0x30c0 VSR2:0xc277 psr:0x1 
# UVM_INFO @ 9302.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3120 pc:0x311f imem_rd:0x0ACTUAL: npc:0x3120 pc:0x311f imem_rd:0x0
# UVM_INFO @ 9304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x305d 
# UVM_INFO @ 9304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3121 pc:0x3120 imem_rd:0x1
# UVM_INFO @ 9321.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9321.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 9321.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9321.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9321.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 011  
# IR PCOFFSET9         : 101000000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12575  
# **********************************************
# Time: 9321.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 011  
# IR PCOFFSET9         : 101000000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12575  
# **********************************************
# Time: 9321.000ns 
# 
# UVM_INFO @ 9321.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9321.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2d69 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2d69 
# UVM_INFO @ 9322.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x30c0 VSR2:0xc277 psr:0x1 ACTUAL: VSR1:0x30c0 VSR2:0xc277 psr:0x1 
# UVM_INFO @ 9322.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x305e pcout:0x305e dr:0x0 sr1:0x5 sr2:0x3 IR_Exec:0x3740 NZP:0x0 M_Data:0xc277 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x305e pcout:0x305e dr:0x0 sr1:0x5 sr2:0x3 IR_Exec:0x3740 NZP:0x0 M_Data:0xc277 enable_execute_status:0x0 
# UVM_INFO @ 9322.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3121 pc:0x3120 imem_rd:0x1ACTUAL: npc:0x3121 pc:0x3120 imem_rd:0x1
# UVM_INFO @ 9324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x305e 
# UVM_INFO @ 9324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3121 pc:0x3120 imem_rd:0x0
# UVM_INFO @ 9341.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9341.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9341.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9341.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x305e DMem_din:0xc277 DMem_rd:0x0 memout:0xd3ab ACTUAL: DMem_addr:0x305e DMem_din:0xc277 DMem_rd:0x0 memout:0xd3ab 
# UVM_INFO @ 9342.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x914d VSR2:0x914d psr:0x1 ACTUAL: VSR1:0x914d VSR2:0x914d psr:0x1 
# UVM_INFO @ 9342.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3121 pc:0x3120 imem_rd:0x0ACTUAL: npc:0x3121 pc:0x3120 imem_rd:0x0
# UVM_INFO @ 9344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x305e 
# UVM_INFO @ 9344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3122 pc:0x3121 imem_rd:0x1
# UVM_INFO @ 9361.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9361.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 9361.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9361.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9361.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 100  
# IR BaseR             : 000  
# IR PCOFFSET6         : 110111  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12576  
# **********************************************
# Time: 9361.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 100  
# IR BaseR             : 000  
# IR PCOFFSET6         : 110111  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12576  
# **********************************************
# Time: 9361.000ns 
# 
# UVM_INFO @ 9361.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9361.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x68f9 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x68f9 
# UVM_INFO @ 9362.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x914d VSR2:0x914d psr:0x1 ACTUAL: VSR1:0x914d VSR2:0x914d psr:0x1 
# UVM_INFO @ 9362.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x9144 pcout:0x9144 dr:0x4 sr1:0x0 sr2:0x0 IR_Exec:0x6837 NZP:0x0 M_Data:0x914d enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x9144 pcout:0x9144 dr:0x4 sr1:0x0 sr2:0x0 IR_Exec:0x6837 NZP:0x0 M_Data:0x914d enable_execute_status:0x0 
# UVM_INFO @ 9362.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3122 pc:0x3121 imem_rd:0x1ACTUAL: npc:0x3122 pc:0x3121 imem_rd:0x1
# UVM_INFO @ 9364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x9144 
# UVM_INFO @ 9364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3122 pc:0x3121 imem_rd:0x0
# UVM_INFO @ 9381.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9381.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9381.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9381.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x9144 DMem_din:0x0000 DMem_rd:0x1 memout:0x4c36 ACTUAL: DMem_addr:0x9144 DMem_din:0x0000 DMem_rd:0x1 memout:0x4c36 
# UVM_INFO @ 9382.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x1275 VSR2:0x914d psr:0x1 ACTUAL: VSR1:0x1275 VSR2:0x914d psr:0x1 
# UVM_INFO @ 9382.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3122 pc:0x3121 imem_rd:0x0ACTUAL: npc:0x3122 pc:0x3121 imem_rd:0x0
# UVM_INFO @ 9384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x9144 
# UVM_INFO @ 9384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3123 pc:0x3122 imem_rd:0x1
# UVM_INFO @ 9401.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9401.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 9401.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9401.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9401.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 110  
# IR PCOFFSET9         : 010111010  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12577  
# **********************************************
# Time: 9401.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 110  
# IR PCOFFSET9         : 010111010  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12577  
# **********************************************
# Time: 9401.000ns 
# 
# UVM_INFO @ 9401.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9401.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7f4b ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7f4b 
# UVM_INFO @ 9402.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x1275 VSR2:0x914d psr:0x1 ACTUAL: VSR1:0x1275 VSR2:0x914d psr:0x1 
# UVM_INFO @ 9402.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x31da pcout:0x31da dr:0x6 sr1:0x2 sr2:0x0 IR_Exec:0xecba NZP:0x0 M_Data:0x914d enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x31da pcout:0x31da dr:0x6 sr1:0x2 sr2:0x0 IR_Exec:0xecba NZP:0x0 M_Data:0x914d enable_execute_status:0x0 
# UVM_INFO @ 9402.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3123 pc:0x3122 imem_rd:0x1ACTUAL: npc:0x3123 pc:0x3122 imem_rd:0x1
# UVM_INFO @ 9404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x31da 
# UVM_INFO @ 9404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3124 pc:0x3123 imem_rd:0x1
# UVM_INFO @ 9421.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9421.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 9421.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9421.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9421.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 000  
# IR BaseR             : 011  
# IR PCOFFSET6         : 011101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12578  
# **********************************************
# Time: 9421.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 000  
# IR BaseR             : 011  
# IR PCOFFSET6         : 011101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12578  
# **********************************************
# Time: 9421.000ns 
# 
# UVM_INFO @ 9421.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9421.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4abe ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4abe 
# UVM_INFO @ 9422.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xc277 VSR2:0x914d psr:0x1 ACTUAL: VSR1:0xc277 VSR2:0x914d psr:0x1 
# UVM_INFO @ 9422.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xc294 pcout:0xc294 dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x70dd NZP:0x0 M_Data:0x914d enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xc294 pcout:0xc294 dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x70dd NZP:0x0 M_Data:0x914d enable_execute_status:0x0 
# UVM_INFO @ 9422.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3124 pc:0x3123 imem_rd:0x1ACTUAL: npc:0x3124 pc:0x3123 imem_rd:0x1
# UVM_INFO @ 9424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xc294 
# UVM_INFO @ 9424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3124 pc:0x3123 imem_rd:0x0
# UVM_INFO @ 9441.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9441.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9441.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9441.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xc294 DMem_din:0x914d DMem_rd:0x0 memout:0xf44d ACTUAL: DMem_addr:0xc294 DMem_din:0x914d DMem_rd:0x0 memout:0xf44d 
# UVM_INFO @ 9442.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x312a VSR2:0x914d psr:0x1 ACTUAL: VSR1:0x312a VSR2:0x914d psr:0x1 
# UVM_INFO @ 9442.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3124 pc:0x3123 imem_rd:0x0ACTUAL: npc:0x3124 pc:0x3123 imem_rd:0x0
# UVM_INFO @ 9444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xc294 
# UVM_INFO @ 9444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3125 pc:0x3124 imem_rd:0x1
# UVM_INFO @ 9461.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9461.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 9461.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9461.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : JMP 
# IR BaseR             : 111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001100  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12579  
# **********************************************
# Time: 9461.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : JMP 
# IR BaseR             : 111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001100  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12579  
# **********************************************
# Time: 9461.000ns 
# 
# UVM_INFO @ 9461.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9461.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8c8d ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8c8d 
# UVM_INFO @ 9462.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x312a VSR2:0x914d psr:0x1 ACTUAL: VSR1:0x312a VSR2:0x914d psr:0x1 
# UVM_INFO @ 9462.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x312a pcout:0x312a dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0xc1c0 NZP:0x7 M_Data:0x914d enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x312a pcout:0x312a dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0xc1c0 NZP:0x7 M_Data:0x914d enable_execute_status:0x0 
# UVM_INFO @ 9462.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3125 pc:0x3124 imem_rd:0x1ACTUAL: npc:0x3125 pc:0x3124 imem_rd:0x1
# UVM_INFO @ 9464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x312a 
# UVM_INFO @ 9464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3126 pc:0x3125 imem_rd:0x1
# UVM_INFO @ 9481.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9481.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9481.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9481.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2ca2 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2ca2 
# UVM_INFO @ 9482.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x914d VSR2:0x914d psr:0x1 ACTUAL: VSR1:0x914d VSR2:0x914d psr:0x1 
# UVM_INFO @ 9482.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3126 pc:0x3125 imem_rd:0x1ACTUAL: npc:0x3126 pc:0x3125 imem_rd:0x1
# UVM_INFO @ 9484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x312a 
# UVM_INFO @ 9484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3127 pc:0x3126 imem_rd:0x1
# UVM_INFO @ 9501.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9501.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9501.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9501.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9501.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8e2d ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8e2d 
# UVM_INFO @ 9502.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x312a VSR2:0x312a psr:0x1 ACTUAL: VSR1:0x312a VSR2:0x312a psr:0x1 
# UVM_INFO @ 9502.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3127 pc:0x3126 imem_rd:0x1ACTUAL: npc:0x3127 pc:0x3126 imem_rd:0x1
# UVM_INFO @ 9504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x312a 
# UVM_INFO @ 9504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3128 pc:0x3127 imem_rd:0x1
# UVM_INFO @ 9521.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9521.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 9521.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9521.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9521.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 101  
# IR PCOFFSET9         : 011110111  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 12582  
# **********************************************
# Time: 9521.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 101  
# IR PCOFFSET9         : 011110111  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 12582  
# **********************************************
# Time: 9521.000ns 
# 
# UVM_INFO @ 9521.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9521.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd64b ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd64b 
# UVM_INFO @ 9522.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xc277 VSR2:0x312a psr:0x1 ACTUAL: VSR1:0xc277 VSR2:0x312a psr:0x1 
# UVM_INFO @ 9522.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x321c pcout:0x321c dr:0x5 sr1:0x3 sr2:0x0 IR_Exec:0xaaf7 NZP:0x0 M_Data:0x312a enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x321c pcout:0x321c dr:0x5 sr1:0x3 sr2:0x0 IR_Exec:0xaaf7 NZP:0x0 M_Data:0x312a enable_execute_status:0x0 
# UVM_INFO @ 9522.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3128 pc:0x3127 imem_rd:0x1ACTUAL: npc:0x3128 pc:0x3127 imem_rd:0x1
# UVM_INFO @ 9524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x321c 
# UVM_INFO @ 9524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3128 pc:0x3127 imem_rd:0x0
# UVM_INFO @ 9541.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9541.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9541.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9541.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x321c DMem_din:0x0000 DMem_rd:0x1 memout:0x0c63 ACTUAL: DMem_addr:0x321c DMem_din:0x0000 DMem_rd:0x1 memout:0x0c63 
# UVM_INFO @ 9542.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xc277 VSR2:0x312a psr:0x1 ACTUAL: VSR1:0xc277 VSR2:0x312a psr:0x1 
# UVM_INFO @ 9542.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3128 pc:0x3127 imem_rd:0x0ACTUAL: npc:0x3128 pc:0x3127 imem_rd:0x0
# UVM_INFO @ 9544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x321c 
# UVM_INFO @ 9544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3128 pc:0x3127 imem_rd:0x0
# UVM_INFO @ 9561.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9561.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9561.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9561.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x22d5 DMem_din:0x0000 DMem_rd:0x1 memout:0x22d5 ACTUAL: DMem_addr:0x22d5 DMem_din:0x0000 DMem_rd:0x1 memout:0x22d5 
# UVM_INFO @ 9562.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xc277 VSR2:0x312a psr:0x1 ACTUAL: VSR1:0xc277 VSR2:0x312a psr:0x1 
# UVM_INFO @ 9562.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3128 pc:0x3127 imem_rd:0x0ACTUAL: npc:0x3128 pc:0x3127 imem_rd:0x0
# UVM_INFO @ 9564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x321c 
# UVM_INFO @ 9564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3129 pc:0x3128 imem_rd:0x1
# UVM_INFO @ 9581.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9581.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 9581.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9581.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9581.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 101  
# IR PCOFFSET9         : 011110111  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 12583  
# **********************************************
# Time: 9581.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 101  
# IR PCOFFSET9         : 011110111  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 12583  
# **********************************************
# Time: 9581.000ns 
# 
# UVM_INFO @ 9581.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9581.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0c58 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0c58 
# UVM_INFO @ 9582.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xc277 VSR2:0x312a psr:0x1 ACTUAL: VSR1:0xc277 VSR2:0x312a psr:0x1 
# UVM_INFO @ 9582.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x321d pcout:0x321d dr:0x5 sr1:0x3 sr2:0x0 IR_Exec:0xaaf7 NZP:0x0 M_Data:0x312a enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x321d pcout:0x321d dr:0x5 sr1:0x3 sr2:0x0 IR_Exec:0xaaf7 NZP:0x0 M_Data:0x312a enable_execute_status:0x0 
# UVM_INFO @ 9582.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3129 pc:0x3128 imem_rd:0x1ACTUAL: npc:0x3129 pc:0x3128 imem_rd:0x1
# UVM_INFO @ 9584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x321d 
# UVM_INFO @ 9584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3129 pc:0x3128 imem_rd:0x0
# UVM_INFO @ 9601.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9601.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9601.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9601.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x321d DMem_din:0x0000 DMem_rd:0x1 memout:0x04a9 ACTUAL: DMem_addr:0x321d DMem_din:0x0000 DMem_rd:0x1 memout:0x04a9 
# UVM_INFO @ 9602.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x30c0 VSR2:0x30c0 psr:0x1 ACTUAL: VSR1:0x30c0 VSR2:0x30c0 psr:0x1 
# UVM_INFO @ 9602.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3129 pc:0x3128 imem_rd:0x0ACTUAL: npc:0x3129 pc:0x3128 imem_rd:0x0
# UVM_INFO @ 9604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x321d 
# UVM_INFO @ 9604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3129 pc:0x3128 imem_rd:0x0
# UVM_INFO @ 9621.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9621.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9621.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9621.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x4821 DMem_din:0x0000 DMem_rd:0x1 memout:0x4821 ACTUAL: DMem_addr:0x4821 DMem_din:0x0000 DMem_rd:0x1 memout:0x4821 
# UVM_INFO @ 9622.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x30c0 VSR2:0x30c0 psr:0x1 ACTUAL: VSR1:0x30c0 VSR2:0x30c0 psr:0x1 
# UVM_INFO @ 9622.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3129 pc:0x3128 imem_rd:0x0ACTUAL: npc:0x3129 pc:0x3128 imem_rd:0x0
# UVM_INFO @ 9624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x321d 
# UVM_INFO @ 9624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x312a pc:0x3129 imem_rd:0x1
# UVM_INFO @ 9641.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9641.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 9641.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9641.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9641.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 001  
# IR PCOFFSET9         : 001010000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12584  
# **********************************************
# Time: 9641.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 001  
# IR PCOFFSET9         : 001010000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12584  
# **********************************************
# Time: 9641.000ns 
# 
# UVM_INFO @ 9641.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9641.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4e10 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4e10 
# UVM_INFO @ 9642.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x30c0 VSR2:0x30c0 psr:0x1 ACTUAL: VSR1:0x30c0 VSR2:0x30c0 psr:0x1 
# UVM_INFO @ 9642.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x3177 pcout:0x3177 dr:0x0 sr1:0x1 sr2:0x1 IR_Exec:0x3250 NZP:0x0 M_Data:0x30c0 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x3177 pcout:0x3177 dr:0x0 sr1:0x1 sr2:0x1 IR_Exec:0x3250 NZP:0x0 M_Data:0x30c0 enable_execute_status:0x0 
# UVM_INFO @ 9642.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x312a pc:0x3129 imem_rd:0x1ACTUAL: npc:0x312a pc:0x3129 imem_rd:0x1
# UVM_INFO @ 9644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x3177 
# UVM_INFO @ 9644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x312a pc:0x3129 imem_rd:0x0
# UVM_INFO @ 9661.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9661.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9661.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9661.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x3177 DMem_din:0x30c0 DMem_rd:0x0 memout:0x9550 ACTUAL: DMem_addr:0x3177 DMem_din:0x30c0 DMem_rd:0x0 memout:0x9550 
# UVM_INFO @ 9662.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x312a VSR2:0x312a psr:0x1 ACTUAL: VSR1:0x312a VSR2:0x312a psr:0x1 
# UVM_INFO @ 9662.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x312a pc:0x3129 imem_rd:0x0ACTUAL: npc:0x312a pc:0x3129 imem_rd:0x0
# UVM_INFO @ 9664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3177 
# UVM_INFO @ 9664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x312b pc:0x312a imem_rd:0x1
# UVM_INFO @ 9681.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9681.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 9681.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9681.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9681.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 011  
# IR SR1               : 000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12585  
# **********************************************
# Time: 9681.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 011  
# IR SR1               : 000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12585  
# **********************************************
# Time: 9681.000ns 
# 
# UVM_INFO @ 9681.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9681.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe8c6 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe8c6 
# UVM_INFO @ 9682.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x312a VSR2:0x312a psr:0x1 ACTUAL: VSR1:0x312a VSR2:0x312a psr:0x1 
# UVM_INFO @ 9682.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xced5 pcout:0xced5 dr:0x3 sr1:0x0 sr2:0x7 IR_Exec:0x963f NZP:0x0 M_Data:0x312a enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xced5 pcout:0xced5 dr:0x3 sr1:0x0 sr2:0x7 IR_Exec:0x963f NZP:0x0 M_Data:0x312a enable_execute_status:0x0 
# UVM_INFO @ 9682.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x312b pc:0x312a imem_rd:0x1ACTUAL: npc:0x312b pc:0x312a imem_rd:0x1
# UVM_INFO @ 9684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xced5 
# UVM_INFO @ 9684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x312c pc:0x312b imem_rd:0x1
# UVM_INFO @ 9701.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9701.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 9701.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9701.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 100  
# IR SR1               : 110  
# IR IM                : 0  
# IR SR2               : 111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12586  
# **********************************************
# Time: 9701.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 100  
# IR SR1               : 110  
# IR IM                : 0  
# IR SR2               : 111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12586  
# **********************************************
# Time: 9701.000ns 
# 
# UVM_INFO @ 9701.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9701.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8570 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8570 
# UVM_INFO @ 9702.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x31da VSR2:0x312a psr:0x4 ACTUAL: VSR1:0x31da VSR2:0x312a psr:0x4 
# UVM_INFO @ 9702.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x6304 pcout:0x6304 dr:0x4 sr1:0x6 sr2:0x7 IR_Exec:0x1987 NZP:0x0 M_Data:0x312a enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x6304 pcout:0x6304 dr:0x4 sr1:0x6 sr2:0x7 IR_Exec:0x1987 NZP:0x0 M_Data:0x312a enable_execute_status:0x0 
# UVM_INFO @ 9702.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x312c pc:0x312b imem_rd:0x1ACTUAL: npc:0x312c pc:0x312b imem_rd:0x1
# UVM_INFO @ 9704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x6304 
# UVM_INFO @ 9704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x312d pc:0x312c imem_rd:0x1
# UVM_INFO @ 9721.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9721.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9721.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9721.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf0ac ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf0ac 
# UVM_INFO @ 9722.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x312a VSR2:0x312a psr:0x1 ACTUAL: VSR1:0x312a VSR2:0x312a psr:0x1 
# UVM_INFO @ 9722.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x312d pc:0x312c imem_rd:0x1ACTUAL: npc:0x312d pc:0x312c imem_rd:0x1
# UVM_INFO @ 9724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x6304 
# UVM_INFO @ 9724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x312e pc:0x312d imem_rd:0x1
# UVM_INFO @ 9741.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9741.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9741.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9741.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9741.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x482e ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x482e 
# UVM_INFO @ 9742.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x312a VSR2:0x312a psr:0x1 ACTUAL: VSR1:0x312a VSR2:0x312a psr:0x1 
# UVM_INFO @ 9742.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x312e pc:0x312d imem_rd:0x1ACTUAL: npc:0x312e pc:0x312d imem_rd:0x1
# UVM_INFO @ 9744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x6304 
# UVM_INFO @ 9744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x312f pc:0x312e imem_rd:0x1
# UVM_INFO @ 9761.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9761.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 9761.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9761.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9761.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 001  
# IR PCOFFSET9         : 111101101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 12589  
# **********************************************
# Time: 9761.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 001  
# IR PCOFFSET9         : 111101101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 12589  
# **********************************************
# Time: 9761.000ns 
# 
# UVM_INFO @ 9761.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9761.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xce3d ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xce3d 
# UVM_INFO @ 9762.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x312a VSR2:0x30c0 psr:0x1 ACTUAL: VSR1:0x312a VSR2:0x30c0 psr:0x1 
# UVM_INFO @ 9762.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x3119 pcout:0x3119 dr:0x0 sr1:0x7 sr2:0x1 IR_Exec:0xb3ed NZP:0x0 M_Data:0x30c0 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x3119 pcout:0x3119 dr:0x0 sr1:0x7 sr2:0x1 IR_Exec:0xb3ed NZP:0x0 M_Data:0x30c0 enable_execute_status:0x0 
# UVM_INFO @ 9762.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x312f pc:0x312e imem_rd:0x1ACTUAL: npc:0x312f pc:0x312e imem_rd:0x1
# UVM_INFO @ 9764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x3119 
# UVM_INFO @ 9764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x312f pc:0x312e imem_rd:0x0
# UVM_INFO @ 9781.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9781.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9781.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9781.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x3119 DMem_din:0x0000 DMem_rd:0x1 memout:0xaa5b ACTUAL: DMem_addr:0x3119 DMem_din:0x0000 DMem_rd:0x1 memout:0xaa5b 
# UVM_INFO @ 9782.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x312a VSR2:0x30c0 psr:0x1 ACTUAL: VSR1:0x312a VSR2:0x30c0 psr:0x1 
# UVM_INFO @ 9782.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x312f pc:0x312e imem_rd:0x0ACTUAL: npc:0x312f pc:0x312e imem_rd:0x0
# UVM_INFO @ 9784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x3119 
# UVM_INFO @ 9784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x312f pc:0x312e imem_rd:0x0
# UVM_INFO @ 9801.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9801.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9801.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9801.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x2387 DMem_din:0x30c0 DMem_rd:0x0 memout:0x2387 ACTUAL: DMem_addr:0x2387 DMem_din:0x30c0 DMem_rd:0x0 memout:0x2387 
# UVM_INFO @ 9802.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x312a VSR2:0x30c0 psr:0x1 ACTUAL: VSR1:0x312a VSR2:0x30c0 psr:0x1 
# UVM_INFO @ 9802.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x312f pc:0x312e imem_rd:0x0ACTUAL: npc:0x312f pc:0x312e imem_rd:0x0
# UVM_INFO @ 9804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3119 
# UVM_INFO @ 9804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3130 pc:0x312f imem_rd:0x1
# UVM_INFO @ 9821.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9821.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 9821.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9821.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9821.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 001  
# IR PCOFFSET9         : 111101101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 12590  
# **********************************************
# Time: 9821.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 001  
# IR PCOFFSET9         : 111101101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 12590  
# **********************************************
# Time: 9821.000ns 
# 
# UVM_INFO @ 9821.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9821.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4720 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4720 
# UVM_INFO @ 9822.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x312a VSR2:0x30c0 psr:0x1 ACTUAL: VSR1:0x312a VSR2:0x30c0 psr:0x1 
# UVM_INFO @ 9822.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x311a pcout:0x311a dr:0x0 sr1:0x7 sr2:0x1 IR_Exec:0xb3ed NZP:0x0 M_Data:0x30c0 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x311a pcout:0x311a dr:0x0 sr1:0x7 sr2:0x1 IR_Exec:0xb3ed NZP:0x0 M_Data:0x30c0 enable_execute_status:0x0 
# UVM_INFO @ 9822.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3130 pc:0x312f imem_rd:0x1ACTUAL: npc:0x3130 pc:0x312f imem_rd:0x1
# UVM_INFO @ 9824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x311a 
# UVM_INFO @ 9824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3130 pc:0x312f imem_rd:0x0
# UVM_INFO @ 9841.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9841.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9841.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9841.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x311a DMem_din:0x0000 DMem_rd:0x1 memout:0x1f99 ACTUAL: DMem_addr:0x311a DMem_din:0x0000 DMem_rd:0x1 memout:0x1f99 
# UVM_INFO @ 9842.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x31da VSR2:0x312a psr:0x1 ACTUAL: VSR1:0x31da VSR2:0x312a psr:0x1 
# UVM_INFO @ 9842.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3130 pc:0x312f imem_rd:0x0ACTUAL: npc:0x3130 pc:0x312f imem_rd:0x0
# UVM_INFO @ 9844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x311a 
# UVM_INFO @ 9844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3130 pc:0x312f imem_rd:0x0
# UVM_INFO @ 9861.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9861.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9861.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9861.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xa08c DMem_din:0x30c0 DMem_rd:0x0 memout:0xa08c ACTUAL: DMem_addr:0xa08c DMem_din:0x30c0 DMem_rd:0x0 memout:0xa08c 
# UVM_INFO @ 9862.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x31da VSR2:0x312a psr:0x1 ACTUAL: VSR1:0x31da VSR2:0x312a psr:0x1 
# UVM_INFO @ 9862.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3130 pc:0x312f imem_rd:0x0ACTUAL: npc:0x3130 pc:0x312f imem_rd:0x0
# UVM_INFO @ 9864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x311a 
# UVM_INFO @ 9864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3131 pc:0x3130 imem_rd:0x1
# UVM_INFO @ 9881.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9881.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 9881.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9881.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 101  
# IR BaseR             : 110  
# IR PCOFFSET6         : 100001  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12591  
# **********************************************
# Time: 9881.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 101  
# IR BaseR             : 110  
# IR PCOFFSET6         : 100001  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12591  
# **********************************************
# Time: 9881.000ns 
# 
# UVM_INFO @ 9881.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9881.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5e3d ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5e3d 
# UVM_INFO @ 9882.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x31da VSR2:0x312a psr:0x1 ACTUAL: VSR1:0x31da VSR2:0x312a psr:0x1 
# UVM_INFO @ 9882.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x31bb pcout:0x31bb dr:0x5 sr1:0x6 sr2:0x0 IR_Exec:0x6ba1 NZP:0x0 M_Data:0x312a enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x31bb pcout:0x31bb dr:0x5 sr1:0x6 sr2:0x0 IR_Exec:0x6ba1 NZP:0x0 M_Data:0x312a enable_execute_status:0x0 
# UVM_INFO @ 9882.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3131 pc:0x3130 imem_rd:0x1ACTUAL: npc:0x3131 pc:0x3130 imem_rd:0x1
# UVM_INFO @ 9884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x31bb 
# UVM_INFO @ 9884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3131 pc:0x3130 imem_rd:0x0
# UVM_INFO @ 9901.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9901.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9901.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9901.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x31bb DMem_din:0x0000 DMem_rd:0x1 memout:0x6317 ACTUAL: DMem_addr:0x31bb DMem_din:0x0000 DMem_rd:0x1 memout:0x6317 
# UVM_INFO @ 9902.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x312a VSR2:0x312a psr:0x1 ACTUAL: VSR1:0x312a VSR2:0x312a psr:0x1 
# UVM_INFO @ 9902.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3131 pc:0x3130 imem_rd:0x0ACTUAL: npc:0x3131 pc:0x3130 imem_rd:0x0
# UVM_INFO @ 9904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x31bb 
# UVM_INFO @ 9904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3132 pc:0x3131 imem_rd:0x1
# UVM_INFO @ 9921.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9921.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9921.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9921.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9921.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x44c6 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x44c6 
# UVM_INFO @ 9922.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x312a VSR2:0x312a psr:0x1 ACTUAL: VSR1:0x312a VSR2:0x312a psr:0x1 
# UVM_INFO @ 9922.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3132 pc:0x3131 imem_rd:0x1ACTUAL: npc:0x3132 pc:0x3131 imem_rd:0x1
# UVM_INFO @ 9924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x31bb 
# UVM_INFO @ 9924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3132 pc:0x3131 imem_rd:0x0
# UVM_INFO @ 9941.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9941.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9941.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9941.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x31bb DMem_din:0x0000 DMem_rd:0x1 memout:0x86f2 ACTUAL: DMem_addr:0x31bb DMem_din:0x0000 DMem_rd:0x1 memout:0x86f2 
# UVM_INFO @ 9942.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x312a VSR2:0x1275 psr:0x1 ACTUAL: VSR1:0x312a VSR2:0x1275 psr:0x1 
# UVM_INFO @ 9942.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3132 pc:0x3131 imem_rd:0x0ACTUAL: npc:0x3132 pc:0x3131 imem_rd:0x0
# UVM_INFO @ 9944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x31bb 
# UVM_INFO @ 9944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3133 pc:0x3132 imem_rd:0x1
# UVM_INFO @ 9961.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9961.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 9961.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9961.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9961.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 011  
# IR SR1               : 000  
# IR IM                : 0  
# IR SR2               : 010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12593  
# **********************************************
# Time: 9961.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 011  
# IR SR1               : 000  
# IR IM                : 0  
# IR SR2               : 010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12593  
# **********************************************
# Time: 9961.000ns 
# 
# UVM_INFO @ 9961.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9961.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa01d ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa01d 
# UVM_INFO @ 9962.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x312a VSR2:0x1275 psr:0x1 ACTUAL: VSR1:0x312a VSR2:0x1275 psr:0x1 
# UVM_INFO @ 9962.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x1020 pcout:0x1020 dr:0x3 sr1:0x0 sr2:0x2 IR_Exec:0x5602 NZP:0x0 M_Data:0x1275 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x1020 pcout:0x1020 dr:0x3 sr1:0x0 sr2:0x2 IR_Exec:0x5602 NZP:0x0 M_Data:0x1275 enable_execute_status:0x0 
# UVM_INFO @ 9962.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3133 pc:0x3132 imem_rd:0x1ACTUAL: npc:0x3133 pc:0x3132 imem_rd:0x1
# UVM_INFO @ 9964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x1020 
# UVM_INFO @ 9964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3133 pc:0x3132 imem_rd:0x0
# UVM_INFO @ 9981.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9981.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 9981.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9981.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9981.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 111  
# IR SR1               : 010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12594  
# **********************************************
# Time: 9981.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 111  
# IR SR1               : 010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12594  
# **********************************************
# Time: 9981.000ns 
# 
# UVM_INFO @ 9981.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9981.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1fcf ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1fcf 
# UVM_INFO @ 9982.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x1275 VSR2:0x312a psr:0x1 ACTUAL: VSR1:0x1275 VSR2:0x312a psr:0x1 
# UVM_INFO @ 9982.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xed8a pcout:0xed8a dr:0x7 sr1:0x2 sr2:0x7 IR_Exec:0x9ebf NZP:0x0 M_Data:0x312a enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xed8a pcout:0xed8a dr:0x7 sr1:0x2 sr2:0x7 IR_Exec:0x9ebf NZP:0x0 M_Data:0x312a enable_execute_status:0x0 
# UVM_INFO @ 9982.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3133 pc:0x3132 imem_rd:0x0ACTUAL: npc:0x3133 pc:0x3132 imem_rd:0x0
# UVM_INFO @ 9984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xed8a 
# UVM_INFO @ 9984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3133 pc:0x3132 imem_rd:0x0
# UVM_INFO @ 10001.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10001.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 10001.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10001.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10001.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7e4e ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7e4e 
# UVM_INFO @ 10002.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x312a VSR2:0x312a psr:0x4 ACTUAL: VSR1:0x312a VSR2:0x312a psr:0x4 
# UVM_INFO @ 10002.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x313f pcout:0x313f dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x040d NZP:0x2 M_Data:0x312a enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x313f pcout:0x313f dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x040d NZP:0x2 M_Data:0x312a enable_execute_status:0x0 
# UVM_INFO @ 10002.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3133 pc:0x3132 imem_rd:0x0ACTUAL: npc:0x3133 pc:0x3132 imem_rd:0x0
# UVM_INFO @ 10004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x313f 
# UVM_INFO @ 10004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3134 pc:0x3133 imem_rd:0x1
# UVM_INFO @ 10021.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10021.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10021.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10021.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x91c3 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x91c3 
# UVM_INFO @ 10022.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x312a VSR2:0x312a psr:0x4 ACTUAL: VSR1:0x312a VSR2:0x312a psr:0x4 
# UVM_INFO @ 10022.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3134 pc:0x3133 imem_rd:0x1ACTUAL: npc:0x3134 pc:0x3133 imem_rd:0x1
# UVM_INFO @ 10024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x313f 
# UVM_INFO @ 10024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3135 pc:0x3134 imem_rd:0x1
# UVM_INFO @ 10041.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10041.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10041.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10041.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 010  
# IR PCOFFSET9         : 000001101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12595  
# **********************************************
# Time: 10041.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 010  
# IR PCOFFSET9         : 000001101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12595  
# **********************************************
# Time: 10041.000ns 
# 
# UVM_INFO @ 10041.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10041.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1254 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1254 
# UVM_INFO @ 10042.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x312a VSR2:0x312a psr:0x4 ACTUAL: VSR1:0x312a VSR2:0x312a psr:0x4 
# UVM_INFO @ 10042.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3135 pc:0x3134 imem_rd:0x1ACTUAL: npc:0x3135 pc:0x3134 imem_rd:0x1
# UVM_INFO @ 10044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x313f 
# UVM_INFO @ 10044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3136 pc:0x3135 imem_rd:0x1
# UVM_INFO @ 10061.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10061.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 10061.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10061.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10061.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 100  
# IR PCOFFSET9         : 111101110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12596  
# **********************************************
# Time: 10061.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 100  
# IR PCOFFSET9         : 111101110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12596  
# **********************************************
# Time: 10061.000ns 
# 
# UVM_INFO @ 10061.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10061.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x522c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x522c 
# UVM_INFO @ 10062.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xed8a VSR2:0x6304 psr:0x4 ACTUAL: VSR1:0xed8a VSR2:0x6304 psr:0x4 
# UVM_INFO @ 10062.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x3121 pcout:0x3121 dr:0x0 sr1:0x7 sr2:0x4 IR_Exec:0x39ee NZP:0x0 M_Data:0x6304 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x3121 pcout:0x3121 dr:0x0 sr1:0x7 sr2:0x4 IR_Exec:0x39ee NZP:0x0 M_Data:0x6304 enable_execute_status:0x0 
# UVM_INFO @ 10062.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3136 pc:0x3135 imem_rd:0x1ACTUAL: npc:0x3136 pc:0x3135 imem_rd:0x1
# UVM_INFO @ 10064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x3121 
# UVM_INFO @ 10064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3136 pc:0x3135 imem_rd:0x0
# UVM_INFO @ 10081.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10081.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10081.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10081.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x3121 DMem_din:0x6304 DMem_rd:0x0 memout:0xa368 ACTUAL: DMem_addr:0x3121 DMem_din:0x6304 DMem_rd:0x0 memout:0xa368 
# UVM_INFO @ 10082.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x1275 VSR2:0xed8a psr:0x4 ACTUAL: VSR1:0x1275 VSR2:0xed8a psr:0x4 
# UVM_INFO @ 10082.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3136 pc:0x3135 imem_rd:0x0ACTUAL: npc:0x3136 pc:0x3135 imem_rd:0x0
# UVM_INFO @ 10084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3121 
# UVM_INFO @ 10084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3137 pc:0x3136 imem_rd:0x1
# UVM_INFO @ 10101.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10101.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 10101.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10101.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10101.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 100  
# IR SR1               : 010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12597  
# **********************************************
# Time: 10101.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 100  
# IR SR1               : 010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12597  
# **********************************************
# Time: 10101.000ns 
# 
# UVM_INFO @ 10101.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10101.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xbc65 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xbc65 
# UVM_INFO @ 10102.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x1275 VSR2:0xed8a psr:0x4 ACTUAL: VSR1:0x1275 VSR2:0xed8a psr:0x4 
# UVM_INFO @ 10102.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xed8a pcout:0xed8a dr:0x4 sr1:0x2 sr2:0x7 IR_Exec:0x98bf NZP:0x0 M_Data:0xed8a enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xed8a pcout:0xed8a dr:0x4 sr1:0x2 sr2:0x7 IR_Exec:0x98bf NZP:0x0 M_Data:0xed8a enable_execute_status:0x0 
# UVM_INFO @ 10102.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3137 pc:0x3136 imem_rd:0x1ACTUAL: npc:0x3137 pc:0x3136 imem_rd:0x1
# UVM_INFO @ 10104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xed8a 
# UVM_INFO @ 10104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3138 pc:0x3137 imem_rd:0x1
# UVM_INFO @ 10121.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10121.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 10121.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10121.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10121.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 011  
# IR SR1               : 111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12598  
# **********************************************
# Time: 10121.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 011  
# IR SR1               : 111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12598  
# **********************************************
# Time: 10121.000ns 
# 
# UVM_INFO @ 10121.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10121.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1e89 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1e89 
# UVM_INFO @ 10122.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xed8a VSR2:0xed8a psr:0x4 ACTUAL: VSR1:0xed8a VSR2:0xed8a psr:0x4 
# UVM_INFO @ 10122.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x1275 pcout:0x1275 dr:0x3 sr1:0x7 sr2:0x7 IR_Exec:0x97ff NZP:0x0 M_Data:0xed8a enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x1275 pcout:0x1275 dr:0x3 sr1:0x7 sr2:0x7 IR_Exec:0x97ff NZP:0x0 M_Data:0xed8a enable_execute_status:0x0 
# UVM_INFO @ 10122.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3138 pc:0x3137 imem_rd:0x1ACTUAL: npc:0x3138 pc:0x3137 imem_rd:0x1
# UVM_INFO @ 10124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x1275 
# UVM_INFO @ 10124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3139 pc:0x3138 imem_rd:0x1
# UVM_INFO @ 10141.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10141.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 10141.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10141.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 011  
# IR SR1               : 111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12599  
# **********************************************
# Time: 10141.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 011  
# IR SR1               : 111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12599  
# **********************************************
# Time: 10141.000ns 
# 
# UVM_INFO @ 10141.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10141.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa279 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa279 
# UVM_INFO @ 10142.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xed8a VSR2:0xed8a psr:0x4 ACTUAL: VSR1:0xed8a VSR2:0xed8a psr:0x4 
# UVM_INFO @ 10142.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x1275 pcout:0x1275 dr:0x3 sr1:0x7 sr2:0x7 IR_Exec:0x97ff NZP:0x0 M_Data:0xed8a enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x1275 pcout:0x1275 dr:0x3 sr1:0x7 sr2:0x7 IR_Exec:0x97ff NZP:0x0 M_Data:0xed8a enable_execute_status:0x0 
# UVM_INFO @ 10142.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3139 pc:0x3138 imem_rd:0x1ACTUAL: npc:0x3139 pc:0x3138 imem_rd:0x1
# UVM_INFO @ 10144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x1275 
# UVM_INFO @ 10144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x313a pc:0x3139 imem_rd:0x1
# UVM_INFO @ 10161.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10161.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10161.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10161.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6bb8 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6bb8 
# UVM_INFO @ 10162.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x312a VSR2:0x312a psr:0x4 ACTUAL: VSR1:0x312a VSR2:0x312a psr:0x4 
# UVM_INFO @ 10162.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x313a pc:0x3139 imem_rd:0x1ACTUAL: npc:0x313a pc:0x3139 imem_rd:0x1
# UVM_INFO @ 10164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x1275 
# UVM_INFO @ 10164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x313b pc:0x313a imem_rd:0x1
# UVM_INFO @ 10181.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10181.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10181.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10181.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5289 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5289 
# UVM_INFO @ 10182.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x312a VSR2:0x312a psr:0x4 ACTUAL: VSR1:0x312a VSR2:0x312a psr:0x4 
# UVM_INFO @ 10182.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x313b pc:0x313a imem_rd:0x1ACTUAL: npc:0x313b pc:0x313a imem_rd:0x1
# UVM_INFO @ 10184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x1275 
# UVM_INFO @ 10184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x313c pc:0x313b imem_rd:0x1
# UVM_INFO @ 10201.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10201.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10201.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10201.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb2de ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb2de 
# UVM_INFO @ 10202.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x312a VSR2:0x312a psr:0x4 ACTUAL: VSR1:0x312a VSR2:0x312a psr:0x4 
# UVM_INFO @ 10202.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x313c pc:0x313b imem_rd:0x1ACTUAL: npc:0x313c pc:0x313b imem_rd:0x1
# UVM_INFO @ 10204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x1275 
# UVM_INFO @ 10204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x313d pc:0x313c imem_rd:0x1
# UVM_INFO @ 10221.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10221.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10221.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10221.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10221.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa329 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa329 
# UVM_INFO @ 10222.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x312a VSR2:0x312a psr:0x4 ACTUAL: VSR1:0x312a VSR2:0x312a psr:0x4 
# UVM_INFO @ 10222.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x313d pc:0x313c imem_rd:0x1ACTUAL: npc:0x313d pc:0x313c imem_rd:0x1
# UVM_INFO @ 10224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x1275 
# UVM_INFO @ 10224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x313e pc:0x313d imem_rd:0x1
# UVM_INFO @ 10241.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10241.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 10241.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10241.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10241.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 110  
# IR PCOFFSET9         : 100111011  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12604  
# **********************************************
# Time: 10241.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 110  
# IR PCOFFSET9         : 100111011  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12604  
# **********************************************
# Time: 10241.000ns 
# 
# UVM_INFO @ 10241.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10241.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8798 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8798 
# UVM_INFO @ 10242.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x6304 VSR2:0x312a psr:0x4 ACTUAL: VSR1:0x6304 VSR2:0x312a psr:0x4 
# UVM_INFO @ 10242.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x3076 pcout:0x3076 dr:0x6 sr1:0x4 sr2:0x0 IR_Exec:0x2d3b NZP:0x0 M_Data:0x312a enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x3076 pcout:0x3076 dr:0x6 sr1:0x4 sr2:0x0 IR_Exec:0x2d3b NZP:0x0 M_Data:0x312a enable_execute_status:0x0 
# UVM_INFO @ 10242.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x313e pc:0x313d imem_rd:0x1ACTUAL: npc:0x313e pc:0x313d imem_rd:0x1
# UVM_INFO @ 10244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x3076 
# UVM_INFO @ 10244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x313e pc:0x313d imem_rd:0x0
# UVM_INFO @ 10261.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10261.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10261.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10261.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x3076 DMem_din:0x0000 DMem_rd:0x1 memout:0xe3ab ACTUAL: DMem_addr:0x3076 DMem_din:0x0000 DMem_rd:0x1 memout:0xe3ab 
# UVM_INFO @ 10262.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x6304 VSR2:0x312a psr:0x4 ACTUAL: VSR1:0x6304 VSR2:0x312a psr:0x4 
# UVM_INFO @ 10262.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x313e pc:0x313d imem_rd:0x0ACTUAL: npc:0x313e pc:0x313d imem_rd:0x0
# UVM_INFO @ 10264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3076 
# UVM_INFO @ 10264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x313f pc:0x313e imem_rd:0x1
# UVM_INFO @ 10281.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10281.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 10281.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10281.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 110  
# IR PCOFFSET9         : 100111011  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12605  
# **********************************************
# Time: 10281.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 110  
# IR PCOFFSET9         : 100111011  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12605  
# **********************************************
# Time: 10281.000ns 
# 
# UVM_INFO @ 10281.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10281.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6f4b ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6f4b 
# UVM_INFO @ 10282.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x6304 VSR2:0x312a psr:0x4 ACTUAL: VSR1:0x6304 VSR2:0x312a psr:0x4 
# UVM_INFO @ 10282.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x3077 pcout:0x3077 dr:0x6 sr1:0x4 sr2:0x0 IR_Exec:0x2d3b NZP:0x0 M_Data:0x312a enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x3077 pcout:0x3077 dr:0x6 sr1:0x4 sr2:0x0 IR_Exec:0x2d3b NZP:0x0 M_Data:0x312a enable_execute_status:0x0 
# UVM_INFO @ 10282.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x313f pc:0x313e imem_rd:0x1ACTUAL: npc:0x313f pc:0x313e imem_rd:0x1
# UVM_INFO @ 10284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x3077 
# UVM_INFO @ 10284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x313f pc:0x313e imem_rd:0x0
# UVM_INFO @ 10301.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10301.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10301.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10301.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x3077 DMem_din:0x0000 DMem_rd:0x1 memout:0x90d6 ACTUAL: DMem_addr:0x3077 DMem_din:0x0000 DMem_rd:0x1 memout:0x90d6 
# UVM_INFO @ 10302.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x312a VSR2:0x312a psr:0x4 ACTUAL: VSR1:0x312a VSR2:0x312a psr:0x4 
# UVM_INFO @ 10302.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x313f pc:0x313e imem_rd:0x0ACTUAL: npc:0x313f pc:0x313e imem_rd:0x0
# UVM_INFO @ 10304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3077 
# UVM_INFO @ 10304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3140 pc:0x313f imem_rd:0x1
# UVM_INFO @ 10321.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10321.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10321.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10321.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10321.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9ad3 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9ad3 
# UVM_INFO @ 10322.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x312a VSR2:0x312a psr:0x4 ACTUAL: VSR1:0x312a VSR2:0x312a psr:0x4 
# UVM_INFO @ 10322.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3140 pc:0x313f imem_rd:0x1ACTUAL: npc:0x3140 pc:0x313f imem_rd:0x1
# UVM_INFO @ 10324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x3077 
# UVM_INFO @ 10324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3140 pc:0x313f imem_rd:0x0
# UVM_INFO @ 10341.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10341.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10341.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10341.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x3077 DMem_din:0x0000 DMem_rd:0x1 memout:0x5438 ACTUAL: DMem_addr:0x3077 DMem_din:0x0000 DMem_rd:0x1 memout:0x5438 
# UVM_INFO @ 10342.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x312a VSR2:0x312a psr:0x4 ACTUAL: VSR1:0x312a VSR2:0x312a psr:0x4 
# UVM_INFO @ 10342.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3140 pc:0x313f imem_rd:0x0ACTUAL: npc:0x3140 pc:0x313f imem_rd:0x0
# UVM_INFO @ 10344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3077 
# UVM_INFO @ 10344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3141 pc:0x3140 imem_rd:0x1
# UVM_INFO @ 10361.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10361.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 10361.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10361.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 101  
# IR SR1               : 000  
# IR IM                : 0  
# IR SR2               : 000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12607  
# **********************************************
# Time: 10361.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 101  
# IR SR1               : 000  
# IR IM                : 0  
# IR SR2               : 000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12607  
# **********************************************
# Time: 10361.000ns 
# 
# UVM_INFO @ 10361.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10361.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x130f ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x130f 
# UVM_INFO @ 10362.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x312a VSR2:0x312a psr:0x4 ACTUAL: VSR1:0x312a VSR2:0x312a psr:0x4 
# UVM_INFO @ 10362.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0008 pcout:0x0008 dr:0x5 sr1:0x0 sr2:0x0 IR_Exec:0x5a28 NZP:0x0 M_Data:0x312a enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0008 pcout:0x0008 dr:0x5 sr1:0x0 sr2:0x0 IR_Exec:0x5a28 NZP:0x0 M_Data:0x312a enable_execute_status:0x0 
# UVM_INFO @ 10362.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3141 pc:0x3140 imem_rd:0x1ACTUAL: npc:0x3141 pc:0x3140 imem_rd:0x1
# UVM_INFO @ 10364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x0008 
# UVM_INFO @ 10364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3142 pc:0x3141 imem_rd:0x1
# UVM_INFO @ 10381.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10381.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10381.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10381.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xfb66 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xfb66 
# UVM_INFO @ 10382.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x312a VSR2:0x312a psr:0x4 ACTUAL: VSR1:0x312a VSR2:0x312a psr:0x4 
# UVM_INFO @ 10382.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3142 pc:0x3141 imem_rd:0x1ACTUAL: npc:0x3142 pc:0x3141 imem_rd:0x1
# UVM_INFO @ 10384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x0008 
# UVM_INFO @ 10384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3143 pc:0x3142 imem_rd:0x1
# UVM_INFO @ 10401.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10401.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10401.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10401.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5869 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5869 
# UVM_INFO @ 10402.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x312a VSR2:0x312a psr:0x4 ACTUAL: VSR1:0x312a VSR2:0x312a psr:0x4 
# UVM_INFO @ 10402.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3143 pc:0x3142 imem_rd:0x1ACTUAL: npc:0x3143 pc:0x3142 imem_rd:0x1
# UVM_INFO @ 10404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x0008 
# UVM_INFO @ 10404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3144 pc:0x3143 imem_rd:0x1
# UVM_INFO @ 10421.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10421.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10421.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10421.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xde59 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xde59 
# UVM_INFO @ 10422.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x312a VSR2:0x312a psr:0x4 ACTUAL: VSR1:0x312a VSR2:0x312a psr:0x4 
# UVM_INFO @ 10422.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3144 pc:0x3143 imem_rd:0x1ACTUAL: npc:0x3144 pc:0x3143 imem_rd:0x1
# UVM_INFO @ 10424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x0008 
# UVM_INFO @ 10424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3145 pc:0x3144 imem_rd:0x1
# UVM_INFO @ 10441.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10441.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10441.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10441.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa8ad ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa8ad 
# UVM_INFO @ 10442.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x312a VSR2:0x312a psr:0x4 ACTUAL: VSR1:0x312a VSR2:0x312a psr:0x4 
# UVM_INFO @ 10442.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3145 pc:0x3144 imem_rd:0x1ACTUAL: npc:0x3145 pc:0x3144 imem_rd:0x1
# UVM_INFO @ 10444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x0008 
# UVM_INFO @ 10444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3145 pc:0x3144 imem_rd:0x0
# UVM_INFO @ 10461.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10461.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10461.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10461.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10461.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x73a3 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x73a3 
# UVM_INFO @ 10462.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x312a VSR2:0x312a psr:0x4 ACTUAL: VSR1:0x312a VSR2:0x312a psr:0x4 
# UVM_INFO @ 10462.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3145 pc:0x3144 imem_rd:0x0ACTUAL: npc:0x3145 pc:0x3144 imem_rd:0x0
# UVM_INFO @ 10464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x0008 
# UVM_INFO @ 10464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3146 pc:0x3145 imem_rd:0x1
# UVM_INFO @ 10481.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10481.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 10481.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10481.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10481.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9bf7 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9bf7 
# UVM_INFO @ 10482.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x312a VSR2:0x312a psr:0x4 ACTUAL: VSR1:0x312a VSR2:0x312a psr:0x4 
# UVM_INFO @ 10482.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x312a pcout:0x312a dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0xc000 NZP:0x7 M_Data:0x312a enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x312a pcout:0x312a dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0xc000 NZP:0x7 M_Data:0x312a enable_execute_status:0x0 
# UVM_INFO @ 10482.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3146 pc:0x3145 imem_rd:0x1ACTUAL: npc:0x3146 pc:0x3145 imem_rd:0x1
# UVM_INFO @ 10484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x312a 
# UVM_INFO @ 10484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3146 pc:0x3145 imem_rd:0x0
# UVM_INFO @ 10501.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10501.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10501.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10501.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : JMP 
# IR BaseR             : 000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001100  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12613  
# **********************************************
# Time: 10501.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : JMP 
# IR BaseR             : 000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001100  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12613  
# **********************************************
# Time: 10501.000ns 
# 
# UVM_INFO @ 10501.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10501.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5c0a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5c0a 
# UVM_INFO @ 10502.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x312a VSR2:0x312a psr:0x1 ACTUAL: VSR1:0x312a VSR2:0x312a psr:0x1 
# UVM_INFO @ 10502.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3146 pc:0x3145 imem_rd:0x0ACTUAL: npc:0x3146 pc:0x3145 imem_rd:0x0
# UVM_INFO @ 10504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x312a 
# UVM_INFO @ 10504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3146 pc:0x3145 imem_rd:0x0
# UVM_INFO @ 10521.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10521.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 10521.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10521.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10521.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc2bd ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc2bd 
# UVM_INFO @ 10522.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x6304 VSR2:0x312a psr:0x1 ACTUAL: VSR1:0x6304 VSR2:0x312a psr:0x1 
# UVM_INFO @ 10522.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x3069 pcout:0x3069 dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x0724 NZP:0x3 M_Data:0x312a enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x3069 pcout:0x3069 dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x0724 NZP:0x3 M_Data:0x312a enable_execute_status:0x0 
# UVM_INFO @ 10522.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3146 pc:0x3145 imem_rd:0x0ACTUAL: npc:0x3146 pc:0x3145 imem_rd:0x0
# UVM_INFO @ 10524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3069 
# UVM_INFO @ 10524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3147 pc:0x3146 imem_rd:0x1
# UVM_INFO @ 10541.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10541.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10541.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10541.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc6db ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc6db 
# UVM_INFO @ 10542.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x6304 VSR2:0x312a psr:0x1 ACTUAL: VSR1:0x6304 VSR2:0x312a psr:0x1 
# UVM_INFO @ 10542.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3147 pc:0x3146 imem_rd:0x1ACTUAL: npc:0x3147 pc:0x3146 imem_rd:0x1
# UVM_INFO @ 10544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3069 
# UVM_INFO @ 10544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3148 pc:0x3147 imem_rd:0x1
# UVM_INFO @ 10561.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10561.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10561.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10561.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 100100100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12614  
# **********************************************
# Time: 10561.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 100100100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12614  
# **********************************************
# Time: 10561.000ns 
# 
# UVM_INFO @ 10561.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10561.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8918 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8918 
# UVM_INFO @ 10562.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x6304 VSR2:0x312a psr:0x1 ACTUAL: VSR1:0x6304 VSR2:0x312a psr:0x1 
# UVM_INFO @ 10562.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3148 pc:0x3147 imem_rd:0x1ACTUAL: npc:0x3148 pc:0x3147 imem_rd:0x1
# UVM_INFO @ 10564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3069 
# UVM_INFO @ 10564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3149 pc:0x3148 imem_rd:0x1
# UVM_INFO @ 10581.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10581.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 10581.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10581.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 111  
# IR PCOFFSET9         : 000001011  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12615  
# **********************************************
# Time: 10581.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 111  
# IR PCOFFSET9         : 000001011  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12615  
# **********************************************
# Time: 10581.000ns 
# 
# UVM_INFO @ 10581.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10581.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xed0d ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xed0d 
# UVM_INFO @ 10582.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x312a VSR2:0x312a psr:0x1 ACTUAL: VSR1:0x312a VSR2:0x312a psr:0x1 
# UVM_INFO @ 10582.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x3151 pcout:0x3151 dr:0x7 sr1:0x0 sr2:0x0 IR_Exec:0x2e0b NZP:0x0 M_Data:0x312a enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x3151 pcout:0x3151 dr:0x7 sr1:0x0 sr2:0x0 IR_Exec:0x2e0b NZP:0x0 M_Data:0x312a enable_execute_status:0x0 
# UVM_INFO @ 10582.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3149 pc:0x3148 imem_rd:0x1ACTUAL: npc:0x3149 pc:0x3148 imem_rd:0x1
# UVM_INFO @ 10584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x3151 
# UVM_INFO @ 10584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3149 pc:0x3148 imem_rd:0x0
# UVM_INFO @ 10601.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10601.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10601.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10601.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x3151 DMem_din:0x0000 DMem_rd:0x1 memout:0x7166 ACTUAL: DMem_addr:0x3151 DMem_din:0x0000 DMem_rd:0x1 memout:0x7166 
# UVM_INFO @ 10602.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x312a VSR2:0x312a psr:0x1 ACTUAL: VSR1:0x312a VSR2:0x312a psr:0x1 
# UVM_INFO @ 10602.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3149 pc:0x3148 imem_rd:0x0ACTUAL: npc:0x3149 pc:0x3148 imem_rd:0x0
# UVM_INFO @ 10604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3151 
# UVM_INFO @ 10604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x314a pc:0x3149 imem_rd:0x1
# UVM_INFO @ 10621.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10621.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10621.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10621.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd5c4 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd5c4 
# UVM_INFO @ 10622.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x312a VSR2:0x312a psr:0x1 ACTUAL: VSR1:0x312a VSR2:0x312a psr:0x1 
# UVM_INFO @ 10622.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x314a pc:0x3149 imem_rd:0x1ACTUAL: npc:0x314a pc:0x3149 imem_rd:0x1
# UVM_INFO @ 10624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x3151 
# UVM_INFO @ 10624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x314a pc:0x3149 imem_rd:0x0
# UVM_INFO @ 10641.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10641.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10641.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10641.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x3151 DMem_din:0x0000 DMem_rd:0x1 memout:0x7b7f ACTUAL: DMem_addr:0x3151 DMem_din:0x0000 DMem_rd:0x1 memout:0x7b7f 
# UVM_INFO @ 10642.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x312a VSR2:0x312a psr:0x1 ACTUAL: VSR1:0x312a VSR2:0x312a psr:0x1 
# UVM_INFO @ 10642.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x314a pc:0x3149 imem_rd:0x0ACTUAL: npc:0x314a pc:0x3149 imem_rd:0x0
# UVM_INFO @ 10644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3151 
# UVM_INFO @ 10644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x314b pc:0x314a imem_rd:0x1
# UVM_INFO @ 10661.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10661.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10661.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10661.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10661.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x488a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x488a 
# UVM_INFO @ 10662.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x312a VSR2:0x312a psr:0x1 ACTUAL: VSR1:0x312a VSR2:0x312a psr:0x1 
# UVM_INFO @ 10662.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x314b pc:0x314a imem_rd:0x1ACTUAL: npc:0x314b pc:0x314a imem_rd:0x1
# UVM_INFO @ 10664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x3151 
# UVM_INFO @ 10664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x314b pc:0x314a imem_rd:0x0
# UVM_INFO @ 10681.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10681.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10681.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10681.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x3151 DMem_din:0x0000 DMem_rd:0x1 memout:0xdf72 ACTUAL: DMem_addr:0x3151 DMem_din:0x0000 DMem_rd:0x1 memout:0xdf72 
# UVM_INFO @ 10682.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x44c6 VSR2:0x6304 psr:0x1 ACTUAL: VSR1:0x44c6 VSR2:0x6304 psr:0x1 
# UVM_INFO @ 10682.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x314b pc:0x314a imem_rd:0x0ACTUAL: npc:0x314b pc:0x314a imem_rd:0x0
# UVM_INFO @ 10684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3151 
# UVM_INFO @ 10684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x314c pc:0x314b imem_rd:0x1
# UVM_INFO @ 10701.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10701.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 10701.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10701.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10701.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 100  
# IR BaseR             : 101  
# IR PCOFFSET6         : 110000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12618  
# **********************************************
# Time: 10701.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 100  
# IR BaseR             : 101  
# IR PCOFFSET6         : 110000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12618  
# **********************************************
# Time: 10701.000ns 
# 
# UVM_INFO @ 10701.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10701.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5bac ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5bac 
# UVM_INFO @ 10702.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x44c6 VSR2:0x6304 psr:0x1 ACTUAL: VSR1:0x44c6 VSR2:0x6304 psr:0x1 
# UVM_INFO @ 10702.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x44b6 pcout:0x44b6 dr:0x0 sr1:0x5 sr2:0x4 IR_Exec:0x7970 NZP:0x0 M_Data:0x6304 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x44b6 pcout:0x44b6 dr:0x0 sr1:0x5 sr2:0x4 IR_Exec:0x7970 NZP:0x0 M_Data:0x6304 enable_execute_status:0x0 
# UVM_INFO @ 10702.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x314c pc:0x314b imem_rd:0x1ACTUAL: npc:0x314c pc:0x314b imem_rd:0x1
# UVM_INFO @ 10704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x44b6 
# UVM_INFO @ 10704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x314c pc:0x314b imem_rd:0x0
# UVM_INFO @ 10721.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10721.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10721.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10721.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x44b6 DMem_din:0x6304 DMem_rd:0x0 memout:0x7228 ACTUAL: DMem_addr:0x44b6 DMem_din:0x6304 DMem_rd:0x0 memout:0x7228 
# UVM_INFO @ 10722.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x30c0 VSR2:0x312a psr:0x1 ACTUAL: VSR1:0x30c0 VSR2:0x312a psr:0x1 
# UVM_INFO @ 10722.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x314c pc:0x314b imem_rd:0x0ACTUAL: npc:0x314c pc:0x314b imem_rd:0x0
# UVM_INFO @ 10724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x44b6 
# UVM_INFO @ 10724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x314d pc:0x314c imem_rd:0x1
# UVM_INFO @ 10741.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10741.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 10741.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10741.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 000  
# IR PCOFFSET9         : 001000100  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12619  
# **********************************************
# Time: 10741.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 000  
# IR PCOFFSET9         : 001000100  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12619  
# **********************************************
# Time: 10741.000ns 
# 
# UVM_INFO @ 10741.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10741.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6517 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6517 
# UVM_INFO @ 10742.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x30c0 VSR2:0x312a psr:0x1 ACTUAL: VSR1:0x30c0 VSR2:0x312a psr:0x1 
# UVM_INFO @ 10742.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x318e pcout:0x318e dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0x2044 NZP:0x0 M_Data:0x312a enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x318e pcout:0x318e dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0x2044 NZP:0x0 M_Data:0x312a enable_execute_status:0x0 
# UVM_INFO @ 10742.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x314d pc:0x314c imem_rd:0x1ACTUAL: npc:0x314d pc:0x314c imem_rd:0x1
# UVM_INFO @ 10744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x318e 
# UVM_INFO @ 10744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x314d pc:0x314c imem_rd:0x0
# UVM_INFO @ 10761.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10761.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10761.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10761.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x318e DMem_din:0x0000 DMem_rd:0x1 memout:0xb67a ACTUAL: DMem_addr:0x318e DMem_din:0x0000 DMem_rd:0x1 memout:0xb67a 
# UVM_INFO @ 10762.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x312a VSR2:0x312a psr:0x1 ACTUAL: VSR1:0x312a VSR2:0x312a psr:0x1 
# UVM_INFO @ 10762.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x314d pc:0x314c imem_rd:0x0ACTUAL: npc:0x314d pc:0x314c imem_rd:0x0
# UVM_INFO @ 10764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x318e 
# UVM_INFO @ 10764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x314e pc:0x314d imem_rd:0x1
# UVM_INFO @ 10781.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10781.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10781.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10781.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10781.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe742 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe742 
# UVM_INFO @ 10782.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x312a VSR2:0x312a psr:0x1 ACTUAL: VSR1:0x312a VSR2:0x312a psr:0x1 
# UVM_INFO @ 10782.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x314e pc:0x314d imem_rd:0x1ACTUAL: npc:0x314e pc:0x314d imem_rd:0x1
# UVM_INFO @ 10784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x318e 
# UVM_INFO @ 10784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x314e pc:0x314d imem_rd:0x0
# UVM_INFO @ 10801.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10801.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10801.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10801.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x318e DMem_din:0x0000 DMem_rd:0x1 memout:0x932c ACTUAL: DMem_addr:0x318e DMem_din:0x0000 DMem_rd:0x1 memout:0x932c 
# UVM_INFO @ 10802.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x31da VSR2:0x31da psr:0x1 ACTUAL: VSR1:0x31da VSR2:0x31da psr:0x1 
# UVM_INFO @ 10802.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x314e pc:0x314d imem_rd:0x0ACTUAL: npc:0x314e pc:0x314d imem_rd:0x0
# UVM_INFO @ 10804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x318e 
# UVM_INFO @ 10804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x314f pc:0x314e imem_rd:0x1
# UVM_INFO @ 10821.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10821.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 10821.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10821.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 001  
# IR SR1               : 110  
# IR IM                : 0  
# IR SR2               : 110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12621  
# **********************************************
# Time: 10821.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 001  
# IR SR1               : 110  
# IR IM                : 0  
# IR SR2               : 110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12621  
# **********************************************
# Time: 10821.000ns 
# 
# UVM_INFO @ 10821.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10821.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8cab ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8cab 
# UVM_INFO @ 10822.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x31da VSR2:0x31da psr:0x1 ACTUAL: VSR1:0x31da VSR2:0x31da psr:0x1 
# UVM_INFO @ 10822.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x31d8 pcout:0x31d8 dr:0x1 sr1:0x6 sr2:0x6 IR_Exec:0x13be NZP:0x0 M_Data:0x31da enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x31d8 pcout:0x31d8 dr:0x1 sr1:0x6 sr2:0x6 IR_Exec:0x13be NZP:0x0 M_Data:0x31da enable_execute_status:0x0 
# UVM_INFO @ 10822.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x314f pc:0x314e imem_rd:0x1ACTUAL: npc:0x314f pc:0x314e imem_rd:0x1
# UVM_INFO @ 10824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x31d8 
# UVM_INFO @ 10824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3150 pc:0x314f imem_rd:0x1
# UVM_INFO @ 10841.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10841.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10841.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10841.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf09d ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf09d 
# UVM_INFO @ 10842.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x312a VSR2:0x312a psr:0x1 ACTUAL: VSR1:0x312a VSR2:0x312a psr:0x1 
# UVM_INFO @ 10842.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3150 pc:0x314f imem_rd:0x1ACTUAL: npc:0x3150 pc:0x314f imem_rd:0x1
# UVM_INFO @ 10844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x31d8 
# UVM_INFO @ 10844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3151 pc:0x3150 imem_rd:0x1
# UVM_INFO @ 10861.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10861.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10861.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10861.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10861.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb2e4 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb2e4 
# UVM_INFO @ 10862.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x312a VSR2:0x312a psr:0x1 ACTUAL: VSR1:0x312a VSR2:0x312a psr:0x1 
# UVM_INFO @ 10862.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3151 pc:0x3150 imem_rd:0x1ACTUAL: npc:0x3151 pc:0x3150 imem_rd:0x1
# UVM_INFO @ 10864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x31d8 
# UVM_INFO @ 10864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3152 pc:0x3151 imem_rd:0x1
# UVM_INFO @ 10881.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10881.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 10881.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10881.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10881.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 010  
# IR PCOFFSET9         : 110010001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 12624  
# **********************************************
# Time: 10881.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 010  
# IR PCOFFSET9         : 110010001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 12624  
# **********************************************
# Time: 10881.000ns 
# 
# UVM_INFO @ 10881.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10881.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xdccc ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xdccc 
# UVM_INFO @ 10882.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x31da VSR2:0x1275 psr:0x1 ACTUAL: VSR1:0x31da VSR2:0x1275 psr:0x1 
# UVM_INFO @ 10882.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x30e0 pcout:0x30e0 dr:0x0 sr1:0x6 sr2:0x2 IR_Exec:0xb591 NZP:0x0 M_Data:0x1275 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x30e0 pcout:0x30e0 dr:0x0 sr1:0x6 sr2:0x2 IR_Exec:0xb591 NZP:0x0 M_Data:0x1275 enable_execute_status:0x0 
# UVM_INFO @ 10882.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3152 pc:0x3151 imem_rd:0x1ACTUAL: npc:0x3152 pc:0x3151 imem_rd:0x1
# UVM_INFO @ 10884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x30e0 
# UVM_INFO @ 10884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3152 pc:0x3151 imem_rd:0x0
# UVM_INFO @ 10901.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10901.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10901.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10901.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x30e0 DMem_din:0x0000 DMem_rd:0x1 memout:0xad9b ACTUAL: DMem_addr:0x30e0 DMem_din:0x0000 DMem_rd:0x1 memout:0xad9b 
# UVM_INFO @ 10902.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x31da VSR2:0x1275 psr:0x1 ACTUAL: VSR1:0x31da VSR2:0x1275 psr:0x1 
# UVM_INFO @ 10902.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3152 pc:0x3151 imem_rd:0x0ACTUAL: npc:0x3152 pc:0x3151 imem_rd:0x0
# UVM_INFO @ 10904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x30e0 
# UVM_INFO @ 10904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3152 pc:0x3151 imem_rd:0x0
# UVM_INFO @ 10921.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10921.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10921.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10921.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x8229 DMem_din:0x1275 DMem_rd:0x0 memout:0x8229 ACTUAL: DMem_addr:0x8229 DMem_din:0x1275 DMem_rd:0x0 memout:0x8229 
# UVM_INFO @ 10922.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x31da VSR2:0x1275 psr:0x1 ACTUAL: VSR1:0x31da VSR2:0x1275 psr:0x1 
# UVM_INFO @ 10922.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3152 pc:0x3151 imem_rd:0x0ACTUAL: npc:0x3152 pc:0x3151 imem_rd:0x0
# UVM_INFO @ 10924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x30e0 
# UVM_INFO @ 10924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3153 pc:0x3152 imem_rd:0x1
# UVM_INFO @ 10941.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10941.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 10941.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10941.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10941.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 010  
# IR PCOFFSET9         : 110010001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 12625  
# **********************************************
# Time: 10941.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 010  
# IR PCOFFSET9         : 110010001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 12625  
# **********************************************
# Time: 10941.000ns 
# 
# UVM_INFO @ 10941.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10941.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd8f1 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd8f1 
# UVM_INFO @ 10942.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x31da VSR2:0x1275 psr:0x1 ACTUAL: VSR1:0x31da VSR2:0x1275 psr:0x1 
# UVM_INFO @ 10942.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x30e1 pcout:0x30e1 dr:0x0 sr1:0x6 sr2:0x2 IR_Exec:0xb591 NZP:0x0 M_Data:0x1275 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x30e1 pcout:0x30e1 dr:0x0 sr1:0x6 sr2:0x2 IR_Exec:0xb591 NZP:0x0 M_Data:0x1275 enable_execute_status:0x0 
# UVM_INFO @ 10942.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3153 pc:0x3152 imem_rd:0x1ACTUAL: npc:0x3153 pc:0x3152 imem_rd:0x1
# UVM_INFO @ 10944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x30e1 
# UVM_INFO @ 10944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3153 pc:0x3152 imem_rd:0x0
# UVM_INFO @ 10961.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10961.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10961.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10961.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x30e1 DMem_din:0x0000 DMem_rd:0x1 memout:0xdcfe ACTUAL: DMem_addr:0x30e1 DMem_din:0x0000 DMem_rd:0x1 memout:0xdcfe 
# UVM_INFO @ 10962.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x44c6 VSR2:0x1020 psr:0x1 ACTUAL: VSR1:0x44c6 VSR2:0x1020 psr:0x1 
# UVM_INFO @ 10962.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3153 pc:0x3152 imem_rd:0x0ACTUAL: npc:0x3153 pc:0x3152 imem_rd:0x0
# UVM_INFO @ 10964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x30e1 
# UVM_INFO @ 10964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3153 pc:0x3152 imem_rd:0x0
# UVM_INFO @ 10981.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10981.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10981.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10981.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x4503 DMem_din:0x1275 DMem_rd:0x0 memout:0x4503 ACTUAL: DMem_addr:0x4503 DMem_din:0x1275 DMem_rd:0x0 memout:0x4503 
# UVM_INFO @ 10982.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x44c6 VSR2:0x1020 psr:0x1 ACTUAL: VSR1:0x44c6 VSR2:0x1020 psr:0x1 
# UVM_INFO @ 10982.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3153 pc:0x3152 imem_rd:0x0ACTUAL: npc:0x3153 pc:0x3152 imem_rd:0x0
# UVM_INFO @ 10984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x30e1 
# UVM_INFO @ 10984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3154 pc:0x3153 imem_rd:0x1
# UVM_INFO @ 11001.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11001.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 11001.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11001.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11001.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 011  
# IR PCOFFSET9         : 101110010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12626  
# **********************************************
# Time: 11001.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 011  
# IR PCOFFSET9         : 101110010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12626  
# **********************************************
# Time: 11001.000ns 
# 
# UVM_INFO @ 11001.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11001.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8564 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8564 
# UVM_INFO @ 11002.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x44c6 VSR2:0x1020 psr:0x1 ACTUAL: VSR1:0x44c6 VSR2:0x1020 psr:0x1 
# UVM_INFO @ 11002.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x30c3 pcout:0x30c3 dr:0x0 sr1:0x5 sr2:0x3 IR_Exec:0x3772 NZP:0x0 M_Data:0x1020 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x30c3 pcout:0x30c3 dr:0x0 sr1:0x5 sr2:0x3 IR_Exec:0x3772 NZP:0x0 M_Data:0x1020 enable_execute_status:0x0 
# UVM_INFO @ 11002.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3154 pc:0x3153 imem_rd:0x1ACTUAL: npc:0x3154 pc:0x3153 imem_rd:0x1
# UVM_INFO @ 11004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x30c3 
# UVM_INFO @ 11004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3154 pc:0x3153 imem_rd:0x0
# UVM_INFO @ 11021.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11021.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11021.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11021.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x30c3 DMem_din:0x1020 DMem_rd:0x0 memout:0x55b8 ACTUAL: DMem_addr:0x30c3 DMem_din:0x1020 DMem_rd:0x0 memout:0x55b8 
# UVM_INFO @ 11022.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x30c0 VSR2:0xed8a psr:0x1 ACTUAL: VSR1:0x30c0 VSR2:0xed8a psr:0x1 
# UVM_INFO @ 11022.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3154 pc:0x3153 imem_rd:0x0ACTUAL: npc:0x3154 pc:0x3153 imem_rd:0x0
# UVM_INFO @ 11024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x30c3 
# UVM_INFO @ 11024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3155 pc:0x3154 imem_rd:0x1
# UVM_INFO @ 11041.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11041.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 11041.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11041.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11041.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 111  
# IR PCOFFSET9         : 001000001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12627  
# **********************************************
# Time: 11041.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 111  
# IR PCOFFSET9         : 001000001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12627  
# **********************************************
# Time: 11041.000ns 
# 
# UVM_INFO @ 11041.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11041.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2e62 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2e62 
# UVM_INFO @ 11042.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x30c0 VSR2:0xed8a psr:0x1 ACTUAL: VSR1:0x30c0 VSR2:0xed8a psr:0x1 
# UVM_INFO @ 11042.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x3193 pcout:0x3193 dr:0x0 sr1:0x1 sr2:0x7 IR_Exec:0x3e41 NZP:0x0 M_Data:0xed8a enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x3193 pcout:0x3193 dr:0x0 sr1:0x1 sr2:0x7 IR_Exec:0x3e41 NZP:0x0 M_Data:0xed8a enable_execute_status:0x0 
# UVM_INFO @ 11042.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3155 pc:0x3154 imem_rd:0x1ACTUAL: npc:0x3155 pc:0x3154 imem_rd:0x1
# UVM_INFO @ 11044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x3193 
# UVM_INFO @ 11044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3155 pc:0x3154 imem_rd:0x0
# UVM_INFO @ 11061.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11061.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11061.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11061.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x3193 DMem_din:0xed8a DMem_rd:0x0 memout:0x1809 ACTUAL: DMem_addr:0x3193 DMem_din:0xed8a DMem_rd:0x0 memout:0x1809 
# UVM_INFO @ 11062.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x44c6 VSR2:0x312a psr:0x1 ACTUAL: VSR1:0x44c6 VSR2:0x312a psr:0x1 
# UVM_INFO @ 11062.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3155 pc:0x3154 imem_rd:0x0ACTUAL: npc:0x3155 pc:0x3154 imem_rd:0x0
# UVM_INFO @ 11064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3193 
# UVM_INFO @ 11064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3156 pc:0x3155 imem_rd:0x1
# UVM_INFO @ 11081.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11081.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 11081.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11081.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11081.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 001  
# IR BaseR             : 101  
# IR PCOFFSET6         : 111010  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12628  
# **********************************************
# Time: 11081.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 001  
# IR BaseR             : 101  
# IR PCOFFSET6         : 111010  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12628  
# **********************************************
# Time: 11081.000ns 
# 
# UVM_INFO @ 11081.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11081.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd5f7 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd5f7 
# UVM_INFO @ 11082.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x44c6 VSR2:0x312a psr:0x1 ACTUAL: VSR1:0x44c6 VSR2:0x312a psr:0x1 
# UVM_INFO @ 11082.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x44c0 pcout:0x44c0 dr:0x1 sr1:0x5 sr2:0x0 IR_Exec:0x637a NZP:0x0 M_Data:0x312a enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x44c0 pcout:0x44c0 dr:0x1 sr1:0x5 sr2:0x0 IR_Exec:0x637a NZP:0x0 M_Data:0x312a enable_execute_status:0x0 
# UVM_INFO @ 11082.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3156 pc:0x3155 imem_rd:0x1ACTUAL: npc:0x3156 pc:0x3155 imem_rd:0x1
# UVM_INFO @ 11084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x44c0 
# UVM_INFO @ 11084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3156 pc:0x3155 imem_rd:0x0
# UVM_INFO @ 11101.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11101.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11101.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11101.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x44c0 DMem_din:0x0000 DMem_rd:0x1 memout:0x30c3 ACTUAL: DMem_addr:0x44c0 DMem_din:0x0000 DMem_rd:0x1 memout:0x30c3 
# UVM_INFO @ 11102.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x312a VSR2:0x312a psr:0x1 ACTUAL: VSR1:0x312a VSR2:0x312a psr:0x1 
# UVM_INFO @ 11102.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3156 pc:0x3155 imem_rd:0x0ACTUAL: npc:0x3156 pc:0x3155 imem_rd:0x0
# UVM_INFO @ 11104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x44c0 
# UVM_INFO @ 11104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3157 pc:0x3156 imem_rd:0x1
# UVM_INFO @ 11121.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11121.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 11121.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11121.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 000  
# IR PCOFFSET9         : 000110001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 12629  
# **********************************************
# Time: 11121.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 000  
# IR PCOFFSET9         : 000110001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 12629  
# **********************************************
# Time: 11121.000ns 
# 
# UVM_INFO @ 11121.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11121.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9d55 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9d55 
# UVM_INFO @ 11122.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x312a VSR2:0x312a psr:0x1 ACTUAL: VSR1:0x312a VSR2:0x312a psr:0x1 
# UVM_INFO @ 11122.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x3185 pcout:0x3185 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0xb031 NZP:0x0 M_Data:0x312a enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x3185 pcout:0x3185 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0xb031 NZP:0x0 M_Data:0x312a enable_execute_status:0x0 
# UVM_INFO @ 11122.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3157 pc:0x3156 imem_rd:0x1ACTUAL: npc:0x3157 pc:0x3156 imem_rd:0x1
# UVM_INFO @ 11124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x3185 
# UVM_INFO @ 11124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3157 pc:0x3156 imem_rd:0x0
# UVM_INFO @ 11141.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11141.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11141.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11141.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x3185 DMem_din:0x0000 DMem_rd:0x1 memout:0x3f8a ACTUAL: DMem_addr:0x3185 DMem_din:0x0000 DMem_rd:0x1 memout:0x3f8a 
# UVM_INFO @ 11142.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x312a VSR2:0x312a psr:0x1 ACTUAL: VSR1:0x312a VSR2:0x312a psr:0x1 
# UVM_INFO @ 11142.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3157 pc:0x3156 imem_rd:0x0ACTUAL: npc:0x3157 pc:0x3156 imem_rd:0x0
# UVM_INFO @ 11144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x3185 
# UVM_INFO @ 11144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3157 pc:0x3156 imem_rd:0x0
# UVM_INFO @ 11161.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11161.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11161.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11161.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xa518 DMem_din:0x312a DMem_rd:0x0 memout:0xa518 ACTUAL: DMem_addr:0xa518 DMem_din:0x312a DMem_rd:0x0 memout:0xa518 
# UVM_INFO @ 11162.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x312a VSR2:0x312a psr:0x1 ACTUAL: VSR1:0x312a VSR2:0x312a psr:0x1 
# UVM_INFO @ 11162.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3157 pc:0x3156 imem_rd:0x0ACTUAL: npc:0x3157 pc:0x3156 imem_rd:0x0
# UVM_INFO @ 11164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3185 
# UVM_INFO @ 11164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3158 pc:0x3157 imem_rd:0x1
# UVM_INFO @ 11181.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11181.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11181.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11181.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11181.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x27d1 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x27d1 
# UVM_INFO @ 11182.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x312a VSR2:0x312a psr:0x1 ACTUAL: VSR1:0x312a VSR2:0x312a psr:0x1 
# UVM_INFO @ 11182.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3158 pc:0x3157 imem_rd:0x1ACTUAL: npc:0x3158 pc:0x3157 imem_rd:0x1
# UVM_INFO @ 11184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x3185 
# UVM_INFO @ 11184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3158 pc:0x3157 imem_rd:0x0
# UVM_INFO @ 11201.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11201.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11201.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11201.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x3185 DMem_din:0x0000 DMem_rd:0x1 memout:0x3514 ACTUAL: DMem_addr:0x3185 DMem_din:0x0000 DMem_rd:0x1 memout:0x3514 
# UVM_INFO @ 11202.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x44c6 VSR2:0x312a psr:0x1 ACTUAL: VSR1:0x44c6 VSR2:0x312a psr:0x1 
# UVM_INFO @ 11202.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3158 pc:0x3157 imem_rd:0x0ACTUAL: npc:0x3158 pc:0x3157 imem_rd:0x0
# UVM_INFO @ 11204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x3185 
# UVM_INFO @ 11204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3158 pc:0x3157 imem_rd:0x0
# UVM_INFO @ 11221.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11221.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11221.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11221.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xcc4e DMem_din:0x312a DMem_rd:0x0 memout:0xcc4e ACTUAL: DMem_addr:0xcc4e DMem_din:0x312a DMem_rd:0x0 memout:0xcc4e 
# UVM_INFO @ 11222.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x44c6 VSR2:0x312a psr:0x1 ACTUAL: VSR1:0x44c6 VSR2:0x312a psr:0x1 
# UVM_INFO @ 11222.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3158 pc:0x3157 imem_rd:0x0ACTUAL: npc:0x3158 pc:0x3157 imem_rd:0x0
# UVM_INFO @ 11224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3185 
# UVM_INFO @ 11224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3159 pc:0x3158 imem_rd:0x1
# UVM_INFO @ 11241.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11241.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 11241.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11241.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11241.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 100  
# IR PCOFFSET9         : 101111111  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12631  
# **********************************************
# Time: 11241.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 100  
# IR PCOFFSET9         : 101111111  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12631  
# **********************************************
# Time: 11241.000ns 
# 
# UVM_INFO @ 11241.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11241.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2fcf ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2fcf 
# UVM_INFO @ 11242.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x44c6 VSR2:0x312a psr:0x1 ACTUAL: VSR1:0x44c6 VSR2:0x312a psr:0x1 
# UVM_INFO @ 11242.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x30d5 pcout:0x30d5 dr:0x4 sr1:0x5 sr2:0x0 IR_Exec:0xe97f NZP:0x0 M_Data:0x312a enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x30d5 pcout:0x30d5 dr:0x4 sr1:0x5 sr2:0x0 IR_Exec:0xe97f NZP:0x0 M_Data:0x312a enable_execute_status:0x0 
# UVM_INFO @ 11242.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3159 pc:0x3158 imem_rd:0x1ACTUAL: npc:0x3159 pc:0x3158 imem_rd:0x1
# UVM_INFO @ 11244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x30d5 
# UVM_INFO @ 11244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x315a pc:0x3159 imem_rd:0x1
# UVM_INFO @ 11261.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11261.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 11261.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11261.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11261.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 010  
# IR PCOFFSET9         : 001000010  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12632  
# **********************************************
# Time: 11261.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 010  
# IR PCOFFSET9         : 001000010  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12632  
# **********************************************
# Time: 11261.000ns 
# 
# UVM_INFO @ 11261.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11261.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb2c5 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb2c5 
# UVM_INFO @ 11262.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x30c0 VSR2:0x312a psr:0x1 ACTUAL: VSR1:0x30c0 VSR2:0x312a psr:0x1 
# UVM_INFO @ 11262.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x3199 pcout:0x3199 dr:0x2 sr1:0x1 sr2:0x0 IR_Exec:0x2442 NZP:0x0 M_Data:0x312a enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x3199 pcout:0x3199 dr:0x2 sr1:0x1 sr2:0x0 IR_Exec:0x2442 NZP:0x0 M_Data:0x312a enable_execute_status:0x0 
# UVM_INFO @ 11262.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x315a pc:0x3159 imem_rd:0x1ACTUAL: npc:0x315a pc:0x3159 imem_rd:0x1
# UVM_INFO @ 11264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x3199 
# UVM_INFO @ 11264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x315a pc:0x3159 imem_rd:0x0
# UVM_INFO @ 11281.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11281.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11281.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11281.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x3199 DMem_din:0x0000 DMem_rd:0x1 memout:0x2403 ACTUAL: DMem_addr:0x3199 DMem_din:0x0000 DMem_rd:0x1 memout:0x2403 
# UVM_INFO @ 11282.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x6304 VSR2:0x312a psr:0x1 ACTUAL: VSR1:0x6304 VSR2:0x312a psr:0x1 
# UVM_INFO @ 11282.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x315a pc:0x3159 imem_rd:0x0ACTUAL: npc:0x315a pc:0x3159 imem_rd:0x0
# UVM_INFO @ 11284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3199 
# UVM_INFO @ 11284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x315b pc:0x315a imem_rd:0x1
# UVM_INFO @ 11301.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11301.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 11301.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11301.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11301.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 111  
# IR PCOFFSET9         : 100101111  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 12633  
# **********************************************
# Time: 11301.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 111  
# IR PCOFFSET9         : 100101111  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 12633  
# **********************************************
# Time: 11301.000ns 
# 
# UVM_INFO @ 11301.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11301.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1f31 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1f31 
# UVM_INFO @ 11302.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x6304 VSR2:0x312a psr:0x1 ACTUAL: VSR1:0x6304 VSR2:0x312a psr:0x1 
# UVM_INFO @ 11302.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x3087 pcout:0x3087 dr:0x7 sr1:0x4 sr2:0x0 IR_Exec:0xaf2f NZP:0x0 M_Data:0x312a enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x3087 pcout:0x3087 dr:0x7 sr1:0x4 sr2:0x0 IR_Exec:0xaf2f NZP:0x0 M_Data:0x312a enable_execute_status:0x0 
# UVM_INFO @ 11302.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x315b pc:0x315a imem_rd:0x1ACTUAL: npc:0x315b pc:0x315a imem_rd:0x1
# UVM_INFO @ 11304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x3087 
# UVM_INFO @ 11304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x315b pc:0x315a imem_rd:0x0
# UVM_INFO @ 11321.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11321.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11321.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11321.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x3087 DMem_din:0x0000 DMem_rd:0x1 memout:0x1a71 ACTUAL: DMem_addr:0x3087 DMem_din:0x0000 DMem_rd:0x1 memout:0x1a71 
# UVM_INFO @ 11322.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x312a VSR2:0x31da psr:0x1 ACTUAL: VSR1:0x312a VSR2:0x31da psr:0x1 
# UVM_INFO @ 11322.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x315b pc:0x315a imem_rd:0x0ACTUAL: npc:0x315b pc:0x315a imem_rd:0x0
# UVM_INFO @ 11324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x3087 
# UVM_INFO @ 11324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x315b pc:0x315a imem_rd:0x0
# UVM_INFO @ 11341.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11341.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11341.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11341.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xa6d3 DMem_din:0x0000 DMem_rd:0x1 memout:0xa6d3 ACTUAL: DMem_addr:0xa6d3 DMem_din:0x0000 DMem_rd:0x1 memout:0xa6d3 
# UVM_INFO @ 11342.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x312a VSR2:0x31da psr:0x1 ACTUAL: VSR1:0x312a VSR2:0x31da psr:0x1 
# UVM_INFO @ 11342.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x315b pc:0x315a imem_rd:0x0ACTUAL: npc:0x315b pc:0x315a imem_rd:0x0
# UVM_INFO @ 11344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3087 
# UVM_INFO @ 11344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x315c pc:0x315b imem_rd:0x1
# UVM_INFO @ 11361.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11361.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 11361.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11361.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11361.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 110  
# IR BaseR             : 000  
# IR PCOFFSET6         : 000101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12634  
# **********************************************
# Time: 11361.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 110  
# IR BaseR             : 000  
# IR PCOFFSET6         : 000101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12634  
# **********************************************
# Time: 11361.000ns 
# 
# UVM_INFO @ 11361.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11361.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4965 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4965 
# UVM_INFO @ 11362.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x312a VSR2:0x31da psr:0x1 ACTUAL: VSR1:0x312a VSR2:0x31da psr:0x1 
# UVM_INFO @ 11362.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x312f pcout:0x312f dr:0x0 sr1:0x0 sr2:0x6 IR_Exec:0x7c05 NZP:0x0 M_Data:0x31da enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x312f pcout:0x312f dr:0x0 sr1:0x0 sr2:0x6 IR_Exec:0x7c05 NZP:0x0 M_Data:0x31da enable_execute_status:0x0 
# UVM_INFO @ 11362.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x315c pc:0x315b imem_rd:0x1ACTUAL: npc:0x315c pc:0x315b imem_rd:0x1
# UVM_INFO @ 11364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x312f 
# UVM_INFO @ 11364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x315c pc:0x315b imem_rd:0x0
# UVM_INFO @ 11381.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11381.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11381.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11381.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x312f DMem_din:0x31da DMem_rd:0x0 memout:0xc95d ACTUAL: DMem_addr:0x312f DMem_din:0x31da DMem_rd:0x0 memout:0xc95d 
# UVM_INFO @ 11382.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x30c0 VSR2:0xed8a psr:0x1 ACTUAL: VSR1:0x30c0 VSR2:0xed8a psr:0x1 
# UVM_INFO @ 11382.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x315c pc:0x315b imem_rd:0x0ACTUAL: npc:0x315c pc:0x315b imem_rd:0x0
# UVM_INFO @ 11384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x312f 
# UVM_INFO @ 11384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x315c pc:0x315b imem_rd:0x0
# UVM_INFO @ 11401.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11401.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 11401.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11401.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11401.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 111  
# IR BaseR             : 001  
# IR PCOFFSET6         : 100010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12635  
# **********************************************
# Time: 11401.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 111  
# IR BaseR             : 001  
# IR PCOFFSET6         : 100010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12635  
# **********************************************
# Time: 11401.000ns 
# 
# UVM_INFO @ 11401.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11401.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6f7e ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6f7e 
# UVM_INFO @ 11402.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x30c0 VSR2:0xed8a psr:0x1 ACTUAL: VSR1:0x30c0 VSR2:0xed8a psr:0x1 
# UVM_INFO @ 11402.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x30a2 pcout:0x30a2 dr:0x0 sr1:0x1 sr2:0x7 IR_Exec:0x7e62 NZP:0x0 M_Data:0xed8a enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x30a2 pcout:0x30a2 dr:0x0 sr1:0x1 sr2:0x7 IR_Exec:0x7e62 NZP:0x0 M_Data:0xed8a enable_execute_status:0x0 
# UVM_INFO @ 11402.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x315c pc:0x315b imem_rd:0x0ACTUAL: npc:0x315c pc:0x315b imem_rd:0x0
# UVM_INFO @ 11404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x30a2 
# UVM_INFO @ 11404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x315c pc:0x315b imem_rd:0x0
# UVM_INFO @ 11421.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11421.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11421.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11421.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x30a2 DMem_din:0xed8a DMem_rd:0x0 memout:0x94b8 ACTUAL: DMem_addr:0x30a2 DMem_din:0xed8a DMem_rd:0x0 memout:0x94b8 
# UVM_INFO @ 11422.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x1020 VSR2:0x312a psr:0x1 ACTUAL: VSR1:0x1020 VSR2:0x312a psr:0x1 
# UVM_INFO @ 11422.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x315c pc:0x315b imem_rd:0x0ACTUAL: npc:0x315c pc:0x315b imem_rd:0x0
# UVM_INFO @ 11424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x30a2 
# UVM_INFO @ 11424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x315d pc:0x315c imem_rd:0x1
# UVM_INFO @ 11441.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11441.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 11441.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11441.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11441.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa598 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa598 
# UVM_INFO @ 11442.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x1020 VSR2:0x312a psr:0x1 ACTUAL: VSR1:0x1020 VSR2:0x312a psr:0x1 
# UVM_INFO @ 11442.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x323d pcout:0x323d dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x02e2 NZP:0x1 M_Data:0x312a enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x323d pcout:0x323d dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x02e2 NZP:0x1 M_Data:0x312a enable_execute_status:0x0 
# UVM_INFO @ 11442.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x315d pc:0x315c imem_rd:0x1ACTUAL: npc:0x315d pc:0x315c imem_rd:0x1
# UVM_INFO @ 11444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x323d 
# UVM_INFO @ 11444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x315e pc:0x315d imem_rd:0x1
# UVM_INFO @ 11461.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11461.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11461.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11461.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 001  
# IR PCOFFSET9         : 011100010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12636  
# **********************************************
# Time: 11461.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 001  
# IR PCOFFSET9         : 011100010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12636  
# **********************************************
# Time: 11461.000ns 
# 
# UVM_INFO @ 11461.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11461.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x87bd ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x87bd 
# UVM_INFO @ 11462.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x1020 VSR2:0x312a psr:0x1 ACTUAL: VSR1:0x1020 VSR2:0x312a psr:0x1 
# UVM_INFO @ 11462.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x315e pc:0x315d imem_rd:0x1ACTUAL: npc:0x315e pc:0x315d imem_rd:0x1
# UVM_INFO @ 11464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x323d 
# UVM_INFO @ 11464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x315f pc:0x315e imem_rd:0x1
# UVM_INFO @ 11481.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11481.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 11481.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11481.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11481.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 010  
# IR PCOFFSET9         : 001001111  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12637  
# **********************************************
# Time: 11481.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 010  
# IR PCOFFSET9         : 001001111  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12637  
# **********************************************
# Time: 11481.000ns 
# 
# UVM_INFO @ 11481.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11481.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xbb55 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xbb55 
# UVM_INFO @ 11482.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x30c0 VSR2:0x323d psr:0x1 ACTUAL: VSR1:0x30c0 VSR2:0x323d psr:0x1 
# UVM_INFO @ 11482.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x31ab pcout:0x31ab dr:0x2 sr1:0x1 sr2:0x0 IR_Exec:0xe44f NZP:0x0 M_Data:0x323d enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x31ab pcout:0x31ab dr:0x2 sr1:0x1 sr2:0x0 IR_Exec:0xe44f NZP:0x0 M_Data:0x323d enable_execute_status:0x0 
# UVM_INFO @ 11482.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x315f pc:0x315e imem_rd:0x1ACTUAL: npc:0x315f pc:0x315e imem_rd:0x1
# UVM_INFO @ 11484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x31ab 
# UVM_INFO @ 11484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3160 pc:0x315f imem_rd:0x1
# UVM_INFO @ 11501.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11501.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 11501.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11501.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11501.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 010  
# IR PCOFFSET9         : 001001111  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12638  
# **********************************************
# Time: 11501.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 010  
# IR PCOFFSET9         : 001001111  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12638  
# **********************************************
# Time: 11501.000ns 
# 
# UVM_INFO @ 11501.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11501.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xbc65 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xbc65 
# UVM_INFO @ 11502.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x30c0 VSR2:0x323d psr:0x1 ACTUAL: VSR1:0x30c0 VSR2:0x323d psr:0x1 
# UVM_INFO @ 11502.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x31ac pcout:0x31ac dr:0x2 sr1:0x1 sr2:0x0 IR_Exec:0xe44f NZP:0x0 M_Data:0x323d enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x31ac pcout:0x31ac dr:0x2 sr1:0x1 sr2:0x0 IR_Exec:0xe44f NZP:0x0 M_Data:0x323d enable_execute_status:0x0 
# UVM_INFO @ 11502.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3160 pc:0x315f imem_rd:0x1ACTUAL: npc:0x3160 pc:0x315f imem_rd:0x1
# UVM_INFO @ 11504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x31ac 
# UVM_INFO @ 11504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3161 pc:0x3160 imem_rd:0x1
# UVM_INFO @ 11521.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11521.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 11521.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11521.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11521.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 101  
# IR BaseR             : 100  
# IR PCOFFSET6         : 011000  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12639  
# **********************************************
# Time: 11521.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 101  
# IR BaseR             : 100  
# IR PCOFFSET6         : 011000  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12639  
# **********************************************
# Time: 11521.000ns 
# 
# UVM_INFO @ 11521.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11521.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x863c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x863c 
# UVM_INFO @ 11522.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x6304 VSR2:0x323d psr:0x1 ACTUAL: VSR1:0x6304 VSR2:0x323d psr:0x1 
# UVM_INFO @ 11522.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x631c pcout:0x631c dr:0x5 sr1:0x4 sr2:0x0 IR_Exec:0x6b18 NZP:0x0 M_Data:0x323d enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x631c pcout:0x631c dr:0x5 sr1:0x4 sr2:0x0 IR_Exec:0x6b18 NZP:0x0 M_Data:0x323d enable_execute_status:0x0 
# UVM_INFO @ 11522.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3161 pc:0x3160 imem_rd:0x1ACTUAL: npc:0x3161 pc:0x3160 imem_rd:0x1
# UVM_INFO @ 11524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x631c 
# UVM_INFO @ 11524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3161 pc:0x3160 imem_rd:0x0
# UVM_INFO @ 11541.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11541.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11541.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11541.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x631c DMem_din:0x0000 DMem_rd:0x1 memout:0xabec ACTUAL: DMem_addr:0x631c DMem_din:0x0000 DMem_rd:0x1 memout:0xabec 
# UVM_INFO @ 11542.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x6304 VSR2:0x323d psr:0x1 ACTUAL: VSR1:0x6304 VSR2:0x323d psr:0x1 
# UVM_INFO @ 11542.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3161 pc:0x3160 imem_rd:0x0ACTUAL: npc:0x3161 pc:0x3160 imem_rd:0x0
# UVM_INFO @ 11544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x631c 
# UVM_INFO @ 11544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3162 pc:0x3161 imem_rd:0x1
# UVM_INFO @ 11561.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11561.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 11561.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11561.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11561.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 101  
# IR BaseR             : 100  
# IR PCOFFSET6         : 011000  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12640  
# **********************************************
# Time: 11561.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 101  
# IR BaseR             : 100  
# IR PCOFFSET6         : 011000  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12640  
# **********************************************
# Time: 11561.000ns 
# 
# UVM_INFO @ 11561.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11561.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xbbfd ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xbbfd 
# UVM_INFO @ 11562.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x6304 VSR2:0x323d psr:0x4 ACTUAL: VSR1:0x6304 VSR2:0x323d psr:0x4 
# UVM_INFO @ 11562.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x631c pcout:0x631c dr:0x5 sr1:0x4 sr2:0x0 IR_Exec:0x6b18 NZP:0x0 M_Data:0x323d enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x631c pcout:0x631c dr:0x5 sr1:0x4 sr2:0x0 IR_Exec:0x6b18 NZP:0x0 M_Data:0x323d enable_execute_status:0x0 
# UVM_INFO @ 11562.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3162 pc:0x3161 imem_rd:0x1ACTUAL: npc:0x3162 pc:0x3161 imem_rd:0x1
# UVM_INFO @ 11564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x631c 
# UVM_INFO @ 11564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3162 pc:0x3161 imem_rd:0x0
# UVM_INFO @ 11581.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11581.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11581.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11581.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x631c DMem_din:0x0000 DMem_rd:0x1 memout:0x5428 ACTUAL: DMem_addr:0x631c DMem_din:0x0000 DMem_rd:0x1 memout:0x5428 
# UVM_INFO @ 11582.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x323d VSR2:0x323d psr:0x4 ACTUAL: VSR1:0x323d VSR2:0x323d psr:0x4 
# UVM_INFO @ 11582.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3162 pc:0x3161 imem_rd:0x0ACTUAL: npc:0x3162 pc:0x3161 imem_rd:0x0
# UVM_INFO @ 11584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x631c 
# UVM_INFO @ 11584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3163 pc:0x3162 imem_rd:0x1
# UVM_INFO @ 11601.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11601.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 11601.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11601.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11601.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 001  
# IR SR1               : 000  
# IR IM                : 0  
# IR SR2               : 000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12641  
# **********************************************
# Time: 11601.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 001  
# IR SR1               : 000  
# IR IM                : 0  
# IR SR2               : 000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12641  
# **********************************************
# Time: 11601.000ns 
# 
# UVM_INFO @ 11601.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11601.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6ca6 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6ca6 
# UVM_INFO @ 11602.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x323d VSR2:0x323d psr:0x1 ACTUAL: VSR1:0x323d VSR2:0x323d psr:0x1 
# UVM_INFO @ 11602.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x323d pcout:0x323d dr:0x1 sr1:0x0 sr2:0x0 IR_Exec:0x5200 NZP:0x0 M_Data:0x323d enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x323d pcout:0x323d dr:0x1 sr1:0x0 sr2:0x0 IR_Exec:0x5200 NZP:0x0 M_Data:0x323d enable_execute_status:0x0 
# UVM_INFO @ 11602.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3163 pc:0x3162 imem_rd:0x1ACTUAL: npc:0x3163 pc:0x3162 imem_rd:0x1
# UVM_INFO @ 11604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x323d 
# UVM_INFO @ 11604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3164 pc:0x3163 imem_rd:0x1
# UVM_INFO @ 11621.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11621.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 11621.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11621.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11621.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 010  
# IR PCOFFSET9         : 110011000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12642  
# **********************************************
# Time: 11621.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 010  
# IR PCOFFSET9         : 110011000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12642  
# **********************************************
# Time: 11621.000ns 
# 
# UVM_INFO @ 11621.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11621.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd311 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd311 
# UVM_INFO @ 11622.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x31da VSR2:0x323d psr:0x1 ACTUAL: VSR1:0x31da VSR2:0x323d psr:0x1 
# UVM_INFO @ 11622.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x30f9 pcout:0x30f9 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x0598 NZP:0x2 M_Data:0x323d enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x30f9 pcout:0x30f9 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x0598 NZP:0x2 M_Data:0x323d enable_execute_status:0x0 
# UVM_INFO @ 11622.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3164 pc:0x3163 imem_rd:0x1ACTUAL: npc:0x3164 pc:0x3163 imem_rd:0x1
# UVM_INFO @ 11624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x30f9 
# UVM_INFO @ 11624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3165 pc:0x3164 imem_rd:0x1
# UVM_INFO @ 11641.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11641.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 11641.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11641.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11641.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 000  
# IR PCOFFSET9         : 011101111  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 12643  
# **********************************************
# Time: 11641.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 000  
# IR PCOFFSET9         : 011101111  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 12643  
# **********************************************
# Time: 11641.000ns 
# 
# UVM_INFO @ 11641.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11641.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd61a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd61a 
# UVM_INFO @ 11642.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x1020 VSR2:0x323d psr:0x1 ACTUAL: VSR1:0x1020 VSR2:0x323d psr:0x1 
# UVM_INFO @ 11642.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x3251 pcout:0x3251 dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0xa0ef NZP:0x0 M_Data:0x323d enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x3251 pcout:0x3251 dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0xa0ef NZP:0x0 M_Data:0x323d enable_execute_status:0x0 
# UVM_INFO @ 11642.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3165 pc:0x3164 imem_rd:0x1ACTUAL: npc:0x3165 pc:0x3164 imem_rd:0x1
# UVM_INFO @ 11644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x3251 
# UVM_INFO @ 11644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3165 pc:0x3164 imem_rd:0x0
# UVM_INFO @ 11661.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11661.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11661.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11661.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x3251 DMem_din:0x0000 DMem_rd:0x1 memout:0xc33b ACTUAL: DMem_addr:0x3251 DMem_din:0x0000 DMem_rd:0x1 memout:0xc33b 
# UVM_INFO @ 11662.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x1020 VSR2:0x30f9 psr:0x1 ACTUAL: VSR1:0x1020 VSR2:0x30f9 psr:0x1 
# UVM_INFO @ 11662.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3165 pc:0x3164 imem_rd:0x0ACTUAL: npc:0x3165 pc:0x3164 imem_rd:0x0
# UVM_INFO @ 11664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x3251 
# UVM_INFO @ 11664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3165 pc:0x3164 imem_rd:0x0
# UVM_INFO @ 11681.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11681.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11681.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11681.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x9d5e DMem_din:0x0000 DMem_rd:0x1 memout:0x9d5e ACTUAL: DMem_addr:0x9d5e DMem_din:0x0000 DMem_rd:0x1 memout:0x9d5e 
# UVM_INFO @ 11682.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x1020 VSR2:0x30f9 psr:0x1 ACTUAL: VSR1:0x1020 VSR2:0x30f9 psr:0x1 
# UVM_INFO @ 11682.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3165 pc:0x3164 imem_rd:0x0ACTUAL: npc:0x3165 pc:0x3164 imem_rd:0x0
# UVM_INFO @ 11684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3251 
# UVM_INFO @ 11684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3166 pc:0x3165 imem_rd:0x1
# UVM_INFO @ 11701.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11701.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 11701.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11701.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11701.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 000  
# IR PCOFFSET9         : 011101111  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 12644  
# **********************************************
# Time: 11701.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 000  
# IR PCOFFSET9         : 011101111  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 12644  
# **********************************************
# Time: 11701.000ns 
# 
# UVM_INFO @ 11701.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11701.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf6d5 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf6d5 
# UVM_INFO @ 11702.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x1020 VSR2:0x30f9 psr:0x4 ACTUAL: VSR1:0x1020 VSR2:0x30f9 psr:0x4 
# UVM_INFO @ 11702.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x3252 pcout:0x3252 dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0xa0ef NZP:0x0 M_Data:0x30f9 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x3252 pcout:0x3252 dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0xa0ef NZP:0x0 M_Data:0x30f9 enable_execute_status:0x0 
# UVM_INFO @ 11702.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3166 pc:0x3165 imem_rd:0x1ACTUAL: npc:0x3166 pc:0x3165 imem_rd:0x1
# UVM_INFO @ 11704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x3252 
# UVM_INFO @ 11704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3166 pc:0x3165 imem_rd:0x0
# UVM_INFO @ 11721.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11721.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11721.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11721.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x3252 DMem_din:0x0000 DMem_rd:0x1 memout:0x2ec5 ACTUAL: DMem_addr:0x3252 DMem_din:0x0000 DMem_rd:0x1 memout:0x2ec5 
# UVM_INFO @ 11722.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x323d VSR2:0xf6d5 psr:0x4 ACTUAL: VSR1:0x323d VSR2:0xf6d5 psr:0x4 
# UVM_INFO @ 11722.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3166 pc:0x3165 imem_rd:0x0ACTUAL: npc:0x3166 pc:0x3165 imem_rd:0x0
# UVM_INFO @ 11724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x3252 
# UVM_INFO @ 11724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3166 pc:0x3165 imem_rd:0x0
# UVM_INFO @ 11741.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11741.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11741.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11741.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xeea4 DMem_din:0x0000 DMem_rd:0x1 memout:0xeea4 ACTUAL: DMem_addr:0xeea4 DMem_din:0x0000 DMem_rd:0x1 memout:0xeea4 
# UVM_INFO @ 11742.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x323d VSR2:0xf6d5 psr:0x4 ACTUAL: VSR1:0x323d VSR2:0xf6d5 psr:0x4 
# UVM_INFO @ 11742.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3166 pc:0x3165 imem_rd:0x0ACTUAL: npc:0x3166 pc:0x3165 imem_rd:0x0
# UVM_INFO @ 11744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3252 
# UVM_INFO @ 11744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3167 pc:0x3166 imem_rd:0x1
# UVM_INFO @ 11761.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11761.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 11761.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11761.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11761.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 101  
# IR PCOFFSET9         : 001001000  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 12645  
# **********************************************
# Time: 11761.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 101  
# IR PCOFFSET9         : 001001000  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 12645  
# **********************************************
# Time: 11761.000ns 
# 
# UVM_INFO @ 11761.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11761.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa40f ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa40f 
# UVM_INFO @ 11762.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x323d VSR2:0xf6d5 psr:0x4 ACTUAL: VSR1:0x323d VSR2:0xf6d5 psr:0x4 
# UVM_INFO @ 11762.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x31ac pcout:0x31ac dr:0x5 sr1:0x1 sr2:0x0 IR_Exec:0xaa48 NZP:0x0 M_Data:0xf6d5 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x31ac pcout:0x31ac dr:0x5 sr1:0x1 sr2:0x0 IR_Exec:0xaa48 NZP:0x0 M_Data:0xf6d5 enable_execute_status:0x0 
# UVM_INFO @ 11762.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3167 pc:0x3166 imem_rd:0x1ACTUAL: npc:0x3167 pc:0x3166 imem_rd:0x1
# UVM_INFO @ 11764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x31ac 
# UVM_INFO @ 11764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3167 pc:0x3166 imem_rd:0x0
# UVM_INFO @ 11781.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11781.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11781.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11781.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x31ac DMem_din:0x0000 DMem_rd:0x1 memout:0x81ac ACTUAL: DMem_addr:0x31ac DMem_din:0x0000 DMem_rd:0x1 memout:0x81ac 
# UVM_INFO @ 11782.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xed8a VSR2:0xa40f psr:0x4 ACTUAL: VSR1:0xed8a VSR2:0xa40f psr:0x4 
# UVM_INFO @ 11782.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3167 pc:0x3166 imem_rd:0x0ACTUAL: npc:0x3167 pc:0x3166 imem_rd:0x0
# UVM_INFO @ 11784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x31ac 
# UVM_INFO @ 11784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3167 pc:0x3166 imem_rd:0x0
# UVM_INFO @ 11801.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11801.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11801.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11801.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xa1a0 DMem_din:0x0000 DMem_rd:0x1 memout:0xa1a0 ACTUAL: DMem_addr:0xa1a0 DMem_din:0x0000 DMem_rd:0x1 memout:0xa1a0 
# UVM_INFO @ 11802.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xed8a VSR2:0xa40f psr:0x4 ACTUAL: VSR1:0xed8a VSR2:0xa40f psr:0x4 
# UVM_INFO @ 11802.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3167 pc:0x3166 imem_rd:0x0ACTUAL: npc:0x3167 pc:0x3166 imem_rd:0x0
# UVM_INFO @ 11804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x31ac 
# UVM_INFO @ 11804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3167 pc:0x3166 imem_rd:0x0
# UVM_INFO @ 11821.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11821.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 11821.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11821.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11821.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 100  
# IR PCOFFSET9         : 111010101  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 12646  
# **********************************************
# Time: 11821.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 100  
# IR PCOFFSET9         : 111010101  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 12646  
# **********************************************
# Time: 11821.000ns 
# 
# UVM_INFO @ 11821.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11821.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd08f ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd08f 
# UVM_INFO @ 11822.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xed8a VSR2:0xa40f psr:0x4 ACTUAL: VSR1:0xed8a VSR2:0xa40f psr:0x4 
# UVM_INFO @ 11822.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x313a pcout:0x313a dr:0x4 sr1:0x7 sr2:0x0 IR_Exec:0xa9d5 NZP:0x0 M_Data:0xa40f enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x313a pcout:0x313a dr:0x4 sr1:0x7 sr2:0x0 IR_Exec:0xa9d5 NZP:0x0 M_Data:0xa40f enable_execute_status:0x0 
# UVM_INFO @ 11822.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3167 pc:0x3166 imem_rd:0x0ACTUAL: npc:0x3167 pc:0x3166 imem_rd:0x0
# UVM_INFO @ 11824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x313a 
# UVM_INFO @ 11824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3167 pc:0x3166 imem_rd:0x0
# UVM_INFO @ 11841.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11841.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11841.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11841.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x313a DMem_din:0x0000 DMem_rd:0x1 memout:0xcfdb ACTUAL: DMem_addr:0x313a DMem_din:0x0000 DMem_rd:0x1 memout:0xcfdb 
# UVM_INFO @ 11842.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xd08f VSR2:0xa40f psr:0x4 ACTUAL: VSR1:0xd08f VSR2:0xa40f psr:0x4 
# UVM_INFO @ 11842.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3167 pc:0x3166 imem_rd:0x0ACTUAL: npc:0x3167 pc:0x3166 imem_rd:0x0
# UVM_INFO @ 11844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x313a 
# UVM_INFO @ 11844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3167 pc:0x3166 imem_rd:0x0
# UVM_INFO @ 11861.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11861.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11861.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11861.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x59eb DMem_din:0x0000 DMem_rd:0x1 memout:0x59eb ACTUAL: DMem_addr:0x59eb DMem_din:0x0000 DMem_rd:0x1 memout:0x59eb 
# UVM_INFO @ 11862.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xd08f VSR2:0xa40f psr:0x4 ACTUAL: VSR1:0xd08f VSR2:0xa40f psr:0x4 
# UVM_INFO @ 11862.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3167 pc:0x3166 imem_rd:0x0ACTUAL: npc:0x3167 pc:0x3166 imem_rd:0x0
# UVM_INFO @ 11864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x313a 
# UVM_INFO @ 11864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3167 pc:0x3166 imem_rd:0x0
# UVM_INFO @ 11881.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11881.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 11881.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11881.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11881.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xaf7d ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xaf7d 
# UVM_INFO @ 11882.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xd08f VSR2:0xa40f psr:0x4 ACTUAL: VSR1:0xd08f VSR2:0xa40f psr:0x4 
# UVM_INFO @ 11882.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xd08f pcout:0xd08f dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0xc140 NZP:0x7 M_Data:0xa40f enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xd08f pcout:0xd08f dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0xc140 NZP:0x7 M_Data:0xa40f enable_execute_status:0x0 
# UVM_INFO @ 11882.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3167 pc:0x3166 imem_rd:0x0ACTUAL: npc:0x3167 pc:0x3166 imem_rd:0x0
# UVM_INFO @ 11884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xd08f 
# UVM_INFO @ 11884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3168 pc:0x3167 imem_rd:0x1
# UVM_INFO @ 11901.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11901.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11901.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11901.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xdaa8 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xdaa8 
# UVM_INFO @ 11902.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xd08f VSR2:0xa40f psr:0x4 ACTUAL: VSR1:0xd08f VSR2:0xa40f psr:0x4 
# UVM_INFO @ 11902.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3168 pc:0x3167 imem_rd:0x1ACTUAL: npc:0x3168 pc:0x3167 imem_rd:0x1
# UVM_INFO @ 11904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xd08f 
# UVM_INFO @ 11904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3169 pc:0x3168 imem_rd:0x1
# UVM_INFO @ 11921.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11921.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11921.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11921.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : JMP 
# IR BaseR             : 101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001100  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12647  
# **********************************************
# Time: 11921.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : JMP 
# IR BaseR             : 101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001100  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12647  
# **********************************************
# Time: 11921.000ns 
# 
# UVM_INFO @ 11921.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11921.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa2e9 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa2e9 
# UVM_INFO @ 11922.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xd08f VSR2:0xa40f psr:0x4 ACTUAL: VSR1:0xd08f VSR2:0xa40f psr:0x4 
# UVM_INFO @ 11922.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3169 pc:0x3168 imem_rd:0x1ACTUAL: npc:0x3169 pc:0x3168 imem_rd:0x1
# UVM_INFO @ 11924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xd08f 
# UVM_INFO @ 11924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3169 pc:0x3168 imem_rd:0x0
# UVM_INFO @ 11941.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11941.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 11941.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11941.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11941.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 000  
# IR SR1               : 110  
# IR IM                : 0  
# IR SR2               : 011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12648  
# **********************************************
# Time: 11941.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 000  
# IR SR1               : 110  
# IR IM                : 0  
# IR SR2               : 011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12648  
# **********************************************
# Time: 11941.000ns 
# 
# UVM_INFO @ 11941.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11941.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xbede ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xbede 
# UVM_INFO @ 11942.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x31da VSR2:0x1020 psr:0x4 ACTUAL: VSR1:0x31da VSR2:0x1020 psr:0x4 
# UVM_INFO @ 11942.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x41fa pcout:0x41fa dr:0x0 sr1:0x6 sr2:0x3 IR_Exec:0x1183 NZP:0x0 M_Data:0x1020 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x41fa pcout:0x41fa dr:0x0 sr1:0x6 sr2:0x3 IR_Exec:0x1183 NZP:0x0 M_Data:0x1020 enable_execute_status:0x0 
# UVM_INFO @ 11942.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3169 pc:0x3168 imem_rd:0x0ACTUAL: npc:0x3169 pc:0x3168 imem_rd:0x0
# UVM_INFO @ 11944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x41fa 
# UVM_INFO @ 11944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x316a pc:0x3169 imem_rd:0x1
# UVM_INFO @ 11961.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11961.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 11961.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11961.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11961.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb64c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb64c 
# UVM_INFO @ 11962.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xa40f VSR2:0xa40f psr:0x1 ACTUAL: VSR1:0xa40f VSR2:0xa40f psr:0x1 
# UVM_INFO @ 11962.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x41fa pcout:0x41fa dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0xc000 NZP:0x7 M_Data:0xa40f enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x41fa pcout:0x41fa dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0xc000 NZP:0x7 M_Data:0xa40f enable_execute_status:0x0 
# UVM_INFO @ 11962.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x316a pc:0x3169 imem_rd:0x1ACTUAL: npc:0x316a pc:0x3169 imem_rd:0x1
# UVM_INFO @ 11964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x41fa 
# UVM_INFO @ 11964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x316a pc:0x3169 imem_rd:0x0
# UVM_INFO @ 11981.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11981.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11981.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11981.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : JMP 
# IR BaseR             : 000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001100  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12649  
# **********************************************
# Time: 11981.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : JMP 
# IR BaseR             : 000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001100  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12649  
# **********************************************
# Time: 11981.000ns 
# 
# UVM_INFO @ 11981.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11981.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xfe54 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xfe54 
# UVM_INFO @ 11982.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x41fa VSR2:0x41fa psr:0x1 ACTUAL: VSR1:0x41fa VSR2:0x41fa psr:0x1 
# UVM_INFO @ 11982.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x316a pc:0x3169 imem_rd:0x0ACTUAL: npc:0x316a pc:0x3169 imem_rd:0x0
# UVM_INFO @ 11984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x41fa 
# UVM_INFO @ 11984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x316a pc:0x3169 imem_rd:0x0
# UVM_INFO @ 12001.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12001.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 12001.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12001.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12001.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x891c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x891c 
# UVM_INFO @ 12002.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xaf7d VSR2:0x41fa psr:0x1 ACTUAL: VSR1:0xaf7d VSR2:0x41fa psr:0x1 
# UVM_INFO @ 12002.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xaf7d pcout:0xaf7d dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0xc100 NZP:0x7 M_Data:0x41fa enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xaf7d pcout:0xaf7d dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0xc100 NZP:0x7 M_Data:0x41fa enable_execute_status:0x0 
# UVM_INFO @ 12002.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x316a pc:0x3169 imem_rd:0x0ACTUAL: npc:0x316a pc:0x3169 imem_rd:0x0
# UVM_INFO @ 12004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0xaf7d 
# UVM_INFO @ 12004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xaf7e pc:0xaf7d imem_rd:0x0
# UVM_INFO @ 12021.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12021.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12021.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12021.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3ca3 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3ca3 
# UVM_INFO @ 12022.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xaf7d VSR2:0x41fa psr:0x1 ACTUAL: VSR1:0xaf7d VSR2:0x41fa psr:0x1 
# UVM_INFO @ 12022.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xaf7e pc:0xaf7d imem_rd:0x0ACTUAL: npc:0xaf7e pc:0xaf7d imem_rd:0x0
# UVM_INFO @ 12024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xaf7d 
# UVM_INFO @ 12024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xaf7f pc:0xaf7e imem_rd:0x1
# UVM_INFO @ 12041.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12041.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12041.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12041.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x56be ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x56be 
# UVM_INFO @ 12042.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xaf7d VSR2:0x41fa psr:0x1 ACTUAL: VSR1:0xaf7d VSR2:0x41fa psr:0x1 
# UVM_INFO @ 12042.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xaf7f pc:0xaf7e imem_rd:0x1ACTUAL: npc:0xaf7f pc:0xaf7e imem_rd:0x1
# UVM_INFO @ 12044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xaf7d 
# UVM_INFO @ 12044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xaf80 pc:0xaf7f imem_rd:0x1
# UVM_INFO @ 12061.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12061.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12061.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12061.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : JMP 
# IR BaseR             : 100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001100  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12650  
# **********************************************
# Time: 12061.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : JMP 
# IR BaseR             : 100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001100  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12650  
# **********************************************
# Time: 12061.000ns 
# 
# UVM_INFO @ 12061.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12061.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9ff4 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9ff4 
# UVM_INFO @ 12062.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xaf7d VSR2:0x41fa psr:0x1 ACTUAL: VSR1:0xaf7d VSR2:0x41fa psr:0x1 
# UVM_INFO @ 12062.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xaf80 pc:0xaf7f imem_rd:0x1ACTUAL: npc:0xaf80 pc:0xaf7f imem_rd:0x1
# UVM_INFO @ 12064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xaf7d 
# UVM_INFO @ 12064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xaf81 pc:0xaf80 imem_rd:0x1
# UVM_INFO @ 12081.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12081.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 12081.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12081.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12081.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 101  
# IR PCOFFSET9         : 110000110  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44927  
# **********************************************
# Time: 12081.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 101  
# IR PCOFFSET9         : 110000110  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44927  
# **********************************************
# Time: 12081.000ns 
# 
# UVM_INFO @ 12081.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12081.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5f06 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5f06 
# UVM_INFO @ 12082.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x31da VSR2:0x41fa psr:0x1 ACTUAL: VSR1:0x31da VSR2:0x41fa psr:0x1 
# UVM_INFO @ 12082.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xaf04 pcout:0xaf04 dr:0x5 sr1:0x6 sr2:0x0 IR_Exec:0x2b86 NZP:0x0 M_Data:0x41fa enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xaf04 pcout:0xaf04 dr:0x5 sr1:0x6 sr2:0x0 IR_Exec:0x2b86 NZP:0x0 M_Data:0x41fa enable_execute_status:0x0 
# UVM_INFO @ 12082.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xaf81 pc:0xaf80 imem_rd:0x1ACTUAL: npc:0xaf81 pc:0xaf80 imem_rd:0x1
# UVM_INFO @ 12084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xaf04 
# UVM_INFO @ 12084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xaf81 pc:0xaf80 imem_rd:0x0
# UVM_INFO @ 12101.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12101.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12101.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12101.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xaf04 DMem_din:0x0000 DMem_rd:0x1 memout:0xa238 ACTUAL: DMem_addr:0xaf04 DMem_din:0x0000 DMem_rd:0x1 memout:0xa238 
# UVM_INFO @ 12102.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x31da VSR2:0x41fa psr:0x1 ACTUAL: VSR1:0x31da VSR2:0x41fa psr:0x1 
# UVM_INFO @ 12102.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xaf81 pc:0xaf80 imem_rd:0x0ACTUAL: npc:0xaf81 pc:0xaf80 imem_rd:0x0
# UVM_INFO @ 12104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xaf04 
# UVM_INFO @ 12104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xaf82 pc:0xaf81 imem_rd:0x1
# UVM_INFO @ 12121.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12121.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 12121.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12121.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12121.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 101  
# IR PCOFFSET9         : 110000110  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44928  
# **********************************************
# Time: 12121.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 101  
# IR PCOFFSET9         : 110000110  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44928  
# **********************************************
# Time: 12121.000ns 
# 
# UVM_INFO @ 12121.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12121.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xbae1 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xbae1 
# UVM_INFO @ 12122.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x31da VSR2:0x41fa psr:0x4 ACTUAL: VSR1:0x31da VSR2:0x41fa psr:0x4 
# UVM_INFO @ 12122.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xaf05 pcout:0xaf05 dr:0x5 sr1:0x6 sr2:0x0 IR_Exec:0x2b86 NZP:0x0 M_Data:0x41fa enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xaf05 pcout:0xaf05 dr:0x5 sr1:0x6 sr2:0x0 IR_Exec:0x2b86 NZP:0x0 M_Data:0x41fa enable_execute_status:0x0 
# UVM_INFO @ 12122.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xaf82 pc:0xaf81 imem_rd:0x1ACTUAL: npc:0xaf82 pc:0xaf81 imem_rd:0x1
# UVM_INFO @ 12124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xaf05 
# UVM_INFO @ 12124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xaf82 pc:0xaf81 imem_rd:0x0
# UVM_INFO @ 12141.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12141.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12141.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12141.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xaf05 DMem_din:0x0000 DMem_rd:0x1 memout:0x8a15 ACTUAL: DMem_addr:0xaf05 DMem_din:0x0000 DMem_rd:0x1 memout:0x8a15 
# UVM_INFO @ 12142.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x1020 VSR2:0x41fa psr:0x4 ACTUAL: VSR1:0x1020 VSR2:0x41fa psr:0x4 
# UVM_INFO @ 12142.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xaf82 pc:0xaf81 imem_rd:0x0ACTUAL: npc:0xaf82 pc:0xaf81 imem_rd:0x0
# UVM_INFO @ 12144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xaf05 
# UVM_INFO @ 12144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xaf83 pc:0xaf82 imem_rd:0x1
# UVM_INFO @ 12161.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12161.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 12161.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12161.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 010  
# IR BaseR             : 011  
# IR PCOFFSET6         : 010001  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44929  
# **********************************************
# Time: 12161.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 010  
# IR BaseR             : 011  
# IR PCOFFSET6         : 010001  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44929  
# **********************************************
# Time: 12161.000ns 
# 
# UVM_INFO @ 12161.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12161.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x11f5 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x11f5 
# UVM_INFO @ 12162.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x1020 VSR2:0x41fa psr:0x1 ACTUAL: VSR1:0x1020 VSR2:0x41fa psr:0x1 
# UVM_INFO @ 12162.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x1031 pcout:0x1031 dr:0x2 sr1:0x3 sr2:0x0 IR_Exec:0x64d1 NZP:0x0 M_Data:0x41fa enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x1031 pcout:0x1031 dr:0x2 sr1:0x3 sr2:0x0 IR_Exec:0x64d1 NZP:0x0 M_Data:0x41fa enable_execute_status:0x0 
# UVM_INFO @ 12162.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xaf83 pc:0xaf82 imem_rd:0x1ACTUAL: npc:0xaf83 pc:0xaf82 imem_rd:0x1
# UVM_INFO @ 12164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x1031 
# UVM_INFO @ 12164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xaf83 pc:0xaf82 imem_rd:0x0
# UVM_INFO @ 12181.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12181.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12181.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12181.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x1031 DMem_din:0x0000 DMem_rd:0x1 memout:0x9096 ACTUAL: DMem_addr:0x1031 DMem_din:0x0000 DMem_rd:0x1 memout:0x9096 
# UVM_INFO @ 12182.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x41fa VSR2:0x41fa psr:0x1 ACTUAL: VSR1:0x41fa VSR2:0x41fa psr:0x1 
# UVM_INFO @ 12182.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xaf83 pc:0xaf82 imem_rd:0x0ACTUAL: npc:0xaf83 pc:0xaf82 imem_rd:0x0
# UVM_INFO @ 12184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x1031 
# UVM_INFO @ 12184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xaf84 pc:0xaf83 imem_rd:0x1
# UVM_INFO @ 12201.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12201.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12201.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12201.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12201.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3ea2 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3ea2 
# UVM_INFO @ 12202.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x41fa VSR2:0x41fa psr:0x1 ACTUAL: VSR1:0x41fa VSR2:0x41fa psr:0x1 
# UVM_INFO @ 12202.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xaf84 pc:0xaf83 imem_rd:0x1ACTUAL: npc:0xaf84 pc:0xaf83 imem_rd:0x1
# UVM_INFO @ 12204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x1031 
# UVM_INFO @ 12204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xaf84 pc:0xaf83 imem_rd:0x0
# UVM_INFO @ 12221.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12221.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12221.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12221.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x1031 DMem_din:0x0000 DMem_rd:0x1 memout:0x82b9 ACTUAL: DMem_addr:0x1031 DMem_din:0x0000 DMem_rd:0x1 memout:0x82b9 
# UVM_INFO @ 12222.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x323d VSR2:0x41fa psr:0x1 ACTUAL: VSR1:0x323d VSR2:0x41fa psr:0x1 
# UVM_INFO @ 12222.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xaf84 pc:0xaf83 imem_rd:0x0ACTUAL: npc:0xaf84 pc:0xaf83 imem_rd:0x0
# UVM_INFO @ 12224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x1031 
# UVM_INFO @ 12224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xaf85 pc:0xaf84 imem_rd:0x1
# UVM_INFO @ 12241.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12241.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 12241.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12241.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 110  
# IR PCOFFSET9         : 001110110  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44931  
# **********************************************
# Time: 12241.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 110  
# IR PCOFFSET9         : 001110110  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44931  
# **********************************************
# Time: 12241.000ns 
# 
# UVM_INFO @ 12241.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12241.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xfe2f ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xfe2f 
# UVM_INFO @ 12242.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x323d VSR2:0x41fa psr:0x1 ACTUAL: VSR1:0x323d VSR2:0x41fa psr:0x1 
# UVM_INFO @ 12242.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xaff8 pcout:0xaff8 dr:0x6 sr1:0x1 sr2:0x0 IR_Exec:0x2c76 NZP:0x0 M_Data:0x41fa enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xaff8 pcout:0xaff8 dr:0x6 sr1:0x1 sr2:0x0 IR_Exec:0x2c76 NZP:0x0 M_Data:0x41fa enable_execute_status:0x0 
# UVM_INFO @ 12242.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xaf85 pc:0xaf84 imem_rd:0x1ACTUAL: npc:0xaf85 pc:0xaf84 imem_rd:0x1
# UVM_INFO @ 12244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xaff8 
# UVM_INFO @ 12244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xaf85 pc:0xaf84 imem_rd:0x0
# UVM_INFO @ 12261.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12261.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12261.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12261.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xaff8 DMem_din:0x0000 DMem_rd:0x1 memout:0x1fa6 ACTUAL: DMem_addr:0xaff8 DMem_din:0x0000 DMem_rd:0x1 memout:0x1fa6 
# UVM_INFO @ 12262.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x41fa VSR2:0x41fa psr:0x1 ACTUAL: VSR1:0x41fa VSR2:0x41fa psr:0x1 
# UVM_INFO @ 12262.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xaf85 pc:0xaf84 imem_rd:0x0ACTUAL: npc:0xaf85 pc:0xaf84 imem_rd:0x0
# UVM_INFO @ 12264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xaff8 
# UVM_INFO @ 12264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xaf86 pc:0xaf85 imem_rd:0x1
# UVM_INFO @ 12281.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12281.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12281.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12281.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12281.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb4c1 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb4c1 
# UVM_INFO @ 12282.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x41fa VSR2:0x41fa psr:0x4 ACTUAL: VSR1:0x41fa VSR2:0x41fa psr:0x4 
# UVM_INFO @ 12282.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xaf86 pc:0xaf85 imem_rd:0x1ACTUAL: npc:0xaf86 pc:0xaf85 imem_rd:0x1
# UVM_INFO @ 12284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xaff8 
# UVM_INFO @ 12284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xaf86 pc:0xaf85 imem_rd:0x0
# UVM_INFO @ 12301.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12301.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12301.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12301.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xaff8 DMem_din:0x0000 DMem_rd:0x1 memout:0x33cc ACTUAL: DMem_addr:0xaff8 DMem_din:0x0000 DMem_rd:0x1 memout:0x33cc 
# UVM_INFO @ 12302.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb4c1 VSR2:0xed8a psr:0x4 ACTUAL: VSR1:0xb4c1 VSR2:0xed8a psr:0x4 
# UVM_INFO @ 12302.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xaf86 pc:0xaf85 imem_rd:0x0ACTUAL: npc:0xaf86 pc:0xaf85 imem_rd:0x0
# UVM_INFO @ 12304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xaff8 
# UVM_INFO @ 12304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xaf86 pc:0xaf85 imem_rd:0x0
# UVM_INFO @ 12321.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12321.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 12321.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12321.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12321.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 011  
# IR SR1               : 110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44933  
# **********************************************
# Time: 12321.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 011  
# IR SR1               : 110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44933  
# **********************************************
# Time: 12321.000ns 
# 
# UVM_INFO @ 12321.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12321.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3365 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3365 
# UVM_INFO @ 12322.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb4c1 VSR2:0xed8a psr:0x4 ACTUAL: VSR1:0xb4c1 VSR2:0xed8a psr:0x4 
# UVM_INFO @ 12322.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x4b3e pcout:0x4b3e dr:0x3 sr1:0x6 sr2:0x7 IR_Exec:0x97bf NZP:0x0 M_Data:0xed8a enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x4b3e pcout:0x4b3e dr:0x3 sr1:0x6 sr2:0x7 IR_Exec:0x97bf NZP:0x0 M_Data:0xed8a enable_execute_status:0x0 
# UVM_INFO @ 12322.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xaf86 pc:0xaf85 imem_rd:0x0ACTUAL: npc:0xaf86 pc:0xaf85 imem_rd:0x0
# UVM_INFO @ 12324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x4b3e 
# UVM_INFO @ 12324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xaf87 pc:0xaf86 imem_rd:0x1
# UVM_INFO @ 12341.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12341.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 12341.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12341.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12341.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xcb58 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xcb58 
# UVM_INFO @ 12342.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb4c1 VSR2:0x41fa psr:0x1 ACTUAL: VSR1:0xb4c1 VSR2:0x41fa psr:0x1 
# UVM_INFO @ 12342.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb4c1 pcout:0xb4c1 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0xc180 NZP:0x7 M_Data:0x41fa enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb4c1 pcout:0xb4c1 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0xc180 NZP:0x7 M_Data:0x41fa enable_execute_status:0x0 
# UVM_INFO @ 12342.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xaf87 pc:0xaf86 imem_rd:0x1ACTUAL: npc:0xaf87 pc:0xaf86 imem_rd:0x1
# UVM_INFO @ 12344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb4c1 
# UVM_INFO @ 12344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xaf88 pc:0xaf87 imem_rd:0x1
# UVM_INFO @ 12361.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12361.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12361.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12361.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : JMP 
# IR BaseR             : 110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001100  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44934  
# **********************************************
# Time: 12361.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : JMP 
# IR BaseR             : 110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001100  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44934  
# **********************************************
# Time: 12361.000ns 
# 
# UVM_INFO @ 12361.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12361.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb7ab ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb7ab 
# UVM_INFO @ 12362.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb4c1 VSR2:0x41fa psr:0x4 ACTUAL: VSR1:0xb4c1 VSR2:0x41fa psr:0x4 
# UVM_INFO @ 12362.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xaf88 pc:0xaf87 imem_rd:0x1ACTUAL: npc:0xaf88 pc:0xaf87 imem_rd:0x1
# UVM_INFO @ 12364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb4c1 
# UVM_INFO @ 12364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xaf88 pc:0xaf87 imem_rd:0x0
# UVM_INFO @ 12381.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12381.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 12381.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12381.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12381.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 101  
# IR BaseR             : 000  
# IR PCOFFSET6         : 111101  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44935  
# **********************************************
# Time: 12381.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 101  
# IR BaseR             : 000  
# IR PCOFFSET6         : 111101  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44935  
# **********************************************
# Time: 12381.000ns 
# 
# UVM_INFO @ 12381.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12381.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe268 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe268 
# UVM_INFO @ 12382.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb4c1 VSR2:0xb4c1 psr:0x4 ACTUAL: VSR1:0xb4c1 VSR2:0xb4c1 psr:0x4 
# UVM_INFO @ 12382.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb4be pcout:0xb4be dr:0x5 sr1:0x0 sr2:0x0 IR_Exec:0x6a3d NZP:0x0 M_Data:0xb4c1 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb4be pcout:0xb4be dr:0x5 sr1:0x0 sr2:0x0 IR_Exec:0x6a3d NZP:0x0 M_Data:0xb4c1 enable_execute_status:0x0 
# UVM_INFO @ 12382.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xaf88 pc:0xaf87 imem_rd:0x0ACTUAL: npc:0xaf88 pc:0xaf87 imem_rd:0x0
# UVM_INFO @ 12384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb4be 
# UVM_INFO @ 12384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xaf88 pc:0xaf87 imem_rd:0x0
# UVM_INFO @ 12401.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12401.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12401.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12401.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb4be DMem_din:0x0000 DMem_rd:0x1 memout:0xa4b4 ACTUAL: DMem_addr:0xb4be DMem_din:0x0000 DMem_rd:0x1 memout:0xa4b4 
# UVM_INFO @ 12402.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x11f5 VSR2:0xb4c1 psr:0x4 ACTUAL: VSR1:0x11f5 VSR2:0xb4c1 psr:0x4 
# UVM_INFO @ 12402.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xaf88 pc:0xaf87 imem_rd:0x0ACTUAL: npc:0xaf88 pc:0xaf87 imem_rd:0x0
# UVM_INFO @ 12404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb4be 
# UVM_INFO @ 12404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xaf88 pc:0xaf87 imem_rd:0x0
# UVM_INFO @ 12421.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12421.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 12421.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12421.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12421.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe36f ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe36f 
# UVM_INFO @ 12422.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x11f5 VSR2:0xb4c1 psr:0x4 ACTUAL: VSR1:0x11f5 VSR2:0xb4c1 psr:0x4 
# UVM_INFO @ 12422.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xaef3 pcout:0xaef3 dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x056c NZP:0x2 M_Data:0xb4c1 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xaef3 pcout:0xaef3 dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x056c NZP:0x2 M_Data:0xb4c1 enable_execute_status:0x0 
# UVM_INFO @ 12422.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xaf88 pc:0xaf87 imem_rd:0x0ACTUAL: npc:0xaf88 pc:0xaf87 imem_rd:0x0
# UVM_INFO @ 12424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xaef3 
# UVM_INFO @ 12424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xaf89 pc:0xaf88 imem_rd:0x1
# UVM_INFO @ 12441.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12441.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12441.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12441.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb3af ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb3af 
# UVM_INFO @ 12442.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x11f5 VSR2:0xb4c1 psr:0x4 ACTUAL: VSR1:0x11f5 VSR2:0xb4c1 psr:0x4 
# UVM_INFO @ 12442.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xaf89 pc:0xaf88 imem_rd:0x1ACTUAL: npc:0xaf89 pc:0xaf88 imem_rd:0x1
# UVM_INFO @ 12444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xaef3 
# UVM_INFO @ 12444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xaf8a pc:0xaf89 imem_rd:0x1
# UVM_INFO @ 12461.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12461.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12461.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12461.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 010  
# IR PCOFFSET9         : 101101100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44936  
# **********************************************
# Time: 12461.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 010  
# IR PCOFFSET9         : 101101100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44936  
# **********************************************
# Time: 12461.000ns 
# 
# UVM_INFO @ 12461.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12461.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa6ef ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa6ef 
# UVM_INFO @ 12462.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x11f5 VSR2:0xaef3 psr:0x4 ACTUAL: VSR1:0x11f5 VSR2:0xaef3 psr:0x4 
# UVM_INFO @ 12462.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xaf8a pc:0xaf89 imem_rd:0x1ACTUAL: npc:0xaf8a pc:0xaf89 imem_rd:0x1
# UVM_INFO @ 12464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xaef3 
# UVM_INFO @ 12464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xaf8b pc:0xaf8a imem_rd:0x1
# UVM_INFO @ 12481.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12481.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 12481.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12481.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12481.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 011  
# IR PCOFFSET9         : 111011100  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44937  
# **********************************************
# Time: 12481.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 011  
# IR PCOFFSET9         : 111011100  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44937  
# **********************************************
# Time: 12481.000ns 
# 
# UVM_INFO @ 12481.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12481.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0a54 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0a54 
# UVM_INFO @ 12482.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xed8a VSR2:0xaef3 psr:0x4 ACTUAL: VSR1:0xed8a VSR2:0xaef3 psr:0x4 
# UVM_INFO @ 12482.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xaf64 pcout:0xaf64 dr:0x3 sr1:0x7 sr2:0x0 IR_Exec:0xe7dc NZP:0x0 M_Data:0xaef3 enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xaf64 pcout:0xaf64 dr:0x3 sr1:0x7 sr2:0x0 IR_Exec:0xe7dc NZP:0x0 M_Data:0xaef3 enable_execute_status:0x0 
# UVM_INFO @ 12482.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xaf8b pc:0xaf8a imem_rd:0x1ACTUAL: npc:0xaf8b pc:0xaf8a imem_rd:0x1
# UVM_INFO @ 12484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xaf64 
# UVM_INFO @ 12484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xaf8c pc:0xaf8b imem_rd:0x1
# UVM_INFO @ 12501.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12501.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 12501.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12501.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12501.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 011  
# IR PCOFFSET9         : 111011100  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44938  
# **********************************************
# Time: 12501.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 011  
# IR PCOFFSET9         : 111011100  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44938  
# **********************************************
# Time: 12501.000ns 
# 
# UVM_INFO @ 12501.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12501.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x51a8 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x51a8 
# UVM_INFO @ 12502.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xed8a VSR2:0xaef3 psr:0x4 ACTUAL: VSR1:0xed8a VSR2:0xaef3 psr:0x4 
# UVM_INFO @ 12502.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xaf65 pcout:0xaf65 dr:0x3 sr1:0x7 sr2:0x0 IR_Exec:0xe7dc NZP:0x0 M_Data:0xaef3 enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xaf65 pcout:0xaf65 dr:0x3 sr1:0x7 sr2:0x0 IR_Exec:0xe7dc NZP:0x0 M_Data:0xaef3 enable_execute_status:0x0 
# UVM_INFO @ 12502.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xaf8c pc:0xaf8b imem_rd:0x1ACTUAL: npc:0xaf8c pc:0xaf8b imem_rd:0x1
# UVM_INFO @ 12504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xaf65 
# UVM_INFO @ 12504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xaf8d pc:0xaf8c imem_rd:0x1
# UVM_INFO @ 12521.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12521.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 12521.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12521.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12521.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 111  
# IR PCOFFSET9         : 000100011  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 44939  
# **********************************************
# Time: 12521.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 111  
# IR PCOFFSET9         : 000100011  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 44939  
# **********************************************
# Time: 12521.000ns 
# 
# UVM_INFO @ 12521.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12521.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xbcaa ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xbcaa 
# UVM_INFO @ 12522.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xaef3 VSR2:0xaef3 psr:0x4 ACTUAL: VSR1:0xaef3 VSR2:0xaef3 psr:0x4 
# UVM_INFO @ 12522.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xafad pcout:0xafad dr:0x7 sr1:0x0 sr2:0x0 IR_Exec:0xae23 NZP:0x0 M_Data:0xaef3 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xafad pcout:0xafad dr:0x7 sr1:0x0 sr2:0x0 IR_Exec:0xae23 NZP:0x0 M_Data:0xaef3 enable_execute_status:0x0 
# UVM_INFO @ 12522.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xaf8d pc:0xaf8c imem_rd:0x1ACTUAL: npc:0xaf8d pc:0xaf8c imem_rd:0x1
# UVM_INFO @ 12524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xafad 
# UVM_INFO @ 12524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xaf8d pc:0xaf8c imem_rd:0x0
# UVM_INFO @ 12541.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12541.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12541.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12541.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xafad DMem_din:0x0000 DMem_rd:0x1 memout:0x7691 ACTUAL: DMem_addr:0xafad DMem_din:0x0000 DMem_rd:0x1 memout:0x7691 
# UVM_INFO @ 12542.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xaef3 VSR2:0xaef3 psr:0x4 ACTUAL: VSR1:0xaef3 VSR2:0xaef3 psr:0x4 
# UVM_INFO @ 12542.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xaf8d pc:0xaf8c imem_rd:0x0ACTUAL: npc:0xaf8d pc:0xaf8c imem_rd:0x0
# UVM_INFO @ 12544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xafad 
# UVM_INFO @ 12544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xaf8d pc:0xaf8c imem_rd:0x0
# UVM_INFO @ 12561.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12561.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12561.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12561.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x320c DMem_din:0x0000 DMem_rd:0x1 memout:0x320c ACTUAL: DMem_addr:0x320c DMem_din:0x0000 DMem_rd:0x1 memout:0x320c 
# UVM_INFO @ 12562.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xaef3 VSR2:0xaef3 psr:0x4 ACTUAL: VSR1:0xaef3 VSR2:0xaef3 psr:0x4 
# UVM_INFO @ 12562.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xaf8d pc:0xaf8c imem_rd:0x0ACTUAL: npc:0xaf8d pc:0xaf8c imem_rd:0x0
# UVM_INFO @ 12564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xafad 
# UVM_INFO @ 12564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xaf8e pc:0xaf8d imem_rd:0x1
# UVM_INFO @ 12581.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12581.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 12581.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12581.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12581.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 111  
# IR PCOFFSET9         : 000100011  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 44940  
# **********************************************
# Time: 12581.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 111  
# IR PCOFFSET9         : 000100011  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 44940  
# **********************************************
# Time: 12581.000ns 
# 
# UVM_INFO @ 12581.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12581.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3dc5 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3dc5 
# UVM_INFO @ 12582.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xaef3 VSR2:0xaef3 psr:0x1 ACTUAL: VSR1:0xaef3 VSR2:0xaef3 psr:0x1 
# UVM_INFO @ 12582.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xafae pcout:0xafae dr:0x7 sr1:0x0 sr2:0x0 IR_Exec:0xae23 NZP:0x0 M_Data:0xaef3 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xafae pcout:0xafae dr:0x7 sr1:0x0 sr2:0x0 IR_Exec:0xae23 NZP:0x0 M_Data:0xaef3 enable_execute_status:0x0 
# UVM_INFO @ 12582.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xaf8e pc:0xaf8d imem_rd:0x1ACTUAL: npc:0xaf8e pc:0xaf8d imem_rd:0x1
# UVM_INFO @ 12584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xafae 
# UVM_INFO @ 12584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xaf8e pc:0xaf8d imem_rd:0x0
# UVM_INFO @ 12601.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12601.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12601.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12601.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xafae DMem_din:0x0000 DMem_rd:0x1 memout:0x8d01 ACTUAL: DMem_addr:0xafae DMem_din:0x0000 DMem_rd:0x1 memout:0x8d01 
# UVM_INFO @ 12602.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3ea2 VSR2:0xb4c1 psr:0x1 ACTUAL: VSR1:0x3ea2 VSR2:0xb4c1 psr:0x1 
# UVM_INFO @ 12602.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xaf8e pc:0xaf8d imem_rd:0x0ACTUAL: npc:0xaf8e pc:0xaf8d imem_rd:0x0
# UVM_INFO @ 12604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xafae 
# UVM_INFO @ 12604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xaf8e pc:0xaf8d imem_rd:0x0
# UVM_INFO @ 12621.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12621.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12621.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12621.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x17ce DMem_din:0x0000 DMem_rd:0x1 memout:0x17ce ACTUAL: DMem_addr:0x17ce DMem_din:0x0000 DMem_rd:0x1 memout:0x17ce 
# UVM_INFO @ 12622.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3ea2 VSR2:0xb4c1 psr:0x1 ACTUAL: VSR1:0x3ea2 VSR2:0xb4c1 psr:0x1 
# UVM_INFO @ 12622.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xaf8e pc:0xaf8d imem_rd:0x0ACTUAL: npc:0xaf8e pc:0xaf8d imem_rd:0x0
# UVM_INFO @ 12624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xafae 
# UVM_INFO @ 12624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xaf8f pc:0xaf8e imem_rd:0x1
# UVM_INFO @ 12641.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12641.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 12641.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12641.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12641.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 110  
# IR PCOFFSET9         : 010010011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44941  
# **********************************************
# Time: 12641.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 110  
# IR PCOFFSET9         : 010010011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44941  
# **********************************************
# Time: 12641.000ns 
# 
# UVM_INFO @ 12641.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12641.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa80e ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa80e 
# UVM_INFO @ 12642.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3ea2 VSR2:0xb4c1 psr:0x4 ACTUAL: VSR1:0x3ea2 VSR2:0xb4c1 psr:0x4 
# UVM_INFO @ 12642.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb01f pcout:0xb01f dr:0x0 sr1:0x2 sr2:0x6 IR_Exec:0x3c93 NZP:0x0 M_Data:0xb4c1 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb01f pcout:0xb01f dr:0x0 sr1:0x2 sr2:0x6 IR_Exec:0x3c93 NZP:0x0 M_Data:0xb4c1 enable_execute_status:0x0 
# UVM_INFO @ 12642.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xaf8f pc:0xaf8e imem_rd:0x1ACTUAL: npc:0xaf8f pc:0xaf8e imem_rd:0x1
# UVM_INFO @ 12644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb01f 
# UVM_INFO @ 12644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xaf8f pc:0xaf8e imem_rd:0x0
# UVM_INFO @ 12661.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12661.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12661.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12661.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb01f DMem_din:0xb4c1 DMem_rd:0x0 memout:0x1747 ACTUAL: DMem_addr:0xb01f DMem_din:0xb4c1 DMem_rd:0x0 memout:0x1747 
# UVM_INFO @ 12662.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x11f5 VSR2:0x323d psr:0x4 ACTUAL: VSR1:0x11f5 VSR2:0x323d psr:0x4 
# UVM_INFO @ 12662.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xaf8f pc:0xaf8e imem_rd:0x0ACTUAL: npc:0xaf8f pc:0xaf8e imem_rd:0x0
# UVM_INFO @ 12664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb01f 
# UVM_INFO @ 12664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xaf90 pc:0xaf8f imem_rd:0x1
# UVM_INFO @ 12681.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12681.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 12681.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12681.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12681.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 001  
# IR PCOFFSET9         : 101101001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 44942  
# **********************************************
# Time: 12681.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 001  
# IR PCOFFSET9         : 101101001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 44942  
# **********************************************
# Time: 12681.000ns 
# 
# UVM_INFO @ 12681.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12681.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xcd12 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xcd12 
# UVM_INFO @ 12682.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x11f5 VSR2:0x323d psr:0x4 ACTUAL: VSR1:0x11f5 VSR2:0x323d psr:0x4 
# UVM_INFO @ 12682.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xaef6 pcout:0xaef6 dr:0x0 sr1:0x5 sr2:0x1 IR_Exec:0xb369 NZP:0x0 M_Data:0x323d enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xaef6 pcout:0xaef6 dr:0x0 sr1:0x5 sr2:0x1 IR_Exec:0xb369 NZP:0x0 M_Data:0x323d enable_execute_status:0x0 
# UVM_INFO @ 12682.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xaf90 pc:0xaf8f imem_rd:0x1ACTUAL: npc:0xaf90 pc:0xaf8f imem_rd:0x1
# UVM_INFO @ 12684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xaef6 
# UVM_INFO @ 12684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xaf90 pc:0xaf8f imem_rd:0x0
# UVM_INFO @ 12701.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12701.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12701.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12701.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xaef6 DMem_din:0x0000 DMem_rd:0x1 memout:0x223e ACTUAL: DMem_addr:0xaef6 DMem_din:0x0000 DMem_rd:0x1 memout:0x223e 
# UVM_INFO @ 12702.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x323d VSR2:0x3ea2 psr:0x4 ACTUAL: VSR1:0x323d VSR2:0x3ea2 psr:0x4 
# UVM_INFO @ 12702.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xaf90 pc:0xaf8f imem_rd:0x0ACTUAL: npc:0xaf90 pc:0xaf8f imem_rd:0x0
# UVM_INFO @ 12704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xaef6 
# UVM_INFO @ 12704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xaf90 pc:0xaf8f imem_rd:0x0
# UVM_INFO @ 12721.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12721.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12721.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12721.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x000b DMem_din:0x323d DMem_rd:0x0 memout:0x000b ACTUAL: DMem_addr:0x000b DMem_din:0x323d DMem_rd:0x0 memout:0x000b 
# UVM_INFO @ 12722.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x323d VSR2:0x3ea2 psr:0x4 ACTUAL: VSR1:0x323d VSR2:0x3ea2 psr:0x4 
# UVM_INFO @ 12722.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xaf90 pc:0xaf8f imem_rd:0x0ACTUAL: npc:0xaf90 pc:0xaf8f imem_rd:0x0
# UVM_INFO @ 12724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xaef6 
# UVM_INFO @ 12724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xaf90 pc:0xaf8f imem_rd:0x0
# UVM_INFO @ 12741.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12741.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 12741.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12741.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12741.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 010  
# IR PCOFFSET9         : 001111100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 44943  
# **********************************************
# Time: 12741.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 010  
# IR PCOFFSET9         : 001111100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 44943  
# **********************************************
# Time: 12741.000ns 
# 
# UVM_INFO @ 12741.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12741.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9862 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9862 
# UVM_INFO @ 12742.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x323d VSR2:0x3ea2 psr:0x4 ACTUAL: VSR1:0x323d VSR2:0x3ea2 psr:0x4 
# UVM_INFO @ 12742.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb00a pcout:0xb00a dr:0x0 sr1:0x1 sr2:0x2 IR_Exec:0xb47c NZP:0x0 M_Data:0x3ea2 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb00a pcout:0xb00a dr:0x0 sr1:0x1 sr2:0x2 IR_Exec:0xb47c NZP:0x0 M_Data:0x3ea2 enable_execute_status:0x0 
# UVM_INFO @ 12742.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xaf90 pc:0xaf8f imem_rd:0x0ACTUAL: npc:0xaf90 pc:0xaf8f imem_rd:0x0
# UVM_INFO @ 12744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb00a 
# UVM_INFO @ 12744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xaf90 pc:0xaf8f imem_rd:0x0
# UVM_INFO @ 12761.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12761.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12761.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12761.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb00a DMem_din:0x0000 DMem_rd:0x1 memout:0x2281 ACTUAL: DMem_addr:0xb00a DMem_din:0x0000 DMem_rd:0x1 memout:0x2281 
# UVM_INFO @ 12762.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xaef3 VSR2:0xaef3 psr:0x4 ACTUAL: VSR1:0xaef3 VSR2:0xaef3 psr:0x4 
# UVM_INFO @ 12762.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xaf90 pc:0xaf8f imem_rd:0x0ACTUAL: npc:0xaf90 pc:0xaf8f imem_rd:0x0
# UVM_INFO @ 12764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb00a 
# UVM_INFO @ 12764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xaf90 pc:0xaf8f imem_rd:0x0
# UVM_INFO @ 12781.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12781.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12781.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12781.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x831e DMem_din:0x3ea2 DMem_rd:0x0 memout:0x831e ACTUAL: DMem_addr:0x831e DMem_din:0x3ea2 DMem_rd:0x0 memout:0x831e 
# UVM_INFO @ 12782.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xaef3 VSR2:0xaef3 psr:0x4 ACTUAL: VSR1:0xaef3 VSR2:0xaef3 psr:0x4 
# UVM_INFO @ 12782.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xaf90 pc:0xaf8f imem_rd:0x0ACTUAL: npc:0xaf90 pc:0xaf8f imem_rd:0x0
# UVM_INFO @ 12784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb00a 
# UVM_INFO @ 12784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xaf91 pc:0xaf90 imem_rd:0x1
# UVM_INFO @ 12801.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12801.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 12801.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12801.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12801.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb097 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb097 
# UVM_INFO @ 12802.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xaef3 VSR2:0xaef3 psr:0x4 ACTUAL: VSR1:0xaef3 VSR2:0xaef3 psr:0x4 
# UVM_INFO @ 12802.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xaef3 pcout:0xaef3 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0xc000 NZP:0x7 M_Data:0xaef3 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xaef3 pcout:0xaef3 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0xc000 NZP:0x7 M_Data:0xaef3 enable_execute_status:0x0 
# UVM_INFO @ 12802.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xaf91 pc:0xaf90 imem_rd:0x1ACTUAL: npc:0xaf91 pc:0xaf90 imem_rd:0x1
# UVM_INFO @ 12804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xaef3 
# UVM_INFO @ 12804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xaf92 pc:0xaf91 imem_rd:0x1
# UVM_INFO @ 12821.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12821.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12821.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12821.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : JMP 
# IR BaseR             : 000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001100  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44944  
# **********************************************
# Time: 12821.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : JMP 
# IR BaseR             : 000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001100  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44944  
# **********************************************
# Time: 12821.000ns 
# 
# UVM_INFO @ 12821.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12821.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2816 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2816 
# UVM_INFO @ 12822.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xaef3 VSR2:0xaef3 psr:0x4 ACTUAL: VSR1:0xaef3 VSR2:0xaef3 psr:0x4 
# UVM_INFO @ 12822.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xaf92 pc:0xaf91 imem_rd:0x1ACTUAL: npc:0xaf92 pc:0xaf91 imem_rd:0x1
# UVM_INFO @ 12824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xaef3 
# UVM_INFO @ 12824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xaf93 pc:0xaf92 imem_rd:0x1
# UVM_INFO @ 12841.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12841.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 12841.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12841.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12841.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 110  
# IR SR1               : 110  
# IR IM                : 0  
# IR SR2               : 010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44945  
# **********************************************
# Time: 12841.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 110  
# IR SR1               : 110  
# IR IM                : 0  
# IR SR2               : 010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44945  
# **********************************************
# Time: 12841.000ns 
# 
# UVM_INFO @ 12841.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12841.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xcd4d ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xcd4d 
# UVM_INFO @ 12842.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb4c1 VSR2:0x3ea2 psr:0x4 ACTUAL: VSR1:0xb4c1 VSR2:0x3ea2 psr:0x4 
# UVM_INFO @ 12842.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x3480 pcout:0x3480 dr:0x6 sr1:0x6 sr2:0x2 IR_Exec:0x5d82 NZP:0x0 M_Data:0x3ea2 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x3480 pcout:0x3480 dr:0x6 sr1:0x6 sr2:0x2 IR_Exec:0x5d82 NZP:0x0 M_Data:0x3ea2 enable_execute_status:0x0 
# UVM_INFO @ 12842.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xaf93 pc:0xaf92 imem_rd:0x1ACTUAL: npc:0xaf93 pc:0xaf92 imem_rd:0x1
# UVM_INFO @ 12844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x3480 
# UVM_INFO @ 12844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xaf93 pc:0xaf92 imem_rd:0x0
# UVM_INFO @ 12861.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12861.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 12861.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12861.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12861.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 110  
# IR SR1               : 110  
# IR IM                : 0  
# IR SR2               : 010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44946  
# **********************************************
# Time: 12861.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 110  
# IR SR1               : 110  
# IR IM                : 0  
# IR SR2               : 010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44946  
# **********************************************
# Time: 12861.000ns 
# 
# UVM_INFO @ 12861.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12861.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1445 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1445 
# UVM_INFO @ 12862.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb4c1 VSR2:0x3ea2 psr:0x1 ACTUAL: VSR1:0xb4c1 VSR2:0x3ea2 psr:0x1 
# UVM_INFO @ 12862.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x3480 pcout:0x3480 dr:0x6 sr1:0x6 sr2:0x2 IR_Exec:0x5d82 NZP:0x0 M_Data:0x3ea2 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x3480 pcout:0x3480 dr:0x6 sr1:0x6 sr2:0x2 IR_Exec:0x5d82 NZP:0x0 M_Data:0x3ea2 enable_execute_status:0x0 
# UVM_INFO @ 12862.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xaf93 pc:0xaf92 imem_rd:0x0ACTUAL: npc:0xaf93 pc:0xaf92 imem_rd:0x0
# UVM_INFO @ 12864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x3480 
# UVM_INFO @ 12864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xaf93 pc:0xaf92 imem_rd:0x0
# UVM_INFO @ 12881.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12881.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 12881.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12881.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12881.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x099d ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x099d 
# UVM_INFO @ 12882.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xaf65 VSR2:0xaef3 psr:0x1 ACTUAL: VSR1:0xaf65 VSR2:0xaef3 psr:0x1 
# UVM_INFO @ 12882.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xaf65 pcout:0xaf65 dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0xc0c0 NZP:0x7 M_Data:0xaef3 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xaf65 pcout:0xaf65 dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0xc0c0 NZP:0x7 M_Data:0xaef3 enable_execute_status:0x0 
# UVM_INFO @ 12882.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xaf93 pc:0xaf92 imem_rd:0x0ACTUAL: npc:0xaf93 pc:0xaf92 imem_rd:0x0
# UVM_INFO @ 12884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xaf65 
# UVM_INFO @ 12884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xaf94 pc:0xaf93 imem_rd:0x1
# UVM_INFO @ 12901.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12901.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12901.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12901.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd07a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd07a 
# UVM_INFO @ 12902.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xaf65 VSR2:0xaef3 psr:0x4 ACTUAL: VSR1:0xaf65 VSR2:0xaef3 psr:0x4 
# UVM_INFO @ 12902.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xaf94 pc:0xaf93 imem_rd:0x1ACTUAL: npc:0xaf94 pc:0xaf93 imem_rd:0x1
# UVM_INFO @ 12904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xaf65 
# UVM_INFO @ 12904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xaf95 pc:0xaf94 imem_rd:0x1
# UVM_INFO @ 12921.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12921.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12921.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12921.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : JMP 
# IR BaseR             : 011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001100  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44947  
# **********************************************
# Time: 12921.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : JMP 
# IR BaseR             : 011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001100  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44947  
# **********************************************
# Time: 12921.000ns 
# 
# UVM_INFO @ 12921.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12921.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc45c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc45c 
# UVM_INFO @ 12922.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xaf65 VSR2:0xaf65 psr:0x4 ACTUAL: VSR1:0xaf65 VSR2:0xaf65 psr:0x4 
# UVM_INFO @ 12922.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xaf95 pc:0xaf94 imem_rd:0x1ACTUAL: npc:0xaf95 pc:0xaf94 imem_rd:0x1
# UVM_INFO @ 12924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xaf65 
# UVM_INFO @ 12924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xaf96 pc:0xaf95 imem_rd:0x1
# UVM_INFO @ 12941.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12941.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 12941.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12941.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12941.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 100  
# IR PCOFFSET9         : 001111001  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44948  
# **********************************************
# Time: 12941.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 100  
# IR PCOFFSET9         : 001111001  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44948  
# **********************************************
# Time: 12941.000ns 
# 
# UVM_INFO @ 12941.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12941.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x774a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x774a 
# UVM_INFO @ 12942.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x323d VSR2:0xaf65 psr:0x4 ACTUAL: VSR1:0x323d VSR2:0xaf65 psr:0x4 
# UVM_INFO @ 12942.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb00c pcout:0xb00c dr:0x4 sr1:0x1 sr2:0x0 IR_Exec:0x2879 NZP:0x0 M_Data:0xaf65 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb00c pcout:0xb00c dr:0x4 sr1:0x1 sr2:0x0 IR_Exec:0x2879 NZP:0x0 M_Data:0xaf65 enable_execute_status:0x0 
# UVM_INFO @ 12942.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xaf96 pc:0xaf95 imem_rd:0x1ACTUAL: npc:0xaf96 pc:0xaf95 imem_rd:0x1
# UVM_INFO @ 12944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb00c 
# UVM_INFO @ 12944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xaf96 pc:0xaf95 imem_rd:0x0
# UVM_INFO @ 12961.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12961.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12961.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12961.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb00c DMem_din:0x0000 DMem_rd:0x1 memout:0x59d2 ACTUAL: DMem_addr:0xb00c DMem_din:0x0000 DMem_rd:0x1 memout:0x59d2 
# UVM_INFO @ 12962.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3ea2 VSR2:0xa80e psr:0x4 ACTUAL: VSR1:0x3ea2 VSR2:0xa80e psr:0x4 
# UVM_INFO @ 12962.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xaf96 pc:0xaf95 imem_rd:0x0ACTUAL: npc:0xaf96 pc:0xaf95 imem_rd:0x0
# UVM_INFO @ 12964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb00c 
# UVM_INFO @ 12964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xaf97 pc:0xaf96 imem_rd:0x1
# UVM_INFO @ 12981.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12981.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 12981.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12981.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12981.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 011  
# IR SR1               : 010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44949  
# **********************************************
# Time: 12981.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 011  
# IR SR1               : 010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44949  
# **********************************************
# Time: 12981.000ns 
# 
# UVM_INFO @ 12981.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12981.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x922e ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x922e 
# UVM_INFO @ 12982.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3ea2 VSR2:0xa80e psr:0x4 ACTUAL: VSR1:0x3ea2 VSR2:0xa80e psr:0x4 
# UVM_INFO @ 12982.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xc15d pcout:0xc15d dr:0x3 sr1:0x2 sr2:0x7 IR_Exec:0x96bf NZP:0x0 M_Data:0xa80e enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xc15d pcout:0xc15d dr:0x3 sr1:0x2 sr2:0x7 IR_Exec:0x96bf NZP:0x0 M_Data:0xa80e enable_execute_status:0x0 
# UVM_INFO @ 12982.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xaf97 pc:0xaf96 imem_rd:0x1ACTUAL: npc:0xaf97 pc:0xaf96 imem_rd:0x1
# UVM_INFO @ 12984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xc15d 
# UVM_INFO @ 12984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xaf98 pc:0xaf97 imem_rd:0x1
# UVM_INFO @ 13001.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13001.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 13001.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13001.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13001.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 000  
# IR PCOFFSET9         : 000101001  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 44950  
# **********************************************
# Time: 13001.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 000  
# IR PCOFFSET9         : 000101001  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 44950  
# **********************************************
# Time: 13001.000ns 
# 
# UVM_INFO @ 13001.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13001.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf879 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf879 
# UVM_INFO @ 13002.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xaf65 VSR2:0xaf65 psr:0x4 ACTUAL: VSR1:0xaf65 VSR2:0xaf65 psr:0x4 
# UVM_INFO @ 13002.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xafbe pcout:0xafbe dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0xa029 NZP:0x0 M_Data:0xaf65 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xafbe pcout:0xafbe dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0xa029 NZP:0x0 M_Data:0xaf65 enable_execute_status:0x0 
# UVM_INFO @ 13002.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xaf98 pc:0xaf97 imem_rd:0x1ACTUAL: npc:0xaf98 pc:0xaf97 imem_rd:0x1
# UVM_INFO @ 13004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xafbe 
# UVM_INFO @ 13004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xaf98 pc:0xaf97 imem_rd:0x0
# UVM_INFO @ 13021.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13021.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13021.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13021.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xafbe DMem_din:0x0000 DMem_rd:0x1 memout:0x5f1f ACTUAL: DMem_addr:0xafbe DMem_din:0x0000 DMem_rd:0x1 memout:0x5f1f 
# UVM_INFO @ 13022.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xaf65 VSR2:0xaf65 psr:0x4 ACTUAL: VSR1:0xaf65 VSR2:0xaf65 psr:0x4 
# UVM_INFO @ 13022.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xaf98 pc:0xaf97 imem_rd:0x0ACTUAL: npc:0xaf98 pc:0xaf97 imem_rd:0x0
# UVM_INFO @ 13024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xafbe 
# UVM_INFO @ 13024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xaf98 pc:0xaf97 imem_rd:0x0
# UVM_INFO @ 13041.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13041.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13041.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13041.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb1d8 DMem_din:0x0000 DMem_rd:0x1 memout:0xb1d8 ACTUAL: DMem_addr:0xb1d8 DMem_din:0x0000 DMem_rd:0x1 memout:0xb1d8 
# UVM_INFO @ 13042.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xaf65 VSR2:0xaf65 psr:0x4 ACTUAL: VSR1:0xaf65 VSR2:0xaf65 psr:0x4 
# UVM_INFO @ 13042.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xaf98 pc:0xaf97 imem_rd:0x0ACTUAL: npc:0xaf98 pc:0xaf97 imem_rd:0x0
# UVM_INFO @ 13044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xafbe 
# UVM_INFO @ 13044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xaf99 pc:0xaf98 imem_rd:0x1
# UVM_INFO @ 13061.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13061.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 13061.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13061.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13061.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 000  
# IR PCOFFSET9         : 000101001  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 44951  
# **********************************************
# Time: 13061.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 000  
# IR PCOFFSET9         : 000101001  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 44951  
# **********************************************
# Time: 13061.000ns 
# 
# UVM_INFO @ 13061.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13061.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8dde ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8dde 
# UVM_INFO @ 13062.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xaf65 VSR2:0xaf65 psr:0x4 ACTUAL: VSR1:0xaf65 VSR2:0xaf65 psr:0x4 
# UVM_INFO @ 13062.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xafbf pcout:0xafbf dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0xa029 NZP:0x0 M_Data:0xaf65 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xafbf pcout:0xafbf dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0xa029 NZP:0x0 M_Data:0xaf65 enable_execute_status:0x0 
# UVM_INFO @ 13062.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xaf99 pc:0xaf98 imem_rd:0x1ACTUAL: npc:0xaf99 pc:0xaf98 imem_rd:0x1
# UVM_INFO @ 13064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xafbf 
# UVM_INFO @ 13064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xaf99 pc:0xaf98 imem_rd:0x0
# UVM_INFO @ 13081.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13081.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13081.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13081.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xafbf DMem_din:0x0000 DMem_rd:0x1 memout:0x784a ACTUAL: DMem_addr:0xafbf DMem_din:0x0000 DMem_rd:0x1 memout:0x784a 
# UVM_INFO @ 13082.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x11f5 VSR2:0xa80e psr:0x4 ACTUAL: VSR1:0x11f5 VSR2:0xa80e psr:0x4 
# UVM_INFO @ 13082.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xaf99 pc:0xaf98 imem_rd:0x0ACTUAL: npc:0xaf99 pc:0xaf98 imem_rd:0x0
# UVM_INFO @ 13084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xafbf 
# UVM_INFO @ 13084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xaf99 pc:0xaf98 imem_rd:0x0
# UVM_INFO @ 13101.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13101.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13101.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13101.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xff95 DMem_din:0x0000 DMem_rd:0x1 memout:0xff95 ACTUAL: DMem_addr:0xff95 DMem_din:0x0000 DMem_rd:0x1 memout:0xff95 
# UVM_INFO @ 13102.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x11f5 VSR2:0xa80e psr:0x4 ACTUAL: VSR1:0x11f5 VSR2:0xa80e psr:0x4 
# UVM_INFO @ 13102.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xaf99 pc:0xaf98 imem_rd:0x0ACTUAL: npc:0xaf99 pc:0xaf98 imem_rd:0x0
# UVM_INFO @ 13104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xafbf 
# UVM_INFO @ 13104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xaf9a pc:0xaf99 imem_rd:0x1
# UVM_INFO @ 13121.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13121.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 13121.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13121.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13121.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 110  
# IR SR1               : 101  
# IR IM                : 0  
# IR SR2               : 111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44952  
# **********************************************
# Time: 13121.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 110  
# IR SR1               : 101  
# IR IM                : 0  
# IR SR2               : 111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44952  
# **********************************************
# Time: 13121.000ns 
# 
# UVM_INFO @ 13121.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13121.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x940a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x940a 
# UVM_INFO @ 13122.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x11f5 VSR2:0xa80e psr:0x4 ACTUAL: VSR1:0x11f5 VSR2:0xa80e psr:0x4 
# UVM_INFO @ 13122.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x11f4 pcout:0x11f4 dr:0x6 sr1:0x5 sr2:0x7 IR_Exec:0x1d7f NZP:0x0 M_Data:0xa80e enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x11f4 pcout:0x11f4 dr:0x6 sr1:0x5 sr2:0x7 IR_Exec:0x1d7f NZP:0x0 M_Data:0xa80e enable_execute_status:0x0 
# UVM_INFO @ 13122.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xaf9a pc:0xaf99 imem_rd:0x1ACTUAL: npc:0xaf9a pc:0xaf99 imem_rd:0x1
# UVM_INFO @ 13124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x11f4 
# UVM_INFO @ 13124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xaf9b pc:0xaf9a imem_rd:0x1
# UVM_INFO @ 13141.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13141.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 13141.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13141.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13141.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 111  
# IR PCOFFSET9         : 100010111  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44953  
# **********************************************
# Time: 13141.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 111  
# IR PCOFFSET9         : 100010111  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44953  
# **********************************************
# Time: 13141.000ns 
# 
# UVM_INFO @ 13141.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13141.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb642 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb642 
# UVM_INFO @ 13142.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x922e VSR2:0x940a psr:0x1 ACTUAL: VSR1:0x922e VSR2:0x940a psr:0x1 
# UVM_INFO @ 13142.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xaeaf pcout:0xaeaf dr:0x7 sr1:0x4 sr2:0x0 IR_Exec:0xef17 NZP:0x0 M_Data:0x940a enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xaeaf pcout:0xaeaf dr:0x7 sr1:0x4 sr2:0x0 IR_Exec:0xef17 NZP:0x0 M_Data:0x940a enable_execute_status:0x0 
# UVM_INFO @ 13142.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xaf9b pc:0xaf9a imem_rd:0x1ACTUAL: npc:0xaf9b pc:0xaf9a imem_rd:0x1
# UVM_INFO @ 13144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xaeaf 
# UVM_INFO @ 13144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xaf9c pc:0xaf9b imem_rd:0x1
# UVM_INFO @ 13161.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13161.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 13161.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13161.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13161.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 100  
# IR PCOFFSET9         : 001111010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 44954  
# **********************************************
# Time: 13161.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 100  
# IR PCOFFSET9         : 001111010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 44954  
# **********************************************
# Time: 13161.000ns 
# 
# UVM_INFO @ 13161.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13161.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x25be ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x25be 
# UVM_INFO @ 13162.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x323d VSR2:0x922e psr:0x4 ACTUAL: VSR1:0x323d VSR2:0x922e psr:0x4 
# UVM_INFO @ 13162.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb013 pcout:0xb013 dr:0x0 sr1:0x1 sr2:0x4 IR_Exec:0xb87a NZP:0x0 M_Data:0x922e enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb013 pcout:0xb013 dr:0x0 sr1:0x1 sr2:0x4 IR_Exec:0xb87a NZP:0x0 M_Data:0x922e enable_execute_status:0x0 
# UVM_INFO @ 13162.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xaf9c pc:0xaf9b imem_rd:0x1ACTUAL: npc:0xaf9c pc:0xaf9b imem_rd:0x1
# UVM_INFO @ 13164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb013 
# UVM_INFO @ 13164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xaf9c pc:0xaf9b imem_rd:0x0
# UVM_INFO @ 13181.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13181.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13181.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13181.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb013 DMem_din:0x0000 DMem_rd:0x1 memout:0x0ee9 ACTUAL: DMem_addr:0xb013 DMem_din:0x0000 DMem_rd:0x1 memout:0x0ee9 
# UVM_INFO @ 13182.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x323d VSR2:0x922e psr:0x4 ACTUAL: VSR1:0x323d VSR2:0x922e psr:0x4 
# UVM_INFO @ 13182.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xaf9c pc:0xaf9b imem_rd:0x0ACTUAL: npc:0xaf9c pc:0xaf9b imem_rd:0x0
# UVM_INFO @ 13184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb013 
# UVM_INFO @ 13184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xaf9c pc:0xaf9b imem_rd:0x0
# UVM_INFO @ 13201.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13201.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13201.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13201.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xfa0d DMem_din:0x922e DMem_rd:0x0 memout:0xfa0d ACTUAL: DMem_addr:0xfa0d DMem_din:0x922e DMem_rd:0x0 memout:0xfa0d 
# UVM_INFO @ 13202.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x323d VSR2:0x922e psr:0x4 ACTUAL: VSR1:0x323d VSR2:0x922e psr:0x4 
# UVM_INFO @ 13202.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xaf9c pc:0xaf9b imem_rd:0x0ACTUAL: npc:0xaf9c pc:0xaf9b imem_rd:0x0
# UVM_INFO @ 13204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb013 
# UVM_INFO @ 13204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xaf9d pc:0xaf9c imem_rd:0x1
# UVM_INFO @ 13221.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13221.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 13221.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13221.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13221.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 100  
# IR PCOFFSET9         : 001111010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 44955  
# **********************************************
# Time: 13221.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 100  
# IR PCOFFSET9         : 001111010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 44955  
# **********************************************
# Time: 13221.000ns 
# 
# UVM_INFO @ 13221.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13221.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4812 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4812 
# UVM_INFO @ 13222.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x323d VSR2:0x922e psr:0x4 ACTUAL: VSR1:0x323d VSR2:0x922e psr:0x4 
# UVM_INFO @ 13222.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb014 pcout:0xb014 dr:0x0 sr1:0x1 sr2:0x4 IR_Exec:0xb87a NZP:0x0 M_Data:0x922e enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb014 pcout:0xb014 dr:0x0 sr1:0x1 sr2:0x4 IR_Exec:0xb87a NZP:0x0 M_Data:0x922e enable_execute_status:0x0 
# UVM_INFO @ 13222.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xaf9d pc:0xaf9c imem_rd:0x1ACTUAL: npc:0xaf9d pc:0xaf9c imem_rd:0x1
# UVM_INFO @ 13224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb014 
# UVM_INFO @ 13224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xaf9d pc:0xaf9c imem_rd:0x0
# UVM_INFO @ 13241.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13241.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13241.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13241.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb014 DMem_din:0x0000 DMem_rd:0x1 memout:0xb2e0 ACTUAL: DMem_addr:0xb014 DMem_din:0x0000 DMem_rd:0x1 memout:0xb2e0 
# UVM_INFO @ 13242.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x323d VSR2:0xaeaf psr:0x4 ACTUAL: VSR1:0x323d VSR2:0xaeaf psr:0x4 
# UVM_INFO @ 13242.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xaf9d pc:0xaf9c imem_rd:0x0ACTUAL: npc:0xaf9d pc:0xaf9c imem_rd:0x0
# UVM_INFO @ 13244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb014 
# UVM_INFO @ 13244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xaf9d pc:0xaf9c imem_rd:0x0
# UVM_INFO @ 13261.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13261.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13261.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13261.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xf47e DMem_din:0x922e DMem_rd:0x0 memout:0xf47e ACTUAL: DMem_addr:0xf47e DMem_din:0x922e DMem_rd:0x0 memout:0xf47e 
# UVM_INFO @ 13262.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x323d VSR2:0xaeaf psr:0x4 ACTUAL: VSR1:0x323d VSR2:0xaeaf psr:0x4 
# UVM_INFO @ 13262.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xaf9d pc:0xaf9c imem_rd:0x0ACTUAL: npc:0xaf9d pc:0xaf9c imem_rd:0x0
# UVM_INFO @ 13264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb014 
# UVM_INFO @ 13264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xaf9e pc:0xaf9d imem_rd:0x1
# UVM_INFO @ 13281.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13281.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 13281.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13281.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13281.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 010  
# IR SR1               : 001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44956  
# **********************************************
# Time: 13281.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 010  
# IR SR1               : 001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44956  
# **********************************************
# Time: 13281.000ns 
# 
# UVM_INFO @ 13281.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13281.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4cde ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4cde 
# UVM_INFO @ 13282.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x323d VSR2:0xaeaf psr:0x4 ACTUAL: VSR1:0x323d VSR2:0xaeaf psr:0x4 
# UVM_INFO @ 13282.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xcdc2 pcout:0xcdc2 dr:0x2 sr1:0x1 sr2:0x7 IR_Exec:0x947f NZP:0x0 M_Data:0xaeaf enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xcdc2 pcout:0xcdc2 dr:0x2 sr1:0x1 sr2:0x7 IR_Exec:0x947f NZP:0x0 M_Data:0xaeaf enable_execute_status:0x0 
# UVM_INFO @ 13282.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xaf9e pc:0xaf9d imem_rd:0x1ACTUAL: npc:0xaf9e pc:0xaf9d imem_rd:0x1
# UVM_INFO @ 13284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xcdc2 
# UVM_INFO @ 13284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xaf9f pc:0xaf9e imem_rd:0x1
# UVM_INFO @ 13301.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13301.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 13301.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13301.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13301.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 001  
# IR PCOFFSET9         : 110110111  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44957  
# **********************************************
# Time: 13301.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 001  
# IR PCOFFSET9         : 110110111  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44957  
# **********************************************
# Time: 13301.000ns 
# 
# UVM_INFO @ 13301.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13301.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x999d ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x999d 
# UVM_INFO @ 13302.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x11f4 VSR2:0x940a psr:0x4 ACTUAL: VSR1:0x11f4 VSR2:0x940a psr:0x4 
# UVM_INFO @ 13302.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xaf53 pcout:0xaf53 dr:0x1 sr1:0x6 sr2:0x0 IR_Exec:0x23b7 NZP:0x0 M_Data:0x940a enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xaf53 pcout:0xaf53 dr:0x1 sr1:0x6 sr2:0x0 IR_Exec:0x23b7 NZP:0x0 M_Data:0x940a enable_execute_status:0x0 
# UVM_INFO @ 13302.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xaf9f pc:0xaf9e imem_rd:0x1ACTUAL: npc:0xaf9f pc:0xaf9e imem_rd:0x1
# UVM_INFO @ 13304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xaf53 
# UVM_INFO @ 13304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xaf9f pc:0xaf9e imem_rd:0x0
# UVM_INFO @ 13321.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13321.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13321.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13321.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xaf53 DMem_din:0x0000 DMem_rd:0x1 memout:0x9daa ACTUAL: DMem_addr:0xaf53 DMem_din:0x0000 DMem_rd:0x1 memout:0x9daa 
# UVM_INFO @ 13322.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xcdc2 VSR2:0x940a psr:0x4 ACTUAL: VSR1:0xcdc2 VSR2:0x940a psr:0x4 
# UVM_INFO @ 13322.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xaf9f pc:0xaf9e imem_rd:0x0ACTUAL: npc:0xaf9f pc:0xaf9e imem_rd:0x0
# UVM_INFO @ 13324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xaf53 
# UVM_INFO @ 13324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafa0 pc:0xaf9f imem_rd:0x1
# UVM_INFO @ 13341.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13341.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 13341.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13341.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13341.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 101  
# IR PCOFFSET9         : 010011010  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44958  
# **********************************************
# Time: 13341.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 101  
# IR PCOFFSET9         : 010011010  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44958  
# **********************************************
# Time: 13341.000ns 
# 
# UVM_INFO @ 13341.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13341.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0a6a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0a6a 
# UVM_INFO @ 13342.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xcdc2 VSR2:0x940a psr:0x1 ACTUAL: VSR1:0xcdc2 VSR2:0x940a psr:0x1 
# UVM_INFO @ 13342.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb037 pcout:0xb037 dr:0x5 sr1:0x2 sr2:0x0 IR_Exec:0x2a9a NZP:0x0 M_Data:0x940a enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb037 pcout:0xb037 dr:0x5 sr1:0x2 sr2:0x0 IR_Exec:0x2a9a NZP:0x0 M_Data:0x940a enable_execute_status:0x0 
# UVM_INFO @ 13342.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafa0 pc:0xaf9f imem_rd:0x1ACTUAL: npc:0xafa0 pc:0xaf9f imem_rd:0x1
# UVM_INFO @ 13344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb037 
# UVM_INFO @ 13344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafa0 pc:0xaf9f imem_rd:0x0
# UVM_INFO @ 13361.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13361.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13361.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13361.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb037 DMem_din:0x0000 DMem_rd:0x1 memout:0xf0ae ACTUAL: DMem_addr:0xb037 DMem_din:0x0000 DMem_rd:0x1 memout:0xf0ae 
# UVM_INFO @ 13362.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xaeaf VSR2:0x940a psr:0x1 ACTUAL: VSR1:0xaeaf VSR2:0x940a psr:0x1 
# UVM_INFO @ 13362.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafa0 pc:0xaf9f imem_rd:0x0ACTUAL: npc:0xafa0 pc:0xaf9f imem_rd:0x0
# UVM_INFO @ 13364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb037 
# UVM_INFO @ 13364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafa1 pc:0xafa0 imem_rd:0x1
# UVM_INFO @ 13381.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13381.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 13381.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13381.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13381.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 000  
# IR BaseR             : 111  
# IR PCOFFSET6         : 110011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44959  
# **********************************************
# Time: 13381.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 000  
# IR BaseR             : 111  
# IR PCOFFSET6         : 110011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44959  
# **********************************************
# Time: 13381.000ns 
# 
# UVM_INFO @ 13381.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13381.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1321 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1321 
# UVM_INFO @ 13382.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xaeaf VSR2:0x940a psr:0x1 ACTUAL: VSR1:0xaeaf VSR2:0x940a psr:0x1 
# UVM_INFO @ 13382.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xaea2 pcout:0xaea2 dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0x71f3 NZP:0x0 M_Data:0x940a enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xaea2 pcout:0xaea2 dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0x71f3 NZP:0x0 M_Data:0x940a enable_execute_status:0x0 
# UVM_INFO @ 13382.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafa1 pc:0xafa0 imem_rd:0x1ACTUAL: npc:0xafa1 pc:0xafa0 imem_rd:0x1
# UVM_INFO @ 13384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xaea2 
# UVM_INFO @ 13384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafa1 pc:0xafa0 imem_rd:0x0
# UVM_INFO @ 13401.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13401.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13401.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13401.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xaea2 DMem_din:0x940a DMem_rd:0x0 memout:0x3d68 ACTUAL: DMem_addr:0xaea2 DMem_din:0x940a DMem_rd:0x0 memout:0x3d68 
# UVM_INFO @ 13402.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0a6a VSR2:0x940a psr:0x1 ACTUAL: VSR1:0x0a6a VSR2:0x940a psr:0x1 
# UVM_INFO @ 13402.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafa1 pc:0xafa0 imem_rd:0x0ACTUAL: npc:0xafa1 pc:0xafa0 imem_rd:0x0
# UVM_INFO @ 13404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xaea2 
# UVM_INFO @ 13404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafa2 pc:0xafa1 imem_rd:0x1
# UVM_INFO @ 13421.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13421.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 13421.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13421.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13421.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 100  
# IR PCOFFSET9         : 001100111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44960  
# **********************************************
# Time: 13421.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 100  
# IR PCOFFSET9         : 001100111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44960  
# **********************************************
# Time: 13421.000ns 
# 
# UVM_INFO @ 13421.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13421.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa103 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa103 
# UVM_INFO @ 13422.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0a6a VSR2:0x940a psr:0x1 ACTUAL: VSR1:0x0a6a VSR2:0x940a psr:0x1 
# UVM_INFO @ 13422.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb006 pcout:0xb006 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0x0867 NZP:0x4 M_Data:0x940a enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb006 pcout:0xb006 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0x0867 NZP:0x4 M_Data:0x940a enable_execute_status:0x0 
# UVM_INFO @ 13422.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafa2 pc:0xafa1 imem_rd:0x1ACTUAL: npc:0xafa2 pc:0xafa1 imem_rd:0x1
# UVM_INFO @ 13424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb006 
# UVM_INFO @ 13424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafa3 pc:0xafa2 imem_rd:0x1
# UVM_INFO @ 13441.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13441.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 13441.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13441.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13441.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 011  
# IR PCOFFSET9         : 111000000  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44961  
# **********************************************
# Time: 13441.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 011  
# IR PCOFFSET9         : 111000000  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44961  
# **********************************************
# Time: 13441.000ns 
# 
# UVM_INFO @ 13441.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13441.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x549f ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x549f 
# UVM_INFO @ 13442.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xaeaf VSR2:0x940a psr:0x4 ACTUAL: VSR1:0xaeaf VSR2:0x940a psr:0x4 
# UVM_INFO @ 13442.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xaf60 pcout:0xaf60 dr:0x3 sr1:0x7 sr2:0x0 IR_Exec:0xe7c0 NZP:0x0 M_Data:0x940a enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xaf60 pcout:0xaf60 dr:0x3 sr1:0x7 sr2:0x0 IR_Exec:0xe7c0 NZP:0x0 M_Data:0x940a enable_execute_status:0x0 
# UVM_INFO @ 13442.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafa3 pc:0xafa2 imem_rd:0x1ACTUAL: npc:0xafa3 pc:0xafa2 imem_rd:0x1
# UVM_INFO @ 13444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xaf60 
# UVM_INFO @ 13444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafa4 pc:0xafa3 imem_rd:0x1
# UVM_INFO @ 13461.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13461.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 13461.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13461.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 011  
# IR PCOFFSET9         : 111000000  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44962  
# **********************************************
# Time: 13461.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 011  
# IR PCOFFSET9         : 111000000  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44962  
# **********************************************
# Time: 13461.000ns 
# 
# UVM_INFO @ 13461.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13461.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x05d7 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x05d7 
# UVM_INFO @ 13462.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xaeaf VSR2:0xb006 psr:0x4 ACTUAL: VSR1:0xaeaf VSR2:0xb006 psr:0x4 
# UVM_INFO @ 13462.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xaf61 pcout:0xaf61 dr:0x3 sr1:0x7 sr2:0x0 IR_Exec:0xe7c0 NZP:0x0 M_Data:0xb006 enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xaf61 pcout:0xaf61 dr:0x3 sr1:0x7 sr2:0x0 IR_Exec:0xe7c0 NZP:0x0 M_Data:0xb006 enable_execute_status:0x0 
# UVM_INFO @ 13462.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafa4 pc:0xafa3 imem_rd:0x1ACTUAL: npc:0xafa4 pc:0xafa3 imem_rd:0x1
# UVM_INFO @ 13464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xaf61 
# UVM_INFO @ 13464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafa5 pc:0xafa4 imem_rd:0x1
# UVM_INFO @ 13481.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13481.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13481.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13481.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3add ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3add 
# UVM_INFO @ 13482.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb006 VSR2:0xb006 psr:0x4 ACTUAL: VSR1:0xb006 VSR2:0xb006 psr:0x4 
# UVM_INFO @ 13482.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafa5 pc:0xafa4 imem_rd:0x1ACTUAL: npc:0xafa5 pc:0xafa4 imem_rd:0x1
# UVM_INFO @ 13484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xaf61 
# UVM_INFO @ 13484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafa6 pc:0xafa5 imem_rd:0x1
# UVM_INFO @ 13501.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13501.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13501.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13501.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13501.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7d54 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7d54 
# UVM_INFO @ 13502.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb006 VSR2:0xb006 psr:0x4 ACTUAL: VSR1:0xb006 VSR2:0xb006 psr:0x4 
# UVM_INFO @ 13502.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafa6 pc:0xafa5 imem_rd:0x1ACTUAL: npc:0xafa6 pc:0xafa5 imem_rd:0x1
# UVM_INFO @ 13504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xaf61 
# UVM_INFO @ 13504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafa7 pc:0xafa6 imem_rd:0x1
# UVM_INFO @ 13521.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13521.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 13521.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13521.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13521.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 010  
# IR BaseR             : 101  
# IR PCOFFSET6         : 100001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44965  
# **********************************************
# Time: 13521.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 010  
# IR BaseR             : 101  
# IR PCOFFSET6         : 100001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44965  
# **********************************************
# Time: 13521.000ns 
# 
# UVM_INFO @ 13521.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13521.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xfb20 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xfb20 
# UVM_INFO @ 13522.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x1321 VSR2:0xcdc2 psr:0x4 ACTUAL: VSR1:0x1321 VSR2:0xcdc2 psr:0x4 
# UVM_INFO @ 13522.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x1302 pcout:0x1302 dr:0x0 sr1:0x5 sr2:0x2 IR_Exec:0x7561 NZP:0x0 M_Data:0xcdc2 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x1302 pcout:0x1302 dr:0x0 sr1:0x5 sr2:0x2 IR_Exec:0x7561 NZP:0x0 M_Data:0xcdc2 enable_execute_status:0x0 
# UVM_INFO @ 13522.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafa7 pc:0xafa6 imem_rd:0x1ACTUAL: npc:0xafa7 pc:0xafa6 imem_rd:0x1
# UVM_INFO @ 13524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x1302 
# UVM_INFO @ 13524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafa7 pc:0xafa6 imem_rd:0x0
# UVM_INFO @ 13541.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13541.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13541.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13541.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x1302 DMem_din:0xcdc2 DMem_rd:0x0 memout:0xcfa3 ACTUAL: DMem_addr:0x1302 DMem_din:0xcdc2 DMem_rd:0x0 memout:0xcfa3 
# UVM_INFO @ 13542.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x1321 VSR2:0xcdc2 psr:0x4 ACTUAL: VSR1:0x1321 VSR2:0xcdc2 psr:0x4 
# UVM_INFO @ 13542.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafa7 pc:0xafa6 imem_rd:0x0ACTUAL: npc:0xafa7 pc:0xafa6 imem_rd:0x0
# UVM_INFO @ 13544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x1302 
# UVM_INFO @ 13544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafa8 pc:0xafa7 imem_rd:0x1
# UVM_INFO @ 13561.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13561.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 13561.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13561.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13561.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 010  
# IR BaseR             : 101  
# IR PCOFFSET6         : 100001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44966  
# **********************************************
# Time: 13561.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 010  
# IR BaseR             : 101  
# IR PCOFFSET6         : 100001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44966  
# **********************************************
# Time: 13561.000ns 
# 
# UVM_INFO @ 13561.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13561.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xeed9 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xeed9 
# UVM_INFO @ 13562.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x1321 VSR2:0xcdc2 psr:0x4 ACTUAL: VSR1:0x1321 VSR2:0xcdc2 psr:0x4 
# UVM_INFO @ 13562.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x1302 pcout:0x1302 dr:0x0 sr1:0x5 sr2:0x2 IR_Exec:0x7561 NZP:0x0 M_Data:0xcdc2 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x1302 pcout:0x1302 dr:0x0 sr1:0x5 sr2:0x2 IR_Exec:0x7561 NZP:0x0 M_Data:0xcdc2 enable_execute_status:0x0 
# UVM_INFO @ 13562.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafa8 pc:0xafa7 imem_rd:0x1ACTUAL: npc:0xafa8 pc:0xafa7 imem_rd:0x1
# UVM_INFO @ 13564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x1302 
# UVM_INFO @ 13564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafa8 pc:0xafa7 imem_rd:0x0
# UVM_INFO @ 13581.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13581.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13581.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13581.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x1302 DMem_din:0xcdc2 DMem_rd:0x0 memout:0xd7ac ACTUAL: DMem_addr:0x1302 DMem_din:0xcdc2 DMem_rd:0x0 memout:0xd7ac 
# UVM_INFO @ 13582.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x922e VSR2:0x11f4 psr:0x4 ACTUAL: VSR1:0x922e VSR2:0x11f4 psr:0x4 
# UVM_INFO @ 13582.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafa8 pc:0xafa7 imem_rd:0x0ACTUAL: npc:0xafa8 pc:0xafa7 imem_rd:0x0
# UVM_INFO @ 13584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x1302 
# UVM_INFO @ 13584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafa9 pc:0xafa8 imem_rd:0x1
# UVM_INFO @ 13601.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13601.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 13601.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13601.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 110  
# IR SR1               : 100  
# IR IM                : 0  
# IR SR2               : 110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44967  
# **********************************************
# Time: 13601.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 110  
# IR SR1               : 100  
# IR IM                : 0  
# IR SR2               : 110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44967  
# **********************************************
# Time: 13601.000ns 
# 
# UVM_INFO @ 13601.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13601.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8f0a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8f0a 
# UVM_INFO @ 13602.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x922e VSR2:0x11f4 psr:0x4 ACTUAL: VSR1:0x922e VSR2:0x11f4 psr:0x4 
# UVM_INFO @ 13602.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0006 pcout:0x0006 dr:0x6 sr1:0x4 sr2:0x6 IR_Exec:0x5d26 NZP:0x0 M_Data:0x11f4 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0006 pcout:0x0006 dr:0x6 sr1:0x4 sr2:0x6 IR_Exec:0x5d26 NZP:0x0 M_Data:0x11f4 enable_execute_status:0x0 
# UVM_INFO @ 13602.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafa9 pc:0xafa8 imem_rd:0x1ACTUAL: npc:0xafa9 pc:0xafa8 imem_rd:0x1
# UVM_INFO @ 13604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x0006 
# UVM_INFO @ 13604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafaa pc:0xafa9 imem_rd:0x1
# UVM_INFO @ 13621.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13621.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13621.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13621.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x66f6 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x66f6 
# UVM_INFO @ 13622.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb006 VSR2:0xb006 psr:0x1 ACTUAL: VSR1:0xb006 VSR2:0xb006 psr:0x1 
# UVM_INFO @ 13622.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafaa pc:0xafa9 imem_rd:0x1ACTUAL: npc:0xafaa pc:0xafa9 imem_rd:0x1
# UVM_INFO @ 13624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x0006 
# UVM_INFO @ 13624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafab pc:0xafaa imem_rd:0x1
# UVM_INFO @ 13641.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13641.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13641.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13641.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe2eb ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe2eb 
# UVM_INFO @ 13642.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb006 VSR2:0xb006 psr:0x1 ACTUAL: VSR1:0xb006 VSR2:0xb006 psr:0x1 
# UVM_INFO @ 13642.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafab pc:0xafaa imem_rd:0x1ACTUAL: npc:0xafab pc:0xafaa imem_rd:0x1
# UVM_INFO @ 13644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x0006 
# UVM_INFO @ 13644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafac pc:0xafab imem_rd:0x1
# UVM_INFO @ 13661.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13661.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13661.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13661.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13661.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd989 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd989 
# UVM_INFO @ 13662.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb006 VSR2:0xb006 psr:0x1 ACTUAL: VSR1:0xb006 VSR2:0xb006 psr:0x1 
# UVM_INFO @ 13662.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafac pc:0xafab imem_rd:0x1ACTUAL: npc:0xafac pc:0xafab imem_rd:0x1
# UVM_INFO @ 13664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x0006 
# UVM_INFO @ 13664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafad pc:0xafac imem_rd:0x1
# UVM_INFO @ 13681.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13681.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 13681.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13681.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13681.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 101  
# IR BaseR             : 011  
# IR PCOFFSET6         : 110111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44971  
# **********************************************
# Time: 13681.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 101  
# IR BaseR             : 011  
# IR PCOFFSET6         : 110111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44971  
# **********************************************
# Time: 13681.000ns 
# 
# UVM_INFO @ 13681.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13681.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7039 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7039 
# UVM_INFO @ 13682.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xaf61 VSR2:0x1321 psr:0x1 ACTUAL: VSR1:0xaf61 VSR2:0x1321 psr:0x1 
# UVM_INFO @ 13682.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xaf58 pcout:0xaf58 dr:0x0 sr1:0x3 sr2:0x5 IR_Exec:0x7af7 NZP:0x0 M_Data:0x1321 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xaf58 pcout:0xaf58 dr:0x0 sr1:0x3 sr2:0x5 IR_Exec:0x7af7 NZP:0x0 M_Data:0x1321 enable_execute_status:0x0 
# UVM_INFO @ 13682.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafad pc:0xafac imem_rd:0x1ACTUAL: npc:0xafad pc:0xafac imem_rd:0x1
# UVM_INFO @ 13684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xaf58 
# UVM_INFO @ 13684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafad pc:0xafac imem_rd:0x0
# UVM_INFO @ 13701.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13701.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13701.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13701.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xaf58 DMem_din:0x1321 DMem_rd:0x0 memout:0x6334 ACTUAL: DMem_addr:0xaf58 DMem_din:0x1321 DMem_rd:0x0 memout:0x6334 
# UVM_INFO @ 13702.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xaf61 VSR2:0x1321 psr:0x1 ACTUAL: VSR1:0xaf61 VSR2:0x1321 psr:0x1 
# UVM_INFO @ 13702.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafad pc:0xafac imem_rd:0x0ACTUAL: npc:0xafad pc:0xafac imem_rd:0x0
# UVM_INFO @ 13704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xaf58 
# UVM_INFO @ 13704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafae pc:0xafad imem_rd:0x1
# UVM_INFO @ 13721.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13721.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 13721.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13721.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13721.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 101  
# IR BaseR             : 011  
# IR PCOFFSET6         : 110111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44972  
# **********************************************
# Time: 13721.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 101  
# IR BaseR             : 011  
# IR PCOFFSET6         : 110111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44972  
# **********************************************
# Time: 13721.000ns 
# 
# UVM_INFO @ 13721.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13721.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf853 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf853 
# UVM_INFO @ 13722.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xaf61 VSR2:0x1321 psr:0x1 ACTUAL: VSR1:0xaf61 VSR2:0x1321 psr:0x1 
# UVM_INFO @ 13722.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xaf58 pcout:0xaf58 dr:0x0 sr1:0x3 sr2:0x5 IR_Exec:0x7af7 NZP:0x0 M_Data:0x1321 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xaf58 pcout:0xaf58 dr:0x0 sr1:0x3 sr2:0x5 IR_Exec:0x7af7 NZP:0x0 M_Data:0x1321 enable_execute_status:0x0 
# UVM_INFO @ 13722.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafae pc:0xafad imem_rd:0x1ACTUAL: npc:0xafae pc:0xafad imem_rd:0x1
# UVM_INFO @ 13724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xaf58 
# UVM_INFO @ 13724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafae pc:0xafad imem_rd:0x0
# UVM_INFO @ 13741.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13741.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13741.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13741.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xaf58 DMem_din:0x1321 DMem_rd:0x0 memout:0xf9d8 ACTUAL: DMem_addr:0xaf58 DMem_din:0x1321 DMem_rd:0x0 memout:0xf9d8 
# UVM_INFO @ 13742.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xaf61 VSR2:0xb006 psr:0x1 ACTUAL: VSR1:0xaf61 VSR2:0xb006 psr:0x1 
# UVM_INFO @ 13742.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafae pc:0xafad imem_rd:0x0ACTUAL: npc:0xafae pc:0xafad imem_rd:0x0
# UVM_INFO @ 13744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xaf58 
# UVM_INFO @ 13744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafaf pc:0xafae imem_rd:0x1
# UVM_INFO @ 13761.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13761.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 13761.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13761.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13761.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 001  
# IR PCOFFSET9         : 011010000  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 44973  
# **********************************************
# Time: 13761.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 001  
# IR PCOFFSET9         : 011010000  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 44973  
# **********************************************
# Time: 13761.000ns 
# 
# UVM_INFO @ 13761.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13761.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x804b ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x804b 
# UVM_INFO @ 13762.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xaf61 VSR2:0xb006 psr:0x1 ACTUAL: VSR1:0xaf61 VSR2:0xb006 psr:0x1 
# UVM_INFO @ 13762.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb07c pcout:0xb07c dr:0x1 sr1:0x3 sr2:0x0 IR_Exec:0xa2d0 NZP:0x0 M_Data:0xb006 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb07c pcout:0xb07c dr:0x1 sr1:0x3 sr2:0x0 IR_Exec:0xa2d0 NZP:0x0 M_Data:0xb006 enable_execute_status:0x0 
# UVM_INFO @ 13762.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafaf pc:0xafae imem_rd:0x1ACTUAL: npc:0xafaf pc:0xafae imem_rd:0x1
# UVM_INFO @ 13764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb07c 
# UVM_INFO @ 13764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafaf pc:0xafae imem_rd:0x0
# UVM_INFO @ 13781.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13781.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13781.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13781.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb07c DMem_din:0x0000 DMem_rd:0x1 memout:0x2698 ACTUAL: DMem_addr:0xb07c DMem_din:0x0000 DMem_rd:0x1 memout:0x2698 
# UVM_INFO @ 13782.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0006 VSR2:0x1321 psr:0x1 ACTUAL: VSR1:0x0006 VSR2:0x1321 psr:0x1 
# UVM_INFO @ 13782.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafaf pc:0xafae imem_rd:0x0ACTUAL: npc:0xafaf pc:0xafae imem_rd:0x0
# UVM_INFO @ 13784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb07c 
# UVM_INFO @ 13784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafaf pc:0xafae imem_rd:0x0
# UVM_INFO @ 13801.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13801.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13801.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13801.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x44b8 DMem_din:0x0000 DMem_rd:0x1 memout:0x44b8 ACTUAL: DMem_addr:0x44b8 DMem_din:0x0000 DMem_rd:0x1 memout:0x44b8 
# UVM_INFO @ 13802.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0006 VSR2:0x1321 psr:0x1 ACTUAL: VSR1:0x0006 VSR2:0x1321 psr:0x1 
# UVM_INFO @ 13802.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafaf pc:0xafae imem_rd:0x0ACTUAL: npc:0xafaf pc:0xafae imem_rd:0x0
# UVM_INFO @ 13804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb07c 
# UVM_INFO @ 13804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafb0 pc:0xafaf imem_rd:0x1
# UVM_INFO @ 13821.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13821.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 13821.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13821.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13821.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 100  
# IR SR1               : 110  
# IR IM                : 0  
# IR SR2               : 101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44974  
# **********************************************
# Time: 13821.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 100  
# IR SR1               : 110  
# IR IM                : 0  
# IR SR2               : 101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44974  
# **********************************************
# Time: 13821.000ns 
# 
# UVM_INFO @ 13821.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13821.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x59aa ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x59aa 
# UVM_INFO @ 13822.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0006 VSR2:0x1321 psr:0x1 ACTUAL: VSR1:0x0006 VSR2:0x1321 psr:0x1 
# UVM_INFO @ 13822.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0004 pcout:0x0004 dr:0x4 sr1:0x6 sr2:0x5 IR_Exec:0x59b5 NZP:0x0 M_Data:0x1321 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0004 pcout:0x0004 dr:0x4 sr1:0x6 sr2:0x5 IR_Exec:0x59b5 NZP:0x0 M_Data:0x1321 enable_execute_status:0x0 
# UVM_INFO @ 13822.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafb0 pc:0xafaf imem_rd:0x1ACTUAL: npc:0xafb0 pc:0xafaf imem_rd:0x1
# UVM_INFO @ 13824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x0004 
# UVM_INFO @ 13824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafb1 pc:0xafb0 imem_rd:0x1
# UVM_INFO @ 13841.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13841.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 13841.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13841.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13841.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 111  
# IR PCOFFSET9         : 100011110  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44975  
# **********************************************
# Time: 13841.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 111  
# IR PCOFFSET9         : 100011110  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44975  
# **********************************************
# Time: 13841.000ns 
# 
# UVM_INFO @ 13841.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13841.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x041e ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x041e 
# UVM_INFO @ 13842.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x922e VSR2:0xb006 psr:0x1 ACTUAL: VSR1:0x922e VSR2:0xb006 psr:0x1 
# UVM_INFO @ 13842.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xaecc pcout:0xaecc dr:0x7 sr1:0x4 sr2:0x0 IR_Exec:0x2f1e NZP:0x0 M_Data:0xb006 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xaecc pcout:0xaecc dr:0x7 sr1:0x4 sr2:0x0 IR_Exec:0x2f1e NZP:0x0 M_Data:0xb006 enable_execute_status:0x0 
# UVM_INFO @ 13842.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafb1 pc:0xafb0 imem_rd:0x1ACTUAL: npc:0xafb1 pc:0xafb0 imem_rd:0x1
# UVM_INFO @ 13844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xaecc 
# UVM_INFO @ 13844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafb1 pc:0xafb0 imem_rd:0x0
# UVM_INFO @ 13861.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13861.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13861.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13861.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xaecc DMem_din:0x0000 DMem_rd:0x1 memout:0xde2a ACTUAL: DMem_addr:0xaecc DMem_din:0x0000 DMem_rd:0x1 memout:0xde2a 
# UVM_INFO @ 13862.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0004 VSR2:0xb006 psr:0x1 ACTUAL: VSR1:0x0004 VSR2:0xb006 psr:0x1 
# UVM_INFO @ 13862.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafb1 pc:0xafb0 imem_rd:0x0ACTUAL: npc:0xafb1 pc:0xafb0 imem_rd:0x0
# UVM_INFO @ 13864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xaecc 
# UVM_INFO @ 13864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafb2 pc:0xafb1 imem_rd:0x1
# UVM_INFO @ 13881.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13881.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 13881.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13881.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13881.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 111  
# IR PCOFFSET9         : 100011110  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44976  
# **********************************************
# Time: 13881.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 111  
# IR PCOFFSET9         : 100011110  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44976  
# **********************************************
# Time: 13881.000ns 
# 
# UVM_INFO @ 13881.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13881.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x55de ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x55de 
# UVM_INFO @ 13882.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0004 VSR2:0xb006 psr:0x1 ACTUAL: VSR1:0x0004 VSR2:0xb006 psr:0x1 
# UVM_INFO @ 13882.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xaecd pcout:0xaecd dr:0x7 sr1:0x4 sr2:0x0 IR_Exec:0x2f1e NZP:0x0 M_Data:0xb006 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xaecd pcout:0xaecd dr:0x7 sr1:0x4 sr2:0x0 IR_Exec:0x2f1e NZP:0x0 M_Data:0xb006 enable_execute_status:0x0 
# UVM_INFO @ 13882.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafb2 pc:0xafb1 imem_rd:0x1ACTUAL: npc:0xafb2 pc:0xafb1 imem_rd:0x1
# UVM_INFO @ 13884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xaecd 
# UVM_INFO @ 13884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafb2 pc:0xafb1 imem_rd:0x0
# UVM_INFO @ 13901.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13901.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13901.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13901.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xaecd DMem_din:0x0000 DMem_rd:0x1 memout:0xfab9 ACTUAL: DMem_addr:0xaecd DMem_din:0x0000 DMem_rd:0x1 memout:0xfab9 
# UVM_INFO @ 13902.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xcdc2 VSR2:0xaf61 psr:0x1 ACTUAL: VSR1:0xcdc2 VSR2:0xaf61 psr:0x1 
# UVM_INFO @ 13902.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafb2 pc:0xafb1 imem_rd:0x0ACTUAL: npc:0xafb2 pc:0xafb1 imem_rd:0x0
# UVM_INFO @ 13904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xaecd 
# UVM_INFO @ 13904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafb3 pc:0xafb2 imem_rd:0x1
# UVM_INFO @ 13921.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13921.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 13921.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13921.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13921.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 011  
# IR BaseR             : 010  
# IR PCOFFSET6         : 010010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44977  
# **********************************************
# Time: 13921.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 011  
# IR BaseR             : 010  
# IR PCOFFSET6         : 010010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44977  
# **********************************************
# Time: 13921.000ns 
# 
# UVM_INFO @ 13921.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13921.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9120 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9120 
# UVM_INFO @ 13922.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xcdc2 VSR2:0xaf61 psr:0x4 ACTUAL: VSR1:0xcdc2 VSR2:0xaf61 psr:0x4 
# UVM_INFO @ 13922.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xcdd4 pcout:0xcdd4 dr:0x0 sr1:0x2 sr2:0x3 IR_Exec:0x7692 NZP:0x0 M_Data:0xaf61 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xcdd4 pcout:0xcdd4 dr:0x0 sr1:0x2 sr2:0x3 IR_Exec:0x7692 NZP:0x0 M_Data:0xaf61 enable_execute_status:0x0 
# UVM_INFO @ 13922.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafb3 pc:0xafb2 imem_rd:0x1ACTUAL: npc:0xafb3 pc:0xafb2 imem_rd:0x1
# UVM_INFO @ 13924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xcdd4 
# UVM_INFO @ 13924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafb3 pc:0xafb2 imem_rd:0x0
# UVM_INFO @ 13941.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13941.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13941.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13941.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xcdd4 DMem_din:0xaf61 DMem_rd:0x0 memout:0xe5a2 ACTUAL: DMem_addr:0xcdd4 DMem_din:0xaf61 DMem_rd:0x0 memout:0xe5a2 
# UVM_INFO @ 13942.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb006 VSR2:0x1321 psr:0x4 ACTUAL: VSR1:0xb006 VSR2:0x1321 psr:0x4 
# UVM_INFO @ 13942.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafb3 pc:0xafb2 imem_rd:0x0ACTUAL: npc:0xafb3 pc:0xafb2 imem_rd:0x0
# UVM_INFO @ 13944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xcdd4 
# UVM_INFO @ 13944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafb4 pc:0xafb3 imem_rd:0x1
# UVM_INFO @ 13961.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13961.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 13961.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13961.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13961.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 000  
# IR SR1               : 000  
# IR IM                : 0  
# IR SR2               : 101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44978  
# **********************************************
# Time: 13961.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 000  
# IR SR1               : 000  
# IR IM                : 0  
# IR SR2               : 101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44978  
# **********************************************
# Time: 13961.000ns 
# 
# UVM_INFO @ 13961.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13961.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x27d9 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x27d9 
# UVM_INFO @ 13962.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb006 VSR2:0x1321 psr:0x4 ACTUAL: VSR1:0xb006 VSR2:0x1321 psr:0x4 
# UVM_INFO @ 13962.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x1000 pcout:0x1000 dr:0x0 sr1:0x0 sr2:0x5 IR_Exec:0x5005 NZP:0x0 M_Data:0x1321 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x1000 pcout:0x1000 dr:0x0 sr1:0x0 sr2:0x5 IR_Exec:0x5005 NZP:0x0 M_Data:0x1321 enable_execute_status:0x0 
# UVM_INFO @ 13962.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafb4 pc:0xafb3 imem_rd:0x1ACTUAL: npc:0xafb4 pc:0xafb3 imem_rd:0x1
# UVM_INFO @ 13964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x1000 
# UVM_INFO @ 13964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafb5 pc:0xafb4 imem_rd:0x1
# UVM_INFO @ 13981.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13981.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 13981.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13981.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13981.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 111  
# IR BaseR             : 010  
# IR PCOFFSET6         : 001011  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44979  
# **********************************************
# Time: 13981.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 111  
# IR BaseR             : 010  
# IR PCOFFSET6         : 001011  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44979  
# **********************************************
# Time: 13981.000ns 
# 
# UVM_INFO @ 13981.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13981.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7628 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7628 
# UVM_INFO @ 13982.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xcdc2 VSR2:0xb006 psr:0x1 ACTUAL: VSR1:0xcdc2 VSR2:0xb006 psr:0x1 
# UVM_INFO @ 13982.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xcdcd pcout:0xcdcd dr:0x7 sr1:0x2 sr2:0x0 IR_Exec:0x6e8b NZP:0x0 M_Data:0xb006 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xcdcd pcout:0xcdcd dr:0x7 sr1:0x2 sr2:0x0 IR_Exec:0x6e8b NZP:0x0 M_Data:0xb006 enable_execute_status:0x0 
# UVM_INFO @ 13982.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafb5 pc:0xafb4 imem_rd:0x1ACTUAL: npc:0xafb5 pc:0xafb4 imem_rd:0x1
# UVM_INFO @ 13984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xcdcd 
# UVM_INFO @ 13984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafb5 pc:0xafb4 imem_rd:0x0
# UVM_INFO @ 14001.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14001.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14001.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14001.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xcdcd DMem_din:0x0000 DMem_rd:0x1 memout:0x8d8a ACTUAL: DMem_addr:0xcdcd DMem_din:0x0000 DMem_rd:0x1 memout:0x8d8a 
# UVM_INFO @ 14002.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0006 VSR2:0x1000 psr:0x1 ACTUAL: VSR1:0x0006 VSR2:0x1000 psr:0x1 
# UVM_INFO @ 14002.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafb5 pc:0xafb4 imem_rd:0x0ACTUAL: npc:0xafb5 pc:0xafb4 imem_rd:0x0
# UVM_INFO @ 14004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xcdcd 
# UVM_INFO @ 14004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafb6 pc:0xafb5 imem_rd:0x1
# UVM_INFO @ 14021.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14021.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 14021.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14021.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14021.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 010  
# IR PCOFFSET9         : 110111110  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44980  
# **********************************************
# Time: 14021.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 010  
# IR PCOFFSET9         : 110111110  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44980  
# **********************************************
# Time: 14021.000ns 
# 
# UVM_INFO @ 14021.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14021.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x507d ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x507d 
# UVM_INFO @ 14022.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0006 VSR2:0x1000 psr:0x1 ACTUAL: VSR1:0x0006 VSR2:0x1000 psr:0x1 
# UVM_INFO @ 14022.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xaf71 pcout:0xaf71 dr:0x2 sr1:0x6 sr2:0x0 IR_Exec:0xe5be NZP:0x0 M_Data:0x1000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xaf71 pcout:0xaf71 dr:0x2 sr1:0x6 sr2:0x0 IR_Exec:0xe5be NZP:0x0 M_Data:0x1000 enable_execute_status:0x0 
# UVM_INFO @ 14022.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafb6 pc:0xafb5 imem_rd:0x1ACTUAL: npc:0xafb6 pc:0xafb5 imem_rd:0x1
# UVM_INFO @ 14024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xaf71 
# UVM_INFO @ 14024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafb7 pc:0xafb6 imem_rd:0x1
# UVM_INFO @ 14041.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14041.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 14041.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14041.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14041.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 001  
# IR BaseR             : 111  
# IR PCOFFSET6         : 000000  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44981  
# **********************************************
# Time: 14041.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 001  
# IR BaseR             : 111  
# IR PCOFFSET6         : 000000  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44981  
# **********************************************
# Time: 14041.000ns 
# 
# UVM_INFO @ 14041.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14041.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe05b ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe05b 
# UVM_INFO @ 14042.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x507d VSR2:0x1000 psr:0x4 ACTUAL: VSR1:0x507d VSR2:0x1000 psr:0x4 
# UVM_INFO @ 14042.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x507d pcout:0x507d dr:0x1 sr1:0x7 sr2:0x0 IR_Exec:0x63c0 NZP:0x0 M_Data:0x1000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x507d pcout:0x507d dr:0x1 sr1:0x7 sr2:0x0 IR_Exec:0x63c0 NZP:0x0 M_Data:0x1000 enable_execute_status:0x0 
# UVM_INFO @ 14042.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafb7 pc:0xafb6 imem_rd:0x1ACTUAL: npc:0xafb7 pc:0xafb6 imem_rd:0x1
# UVM_INFO @ 14044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x507d 
# UVM_INFO @ 14044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafb7 pc:0xafb6 imem_rd:0x0
# UVM_INFO @ 14061.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14061.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14061.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14061.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x507d DMem_din:0x0000 DMem_rd:0x1 memout:0xee0c ACTUAL: DMem_addr:0x507d DMem_din:0x0000 DMem_rd:0x1 memout:0xee0c 
# UVM_INFO @ 14062.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x507d VSR2:0x1000 psr:0x4 ACTUAL: VSR1:0x507d VSR2:0x1000 psr:0x4 
# UVM_INFO @ 14062.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafb7 pc:0xafb6 imem_rd:0x0ACTUAL: npc:0xafb7 pc:0xafb6 imem_rd:0x0
# UVM_INFO @ 14064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x507d 
# UVM_INFO @ 14064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafb8 pc:0xafb7 imem_rd:0x1
# UVM_INFO @ 14081.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14081.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 14081.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14081.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14081.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 001  
# IR BaseR             : 111  
# IR PCOFFSET6         : 000000  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44982  
# **********************************************
# Time: 14081.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 001  
# IR BaseR             : 111  
# IR PCOFFSET6         : 000000  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44982  
# **********************************************
# Time: 14081.000ns 
# 
# UVM_INFO @ 14081.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14081.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x695d ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x695d 
# UVM_INFO @ 14082.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x507d VSR2:0x1000 psr:0x1 ACTUAL: VSR1:0x507d VSR2:0x1000 psr:0x1 
# UVM_INFO @ 14082.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x507d pcout:0x507d dr:0x1 sr1:0x7 sr2:0x0 IR_Exec:0x63c0 NZP:0x0 M_Data:0x1000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x507d pcout:0x507d dr:0x1 sr1:0x7 sr2:0x0 IR_Exec:0x63c0 NZP:0x0 M_Data:0x1000 enable_execute_status:0x0 
# UVM_INFO @ 14082.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafb8 pc:0xafb7 imem_rd:0x1ACTUAL: npc:0xafb8 pc:0xafb7 imem_rd:0x1
# UVM_INFO @ 14084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x507d 
# UVM_INFO @ 14084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafb8 pc:0xafb7 imem_rd:0x0
# UVM_INFO @ 14101.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14101.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14101.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14101.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x507d DMem_din:0x0000 DMem_rd:0x1 memout:0x335c ACTUAL: DMem_addr:0x507d DMem_din:0x0000 DMem_rd:0x1 memout:0x335c 
# UVM_INFO @ 14102.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0004 VSR2:0x0004 psr:0x1 ACTUAL: VSR1:0x0004 VSR2:0x0004 psr:0x1 
# UVM_INFO @ 14102.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafb8 pc:0xafb7 imem_rd:0x0ACTUAL: npc:0xafb8 pc:0xafb7 imem_rd:0x0
# UVM_INFO @ 14104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x507d 
# UVM_INFO @ 14104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafb8 pc:0xafb7 imem_rd:0x0
# UVM_INFO @ 14121.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14121.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 14121.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14121.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14121.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 100  
# IR PCOFFSET9         : 100011011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 44983  
# **********************************************
# Time: 14121.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 100  
# IR PCOFFSET9         : 100011011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 44983  
# **********************************************
# Time: 14121.000ns 
# 
# UVM_INFO @ 14121.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14121.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x80a7 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x80a7 
# UVM_INFO @ 14122.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0004 VSR2:0x0004 psr:0x4 ACTUAL: VSR1:0x0004 VSR2:0x0004 psr:0x4 
# UVM_INFO @ 14122.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xaed1 pcout:0xaed1 dr:0x0 sr1:0x4 sr2:0x4 IR_Exec:0xb91b NZP:0x0 M_Data:0x0004 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xaed1 pcout:0xaed1 dr:0x0 sr1:0x4 sr2:0x4 IR_Exec:0xb91b NZP:0x0 M_Data:0x0004 enable_execute_status:0x0 
# UVM_INFO @ 14122.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafb8 pc:0xafb7 imem_rd:0x0ACTUAL: npc:0xafb8 pc:0xafb7 imem_rd:0x0
# UVM_INFO @ 14124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xaed1 
# UVM_INFO @ 14124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafb8 pc:0xafb7 imem_rd:0x0
# UVM_INFO @ 14141.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14141.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14141.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14141.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xaed1 DMem_din:0x0000 DMem_rd:0x1 memout:0xc3c5 ACTUAL: DMem_addr:0xaed1 DMem_din:0x0000 DMem_rd:0x1 memout:0xc3c5 
# UVM_INFO @ 14142.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x80a7 VSR2:0x1000 psr:0x4 ACTUAL: VSR1:0x80a7 VSR2:0x1000 psr:0x4 
# UVM_INFO @ 14142.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafb8 pc:0xafb7 imem_rd:0x0ACTUAL: npc:0xafb8 pc:0xafb7 imem_rd:0x0
# UVM_INFO @ 14144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xaed1 
# UVM_INFO @ 14144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafb8 pc:0xafb7 imem_rd:0x0
# UVM_INFO @ 14161.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14161.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14161.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14161.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x641e DMem_din:0x0004 DMem_rd:0x0 memout:0x641e ACTUAL: DMem_addr:0x641e DMem_din:0x0004 DMem_rd:0x0 memout:0x641e 
# UVM_INFO @ 14162.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x80a7 VSR2:0x1000 psr:0x4 ACTUAL: VSR1:0x80a7 VSR2:0x1000 psr:0x4 
# UVM_INFO @ 14162.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafb8 pc:0xafb7 imem_rd:0x0ACTUAL: npc:0xafb8 pc:0xafb7 imem_rd:0x0
# UVM_INFO @ 14164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xaed1 
# UVM_INFO @ 14164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafb9 pc:0xafb8 imem_rd:0x1
# UVM_INFO @ 14181.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14181.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 14181.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14181.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14181.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5f22 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5f22 
# UVM_INFO @ 14182.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x80a7 VSR2:0x1000 psr:0x4 ACTUAL: VSR1:0x80a7 VSR2:0x1000 psr:0x4 
# UVM_INFO @ 14182.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb025 pcout:0xb025 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0x086e NZP:0x4 M_Data:0x1000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb025 pcout:0xb025 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0x086e NZP:0x4 M_Data:0x1000 enable_execute_status:0x0 
# UVM_INFO @ 14182.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafb9 pc:0xafb8 imem_rd:0x1ACTUAL: npc:0xafb9 pc:0xafb8 imem_rd:0x1
# UVM_INFO @ 14184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb025 
# UVM_INFO @ 14184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafba pc:0xafb9 imem_rd:0x1
# UVM_INFO @ 14201.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14201.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14201.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14201.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 100  
# IR PCOFFSET9         : 001101110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44984  
# **********************************************
# Time: 14201.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 100  
# IR PCOFFSET9         : 001101110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44984  
# **********************************************
# Time: 14201.000ns 
# 
# UVM_INFO @ 14201.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14201.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf591 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf591 
# UVM_INFO @ 14202.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x80a7 VSR2:0x1000 psr:0x4 ACTUAL: VSR1:0x80a7 VSR2:0x1000 psr:0x4 
# UVM_INFO @ 14202.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafba pc:0xafb9 imem_rd:0x1ACTUAL: npc:0xafba pc:0xafb9 imem_rd:0x1
# UVM_INFO @ 14204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb025 
# UVM_INFO @ 14204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafbb pc:0xafba imem_rd:0x1
# UVM_INFO @ 14221.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14221.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 14221.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14221.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14221.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 101  
# IR PCOFFSET9         : 011011110  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44985  
# **********************************************
# Time: 14221.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 101  
# IR PCOFFSET9         : 011011110  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44985  
# **********************************************
# Time: 14221.000ns 
# 
# UVM_INFO @ 14221.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14221.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x886e ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x886e 
# UVM_INFO @ 14222.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xaf61 VSR2:0xb025 psr:0x4 ACTUAL: VSR1:0xaf61 VSR2:0xb025 psr:0x4 
# UVM_INFO @ 14222.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xb096 pcout:0xb096 dr:0x5 sr1:0x3 sr2:0x0 IR_Exec:0xeade NZP:0x0 M_Data:0xb025 enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xb096 pcout:0xb096 dr:0x5 sr1:0x3 sr2:0x0 IR_Exec:0xeade NZP:0x0 M_Data:0xb025 enable_execute_status:0x0 
# UVM_INFO @ 14222.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafbb pc:0xafba imem_rd:0x1ACTUAL: npc:0xafbb pc:0xafba imem_rd:0x1
# UVM_INFO @ 14224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb096 
# UVM_INFO @ 14224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafbc pc:0xafbb imem_rd:0x1
# UVM_INFO @ 14241.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14241.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 14241.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14241.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14241.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 001  
# IR PCOFFSET9         : 101010100  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44986  
# **********************************************
# Time: 14241.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 001  
# IR PCOFFSET9         : 101010100  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44986  
# **********************************************
# Time: 14241.000ns 
# 
# UVM_INFO @ 14241.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14241.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1f95 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1f95 
# UVM_INFO @ 14242.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x1321 VSR2:0xb025 psr:0x4 ACTUAL: VSR1:0x1321 VSR2:0xb025 psr:0x4 
# UVM_INFO @ 14242.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xaf0d pcout:0xaf0d dr:0x1 sr1:0x5 sr2:0x0 IR_Exec:0xe354 NZP:0x0 M_Data:0xb025 enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xaf0d pcout:0xaf0d dr:0x1 sr1:0x5 sr2:0x0 IR_Exec:0xe354 NZP:0x0 M_Data:0xb025 enable_execute_status:0x0 
# UVM_INFO @ 14242.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafbc pc:0xafbb imem_rd:0x1ACTUAL: npc:0xafbc pc:0xafbb imem_rd:0x1
# UVM_INFO @ 14244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xaf0d 
# UVM_INFO @ 14244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafbd pc:0xafbc imem_rd:0x1
# UVM_INFO @ 14261.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14261.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 14261.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14261.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14261.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 001  
# IR PCOFFSET9         : 101010100  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44987  
# **********************************************
# Time: 14261.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 001  
# IR PCOFFSET9         : 101010100  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44987  
# **********************************************
# Time: 14261.000ns 
# 
# UVM_INFO @ 14261.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14261.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd60f ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd60f 
# UVM_INFO @ 14262.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb096 VSR2:0xb025 psr:0x4 ACTUAL: VSR1:0xb096 VSR2:0xb025 psr:0x4 
# UVM_INFO @ 14262.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xaf0e pcout:0xaf0e dr:0x1 sr1:0x5 sr2:0x0 IR_Exec:0xe354 NZP:0x0 M_Data:0xb025 enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xaf0e pcout:0xaf0e dr:0x1 sr1:0x5 sr2:0x0 IR_Exec:0xe354 NZP:0x0 M_Data:0xb025 enable_execute_status:0x0 
# UVM_INFO @ 14262.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafbd pc:0xafbc imem_rd:0x1ACTUAL: npc:0xafbd pc:0xafbc imem_rd:0x1
# UVM_INFO @ 14264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xaf0e 
# UVM_INFO @ 14264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafbe pc:0xafbd imem_rd:0x1
# UVM_INFO @ 14281.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14281.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 14281.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14281.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14281.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 110  
# IR PCOFFSET9         : 110111011  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 44988  
# **********************************************
# Time: 14281.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 110  
# IR PCOFFSET9         : 110111011  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 44988  
# **********************************************
# Time: 14281.000ns 
# 
# UVM_INFO @ 14281.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14281.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x83ff ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x83ff 
# UVM_INFO @ 14282.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0006 VSR2:0xb025 psr:0x4 ACTUAL: VSR1:0x0006 VSR2:0xb025 psr:0x4 
# UVM_INFO @ 14282.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xaf76 pcout:0xaf76 dr:0x6 sr1:0x6 sr2:0x0 IR_Exec:0xadbb NZP:0x0 M_Data:0xb025 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xaf76 pcout:0xaf76 dr:0x6 sr1:0x6 sr2:0x0 IR_Exec:0xadbb NZP:0x0 M_Data:0xb025 enable_execute_status:0x0 
# UVM_INFO @ 14282.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafbe pc:0xafbd imem_rd:0x1ACTUAL: npc:0xafbe pc:0xafbd imem_rd:0x1
# UVM_INFO @ 14284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xaf76 
# UVM_INFO @ 14284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafbe pc:0xafbd imem_rd:0x0
# UVM_INFO @ 14301.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14301.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14301.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14301.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xaf76 DMem_din:0x0000 DMem_rd:0x1 memout:0xa979 ACTUAL: DMem_addr:0xaf76 DMem_din:0x0000 DMem_rd:0x1 memout:0xa979 
# UVM_INFO @ 14302.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0006 VSR2:0xb025 psr:0x4 ACTUAL: VSR1:0x0006 VSR2:0xb025 psr:0x4 
# UVM_INFO @ 14302.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafbe pc:0xafbd imem_rd:0x0ACTUAL: npc:0xafbe pc:0xafbd imem_rd:0x0
# UVM_INFO @ 14304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xaf76 
# UVM_INFO @ 14304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafbe pc:0xafbd imem_rd:0x0
# UVM_INFO @ 14321.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14321.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14321.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14321.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xc737 DMem_din:0x0000 DMem_rd:0x1 memout:0xc737 ACTUAL: DMem_addr:0xc737 DMem_din:0x0000 DMem_rd:0x1 memout:0xc737 
# UVM_INFO @ 14322.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0006 VSR2:0xb025 psr:0x4 ACTUAL: VSR1:0x0006 VSR2:0xb025 psr:0x4 
# UVM_INFO @ 14322.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafbe pc:0xafbd imem_rd:0x0ACTUAL: npc:0xafbe pc:0xafbd imem_rd:0x0
# UVM_INFO @ 14324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xaf76 
# UVM_INFO @ 14324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafbf pc:0xafbe imem_rd:0x1
# UVM_INFO @ 14341.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14341.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 14341.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14341.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 110  
# IR PCOFFSET9         : 110111011  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 44989  
# **********************************************
# Time: 14341.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 110  
# IR PCOFFSET9         : 110111011  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 44989  
# **********************************************
# Time: 14341.000ns 
# 
# UVM_INFO @ 14341.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14341.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xbec0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xbec0 
# UVM_INFO @ 14342.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0006 VSR2:0xb025 psr:0x4 ACTUAL: VSR1:0x0006 VSR2:0xb025 psr:0x4 
# UVM_INFO @ 14342.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xaf77 pcout:0xaf77 dr:0x6 sr1:0x6 sr2:0x0 IR_Exec:0xadbb NZP:0x0 M_Data:0xb025 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xaf77 pcout:0xaf77 dr:0x6 sr1:0x6 sr2:0x0 IR_Exec:0xadbb NZP:0x0 M_Data:0xb025 enable_execute_status:0x0 
# UVM_INFO @ 14342.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafbf pc:0xafbe imem_rd:0x1ACTUAL: npc:0xafbf pc:0xafbe imem_rd:0x1
# UVM_INFO @ 14344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xaf77 
# UVM_INFO @ 14344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafbf pc:0xafbe imem_rd:0x0
# UVM_INFO @ 14361.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14361.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14361.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14361.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xaf77 DMem_din:0x0000 DMem_rd:0x1 memout:0x665c ACTUAL: DMem_addr:0xaf77 DMem_din:0x0000 DMem_rd:0x1 memout:0x665c 
# UVM_INFO @ 14362.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb025 VSR2:0xb025 psr:0x4 ACTUAL: VSR1:0xb025 VSR2:0xb025 psr:0x4 
# UVM_INFO @ 14362.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafbf pc:0xafbe imem_rd:0x0ACTUAL: npc:0xafbf pc:0xafbe imem_rd:0x0
# UVM_INFO @ 14364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xaf77 
# UVM_INFO @ 14364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafbf pc:0xafbe imem_rd:0x0
# UVM_INFO @ 14381.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14381.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14381.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14381.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x4393 DMem_din:0x0000 DMem_rd:0x1 memout:0x4393 ACTUAL: DMem_addr:0x4393 DMem_din:0x0000 DMem_rd:0x1 memout:0x4393 
# UVM_INFO @ 14382.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb025 VSR2:0xb025 psr:0x4 ACTUAL: VSR1:0xb025 VSR2:0xb025 psr:0x4 
# UVM_INFO @ 14382.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafbf pc:0xafbe imem_rd:0x0ACTUAL: npc:0xafbf pc:0xafbe imem_rd:0x0
# UVM_INFO @ 14384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xaf77 
# UVM_INFO @ 14384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafc0 pc:0xafbf imem_rd:0x1
# UVM_INFO @ 14401.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14401.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14401.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14401.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x228d ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x228d 
# UVM_INFO @ 14402.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb025 VSR2:0xb025 psr:0x1 ACTUAL: VSR1:0xb025 VSR2:0xb025 psr:0x1 
# UVM_INFO @ 14402.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafc0 pc:0xafbf imem_rd:0x1ACTUAL: npc:0xafc0 pc:0xafbf imem_rd:0x1
# UVM_INFO @ 14404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xaf77 
# UVM_INFO @ 14404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafc0 pc:0xafbf imem_rd:0x0
# UVM_INFO @ 14421.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14421.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14421.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14421.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xaf77 DMem_din:0x0000 DMem_rd:0x1 memout:0x8f4b ACTUAL: DMem_addr:0xaf77 DMem_din:0x0000 DMem_rd:0x1 memout:0x8f4b 
# UVM_INFO @ 14422.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb025 VSR2:0xb025 psr:0x1 ACTUAL: VSR1:0xb025 VSR2:0xb025 psr:0x1 
# UVM_INFO @ 14422.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafc0 pc:0xafbf imem_rd:0x0ACTUAL: npc:0xafc0 pc:0xafbf imem_rd:0x0
# UVM_INFO @ 14424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xaf77 
# UVM_INFO @ 14424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafc0 pc:0xafbf imem_rd:0x0
# UVM_INFO @ 14441.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14441.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14441.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14441.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x6f91 DMem_din:0x0000 DMem_rd:0x1 memout:0x6f91 ACTUAL: DMem_addr:0x6f91 DMem_din:0x0000 DMem_rd:0x1 memout:0x6f91 
# UVM_INFO @ 14442.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb025 VSR2:0xb025 psr:0x1 ACTUAL: VSR1:0xb025 VSR2:0xb025 psr:0x1 
# UVM_INFO @ 14442.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafc0 pc:0xafbf imem_rd:0x0ACTUAL: npc:0xafc0 pc:0xafbf imem_rd:0x0
# UVM_INFO @ 14444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xaf77 
# UVM_INFO @ 14444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafc1 pc:0xafc0 imem_rd:0x1
# UVM_INFO @ 14461.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14461.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14461.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14461.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7064 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7064 
# UVM_INFO @ 14462.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb025 VSR2:0xb025 psr:0x1 ACTUAL: VSR1:0xb025 VSR2:0xb025 psr:0x1 
# UVM_INFO @ 14462.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafc1 pc:0xafc0 imem_rd:0x1ACTUAL: npc:0xafc1 pc:0xafc0 imem_rd:0x1
# UVM_INFO @ 14464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xaf77 
# UVM_INFO @ 14464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafc1 pc:0xafc0 imem_rd:0x0
# UVM_INFO @ 14481.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14481.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14481.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14481.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xaf77 DMem_din:0x0000 DMem_rd:0x1 memout:0x8970 ACTUAL: DMem_addr:0xaf77 DMem_din:0x0000 DMem_rd:0x1 memout:0x8970 
# UVM_INFO @ 14482.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb025 VSR2:0xb025 psr:0x1 ACTUAL: VSR1:0xb025 VSR2:0xb025 psr:0x1 
# UVM_INFO @ 14482.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafc1 pc:0xafc0 imem_rd:0x0ACTUAL: npc:0xafc1 pc:0xafc0 imem_rd:0x0
# UVM_INFO @ 14484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xaf77 
# UVM_INFO @ 14484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafc1 pc:0xafc0 imem_rd:0x0
# UVM_INFO @ 14501.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14501.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14501.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14501.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x12da DMem_din:0x0000 DMem_rd:0x1 memout:0x12da ACTUAL: DMem_addr:0x12da DMem_din:0x0000 DMem_rd:0x1 memout:0x12da 
# UVM_INFO @ 14502.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb025 VSR2:0xb025 psr:0x1 ACTUAL: VSR1:0xb025 VSR2:0xb025 psr:0x1 
# UVM_INFO @ 14502.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafc1 pc:0xafc0 imem_rd:0x0ACTUAL: npc:0xafc1 pc:0xafc0 imem_rd:0x0
# UVM_INFO @ 14504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xaf77 
# UVM_INFO @ 14504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafc2 pc:0xafc1 imem_rd:0x1
# UVM_INFO @ 14521.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14521.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14521.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14521.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14521.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x52b0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x52b0 
# UVM_INFO @ 14522.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb025 VSR2:0xb025 psr:0x1 ACTUAL: VSR1:0xb025 VSR2:0xb025 psr:0x1 
# UVM_INFO @ 14522.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafc2 pc:0xafc1 imem_rd:0x1ACTUAL: npc:0xafc2 pc:0xafc1 imem_rd:0x1
# UVM_INFO @ 14524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xaf77 
# UVM_INFO @ 14524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafc2 pc:0xafc1 imem_rd:0x0
# UVM_INFO @ 14541.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14541.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14541.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14541.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xaf77 DMem_din:0x0000 DMem_rd:0x1 memout:0xb6ce ACTUAL: DMem_addr:0xaf77 DMem_din:0x0000 DMem_rd:0x1 memout:0xb6ce 
# UVM_INFO @ 14542.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb025 VSR2:0x507d psr:0x1 ACTUAL: VSR1:0xb025 VSR2:0x507d psr:0x1 
# UVM_INFO @ 14542.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafc2 pc:0xafc1 imem_rd:0x0ACTUAL: npc:0xafc2 pc:0xafc1 imem_rd:0x0
# UVM_INFO @ 14544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xaf77 
# UVM_INFO @ 14544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafc2 pc:0xafc1 imem_rd:0x0
# UVM_INFO @ 14561.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14561.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14561.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14561.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xbb2f DMem_din:0x0000 DMem_rd:0x1 memout:0xbb2f ACTUAL: DMem_addr:0xbb2f DMem_din:0x0000 DMem_rd:0x1 memout:0xbb2f 
# UVM_INFO @ 14562.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb025 VSR2:0x507d psr:0x1 ACTUAL: VSR1:0xb025 VSR2:0x507d psr:0x1 
# UVM_INFO @ 14562.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafc2 pc:0xafc1 imem_rd:0x0ACTUAL: npc:0xafc2 pc:0xafc1 imem_rd:0x0
# UVM_INFO @ 14564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xaf77 
# UVM_INFO @ 14564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafc3 pc:0xafc2 imem_rd:0x1
# UVM_INFO @ 14581.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14581.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 14581.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14581.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14581.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 000  
# IR SR1               : 000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44993  
# **********************************************
# Time: 14581.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 000  
# IR SR1               : 000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44993  
# **********************************************
# Time: 14581.000ns 
# 
# UVM_INFO @ 14581.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14581.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x37cf ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x37cf 
# UVM_INFO @ 14582.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb025 VSR2:0x507d psr:0x1 ACTUAL: VSR1:0xb025 VSR2:0x507d psr:0x1 
# UVM_INFO @ 14582.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x4fda pcout:0x4fda dr:0x0 sr1:0x0 sr2:0x7 IR_Exec:0x903f NZP:0x0 M_Data:0x507d enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x4fda pcout:0x4fda dr:0x0 sr1:0x0 sr2:0x7 IR_Exec:0x903f NZP:0x0 M_Data:0x507d enable_execute_status:0x0 
# UVM_INFO @ 14582.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafc3 pc:0xafc2 imem_rd:0x1ACTUAL: npc:0xafc3 pc:0xafc2 imem_rd:0x1
# UVM_INFO @ 14584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x4fda 
# UVM_INFO @ 14584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafc4 pc:0xafc3 imem_rd:0x1
# UVM_INFO @ 14601.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14601.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 14601.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14601.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14601.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 011  
# IR SR1               : 110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44994  
# **********************************************
# Time: 14601.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 011  
# IR SR1               : 110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44994  
# **********************************************
# Time: 14601.000ns 
# 
# UVM_INFO @ 14601.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14601.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd022 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd022 
# UVM_INFO @ 14602.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x228d VSR2:0x507d psr:0x1 ACTUAL: VSR1:0x228d VSR2:0x507d psr:0x1 
# UVM_INFO @ 14602.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xdd72 pcout:0xdd72 dr:0x3 sr1:0x6 sr2:0x7 IR_Exec:0x97bf NZP:0x0 M_Data:0x507d enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xdd72 pcout:0xdd72 dr:0x3 sr1:0x6 sr2:0x7 IR_Exec:0x97bf NZP:0x0 M_Data:0x507d enable_execute_status:0x0 
# UVM_INFO @ 14602.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafc4 pc:0xafc3 imem_rd:0x1ACTUAL: npc:0xafc4 pc:0xafc3 imem_rd:0x1
# UVM_INFO @ 14604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xdd72 
# UVM_INFO @ 14604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafc5 pc:0xafc4 imem_rd:0x1
# UVM_INFO @ 14621.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14621.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 14621.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14621.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14621.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 011  
# IR SR1               : 110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44995  
# **********************************************
# Time: 14621.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 011  
# IR SR1               : 110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44995  
# **********************************************
# Time: 14621.000ns 
# 
# UVM_INFO @ 14621.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14621.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0c1f ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0c1f 
# UVM_INFO @ 14622.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x228d VSR2:0x507d psr:0x4 ACTUAL: VSR1:0x228d VSR2:0x507d psr:0x4 
# UVM_INFO @ 14622.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xdd72 pcout:0xdd72 dr:0x3 sr1:0x6 sr2:0x7 IR_Exec:0x97bf NZP:0x0 M_Data:0x507d enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xdd72 pcout:0xdd72 dr:0x3 sr1:0x6 sr2:0x7 IR_Exec:0x97bf NZP:0x0 M_Data:0x507d enable_execute_status:0x0 
# UVM_INFO @ 14622.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafc5 pc:0xafc4 imem_rd:0x1ACTUAL: npc:0xafc5 pc:0xafc4 imem_rd:0x1
# UVM_INFO @ 14624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xdd72 
# UVM_INFO @ 14624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafc6 pc:0xafc5 imem_rd:0x1
# UVM_INFO @ 14641.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14641.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 14641.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14641.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14641.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 001  
# IR SR1               : 010  
# IR IM                : 0  
# IR SR2               : 100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44996  
# **********************************************
# Time: 14641.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 001  
# IR SR1               : 010  
# IR IM                : 0  
# IR SR2               : 100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44996  
# **********************************************
# Time: 14641.000ns 
# 
# UVM_INFO @ 14641.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14641.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3aa5 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3aa5 
# UVM_INFO @ 14642.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xaf71 VSR2:0x0004 psr:0x4 ACTUAL: VSR1:0xaf71 VSR2:0x0004 psr:0x4 
# UVM_INFO @ 14642.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xaf65 pcout:0xaf65 dr:0x1 sr1:0x2 sr2:0x4 IR_Exec:0x12b4 NZP:0x0 M_Data:0x0004 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xaf65 pcout:0xaf65 dr:0x1 sr1:0x2 sr2:0x4 IR_Exec:0x12b4 NZP:0x0 M_Data:0x0004 enable_execute_status:0x0 
# UVM_INFO @ 14642.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafc6 pc:0xafc5 imem_rd:0x1ACTUAL: npc:0xafc6 pc:0xafc5 imem_rd:0x1
# UVM_INFO @ 14644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xaf65 
# UVM_INFO @ 14644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafc7 pc:0xafc6 imem_rd:0x1
# UVM_INFO @ 14661.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14661.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 14661.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14661.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 001  
# IR SR1               : 010  
# IR IM                : 0  
# IR SR2               : 100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44997  
# **********************************************
# Time: 14661.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 001  
# IR SR1               : 010  
# IR IM                : 0  
# IR SR2               : 100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 44997  
# **********************************************
# Time: 14661.000ns 
# 
# UVM_INFO @ 14661.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14661.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe0e7 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe0e7 
# UVM_INFO @ 14662.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xaf71 VSR2:0x0004 psr:0x4 ACTUAL: VSR1:0xaf71 VSR2:0x0004 psr:0x4 
# UVM_INFO @ 14662.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xaf65 pcout:0xaf65 dr:0x1 sr1:0x2 sr2:0x4 IR_Exec:0x12b4 NZP:0x0 M_Data:0x0004 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xaf65 pcout:0xaf65 dr:0x1 sr1:0x2 sr2:0x4 IR_Exec:0x12b4 NZP:0x0 M_Data:0x0004 enable_execute_status:0x0 
# UVM_INFO @ 14662.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafc7 pc:0xafc6 imem_rd:0x1ACTUAL: npc:0xafc7 pc:0xafc6 imem_rd:0x1
# UVM_INFO @ 14664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xaf65 
# UVM_INFO @ 14664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafc8 pc:0xafc7 imem_rd:0x1
# UVM_INFO @ 14681.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14681.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14681.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14681.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd47d ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd47d 
# UVM_INFO @ 14682.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x4fda VSR2:0x4fda psr:0x4 ACTUAL: VSR1:0x4fda VSR2:0x4fda psr:0x4 
# UVM_INFO @ 14682.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafc8 pc:0xafc7 imem_rd:0x1ACTUAL: npc:0xafc8 pc:0xafc7 imem_rd:0x1
# UVM_INFO @ 14684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xaf65 
# UVM_INFO @ 14684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafc8 pc:0xafc7 imem_rd:0x0
# UVM_INFO @ 14701.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14701.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14701.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14701.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14701.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9b1d ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9b1d 
# UVM_INFO @ 14702.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x4fda VSR2:0x4fda psr:0x4 ACTUAL: VSR1:0x4fda VSR2:0x4fda psr:0x4 
# UVM_INFO @ 14702.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafc8 pc:0xafc7 imem_rd:0x0ACTUAL: npc:0xafc8 pc:0xafc7 imem_rd:0x0
# UVM_INFO @ 14704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xaf65 
# UVM_INFO @ 14704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafc8 pc:0xafc7 imem_rd:0x0
# UVM_INFO @ 14721.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14721.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 14721.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14721.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14721.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4f16 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4f16 
# UVM_INFO @ 14722.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x507d VSR2:0x4fda psr:0x4 ACTUAL: VSR1:0x507d VSR2:0x4fda psr:0x4 
# UVM_INFO @ 14722.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xafb8 pcout:0xafb8 dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0x0df1 NZP:0x6 M_Data:0x4fda enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xafb8 pcout:0xafb8 dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0x0df1 NZP:0x6 M_Data:0x4fda enable_execute_status:0x0 
# UVM_INFO @ 14722.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafc8 pc:0xafc7 imem_rd:0x0ACTUAL: npc:0xafc8 pc:0xafc7 imem_rd:0x0
# UVM_INFO @ 14724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xafb8 
# UVM_INFO @ 14724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafc9 pc:0xafc8 imem_rd:0x1
# UVM_INFO @ 14741.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14741.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14741.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14741.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4336 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4336 
# UVM_INFO @ 14742.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x507d VSR2:0x4fda psr:0x4 ACTUAL: VSR1:0x507d VSR2:0x4fda psr:0x4 
# UVM_INFO @ 14742.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafc9 pc:0xafc8 imem_rd:0x1ACTUAL: npc:0xafc9 pc:0xafc8 imem_rd:0x1
# UVM_INFO @ 14744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xafb8 
# UVM_INFO @ 14744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafca pc:0xafc9 imem_rd:0x1
# UVM_INFO @ 14761.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14761.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14761.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14761.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 110  
# IR PCOFFSET9         : 111110001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45000  
# **********************************************
# Time: 14761.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 110  
# IR PCOFFSET9         : 111110001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45000  
# **********************************************
# Time: 14761.000ns 
# 
# UVM_INFO @ 14761.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14761.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc278 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc278 
# UVM_INFO @ 14762.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x507d VSR2:0xafb8 psr:0x4 ACTUAL: VSR1:0x507d VSR2:0xafb8 psr:0x4 
# UVM_INFO @ 14762.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafca pc:0xafc9 imem_rd:0x1ACTUAL: npc:0xafca pc:0xafc9 imem_rd:0x1
# UVM_INFO @ 14764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xafb8 
# UVM_INFO @ 14764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafcb pc:0xafca imem_rd:0x1
# UVM_INFO @ 14781.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14781.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 14781.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14781.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14781.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 101  
# IR PCOFFSET9         : 011000100  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45001  
# **********************************************
# Time: 14781.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 101  
# IR PCOFFSET9         : 011000100  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45001  
# **********************************************
# Time: 14781.000ns 
# 
# UVM_INFO @ 14781.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14781.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa887 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa887 
# UVM_INFO @ 14782.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xdd72 VSR2:0xafb8 psr:0x4 ACTUAL: VSR1:0xdd72 VSR2:0xafb8 psr:0x4 
# UVM_INFO @ 14782.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb08c pcout:0xb08c dr:0x5 sr1:0x3 sr2:0x0 IR_Exec:0xaac4 NZP:0x0 M_Data:0xafb8 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb08c pcout:0xb08c dr:0x5 sr1:0x3 sr2:0x0 IR_Exec:0xaac4 NZP:0x0 M_Data:0xafb8 enable_execute_status:0x0 
# UVM_INFO @ 14782.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafcb pc:0xafca imem_rd:0x1ACTUAL: npc:0xafcb pc:0xafca imem_rd:0x1
# UVM_INFO @ 14784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb08c 
# UVM_INFO @ 14784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafcb pc:0xafca imem_rd:0x0
# UVM_INFO @ 14801.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14801.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14801.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14801.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb08c DMem_din:0x0000 DMem_rd:0x1 memout:0xa925 ACTUAL: DMem_addr:0xb08c DMem_din:0x0000 DMem_rd:0x1 memout:0xa925 
# UVM_INFO @ 14802.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb096 VSR2:0xafb8 psr:0x4 ACTUAL: VSR1:0xb096 VSR2:0xafb8 psr:0x4 
# UVM_INFO @ 14802.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafcb pc:0xafca imem_rd:0x0ACTUAL: npc:0xafcb pc:0xafca imem_rd:0x0
# UVM_INFO @ 14804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb08c 
# UVM_INFO @ 14804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafcb pc:0xafca imem_rd:0x0
# UVM_INFO @ 14821.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14821.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14821.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14821.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x499e DMem_din:0x0000 DMem_rd:0x1 memout:0x499e ACTUAL: DMem_addr:0x499e DMem_din:0x0000 DMem_rd:0x1 memout:0x499e 
# UVM_INFO @ 14822.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb096 VSR2:0xafb8 psr:0x4 ACTUAL: VSR1:0xb096 VSR2:0xafb8 psr:0x4 
# UVM_INFO @ 14822.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafcb pc:0xafca imem_rd:0x0ACTUAL: npc:0xafcb pc:0xafca imem_rd:0x0
# UVM_INFO @ 14824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb08c 
# UVM_INFO @ 14824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafcc pc:0xafcb imem_rd:0x1
# UVM_INFO @ 14841.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14841.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 14841.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14841.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14841.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 100  
# IR PCOFFSET9         : 101010010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45002  
# **********************************************
# Time: 14841.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 100  
# IR PCOFFSET9         : 101010010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45002  
# **********************************************
# Time: 14841.000ns 
# 
# UVM_INFO @ 14841.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14841.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3e6c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3e6c 
# UVM_INFO @ 14842.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb096 VSR2:0xafb8 psr:0x1 ACTUAL: VSR1:0xb096 VSR2:0xafb8 psr:0x1 
# UVM_INFO @ 14842.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xaf1b pcout:0xaf1b dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x0952 NZP:0x4 M_Data:0xafb8 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xaf1b pcout:0xaf1b dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x0952 NZP:0x4 M_Data:0xafb8 enable_execute_status:0x0 
# UVM_INFO @ 14842.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafcc pc:0xafcb imem_rd:0x1ACTUAL: npc:0xafcc pc:0xafcb imem_rd:0x1
# UVM_INFO @ 14844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xaf1b 
# UVM_INFO @ 14844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafcd pc:0xafcc imem_rd:0x1
# UVM_INFO @ 14861.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14861.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 14861.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14861.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 110  
# IR PCOFFSET9         : 110100001  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45003  
# **********************************************
# Time: 14861.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 110  
# IR PCOFFSET9         : 110100001  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45003  
# **********************************************
# Time: 14861.000ns 
# 
# UVM_INFO @ 14861.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14861.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x304f ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x304f 
# UVM_INFO @ 14862.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x228d VSR2:0xafb8 psr:0x4 ACTUAL: VSR1:0x228d VSR2:0xafb8 psr:0x4 
# UVM_INFO @ 14862.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xaf6b pcout:0xaf6b dr:0x6 sr1:0x6 sr2:0x0 IR_Exec:0xada1 NZP:0x0 M_Data:0xafb8 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xaf6b pcout:0xaf6b dr:0x6 sr1:0x6 sr2:0x0 IR_Exec:0xada1 NZP:0x0 M_Data:0xafb8 enable_execute_status:0x0 
# UVM_INFO @ 14862.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafcd pc:0xafcc imem_rd:0x1ACTUAL: npc:0xafcd pc:0xafcc imem_rd:0x1
# UVM_INFO @ 14864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xaf6b 
# UVM_INFO @ 14864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafcd pc:0xafcc imem_rd:0x0
# UVM_INFO @ 14881.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14881.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14881.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14881.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xaf6b DMem_din:0x0000 DMem_rd:0x1 memout:0x1637 ACTUAL: DMem_addr:0xaf6b DMem_din:0x0000 DMem_rd:0x1 memout:0x1637 
# UVM_INFO @ 14882.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xaf1b VSR2:0xaf1b psr:0x4 ACTUAL: VSR1:0xaf1b VSR2:0xaf1b psr:0x4 
# UVM_INFO @ 14882.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafcd pc:0xafcc imem_rd:0x0ACTUAL: npc:0xafcd pc:0xafcc imem_rd:0x0
# UVM_INFO @ 14884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xaf6b 
# UVM_INFO @ 14884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafcd pc:0xafcc imem_rd:0x0
# UVM_INFO @ 14901.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14901.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14901.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14901.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xd5ac DMem_din:0x0000 DMem_rd:0x1 memout:0xd5ac ACTUAL: DMem_addr:0xd5ac DMem_din:0x0000 DMem_rd:0x1 memout:0xd5ac 
# UVM_INFO @ 14902.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xaf1b VSR2:0xaf1b psr:0x4 ACTUAL: VSR1:0xaf1b VSR2:0xaf1b psr:0x4 
# UVM_INFO @ 14902.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafcd pc:0xafcc imem_rd:0x0ACTUAL: npc:0xafcd pc:0xafcc imem_rd:0x0
# UVM_INFO @ 14904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xaf6b 
# UVM_INFO @ 14904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafce pc:0xafcd imem_rd:0x1
# UVM_INFO @ 14921.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14921.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14921.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14921.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14921.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6df0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6df0 
# UVM_INFO @ 14922.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xaf1b VSR2:0xaf1b psr:0x1 ACTUAL: VSR1:0xaf1b VSR2:0xaf1b psr:0x1 
# UVM_INFO @ 14922.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafce pc:0xafcd imem_rd:0x1ACTUAL: npc:0xafce pc:0xafcd imem_rd:0x1
# UVM_INFO @ 14924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xaf6b 
# UVM_INFO @ 14924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafce pc:0xafcd imem_rd:0x0
# UVM_INFO @ 14941.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14941.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14941.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14941.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xaf6b DMem_din:0x0000 DMem_rd:0x1 memout:0x2d71 ACTUAL: DMem_addr:0xaf6b DMem_din:0x0000 DMem_rd:0x1 memout:0x2d71 
# UVM_INFO @ 14942.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0004 VSR2:0x6df0 psr:0x1 ACTUAL: VSR1:0x0004 VSR2:0x6df0 psr:0x1 
# UVM_INFO @ 14942.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafce pc:0xafcd imem_rd:0x0ACTUAL: npc:0xafce pc:0xafcd imem_rd:0x0
# UVM_INFO @ 14944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xaf6b 
# UVM_INFO @ 14944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafce pc:0xafcd imem_rd:0x0
# UVM_INFO @ 14961.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14961.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14961.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14961.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xcaa3 DMem_din:0x0000 DMem_rd:0x1 memout:0xcaa3 ACTUAL: DMem_addr:0xcaa3 DMem_din:0x0000 DMem_rd:0x1 memout:0xcaa3 
# UVM_INFO @ 14962.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0004 VSR2:0x6df0 psr:0x1 ACTUAL: VSR1:0x0004 VSR2:0x6df0 psr:0x1 
# UVM_INFO @ 14962.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafce pc:0xafcd imem_rd:0x0ACTUAL: npc:0xafce pc:0xafcd imem_rd:0x0
# UVM_INFO @ 14964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xaf6b 
# UVM_INFO @ 14964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafce pc:0xafcd imem_rd:0x0
# UVM_INFO @ 14981.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14981.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 14981.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14981.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14981.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 110  
# IR PCOFFSET9         : 100000010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45005  
# **********************************************
# Time: 14981.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 110  
# IR PCOFFSET9         : 100000010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45005  
# **********************************************
# Time: 14981.000ns 
# 
# UVM_INFO @ 14981.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14981.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf870 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf870 
# UVM_INFO @ 14982.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0004 VSR2:0x6df0 psr:0x1 ACTUAL: VSR1:0x0004 VSR2:0x6df0 psr:0x1 
# UVM_INFO @ 14982.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xaece pcout:0xaece dr:0x0 sr1:0x4 sr2:0x6 IR_Exec:0xbd02 NZP:0x0 M_Data:0x6df0 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xaece pcout:0xaece dr:0x0 sr1:0x4 sr2:0x6 IR_Exec:0xbd02 NZP:0x0 M_Data:0x6df0 enable_execute_status:0x0 
# UVM_INFO @ 14982.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafce pc:0xafcd imem_rd:0x0ACTUAL: npc:0xafce pc:0xafcd imem_rd:0x0
# UVM_INFO @ 14984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xaece 
# UVM_INFO @ 14984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafce pc:0xafcd imem_rd:0x0
# UVM_INFO @ 15001.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15001.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15001.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15001.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xaece DMem_din:0x0000 DMem_rd:0x1 memout:0xbb86 ACTUAL: DMem_addr:0xaece DMem_din:0x0000 DMem_rd:0x1 memout:0xbb86 
# UVM_INFO @ 15002.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xdd72 VSR2:0xaf1b psr:0x1 ACTUAL: VSR1:0xdd72 VSR2:0xaf1b psr:0x1 
# UVM_INFO @ 15002.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafce pc:0xafcd imem_rd:0x0ACTUAL: npc:0xafce pc:0xafcd imem_rd:0x0
# UVM_INFO @ 15004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xaece 
# UVM_INFO @ 15004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafce pc:0xafcd imem_rd:0x0
# UVM_INFO @ 15021.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15021.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15021.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15021.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x04ff DMem_din:0x6df0 DMem_rd:0x0 memout:0x04ff ACTUAL: DMem_addr:0x04ff DMem_din:0x6df0 DMem_rd:0x0 memout:0x04ff 
# UVM_INFO @ 15022.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xdd72 VSR2:0xaf1b psr:0x1 ACTUAL: VSR1:0xdd72 VSR2:0xaf1b psr:0x1 
# UVM_INFO @ 15022.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafce pc:0xafcd imem_rd:0x0ACTUAL: npc:0xafce pc:0xafcd imem_rd:0x0
# UVM_INFO @ 15024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xaece 
# UVM_INFO @ 15024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafcf pc:0xafce imem_rd:0x1
# UVM_INFO @ 15041.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15041.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 15041.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15041.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15041.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa982 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa982 
# UVM_INFO @ 15042.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xdd72 VSR2:0xaf1b psr:0x1 ACTUAL: VSR1:0xdd72 VSR2:0xaf1b psr:0x1 
# UVM_INFO @ 15042.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xdd72 pcout:0xdd72 dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0xc0c0 NZP:0x7 M_Data:0xaf1b enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xdd72 pcout:0xdd72 dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0xc0c0 NZP:0x7 M_Data:0xaf1b enable_execute_status:0x0 
# UVM_INFO @ 15042.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafcf pc:0xafce imem_rd:0x1ACTUAL: npc:0xafcf pc:0xafce imem_rd:0x1
# UVM_INFO @ 15044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xdd72 
# UVM_INFO @ 15044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafd0 pc:0xafcf imem_rd:0x1
# UVM_INFO @ 15061.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15061.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15061.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15061.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : JMP 
# IR BaseR             : 011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001100  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45006  
# **********************************************
# Time: 15061.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : JMP 
# IR BaseR             : 011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001100  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45006  
# **********************************************
# Time: 15061.000ns 
# 
# UVM_INFO @ 15061.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15061.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4899 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4899 
# UVM_INFO @ 15062.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xdd72 VSR2:0xaf1b psr:0x4 ACTUAL: VSR1:0xdd72 VSR2:0xaf1b psr:0x4 
# UVM_INFO @ 15062.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafd0 pc:0xafcf imem_rd:0x1ACTUAL: npc:0xafd0 pc:0xafcf imem_rd:0x1
# UVM_INFO @ 15064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xdd72 
# UVM_INFO @ 15064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafd1 pc:0xafd0 imem_rd:0x1
# UVM_INFO @ 15081.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15081.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 15081.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15081.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15081.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 010  
# IR PCOFFSET9         : 101011111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45007  
# **********************************************
# Time: 15081.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 010  
# IR PCOFFSET9         : 101011111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45007  
# **********************************************
# Time: 15081.000ns 
# 
# UVM_INFO @ 15081.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15081.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4134 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4134 
# UVM_INFO @ 15082.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3e6c VSR2:0xaf71 psr:0x4 ACTUAL: VSR1:0x3e6c VSR2:0xaf71 psr:0x4 
# UVM_INFO @ 15082.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xaf2d pcout:0xaf2d dr:0x0 sr1:0x5 sr2:0x2 IR_Exec:0x355f NZP:0x0 M_Data:0xaf71 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xaf2d pcout:0xaf2d dr:0x0 sr1:0x5 sr2:0x2 IR_Exec:0x355f NZP:0x0 M_Data:0xaf71 enable_execute_status:0x0 
# UVM_INFO @ 15082.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafd1 pc:0xafd0 imem_rd:0x1ACTUAL: npc:0xafd1 pc:0xafd0 imem_rd:0x1
# UVM_INFO @ 15084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xaf2d 
# UVM_INFO @ 15084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafd1 pc:0xafd0 imem_rd:0x0
# UVM_INFO @ 15101.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15101.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15101.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15101.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xaf2d DMem_din:0xaf71 DMem_rd:0x0 memout:0xc9f6 ACTUAL: DMem_addr:0xaf2d DMem_din:0xaf71 DMem_rd:0x0 memout:0xc9f6 
# UVM_INFO @ 15102.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3e6c VSR2:0xaf71 psr:0x4 ACTUAL: VSR1:0x3e6c VSR2:0xaf71 psr:0x4 
# UVM_INFO @ 15102.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafd1 pc:0xafd0 imem_rd:0x0ACTUAL: npc:0xafd1 pc:0xafd0 imem_rd:0x0
# UVM_INFO @ 15104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xaf2d 
# UVM_INFO @ 15104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafd1 pc:0xafd0 imem_rd:0x0
# UVM_INFO @ 15121.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15121.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 15121.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15121.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15121.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 010  
# IR PCOFFSET9         : 101011111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45008  
# **********************************************
# Time: 15121.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 010  
# IR PCOFFSET9         : 101011111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45008  
# **********************************************
# Time: 15121.000ns 
# 
# UVM_INFO @ 15121.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15121.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe80c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe80c 
# UVM_INFO @ 15122.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3e6c VSR2:0xaf71 psr:0x4 ACTUAL: VSR1:0x3e6c VSR2:0xaf71 psr:0x4 
# UVM_INFO @ 15122.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xaf2e pcout:0xaf2e dr:0x0 sr1:0x5 sr2:0x2 IR_Exec:0x355f NZP:0x0 M_Data:0xaf71 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xaf2e pcout:0xaf2e dr:0x0 sr1:0x5 sr2:0x2 IR_Exec:0x355f NZP:0x0 M_Data:0xaf71 enable_execute_status:0x0 
# UVM_INFO @ 15122.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafd1 pc:0xafd0 imem_rd:0x0ACTUAL: npc:0xafd1 pc:0xafd0 imem_rd:0x0
# UVM_INFO @ 15124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xaf2e 
# UVM_INFO @ 15124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafd1 pc:0xafd0 imem_rd:0x0
# UVM_INFO @ 15141.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15141.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15141.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15141.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xaf2e DMem_din:0xaf71 DMem_rd:0x0 memout:0x8538 ACTUAL: DMem_addr:0xaf2e DMem_din:0xaf71 DMem_rd:0x0 memout:0x8538 
# UVM_INFO @ 15142.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0004 VSR2:0xdd72 psr:0x4 ACTUAL: VSR1:0x0004 VSR2:0xdd72 psr:0x4 
# UVM_INFO @ 15142.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafd1 pc:0xafd0 imem_rd:0x0ACTUAL: npc:0xafd1 pc:0xafd0 imem_rd:0x0
# UVM_INFO @ 15144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xaf2e 
# UVM_INFO @ 15144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafd2 pc:0xafd1 imem_rd:0x1
# UVM_INFO @ 15161.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15161.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 15161.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15161.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15161.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4db2 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4db2 
# UVM_INFO @ 15162.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0004 VSR2:0xdd72 psr:0x4 ACTUAL: VSR1:0x0004 VSR2:0xdd72 psr:0x4 
# UVM_INFO @ 15162.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0004 pcout:0x0004 dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0xc100 NZP:0x7 M_Data:0xdd72 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0004 pcout:0x0004 dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0xc100 NZP:0x7 M_Data:0xdd72 enable_execute_status:0x0 
# UVM_INFO @ 15162.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafd2 pc:0xafd1 imem_rd:0x1ACTUAL: npc:0xafd2 pc:0xafd1 imem_rd:0x1
# UVM_INFO @ 15164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x0004 
# UVM_INFO @ 15164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafd3 pc:0xafd2 imem_rd:0x1
# UVM_INFO @ 15181.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15181.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15181.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15181.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : JMP 
# IR BaseR             : 100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001100  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45009  
# **********************************************
# Time: 15181.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : JMP 
# IR BaseR             : 100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001100  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45009  
# **********************************************
# Time: 15181.000ns 
# 
# UVM_INFO @ 15181.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15181.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa75e ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa75e 
# UVM_INFO @ 15182.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0004 VSR2:0xdd72 psr:0x4 ACTUAL: VSR1:0x0004 VSR2:0xdd72 psr:0x4 
# UVM_INFO @ 15182.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafd3 pc:0xafd2 imem_rd:0x1ACTUAL: npc:0xafd3 pc:0xafd2 imem_rd:0x1
# UVM_INFO @ 15184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x0004 
# UVM_INFO @ 15184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafd4 pc:0xafd3 imem_rd:0x1
# UVM_INFO @ 15201.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15201.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 15201.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15201.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15201.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 101  
# IR PCOFFSET9         : 100001111  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45010  
# **********************************************
# Time: 15201.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 101  
# IR PCOFFSET9         : 100001111  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45010  
# **********************************************
# Time: 15201.000ns 
# 
# UVM_INFO @ 15201.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15201.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xdb46 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xdb46 
# UVM_INFO @ 15202.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0004 VSR2:0xdd72 psr:0x4 ACTUAL: VSR1:0x0004 VSR2:0xdd72 psr:0x4 
# UVM_INFO @ 15202.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xaee0 pcout:0xaee0 dr:0x5 sr1:0x4 sr2:0x0 IR_Exec:0xab0f NZP:0x0 M_Data:0xdd72 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xaee0 pcout:0xaee0 dr:0x5 sr1:0x4 sr2:0x0 IR_Exec:0xab0f NZP:0x0 M_Data:0xdd72 enable_execute_status:0x0 
# UVM_INFO @ 15202.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafd4 pc:0xafd3 imem_rd:0x1ACTUAL: npc:0xafd4 pc:0xafd3 imem_rd:0x1
# UVM_INFO @ 15204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xaee0 
# UVM_INFO @ 15204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafd4 pc:0xafd3 imem_rd:0x0
# UVM_INFO @ 15221.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15221.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15221.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15221.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xaee0 DMem_din:0x0000 DMem_rd:0x1 memout:0xb55b ACTUAL: DMem_addr:0xaee0 DMem_din:0x0000 DMem_rd:0x1 memout:0xb55b 
# UVM_INFO @ 15222.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0004 VSR2:0xdd72 psr:0x4 ACTUAL: VSR1:0x0004 VSR2:0xdd72 psr:0x4 
# UVM_INFO @ 15222.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafd4 pc:0xafd3 imem_rd:0x0ACTUAL: npc:0xafd4 pc:0xafd3 imem_rd:0x0
# UVM_INFO @ 15224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xaee0 
# UVM_INFO @ 15224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafd4 pc:0xafd3 imem_rd:0x0
# UVM_INFO @ 15241.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15241.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15241.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15241.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb6cb DMem_din:0x0000 DMem_rd:0x1 memout:0xb6cb ACTUAL: DMem_addr:0xb6cb DMem_din:0x0000 DMem_rd:0x1 memout:0xb6cb 
# UVM_INFO @ 15242.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0004 VSR2:0xdd72 psr:0x4 ACTUAL: VSR1:0x0004 VSR2:0xdd72 psr:0x4 
# UVM_INFO @ 15242.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafd4 pc:0xafd3 imem_rd:0x0ACTUAL: npc:0xafd4 pc:0xafd3 imem_rd:0x0
# UVM_INFO @ 15244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xaee0 
# UVM_INFO @ 15244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafd5 pc:0xafd4 imem_rd:0x1
# UVM_INFO @ 15261.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15261.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 15261.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15261.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 101  
# IR PCOFFSET9         : 100001111  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45011  
# **********************************************
# Time: 15261.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 101  
# IR PCOFFSET9         : 100001111  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45011  
# **********************************************
# Time: 15261.000ns 
# 
# UVM_INFO @ 15261.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15261.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe5bd ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe5bd 
# UVM_INFO @ 15262.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0004 VSR2:0xdd72 psr:0x4 ACTUAL: VSR1:0x0004 VSR2:0xdd72 psr:0x4 
# UVM_INFO @ 15262.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xaee1 pcout:0xaee1 dr:0x5 sr1:0x4 sr2:0x0 IR_Exec:0xab0f NZP:0x0 M_Data:0xdd72 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xaee1 pcout:0xaee1 dr:0x5 sr1:0x4 sr2:0x0 IR_Exec:0xab0f NZP:0x0 M_Data:0xdd72 enable_execute_status:0x0 
# UVM_INFO @ 15262.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafd5 pc:0xafd4 imem_rd:0x1ACTUAL: npc:0xafd5 pc:0xafd4 imem_rd:0x1
# UVM_INFO @ 15264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xaee1 
# UVM_INFO @ 15264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafd5 pc:0xafd4 imem_rd:0x0
# UVM_INFO @ 15281.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15281.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15281.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15281.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xaee1 DMem_din:0x0000 DMem_rd:0x1 memout:0x0837 ACTUAL: DMem_addr:0xaee1 DMem_din:0x0000 DMem_rd:0x1 memout:0x0837 
# UVM_INFO @ 15282.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xdd72 VSR2:0xdd72 psr:0x4 ACTUAL: VSR1:0xdd72 VSR2:0xdd72 psr:0x4 
# UVM_INFO @ 15282.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafd5 pc:0xafd4 imem_rd:0x0ACTUAL: npc:0xafd5 pc:0xafd4 imem_rd:0x0
# UVM_INFO @ 15284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xaee1 
# UVM_INFO @ 15284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafd5 pc:0xafd4 imem_rd:0x0
# UVM_INFO @ 15301.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15301.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15301.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15301.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x235e DMem_din:0x0000 DMem_rd:0x1 memout:0x235e ACTUAL: DMem_addr:0x235e DMem_din:0x0000 DMem_rd:0x1 memout:0x235e 
# UVM_INFO @ 15302.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xdd72 VSR2:0xdd72 psr:0x4 ACTUAL: VSR1:0xdd72 VSR2:0xdd72 psr:0x4 
# UVM_INFO @ 15302.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafd5 pc:0xafd4 imem_rd:0x0ACTUAL: npc:0xafd5 pc:0xafd4 imem_rd:0x0
# UVM_INFO @ 15304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xaee1 
# UVM_INFO @ 15304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafd6 pc:0xafd5 imem_rd:0x1
# UVM_INFO @ 15321.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15321.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15321.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15321.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x884f ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x884f 
# UVM_INFO @ 15322.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xdd72 VSR2:0xdd72 psr:0x4 ACTUAL: VSR1:0xdd72 VSR2:0xdd72 psr:0x4 
# UVM_INFO @ 15322.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafd6 pc:0xafd5 imem_rd:0x1ACTUAL: npc:0xafd6 pc:0xafd5 imem_rd:0x1
# UVM_INFO @ 15324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xaee1 
# UVM_INFO @ 15324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafd6 pc:0xafd5 imem_rd:0x0
# UVM_INFO @ 15341.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15341.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15341.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15341.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xaee1 DMem_din:0x0000 DMem_rd:0x1 memout:0x2da4 ACTUAL: DMem_addr:0xaee1 DMem_din:0x0000 DMem_rd:0x1 memout:0x2da4 
# UVM_INFO @ 15342.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xdd72 VSR2:0xdd72 psr:0x4 ACTUAL: VSR1:0xdd72 VSR2:0xdd72 psr:0x4 
# UVM_INFO @ 15342.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafd6 pc:0xafd5 imem_rd:0x0ACTUAL: npc:0xafd6 pc:0xafd5 imem_rd:0x0
# UVM_INFO @ 15344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xaee1 
# UVM_INFO @ 15344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafd6 pc:0xafd5 imem_rd:0x0
# UVM_INFO @ 15361.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15361.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15361.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15361.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x22f9 DMem_din:0x0000 DMem_rd:0x1 memout:0x22f9 ACTUAL: DMem_addr:0x22f9 DMem_din:0x0000 DMem_rd:0x1 memout:0x22f9 
# UVM_INFO @ 15362.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xdd72 VSR2:0xdd72 psr:0x4 ACTUAL: VSR1:0xdd72 VSR2:0xdd72 psr:0x4 
# UVM_INFO @ 15362.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafd6 pc:0xafd5 imem_rd:0x0ACTUAL: npc:0xafd6 pc:0xafd5 imem_rd:0x0
# UVM_INFO @ 15364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xaee1 
# UVM_INFO @ 15364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafd7 pc:0xafd6 imem_rd:0x1
# UVM_INFO @ 15381.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15381.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15381.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15381.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15381.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xeee5 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xeee5 
# UVM_INFO @ 15382.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xdd72 VSR2:0xdd72 psr:0x4 ACTUAL: VSR1:0xdd72 VSR2:0xdd72 psr:0x4 
# UVM_INFO @ 15382.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafd7 pc:0xafd6 imem_rd:0x1ACTUAL: npc:0xafd7 pc:0xafd6 imem_rd:0x1
# UVM_INFO @ 15384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xaee1 
# UVM_INFO @ 15384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafd7 pc:0xafd6 imem_rd:0x0
# UVM_INFO @ 15401.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15401.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15401.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15401.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xaee1 DMem_din:0x0000 DMem_rd:0x1 memout:0xc6aa ACTUAL: DMem_addr:0xaee1 DMem_din:0x0000 DMem_rd:0x1 memout:0xc6aa 
# UVM_INFO @ 15402.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3e6c VSR2:0xaf71 psr:0x4 ACTUAL: VSR1:0x3e6c VSR2:0xaf71 psr:0x4 
# UVM_INFO @ 15402.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafd7 pc:0xafd6 imem_rd:0x0ACTUAL: npc:0xafd7 pc:0xafd6 imem_rd:0x0
# UVM_INFO @ 15404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xaee1 
# UVM_INFO @ 15404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafd7 pc:0xafd6 imem_rd:0x0
# UVM_INFO @ 15421.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15421.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15421.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15421.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xa154 DMem_din:0x0000 DMem_rd:0x1 memout:0xa154 ACTUAL: DMem_addr:0xa154 DMem_din:0x0000 DMem_rd:0x1 memout:0xa154 
# UVM_INFO @ 15422.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3e6c VSR2:0xaf71 psr:0x4 ACTUAL: VSR1:0x3e6c VSR2:0xaf71 psr:0x4 
# UVM_INFO @ 15422.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafd7 pc:0xafd6 imem_rd:0x0ACTUAL: npc:0xafd7 pc:0xafd6 imem_rd:0x0
# UVM_INFO @ 15424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xaee1 
# UVM_INFO @ 15424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafd8 pc:0xafd7 imem_rd:0x1
# UVM_INFO @ 15441.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15441.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 15441.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15441.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 010  
# IR BaseR             : 101  
# IR PCOFFSET6         : 001001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45014  
# **********************************************
# Time: 15441.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 010  
# IR BaseR             : 101  
# IR PCOFFSET6         : 001001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45014  
# **********************************************
# Time: 15441.000ns 
# 
# UVM_INFO @ 15441.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15441.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x12e0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x12e0 
# UVM_INFO @ 15442.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3e6c VSR2:0xaf71 psr:0x4 ACTUAL: VSR1:0x3e6c VSR2:0xaf71 psr:0x4 
# UVM_INFO @ 15442.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x3e75 pcout:0x3e75 dr:0x0 sr1:0x5 sr2:0x2 IR_Exec:0x7549 NZP:0x0 M_Data:0xaf71 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x3e75 pcout:0x3e75 dr:0x0 sr1:0x5 sr2:0x2 IR_Exec:0x7549 NZP:0x0 M_Data:0xaf71 enable_execute_status:0x0 
# UVM_INFO @ 15442.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafd8 pc:0xafd7 imem_rd:0x1ACTUAL: npc:0xafd8 pc:0xafd7 imem_rd:0x1
# UVM_INFO @ 15444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x3e75 
# UVM_INFO @ 15444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafd8 pc:0xafd7 imem_rd:0x0
# UVM_INFO @ 15461.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15461.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15461.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15461.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x3e75 DMem_din:0xaf71 DMem_rd:0x0 memout:0xdbda ACTUAL: DMem_addr:0x3e75 DMem_din:0xaf71 DMem_rd:0x0 memout:0xdbda 
# UVM_INFO @ 15462.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xdd72 VSR2:0xdd72 psr:0x4 ACTUAL: VSR1:0xdd72 VSR2:0xdd72 psr:0x4 
# UVM_INFO @ 15462.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafd8 pc:0xafd7 imem_rd:0x0ACTUAL: npc:0xafd8 pc:0xafd7 imem_rd:0x0
# UVM_INFO @ 15464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3e75 
# UVM_INFO @ 15464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafd9 pc:0xafd8 imem_rd:0x1
# UVM_INFO @ 15481.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15481.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15481.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15481.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15481.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xcffd ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xcffd 
# UVM_INFO @ 15482.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xdd72 VSR2:0xdd72 psr:0x4 ACTUAL: VSR1:0xdd72 VSR2:0xdd72 psr:0x4 
# UVM_INFO @ 15482.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafd9 pc:0xafd8 imem_rd:0x1ACTUAL: npc:0xafd9 pc:0xafd8 imem_rd:0x1
# UVM_INFO @ 15484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x3e75 
# UVM_INFO @ 15484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafd9 pc:0xafd8 imem_rd:0x0
# UVM_INFO @ 15501.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15501.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15501.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15501.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x3e75 DMem_din:0xaf71 DMem_rd:0x0 memout:0x7bcf ACTUAL: DMem_addr:0x3e75 DMem_din:0xaf71 DMem_rd:0x0 memout:0x7bcf 
# UVM_INFO @ 15502.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0004 VSR2:0xdd72 psr:0x4 ACTUAL: VSR1:0x0004 VSR2:0xdd72 psr:0x4 
# UVM_INFO @ 15502.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafd9 pc:0xafd8 imem_rd:0x0ACTUAL: npc:0xafd9 pc:0xafd8 imem_rd:0x0
# UVM_INFO @ 15504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3e75 
# UVM_INFO @ 15504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafda pc:0xafd9 imem_rd:0x1
# UVM_INFO @ 15521.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15521.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 15521.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15521.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 000  
# IR PCOFFSET9         : 100001000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45016  
# **********************************************
# Time: 15521.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 000  
# IR PCOFFSET9         : 100001000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45016  
# **********************************************
# Time: 15521.000ns 
# 
# UVM_INFO @ 15521.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15521.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xcb20 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xcb20 
# UVM_INFO @ 15522.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0004 VSR2:0xdd72 psr:0x4 ACTUAL: VSR1:0x0004 VSR2:0xdd72 psr:0x4 
# UVM_INFO @ 15522.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xaedf pcout:0xaedf dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0xb108 NZP:0x0 M_Data:0xdd72 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xaedf pcout:0xaedf dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0xb108 NZP:0x0 M_Data:0xdd72 enable_execute_status:0x0 
# UVM_INFO @ 15522.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafda pc:0xafd9 imem_rd:0x1ACTUAL: npc:0xafda pc:0xafd9 imem_rd:0x1
# UVM_INFO @ 15524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xaedf 
# UVM_INFO @ 15524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafda pc:0xafd9 imem_rd:0x0
# UVM_INFO @ 15541.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15541.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15541.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15541.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xaedf DMem_din:0x0000 DMem_rd:0x1 memout:0x2122 ACTUAL: DMem_addr:0xaedf DMem_din:0x0000 DMem_rd:0x1 memout:0x2122 
# UVM_INFO @ 15542.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xdd72 VSR2:0xdd72 psr:0x4 ACTUAL: VSR1:0xdd72 VSR2:0xdd72 psr:0x4 
# UVM_INFO @ 15542.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafda pc:0xafd9 imem_rd:0x0ACTUAL: npc:0xafda pc:0xafd9 imem_rd:0x0
# UVM_INFO @ 15544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xaedf 
# UVM_INFO @ 15544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafda pc:0xafd9 imem_rd:0x0
# UVM_INFO @ 15561.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15561.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15561.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15561.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xed65 DMem_din:0xdd72 DMem_rd:0x0 memout:0xed65 ACTUAL: DMem_addr:0xed65 DMem_din:0xdd72 DMem_rd:0x0 memout:0xed65 
# UVM_INFO @ 15562.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xdd72 VSR2:0xdd72 psr:0x4 ACTUAL: VSR1:0xdd72 VSR2:0xdd72 psr:0x4 
# UVM_INFO @ 15562.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafda pc:0xafd9 imem_rd:0x0ACTUAL: npc:0xafda pc:0xafd9 imem_rd:0x0
# UVM_INFO @ 15564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xaedf 
# UVM_INFO @ 15564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafdb pc:0xafda imem_rd:0x1
# UVM_INFO @ 15581.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15581.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15581.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15581.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15581.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x02ec ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x02ec 
# UVM_INFO @ 15582.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xdd72 VSR2:0xdd72 psr:0x4 ACTUAL: VSR1:0xdd72 VSR2:0xdd72 psr:0x4 
# UVM_INFO @ 15582.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafdb pc:0xafda imem_rd:0x1ACTUAL: npc:0xafdb pc:0xafda imem_rd:0x1
# UVM_INFO @ 15584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xaedf 
# UVM_INFO @ 15584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafdb pc:0xafda imem_rd:0x0
# UVM_INFO @ 15601.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15601.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15601.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15601.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xaedf DMem_din:0x0000 DMem_rd:0x1 memout:0x5455 ACTUAL: DMem_addr:0xaedf DMem_din:0x0000 DMem_rd:0x1 memout:0x5455 
# UVM_INFO @ 15602.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xdd72 VSR2:0xdd72 psr:0x4 ACTUAL: VSR1:0xdd72 VSR2:0xdd72 psr:0x4 
# UVM_INFO @ 15602.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafdb pc:0xafda imem_rd:0x0ACTUAL: npc:0xafdb pc:0xafda imem_rd:0x0
# UVM_INFO @ 15604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xaedf 
# UVM_INFO @ 15604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafdb pc:0xafda imem_rd:0x0
# UVM_INFO @ 15621.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15621.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15621.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15621.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xf810 DMem_din:0xdd72 DMem_rd:0x0 memout:0xf810 ACTUAL: DMem_addr:0xf810 DMem_din:0xdd72 DMem_rd:0x0 memout:0xf810 
# UVM_INFO @ 15622.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xdd72 VSR2:0xdd72 psr:0x4 ACTUAL: VSR1:0xdd72 VSR2:0xdd72 psr:0x4 
# UVM_INFO @ 15622.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafdb pc:0xafda imem_rd:0x0ACTUAL: npc:0xafdb pc:0xafda imem_rd:0x0
# UVM_INFO @ 15624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xaedf 
# UVM_INFO @ 15624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafdc pc:0xafdb imem_rd:0x1
# UVM_INFO @ 15641.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15641.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 15641.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15641.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15641.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 010  
# IR PCOFFSET9         : 011001111  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45018  
# **********************************************
# Time: 15641.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 010  
# IR PCOFFSET9         : 011001111  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45018  
# **********************************************
# Time: 15641.000ns 
# 
# UVM_INFO @ 15641.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15641.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xcd79 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xcd79 
# UVM_INFO @ 15642.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xdd72 VSR2:0xdd72 psr:0x4 ACTUAL: VSR1:0xdd72 VSR2:0xdd72 psr:0x4 
# UVM_INFO @ 15642.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb0a8 pcout:0xb0a8 dr:0x2 sr1:0x3 sr2:0x0 IR_Exec:0xa4cf NZP:0x0 M_Data:0xdd72 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb0a8 pcout:0xb0a8 dr:0x2 sr1:0x3 sr2:0x0 IR_Exec:0xa4cf NZP:0x0 M_Data:0xdd72 enable_execute_status:0x0 
# UVM_INFO @ 15642.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafdc pc:0xafdb imem_rd:0x1ACTUAL: npc:0xafdc pc:0xafdb imem_rd:0x1
# UVM_INFO @ 15644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb0a8 
# UVM_INFO @ 15644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafdc pc:0xafdb imem_rd:0x0
# UVM_INFO @ 15661.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15661.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15661.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15661.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb0a8 DMem_din:0x0000 DMem_rd:0x1 memout:0x32eb ACTUAL: DMem_addr:0xb0a8 DMem_din:0x0000 DMem_rd:0x1 memout:0x32eb 
# UVM_INFO @ 15662.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3e6c VSR2:0xdd72 psr:0x4 ACTUAL: VSR1:0x3e6c VSR2:0xdd72 psr:0x4 
# UVM_INFO @ 15662.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafdc pc:0xafdb imem_rd:0x0ACTUAL: npc:0xafdc pc:0xafdb imem_rd:0x0
# UVM_INFO @ 15664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb0a8 
# UVM_INFO @ 15664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafdc pc:0xafdb imem_rd:0x0
# UVM_INFO @ 15681.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15681.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15681.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15681.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x095a DMem_din:0x0000 DMem_rd:0x1 memout:0x095a ACTUAL: DMem_addr:0x095a DMem_din:0x0000 DMem_rd:0x1 memout:0x095a 
# UVM_INFO @ 15682.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3e6c VSR2:0xdd72 psr:0x4 ACTUAL: VSR1:0x3e6c VSR2:0xdd72 psr:0x4 
# UVM_INFO @ 15682.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafdc pc:0xafdb imem_rd:0x0ACTUAL: npc:0xafdc pc:0xafdb imem_rd:0x0
# UVM_INFO @ 15684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb0a8 
# UVM_INFO @ 15684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafdd pc:0xafdc imem_rd:0x1
# UVM_INFO @ 15701.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15701.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 15701.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15701.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15701.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 101  
# IR PCOFFSET9         : 101000101  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45019  
# **********************************************
# Time: 15701.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 101  
# IR PCOFFSET9         : 101000101  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45019  
# **********************************************
# Time: 15701.000ns 
# 
# UVM_INFO @ 15701.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15701.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9aad ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9aad 
# UVM_INFO @ 15702.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3e6c VSR2:0xdd72 psr:0x4 ACTUAL: VSR1:0x3e6c VSR2:0xdd72 psr:0x4 
# UVM_INFO @ 15702.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xaf1f pcout:0xaf1f dr:0x5 sr1:0x5 sr2:0x0 IR_Exec:0x2b45 NZP:0x0 M_Data:0xdd72 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xaf1f pcout:0xaf1f dr:0x5 sr1:0x5 sr2:0x0 IR_Exec:0x2b45 NZP:0x0 M_Data:0xdd72 enable_execute_status:0x0 
# UVM_INFO @ 15702.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafdd pc:0xafdc imem_rd:0x1ACTUAL: npc:0xafdd pc:0xafdc imem_rd:0x1
# UVM_INFO @ 15704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xaf1f 
# UVM_INFO @ 15704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafdd pc:0xafdc imem_rd:0x0
# UVM_INFO @ 15721.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15721.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15721.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15721.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xaf1f DMem_din:0x0000 DMem_rd:0x1 memout:0xe583 ACTUAL: DMem_addr:0xaf1f DMem_din:0x0000 DMem_rd:0x1 memout:0xe583 
# UVM_INFO @ 15722.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xaf71 VSR2:0xdd72 psr:0x4 ACTUAL: VSR1:0xaf71 VSR2:0xdd72 psr:0x4 
# UVM_INFO @ 15722.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafdd pc:0xafdc imem_rd:0x0ACTUAL: npc:0xafdd pc:0xafdc imem_rd:0x0
# UVM_INFO @ 15724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xaf1f 
# UVM_INFO @ 15724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafde pc:0xafdd imem_rd:0x1
# UVM_INFO @ 15741.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15741.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 15741.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15741.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15741.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 111  
# IR PCOFFSET9         : 010111111  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45020  
# **********************************************
# Time: 15741.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 111  
# IR PCOFFSET9         : 010111111  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45020  
# **********************************************
# Time: 15741.000ns 
# 
# UVM_INFO @ 15741.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15741.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8fc0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8fc0 
# UVM_INFO @ 15742.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xaf71 VSR2:0xdd72 psr:0x4 ACTUAL: VSR1:0xaf71 VSR2:0xdd72 psr:0x4 
# UVM_INFO @ 15742.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xb09a pcout:0xb09a dr:0x7 sr1:0x2 sr2:0x0 IR_Exec:0xeebf NZP:0x0 M_Data:0xdd72 enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xb09a pcout:0xb09a dr:0x7 sr1:0x2 sr2:0x0 IR_Exec:0xeebf NZP:0x0 M_Data:0xdd72 enable_execute_status:0x0 
# UVM_INFO @ 15742.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafde pc:0xafdd imem_rd:0x1ACTUAL: npc:0xafde pc:0xafdd imem_rd:0x1
# UVM_INFO @ 15744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb09a 
# UVM_INFO @ 15744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafdf pc:0xafde imem_rd:0x1
# UVM_INFO @ 15761.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15761.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 15761.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15761.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15761.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 110  
# IR SR1               : 010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45021  
# **********************************************
# Time: 15761.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 110  
# IR SR1               : 010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45021  
# **********************************************
# Time: 15761.000ns 
# 
# UVM_INFO @ 15761.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15761.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf3dd ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf3dd 
# UVM_INFO @ 15762.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xaf71 VSR2:0x507d psr:0x4 ACTUAL: VSR1:0xaf71 VSR2:0x507d psr:0x4 
# UVM_INFO @ 15762.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x508e pcout:0x508e dr:0x6 sr1:0x2 sr2:0x7 IR_Exec:0x9cbf NZP:0x0 M_Data:0x507d enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x508e pcout:0x508e dr:0x6 sr1:0x2 sr2:0x7 IR_Exec:0x9cbf NZP:0x0 M_Data:0x507d enable_execute_status:0x0 
# UVM_INFO @ 15762.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafdf pc:0xafde imem_rd:0x1ACTUAL: npc:0xafdf pc:0xafde imem_rd:0x1
# UVM_INFO @ 15764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x508e 
# UVM_INFO @ 15764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafdf pc:0xafde imem_rd:0x0
# UVM_INFO @ 15781.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15781.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 15781.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15781.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15781.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 110  
# IR SR1               : 010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45022  
# **********************************************
# Time: 15781.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 110  
# IR SR1               : 010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45022  
# **********************************************
# Time: 15781.000ns 
# 
# UVM_INFO @ 15781.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15781.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5ac1 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5ac1 
# UVM_INFO @ 15782.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xaf71 VSR2:0x507d psr:0x4 ACTUAL: VSR1:0xaf71 VSR2:0x507d psr:0x4 
# UVM_INFO @ 15782.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x508e pcout:0x508e dr:0x6 sr1:0x2 sr2:0x7 IR_Exec:0x9cbf NZP:0x0 M_Data:0x507d enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x508e pcout:0x508e dr:0x6 sr1:0x2 sr2:0x7 IR_Exec:0x9cbf NZP:0x0 M_Data:0x507d enable_execute_status:0x0 
# UVM_INFO @ 15782.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafdf pc:0xafde imem_rd:0x0ACTUAL: npc:0xafdf pc:0xafde imem_rd:0x0
# UVM_INFO @ 15784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x508e 
# UVM_INFO @ 15784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafe0 pc:0xafdf imem_rd:0x1
# UVM_INFO @ 15801.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15801.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 15801.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15801.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15801.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x87ad ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x87ad 
# UVM_INFO @ 15802.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xdd72 VSR2:0xdd72 psr:0x1 ACTUAL: VSR1:0xdd72 VSR2:0xdd72 psr:0x1 
# UVM_INFO @ 15802.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xaff6 pcout:0xaff6 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x0418 NZP:0x2 M_Data:0xdd72 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xaff6 pcout:0xaff6 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x0418 NZP:0x2 M_Data:0xdd72 enable_execute_status:0x0 
# UVM_INFO @ 15802.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafe0 pc:0xafdf imem_rd:0x1ACTUAL: npc:0xafe0 pc:0xafdf imem_rd:0x1
# UVM_INFO @ 15804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xaff6 
# UVM_INFO @ 15804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafe1 pc:0xafe0 imem_rd:0x1
# UVM_INFO @ 15821.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15821.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15821.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15821.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 010  
# IR PCOFFSET9         : 000011000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45023  
# **********************************************
# Time: 15821.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 010  
# IR PCOFFSET9         : 000011000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45023  
# **********************************************
# Time: 15821.000ns 
# 
# UVM_INFO @ 15821.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15821.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4630 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4630 
# UVM_INFO @ 15822.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xdd72 VSR2:0xdd72 psr:0x4 ACTUAL: VSR1:0xdd72 VSR2:0xdd72 psr:0x4 
# UVM_INFO @ 15822.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafe1 pc:0xafe0 imem_rd:0x1ACTUAL: npc:0xafe1 pc:0xafe0 imem_rd:0x1
# UVM_INFO @ 15824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xaff6 
# UVM_INFO @ 15824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafe2 pc:0xafe1 imem_rd:0x1
# UVM_INFO @ 15841.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15841.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 15841.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15841.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15841.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 110  
# IR BaseR             : 000  
# IR PCOFFSET6         : 001001  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45024  
# **********************************************
# Time: 15841.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 110  
# IR BaseR             : 000  
# IR PCOFFSET6         : 001001  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45024  
# **********************************************
# Time: 15841.000ns 
# 
# UVM_INFO @ 15841.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15841.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x09d8 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x09d8 
# UVM_INFO @ 15842.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xaff6 VSR2:0xaff6 psr:0x4 ACTUAL: VSR1:0xaff6 VSR2:0xaff6 psr:0x4 
# UVM_INFO @ 15842.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xafff pcout:0xafff dr:0x6 sr1:0x0 sr2:0x0 IR_Exec:0x6c09 NZP:0x0 M_Data:0xaff6 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xafff pcout:0xafff dr:0x6 sr1:0x0 sr2:0x0 IR_Exec:0x6c09 NZP:0x0 M_Data:0xaff6 enable_execute_status:0x0 
# UVM_INFO @ 15842.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafe2 pc:0xafe1 imem_rd:0x1ACTUAL: npc:0xafe2 pc:0xafe1 imem_rd:0x1
# UVM_INFO @ 15844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xafff 
# UVM_INFO @ 15844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafe2 pc:0xafe1 imem_rd:0x0
# UVM_INFO @ 15861.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15861.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15861.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15861.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xafff DMem_din:0x0000 DMem_rd:0x1 memout:0x8ce2 ACTUAL: DMem_addr:0xafff DMem_din:0x0000 DMem_rd:0x1 memout:0x8ce2 
# UVM_INFO @ 15862.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xaff6 VSR2:0xaff6 psr:0x4 ACTUAL: VSR1:0xaff6 VSR2:0xaff6 psr:0x4 
# UVM_INFO @ 15862.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafe2 pc:0xafe1 imem_rd:0x0ACTUAL: npc:0xafe2 pc:0xafe1 imem_rd:0x0
# UVM_INFO @ 15864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xafff 
# UVM_INFO @ 15864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafe3 pc:0xafe2 imem_rd:0x1
# UVM_INFO @ 15881.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15881.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 15881.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15881.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15881.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 110  
# IR BaseR             : 000  
# IR PCOFFSET6         : 001001  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45025  
# **********************************************
# Time: 15881.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 110  
# IR BaseR             : 000  
# IR PCOFFSET6         : 001001  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45025  
# **********************************************
# Time: 15881.000ns 
# 
# UVM_INFO @ 15881.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15881.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x16bc ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x16bc 
# UVM_INFO @ 15882.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xaff6 VSR2:0xaff6 psr:0x1 ACTUAL: VSR1:0xaff6 VSR2:0xaff6 psr:0x1 
# UVM_INFO @ 15882.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xafff pcout:0xafff dr:0x6 sr1:0x0 sr2:0x0 IR_Exec:0x6c09 NZP:0x0 M_Data:0xaff6 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xafff pcout:0xafff dr:0x6 sr1:0x0 sr2:0x0 IR_Exec:0x6c09 NZP:0x0 M_Data:0xaff6 enable_execute_status:0x0 
# UVM_INFO @ 15882.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafe3 pc:0xafe2 imem_rd:0x1ACTUAL: npc:0xafe3 pc:0xafe2 imem_rd:0x1
# UVM_INFO @ 15884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xafff 
# UVM_INFO @ 15884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafe3 pc:0xafe2 imem_rd:0x0
# UVM_INFO @ 15901.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15901.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15901.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15901.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xafff DMem_din:0x0000 DMem_rd:0x1 memout:0x547e ACTUAL: DMem_addr:0xafff DMem_din:0x0000 DMem_rd:0x1 memout:0x547e 
# UVM_INFO @ 15902.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x16bc VSR2:0x0004 psr:0x1 ACTUAL: VSR1:0x16bc VSR2:0x0004 psr:0x1 
# UVM_INFO @ 15902.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafe3 pc:0xafe2 imem_rd:0x0ACTUAL: npc:0xafe3 pc:0xafe2 imem_rd:0x0
# UVM_INFO @ 15904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xafff 
# UVM_INFO @ 15904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafe4 pc:0xafe3 imem_rd:0x1
# UVM_INFO @ 15921.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15921.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 15921.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15921.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15921.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 100  
# IR BaseR             : 110  
# IR PCOFFSET6         : 101110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45026  
# **********************************************
# Time: 15921.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 100  
# IR BaseR             : 110  
# IR PCOFFSET6         : 101110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45026  
# **********************************************
# Time: 15921.000ns 
# 
# UVM_INFO @ 15921.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15921.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6733 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6733 
# UVM_INFO @ 15922.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x16bc VSR2:0x0004 psr:0x1 ACTUAL: VSR1:0x16bc VSR2:0x0004 psr:0x1 
# UVM_INFO @ 15922.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x6721 pcout:0x6721 dr:0x0 sr1:0x6 sr2:0x4 IR_Exec:0x79ae NZP:0x0 M_Data:0x0004 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x6721 pcout:0x6721 dr:0x0 sr1:0x6 sr2:0x4 IR_Exec:0x79ae NZP:0x0 M_Data:0x0004 enable_execute_status:0x0 
# UVM_INFO @ 15922.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafe4 pc:0xafe3 imem_rd:0x1ACTUAL: npc:0xafe4 pc:0xafe3 imem_rd:0x1
# UVM_INFO @ 15924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x6721 
# UVM_INFO @ 15924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafe4 pc:0xafe3 imem_rd:0x0
# UVM_INFO @ 15941.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15941.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15941.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15941.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x6721 DMem_din:0x0004 DMem_rd:0x0 memout:0xbd17 ACTUAL: DMem_addr:0x6721 DMem_din:0x0004 DMem_rd:0x0 memout:0xbd17 
# UVM_INFO @ 15942.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3e6c VSR2:0xaff6 psr:0x1 ACTUAL: VSR1:0x3e6c VSR2:0xaff6 psr:0x1 
# UVM_INFO @ 15942.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafe4 pc:0xafe3 imem_rd:0x0ACTUAL: npc:0xafe4 pc:0xafe3 imem_rd:0x0
# UVM_INFO @ 15944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x6721 
# UVM_INFO @ 15944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafe5 pc:0xafe4 imem_rd:0x1
# UVM_INFO @ 15961.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15961.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 15961.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15961.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15961.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 011  
# IR PCOFFSET9         : 101000110  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45027  
# **********************************************
# Time: 15961.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 011  
# IR PCOFFSET9         : 101000110  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45027  
# **********************************************
# Time: 15961.000ns 
# 
# UVM_INFO @ 15961.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15961.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2830 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2830 
# UVM_INFO @ 15962.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3e6c VSR2:0xaff6 psr:0x1 ACTUAL: VSR1:0x3e6c VSR2:0xaff6 psr:0x1 
# UVM_INFO @ 15962.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xaf28 pcout:0xaf28 dr:0x3 sr1:0x5 sr2:0x0 IR_Exec:0xa746 NZP:0x0 M_Data:0xaff6 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xaf28 pcout:0xaf28 dr:0x3 sr1:0x5 sr2:0x0 IR_Exec:0xa746 NZP:0x0 M_Data:0xaff6 enable_execute_status:0x0 
# UVM_INFO @ 15962.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafe5 pc:0xafe4 imem_rd:0x1ACTUAL: npc:0xafe5 pc:0xafe4 imem_rd:0x1
# UVM_INFO @ 15964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xaf28 
# UVM_INFO @ 15964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafe5 pc:0xafe4 imem_rd:0x0
# UVM_INFO @ 15981.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15981.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15981.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15981.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xaf28 DMem_din:0x0000 DMem_rd:0x1 memout:0x064b ACTUAL: DMem_addr:0xaf28 DMem_din:0x0000 DMem_rd:0x1 memout:0x064b 
# UVM_INFO @ 15982.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xaf65 VSR2:0xaff6 psr:0x1 ACTUAL: VSR1:0xaf65 VSR2:0xaff6 psr:0x1 
# UVM_INFO @ 15982.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafe5 pc:0xafe4 imem_rd:0x0ACTUAL: npc:0xafe5 pc:0xafe4 imem_rd:0x0
# UVM_INFO @ 15984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xaf28 
# UVM_INFO @ 15984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafe5 pc:0xafe4 imem_rd:0x0
# UVM_INFO @ 16001.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16001.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16001.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16001.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x08c0 DMem_din:0x0000 DMem_rd:0x1 memout:0x08c0 ACTUAL: DMem_addr:0x08c0 DMem_din:0x0000 DMem_rd:0x1 memout:0x08c0 
# UVM_INFO @ 16002.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xaf65 VSR2:0xaff6 psr:0x1 ACTUAL: VSR1:0xaf65 VSR2:0xaff6 psr:0x1 
# UVM_INFO @ 16002.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafe5 pc:0xafe4 imem_rd:0x0ACTUAL: npc:0xafe5 pc:0xafe4 imem_rd:0x0
# UVM_INFO @ 16004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xaf28 
# UVM_INFO @ 16004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafe6 pc:0xafe5 imem_rd:0x1
# UVM_INFO @ 16021.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16021.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 16021.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16021.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16021.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 001  
# IR PCOFFSET9         : 001010101  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45028  
# **********************************************
# Time: 16021.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 001  
# IR PCOFFSET9         : 001010101  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45028  
# **********************************************
# Time: 16021.000ns 
# 
# UVM_INFO @ 16021.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16021.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6340 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6340 
# UVM_INFO @ 16022.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xaf65 VSR2:0xaff6 psr:0x1 ACTUAL: VSR1:0xaf65 VSR2:0xaff6 psr:0x1 
# UVM_INFO @ 16022.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb038 pcout:0xb038 dr:0x1 sr1:0x1 sr2:0x0 IR_Exec:0xa255 NZP:0x0 M_Data:0xaff6 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb038 pcout:0xb038 dr:0x1 sr1:0x1 sr2:0x0 IR_Exec:0xa255 NZP:0x0 M_Data:0xaff6 enable_execute_status:0x0 
# UVM_INFO @ 16022.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafe6 pc:0xafe5 imem_rd:0x1ACTUAL: npc:0xafe6 pc:0xafe5 imem_rd:0x1
# UVM_INFO @ 16024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb038 
# UVM_INFO @ 16024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafe6 pc:0xafe5 imem_rd:0x0
# UVM_INFO @ 16041.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16041.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16041.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16041.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb038 DMem_din:0x0000 DMem_rd:0x1 memout:0x2425 ACTUAL: DMem_addr:0xb038 DMem_din:0x0000 DMem_rd:0x1 memout:0x2425 
# UVM_INFO @ 16042.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x6340 VSR2:0x6733 psr:0x1 ACTUAL: VSR1:0x6340 VSR2:0x6733 psr:0x1 
# UVM_INFO @ 16042.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafe6 pc:0xafe5 imem_rd:0x0ACTUAL: npc:0xafe6 pc:0xafe5 imem_rd:0x0
# UVM_INFO @ 16044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb038 
# UVM_INFO @ 16044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafe6 pc:0xafe5 imem_rd:0x0
# UVM_INFO @ 16061.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16061.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16061.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16061.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x1c37 DMem_din:0x0000 DMem_rd:0x1 memout:0x1c37 ACTUAL: DMem_addr:0x1c37 DMem_din:0x0000 DMem_rd:0x1 memout:0x1c37 
# UVM_INFO @ 16062.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x6340 VSR2:0x6733 psr:0x1 ACTUAL: VSR1:0x6340 VSR2:0x6733 psr:0x1 
# UVM_INFO @ 16062.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafe6 pc:0xafe5 imem_rd:0x0ACTUAL: npc:0xafe6 pc:0xafe5 imem_rd:0x0
# UVM_INFO @ 16064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb038 
# UVM_INFO @ 16064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafe7 pc:0xafe6 imem_rd:0x1
# UVM_INFO @ 16081.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16081.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 16081.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16081.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16081.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 101  
# IR SR1               : 011  
# IR IM                : 0  
# IR SR2               : 110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45029  
# **********************************************
# Time: 16081.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 101  
# IR SR1               : 011  
# IR IM                : 0  
# IR SR2               : 110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45029  
# **********************************************
# Time: 16081.000ns 
# 
# UVM_INFO @ 16081.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16081.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2b40 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2b40 
# UVM_INFO @ 16082.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x6340 VSR2:0x6733 psr:0x1 ACTUAL: VSR1:0x6340 VSR2:0x6733 psr:0x1 
# UVM_INFO @ 16082.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x6336 pcout:0x6336 dr:0x5 sr1:0x3 sr2:0x6 IR_Exec:0x1af6 NZP:0x0 M_Data:0x6733 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x6336 pcout:0x6336 dr:0x5 sr1:0x3 sr2:0x6 IR_Exec:0x1af6 NZP:0x0 M_Data:0x6733 enable_execute_status:0x0 
# UVM_INFO @ 16082.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafe7 pc:0xafe6 imem_rd:0x1ACTUAL: npc:0xafe7 pc:0xafe6 imem_rd:0x1
# UVM_INFO @ 16084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x6336 
# UVM_INFO @ 16084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafe8 pc:0xafe7 imem_rd:0x1
# UVM_INFO @ 16101.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16101.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 16101.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16101.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16101.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 010  
# IR PCOFFSET9         : 000000101  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45030  
# **********************************************
# Time: 16101.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 010  
# IR PCOFFSET9         : 000000101  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45030  
# **********************************************
# Time: 16101.000ns 
# 
# UVM_INFO @ 16101.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16101.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8dfb ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8dfb 
# UVM_INFO @ 16102.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xaff6 VSR2:0xaff6 psr:0x1 ACTUAL: VSR1:0xaff6 VSR2:0xaff6 psr:0x1 
# UVM_INFO @ 16102.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xafea pcout:0xafea dr:0x2 sr1:0x0 sr2:0x0 IR_Exec:0xe405 NZP:0x0 M_Data:0xaff6 enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xafea pcout:0xafea dr:0x2 sr1:0x0 sr2:0x0 IR_Exec:0xe405 NZP:0x0 M_Data:0xaff6 enable_execute_status:0x0 
# UVM_INFO @ 16102.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafe8 pc:0xafe7 imem_rd:0x1ACTUAL: npc:0xafe8 pc:0xafe7 imem_rd:0x1
# UVM_INFO @ 16104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xafea 
# UVM_INFO @ 16104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafe9 pc:0xafe8 imem_rd:0x1
# UVM_INFO @ 16121.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16121.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 16121.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16121.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16121.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 000  
# IR SR1               : 001  
# IR IM                : 0  
# IR SR2               : 001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45031  
# **********************************************
# Time: 16121.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 000  
# IR SR1               : 001  
# IR IM                : 0  
# IR SR2               : 001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45031  
# **********************************************
# Time: 16121.000ns 
# 
# UVM_INFO @ 16121.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16121.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6723 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6723 
# UVM_INFO @ 16122.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x2b40 VSR2:0x2b40 psr:0x4 ACTUAL: VSR1:0x2b40 VSR2:0x2b40 psr:0x4 
# UVM_INFO @ 16122.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2b40 pcout:0x2b40 dr:0x0 sr1:0x1 sr2:0x1 IR_Exec:0x5071 NZP:0x0 M_Data:0x2b40 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2b40 pcout:0x2b40 dr:0x0 sr1:0x1 sr2:0x1 IR_Exec:0x5071 NZP:0x0 M_Data:0x2b40 enable_execute_status:0x0 
# UVM_INFO @ 16122.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafe9 pc:0xafe8 imem_rd:0x1ACTUAL: npc:0xafe9 pc:0xafe8 imem_rd:0x1
# UVM_INFO @ 16124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2b40 
# UVM_INFO @ 16124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafea pc:0xafe9 imem_rd:0x1
# UVM_INFO @ 16141.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16141.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 16141.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16141.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16141.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 000  
# IR SR1               : 001  
# IR IM                : 0  
# IR SR2               : 001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45032  
# **********************************************
# Time: 16141.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 000  
# IR SR1               : 001  
# IR IM                : 0  
# IR SR2               : 001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45032  
# **********************************************
# Time: 16141.000ns 
# 
# UVM_INFO @ 16141.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16141.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa430 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa430 
# UVM_INFO @ 16142.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x2b40 VSR2:0x2b40 psr:0x1 ACTUAL: VSR1:0x2b40 VSR2:0x2b40 psr:0x1 
# UVM_INFO @ 16142.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2b40 pcout:0x2b40 dr:0x0 sr1:0x1 sr2:0x1 IR_Exec:0x5071 NZP:0x0 M_Data:0x2b40 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2b40 pcout:0x2b40 dr:0x0 sr1:0x1 sr2:0x1 IR_Exec:0x5071 NZP:0x0 M_Data:0x2b40 enable_execute_status:0x0 
# UVM_INFO @ 16142.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafea pc:0xafe9 imem_rd:0x1ACTUAL: npc:0xafea pc:0xafe9 imem_rd:0x1
# UVM_INFO @ 16144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2b40 
# UVM_INFO @ 16144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafeb pc:0xafea imem_rd:0x1
# UVM_INFO @ 16161.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16161.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 16161.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16161.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16161.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 010  
# IR PCOFFSET9         : 011110101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45033  
# **********************************************
# Time: 16161.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 010  
# IR PCOFFSET9         : 011110101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45033  
# **********************************************
# Time: 16161.000ns 
# 
# UVM_INFO @ 16161.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16161.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2758 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2758 
# UVM_INFO @ 16162.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x6340 VSR2:0xafea psr:0x1 ACTUAL: VSR1:0x6340 VSR2:0xafea psr:0x1 
# UVM_INFO @ 16162.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb0dd pcout:0xb0dd dr:0x0 sr1:0x3 sr2:0x2 IR_Exec:0x34f5 NZP:0x0 M_Data:0xafea enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb0dd pcout:0xb0dd dr:0x0 sr1:0x3 sr2:0x2 IR_Exec:0x34f5 NZP:0x0 M_Data:0xafea enable_execute_status:0x0 
# UVM_INFO @ 16162.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafeb pc:0xafea imem_rd:0x1ACTUAL: npc:0xafeb pc:0xafea imem_rd:0x1
# UVM_INFO @ 16164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb0dd 
# UVM_INFO @ 16164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafeb pc:0xafea imem_rd:0x0
# UVM_INFO @ 16181.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16181.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16181.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16181.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb0dd DMem_din:0xafea DMem_rd:0x0 memout:0xaae9 ACTUAL: DMem_addr:0xb0dd DMem_din:0xafea DMem_rd:0x0 memout:0xaae9 
# UVM_INFO @ 16182.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x6340 VSR2:0xafea psr:0x1 ACTUAL: VSR1:0x6340 VSR2:0xafea psr:0x1 
# UVM_INFO @ 16182.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafeb pc:0xafea imem_rd:0x0ACTUAL: npc:0xafeb pc:0xafea imem_rd:0x0
# UVM_INFO @ 16184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb0dd 
# UVM_INFO @ 16184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafec pc:0xafeb imem_rd:0x1
# UVM_INFO @ 16201.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16201.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 16201.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16201.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16201.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 010  
# IR PCOFFSET9         : 011110101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45034  
# **********************************************
# Time: 16201.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 010  
# IR PCOFFSET9         : 011110101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45034  
# **********************************************
# Time: 16201.000ns 
# 
# UVM_INFO @ 16201.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16201.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa4c8 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa4c8 
# UVM_INFO @ 16202.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x6340 VSR2:0xafea psr:0x1 ACTUAL: VSR1:0x6340 VSR2:0xafea psr:0x1 
# UVM_INFO @ 16202.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb0de pcout:0xb0de dr:0x0 sr1:0x3 sr2:0x2 IR_Exec:0x34f5 NZP:0x0 M_Data:0xafea enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb0de pcout:0xb0de dr:0x0 sr1:0x3 sr2:0x2 IR_Exec:0x34f5 NZP:0x0 M_Data:0xafea enable_execute_status:0x0 
# UVM_INFO @ 16202.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafec pc:0xafeb imem_rd:0x1ACTUAL: npc:0xafec pc:0xafeb imem_rd:0x1
# UVM_INFO @ 16204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb0de 
# UVM_INFO @ 16204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafec pc:0xafeb imem_rd:0x0
# UVM_INFO @ 16221.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16221.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16221.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16221.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb0de DMem_din:0xafea DMem_rd:0x0 memout:0xcd49 ACTUAL: DMem_addr:0xb0de DMem_din:0xafea DMem_rd:0x0 memout:0xcd49 
# UVM_INFO @ 16222.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x6336 VSR2:0x2b40 psr:0x1 ACTUAL: VSR1:0x6336 VSR2:0x2b40 psr:0x1 
# UVM_INFO @ 16222.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafec pc:0xafeb imem_rd:0x0ACTUAL: npc:0xafec pc:0xafeb imem_rd:0x0
# UVM_INFO @ 16224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb0de 
# UVM_INFO @ 16224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafed pc:0xafec imem_rd:0x1
# UVM_INFO @ 16241.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16241.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 16241.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16241.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16241.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 001  
# IR PCOFFSET9         : 101000011  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45035  
# **********************************************
# Time: 16241.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 001  
# IR PCOFFSET9         : 101000011  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45035  
# **********************************************
# Time: 16241.000ns 
# 
# UVM_INFO @ 16241.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16241.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf607 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf607 
# UVM_INFO @ 16242.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x6336 VSR2:0x2b40 psr:0x1 ACTUAL: VSR1:0x6336 VSR2:0x2b40 psr:0x1 
# UVM_INFO @ 16242.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xaf2d pcout:0xaf2d dr:0x1 sr1:0x5 sr2:0x0 IR_Exec:0xe343 NZP:0x0 M_Data:0x2b40 enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xaf2d pcout:0xaf2d dr:0x1 sr1:0x5 sr2:0x0 IR_Exec:0xe343 NZP:0x0 M_Data:0x2b40 enable_execute_status:0x0 
# UVM_INFO @ 16242.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafed pc:0xafec imem_rd:0x1ACTUAL: npc:0xafed pc:0xafec imem_rd:0x1
# UVM_INFO @ 16244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xaf2d 
# UVM_INFO @ 16244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafee pc:0xafed imem_rd:0x1
# UVM_INFO @ 16261.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16261.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 16261.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16261.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16261.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 100  
# IR PCOFFSET9         : 001010110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45036  
# **********************************************
# Time: 16261.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 100  
# IR PCOFFSET9         : 001010110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45036  
# **********************************************
# Time: 16261.000ns 
# 
# UVM_INFO @ 16261.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16261.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8708 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8708 
# UVM_INFO @ 16262.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x2b40 VSR2:0x0004 psr:0x4 ACTUAL: VSR1:0x2b40 VSR2:0x0004 psr:0x4 
# UVM_INFO @ 16262.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb041 pcout:0xb041 dr:0x0 sr1:0x1 sr2:0x4 IR_Exec:0xb856 NZP:0x0 M_Data:0x0004 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb041 pcout:0xb041 dr:0x0 sr1:0x1 sr2:0x4 IR_Exec:0xb856 NZP:0x0 M_Data:0x0004 enable_execute_status:0x0 
# UVM_INFO @ 16262.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafee pc:0xafed imem_rd:0x1ACTUAL: npc:0xafee pc:0xafed imem_rd:0x1
# UVM_INFO @ 16264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb041 
# UVM_INFO @ 16264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafee pc:0xafed imem_rd:0x0
# UVM_INFO @ 16281.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16281.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16281.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16281.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb041 DMem_din:0x0000 DMem_rd:0x1 memout:0xbb90 ACTUAL: DMem_addr:0xb041 DMem_din:0x0000 DMem_rd:0x1 memout:0xbb90 
# UVM_INFO @ 16282.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xafea VSR2:0x2b40 psr:0x4 ACTUAL: VSR1:0xafea VSR2:0x2b40 psr:0x4 
# UVM_INFO @ 16282.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafee pc:0xafed imem_rd:0x0ACTUAL: npc:0xafee pc:0xafed imem_rd:0x0
# UVM_INFO @ 16284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb041 
# UVM_INFO @ 16284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafee pc:0xafed imem_rd:0x0
# UVM_INFO @ 16301.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16301.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16301.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16301.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xa77a DMem_din:0x0004 DMem_rd:0x0 memout:0xa77a ACTUAL: DMem_addr:0xa77a DMem_din:0x0004 DMem_rd:0x0 memout:0xa77a 
# UVM_INFO @ 16302.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xafea VSR2:0x2b40 psr:0x4 ACTUAL: VSR1:0xafea VSR2:0x2b40 psr:0x4 
# UVM_INFO @ 16302.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafee pc:0xafed imem_rd:0x0ACTUAL: npc:0xafee pc:0xafed imem_rd:0x0
# UVM_INFO @ 16304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb041 
# UVM_INFO @ 16304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafef pc:0xafee imem_rd:0x1
# UVM_INFO @ 16321.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16321.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 16321.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16321.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 000  
# IR PCOFFSET9         : 010100101  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45037  
# **********************************************
# Time: 16321.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 000  
# IR PCOFFSET9         : 010100101  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45037  
# **********************************************
# Time: 16321.000ns 
# 
# UVM_INFO @ 16321.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16321.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x88fe ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x88fe 
# UVM_INFO @ 16322.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xafea VSR2:0x2b40 psr:0x4 ACTUAL: VSR1:0xafea VSR2:0x2b40 psr:0x4 
# UVM_INFO @ 16322.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb091 pcout:0xb091 dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x20a5 NZP:0x0 M_Data:0x2b40 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb091 pcout:0xb091 dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x20a5 NZP:0x0 M_Data:0x2b40 enable_execute_status:0x0 
# UVM_INFO @ 16322.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafef pc:0xafee imem_rd:0x1ACTUAL: npc:0xafef pc:0xafee imem_rd:0x1
# UVM_INFO @ 16324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb091 
# UVM_INFO @ 16324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafef pc:0xafee imem_rd:0x0
# UVM_INFO @ 16341.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16341.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16341.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16341.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb091 DMem_din:0x0000 DMem_rd:0x1 memout:0xf281 ACTUAL: DMem_addr:0xb091 DMem_din:0x0000 DMem_rd:0x1 memout:0xf281 
# UVM_INFO @ 16342.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x2b40 VSR2:0x2b40 psr:0x4 ACTUAL: VSR1:0x2b40 VSR2:0x2b40 psr:0x4 
# UVM_INFO @ 16342.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafef pc:0xafee imem_rd:0x0ACTUAL: npc:0xafef pc:0xafee imem_rd:0x0
# UVM_INFO @ 16344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb091 
# UVM_INFO @ 16344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xaff0 pc:0xafef imem_rd:0x1
# UVM_INFO @ 16361.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16361.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16361.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16361.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16361.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x977d ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x977d 
# UVM_INFO @ 16362.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x2b40 VSR2:0x2b40 psr:0x4 ACTUAL: VSR1:0x2b40 VSR2:0x2b40 psr:0x4 
# UVM_INFO @ 16362.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xaff0 pc:0xafef imem_rd:0x1ACTUAL: npc:0xaff0 pc:0xafef imem_rd:0x1
# UVM_INFO @ 16364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb091 
# UVM_INFO @ 16364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xaff0 pc:0xafef imem_rd:0x0
# UVM_INFO @ 16381.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16381.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16381.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16381.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb091 DMem_din:0x0000 DMem_rd:0x1 memout:0x0f62 ACTUAL: DMem_addr:0xb091 DMem_din:0x0000 DMem_rd:0x1 memout:0x0f62 
# UVM_INFO @ 16382.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x977d VSR2:0x977d psr:0x4 ACTUAL: VSR1:0x977d VSR2:0x977d psr:0x4 
# UVM_INFO @ 16382.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xaff0 pc:0xafef imem_rd:0x0ACTUAL: npc:0xaff0 pc:0xafef imem_rd:0x0
# UVM_INFO @ 16384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb091 
# UVM_INFO @ 16384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xaff1 pc:0xaff0 imem_rd:0x1
# UVM_INFO @ 16401.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16401.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 16401.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16401.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16401.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 011  
# IR PCOFFSET9         : 000000110  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45039  
# **********************************************
# Time: 16401.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 011  
# IR PCOFFSET9         : 000000110  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45039  
# **********************************************
# Time: 16401.000ns 
# 
# UVM_INFO @ 16401.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16401.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb50f ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb50f 
# UVM_INFO @ 16402.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x977d VSR2:0x977d psr:0x4 ACTUAL: VSR1:0x977d VSR2:0x977d psr:0x4 
# UVM_INFO @ 16402.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xaff4 pcout:0xaff4 dr:0x3 sr1:0x0 sr2:0x0 IR_Exec:0xe606 NZP:0x0 M_Data:0x977d enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xaff4 pcout:0xaff4 dr:0x3 sr1:0x0 sr2:0x0 IR_Exec:0xe606 NZP:0x0 M_Data:0x977d enable_execute_status:0x0 
# UVM_INFO @ 16402.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xaff1 pc:0xaff0 imem_rd:0x1ACTUAL: npc:0xaff1 pc:0xaff0 imem_rd:0x1
# UVM_INFO @ 16404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xaff4 
# UVM_INFO @ 16404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xaff2 pc:0xaff1 imem_rd:0x1
# UVM_INFO @ 16421.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16421.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 16421.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16421.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16421.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 110  
# IR SR1               : 011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45040  
# **********************************************
# Time: 16421.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 110  
# IR SR1               : 011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45040  
# **********************************************
# Time: 16421.000ns 
# 
# UVM_INFO @ 16421.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16421.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa09d ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa09d 
# UVM_INFO @ 16422.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x6340 VSR2:0x507d psr:0x4 ACTUAL: VSR1:0x6340 VSR2:0x507d psr:0x4 
# UVM_INFO @ 16422.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x500b pcout:0x500b dr:0x6 sr1:0x3 sr2:0x7 IR_Exec:0x9cff NZP:0x0 M_Data:0x507d enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x500b pcout:0x500b dr:0x6 sr1:0x3 sr2:0x7 IR_Exec:0x9cff NZP:0x0 M_Data:0x507d enable_execute_status:0x0 
# UVM_INFO @ 16422.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xaff2 pc:0xaff1 imem_rd:0x1ACTUAL: npc:0xaff2 pc:0xaff1 imem_rd:0x1
# UVM_INFO @ 16424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x500b 
# UVM_INFO @ 16424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xaff3 pc:0xaff2 imem_rd:0x1
# UVM_INFO @ 16441.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16441.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 16441.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16441.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16441.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 101  
# IR BaseR             : 111  
# IR PCOFFSET6         : 011010  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45041  
# **********************************************
# Time: 16441.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 101  
# IR BaseR             : 111  
# IR PCOFFSET6         : 011010  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45041  
# **********************************************
# Time: 16441.000ns 
# 
# UVM_INFO @ 16441.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16441.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x08f2 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x08f2 
# UVM_INFO @ 16442.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x507d VSR2:0x977d psr:0x1 ACTUAL: VSR1:0x507d VSR2:0x977d psr:0x1 
# UVM_INFO @ 16442.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x5097 pcout:0x5097 dr:0x5 sr1:0x7 sr2:0x0 IR_Exec:0x6bda NZP:0x0 M_Data:0x977d enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x5097 pcout:0x5097 dr:0x5 sr1:0x7 sr2:0x0 IR_Exec:0x6bda NZP:0x0 M_Data:0x977d enable_execute_status:0x0 
# UVM_INFO @ 16442.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xaff3 pc:0xaff2 imem_rd:0x1ACTUAL: npc:0xaff3 pc:0xaff2 imem_rd:0x1
# UVM_INFO @ 16444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x5097 
# UVM_INFO @ 16444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xaff3 pc:0xaff2 imem_rd:0x0
# UVM_INFO @ 16461.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16461.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16461.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16461.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x5097 DMem_din:0x0000 DMem_rd:0x1 memout:0x7b62 ACTUAL: DMem_addr:0x5097 DMem_din:0x0000 DMem_rd:0x1 memout:0x7b62 
# UVM_INFO @ 16462.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x507d VSR2:0x977d psr:0x1 ACTUAL: VSR1:0x507d VSR2:0x977d psr:0x1 
# UVM_INFO @ 16462.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xaff3 pc:0xaff2 imem_rd:0x0ACTUAL: npc:0xaff3 pc:0xaff2 imem_rd:0x0
# UVM_INFO @ 16464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x5097 
# UVM_INFO @ 16464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xaff4 pc:0xaff3 imem_rd:0x1
# UVM_INFO @ 16481.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16481.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 16481.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16481.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 101  
# IR BaseR             : 111  
# IR PCOFFSET6         : 011010  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45042  
# **********************************************
# Time: 16481.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 101  
# IR BaseR             : 111  
# IR PCOFFSET6         : 011010  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45042  
# **********************************************
# Time: 16481.000ns 
# 
# UVM_INFO @ 16481.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16481.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2ab7 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2ab7 
# UVM_INFO @ 16482.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x507d VSR2:0x977d psr:0x1 ACTUAL: VSR1:0x507d VSR2:0x977d psr:0x1 
# UVM_INFO @ 16482.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x5097 pcout:0x5097 dr:0x5 sr1:0x7 sr2:0x0 IR_Exec:0x6bda NZP:0x0 M_Data:0x977d enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x5097 pcout:0x5097 dr:0x5 sr1:0x7 sr2:0x0 IR_Exec:0x6bda NZP:0x0 M_Data:0x977d enable_execute_status:0x0 
# UVM_INFO @ 16482.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xaff4 pc:0xaff3 imem_rd:0x1ACTUAL: npc:0xaff4 pc:0xaff3 imem_rd:0x1
# UVM_INFO @ 16484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x5097 
# UVM_INFO @ 16484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xaff4 pc:0xaff3 imem_rd:0x0
# UVM_INFO @ 16501.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16501.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16501.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16501.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x5097 DMem_din:0x0000 DMem_rd:0x1 memout:0xaac7 ACTUAL: DMem_addr:0x5097 DMem_din:0x0000 DMem_rd:0x1 memout:0xaac7 
# UVM_INFO @ 16502.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x977d VSR2:0x977d psr:0x1 ACTUAL: VSR1:0x977d VSR2:0x977d psr:0x1 
# UVM_INFO @ 16502.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xaff4 pc:0xaff3 imem_rd:0x0ACTUAL: npc:0xaff4 pc:0xaff3 imem_rd:0x0
# UVM_INFO @ 16504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x5097 
# UVM_INFO @ 16504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xaff5 pc:0xaff4 imem_rd:0x1
# UVM_INFO @ 16521.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16521.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16521.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16521.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16521.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xdfa6 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xdfa6 
# UVM_INFO @ 16522.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x977d VSR2:0x977d psr:0x4 ACTUAL: VSR1:0x977d VSR2:0x977d psr:0x4 
# UVM_INFO @ 16522.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xaff5 pc:0xaff4 imem_rd:0x1ACTUAL: npc:0xaff5 pc:0xaff4 imem_rd:0x1
# UVM_INFO @ 16524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x5097 
# UVM_INFO @ 16524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xaff5 pc:0xaff4 imem_rd:0x0
# UVM_INFO @ 16541.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16541.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16541.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16541.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x5097 DMem_din:0x0000 DMem_rd:0x1 memout:0x90cc ACTUAL: DMem_addr:0x5097 DMem_din:0x0000 DMem_rd:0x1 memout:0x90cc 
# UVM_INFO @ 16542.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xaf2d VSR2:0x977d psr:0x4 ACTUAL: VSR1:0xaf2d VSR2:0x977d psr:0x4 
# UVM_INFO @ 16542.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xaff5 pc:0xaff4 imem_rd:0x0ACTUAL: npc:0xaff5 pc:0xaff4 imem_rd:0x0
# UVM_INFO @ 16544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x5097 
# UVM_INFO @ 16544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xaff6 pc:0xaff5 imem_rd:0x1
# UVM_INFO @ 16561.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16561.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 16561.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16561.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16561.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 111  
# IR PCOFFSET9         : 001010011  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45044  
# **********************************************
# Time: 16561.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 111  
# IR PCOFFSET9         : 001010011  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45044  
# **********************************************
# Time: 16561.000ns 
# 
# UVM_INFO @ 16561.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16561.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6a42 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6a42 
# UVM_INFO @ 16562.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xaf2d VSR2:0x977d psr:0x4 ACTUAL: VSR1:0xaf2d VSR2:0x977d psr:0x4 
# UVM_INFO @ 16562.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb046 pcout:0xb046 dr:0x7 sr1:0x1 sr2:0x0 IR_Exec:0xae53 NZP:0x0 M_Data:0x977d enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb046 pcout:0xb046 dr:0x7 sr1:0x1 sr2:0x0 IR_Exec:0xae53 NZP:0x0 M_Data:0x977d enable_execute_status:0x0 
# UVM_INFO @ 16562.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xaff6 pc:0xaff5 imem_rd:0x1ACTUAL: npc:0xaff6 pc:0xaff5 imem_rd:0x1
# UVM_INFO @ 16564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb046 
# UVM_INFO @ 16564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xaff6 pc:0xaff5 imem_rd:0x0
# UVM_INFO @ 16581.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16581.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16581.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16581.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb046 DMem_din:0x0000 DMem_rd:0x1 memout:0x9240 ACTUAL: DMem_addr:0xb046 DMem_din:0x0000 DMem_rd:0x1 memout:0x9240 
# UVM_INFO @ 16582.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x507d VSR2:0x977d psr:0x4 ACTUAL: VSR1:0x507d VSR2:0x977d psr:0x4 
# UVM_INFO @ 16582.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xaff6 pc:0xaff5 imem_rd:0x0ACTUAL: npc:0xaff6 pc:0xaff5 imem_rd:0x0
# UVM_INFO @ 16584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb046 
# UVM_INFO @ 16584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xaff6 pc:0xaff5 imem_rd:0x0
# UVM_INFO @ 16601.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16601.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16601.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16601.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xa06e DMem_din:0x0000 DMem_rd:0x1 memout:0xa06e ACTUAL: DMem_addr:0xa06e DMem_din:0x0000 DMem_rd:0x1 memout:0xa06e 
# UVM_INFO @ 16602.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x507d VSR2:0x977d psr:0x4 ACTUAL: VSR1:0x507d VSR2:0x977d psr:0x4 
# UVM_INFO @ 16602.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xaff6 pc:0xaff5 imem_rd:0x0ACTUAL: npc:0xaff6 pc:0xaff5 imem_rd:0x0
# UVM_INFO @ 16604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb046 
# UVM_INFO @ 16604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xaff6 pc:0xaff5 imem_rd:0x0
# UVM_INFO @ 16621.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16621.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 16621.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16621.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16621.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 100  
# IR BaseR             : 111  
# IR PCOFFSET6         : 100000  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45045  
# **********************************************
# Time: 16621.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 100  
# IR BaseR             : 111  
# IR PCOFFSET6         : 100000  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45045  
# **********************************************
# Time: 16621.000ns 
# 
# UVM_INFO @ 16621.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16621.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc3cb ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc3cb 
# UVM_INFO @ 16622.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x507d VSR2:0x977d psr:0x4 ACTUAL: VSR1:0x507d VSR2:0x977d psr:0x4 
# UVM_INFO @ 16622.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xc3ab pcout:0xc3ab dr:0x4 sr1:0x7 sr2:0x0 IR_Exec:0x69e0 NZP:0x0 M_Data:0x977d enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xc3ab pcout:0xc3ab dr:0x4 sr1:0x7 sr2:0x0 IR_Exec:0x69e0 NZP:0x0 M_Data:0x977d enable_execute_status:0x0 
# UVM_INFO @ 16622.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xaff6 pc:0xaff5 imem_rd:0x0ACTUAL: npc:0xaff6 pc:0xaff5 imem_rd:0x0
# UVM_INFO @ 16624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xc3ab 
# UVM_INFO @ 16624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xaff6 pc:0xaff5 imem_rd:0x0
# UVM_INFO @ 16641.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16641.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16641.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16641.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xc3ab DMem_din:0x0000 DMem_rd:0x1 memout:0x6983 ACTUAL: DMem_addr:0xc3ab DMem_din:0x0000 DMem_rd:0x1 memout:0x6983 
# UVM_INFO @ 16642.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0004 VSR2:0x977d psr:0x4 ACTUAL: VSR1:0x0004 VSR2:0x977d psr:0x4 
# UVM_INFO @ 16642.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xaff6 pc:0xaff5 imem_rd:0x0ACTUAL: npc:0xaff6 pc:0xaff5 imem_rd:0x0
# UVM_INFO @ 16644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xc3ab 
# UVM_INFO @ 16644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xaff7 pc:0xaff6 imem_rd:0x1
# UVM_INFO @ 16661.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16661.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 16661.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16661.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16661.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb534 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb534 
# UVM_INFO @ 16662.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0004 VSR2:0x977d psr:0x4 ACTUAL: VSR1:0x0004 VSR2:0x977d psr:0x4 
# UVM_INFO @ 16662.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb534 pcout:0xb534 dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0xc100 NZP:0x7 M_Data:0x977d enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb534 pcout:0xb534 dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0xc100 NZP:0x7 M_Data:0x977d enable_execute_status:0x0 
# UVM_INFO @ 16662.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xaff7 pc:0xaff6 imem_rd:0x1ACTUAL: npc:0xaff7 pc:0xaff6 imem_rd:0x1
# UVM_INFO @ 16664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb534 
# UVM_INFO @ 16664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xaff8 pc:0xaff7 imem_rd:0x1
# UVM_INFO @ 16681.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16681.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16681.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16681.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : JMP 
# IR BaseR             : 100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001100  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45046  
# **********************************************
# Time: 16681.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : JMP 
# IR BaseR             : 100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001100  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45046  
# **********************************************
# Time: 16681.000ns 
# 
# UVM_INFO @ 16681.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16681.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xee6a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xee6a 
# UVM_INFO @ 16682.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb534 VSR2:0x977d psr:0x4 ACTUAL: VSR1:0xb534 VSR2:0x977d psr:0x4 
# UVM_INFO @ 16682.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xaff8 pc:0xaff7 imem_rd:0x1ACTUAL: npc:0xaff8 pc:0xaff7 imem_rd:0x1
# UVM_INFO @ 16684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb534 
# UVM_INFO @ 16684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xaff9 pc:0xaff8 imem_rd:0x1
# UVM_INFO @ 16701.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16701.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 16701.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16701.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16701.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 011  
# IR BaseR             : 001  
# IR PCOFFSET6         : 010000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45047  
# **********************************************
# Time: 16701.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 011  
# IR BaseR             : 001  
# IR PCOFFSET6         : 010000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45047  
# **********************************************
# Time: 16701.000ns 
# 
# UVM_INFO @ 16701.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16701.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xacc2 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xacc2 
# UVM_INFO @ 16702.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xaf2d VSR2:0xaff4 psr:0x4 ACTUAL: VSR1:0xaf2d VSR2:0xaff4 psr:0x4 
# UVM_INFO @ 16702.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xaf3d pcout:0xaf3d dr:0x0 sr1:0x1 sr2:0x3 IR_Exec:0x7650 NZP:0x0 M_Data:0xaff4 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xaf3d pcout:0xaf3d dr:0x0 sr1:0x1 sr2:0x3 IR_Exec:0x7650 NZP:0x0 M_Data:0xaff4 enable_execute_status:0x0 
# UVM_INFO @ 16702.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xaff9 pc:0xaff8 imem_rd:0x1ACTUAL: npc:0xaff9 pc:0xaff8 imem_rd:0x1
# UVM_INFO @ 16704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xaf3d 
# UVM_INFO @ 16704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xaff9 pc:0xaff8 imem_rd:0x0
# UVM_INFO @ 16721.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16721.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16721.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16721.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xaf3d DMem_din:0xaff4 DMem_rd:0x0 memout:0x9a88 ACTUAL: DMem_addr:0xaf3d DMem_din:0xaff4 DMem_rd:0x0 memout:0x9a88 
# UVM_INFO @ 16722.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xaff4 VSR2:0xb534 psr:0x4 ACTUAL: VSR1:0xaff4 VSR2:0xb534 psr:0x4 
# UVM_INFO @ 16722.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xaff9 pc:0xaff8 imem_rd:0x0ACTUAL: npc:0xaff9 pc:0xaff8 imem_rd:0x0
# UVM_INFO @ 16724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xaf3d 
# UVM_INFO @ 16724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xaff9 pc:0xaff8 imem_rd:0x0
# UVM_INFO @ 16741.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16741.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 16741.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16741.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16741.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 000  
# IR PCOFFSET9         : 011110011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45048  
# **********************************************
# Time: 16741.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 000  
# IR PCOFFSET9         : 011110011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45048  
# **********************************************
# Time: 16741.000ns 
# 
# UVM_INFO @ 16741.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16741.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1fe9 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1fe9 
# UVM_INFO @ 16742.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xaff4 VSR2:0xb534 psr:0x4 ACTUAL: VSR1:0xaff4 VSR2:0xb534 psr:0x4 
# UVM_INFO @ 16742.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb0ea pcout:0xb0ea dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x30f3 NZP:0x0 M_Data:0xb534 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb0ea pcout:0xb0ea dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x30f3 NZP:0x0 M_Data:0xb534 enable_execute_status:0x0 
# UVM_INFO @ 16742.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xaff9 pc:0xaff8 imem_rd:0x0ACTUAL: npc:0xaff9 pc:0xaff8 imem_rd:0x0
# UVM_INFO @ 16744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb0ea 
# UVM_INFO @ 16744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xaff9 pc:0xaff8 imem_rd:0x0
# UVM_INFO @ 16761.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16761.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16761.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16761.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb0ea DMem_din:0xb534 DMem_rd:0x0 memout:0xff23 ACTUAL: DMem_addr:0xb0ea DMem_din:0xb534 DMem_rd:0x0 memout:0xff23 
# UVM_INFO @ 16762.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xafea VSR2:0xb534 psr:0x4 ACTUAL: VSR1:0xafea VSR2:0xb534 psr:0x4 
# UVM_INFO @ 16762.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xaff9 pc:0xaff8 imem_rd:0x0ACTUAL: npc:0xaff9 pc:0xaff8 imem_rd:0x0
# UVM_INFO @ 16764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb0ea 
# UVM_INFO @ 16764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xaffa pc:0xaff9 imem_rd:0x1
# UVM_INFO @ 16781.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16781.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 16781.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16781.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16781.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd860 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd860 
# UVM_INFO @ 16782.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xafea VSR2:0xb534 psr:0x4 ACTUAL: VSR1:0xafea VSR2:0xb534 psr:0x4 
# UVM_INFO @ 16782.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xafea pcout:0xafea dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0xc080 NZP:0x7 M_Data:0xb534 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xafea pcout:0xafea dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0xc080 NZP:0x7 M_Data:0xb534 enable_execute_status:0x0 
# UVM_INFO @ 16782.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xaffa pc:0xaff9 imem_rd:0x1ACTUAL: npc:0xaffa pc:0xaff9 imem_rd:0x1
# UVM_INFO @ 16784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xafea 
# UVM_INFO @ 16784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xaffb pc:0xaffa imem_rd:0x1
# UVM_INFO @ 16801.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16801.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16801.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16801.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : JMP 
# IR BaseR             : 010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001100  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45049  
# **********************************************
# Time: 16801.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : JMP 
# IR BaseR             : 010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001100  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45049  
# **********************************************
# Time: 16801.000ns 
# 
# UVM_INFO @ 16801.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16801.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xace2 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xace2 
# UVM_INFO @ 16802.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xafea VSR2:0xb534 psr:0x4 ACTUAL: VSR1:0xafea VSR2:0xb534 psr:0x4 
# UVM_INFO @ 16802.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xaffb pc:0xaffa imem_rd:0x1ACTUAL: npc:0xaffb pc:0xaffa imem_rd:0x1
# UVM_INFO @ 16804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xafea 
# UVM_INFO @ 16804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xaffc pc:0xaffb imem_rd:0x1
# UVM_INFO @ 16821.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16821.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 16821.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16821.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16821.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 100  
# IR PCOFFSET9         : 001011100  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45050  
# **********************************************
# Time: 16821.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 100  
# IR PCOFFSET9         : 001011100  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45050  
# **********************************************
# Time: 16821.000ns 
# 
# UVM_INFO @ 16821.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16821.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xcfe8 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xcfe8 
# UVM_INFO @ 16822.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xaf2d VSR2:0xb534 psr:0x4 ACTUAL: VSR1:0xaf2d VSR2:0xb534 psr:0x4 
# UVM_INFO @ 16822.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb055 pcout:0xb055 dr:0x4 sr1:0x1 sr2:0x0 IR_Exec:0xa85c NZP:0x0 M_Data:0xb534 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb055 pcout:0xb055 dr:0x4 sr1:0x1 sr2:0x0 IR_Exec:0xa85c NZP:0x0 M_Data:0xb534 enable_execute_status:0x0 
# UVM_INFO @ 16822.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xaffc pc:0xaffb imem_rd:0x1ACTUAL: npc:0xaffc pc:0xaffb imem_rd:0x1
# UVM_INFO @ 16824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb055 
# UVM_INFO @ 16824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xaffc pc:0xaffb imem_rd:0x0
# UVM_INFO @ 16841.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16841.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16841.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16841.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb055 DMem_din:0x0000 DMem_rd:0x1 memout:0x0579 ACTUAL: DMem_addr:0xb055 DMem_din:0x0000 DMem_rd:0x1 memout:0x0579 
# UVM_INFO @ 16842.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xdfa6 VSR2:0x500b psr:0x4 ACTUAL: VSR1:0xdfa6 VSR2:0x500b psr:0x4 
# UVM_INFO @ 16842.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xaffc pc:0xaffb imem_rd:0x0ACTUAL: npc:0xaffc pc:0xaffb imem_rd:0x0
# UVM_INFO @ 16844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb055 
# UVM_INFO @ 16844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xaffc pc:0xaffb imem_rd:0x0
# UVM_INFO @ 16861.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16861.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16861.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16861.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xd327 DMem_din:0x0000 DMem_rd:0x1 memout:0xd327 ACTUAL: DMem_addr:0xd327 DMem_din:0x0000 DMem_rd:0x1 memout:0xd327 
# UVM_INFO @ 16862.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xdfa6 VSR2:0x500b psr:0x4 ACTUAL: VSR1:0xdfa6 VSR2:0x500b psr:0x4 
# UVM_INFO @ 16862.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xaffc pc:0xaffb imem_rd:0x0ACTUAL: npc:0xaffc pc:0xaffb imem_rd:0x0
# UVM_INFO @ 16864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb055 
# UVM_INFO @ 16864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xaffd pc:0xaffc imem_rd:0x1
# UVM_INFO @ 16881.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16881.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 16881.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16881.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 011  
# IR SR1               : 101  
# IR IM                : 0  
# IR SR2               : 110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45051  
# **********************************************
# Time: 16881.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 011  
# IR SR1               : 101  
# IR IM                : 0  
# IR SR2               : 110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45051  
# **********************************************
# Time: 16881.000ns 
# 
# UVM_INFO @ 16881.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16881.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3cb0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3cb0 
# UVM_INFO @ 16882.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xdfa6 VSR2:0x500b psr:0x4 ACTUAL: VSR1:0xdfa6 VSR2:0x500b psr:0x4 
# UVM_INFO @ 16882.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x5002 pcout:0x5002 dr:0x3 sr1:0x5 sr2:0x6 IR_Exec:0x5746 NZP:0x0 M_Data:0x500b enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x5002 pcout:0x5002 dr:0x3 sr1:0x5 sr2:0x6 IR_Exec:0x5746 NZP:0x0 M_Data:0x500b enable_execute_status:0x0 
# UVM_INFO @ 16882.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xaffd pc:0xaffc imem_rd:0x1ACTUAL: npc:0xaffd pc:0xaffc imem_rd:0x1
# UVM_INFO @ 16884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x5002 
# UVM_INFO @ 16884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xaffe pc:0xaffd imem_rd:0x1
# UVM_INFO @ 16901.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16901.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16901.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16901.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2413 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2413 
# UVM_INFO @ 16902.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb534 VSR2:0xb534 psr:0x4 ACTUAL: VSR1:0xb534 VSR2:0xb534 psr:0x4 
# UVM_INFO @ 16902.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xaffe pc:0xaffd imem_rd:0x1ACTUAL: npc:0xaffe pc:0xaffd imem_rd:0x1
# UVM_INFO @ 16904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x5002 
# UVM_INFO @ 16904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xafff pc:0xaffe imem_rd:0x1
# UVM_INFO @ 16921.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16921.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16921.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16921.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd8a0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd8a0 
# UVM_INFO @ 16922.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb534 VSR2:0xb534 psr:0x4 ACTUAL: VSR1:0xb534 VSR2:0xb534 psr:0x4 
# UVM_INFO @ 16922.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xafff pc:0xaffe imem_rd:0x1ACTUAL: npc:0xafff pc:0xaffe imem_rd:0x1
# UVM_INFO @ 16924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x5002 
# UVM_INFO @ 16924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb000 pc:0xafff imem_rd:0x1
# UVM_INFO @ 16941.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16941.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16941.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16941.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf0de ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf0de 
# UVM_INFO @ 16942.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb534 VSR2:0xb534 psr:0x4 ACTUAL: VSR1:0xb534 VSR2:0xb534 psr:0x4 
# UVM_INFO @ 16942.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb000 pc:0xafff imem_rd:0x1ACTUAL: npc:0xb000 pc:0xafff imem_rd:0x1
# UVM_INFO @ 16944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x5002 
# UVM_INFO @ 16944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb001 pc:0xb000 imem_rd:0x1
# UVM_INFO @ 16961.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16961.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16961.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16961.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6bbb ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6bbb 
# UVM_INFO @ 16962.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb534 VSR2:0xb534 psr:0x4 ACTUAL: VSR1:0xb534 VSR2:0xb534 psr:0x4 
# UVM_INFO @ 16962.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb001 pc:0xb000 imem_rd:0x1ACTUAL: npc:0xb001 pc:0xb000 imem_rd:0x1
# UVM_INFO @ 16964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x5002 
# UVM_INFO @ 16964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb002 pc:0xb001 imem_rd:0x1
# UVM_INFO @ 16981.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16981.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16981.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16981.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16981.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0dc9 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0dc9 
# UVM_INFO @ 16982.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb534 VSR2:0xb534 psr:0x4 ACTUAL: VSR1:0xb534 VSR2:0xb534 psr:0x4 
# UVM_INFO @ 16982.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb002 pc:0xb001 imem_rd:0x1ACTUAL: npc:0xb002 pc:0xb001 imem_rd:0x1
# UVM_INFO @ 16984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x5002 
# UVM_INFO @ 16984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb003 pc:0xb002 imem_rd:0x1
# UVM_INFO @ 17001.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17001.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 17001.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17001.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17001.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 010  
# IR PCOFFSET9         : 011111100  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45057  
# **********************************************
# Time: 17001.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 010  
# IR PCOFFSET9         : 011111100  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45057  
# **********************************************
# Time: 17001.000ns 
# 
# UVM_INFO @ 17001.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17001.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa1b6 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa1b6 
# UVM_INFO @ 17002.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xaff4 VSR2:0xb534 psr:0x4 ACTUAL: VSR1:0xaff4 VSR2:0xb534 psr:0x4 
# UVM_INFO @ 17002.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb0fc pcout:0xb0fc dr:0x2 sr1:0x3 sr2:0x0 IR_Exec:0x24fc NZP:0x0 M_Data:0xb534 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb0fc pcout:0xb0fc dr:0x2 sr1:0x3 sr2:0x0 IR_Exec:0x24fc NZP:0x0 M_Data:0xb534 enable_execute_status:0x0 
# UVM_INFO @ 17002.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb003 pc:0xb002 imem_rd:0x1ACTUAL: npc:0xb003 pc:0xb002 imem_rd:0x1
# UVM_INFO @ 17004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb0fc 
# UVM_INFO @ 17004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb003 pc:0xb002 imem_rd:0x0
# UVM_INFO @ 17021.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17021.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17021.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17021.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb0fc DMem_din:0x0000 DMem_rd:0x1 memout:0x0462 ACTUAL: DMem_addr:0xb0fc DMem_din:0x0000 DMem_rd:0x1 memout:0x0462 
# UVM_INFO @ 17022.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xaff4 VSR2:0xb534 psr:0x4 ACTUAL: VSR1:0xaff4 VSR2:0xb534 psr:0x4 
# UVM_INFO @ 17022.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb003 pc:0xb002 imem_rd:0x0ACTUAL: npc:0xb003 pc:0xb002 imem_rd:0x0
# UVM_INFO @ 17024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb0fc 
# UVM_INFO @ 17024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb003 pc:0xb002 imem_rd:0x0
# UVM_INFO @ 17041.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17041.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 17041.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17041.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17041.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 010  
# IR PCOFFSET9         : 011111100  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45058  
# **********************************************
# Time: 17041.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 010  
# IR PCOFFSET9         : 011111100  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45058  
# **********************************************
# Time: 17041.000ns 
# 
# UVM_INFO @ 17041.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17041.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xaeef ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xaeef 
# UVM_INFO @ 17042.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xaff4 VSR2:0xb534 psr:0x4 ACTUAL: VSR1:0xaff4 VSR2:0xb534 psr:0x4 
# UVM_INFO @ 17042.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb0fd pcout:0xb0fd dr:0x2 sr1:0x3 sr2:0x0 IR_Exec:0x24fc NZP:0x0 M_Data:0xb534 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb0fd pcout:0xb0fd dr:0x2 sr1:0x3 sr2:0x0 IR_Exec:0x24fc NZP:0x0 M_Data:0xb534 enable_execute_status:0x0 
# UVM_INFO @ 17042.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb003 pc:0xb002 imem_rd:0x0ACTUAL: npc:0xb003 pc:0xb002 imem_rd:0x0
# UVM_INFO @ 17044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb0fd 
# UVM_INFO @ 17044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb003 pc:0xb002 imem_rd:0x0
# UVM_INFO @ 17061.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17061.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17061.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17061.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb0fd DMem_din:0x0000 DMem_rd:0x1 memout:0xfb0f ACTUAL: DMem_addr:0xb0fd DMem_din:0x0000 DMem_rd:0x1 memout:0xfb0f 
# UVM_INFO @ 17062.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xaff4 VSR2:0xb534 psr:0x4 ACTUAL: VSR1:0xaff4 VSR2:0xb534 psr:0x4 
# UVM_INFO @ 17062.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb003 pc:0xb002 imem_rd:0x0ACTUAL: npc:0xb003 pc:0xb002 imem_rd:0x0
# UVM_INFO @ 17064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb0fd 
# UVM_INFO @ 17064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb004 pc:0xb003 imem_rd:0x1
# UVM_INFO @ 17081.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17081.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 17081.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17081.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17081.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9261 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9261 
# UVM_INFO @ 17082.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xaff4 VSR2:0xb534 psr:0x4 ACTUAL: VSR1:0xaff4 VSR2:0xb534 psr:0x4 
# UVM_INFO @ 17082.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xaff4 pcout:0xaff4 dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0xc0c0 NZP:0x7 M_Data:0xb534 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xaff4 pcout:0xaff4 dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0xc0c0 NZP:0x7 M_Data:0xb534 enable_execute_status:0x0 
# UVM_INFO @ 17082.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb004 pc:0xb003 imem_rd:0x1ACTUAL: npc:0xb004 pc:0xb003 imem_rd:0x1
# UVM_INFO @ 17084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xaff4 
# UVM_INFO @ 17084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb005 pc:0xb004 imem_rd:0x1
# UVM_INFO @ 17101.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17101.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17101.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : JMP 
# IR BaseR             : 011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001100  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45059  
# **********************************************
# Time: 17101.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : JMP 
# IR BaseR             : 011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001100  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45059  
# **********************************************
# Time: 17101.000ns 
# 
# UVM_INFO @ 17101.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17101.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb9bf ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb9bf 
# UVM_INFO @ 17102.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xaff4 VSR2:0xb534 psr:0x4 ACTUAL: VSR1:0xaff4 VSR2:0xb534 psr:0x4 
# UVM_INFO @ 17102.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb005 pc:0xb004 imem_rd:0x1ACTUAL: npc:0xb005 pc:0xb004 imem_rd:0x1
# UVM_INFO @ 17104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xaff4 
# UVM_INFO @ 17104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb006 pc:0xb005 imem_rd:0x1
# UVM_INFO @ 17121.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17121.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17121.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17121.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6e70 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6e70 
# UVM_INFO @ 17122.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xaff4 VSR2:0xaff4 psr:0x4 ACTUAL: VSR1:0xaff4 VSR2:0xaff4 psr:0x4 
# UVM_INFO @ 17122.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb006 pc:0xb005 imem_rd:0x1ACTUAL: npc:0xb006 pc:0xb005 imem_rd:0x1
# UVM_INFO @ 17124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xaff4 
# UVM_INFO @ 17124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb007 pc:0xb006 imem_rd:0x1
# UVM_INFO @ 17141.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17141.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17141.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17141.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17141.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x90a5 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x90a5 
# UVM_INFO @ 17142.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xaff4 VSR2:0xaff4 psr:0x4 ACTUAL: VSR1:0xaff4 VSR2:0xaff4 psr:0x4 
# UVM_INFO @ 17142.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb007 pc:0xb006 imem_rd:0x1ACTUAL: npc:0xb007 pc:0xb006 imem_rd:0x1
# UVM_INFO @ 17144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xaff4 
# UVM_INFO @ 17144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb008 pc:0xb007 imem_rd:0x1
# UVM_INFO @ 17161.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17161.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 17161.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17161.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17161.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 101  
# IR PCOFFSET9         : 100111010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45062  
# **********************************************
# Time: 17161.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 101  
# IR PCOFFSET9         : 100111010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45062  
# **********************************************
# Time: 17161.000ns 
# 
# UVM_INFO @ 17161.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17161.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x43f4 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x43f4 
# UVM_INFO @ 17162.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb534 VSR2:0xdfa6 psr:0x4 ACTUAL: VSR1:0xb534 VSR2:0xdfa6 psr:0x4 
# UVM_INFO @ 17162.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xaf3f pcout:0xaf3f dr:0x0 sr1:0x4 sr2:0x5 IR_Exec:0xbb3a NZP:0x0 M_Data:0xdfa6 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xaf3f pcout:0xaf3f dr:0x0 sr1:0x4 sr2:0x5 IR_Exec:0xbb3a NZP:0x0 M_Data:0xdfa6 enable_execute_status:0x0 
# UVM_INFO @ 17162.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb008 pc:0xb007 imem_rd:0x1ACTUAL: npc:0xb008 pc:0xb007 imem_rd:0x1
# UVM_INFO @ 17164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xaf3f 
# UVM_INFO @ 17164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb008 pc:0xb007 imem_rd:0x0
# UVM_INFO @ 17181.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17181.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17181.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17181.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xaf3f DMem_din:0x0000 DMem_rd:0x1 memout:0x6a58 ACTUAL: DMem_addr:0xaf3f DMem_din:0x0000 DMem_rd:0x1 memout:0x6a58 
# UVM_INFO @ 17182.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb534 VSR2:0xdfa6 psr:0x4 ACTUAL: VSR1:0xb534 VSR2:0xdfa6 psr:0x4 
# UVM_INFO @ 17182.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb008 pc:0xb007 imem_rd:0x0ACTUAL: npc:0xb008 pc:0xb007 imem_rd:0x0
# UVM_INFO @ 17184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xaf3f 
# UVM_INFO @ 17184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb008 pc:0xb007 imem_rd:0x0
# UVM_INFO @ 17201.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17201.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17201.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17201.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x58a1 DMem_din:0xdfa6 DMem_rd:0x0 memout:0x58a1 ACTUAL: DMem_addr:0x58a1 DMem_din:0xdfa6 DMem_rd:0x0 memout:0x58a1 
# UVM_INFO @ 17202.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb534 VSR2:0xdfa6 psr:0x4 ACTUAL: VSR1:0xb534 VSR2:0xdfa6 psr:0x4 
# UVM_INFO @ 17202.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb008 pc:0xb007 imem_rd:0x0ACTUAL: npc:0xb008 pc:0xb007 imem_rd:0x0
# UVM_INFO @ 17204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xaf3f 
# UVM_INFO @ 17204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb009 pc:0xb008 imem_rd:0x1
# UVM_INFO @ 17221.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17221.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 17221.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17221.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17221.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 101  
# IR PCOFFSET9         : 100111010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45063  
# **********************************************
# Time: 17221.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 101  
# IR PCOFFSET9         : 100111010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45063  
# **********************************************
# Time: 17221.000ns 
# 
# UVM_INFO @ 17221.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17221.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf80f ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf80f 
# UVM_INFO @ 17222.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb534 VSR2:0xdfa6 psr:0x4 ACTUAL: VSR1:0xb534 VSR2:0xdfa6 psr:0x4 
# UVM_INFO @ 17222.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xaf40 pcout:0xaf40 dr:0x0 sr1:0x4 sr2:0x5 IR_Exec:0xbb3a NZP:0x0 M_Data:0xdfa6 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xaf40 pcout:0xaf40 dr:0x0 sr1:0x4 sr2:0x5 IR_Exec:0xbb3a NZP:0x0 M_Data:0xdfa6 enable_execute_status:0x0 
# UVM_INFO @ 17222.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb009 pc:0xb008 imem_rd:0x1ACTUAL: npc:0xb009 pc:0xb008 imem_rd:0x1
# UVM_INFO @ 17224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xaf40 
# UVM_INFO @ 17224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb009 pc:0xb008 imem_rd:0x0
# UVM_INFO @ 17241.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17241.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17241.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17241.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xaf40 DMem_din:0x0000 DMem_rd:0x1 memout:0x34e2 ACTUAL: DMem_addr:0xaf40 DMem_din:0x0000 DMem_rd:0x1 memout:0x34e2 
# UVM_INFO @ 17242.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xaf2d VSR2:0xdfa6 psr:0x4 ACTUAL: VSR1:0xaf2d VSR2:0xdfa6 psr:0x4 
# UVM_INFO @ 17242.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb009 pc:0xb008 imem_rd:0x0ACTUAL: npc:0xb009 pc:0xb008 imem_rd:0x0
# UVM_INFO @ 17244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xaf40 
# UVM_INFO @ 17244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb009 pc:0xb008 imem_rd:0x0
# UVM_INFO @ 17261.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17261.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17261.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17261.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x9cea DMem_din:0xdfa6 DMem_rd:0x0 memout:0x9cea ACTUAL: DMem_addr:0x9cea DMem_din:0xdfa6 DMem_rd:0x0 memout:0x9cea 
# UVM_INFO @ 17262.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xaf2d VSR2:0xdfa6 psr:0x4 ACTUAL: VSR1:0xaf2d VSR2:0xdfa6 psr:0x4 
# UVM_INFO @ 17262.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb009 pc:0xb008 imem_rd:0x0ACTUAL: npc:0xb009 pc:0xb008 imem_rd:0x0
# UVM_INFO @ 17264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xaf40 
# UVM_INFO @ 17264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb00a pc:0xb009 imem_rd:0x1
# UVM_INFO @ 17281.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17281.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 17281.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17281.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17281.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 100  
# IR SR1               : 001  
# IR IM                : 0  
# IR SR2               : 101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45064  
# **********************************************
# Time: 17281.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 100  
# IR SR1               : 001  
# IR IM                : 0  
# IR SR2               : 101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45064  
# **********************************************
# Time: 17281.000ns 
# 
# UVM_INFO @ 17281.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17281.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0215 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0215 
# UVM_INFO @ 17282.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xaf2d VSR2:0xdfa6 psr:0x4 ACTUAL: VSR1:0xaf2d VSR2:0xdfa6 psr:0x4 
# UVM_INFO @ 17282.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x8f24 pcout:0x8f24 dr:0x4 sr1:0x1 sr2:0x5 IR_Exec:0x5845 NZP:0x0 M_Data:0xdfa6 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x8f24 pcout:0x8f24 dr:0x4 sr1:0x1 sr2:0x5 IR_Exec:0x5845 NZP:0x0 M_Data:0xdfa6 enable_execute_status:0x0 
# UVM_INFO @ 17282.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb00a pc:0xb009 imem_rd:0x1ACTUAL: npc:0xb00a pc:0xb009 imem_rd:0x1
# UVM_INFO @ 17284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x8f24 
# UVM_INFO @ 17284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb00b pc:0xb00a imem_rd:0x1
# UVM_INFO @ 17301.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17301.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 17301.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17301.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17301.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 111  
# IR SR1               : 011  
# IR IM                : 0  
# IR SR2               : 101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45065  
# **********************************************
# Time: 17301.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 111  
# IR SR1               : 011  
# IR IM                : 0  
# IR SR2               : 101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45065  
# **********************************************
# Time: 17301.000ns 
# 
# UVM_INFO @ 17301.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17301.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x739a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x739a 
# UVM_INFO @ 17302.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xaff4 VSR2:0xdfa6 psr:0x4 ACTUAL: VSR1:0xaff4 VSR2:0xdfa6 psr:0x4 
# UVM_INFO @ 17302.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xaff1 pcout:0xaff1 dr:0x7 sr1:0x3 sr2:0x5 IR_Exec:0x1efd NZP:0x0 M_Data:0xdfa6 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xaff1 pcout:0xaff1 dr:0x7 sr1:0x3 sr2:0x5 IR_Exec:0x1efd NZP:0x0 M_Data:0xdfa6 enable_execute_status:0x0 
# UVM_INFO @ 17302.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb00b pc:0xb00a imem_rd:0x1ACTUAL: npc:0xb00b pc:0xb00a imem_rd:0x1
# UVM_INFO @ 17304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xaff1 
# UVM_INFO @ 17304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb00c pc:0xb00b imem_rd:0x1
# UVM_INFO @ 17321.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17321.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 17321.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17321.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17321.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 110  
# IR PCOFFSET9         : 101110111  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45066  
# **********************************************
# Time: 17321.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 110  
# IR PCOFFSET9         : 101110111  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45066  
# **********************************************
# Time: 17321.000ns 
# 
# UVM_INFO @ 17321.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17321.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x681a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x681a 
# UVM_INFO @ 17322.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xdfa6 VSR2:0xaff4 psr:0x4 ACTUAL: VSR1:0xdfa6 VSR2:0xaff4 psr:0x4 
# UVM_INFO @ 17322.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xaf80 pcout:0xaf80 dr:0x6 sr1:0x5 sr2:0x0 IR_Exec:0xed77 NZP:0x0 M_Data:0xaff4 enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xaf80 pcout:0xaf80 dr:0x6 sr1:0x5 sr2:0x0 IR_Exec:0xed77 NZP:0x0 M_Data:0xaff4 enable_execute_status:0x0 
# UVM_INFO @ 17322.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb00c pc:0xb00b imem_rd:0x1ACTUAL: npc:0xb00c pc:0xb00b imem_rd:0x1
# UVM_INFO @ 17324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xaf80 
# UVM_INFO @ 17324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb00d pc:0xb00c imem_rd:0x1
# UVM_INFO @ 17341.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17341.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 17341.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17341.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17341.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 110  
# IR PCOFFSET9         : 101110111  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45067  
# **********************************************
# Time: 17341.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 110  
# IR PCOFFSET9         : 101110111  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45067  
# **********************************************
# Time: 17341.000ns 
# 
# UVM_INFO @ 17341.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17341.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x24f4 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x24f4 
# UVM_INFO @ 17342.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xdfa6 VSR2:0xaff4 psr:0x4 ACTUAL: VSR1:0xdfa6 VSR2:0xaff4 psr:0x4 
# UVM_INFO @ 17342.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xaf81 pcout:0xaf81 dr:0x6 sr1:0x5 sr2:0x0 IR_Exec:0xed77 NZP:0x0 M_Data:0xaff4 enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xaf81 pcout:0xaf81 dr:0x6 sr1:0x5 sr2:0x0 IR_Exec:0xed77 NZP:0x0 M_Data:0xaff4 enable_execute_status:0x0 
# UVM_INFO @ 17342.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb00d pc:0xb00c imem_rd:0x1ACTUAL: npc:0xb00d pc:0xb00c imem_rd:0x1
# UVM_INFO @ 17344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xaf81 
# UVM_INFO @ 17344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb00e pc:0xb00d imem_rd:0x1
# UVM_INFO @ 17361.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17361.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 17361.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17361.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17361.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 001  
# IR BaseR             : 000  
# IR PCOFFSET6         : 101000  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45068  
# **********************************************
# Time: 17361.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 001  
# IR BaseR             : 000  
# IR PCOFFSET6         : 101000  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45068  
# **********************************************
# Time: 17361.000ns 
# 
# UVM_INFO @ 17361.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17361.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc749 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc749 
# UVM_INFO @ 17362.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xaff4 VSR2:0xaff4 psr:0x4 ACTUAL: VSR1:0xaff4 VSR2:0xaff4 psr:0x4 
# UVM_INFO @ 17362.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xafdc pcout:0xafdc dr:0x1 sr1:0x0 sr2:0x0 IR_Exec:0x6228 NZP:0x0 M_Data:0xaff4 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xafdc pcout:0xafdc dr:0x1 sr1:0x0 sr2:0x0 IR_Exec:0x6228 NZP:0x0 M_Data:0xaff4 enable_execute_status:0x0 
# UVM_INFO @ 17362.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb00e pc:0xb00d imem_rd:0x1ACTUAL: npc:0xb00e pc:0xb00d imem_rd:0x1
# UVM_INFO @ 17364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xafdc 
# UVM_INFO @ 17364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb00e pc:0xb00d imem_rd:0x0
# UVM_INFO @ 17381.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17381.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17381.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17381.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xafdc DMem_din:0x0000 DMem_rd:0x1 memout:0x6771 ACTUAL: DMem_addr:0xafdc DMem_din:0x0000 DMem_rd:0x1 memout:0x6771 
# UVM_INFO @ 17382.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xaff4 VSR2:0xaff4 psr:0x4 ACTUAL: VSR1:0xaff4 VSR2:0xaff4 psr:0x4 
# UVM_INFO @ 17382.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb00e pc:0xb00d imem_rd:0x0ACTUAL: npc:0xb00e pc:0xb00d imem_rd:0x0
# UVM_INFO @ 17384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xafdc 
# UVM_INFO @ 17384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb00f pc:0xb00e imem_rd:0x1
# UVM_INFO @ 17401.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17401.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 17401.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17401.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17401.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 001  
# IR BaseR             : 000  
# IR PCOFFSET6         : 101000  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45069  
# **********************************************
# Time: 17401.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 001  
# IR BaseR             : 000  
# IR PCOFFSET6         : 101000  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45069  
# **********************************************
# Time: 17401.000ns 
# 
# UVM_INFO @ 17401.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17401.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb221 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb221 
# UVM_INFO @ 17402.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xaff4 VSR2:0xaff4 psr:0x4 ACTUAL: VSR1:0xaff4 VSR2:0xaff4 psr:0x4 
# UVM_INFO @ 17402.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xafdc pcout:0xafdc dr:0x1 sr1:0x0 sr2:0x0 IR_Exec:0x6228 NZP:0x0 M_Data:0xaff4 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xafdc pcout:0xafdc dr:0x1 sr1:0x0 sr2:0x0 IR_Exec:0x6228 NZP:0x0 M_Data:0xaff4 enable_execute_status:0x0 
# UVM_INFO @ 17402.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb00f pc:0xb00e imem_rd:0x1ACTUAL: npc:0xb00f pc:0xb00e imem_rd:0x1
# UVM_INFO @ 17404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xafdc 
# UVM_INFO @ 17404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb00f pc:0xb00e imem_rd:0x0
# UVM_INFO @ 17421.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17421.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17421.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17421.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xafdc DMem_din:0x0000 DMem_rd:0x1 memout:0xc3a5 ACTUAL: DMem_addr:0xafdc DMem_din:0x0000 DMem_rd:0x1 memout:0xc3a5 
# UVM_INFO @ 17422.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x9261 VSR2:0xaff4 psr:0x4 ACTUAL: VSR1:0x9261 VSR2:0xaff4 psr:0x4 
# UVM_INFO @ 17422.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb00f pc:0xb00e imem_rd:0x0ACTUAL: npc:0xb00f pc:0xb00e imem_rd:0x0
# UVM_INFO @ 17424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xafdc 
# UVM_INFO @ 17424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb010 pc:0xb00f imem_rd:0x1
# UVM_INFO @ 17441.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17441.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 17441.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17441.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 000  
# IR PCOFFSET9         : 010101001  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45070  
# **********************************************
# Time: 17441.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 000  
# IR PCOFFSET9         : 010101001  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45070  
# **********************************************
# Time: 17441.000ns 
# 
# UVM_INFO @ 17441.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17441.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb53f ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb53f 
# UVM_INFO @ 17442.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x9261 VSR2:0xaff4 psr:0x4 ACTUAL: VSR1:0x9261 VSR2:0xaff4 psr:0x4 
# UVM_INFO @ 17442.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xb0b6 pcout:0xb0b6 dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0xe0a9 NZP:0x0 M_Data:0xaff4 enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xb0b6 pcout:0xb0b6 dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0xe0a9 NZP:0x0 M_Data:0xaff4 enable_execute_status:0x0 
# UVM_INFO @ 17442.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb010 pc:0xb00f imem_rd:0x1ACTUAL: npc:0xb010 pc:0xb00f imem_rd:0x1
# UVM_INFO @ 17444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb0b6 
# UVM_INFO @ 17444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb011 pc:0xb010 imem_rd:0x1
# UVM_INFO @ 17461.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17461.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17461.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17461.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17461.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xfb14 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xfb14 
# UVM_INFO @ 17462.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xaff4 VSR2:0xaff4 psr:0x4 ACTUAL: VSR1:0xaff4 VSR2:0xaff4 psr:0x4 
# UVM_INFO @ 17462.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb011 pc:0xb010 imem_rd:0x1ACTUAL: npc:0xb011 pc:0xb010 imem_rd:0x1
# UVM_INFO @ 17464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb0b6 
# UVM_INFO @ 17464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb012 pc:0xb011 imem_rd:0x1
# UVM_INFO @ 17481.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17481.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 17481.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17481.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17481.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 000  
# IR PCOFFSET9         : 000001010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45072  
# **********************************************
# Time: 17481.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 000  
# IR PCOFFSET9         : 000001010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45072  
# **********************************************
# Time: 17481.000ns 
# 
# UVM_INFO @ 17481.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17481.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe9fc ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe9fc 
# UVM_INFO @ 17482.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb0b6 VSR2:0xb0b6 psr:0x4 ACTUAL: VSR1:0xb0b6 VSR2:0xb0b6 psr:0x4 
# UVM_INFO @ 17482.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb019 pcout:0xb019 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0xb00a NZP:0x0 M_Data:0xb0b6 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb019 pcout:0xb019 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0xb00a NZP:0x0 M_Data:0xb0b6 enable_execute_status:0x0 
# UVM_INFO @ 17482.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb012 pc:0xb011 imem_rd:0x1ACTUAL: npc:0xb012 pc:0xb011 imem_rd:0x1
# UVM_INFO @ 17484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb019 
# UVM_INFO @ 17484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb012 pc:0xb011 imem_rd:0x0
# UVM_INFO @ 17501.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17501.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17501.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17501.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb019 DMem_din:0x0000 DMem_rd:0x1 memout:0x4881 ACTUAL: DMem_addr:0xb019 DMem_din:0x0000 DMem_rd:0x1 memout:0x4881 
# UVM_INFO @ 17502.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb0b6 VSR2:0xb0b6 psr:0x4 ACTUAL: VSR1:0xb0b6 VSR2:0xb0b6 psr:0x4 
# UVM_INFO @ 17502.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb012 pc:0xb011 imem_rd:0x0ACTUAL: npc:0xb012 pc:0xb011 imem_rd:0x0
# UVM_INFO @ 17504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb019 
# UVM_INFO @ 17504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb012 pc:0xb011 imem_rd:0x0
# UVM_INFO @ 17521.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17521.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17521.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17521.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x69e2 DMem_din:0xb0b6 DMem_rd:0x0 memout:0x69e2 ACTUAL: DMem_addr:0x69e2 DMem_din:0xb0b6 DMem_rd:0x0 memout:0x69e2 
# UVM_INFO @ 17522.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb0b6 VSR2:0xb0b6 psr:0x4 ACTUAL: VSR1:0xb0b6 VSR2:0xb0b6 psr:0x4 
# UVM_INFO @ 17522.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb012 pc:0xb011 imem_rd:0x0ACTUAL: npc:0xb012 pc:0xb011 imem_rd:0x0
# UVM_INFO @ 17524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb019 
# UVM_INFO @ 17524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb013 pc:0xb012 imem_rd:0x1
# UVM_INFO @ 17541.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17541.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 17541.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17541.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17541.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 000  
# IR PCOFFSET9         : 000001010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45073  
# **********************************************
# Time: 17541.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 000  
# IR PCOFFSET9         : 000001010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45073  
# **********************************************
# Time: 17541.000ns 
# 
# UVM_INFO @ 17541.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17541.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd7e1 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd7e1 
# UVM_INFO @ 17542.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb0b6 VSR2:0xb0b6 psr:0x4 ACTUAL: VSR1:0xb0b6 VSR2:0xb0b6 psr:0x4 
# UVM_INFO @ 17542.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb01a pcout:0xb01a dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0xb00a NZP:0x0 M_Data:0xb0b6 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb01a pcout:0xb01a dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0xb00a NZP:0x0 M_Data:0xb0b6 enable_execute_status:0x0 
# UVM_INFO @ 17542.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb013 pc:0xb012 imem_rd:0x1ACTUAL: npc:0xb013 pc:0xb012 imem_rd:0x1
# UVM_INFO @ 17544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb01a 
# UVM_INFO @ 17544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb013 pc:0xb012 imem_rd:0x0
# UVM_INFO @ 17561.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17561.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17561.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17561.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb01a DMem_din:0x0000 DMem_rd:0x1 memout:0x5b5e ACTUAL: DMem_addr:0xb01a DMem_din:0x0000 DMem_rd:0x1 memout:0x5b5e 
# UVM_INFO @ 17562.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xdfa6 VSR2:0xb0b6 psr:0x4 ACTUAL: VSR1:0xdfa6 VSR2:0xb0b6 psr:0x4 
# UVM_INFO @ 17562.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb013 pc:0xb012 imem_rd:0x0ACTUAL: npc:0xb013 pc:0xb012 imem_rd:0x0
# UVM_INFO @ 17564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb01a 
# UVM_INFO @ 17564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb013 pc:0xb012 imem_rd:0x0
# UVM_INFO @ 17581.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17581.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17581.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17581.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xa7d0 DMem_din:0xb0b6 DMem_rd:0x0 memout:0xa7d0 ACTUAL: DMem_addr:0xa7d0 DMem_din:0xb0b6 DMem_rd:0x0 memout:0xa7d0 
# UVM_INFO @ 17582.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xdfa6 VSR2:0xb0b6 psr:0x4 ACTUAL: VSR1:0xdfa6 VSR2:0xb0b6 psr:0x4 
# UVM_INFO @ 17582.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb013 pc:0xb012 imem_rd:0x0ACTUAL: npc:0xb013 pc:0xb012 imem_rd:0x0
# UVM_INFO @ 17584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb01a 
# UVM_INFO @ 17584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb014 pc:0xb013 imem_rd:0x1
# UVM_INFO @ 17601.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17601.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 17601.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17601.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : JMP 
# IR BaseR             : 101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001100  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45074  
# **********************************************
# Time: 17601.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : JMP 
# IR BaseR             : 101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001100  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45074  
# **********************************************
# Time: 17601.000ns 
# 
# UVM_INFO @ 17601.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17601.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x86af ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x86af 
# UVM_INFO @ 17602.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xdfa6 VSR2:0xb0b6 psr:0x4 ACTUAL: VSR1:0xdfa6 VSR2:0xb0b6 psr:0x4 
# UVM_INFO @ 17602.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xdfa6 pcout:0xdfa6 dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0xc140 NZP:0x7 M_Data:0xb0b6 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xdfa6 pcout:0xdfa6 dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0xc140 NZP:0x7 M_Data:0xb0b6 enable_execute_status:0x0 
# UVM_INFO @ 17602.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb014 pc:0xb013 imem_rd:0x1ACTUAL: npc:0xb014 pc:0xb013 imem_rd:0x1
# UVM_INFO @ 17604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xdfa6 
# UVM_INFO @ 17604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb014 pc:0xb013 imem_rd:0x0
# UVM_INFO @ 17621.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17621.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17621.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17621.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17621.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9b0e ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9b0e 
# UVM_INFO @ 17622.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb0b6 VSR2:0xb0b6 psr:0x4 ACTUAL: VSR1:0xb0b6 VSR2:0xb0b6 psr:0x4 
# UVM_INFO @ 17622.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb014 pc:0xb013 imem_rd:0x0ACTUAL: npc:0xb014 pc:0xb013 imem_rd:0x0
# UVM_INFO @ 17624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xdfa6 
# UVM_INFO @ 17624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb014 pc:0xb013 imem_rd:0x0
# UVM_INFO @ 17641.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17641.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 17641.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17641.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17641.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x26d0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x26d0 
# UVM_INFO @ 17642.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb53f VSR2:0xdfa6 psr:0x4 ACTUAL: VSR1:0xb53f VSR2:0xdfa6 psr:0x4 
# UVM_INFO @ 17642.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb05a pcout:0xb05a dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0x0c47 NZP:0x6 M_Data:0xdfa6 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb05a pcout:0xb05a dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0x0c47 NZP:0x6 M_Data:0xdfa6 enable_execute_status:0x0 
# UVM_INFO @ 17642.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb014 pc:0xb013 imem_rd:0x0ACTUAL: npc:0xb014 pc:0xb013 imem_rd:0x0
# UVM_INFO @ 17644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0xb05a 
# UVM_INFO @ 17644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb05b pc:0xb05a imem_rd:0x0
# UVM_INFO @ 17661.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17661.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17661.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17661.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xbbee ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xbbee 
# UVM_INFO @ 17662.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb53f VSR2:0xdfa6 psr:0x4 ACTUAL: VSR1:0xb53f VSR2:0xdfa6 psr:0x4 
# UVM_INFO @ 17662.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb05b pc:0xb05a imem_rd:0x0ACTUAL: npc:0xb05b pc:0xb05a imem_rd:0x0
# UVM_INFO @ 17664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb05a 
# UVM_INFO @ 17664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb05c pc:0xb05b imem_rd:0x1
# UVM_INFO @ 17681.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17681.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17681.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17681.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa197 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa197 
# UVM_INFO @ 17682.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb53f VSR2:0xdfa6 psr:0x4 ACTUAL: VSR1:0xb53f VSR2:0xdfa6 psr:0x4 
# UVM_INFO @ 17682.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb05c pc:0xb05b imem_rd:0x1ACTUAL: npc:0xb05c pc:0xb05b imem_rd:0x1
# UVM_INFO @ 17684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb05a 
# UVM_INFO @ 17684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb05d pc:0xb05c imem_rd:0x1
# UVM_INFO @ 17701.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17701.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17701.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17701.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 110  
# IR PCOFFSET9         : 001000111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45076  
# **********************************************
# Time: 17701.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 110  
# IR PCOFFSET9         : 001000111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45076  
# **********************************************
# Time: 17701.000ns 
# 
# UVM_INFO @ 17701.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17701.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd930 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd930 
# UVM_INFO @ 17702.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb53f VSR2:0xdfa6 psr:0x4 ACTUAL: VSR1:0xb53f VSR2:0xdfa6 psr:0x4 
# UVM_INFO @ 17702.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb05d pc:0xb05c imem_rd:0x1ACTUAL: npc:0xb05d pc:0xb05c imem_rd:0x1
# UVM_INFO @ 17704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb05a 
# UVM_INFO @ 17704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb05e pc:0xb05d imem_rd:0x1
# UVM_INFO @ 17721.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17721.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 17721.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17721.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17721.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 110  
# IR PCOFFSET9         : 100100000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45148  
# **********************************************
# Time: 17721.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 110  
# IR PCOFFSET9         : 100100000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45148  
# **********************************************
# Time: 17721.000ns 
# 
# UVM_INFO @ 17721.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17721.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4cc1 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4cc1 
# UVM_INFO @ 17722.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x8f24 VSR2:0xaf81 psr:0x4 ACTUAL: VSR1:0x8f24 VSR2:0xaf81 psr:0x4 
# UVM_INFO @ 17722.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xaf7b pcout:0xaf7b dr:0x0 sr1:0x4 sr2:0x6 IR_Exec:0x3d20 NZP:0x0 M_Data:0xaf81 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xaf7b pcout:0xaf7b dr:0x0 sr1:0x4 sr2:0x6 IR_Exec:0x3d20 NZP:0x0 M_Data:0xaf81 enable_execute_status:0x0 
# UVM_INFO @ 17722.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb05e pc:0xb05d imem_rd:0x1ACTUAL: npc:0xb05e pc:0xb05d imem_rd:0x1
# UVM_INFO @ 17724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xaf7b 
# UVM_INFO @ 17724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb05e pc:0xb05d imem_rd:0x0
# UVM_INFO @ 17741.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17741.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17741.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17741.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xaf7b DMem_din:0xaf81 DMem_rd:0x0 memout:0x08ad ACTUAL: DMem_addr:0xaf7b DMem_din:0xaf81 DMem_rd:0x0 memout:0x08ad 
# UVM_INFO @ 17742.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x8f24 VSR2:0xaf81 psr:0x4 ACTUAL: VSR1:0x8f24 VSR2:0xaf81 psr:0x4 
# UVM_INFO @ 17742.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb05e pc:0xb05d imem_rd:0x0ACTUAL: npc:0xb05e pc:0xb05d imem_rd:0x0
# UVM_INFO @ 17744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xaf7b 
# UVM_INFO @ 17744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb05f pc:0xb05e imem_rd:0x1
# UVM_INFO @ 17761.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17761.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 17761.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17761.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17761.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 110  
# IR PCOFFSET9         : 100100000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45149  
# **********************************************
# Time: 17761.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 110  
# IR PCOFFSET9         : 100100000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45149  
# **********************************************
# Time: 17761.000ns 
# 
# UVM_INFO @ 17761.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17761.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb3a2 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb3a2 
# UVM_INFO @ 17762.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x8f24 VSR2:0xaf81 psr:0x4 ACTUAL: VSR1:0x8f24 VSR2:0xaf81 psr:0x4 
# UVM_INFO @ 17762.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xaf7c pcout:0xaf7c dr:0x0 sr1:0x4 sr2:0x6 IR_Exec:0x3d20 NZP:0x0 M_Data:0xaf81 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xaf7c pcout:0xaf7c dr:0x0 sr1:0x4 sr2:0x6 IR_Exec:0x3d20 NZP:0x0 M_Data:0xaf81 enable_execute_status:0x0 
# UVM_INFO @ 17762.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb05f pc:0xb05e imem_rd:0x1ACTUAL: npc:0xb05f pc:0xb05e imem_rd:0x1
# UVM_INFO @ 17764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xaf7c 
# UVM_INFO @ 17764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb05f pc:0xb05e imem_rd:0x0
# UVM_INFO @ 17781.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17781.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17781.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17781.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xaf7c DMem_din:0xaf81 DMem_rd:0x0 memout:0xae42 ACTUAL: DMem_addr:0xaf7c DMem_din:0xaf81 DMem_rd:0x0 memout:0xae42 
# UVM_INFO @ 17782.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xdfa6 VSR2:0xaf81 psr:0x4 ACTUAL: VSR1:0xdfa6 VSR2:0xaf81 psr:0x4 
# UVM_INFO @ 17782.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb05f pc:0xb05e imem_rd:0x0ACTUAL: npc:0xb05f pc:0xb05e imem_rd:0x0
# UVM_INFO @ 17784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xaf7c 
# UVM_INFO @ 17784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb060 pc:0xb05f imem_rd:0x1
# UVM_INFO @ 17801.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17801.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 17801.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17801.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17801.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 010  
# IR SR1               : 101  
# IR IM                : 0  
# IR SR2               : 110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45150  
# **********************************************
# Time: 17801.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 010  
# IR SR1               : 101  
# IR IM                : 0  
# IR SR2               : 110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45150  
# **********************************************
# Time: 17801.000ns 
# 
# UVM_INFO @ 17801.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17801.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf4c9 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf4c9 
# UVM_INFO @ 17802.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xdfa6 VSR2:0xaf81 psr:0x4 ACTUAL: VSR1:0xdfa6 VSR2:0xaf81 psr:0x4 
# UVM_INFO @ 17802.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x8f80 pcout:0x8f80 dr:0x2 sr1:0x5 sr2:0x6 IR_Exec:0x5546 NZP:0x0 M_Data:0xaf81 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x8f80 pcout:0x8f80 dr:0x2 sr1:0x5 sr2:0x6 IR_Exec:0x5546 NZP:0x0 M_Data:0xaf81 enable_execute_status:0x0 
# UVM_INFO @ 17802.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb060 pc:0xb05f imem_rd:0x1ACTUAL: npc:0xb060 pc:0xb05f imem_rd:0x1
# UVM_INFO @ 17804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x8f80 
# UVM_INFO @ 17804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb061 pc:0xb060 imem_rd:0x1
# UVM_INFO @ 17821.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17821.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 17821.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17821.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17821.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 111  
# IR PCOFFSET9         : 110010000  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45151  
# **********************************************
# Time: 17821.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 111  
# IR PCOFFSET9         : 110010000  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45151  
# **********************************************
# Time: 17821.000ns 
# 
# UVM_INFO @ 17821.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17821.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa925 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa925 
# UVM_INFO @ 17822.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xaf81 VSR2:0xdfa6 psr:0x4 ACTUAL: VSR1:0xaf81 VSR2:0xdfa6 psr:0x4 
# UVM_INFO @ 17822.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xafee pcout:0xafee dr:0x7 sr1:0x6 sr2:0x0 IR_Exec:0xef90 NZP:0x0 M_Data:0xdfa6 enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xafee pcout:0xafee dr:0x7 sr1:0x6 sr2:0x0 IR_Exec:0xef90 NZP:0x0 M_Data:0xdfa6 enable_execute_status:0x0 
# UVM_INFO @ 17822.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb061 pc:0xb060 imem_rd:0x1ACTUAL: npc:0xb061 pc:0xb060 imem_rd:0x1
# UVM_INFO @ 17824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xafee 
# UVM_INFO @ 17824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb062 pc:0xb061 imem_rd:0x1
# UVM_INFO @ 17841.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17841.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 17841.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17841.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17841.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 000  
# IR PCOFFSET9         : 011100111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45152  
# **********************************************
# Time: 17841.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 000  
# IR PCOFFSET9         : 011100111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45152  
# **********************************************
# Time: 17841.000ns 
# 
# UVM_INFO @ 17841.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17841.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb954 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb954 
# UVM_INFO @ 17842.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xaff4 VSR2:0xdfa6 psr:0x4 ACTUAL: VSR1:0xaff4 VSR2:0xdfa6 psr:0x4 
# UVM_INFO @ 17842.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb146 pcout:0xb146 dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x30e7 NZP:0x0 M_Data:0xdfa6 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb146 pcout:0xb146 dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x30e7 NZP:0x0 M_Data:0xdfa6 enable_execute_status:0x0 
# UVM_INFO @ 17842.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb062 pc:0xb061 imem_rd:0x1ACTUAL: npc:0xb062 pc:0xb061 imem_rd:0x1
# UVM_INFO @ 17844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb146 
# UVM_INFO @ 17844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb062 pc:0xb061 imem_rd:0x0
# UVM_INFO @ 17861.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17861.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17861.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17861.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb146 DMem_din:0xdfa6 DMem_rd:0x0 memout:0x9c1b ACTUAL: DMem_addr:0xb146 DMem_din:0xdfa6 DMem_rd:0x0 memout:0x9c1b 
# UVM_INFO @ 17862.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xaff4 VSR2:0xdfa6 psr:0x4 ACTUAL: VSR1:0xaff4 VSR2:0xdfa6 psr:0x4 
# UVM_INFO @ 17862.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb062 pc:0xb061 imem_rd:0x0ACTUAL: npc:0xb062 pc:0xb061 imem_rd:0x0
# UVM_INFO @ 17864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb146 
# UVM_INFO @ 17864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb063 pc:0xb062 imem_rd:0x1
# UVM_INFO @ 17881.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17881.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 17881.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17881.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17881.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 000  
# IR PCOFFSET9         : 011100111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45153  
# **********************************************
# Time: 17881.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 000  
# IR PCOFFSET9         : 011100111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45153  
# **********************************************
# Time: 17881.000ns 
# 
# UVM_INFO @ 17881.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17881.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xddad ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xddad 
# UVM_INFO @ 17882.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xaff4 VSR2:0xdfa6 psr:0x4 ACTUAL: VSR1:0xaff4 VSR2:0xdfa6 psr:0x4 
# UVM_INFO @ 17882.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb147 pcout:0xb147 dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x30e7 NZP:0x0 M_Data:0xdfa6 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb147 pcout:0xb147 dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x30e7 NZP:0x0 M_Data:0xdfa6 enable_execute_status:0x0 
# UVM_INFO @ 17882.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb063 pc:0xb062 imem_rd:0x1ACTUAL: npc:0xb063 pc:0xb062 imem_rd:0x1
# UVM_INFO @ 17884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb147 
# UVM_INFO @ 17884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb063 pc:0xb062 imem_rd:0x0
# UVM_INFO @ 17901.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17901.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17901.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17901.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb147 DMem_din:0xdfa6 DMem_rd:0x0 memout:0x569b ACTUAL: DMem_addr:0xb147 DMem_din:0xdfa6 DMem_rd:0x0 memout:0x569b 
# UVM_INFO @ 17902.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xdfa6 VSR2:0xdfa6 psr:0x4 ACTUAL: VSR1:0xdfa6 VSR2:0xdfa6 psr:0x4 
# UVM_INFO @ 17902.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb063 pc:0xb062 imem_rd:0x0ACTUAL: npc:0xb063 pc:0xb062 imem_rd:0x0
# UVM_INFO @ 17904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb147 
# UVM_INFO @ 17904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb064 pc:0xb063 imem_rd:0x1
# UVM_INFO @ 17921.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17921.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 17921.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17921.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17921.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 101  
# IR BaseR             : 000  
# IR PCOFFSET6         : 000100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45154  
# **********************************************
# Time: 17921.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 101  
# IR BaseR             : 000  
# IR PCOFFSET6         : 000100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45154  
# **********************************************
# Time: 17921.000ns 
# 
# UVM_INFO @ 17921.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17921.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8bb4 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8bb4 
# UVM_INFO @ 17922.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xdfa6 VSR2:0xdfa6 psr:0x4 ACTUAL: VSR1:0xdfa6 VSR2:0xdfa6 psr:0x4 
# UVM_INFO @ 17922.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xdfaa pcout:0xdfaa dr:0x0 sr1:0x0 sr2:0x5 IR_Exec:0x7a04 NZP:0x0 M_Data:0xdfa6 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xdfaa pcout:0xdfaa dr:0x0 sr1:0x0 sr2:0x5 IR_Exec:0x7a04 NZP:0x0 M_Data:0xdfa6 enable_execute_status:0x0 
# UVM_INFO @ 17922.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb064 pc:0xb063 imem_rd:0x1ACTUAL: npc:0xb064 pc:0xb063 imem_rd:0x1
# UVM_INFO @ 17924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xdfaa 
# UVM_INFO @ 17924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb064 pc:0xb063 imem_rd:0x0
# UVM_INFO @ 17941.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17941.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17941.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17941.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xdfaa DMem_din:0xdfa6 DMem_rd:0x0 memout:0xcf72 ACTUAL: DMem_addr:0xdfaa DMem_din:0xdfa6 DMem_rd:0x0 memout:0xcf72 
# UVM_INFO @ 17942.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb53f VSR2:0xdfa6 psr:0x4 ACTUAL: VSR1:0xb53f VSR2:0xdfa6 psr:0x4 
# UVM_INFO @ 17942.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb064 pc:0xb063 imem_rd:0x0ACTUAL: npc:0xb064 pc:0xb063 imem_rd:0x0
# UVM_INFO @ 17944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xdfaa 
# UVM_INFO @ 17944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb065 pc:0xb064 imem_rd:0x1
# UVM_INFO @ 17961.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17961.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 17961.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17961.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 110  
# IR PCOFFSET9         : 001000000  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45155  
# **********************************************
# Time: 17961.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 110  
# IR PCOFFSET9         : 001000000  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45155  
# **********************************************
# Time: 17961.000ns 
# 
# UVM_INFO @ 17961.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17961.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf1b0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf1b0 
# UVM_INFO @ 17962.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb53f VSR2:0xdfa6 psr:0x4 ACTUAL: VSR1:0xb53f VSR2:0xdfa6 psr:0x4 
# UVM_INFO @ 17962.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb0a2 pcout:0xb0a2 dr:0x6 sr1:0x1 sr2:0x0 IR_Exec:0xac40 NZP:0x0 M_Data:0xdfa6 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb0a2 pcout:0xb0a2 dr:0x6 sr1:0x1 sr2:0x0 IR_Exec:0xac40 NZP:0x0 M_Data:0xdfa6 enable_execute_status:0x0 
# UVM_INFO @ 17962.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb065 pc:0xb064 imem_rd:0x1ACTUAL: npc:0xb065 pc:0xb064 imem_rd:0x1
# UVM_INFO @ 17964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb0a2 
# UVM_INFO @ 17964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb065 pc:0xb064 imem_rd:0x0
# UVM_INFO @ 17981.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17981.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17981.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17981.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb0a2 DMem_din:0x0000 DMem_rd:0x1 memout:0xf2bf ACTUAL: DMem_addr:0xb0a2 DMem_din:0x0000 DMem_rd:0x1 memout:0xf2bf 
# UVM_INFO @ 17982.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xdfa6 VSR2:0xdfa6 psr:0x4 ACTUAL: VSR1:0xdfa6 VSR2:0xdfa6 psr:0x4 
# UVM_INFO @ 17982.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb065 pc:0xb064 imem_rd:0x0ACTUAL: npc:0xb065 pc:0xb064 imem_rd:0x0
# UVM_INFO @ 17984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb0a2 
# UVM_INFO @ 17984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb065 pc:0xb064 imem_rd:0x0
# UVM_INFO @ 18001.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18001.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18001.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18001.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x82b9 DMem_din:0x0000 DMem_rd:0x1 memout:0x82b9 ACTUAL: DMem_addr:0x82b9 DMem_din:0x0000 DMem_rd:0x1 memout:0x82b9 
# UVM_INFO @ 18002.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xdfa6 VSR2:0xdfa6 psr:0x4 ACTUAL: VSR1:0xdfa6 VSR2:0xdfa6 psr:0x4 
# UVM_INFO @ 18002.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb065 pc:0xb064 imem_rd:0x0ACTUAL: npc:0xb065 pc:0xb064 imem_rd:0x0
# UVM_INFO @ 18004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb0a2 
# UVM_INFO @ 18004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb066 pc:0xb065 imem_rd:0x1
# UVM_INFO @ 18021.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18021.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18021.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18021.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18021.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9a19 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9a19 
# UVM_INFO @ 18022.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xdfa6 VSR2:0xdfa6 psr:0x4 ACTUAL: VSR1:0xdfa6 VSR2:0xdfa6 psr:0x4 
# UVM_INFO @ 18022.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb066 pc:0xb065 imem_rd:0x1ACTUAL: npc:0xb066 pc:0xb065 imem_rd:0x1
# UVM_INFO @ 18024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb0a2 
# UVM_INFO @ 18024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb066 pc:0xb065 imem_rd:0x0
# UVM_INFO @ 18041.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18041.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18041.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18041.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb0a2 DMem_din:0x0000 DMem_rd:0x1 memout:0x54cd ACTUAL: DMem_addr:0xb0a2 DMem_din:0x0000 DMem_rd:0x1 memout:0x54cd 
# UVM_INFO @ 18042.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x8f24 VSR2:0xb53f psr:0x4 ACTUAL: VSR1:0x8f24 VSR2:0xb53f psr:0x4 
# UVM_INFO @ 18042.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb066 pc:0xb065 imem_rd:0x0ACTUAL: npc:0xb066 pc:0xb065 imem_rd:0x0
# UVM_INFO @ 18044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb0a2 
# UVM_INFO @ 18044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb066 pc:0xb065 imem_rd:0x0
# UVM_INFO @ 18061.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18061.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18061.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18061.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb036 DMem_din:0x0000 DMem_rd:0x1 memout:0xb036 ACTUAL: DMem_addr:0xb036 DMem_din:0x0000 DMem_rd:0x1 memout:0xb036 
# UVM_INFO @ 18062.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x8f24 VSR2:0xb53f psr:0x4 ACTUAL: VSR1:0x8f24 VSR2:0xb53f psr:0x4 
# UVM_INFO @ 18062.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb066 pc:0xb065 imem_rd:0x0ACTUAL: npc:0xb066 pc:0xb065 imem_rd:0x0
# UVM_INFO @ 18064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb0a2 
# UVM_INFO @ 18064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb067 pc:0xb066 imem_rd:0x1
# UVM_INFO @ 18081.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18081.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 18081.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18081.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18081.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 001  
# IR SR1               : 100  
# IR IM                : 0  
# IR SR2               : 001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45157  
# **********************************************
# Time: 18081.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 001  
# IR SR1               : 100  
# IR IM                : 0  
# IR SR2               : 001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45157  
# **********************************************
# Time: 18081.000ns 
# 
# UVM_INFO @ 18081.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18081.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7655 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7655 
# UVM_INFO @ 18082.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x8f24 VSR2:0xb53f psr:0x4 ACTUAL: VSR1:0x8f24 VSR2:0xb53f psr:0x4 
# UVM_INFO @ 18082.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x4463 pcout:0x4463 dr:0x1 sr1:0x4 sr2:0x1 IR_Exec:0x1301 NZP:0x0 M_Data:0xb53f enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x4463 pcout:0x4463 dr:0x1 sr1:0x4 sr2:0x1 IR_Exec:0x1301 NZP:0x0 M_Data:0xb53f enable_execute_status:0x0 
# UVM_INFO @ 18082.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb067 pc:0xb066 imem_rd:0x1ACTUAL: npc:0xb067 pc:0xb066 imem_rd:0x1
# UVM_INFO @ 18084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x4463 
# UVM_INFO @ 18084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb068 pc:0xb067 imem_rd:0x1
# UVM_INFO @ 18101.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18101.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 18101.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18101.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18101.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 110  
# IR PCOFFSET9         : 011100000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45158  
# **********************************************
# Time: 18101.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 110  
# IR PCOFFSET9         : 011100000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45158  
# **********************************************
# Time: 18101.000ns 
# 
# UVM_INFO @ 18101.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18101.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7255 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7255 
# UVM_INFO @ 18102.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xaff4 VSR2:0x9a19 psr:0x1 ACTUAL: VSR1:0xaff4 VSR2:0x9a19 psr:0x1 
# UVM_INFO @ 18102.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb145 pcout:0xb145 dr:0x0 sr1:0x3 sr2:0x6 IR_Exec:0x3ce0 NZP:0x0 M_Data:0x9a19 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb145 pcout:0xb145 dr:0x0 sr1:0x3 sr2:0x6 IR_Exec:0x3ce0 NZP:0x0 M_Data:0x9a19 enable_execute_status:0x0 
# UVM_INFO @ 18102.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb068 pc:0xb067 imem_rd:0x1ACTUAL: npc:0xb068 pc:0xb067 imem_rd:0x1
# UVM_INFO @ 18104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb145 
# UVM_INFO @ 18104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb068 pc:0xb067 imem_rd:0x0
# UVM_INFO @ 18121.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18121.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18121.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18121.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb145 DMem_din:0x9a19 DMem_rd:0x0 memout:0xda62 ACTUAL: DMem_addr:0xb145 DMem_din:0x9a19 DMem_rd:0x0 memout:0xda62 
# UVM_INFO @ 18122.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xdfa6 VSR2:0xdfa6 psr:0x1 ACTUAL: VSR1:0xdfa6 VSR2:0xdfa6 psr:0x1 
# UVM_INFO @ 18122.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb068 pc:0xb067 imem_rd:0x0ACTUAL: npc:0xb068 pc:0xb067 imem_rd:0x0
# UVM_INFO @ 18124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb145 
# UVM_INFO @ 18124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb069 pc:0xb068 imem_rd:0x1
# UVM_INFO @ 18141.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18141.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 18141.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18141.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18141.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 001  
# IR PCOFFSET9         : 101111110  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45159  
# **********************************************
# Time: 18141.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 001  
# IR PCOFFSET9         : 101111110  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45159  
# **********************************************
# Time: 18141.000ns 
# 
# UVM_INFO @ 18141.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18141.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x76c6 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x76c6 
# UVM_INFO @ 18142.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xdfa6 VSR2:0xdfa6 psr:0x1 ACTUAL: VSR1:0xdfa6 VSR2:0xdfa6 psr:0x1 
# UVM_INFO @ 18142.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xafe4 pcout:0xafe4 dr:0x1 sr1:0x5 sr2:0x0 IR_Exec:0xe37e NZP:0x0 M_Data:0xdfa6 enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xafe4 pcout:0xafe4 dr:0x1 sr1:0x5 sr2:0x0 IR_Exec:0xe37e NZP:0x0 M_Data:0xdfa6 enable_execute_status:0x0 
# UVM_INFO @ 18142.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb069 pc:0xb068 imem_rd:0x1ACTUAL: npc:0xb069 pc:0xb068 imem_rd:0x1
# UVM_INFO @ 18144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xafe4 
# UVM_INFO @ 18144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb06a pc:0xb069 imem_rd:0x1
# UVM_INFO @ 18161.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18161.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 18161.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18161.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18161.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 000  
# IR SR1               : 010  
# IR IM                : 0  
# IR SR2               : 000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45160  
# **********************************************
# Time: 18161.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 000  
# IR SR1               : 010  
# IR IM                : 0  
# IR SR2               : 000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45160  
# **********************************************
# Time: 18161.000ns 
# 
# UVM_INFO @ 18161.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18161.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x071e ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x071e 
# UVM_INFO @ 18162.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x8f80 VSR2:0xdfa6 psr:0x4 ACTUAL: VSR1:0x8f80 VSR2:0xdfa6 psr:0x4 
# UVM_INFO @ 18162.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x6f26 pcout:0x6f26 dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x1080 NZP:0x0 M_Data:0xdfa6 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x6f26 pcout:0x6f26 dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x1080 NZP:0x0 M_Data:0xdfa6 enable_execute_status:0x0 
# UVM_INFO @ 18162.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb06a pc:0xb069 imem_rd:0x1ACTUAL: npc:0xb06a pc:0xb069 imem_rd:0x1
# UVM_INFO @ 18164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x6f26 
# UVM_INFO @ 18164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb06b pc:0xb06a imem_rd:0x1
# UVM_INFO @ 18181.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18181.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 18181.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18181.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 000  
# IR SR1               : 010  
# IR IM                : 0  
# IR SR2               : 000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45161  
# **********************************************
# Time: 18181.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 000  
# IR SR1               : 010  
# IR IM                : 0  
# IR SR2               : 000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45161  
# **********************************************
# Time: 18181.000ns 
# 
# UVM_INFO @ 18181.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18181.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2cc4 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2cc4 
# UVM_INFO @ 18182.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x8f80 VSR2:0xdfa6 psr:0x1 ACTUAL: VSR1:0x8f80 VSR2:0xdfa6 psr:0x1 
# UVM_INFO @ 18182.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfea6 pcout:0xfea6 dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x1080 NZP:0x0 M_Data:0x6f26 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfea6 pcout:0xfea6 dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x1080 NZP:0x0 M_Data:0x6f26 enable_execute_status:0x0 
# UVM_INFO @ 18182.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb06b pc:0xb06a imem_rd:0x1ACTUAL: npc:0xb06b pc:0xb06a imem_rd:0x1
# UVM_INFO @ 18184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xfea6 
# UVM_INFO @ 18184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb06c pc:0xb06b imem_rd:0x1
# UVM_INFO @ 18201.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18201.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18201.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18201.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa281 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa281 
# UVM_INFO @ 18202.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x6f26 VSR2:0x6f26 psr:0x4 ACTUAL: VSR1:0x6f26 VSR2:0x6f26 psr:0x4 
# UVM_INFO @ 18202.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb06c pc:0xb06b imem_rd:0x1ACTUAL: npc:0xb06c pc:0xb06b imem_rd:0x1
# UVM_INFO @ 18204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xfea6 
# UVM_INFO @ 18204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb06d pc:0xb06c imem_rd:0x1
# UVM_INFO @ 18221.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18221.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18221.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18221.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18221.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x435b ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x435b 
# UVM_INFO @ 18222.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xfea6 VSR2:0xfea6 psr:0x4 ACTUAL: VSR1:0xfea6 VSR2:0xfea6 psr:0x4 
# UVM_INFO @ 18222.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb06d pc:0xb06c imem_rd:0x1ACTUAL: npc:0xb06d pc:0xb06c imem_rd:0x1
# UVM_INFO @ 18224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xfea6 
# UVM_INFO @ 18224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb06e pc:0xb06d imem_rd:0x1
# UVM_INFO @ 18241.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18241.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 18241.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18241.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18241.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 101  
# IR PCOFFSET9         : 000111101  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45164  
# **********************************************
# Time: 18241.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 101  
# IR PCOFFSET9         : 000111101  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45164  
# **********************************************
# Time: 18241.000ns 
# 
# UVM_INFO @ 18241.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18241.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5ac5 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5ac5 
# UVM_INFO @ 18242.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xfea6 VSR2:0xfea6 psr:0x4 ACTUAL: VSR1:0xfea6 VSR2:0xfea6 psr:0x4 
# UVM_INFO @ 18242.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xb0a8 pcout:0xb0a8 dr:0x5 sr1:0x0 sr2:0x0 IR_Exec:0xea3d NZP:0x0 M_Data:0xfea6 enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xb0a8 pcout:0xb0a8 dr:0x5 sr1:0x0 sr2:0x0 IR_Exec:0xea3d NZP:0x0 M_Data:0xfea6 enable_execute_status:0x0 
# UVM_INFO @ 18242.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb06e pc:0xb06d imem_rd:0x1ACTUAL: npc:0xb06e pc:0xb06d imem_rd:0x1
# UVM_INFO @ 18244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb0a8 
# UVM_INFO @ 18244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb06f pc:0xb06e imem_rd:0x1
# UVM_INFO @ 18261.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18261.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 18261.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18261.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18261.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 101  
# IR PCOFFSET9         : 000111101  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45165  
# **********************************************
# Time: 18261.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 101  
# IR PCOFFSET9         : 000111101  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45165  
# **********************************************
# Time: 18261.000ns 
# 
# UVM_INFO @ 18261.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18261.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf810 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf810 
# UVM_INFO @ 18262.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xfea6 VSR2:0xfea6 psr:0x4 ACTUAL: VSR1:0xfea6 VSR2:0xfea6 psr:0x4 
# UVM_INFO @ 18262.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xb0a9 pcout:0xb0a9 dr:0x5 sr1:0x0 sr2:0x0 IR_Exec:0xea3d NZP:0x0 M_Data:0xfea6 enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xb0a9 pcout:0xb0a9 dr:0x5 sr1:0x0 sr2:0x0 IR_Exec:0xea3d NZP:0x0 M_Data:0xfea6 enable_execute_status:0x0 
# UVM_INFO @ 18262.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb06f pc:0xb06e imem_rd:0x1ACTUAL: npc:0xb06f pc:0xb06e imem_rd:0x1
# UVM_INFO @ 18264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb0a9 
# UVM_INFO @ 18264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb070 pc:0xb06f imem_rd:0x1
# UVM_INFO @ 18281.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18281.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 18281.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18281.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18281.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 010  
# IR BaseR             : 001  
# IR PCOFFSET6         : 111000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45166  
# **********************************************
# Time: 18281.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 010  
# IR BaseR             : 001  
# IR PCOFFSET6         : 111000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45166  
# **********************************************
# Time: 18281.000ns 
# 
# UVM_INFO @ 18281.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18281.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4fb7 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4fb7 
# UVM_INFO @ 18282.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xafe4 VSR2:0x8f80 psr:0x4 ACTUAL: VSR1:0xafe4 VSR2:0x8f80 psr:0x4 
# UVM_INFO @ 18282.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xafdc pcout:0xafdc dr:0x0 sr1:0x1 sr2:0x2 IR_Exec:0x7478 NZP:0x0 M_Data:0x8f80 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xafdc pcout:0xafdc dr:0x0 sr1:0x1 sr2:0x2 IR_Exec:0x7478 NZP:0x0 M_Data:0x8f80 enable_execute_status:0x0 
# UVM_INFO @ 18282.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb070 pc:0xb06f imem_rd:0x1ACTUAL: npc:0xb070 pc:0xb06f imem_rd:0x1
# UVM_INFO @ 18284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xafdc 
# UVM_INFO @ 18284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb070 pc:0xb06f imem_rd:0x0
# UVM_INFO @ 18301.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18301.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18301.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18301.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xafdc DMem_din:0x8f80 DMem_rd:0x0 memout:0x0524 ACTUAL: DMem_addr:0xafdc DMem_din:0x8f80 DMem_rd:0x0 memout:0x0524 
# UVM_INFO @ 18302.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xafe4 VSR2:0x8f80 psr:0x4 ACTUAL: VSR1:0xafe4 VSR2:0x8f80 psr:0x4 
# UVM_INFO @ 18302.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb070 pc:0xb06f imem_rd:0x0ACTUAL: npc:0xb070 pc:0xb06f imem_rd:0x0
# UVM_INFO @ 18304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xafdc 
# UVM_INFO @ 18304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb071 pc:0xb070 imem_rd:0x1
# UVM_INFO @ 18321.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18321.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 18321.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18321.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18321.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 010  
# IR BaseR             : 001  
# IR PCOFFSET6         : 111000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45167  
# **********************************************
# Time: 18321.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 010  
# IR BaseR             : 001  
# IR PCOFFSET6         : 111000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45167  
# **********************************************
# Time: 18321.000ns 
# 
# UVM_INFO @ 18321.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18321.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0e25 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0e25 
# UVM_INFO @ 18322.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xafe4 VSR2:0x8f80 psr:0x4 ACTUAL: VSR1:0xafe4 VSR2:0x8f80 psr:0x4 
# UVM_INFO @ 18322.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xafdc pcout:0xafdc dr:0x0 sr1:0x1 sr2:0x2 IR_Exec:0x7478 NZP:0x0 M_Data:0x8f80 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xafdc pcout:0xafdc dr:0x0 sr1:0x1 sr2:0x2 IR_Exec:0x7478 NZP:0x0 M_Data:0x8f80 enable_execute_status:0x0 
# UVM_INFO @ 18322.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb071 pc:0xb070 imem_rd:0x1ACTUAL: npc:0xb071 pc:0xb070 imem_rd:0x1
# UVM_INFO @ 18324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xafdc 
# UVM_INFO @ 18324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb071 pc:0xb070 imem_rd:0x0
# UVM_INFO @ 18341.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18341.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18341.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18341.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xafdc DMem_din:0x8f80 DMem_rd:0x0 memout:0xbaad ACTUAL: DMem_addr:0xafdc DMem_din:0x8f80 DMem_rd:0x0 memout:0xbaad 
# UVM_INFO @ 18342.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xaff4 VSR2:0xfea6 psr:0x4 ACTUAL: VSR1:0xaff4 VSR2:0xfea6 psr:0x4 
# UVM_INFO @ 18342.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb071 pc:0xb070 imem_rd:0x0ACTUAL: npc:0xb071 pc:0xb070 imem_rd:0x0
# UVM_INFO @ 18344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xafdc 
# UVM_INFO @ 18344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb072 pc:0xb071 imem_rd:0x1
# UVM_INFO @ 18361.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18361.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 18361.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18361.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 100  
# IR PCOFFSET9         : 011101101  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45168  
# **********************************************
# Time: 18361.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 100  
# IR PCOFFSET9         : 011101101  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45168  
# **********************************************
# Time: 18361.000ns 
# 
# UVM_INFO @ 18361.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18361.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x40cf ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x40cf 
# UVM_INFO @ 18362.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xaff4 VSR2:0xfea6 psr:0x4 ACTUAL: VSR1:0xaff4 VSR2:0xfea6 psr:0x4 
# UVM_INFO @ 18362.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xb15c pcout:0xb15c dr:0x4 sr1:0x3 sr2:0x0 IR_Exec:0xe8ed NZP:0x0 M_Data:0xfea6 enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xb15c pcout:0xb15c dr:0x4 sr1:0x3 sr2:0x0 IR_Exec:0xe8ed NZP:0x0 M_Data:0xfea6 enable_execute_status:0x0 
# UVM_INFO @ 18362.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb072 pc:0xb071 imem_rd:0x1ACTUAL: npc:0xb072 pc:0xb071 imem_rd:0x1
# UVM_INFO @ 18364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb15c 
# UVM_INFO @ 18364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb073 pc:0xb072 imem_rd:0x1
# UVM_INFO @ 18381.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18381.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18381.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18381.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18381.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x512d ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x512d 
# UVM_INFO @ 18382.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xfea6 VSR2:0xfea6 psr:0x4 ACTUAL: VSR1:0xfea6 VSR2:0xfea6 psr:0x4 
# UVM_INFO @ 18382.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb073 pc:0xb072 imem_rd:0x1ACTUAL: npc:0xb073 pc:0xb072 imem_rd:0x1
# UVM_INFO @ 18384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb15c 
# UVM_INFO @ 18384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb074 pc:0xb073 imem_rd:0x1
# UVM_INFO @ 18401.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18401.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 18401.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18401.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18401.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 010  
# IR PCOFFSET9         : 001001110  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45170  
# **********************************************
# Time: 18401.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 010  
# IR PCOFFSET9         : 001001110  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45170  
# **********************************************
# Time: 18401.000ns 
# 
# UVM_INFO @ 18401.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18401.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5d28 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5d28 
# UVM_INFO @ 18402.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xafe4 VSR2:0xfea6 psr:0x4 ACTUAL: VSR1:0xafe4 VSR2:0xfea6 psr:0x4 
# UVM_INFO @ 18402.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xb0bf pcout:0xb0bf dr:0x2 sr1:0x1 sr2:0x0 IR_Exec:0xe44e NZP:0x0 M_Data:0xfea6 enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xb0bf pcout:0xb0bf dr:0x2 sr1:0x1 sr2:0x0 IR_Exec:0xe44e NZP:0x0 M_Data:0xfea6 enable_execute_status:0x0 
# UVM_INFO @ 18402.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb074 pc:0xb073 imem_rd:0x1ACTUAL: npc:0xb074 pc:0xb073 imem_rd:0x1
# UVM_INFO @ 18404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb0bf 
# UVM_INFO @ 18404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb074 pc:0xb073 imem_rd:0x0
# UVM_INFO @ 18421.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18421.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 18421.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18421.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18421.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 010  
# IR PCOFFSET9         : 001001110  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45171  
# **********************************************
# Time: 18421.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 010  
# IR PCOFFSET9         : 001001110  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45171  
# **********************************************
# Time: 18421.000ns 
# 
# UVM_INFO @ 18421.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18421.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa293 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa293 
# UVM_INFO @ 18422.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xafe4 VSR2:0xfea6 psr:0x4 ACTUAL: VSR1:0xafe4 VSR2:0xfea6 psr:0x4 
# UVM_INFO @ 18422.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xb0c0 pcout:0xb0c0 dr:0x2 sr1:0x1 sr2:0x0 IR_Exec:0xe44e NZP:0x0 M_Data:0xfea6 enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xb0c0 pcout:0xb0c0 dr:0x2 sr1:0x1 sr2:0x0 IR_Exec:0xe44e NZP:0x0 M_Data:0xfea6 enable_execute_status:0x0 
# UVM_INFO @ 18422.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb074 pc:0xb073 imem_rd:0x0ACTUAL: npc:0xb074 pc:0xb073 imem_rd:0x0
# UVM_INFO @ 18424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb0c0 
# UVM_INFO @ 18424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb074 pc:0xb073 imem_rd:0x0
# UVM_INFO @ 18441.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18441.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 18441.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18441.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18441.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x259d ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x259d 
# UVM_INFO @ 18442.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb0bf VSR2:0xfea6 psr:0x4 ACTUAL: VSR1:0xb0bf VSR2:0xfea6 psr:0x4 
# UVM_INFO @ 18442.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb0c0 pcout:0xb0c0 dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0xc080 NZP:0x7 M_Data:0xfea6 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb0c0 pcout:0xb0c0 dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0xc080 NZP:0x7 M_Data:0xfea6 enable_execute_status:0x0 
# UVM_INFO @ 18442.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb074 pc:0xb073 imem_rd:0x0ACTUAL: npc:0xb074 pc:0xb073 imem_rd:0x0
# UVM_INFO @ 18444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb0c0 
# UVM_INFO @ 18444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb075 pc:0xb074 imem_rd:0x1
# UVM_INFO @ 18461.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18461.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18461.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18461.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xbd9e ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xbd9e 
# UVM_INFO @ 18462.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb0c0 VSR2:0xfea6 psr:0x4 ACTUAL: VSR1:0xb0c0 VSR2:0xfea6 psr:0x4 
# UVM_INFO @ 18462.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb075 pc:0xb074 imem_rd:0x1ACTUAL: npc:0xb075 pc:0xb074 imem_rd:0x1
# UVM_INFO @ 18464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb0c0 
# UVM_INFO @ 18464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb076 pc:0xb075 imem_rd:0x1
# UVM_INFO @ 18481.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18481.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18481.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : JMP 
# IR BaseR             : 010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001100  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45172  
# **********************************************
# Time: 18481.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : JMP 
# IR BaseR             : 010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001100  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45172  
# **********************************************
# Time: 18481.000ns 
# 
# UVM_INFO @ 18481.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18481.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa5ea ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa5ea 
# UVM_INFO @ 18482.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb0c0 VSR2:0xfea6 psr:0x4 ACTUAL: VSR1:0xb0c0 VSR2:0xfea6 psr:0x4 
# UVM_INFO @ 18482.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb076 pc:0xb075 imem_rd:0x1ACTUAL: npc:0xb076 pc:0xb075 imem_rd:0x1
# UVM_INFO @ 18484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb0c0 
# UVM_INFO @ 18484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb077 pc:0xb076 imem_rd:0x1
# UVM_INFO @ 18501.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18501.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18501.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18501.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xfe07 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xfe07 
# UVM_INFO @ 18502.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xfea6 VSR2:0xfea6 psr:0x4 ACTUAL: VSR1:0xfea6 VSR2:0xfea6 psr:0x4 
# UVM_INFO @ 18502.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb077 pc:0xb076 imem_rd:0x1ACTUAL: npc:0xb077 pc:0xb076 imem_rd:0x1
# UVM_INFO @ 18504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb0c0 
# UVM_INFO @ 18504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb078 pc:0xb077 imem_rd:0x1
# UVM_INFO @ 18521.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18521.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18521.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18521.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc58d ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc58d 
# UVM_INFO @ 18522.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xfea6 VSR2:0xfea6 psr:0x4 ACTUAL: VSR1:0xfea6 VSR2:0xfea6 psr:0x4 
# UVM_INFO @ 18522.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb078 pc:0xb077 imem_rd:0x1ACTUAL: npc:0xb078 pc:0xb077 imem_rd:0x1
# UVM_INFO @ 18524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb0c0 
# UVM_INFO @ 18524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb078 pc:0xb077 imem_rd:0x0
# UVM_INFO @ 18541.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18541.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18541.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18541.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18541.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xbe17 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xbe17 
# UVM_INFO @ 18542.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xfea6 VSR2:0xfea6 psr:0x4 ACTUAL: VSR1:0xfea6 VSR2:0xfea6 psr:0x4 
# UVM_INFO @ 18542.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb078 pc:0xb077 imem_rd:0x0ACTUAL: npc:0xb078 pc:0xb077 imem_rd:0x0
# UVM_INFO @ 18544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb0c0 
# UVM_INFO @ 18544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb079 pc:0xb078 imem_rd:0x1
# UVM_INFO @ 18561.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18561.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 18561.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18561.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18561.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2bed ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2bed 
# UVM_INFO @ 18562.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xaff4 VSR2:0xfea6 psr:0x4 ACTUAL: VSR1:0xaff4 VSR2:0xfea6 psr:0x4 
# UVM_INFO @ 18562.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb165 pcout:0xb165 dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x04ee NZP:0x2 M_Data:0xfea6 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb165 pcout:0xb165 dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x04ee NZP:0x2 M_Data:0xfea6 enable_execute_status:0x0 
# UVM_INFO @ 18562.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb079 pc:0xb078 imem_rd:0x1ACTUAL: npc:0xb079 pc:0xb078 imem_rd:0x1
# UVM_INFO @ 18564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb165 
# UVM_INFO @ 18564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb07a pc:0xb079 imem_rd:0x1
# UVM_INFO @ 18581.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18581.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18581.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18581.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 010  
# IR PCOFFSET9         : 011101110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45176  
# **********************************************
# Time: 18581.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 010  
# IR PCOFFSET9         : 011101110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45176  
# **********************************************
# Time: 18581.000ns 
# 
# UVM_INFO @ 18581.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18581.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xea82 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xea82 
# UVM_INFO @ 18582.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xaff4 VSR2:0xfea6 psr:0x4 ACTUAL: VSR1:0xaff4 VSR2:0xfea6 psr:0x4 
# UVM_INFO @ 18582.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb07a pc:0xb079 imem_rd:0x1ACTUAL: npc:0xb07a pc:0xb079 imem_rd:0x1
# UVM_INFO @ 18584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb165 
# UVM_INFO @ 18584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb07b pc:0xb07a imem_rd:0x1
# UVM_INFO @ 18601.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18601.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 18601.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18601.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18601.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 001  
# IR PCOFFSET9         : 101100100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45177  
# **********************************************
# Time: 18601.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 001  
# IR PCOFFSET9         : 101100100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45177  
# **********************************************
# Time: 18601.000ns 
# 
# UVM_INFO @ 18601.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18601.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd0a5 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd0a5 
# UVM_INFO @ 18602.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb0a9 VSR2:0xafe4 psr:0x4 ACTUAL: VSR1:0xb0a9 VSR2:0xafe4 psr:0x4 
# UVM_INFO @ 18602.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xafdc pcout:0xafdc dr:0x0 sr1:0x5 sr2:0x1 IR_Exec:0xb364 NZP:0x0 M_Data:0xafe4 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xafdc pcout:0xafdc dr:0x0 sr1:0x5 sr2:0x1 IR_Exec:0xb364 NZP:0x0 M_Data:0xafe4 enable_execute_status:0x0 
# UVM_INFO @ 18602.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb07b pc:0xb07a imem_rd:0x1ACTUAL: npc:0xb07b pc:0xb07a imem_rd:0x1
# UVM_INFO @ 18604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xafdc 
# UVM_INFO @ 18604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb07b pc:0xb07a imem_rd:0x0
# UVM_INFO @ 18621.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18621.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18621.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18621.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xafdc DMem_din:0x0000 DMem_rd:0x1 memout:0x9067 ACTUAL: DMem_addr:0xafdc DMem_din:0x0000 DMem_rd:0x1 memout:0x9067 
# UVM_INFO @ 18622.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb0a9 VSR2:0xafe4 psr:0x4 ACTUAL: VSR1:0xb0a9 VSR2:0xafe4 psr:0x4 
# UVM_INFO @ 18622.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb07b pc:0xb07a imem_rd:0x0ACTUAL: npc:0xb07b pc:0xb07a imem_rd:0x0
# UVM_INFO @ 18624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xafdc 
# UVM_INFO @ 18624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb07b pc:0xb07a imem_rd:0x0
# UVM_INFO @ 18641.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18641.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18641.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18641.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xbc7e DMem_din:0xafe4 DMem_rd:0x0 memout:0xbc7e ACTUAL: DMem_addr:0xbc7e DMem_din:0xafe4 DMem_rd:0x0 memout:0xbc7e 
# UVM_INFO @ 18642.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb0a9 VSR2:0xafe4 psr:0x4 ACTUAL: VSR1:0xb0a9 VSR2:0xafe4 psr:0x4 
# UVM_INFO @ 18642.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb07b pc:0xb07a imem_rd:0x0ACTUAL: npc:0xb07b pc:0xb07a imem_rd:0x0
# UVM_INFO @ 18644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xafdc 
# UVM_INFO @ 18644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb07c pc:0xb07b imem_rd:0x1
# UVM_INFO @ 18661.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18661.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 18661.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18661.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18661.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 001  
# IR PCOFFSET9         : 101100100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45178  
# **********************************************
# Time: 18661.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 001  
# IR PCOFFSET9         : 101100100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45178  
# **********************************************
# Time: 18661.000ns 
# 
# UVM_INFO @ 18661.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18661.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc74c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc74c 
# UVM_INFO @ 18662.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb0a9 VSR2:0xafe4 psr:0x4 ACTUAL: VSR1:0xb0a9 VSR2:0xafe4 psr:0x4 
# UVM_INFO @ 18662.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xafdd pcout:0xafdd dr:0x0 sr1:0x5 sr2:0x1 IR_Exec:0xb364 NZP:0x0 M_Data:0xafe4 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xafdd pcout:0xafdd dr:0x0 sr1:0x5 sr2:0x1 IR_Exec:0xb364 NZP:0x0 M_Data:0xafe4 enable_execute_status:0x0 
# UVM_INFO @ 18662.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb07c pc:0xb07b imem_rd:0x1ACTUAL: npc:0xb07c pc:0xb07b imem_rd:0x1
# UVM_INFO @ 18664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xafdd 
# UVM_INFO @ 18664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb07c pc:0xb07b imem_rd:0x0
# UVM_INFO @ 18681.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18681.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18681.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18681.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xafdd DMem_din:0x0000 DMem_rd:0x1 memout:0xcd69 ACTUAL: DMem_addr:0xafdd DMem_din:0x0000 DMem_rd:0x1 memout:0xcd69 
# UVM_INFO @ 18682.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb165 VSR2:0xb165 psr:0x4 ACTUAL: VSR1:0xb165 VSR2:0xb165 psr:0x4 
# UVM_INFO @ 18682.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb07c pc:0xb07b imem_rd:0x0ACTUAL: npc:0xb07c pc:0xb07b imem_rd:0x0
# UVM_INFO @ 18684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xafdd 
# UVM_INFO @ 18684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb07c pc:0xb07b imem_rd:0x0
# UVM_INFO @ 18701.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18701.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18701.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18701.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xecba DMem_din:0xafe4 DMem_rd:0x0 memout:0xecba ACTUAL: DMem_addr:0xecba DMem_din:0xafe4 DMem_rd:0x0 memout:0xecba 
# UVM_INFO @ 18702.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb165 VSR2:0xb165 psr:0x4 ACTUAL: VSR1:0xb165 VSR2:0xb165 psr:0x4 
# UVM_INFO @ 18702.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb07c pc:0xb07b imem_rd:0x0ACTUAL: npc:0xb07c pc:0xb07b imem_rd:0x0
# UVM_INFO @ 18704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xafdd 
# UVM_INFO @ 18704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb07d pc:0xb07c imem_rd:0x1
# UVM_INFO @ 18721.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18721.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 18721.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18721.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 011  
# IR BaseR             : 000  
# IR PCOFFSET6         : 100011  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45179  
# **********************************************
# Time: 18721.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 011  
# IR BaseR             : 000  
# IR PCOFFSET6         : 100011  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45179  
# **********************************************
# Time: 18721.000ns 
# 
# UVM_INFO @ 18721.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18721.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2126 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2126 
# UVM_INFO @ 18722.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb165 VSR2:0xb165 psr:0x4 ACTUAL: VSR1:0xb165 VSR2:0xb165 psr:0x4 
# UVM_INFO @ 18722.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb148 pcout:0xb148 dr:0x3 sr1:0x0 sr2:0x0 IR_Exec:0x6623 NZP:0x0 M_Data:0xb165 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb148 pcout:0xb148 dr:0x3 sr1:0x0 sr2:0x0 IR_Exec:0x6623 NZP:0x0 M_Data:0xb165 enable_execute_status:0x0 
# UVM_INFO @ 18722.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb07d pc:0xb07c imem_rd:0x1ACTUAL: npc:0xb07d pc:0xb07c imem_rd:0x1
# UVM_INFO @ 18724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb148 
# UVM_INFO @ 18724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb07d pc:0xb07c imem_rd:0x0
# UVM_INFO @ 18741.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18741.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18741.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18741.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb148 DMem_din:0x0000 DMem_rd:0x1 memout:0xf12f ACTUAL: DMem_addr:0xb148 DMem_din:0x0000 DMem_rd:0x1 memout:0xf12f 
# UVM_INFO @ 18742.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb165 VSR2:0xb165 psr:0x4 ACTUAL: VSR1:0xb165 VSR2:0xb165 psr:0x4 
# UVM_INFO @ 18742.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb07d pc:0xb07c imem_rd:0x0ACTUAL: npc:0xb07d pc:0xb07c imem_rd:0x0
# UVM_INFO @ 18744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb148 
# UVM_INFO @ 18744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb07e pc:0xb07d imem_rd:0x1
# UVM_INFO @ 18761.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18761.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18761.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18761.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18761.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6c95 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6c95 
# UVM_INFO @ 18762.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb165 VSR2:0xb165 psr:0x1 ACTUAL: VSR1:0xb165 VSR2:0xb165 psr:0x1 
# UVM_INFO @ 18762.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb07e pc:0xb07d imem_rd:0x1ACTUAL: npc:0xb07e pc:0xb07d imem_rd:0x1
# UVM_INFO @ 18764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb148 
# UVM_INFO @ 18764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb07e pc:0xb07d imem_rd:0x0
# UVM_INFO @ 18781.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18781.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18781.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18781.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb148 DMem_din:0x0000 DMem_rd:0x1 memout:0x93df ACTUAL: DMem_addr:0xb148 DMem_din:0x0000 DMem_rd:0x1 memout:0x93df 
# UVM_INFO @ 18782.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xafe4 VSR2:0xafee psr:0x1 ACTUAL: VSR1:0xafe4 VSR2:0xafee psr:0x1 
# UVM_INFO @ 18782.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb07e pc:0xb07d imem_rd:0x0ACTUAL: npc:0xb07e pc:0xb07d imem_rd:0x0
# UVM_INFO @ 18784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb148 
# UVM_INFO @ 18784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb07f pc:0xb07e imem_rd:0x1
# UVM_INFO @ 18801.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18801.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 18801.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18801.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18801.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 001  
# IR SR1               : 001  
# IR IM                : 0  
# IR SR2               : 111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45181  
# **********************************************
# Time: 18801.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 001  
# IR SR1               : 001  
# IR IM                : 0  
# IR SR2               : 111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45181  
# **********************************************
# Time: 18801.000ns 
# 
# UVM_INFO @ 18801.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18801.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc0d9 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc0d9 
# UVM_INFO @ 18802.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xafe4 VSR2:0xafee psr:0x1 ACTUAL: VSR1:0xafe4 VSR2:0xafee psr:0x1 
# UVM_INFO @ 18802.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xafdb pcout:0xafdb dr:0x1 sr1:0x1 sr2:0x7 IR_Exec:0x1277 NZP:0x0 M_Data:0xafee enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xafdb pcout:0xafdb dr:0x1 sr1:0x1 sr2:0x7 IR_Exec:0x1277 NZP:0x0 M_Data:0xafee enable_execute_status:0x0 
# UVM_INFO @ 18802.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb07f pc:0xb07e imem_rd:0x1ACTUAL: npc:0xb07f pc:0xb07e imem_rd:0x1
# UVM_INFO @ 18804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xafdb 
# UVM_INFO @ 18804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb080 pc:0xb07f imem_rd:0x1
# UVM_INFO @ 18821.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18821.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 18821.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18821.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18821.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 111  
# IR BaseR             : 010  
# IR PCOFFSET6         : 001010  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45182  
# **********************************************
# Time: 18821.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 111  
# IR BaseR             : 010  
# IR PCOFFSET6         : 001010  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45182  
# **********************************************
# Time: 18821.000ns 
# 
# UVM_INFO @ 18821.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18821.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf312 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf312 
# UVM_INFO @ 18822.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb0c0 VSR2:0xb165 psr:0x4 ACTUAL: VSR1:0xb0c0 VSR2:0xb165 psr:0x4 
# UVM_INFO @ 18822.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb0ca pcout:0xb0ca dr:0x7 sr1:0x2 sr2:0x0 IR_Exec:0x6e8a NZP:0x0 M_Data:0xb165 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb0ca pcout:0xb0ca dr:0x7 sr1:0x2 sr2:0x0 IR_Exec:0x6e8a NZP:0x0 M_Data:0xb165 enable_execute_status:0x0 
# UVM_INFO @ 18822.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb080 pc:0xb07f imem_rd:0x1ACTUAL: npc:0xb080 pc:0xb07f imem_rd:0x1
# UVM_INFO @ 18824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb0ca 
# UVM_INFO @ 18824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb080 pc:0xb07f imem_rd:0x0
# UVM_INFO @ 18841.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18841.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18841.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18841.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb0ca DMem_din:0x0000 DMem_rd:0x1 memout:0x199d ACTUAL: DMem_addr:0xb0ca DMem_din:0x0000 DMem_rd:0x1 memout:0x199d 
# UVM_INFO @ 18842.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb0a9 VSR2:0xb165 psr:0x4 ACTUAL: VSR1:0xb0a9 VSR2:0xb165 psr:0x4 
# UVM_INFO @ 18842.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb080 pc:0xb07f imem_rd:0x0ACTUAL: npc:0xb080 pc:0xb07f imem_rd:0x0
# UVM_INFO @ 18844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb0ca 
# UVM_INFO @ 18844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb081 pc:0xb080 imem_rd:0x1
# UVM_INFO @ 18861.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18861.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 18861.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18861.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 101  
# IR PCOFFSET9         : 101100001  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45183  
# **********************************************
# Time: 18861.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 101  
# IR PCOFFSET9         : 101100001  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45183  
# **********************************************
# Time: 18861.000ns 
# 
# UVM_INFO @ 18861.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18861.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd713 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd713 
# UVM_INFO @ 18862.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb0a9 VSR2:0xb165 psr:0x4 ACTUAL: VSR1:0xb0a9 VSR2:0xb165 psr:0x4 
# UVM_INFO @ 18862.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xafdf pcout:0xafdf dr:0x5 sr1:0x5 sr2:0x0 IR_Exec:0xab61 NZP:0x0 M_Data:0xb165 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xafdf pcout:0xafdf dr:0x5 sr1:0x5 sr2:0x0 IR_Exec:0xab61 NZP:0x0 M_Data:0xb165 enable_execute_status:0x0 
# UVM_INFO @ 18862.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb081 pc:0xb080 imem_rd:0x1ACTUAL: npc:0xb081 pc:0xb080 imem_rd:0x1
# UVM_INFO @ 18864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xafdf 
# UVM_INFO @ 18864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb081 pc:0xb080 imem_rd:0x0
# UVM_INFO @ 18881.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18881.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18881.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18881.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xafdf DMem_din:0x0000 DMem_rd:0x1 memout:0x2441 ACTUAL: DMem_addr:0xafdf DMem_din:0x0000 DMem_rd:0x1 memout:0x2441 
# UVM_INFO @ 18882.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb165 VSR2:0xb165 psr:0x4 ACTUAL: VSR1:0xb165 VSR2:0xb165 psr:0x4 
# UVM_INFO @ 18882.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb081 pc:0xb080 imem_rd:0x0ACTUAL: npc:0xb081 pc:0xb080 imem_rd:0x0
# UVM_INFO @ 18884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xafdf 
# UVM_INFO @ 18884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb081 pc:0xb080 imem_rd:0x0
# UVM_INFO @ 18901.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18901.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18901.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18901.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x7808 DMem_din:0x0000 DMem_rd:0x1 memout:0x7808 ACTUAL: DMem_addr:0x7808 DMem_din:0x0000 DMem_rd:0x1 memout:0x7808 
# UVM_INFO @ 18902.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb165 VSR2:0xb165 psr:0x4 ACTUAL: VSR1:0xb165 VSR2:0xb165 psr:0x4 
# UVM_INFO @ 18902.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb081 pc:0xb080 imem_rd:0x0ACTUAL: npc:0xb081 pc:0xb080 imem_rd:0x0
# UVM_INFO @ 18904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xafdf 
# UVM_INFO @ 18904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb082 pc:0xb081 imem_rd:0x1
# UVM_INFO @ 18921.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18921.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18921.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18921.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18921.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x02a0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x02a0 
# UVM_INFO @ 18922.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb165 VSR2:0xb165 psr:0x1 ACTUAL: VSR1:0xb165 VSR2:0xb165 psr:0x1 
# UVM_INFO @ 18922.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb082 pc:0xb081 imem_rd:0x1ACTUAL: npc:0xb082 pc:0xb081 imem_rd:0x1
# UVM_INFO @ 18924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xafdf 
# UVM_INFO @ 18924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb082 pc:0xb081 imem_rd:0x0
# UVM_INFO @ 18941.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18941.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18941.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18941.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xafdf DMem_din:0x0000 DMem_rd:0x1 memout:0x357a ACTUAL: DMem_addr:0xafdf DMem_din:0x0000 DMem_rd:0x1 memout:0x357a 
# UVM_INFO @ 18942.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x02a0 VSR2:0xd713 psr:0x1 ACTUAL: VSR1:0x02a0 VSR2:0xd713 psr:0x1 
# UVM_INFO @ 18942.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb082 pc:0xb081 imem_rd:0x0ACTUAL: npc:0xb082 pc:0xb081 imem_rd:0x0
# UVM_INFO @ 18944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xafdf 
# UVM_INFO @ 18944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb082 pc:0xb081 imem_rd:0x0
# UVM_INFO @ 18961.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18961.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18961.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18961.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x97c7 DMem_din:0x0000 DMem_rd:0x1 memout:0x97c7 ACTUAL: DMem_addr:0x97c7 DMem_din:0x0000 DMem_rd:0x1 memout:0x97c7 
# UVM_INFO @ 18962.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x02a0 VSR2:0xd713 psr:0x1 ACTUAL: VSR1:0x02a0 VSR2:0xd713 psr:0x1 
# UVM_INFO @ 18962.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb082 pc:0xb081 imem_rd:0x0ACTUAL: npc:0xb082 pc:0xb081 imem_rd:0x0
# UVM_INFO @ 18964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xafdf 
# UVM_INFO @ 18964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb083 pc:0xb082 imem_rd:0x1
# UVM_INFO @ 18981.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18981.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 18981.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18981.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18981.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 000  
# IR SR1               : 101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45185  
# **********************************************
# Time: 18981.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 000  
# IR SR1               : 101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45185  
# **********************************************
# Time: 18981.000ns 
# 
# UVM_INFO @ 18981.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18981.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb4b6 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb4b6 
# UVM_INFO @ 18982.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x02a0 VSR2:0xd713 psr:0x1 ACTUAL: VSR1:0x02a0 VSR2:0xd713 psr:0x1 
# UVM_INFO @ 18982.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfd5f pcout:0xfd5f dr:0x0 sr1:0x5 sr2:0x7 IR_Exec:0x917f NZP:0x0 M_Data:0xd713 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfd5f pcout:0xfd5f dr:0x0 sr1:0x5 sr2:0x7 IR_Exec:0x917f NZP:0x0 M_Data:0xd713 enable_execute_status:0x0 
# UVM_INFO @ 18982.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb083 pc:0xb082 imem_rd:0x1ACTUAL: npc:0xb083 pc:0xb082 imem_rd:0x1
# UVM_INFO @ 18984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xfd5f 
# UVM_INFO @ 18984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb084 pc:0xb083 imem_rd:0x1
# UVM_INFO @ 19001.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19001.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 19001.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19001.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19001.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 100  
# IR PCOFFSET9         : 110000001  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45186  
# **********************************************
# Time: 19001.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 100  
# IR PCOFFSET9         : 110000001  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45186  
# **********************************************
# Time: 19001.000ns 
# 
# UVM_INFO @ 19001.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19001.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1bbf ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1bbf 
# UVM_INFO @ 19002.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x9a19 VSR2:0xb165 psr:0x4 ACTUAL: VSR1:0x9a19 VSR2:0xb165 psr:0x4 
# UVM_INFO @ 19002.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb002 pcout:0xb002 dr:0x4 sr1:0x6 sr2:0x0 IR_Exec:0xa981 NZP:0x0 M_Data:0xb165 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb002 pcout:0xb002 dr:0x4 sr1:0x6 sr2:0x0 IR_Exec:0xa981 NZP:0x0 M_Data:0xb165 enable_execute_status:0x0 
# UVM_INFO @ 19002.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb084 pc:0xb083 imem_rd:0x1ACTUAL: npc:0xb084 pc:0xb083 imem_rd:0x1
# UVM_INFO @ 19004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb002 
# UVM_INFO @ 19004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb084 pc:0xb083 imem_rd:0x0
# UVM_INFO @ 19021.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19021.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19021.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19021.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb002 DMem_din:0x0000 DMem_rd:0x1 memout:0xa17b ACTUAL: DMem_addr:0xb002 DMem_din:0x0000 DMem_rd:0x1 memout:0xa17b 
# UVM_INFO @ 19022.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x9a19 VSR2:0xfd5f psr:0x4 ACTUAL: VSR1:0x9a19 VSR2:0xfd5f psr:0x4 
# UVM_INFO @ 19022.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb084 pc:0xb083 imem_rd:0x0ACTUAL: npc:0xb084 pc:0xb083 imem_rd:0x0
# UVM_INFO @ 19024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb002 
# UVM_INFO @ 19024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb084 pc:0xb083 imem_rd:0x0
# UVM_INFO @ 19041.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19041.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19041.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19041.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xda6a DMem_din:0x0000 DMem_rd:0x1 memout:0xda6a ACTUAL: DMem_addr:0xda6a DMem_din:0x0000 DMem_rd:0x1 memout:0xda6a 
# UVM_INFO @ 19042.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x9a19 VSR2:0xfd5f psr:0x4 ACTUAL: VSR1:0x9a19 VSR2:0xfd5f psr:0x4 
# UVM_INFO @ 19042.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb084 pc:0xb083 imem_rd:0x0ACTUAL: npc:0xb084 pc:0xb083 imem_rd:0x0
# UVM_INFO @ 19044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb002 
# UVM_INFO @ 19044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb085 pc:0xb084 imem_rd:0x1
# UVM_INFO @ 19061.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19061.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 19061.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19061.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19061.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 100  
# IR PCOFFSET9         : 110000001  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45187  
# **********************************************
# Time: 19061.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 100  
# IR PCOFFSET9         : 110000001  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45187  
# **********************************************
# Time: 19061.000ns 
# 
# UVM_INFO @ 19061.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19061.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x766c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x766c 
# UVM_INFO @ 19062.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x9a19 VSR2:0xfd5f psr:0x1 ACTUAL: VSR1:0x9a19 VSR2:0xfd5f psr:0x1 
# UVM_INFO @ 19062.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb003 pcout:0xb003 dr:0x4 sr1:0x6 sr2:0x0 IR_Exec:0xa981 NZP:0x0 M_Data:0xfd5f enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb003 pcout:0xb003 dr:0x4 sr1:0x6 sr2:0x0 IR_Exec:0xa981 NZP:0x0 M_Data:0xfd5f enable_execute_status:0x0 
# UVM_INFO @ 19062.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb085 pc:0xb084 imem_rd:0x1ACTUAL: npc:0xb085 pc:0xb084 imem_rd:0x1
# UVM_INFO @ 19064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb003 
# UVM_INFO @ 19064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb085 pc:0xb084 imem_rd:0x0
# UVM_INFO @ 19081.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19081.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19081.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19081.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb003 DMem_din:0x0000 DMem_rd:0x1 memout:0x20ce ACTUAL: DMem_addr:0xb003 DMem_din:0x0000 DMem_rd:0x1 memout:0x20ce 
# UVM_INFO @ 19082.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb0c0 VSR2:0xd713 psr:0x1 ACTUAL: VSR1:0xb0c0 VSR2:0xd713 psr:0x1 
# UVM_INFO @ 19082.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb085 pc:0xb084 imem_rd:0x0ACTUAL: npc:0xb085 pc:0xb084 imem_rd:0x0
# UVM_INFO @ 19084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb003 
# UVM_INFO @ 19084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb085 pc:0xb084 imem_rd:0x0
# UVM_INFO @ 19101.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19101.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19101.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19101.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xc246 DMem_din:0x0000 DMem_rd:0x1 memout:0xc246 ACTUAL: DMem_addr:0xc246 DMem_din:0x0000 DMem_rd:0x1 memout:0xc246 
# UVM_INFO @ 19102.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb0c0 VSR2:0xd713 psr:0x1 ACTUAL: VSR1:0xb0c0 VSR2:0xd713 psr:0x1 
# UVM_INFO @ 19102.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb085 pc:0xb084 imem_rd:0x0ACTUAL: npc:0xb085 pc:0xb084 imem_rd:0x0
# UVM_INFO @ 19104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb003 
# UVM_INFO @ 19104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb086 pc:0xb085 imem_rd:0x1
# UVM_INFO @ 19121.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19121.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 19121.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19121.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19121.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 101  
# IR SR1               : 010  
# IR IM                : 0  
# IR SR2               : 111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45188  
# **********************************************
# Time: 19121.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 101  
# IR SR1               : 010  
# IR IM                : 0  
# IR SR2               : 111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45188  
# **********************************************
# Time: 19121.000ns 
# 
# UVM_INFO @ 19121.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19121.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x018b ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x018b 
# UVM_INFO @ 19122.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb0c0 VSR2:0xd713 psr:0x1 ACTUAL: VSR1:0xb0c0 VSR2:0xd713 psr:0x1 
# UVM_INFO @ 19122.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x87d3 pcout:0x87d3 dr:0x5 sr1:0x2 sr2:0x7 IR_Exec:0x1a87 NZP:0x0 M_Data:0xd713 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x87d3 pcout:0x87d3 dr:0x5 sr1:0x2 sr2:0x7 IR_Exec:0x1a87 NZP:0x0 M_Data:0xd713 enable_execute_status:0x0 
# UVM_INFO @ 19122.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb086 pc:0xb085 imem_rd:0x1ACTUAL: npc:0xb086 pc:0xb085 imem_rd:0x1
# UVM_INFO @ 19124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x87d3 
# UVM_INFO @ 19124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb087 pc:0xb086 imem_rd:0x1
# UVM_INFO @ 19141.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19141.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 19141.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19141.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19141.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 100  
# IR PCOFFSET9         : 001110001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45189  
# **********************************************
# Time: 19141.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 100  
# IR PCOFFSET9         : 001110001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45189  
# **********************************************
# Time: 19141.000ns 
# 
# UVM_INFO @ 19141.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19141.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2bdb ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2bdb 
# UVM_INFO @ 19142.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xafdb VSR2:0x018b psr:0x4 ACTUAL: VSR1:0xafdb VSR2:0x018b psr:0x4 
# UVM_INFO @ 19142.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb0f5 pcout:0xb0f5 dr:0x0 sr1:0x1 sr2:0x4 IR_Exec:0x3871 NZP:0x0 M_Data:0x018b enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb0f5 pcout:0xb0f5 dr:0x0 sr1:0x1 sr2:0x4 IR_Exec:0x3871 NZP:0x0 M_Data:0x018b enable_execute_status:0x0 
# UVM_INFO @ 19142.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb087 pc:0xb086 imem_rd:0x1ACTUAL: npc:0xb087 pc:0xb086 imem_rd:0x1
# UVM_INFO @ 19144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb0f5 
# UVM_INFO @ 19144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb087 pc:0xb086 imem_rd:0x0
# UVM_INFO @ 19161.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19161.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19161.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19161.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb0f5 DMem_din:0x018b DMem_rd:0x0 memout:0x83e4 ACTUAL: DMem_addr:0xb0f5 DMem_din:0x018b DMem_rd:0x0 memout:0x83e4 
# UVM_INFO @ 19162.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xd713 VSR2:0xfd5f psr:0x4 ACTUAL: VSR1:0xd713 VSR2:0xfd5f psr:0x4 
# UVM_INFO @ 19162.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb087 pc:0xb086 imem_rd:0x0ACTUAL: npc:0xb087 pc:0xb086 imem_rd:0x0
# UVM_INFO @ 19164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb0f5 
# UVM_INFO @ 19164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb088 pc:0xb087 imem_rd:0x1
# UVM_INFO @ 19181.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19181.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 19181.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19181.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 111  
# IR PCOFFSET9         : 111010010  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45190  
# **********************************************
# Time: 19181.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 111  
# IR PCOFFSET9         : 111010010  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45190  
# **********************************************
# Time: 19181.000ns 
# 
# UVM_INFO @ 19181.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19181.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x634f ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x634f 
# UVM_INFO @ 19182.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xd713 VSR2:0xfd5f psr:0x4 ACTUAL: VSR1:0xd713 VSR2:0xfd5f psr:0x4 
# UVM_INFO @ 19182.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb057 pcout:0xb057 dr:0x7 sr1:0x7 sr2:0x0 IR_Exec:0x2fd2 NZP:0x0 M_Data:0xfd5f enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb057 pcout:0xb057 dr:0x7 sr1:0x7 sr2:0x0 IR_Exec:0x2fd2 NZP:0x0 M_Data:0xfd5f enable_execute_status:0x0 
# UVM_INFO @ 19182.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb088 pc:0xb087 imem_rd:0x1ACTUAL: npc:0xb088 pc:0xb087 imem_rd:0x1
# UVM_INFO @ 19184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb057 
# UVM_INFO @ 19184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb088 pc:0xb087 imem_rd:0x0
# UVM_INFO @ 19201.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19201.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19201.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19201.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb057 DMem_din:0x0000 DMem_rd:0x1 memout:0x287c ACTUAL: DMem_addr:0xb057 DMem_din:0x0000 DMem_rd:0x1 memout:0x287c 
# UVM_INFO @ 19202.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xfd5f VSR2:0xfd5f psr:0x4 ACTUAL: VSR1:0xfd5f VSR2:0xfd5f psr:0x4 
# UVM_INFO @ 19202.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb088 pc:0xb087 imem_rd:0x0ACTUAL: npc:0xb088 pc:0xb087 imem_rd:0x0
# UVM_INFO @ 19204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb057 
# UVM_INFO @ 19204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb089 pc:0xb088 imem_rd:0x1
# UVM_INFO @ 19221.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19221.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19221.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19221.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9bd9 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9bd9 
# UVM_INFO @ 19222.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xfd5f VSR2:0xfd5f psr:0x4 ACTUAL: VSR1:0xfd5f VSR2:0xfd5f psr:0x4 
# UVM_INFO @ 19222.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb089 pc:0xb088 imem_rd:0x1ACTUAL: npc:0xb089 pc:0xb088 imem_rd:0x1
# UVM_INFO @ 19224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb057 
# UVM_INFO @ 19224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb089 pc:0xb088 imem_rd:0x0
# UVM_INFO @ 19241.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19241.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19241.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19241.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb057 DMem_din:0x0000 DMem_rd:0x1 memout:0x8877 ACTUAL: DMem_addr:0xb057 DMem_din:0x0000 DMem_rd:0x1 memout:0x8877 
# UVM_INFO @ 19242.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xfd5f VSR2:0xfd5f psr:0x4 ACTUAL: VSR1:0xfd5f VSR2:0xfd5f psr:0x4 
# UVM_INFO @ 19242.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb089 pc:0xb088 imem_rd:0x0ACTUAL: npc:0xb089 pc:0xb088 imem_rd:0x0
# UVM_INFO @ 19244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb057 
# UVM_INFO @ 19244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb08a pc:0xb089 imem_rd:0x1
# UVM_INFO @ 19261.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19261.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19261.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19261.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19261.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x36c8 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x36c8 
# UVM_INFO @ 19262.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xfd5f VSR2:0xfd5f psr:0x4 ACTUAL: VSR1:0xfd5f VSR2:0xfd5f psr:0x4 
# UVM_INFO @ 19262.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb08a pc:0xb089 imem_rd:0x1ACTUAL: npc:0xb08a pc:0xb089 imem_rd:0x1
# UVM_INFO @ 19264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb057 
# UVM_INFO @ 19264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb08a pc:0xb089 imem_rd:0x0
# UVM_INFO @ 19281.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19281.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19281.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19281.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb057 DMem_din:0x0000 DMem_rd:0x1 memout:0xdd9d ACTUAL: DMem_addr:0xb057 DMem_din:0x0000 DMem_rd:0x1 memout:0xdd9d 
# UVM_INFO @ 19282.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb0c0 VSR2:0xfd5f psr:0x4 ACTUAL: VSR1:0xb0c0 VSR2:0xfd5f psr:0x4 
# UVM_INFO @ 19282.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb08a pc:0xb089 imem_rd:0x0ACTUAL: npc:0xb08a pc:0xb089 imem_rd:0x0
# UVM_INFO @ 19284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb057 
# UVM_INFO @ 19284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb08a pc:0xb089 imem_rd:0x0
# UVM_INFO @ 19301.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19301.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 19301.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19301.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19301.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 000  
# IR PCOFFSET9         : 010010001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45193  
# **********************************************
# Time: 19301.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 000  
# IR PCOFFSET9         : 010010001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45193  
# **********************************************
# Time: 19301.000ns 
# 
# UVM_INFO @ 19301.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19301.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9ed7 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9ed7 
# UVM_INFO @ 19302.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb0c0 VSR2:0xfd5f psr:0x4 ACTUAL: VSR1:0xb0c0 VSR2:0xfd5f psr:0x4 
# UVM_INFO @ 19302.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb119 pcout:0xb119 dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0xb091 NZP:0x0 M_Data:0xfd5f enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb119 pcout:0xb119 dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0xb091 NZP:0x0 M_Data:0xfd5f enable_execute_status:0x0 
# UVM_INFO @ 19302.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb08a pc:0xb089 imem_rd:0x0ACTUAL: npc:0xb08a pc:0xb089 imem_rd:0x0
# UVM_INFO @ 19304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb119 
# UVM_INFO @ 19304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb08a pc:0xb089 imem_rd:0x0
# UVM_INFO @ 19321.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19321.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19321.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19321.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb119 DMem_din:0x0000 DMem_rd:0x1 memout:0xdbad ACTUAL: DMem_addr:0xb119 DMem_din:0x0000 DMem_rd:0x1 memout:0xdbad 
# UVM_INFO @ 19322.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x87d3 VSR2:0xfd5f psr:0x4 ACTUAL: VSR1:0x87d3 VSR2:0xfd5f psr:0x4 
# UVM_INFO @ 19322.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb08a pc:0xb089 imem_rd:0x0ACTUAL: npc:0xb08a pc:0xb089 imem_rd:0x0
# UVM_INFO @ 19324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb119 
# UVM_INFO @ 19324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb08a pc:0xb089 imem_rd:0x0
# UVM_INFO @ 19341.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19341.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19341.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19341.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0d5e DMem_din:0xfd5f DMem_rd:0x0 memout:0x0d5e ACTUAL: DMem_addr:0x0d5e DMem_din:0xfd5f DMem_rd:0x0 memout:0x0d5e 
# UVM_INFO @ 19342.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x87d3 VSR2:0xfd5f psr:0x4 ACTUAL: VSR1:0x87d3 VSR2:0xfd5f psr:0x4 
# UVM_INFO @ 19342.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb08a pc:0xb089 imem_rd:0x0ACTUAL: npc:0xb08a pc:0xb089 imem_rd:0x0
# UVM_INFO @ 19344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb119 
# UVM_INFO @ 19344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb08a pc:0xb089 imem_rd:0x0
# UVM_INFO @ 19361.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19361.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 19361.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19361.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19361.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7abc ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7abc 
# UVM_INFO @ 19362.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x87d3 VSR2:0xfd5f psr:0x4 ACTUAL: VSR1:0x87d3 VSR2:0xfd5f psr:0x4 
# UVM_INFO @ 19362.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xaff8 pcout:0xaff8 dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x076f NZP:0x3 M_Data:0xfd5f enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xaff8 pcout:0xaff8 dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x076f NZP:0x3 M_Data:0xfd5f enable_execute_status:0x0 
# UVM_INFO @ 19362.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb08a pc:0xb089 imem_rd:0x0ACTUAL: npc:0xb08a pc:0xb089 imem_rd:0x0
# UVM_INFO @ 19364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xaff8 
# UVM_INFO @ 19364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb08b pc:0xb08a imem_rd:0x1
# UVM_INFO @ 19381.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19381.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19381.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19381.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xaead ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xaead 
# UVM_INFO @ 19382.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x87d3 VSR2:0xfd5f psr:0x4 ACTUAL: VSR1:0x87d3 VSR2:0xfd5f psr:0x4 
# UVM_INFO @ 19382.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb08b pc:0xb08a imem_rd:0x1ACTUAL: npc:0xb08b pc:0xb08a imem_rd:0x1
# UVM_INFO @ 19384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xaff8 
# UVM_INFO @ 19384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb08c pc:0xb08b imem_rd:0x1
# UVM_INFO @ 19401.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19401.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19401.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 101101111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45194  
# **********************************************
# Time: 19401.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 101101111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45194  
# **********************************************
# Time: 19401.000ns 
# 
# UVM_INFO @ 19401.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19401.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2856 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2856 
# UVM_INFO @ 19402.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x87d3 VSR2:0xfd5f psr:0x4 ACTUAL: VSR1:0x87d3 VSR2:0xfd5f psr:0x4 
# UVM_INFO @ 19402.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb08c pc:0xb08b imem_rd:0x1ACTUAL: npc:0xb08c pc:0xb08b imem_rd:0x1
# UVM_INFO @ 19404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xaff8 
# UVM_INFO @ 19404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb08d pc:0xb08c imem_rd:0x1
# UVM_INFO @ 19421.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19421.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19421.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19421.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19421.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x03f0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x03f0 
# UVM_INFO @ 19422.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xfd5f VSR2:0xfd5f psr:0x4 ACTUAL: VSR1:0xfd5f VSR2:0xfd5f psr:0x4 
# UVM_INFO @ 19422.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb08d pc:0xb08c imem_rd:0x1ACTUAL: npc:0xb08d pc:0xb08c imem_rd:0x1
# UVM_INFO @ 19424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xaff8 
# UVM_INFO @ 19424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb08e pc:0xb08d imem_rd:0x1
# UVM_INFO @ 19441.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19441.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 19441.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19441.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19441.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 100  
# IR SR1               : 110  
# IR IM                : 0  
# IR SR2               : 110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45196  
# **********************************************
# Time: 19441.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 100  
# IR SR1               : 110  
# IR IM                : 0  
# IR SR2               : 110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45196  
# **********************************************
# Time: 19441.000ns 
# 
# UVM_INFO @ 19441.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19441.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7236 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7236 
# UVM_INFO @ 19442.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x9a19 VSR2:0x9a19 psr:0x4 ACTUAL: VSR1:0x9a19 VSR2:0x9a19 psr:0x4 
# UVM_INFO @ 19442.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x3432 pcout:0x3432 dr:0x4 sr1:0x6 sr2:0x6 IR_Exec:0x1986 NZP:0x0 M_Data:0x9a19 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x3432 pcout:0x3432 dr:0x4 sr1:0x6 sr2:0x6 IR_Exec:0x1986 NZP:0x0 M_Data:0x9a19 enable_execute_status:0x0 
# UVM_INFO @ 19442.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb08e pc:0xb08d imem_rd:0x1ACTUAL: npc:0xb08e pc:0xb08d imem_rd:0x1
# UVM_INFO @ 19444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3432 
# UVM_INFO @ 19444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb08f pc:0xb08e imem_rd:0x1
# UVM_INFO @ 19461.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19461.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 19461.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19461.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19461.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 100  
# IR SR1               : 110  
# IR IM                : 0  
# IR SR2               : 110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45197  
# **********************************************
# Time: 19461.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 100  
# IR SR1               : 110  
# IR IM                : 0  
# IR SR2               : 110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45197  
# **********************************************
# Time: 19461.000ns 
# 
# UVM_INFO @ 19461.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19461.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6c11 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6c11 
# UVM_INFO @ 19462.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x9a19 VSR2:0x9a19 psr:0x4 ACTUAL: VSR1:0x9a19 VSR2:0x9a19 psr:0x4 
# UVM_INFO @ 19462.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x3432 pcout:0x3432 dr:0x4 sr1:0x6 sr2:0x6 IR_Exec:0x1986 NZP:0x0 M_Data:0x9a19 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x3432 pcout:0x3432 dr:0x4 sr1:0x6 sr2:0x6 IR_Exec:0x1986 NZP:0x0 M_Data:0x9a19 enable_execute_status:0x0 
# UVM_INFO @ 19462.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb08f pc:0xb08e imem_rd:0x1ACTUAL: npc:0xb08f pc:0xb08e imem_rd:0x1
# UVM_INFO @ 19464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3432 
# UVM_INFO @ 19464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb090 pc:0xb08f imem_rd:0x1
# UVM_INFO @ 19481.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19481.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 19481.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19481.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19481.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 110  
# IR PCOFFSET9         : 110001111  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45198  
# **********************************************
# Time: 19481.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 110  
# IR PCOFFSET9         : 110001111  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45198  
# **********************************************
# Time: 19481.000ns 
# 
# UVM_INFO @ 19481.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19481.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7ddd ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7ddd 
# UVM_INFO @ 19482.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x9a19 VSR2:0xfd5f psr:0x4 ACTUAL: VSR1:0x9a19 VSR2:0xfd5f psr:0x4 
# UVM_INFO @ 19482.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xb01c pcout:0xb01c dr:0x6 sr1:0x6 sr2:0x0 IR_Exec:0xed8f NZP:0x0 M_Data:0xfd5f enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xb01c pcout:0xb01c dr:0x6 sr1:0x6 sr2:0x0 IR_Exec:0xed8f NZP:0x0 M_Data:0xfd5f enable_execute_status:0x0 
# UVM_INFO @ 19482.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb090 pc:0xb08f imem_rd:0x1ACTUAL: npc:0xb090 pc:0xb08f imem_rd:0x1
# UVM_INFO @ 19484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb01c 
# UVM_INFO @ 19484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb091 pc:0xb090 imem_rd:0x1
# UVM_INFO @ 19501.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19501.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 19501.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19501.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19501.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 110  
# IR PCOFFSET9         : 110001111  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45199  
# **********************************************
# Time: 19501.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 110  
# IR PCOFFSET9         : 110001111  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45199  
# **********************************************
# Time: 19501.000ns 
# 
# UVM_INFO @ 19501.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19501.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x881c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x881c 
# UVM_INFO @ 19502.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x9a19 VSR2:0xfd5f psr:0x4 ACTUAL: VSR1:0x9a19 VSR2:0xfd5f psr:0x4 
# UVM_INFO @ 19502.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xb01d pcout:0xb01d dr:0x6 sr1:0x6 sr2:0x0 IR_Exec:0xed8f NZP:0x0 M_Data:0xfd5f enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xb01d pcout:0xb01d dr:0x6 sr1:0x6 sr2:0x0 IR_Exec:0xed8f NZP:0x0 M_Data:0xfd5f enable_execute_status:0x0 
# UVM_INFO @ 19502.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb091 pc:0xb090 imem_rd:0x1ACTUAL: npc:0xb091 pc:0xb090 imem_rd:0x1
# UVM_INFO @ 19504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb01d 
# UVM_INFO @ 19504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb092 pc:0xb091 imem_rd:0x1
# UVM_INFO @ 19521.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19521.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 19521.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19521.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19521.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 000  
# IR PCOFFSET9         : 010010010  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45200  
# **********************************************
# Time: 19521.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 000  
# IR PCOFFSET9         : 010010010  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45200  
# **********************************************
# Time: 19521.000ns 
# 
# UVM_INFO @ 19521.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19521.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x638e ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x638e 
# UVM_INFO @ 19522.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb0c0 VSR2:0xfd5f psr:0x4 ACTUAL: VSR1:0xb0c0 VSR2:0xfd5f psr:0x4 
# UVM_INFO @ 19522.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb121 pcout:0xb121 dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x2092 NZP:0x0 M_Data:0xfd5f enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb121 pcout:0xb121 dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x2092 NZP:0x0 M_Data:0xfd5f enable_execute_status:0x0 
# UVM_INFO @ 19522.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb092 pc:0xb091 imem_rd:0x1ACTUAL: npc:0xb092 pc:0xb091 imem_rd:0x1
# UVM_INFO @ 19524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb121 
# UVM_INFO @ 19524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb092 pc:0xb091 imem_rd:0x0
# UVM_INFO @ 19541.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19541.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19541.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19541.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb121 DMem_din:0x0000 DMem_rd:0x1 memout:0x05bf ACTUAL: DMem_addr:0xb121 DMem_din:0x0000 DMem_rd:0x1 memout:0x05bf 
# UVM_INFO @ 19542.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb0c0 VSR2:0xfd5f psr:0x4 ACTUAL: VSR1:0xb0c0 VSR2:0xfd5f psr:0x4 
# UVM_INFO @ 19542.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb092 pc:0xb091 imem_rd:0x0ACTUAL: npc:0xb092 pc:0xb091 imem_rd:0x0
# UVM_INFO @ 19544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb121 
# UVM_INFO @ 19544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb093 pc:0xb092 imem_rd:0x1
# UVM_INFO @ 19561.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19561.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 19561.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19561.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19561.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 000  
# IR PCOFFSET9         : 010010010  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45201  
# **********************************************
# Time: 19561.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 000  
# IR PCOFFSET9         : 010010010  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45201  
# **********************************************
# Time: 19561.000ns 
# 
# UVM_INFO @ 19561.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19561.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xbc9c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xbc9c 
# UVM_INFO @ 19562.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb0c0 VSR2:0xfd5f psr:0x4 ACTUAL: VSR1:0xb0c0 VSR2:0xfd5f psr:0x4 
# UVM_INFO @ 19562.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb122 pcout:0xb122 dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x2092 NZP:0x0 M_Data:0xfd5f enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb122 pcout:0xb122 dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x2092 NZP:0x0 M_Data:0xfd5f enable_execute_status:0x0 
# UVM_INFO @ 19562.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb093 pc:0xb092 imem_rd:0x1ACTUAL: npc:0xb093 pc:0xb092 imem_rd:0x1
# UVM_INFO @ 19564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb122 
# UVM_INFO @ 19564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb093 pc:0xb092 imem_rd:0x0
# UVM_INFO @ 19581.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19581.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19581.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19581.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb122 DMem_din:0x0000 DMem_rd:0x1 memout:0xe168 ACTUAL: DMem_addr:0xb122 DMem_din:0x0000 DMem_rd:0x1 memout:0xe168 
# UVM_INFO @ 19582.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x018b VSR2:0xfd5f psr:0x4 ACTUAL: VSR1:0x018b VSR2:0xfd5f psr:0x4 
# UVM_INFO @ 19582.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb093 pc:0xb092 imem_rd:0x0ACTUAL: npc:0xb093 pc:0xb092 imem_rd:0x0
# UVM_INFO @ 19584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb122 
# UVM_INFO @ 19584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb094 pc:0xb093 imem_rd:0x1
# UVM_INFO @ 19601.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19601.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 19601.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19601.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19601.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 010  
# IR BaseR             : 100  
# IR PCOFFSET6         : 000100  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45202  
# **********************************************
# Time: 19601.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 010  
# IR BaseR             : 100  
# IR PCOFFSET6         : 000100  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45202  
# **********************************************
# Time: 19601.000ns 
# 
# UVM_INFO @ 19601.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19601.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0e4e ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0e4e 
# UVM_INFO @ 19602.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x018b VSR2:0xfd5f psr:0x4 ACTUAL: VSR1:0x018b VSR2:0xfd5f psr:0x4 
# UVM_INFO @ 19602.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x018f pcout:0x018f dr:0x2 sr1:0x4 sr2:0x0 IR_Exec:0x6504 NZP:0x0 M_Data:0xfd5f enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x018f pcout:0x018f dr:0x2 sr1:0x4 sr2:0x0 IR_Exec:0x6504 NZP:0x0 M_Data:0xfd5f enable_execute_status:0x0 
# UVM_INFO @ 19602.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb094 pc:0xb093 imem_rd:0x1ACTUAL: npc:0xb094 pc:0xb093 imem_rd:0x1
# UVM_INFO @ 19604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x018f 
# UVM_INFO @ 19604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb094 pc:0xb093 imem_rd:0x0
# UVM_INFO @ 19621.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19621.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19621.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19621.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x018f DMem_din:0x0000 DMem_rd:0x1 memout:0xea58 ACTUAL: DMem_addr:0x018f DMem_din:0x0000 DMem_rd:0x1 memout:0xea58 
# UVM_INFO @ 19622.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xafdb VSR2:0x87d3 psr:0x4 ACTUAL: VSR1:0xafdb VSR2:0x87d3 psr:0x4 
# UVM_INFO @ 19622.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb094 pc:0xb093 imem_rd:0x0ACTUAL: npc:0xb094 pc:0xb093 imem_rd:0x0
# UVM_INFO @ 19624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x018f 
# UVM_INFO @ 19624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb095 pc:0xb094 imem_rd:0x1
# UVM_INFO @ 19641.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19641.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 19641.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19641.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19641.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 101  
# IR PCOFFSET9         : 001111111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45203  
# **********************************************
# Time: 19641.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 101  
# IR PCOFFSET9         : 001111111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45203  
# **********************************************
# Time: 19641.000ns 
# 
# UVM_INFO @ 19641.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19641.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6328 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6328 
# UVM_INFO @ 19642.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xafdb VSR2:0x87d3 psr:0x4 ACTUAL: VSR1:0xafdb VSR2:0x87d3 psr:0x4 
# UVM_INFO @ 19642.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb111 pcout:0xb111 dr:0x0 sr1:0x1 sr2:0x5 IR_Exec:0xba7f NZP:0x0 M_Data:0x87d3 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb111 pcout:0xb111 dr:0x0 sr1:0x1 sr2:0x5 IR_Exec:0xba7f NZP:0x0 M_Data:0x87d3 enable_execute_status:0x0 
# UVM_INFO @ 19642.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb095 pc:0xb094 imem_rd:0x1ACTUAL: npc:0xb095 pc:0xb094 imem_rd:0x1
# UVM_INFO @ 19644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb111 
# UVM_INFO @ 19644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb095 pc:0xb094 imem_rd:0x0
# UVM_INFO @ 19661.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19661.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19661.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19661.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb111 DMem_din:0x0000 DMem_rd:0x1 memout:0x654a ACTUAL: DMem_addr:0xb111 DMem_din:0x0000 DMem_rd:0x1 memout:0x654a 
# UVM_INFO @ 19662.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x9bd9 VSR2:0xfd5f psr:0x4 ACTUAL: VSR1:0x9bd9 VSR2:0xfd5f psr:0x4 
# UVM_INFO @ 19662.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb095 pc:0xb094 imem_rd:0x0ACTUAL: npc:0xb095 pc:0xb094 imem_rd:0x0
# UVM_INFO @ 19664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb111 
# UVM_INFO @ 19664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb095 pc:0xb094 imem_rd:0x0
# UVM_INFO @ 19681.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19681.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19681.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19681.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xf011 DMem_din:0x87d3 DMem_rd:0x0 memout:0xf011 ACTUAL: DMem_addr:0xf011 DMem_din:0x87d3 DMem_rd:0x0 memout:0xf011 
# UVM_INFO @ 19682.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x9bd9 VSR2:0xfd5f psr:0x4 ACTUAL: VSR1:0x9bd9 VSR2:0xfd5f psr:0x4 
# UVM_INFO @ 19682.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb095 pc:0xb094 imem_rd:0x0ACTUAL: npc:0xb095 pc:0xb094 imem_rd:0x0
# UVM_INFO @ 19684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb111 
# UVM_INFO @ 19684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb096 pc:0xb095 imem_rd:0x1
# UVM_INFO @ 19701.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19701.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 19701.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19701.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 111  
# IR PCOFFSET9         : 111011000  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45204  
# **********************************************
# Time: 19701.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 111  
# IR PCOFFSET9         : 111011000  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45204  
# **********************************************
# Time: 19701.000ns 
# 
# UVM_INFO @ 19701.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19701.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6ea7 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6ea7 
# UVM_INFO @ 19702.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x9bd9 VSR2:0xfd5f psr:0x4 ACTUAL: VSR1:0x9bd9 VSR2:0xfd5f psr:0x4 
# UVM_INFO @ 19702.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb06b pcout:0xb06b dr:0x7 sr1:0x7 sr2:0x0 IR_Exec:0xafd8 NZP:0x0 M_Data:0xfd5f enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb06b pcout:0xb06b dr:0x7 sr1:0x7 sr2:0x0 IR_Exec:0xafd8 NZP:0x0 M_Data:0xfd5f enable_execute_status:0x0 
# UVM_INFO @ 19702.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb096 pc:0xb095 imem_rd:0x1ACTUAL: npc:0xb096 pc:0xb095 imem_rd:0x1
# UVM_INFO @ 19704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb06b 
# UVM_INFO @ 19704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb096 pc:0xb095 imem_rd:0x0
# UVM_INFO @ 19721.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19721.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19721.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19721.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb06b DMem_din:0x0000 DMem_rd:0x1 memout:0x38fc ACTUAL: DMem_addr:0xb06b DMem_din:0x0000 DMem_rd:0x1 memout:0x38fc 
# UVM_INFO @ 19722.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xfd5f VSR2:0xfd5f psr:0x4 ACTUAL: VSR1:0xfd5f VSR2:0xfd5f psr:0x4 
# UVM_INFO @ 19722.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb096 pc:0xb095 imem_rd:0x0ACTUAL: npc:0xb096 pc:0xb095 imem_rd:0x0
# UVM_INFO @ 19724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb06b 
# UVM_INFO @ 19724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb096 pc:0xb095 imem_rd:0x0
# UVM_INFO @ 19741.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19741.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19741.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19741.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x5c91 DMem_din:0x0000 DMem_rd:0x1 memout:0x5c91 ACTUAL: DMem_addr:0x5c91 DMem_din:0x0000 DMem_rd:0x1 memout:0x5c91 
# UVM_INFO @ 19742.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xfd5f VSR2:0xfd5f psr:0x4 ACTUAL: VSR1:0xfd5f VSR2:0xfd5f psr:0x4 
# UVM_INFO @ 19742.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb096 pc:0xb095 imem_rd:0x0ACTUAL: npc:0xb096 pc:0xb095 imem_rd:0x0
# UVM_INFO @ 19744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb06b 
# UVM_INFO @ 19744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb097 pc:0xb096 imem_rd:0x1
# UVM_INFO @ 19761.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19761.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19761.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19761.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x02ea ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x02ea 
# UVM_INFO @ 19762.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xfd5f VSR2:0xfd5f psr:0x4 ACTUAL: VSR1:0xfd5f VSR2:0xfd5f psr:0x4 
# UVM_INFO @ 19762.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb097 pc:0xb096 imem_rd:0x1ACTUAL: npc:0xb097 pc:0xb096 imem_rd:0x1
# UVM_INFO @ 19764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb06b 
# UVM_INFO @ 19764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb097 pc:0xb096 imem_rd:0x0
# UVM_INFO @ 19781.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19781.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19781.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19781.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb06b DMem_din:0x0000 DMem_rd:0x1 memout:0x4698 ACTUAL: DMem_addr:0xb06b DMem_din:0x0000 DMem_rd:0x1 memout:0x4698 
# UVM_INFO @ 19782.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xfd5f VSR2:0xfd5f psr:0x4 ACTUAL: VSR1:0xfd5f VSR2:0xfd5f psr:0x4 
# UVM_INFO @ 19782.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb097 pc:0xb096 imem_rd:0x0ACTUAL: npc:0xb097 pc:0xb096 imem_rd:0x0
# UVM_INFO @ 19784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb06b 
# UVM_INFO @ 19784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb097 pc:0xb096 imem_rd:0x0
# UVM_INFO @ 19801.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19801.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19801.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19801.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x2837 DMem_din:0x0000 DMem_rd:0x1 memout:0x2837 ACTUAL: DMem_addr:0x2837 DMem_din:0x0000 DMem_rd:0x1 memout:0x2837 
# UVM_INFO @ 19802.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xfd5f VSR2:0xfd5f psr:0x4 ACTUAL: VSR1:0xfd5f VSR2:0xfd5f psr:0x4 
# UVM_INFO @ 19802.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb097 pc:0xb096 imem_rd:0x0ACTUAL: npc:0xb097 pc:0xb096 imem_rd:0x0
# UVM_INFO @ 19804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb06b 
# UVM_INFO @ 19804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb098 pc:0xb097 imem_rd:0x1
# UVM_INFO @ 19821.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19821.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19821.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19821.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19821.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1da8 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1da8 
# UVM_INFO @ 19822.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xfd5f VSR2:0xfd5f psr:0x4 ACTUAL: VSR1:0xfd5f VSR2:0xfd5f psr:0x4 
# UVM_INFO @ 19822.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb098 pc:0xb097 imem_rd:0x1ACTUAL: npc:0xb098 pc:0xb097 imem_rd:0x1
# UVM_INFO @ 19824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb06b 
# UVM_INFO @ 19824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb098 pc:0xb097 imem_rd:0x0
# UVM_INFO @ 19841.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19841.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19841.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19841.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb06b DMem_din:0x0000 DMem_rd:0x1 memout:0x94c6 ACTUAL: DMem_addr:0xb06b DMem_din:0x0000 DMem_rd:0x1 memout:0x94c6 
# UVM_INFO @ 19842.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xafdb VSR2:0xfd5f psr:0x4 ACTUAL: VSR1:0xafdb VSR2:0xfd5f psr:0x4 
# UVM_INFO @ 19842.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb098 pc:0xb097 imem_rd:0x0ACTUAL: npc:0xb098 pc:0xb097 imem_rd:0x0
# UVM_INFO @ 19844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb06b 
# UVM_INFO @ 19844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb098 pc:0xb097 imem_rd:0x0
# UVM_INFO @ 19861.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19861.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19861.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19861.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x354e DMem_din:0x0000 DMem_rd:0x1 memout:0x354e ACTUAL: DMem_addr:0x354e DMem_din:0x0000 DMem_rd:0x1 memout:0x354e 
# UVM_INFO @ 19862.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xafdb VSR2:0xfd5f psr:0x4 ACTUAL: VSR1:0xafdb VSR2:0xfd5f psr:0x4 
# UVM_INFO @ 19862.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb098 pc:0xb097 imem_rd:0x0ACTUAL: npc:0xb098 pc:0xb097 imem_rd:0x0
# UVM_INFO @ 19864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb06b 
# UVM_INFO @ 19864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb099 pc:0xb098 imem_rd:0x1
# UVM_INFO @ 19881.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19881.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 19881.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19881.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19881.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 010  
# IR PCOFFSET9         : 001111000  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45207  
# **********************************************
# Time: 19881.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 010  
# IR PCOFFSET9         : 001111000  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45207  
# **********************************************
# Time: 19881.000ns 
# 
# UVM_INFO @ 19881.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19881.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xedd9 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xedd9 
# UVM_INFO @ 19882.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xafdb VSR2:0xfd5f psr:0x4 ACTUAL: VSR1:0xafdb VSR2:0xfd5f psr:0x4 
# UVM_INFO @ 19882.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb10e pcout:0xb10e dr:0x2 sr1:0x1 sr2:0x0 IR_Exec:0xa478 NZP:0x0 M_Data:0xfd5f enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb10e pcout:0xb10e dr:0x2 sr1:0x1 sr2:0x0 IR_Exec:0xa478 NZP:0x0 M_Data:0xfd5f enable_execute_status:0x0 
# UVM_INFO @ 19882.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb099 pc:0xb098 imem_rd:0x1ACTUAL: npc:0xb099 pc:0xb098 imem_rd:0x1
# UVM_INFO @ 19884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb10e 
# UVM_INFO @ 19884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb099 pc:0xb098 imem_rd:0x0
# UVM_INFO @ 19901.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19901.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19901.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19901.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb10e DMem_din:0x0000 DMem_rd:0x1 memout:0xf10f ACTUAL: DMem_addr:0xb10e DMem_din:0x0000 DMem_rd:0x1 memout:0xf10f 
# UVM_INFO @ 19902.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x9bd9 VSR2:0x9bd9 psr:0x4 ACTUAL: VSR1:0x9bd9 VSR2:0x9bd9 psr:0x4 
# UVM_INFO @ 19902.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb099 pc:0xb098 imem_rd:0x0ACTUAL: npc:0xb099 pc:0xb098 imem_rd:0x0
# UVM_INFO @ 19904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb10e 
# UVM_INFO @ 19904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb099 pc:0xb098 imem_rd:0x0
# UVM_INFO @ 19921.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19921.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19921.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19921.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xe2ab DMem_din:0x0000 DMem_rd:0x1 memout:0xe2ab ACTUAL: DMem_addr:0xe2ab DMem_din:0x0000 DMem_rd:0x1 memout:0xe2ab 
# UVM_INFO @ 19922.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x9bd9 VSR2:0x9bd9 psr:0x4 ACTUAL: VSR1:0x9bd9 VSR2:0x9bd9 psr:0x4 
# UVM_INFO @ 19922.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb099 pc:0xb098 imem_rd:0x0ACTUAL: npc:0xb099 pc:0xb098 imem_rd:0x0
# UVM_INFO @ 19924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb10e 
# UVM_INFO @ 19924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb09a pc:0xb099 imem_rd:0x1
# UVM_INFO @ 19941.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19941.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 19941.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19941.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19941.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 101  
# IR SR1               : 111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45208  
# **********************************************
# Time: 19941.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 101  
# IR SR1               : 111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45208  
# **********************************************
# Time: 19941.000ns 
# 
# UVM_INFO @ 19941.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19941.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7649 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7649 
# UVM_INFO @ 19942.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x9bd9 VSR2:0x9bd9 psr:0x4 ACTUAL: VSR1:0x9bd9 VSR2:0x9bd9 psr:0x4 
# UVM_INFO @ 19942.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x6426 pcout:0x6426 dr:0x5 sr1:0x7 sr2:0x7 IR_Exec:0x9bff NZP:0x0 M_Data:0x9bd9 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x6426 pcout:0x6426 dr:0x5 sr1:0x7 sr2:0x7 IR_Exec:0x9bff NZP:0x0 M_Data:0x9bd9 enable_execute_status:0x0 
# UVM_INFO @ 19942.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb09a pc:0xb099 imem_rd:0x1ACTUAL: npc:0xb09a pc:0xb099 imem_rd:0x1
# UVM_INFO @ 19944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x6426 
# UVM_INFO @ 19944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb09b pc:0xb09a imem_rd:0x1
# UVM_INFO @ 19961.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19961.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 19961.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19961.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19961.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 011  
# IR PCOFFSET9         : 110110101  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45209  
# **********************************************
# Time: 19961.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 011  
# IR PCOFFSET9         : 110110101  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45209  
# **********************************************
# Time: 19961.000ns 
# 
# UVM_INFO @ 19961.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19961.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3658 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3658 
# UVM_INFO @ 19962.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x9a19 VSR2:0xfd5f psr:0x4 ACTUAL: VSR1:0x9a19 VSR2:0xfd5f psr:0x4 
# UVM_INFO @ 19962.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb04d pcout:0xb04d dr:0x3 sr1:0x6 sr2:0x0 IR_Exec:0xa7b5 NZP:0x0 M_Data:0xfd5f enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb04d pcout:0xb04d dr:0x3 sr1:0x6 sr2:0x0 IR_Exec:0xa7b5 NZP:0x0 M_Data:0xfd5f enable_execute_status:0x0 
# UVM_INFO @ 19962.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb09b pc:0xb09a imem_rd:0x1ACTUAL: npc:0xb09b pc:0xb09a imem_rd:0x1
# UVM_INFO @ 19964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb04d 
# UVM_INFO @ 19964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb09b pc:0xb09a imem_rd:0x0
# UVM_INFO @ 19981.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19981.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19981.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19981.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb04d DMem_din:0x0000 DMem_rd:0x1 memout:0x525e ACTUAL: DMem_addr:0xb04d DMem_din:0x0000 DMem_rd:0x1 memout:0x525e 
# UVM_INFO @ 19982.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x9a19 VSR2:0xfd5f psr:0x4 ACTUAL: VSR1:0x9a19 VSR2:0xfd5f psr:0x4 
# UVM_INFO @ 19982.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb09b pc:0xb09a imem_rd:0x0ACTUAL: npc:0xb09b pc:0xb09a imem_rd:0x0
# UVM_INFO @ 19984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb04d 
# UVM_INFO @ 19984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb09b pc:0xb09a imem_rd:0x0
# UVM_INFO @ 20001.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 20001.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 20001.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 20001.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x6d32 DMem_din:0x0000 DMem_rd:0x1 memout:0x6d32 ACTUAL: DMem_addr:0x6d32 DMem_din:0x0000 DMem_rd:0x1 memout:0x6d32 
# UVM_INFO @ 20002.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x9a19 VSR2:0xfd5f psr:0x4 ACTUAL: VSR1:0x9a19 VSR2:0xfd5f psr:0x4 
# UVM_INFO @ 20002.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb09b pc:0xb09a imem_rd:0x0ACTUAL: npc:0xb09b pc:0xb09a imem_rd:0x0
# UVM_INFO @ 20004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb04d 
# UVM_INFO @ 20004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb09c pc:0xb09b imem_rd:0x1
# UVM_INFO @ 20021.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 20021.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 20021.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 20021.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 011  
# IR PCOFFSET9         : 110110101  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45210  
# **********************************************
# Time: 20021.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 011  
# IR PCOFFSET9         : 110110101  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45210  
# **********************************************
# Time: 20021.000ns 
# 
# UVM_INFO @ 20021.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 20021.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe7b2 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe7b2 
# UVM_INFO @ 20022.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x9a19 VSR2:0xfd5f psr:0x4 ACTUAL: VSR1:0x9a19 VSR2:0xfd5f psr:0x4 
# UVM_INFO @ 20022.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb04e pcout:0xb04e dr:0x3 sr1:0x6 sr2:0x0 IR_Exec:0xa7b5 NZP:0x0 M_Data:0xfd5f enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb04e pcout:0xb04e dr:0x3 sr1:0x6 sr2:0x0 IR_Exec:0xa7b5 NZP:0x0 M_Data:0xfd5f enable_execute_status:0x0 
# UVM_INFO @ 20022.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb09c pc:0xb09b imem_rd:0x1ACTUAL: npc:0xb09c pc:0xb09b imem_rd:0x1
# UVM_INFO @ 20024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb04e 
# UVM_INFO @ 20024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb09c pc:0xb09b imem_rd:0x0
# UVM_INFO @ 20041.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 20041.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 20041.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 20041.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb04e DMem_din:0x0000 DMem_rd:0x1 memout:0x3705 ACTUAL: DMem_addr:0xb04e DMem_din:0x0000 DMem_rd:0x1 memout:0x3705 
# UVM_INFO @ 20042.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xfd5f VSR2:0xfd5f psr:0x4 ACTUAL: VSR1:0xfd5f VSR2:0xfd5f psr:0x4 
# UVM_INFO @ 20042.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb09c pc:0xb09b imem_rd:0x0ACTUAL: npc:0xb09c pc:0xb09b imem_rd:0x0
# UVM_INFO @ 20044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb04e 
# UVM_INFO @ 20044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb09c pc:0xb09b imem_rd:0x0
# UVM_INFO @ 20061.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 20061.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 20061.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 20061.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xd98c DMem_din:0x0000 DMem_rd:0x1 memout:0xd98c ACTUAL: DMem_addr:0xd98c DMem_din:0x0000 DMem_rd:0x1 memout:0xd98c 
# UVM_INFO @ 20062.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xfd5f VSR2:0xfd5f psr:0x4 ACTUAL: VSR1:0xfd5f VSR2:0xfd5f psr:0x4 
# UVM_INFO @ 20062.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb09c pc:0xb09b imem_rd:0x0ACTUAL: npc:0xb09c pc:0xb09b imem_rd:0x0
# UVM_INFO @ 20064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb04e 
# UVM_INFO @ 20064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb09d pc:0xb09c imem_rd:0x1
# UVM_INFO @ 20081.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 20081.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 20081.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 20081.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 20081.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x52c5 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x52c5 
# UVM_INFO @ 20082.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xfd5f VSR2:0xfd5f psr:0x4 ACTUAL: VSR1:0xfd5f VSR2:0xfd5f psr:0x4 
# UVM_INFO @ 20082.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb09d pc:0xb09c imem_rd:0x1ACTUAL: npc:0xb09d pc:0xb09c imem_rd:0x1
# UVM_INFO @ 20084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb04e 
# UVM_INFO @ 20084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb09d pc:0xb09c imem_rd:0x0
# UVM_INFO @ 20101.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 20101.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 20101.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 20101.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb04e DMem_din:0x0000 DMem_rd:0x1 memout:0x1a5f ACTUAL: DMem_addr:0xb04e DMem_din:0x0000 DMem_rd:0x1 memout:0x1a5f 
# UVM_INFO @ 20102.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xafdb VSR2:0xfd5f psr:0x4 ACTUAL: VSR1:0xafdb VSR2:0xfd5f psr:0x4 
# UVM_INFO @ 20102.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb09d pc:0xb09c imem_rd:0x0ACTUAL: npc:0xb09d pc:0xb09c imem_rd:0x0
# UVM_INFO @ 20104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb04e 
# UVM_INFO @ 20104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb09d pc:0xb09c imem_rd:0x0
# UVM_INFO @ 20121.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 20121.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 20121.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 20121.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x60cc DMem_din:0x0000 DMem_rd:0x1 memout:0x60cc ACTUAL: DMem_addr:0x60cc DMem_din:0x0000 DMem_rd:0x1 memout:0x60cc 
# UVM_INFO @ 20122.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xafdb VSR2:0xfd5f psr:0x4 ACTUAL: VSR1:0xafdb VSR2:0xfd5f psr:0x4 
# UVM_INFO @ 20122.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb09d pc:0xb09c imem_rd:0x0ACTUAL: npc:0xb09d pc:0xb09c imem_rd:0x0
# UVM_INFO @ 20124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb04e 
# UVM_INFO @ 20124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb09e pc:0xb09d imem_rd:0x1
# UVM_INFO @ 20141.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 20141.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 20141.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 20141.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 20141.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 111  
# IR PCOFFSET9         : 001100101  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45212  
# **********************************************
# Time: 20141.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 111  
# IR PCOFFSET9         : 001100101  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45212  
# **********************************************
# Time: 20141.000ns 
# 
# UVM_INFO @ 20141.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 20141.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe94c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe94c 
# UVM_INFO @ 20142.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xafdb VSR2:0xfd5f psr:0x4 ACTUAL: VSR1:0xafdb VSR2:0xfd5f psr:0x4 
# UVM_INFO @ 20142.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb100 pcout:0xb100 dr:0x7 sr1:0x1 sr2:0x0 IR_Exec:0xae65 NZP:0x0 M_Data:0xfd5f enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb100 pcout:0xb100 dr:0x7 sr1:0x1 sr2:0x0 IR_Exec:0xae65 NZP:0x0 M_Data:0xfd5f enable_execute_status:0x0 
# UVM_INFO @ 20142.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb09e pc:0xb09d imem_rd:0x1ACTUAL: npc:0xb09e pc:0xb09d imem_rd:0x1
# UVM_INFO @ 20144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb100 
# UVM_INFO @ 20144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb09e pc:0xb09d imem_rd:0x0
# UVM_INFO @ 20161.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 20161.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 20161.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 20161.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb100 DMem_din:0x0000 DMem_rd:0x1 memout:0xb7a3 ACTUAL: DMem_addr:0xb100 DMem_din:0x0000 DMem_rd:0x1 memout:0xb7a3 
# UVM_INFO @ 20162.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x6c95 VSR2:0xfd5f psr:0x4 ACTUAL: VSR1:0x6c95 VSR2:0xfd5f psr:0x4 
# UVM_INFO @ 20162.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb09e pc:0xb09d imem_rd:0x0ACTUAL: npc:0xb09e pc:0xb09d imem_rd:0x0
# UVM_INFO @ 20164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb100 
# UVM_INFO @ 20164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb09e pc:0xb09d imem_rd:0x0
# UVM_INFO @ 20181.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 20181.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 20181.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 20181.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xe24a DMem_din:0x0000 DMem_rd:0x1 memout:0xe24a ACTUAL: DMem_addr:0xe24a DMem_din:0x0000 DMem_rd:0x1 memout:0xe24a 
# UVM_INFO @ 20182.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x6c95 VSR2:0xfd5f psr:0x4 ACTUAL: VSR1:0x6c95 VSR2:0xfd5f psr:0x4 
# UVM_INFO @ 20182.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb09e pc:0xb09d imem_rd:0x0ACTUAL: npc:0xb09e pc:0xb09d imem_rd:0x0
# UVM_INFO @ 20184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb100 
# UVM_INFO @ 20184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb09f pc:0xb09e imem_rd:0x1
# UVM_INFO @ 20201.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 20201.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 20201.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 20201.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 20201.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 001  
# IR PCOFFSET9         : 011010101  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45213  
# **********************************************
# Time: 20201.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 001  
# IR PCOFFSET9         : 011010101  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45213  
# **********************************************
# Time: 20201.000ns 
# 
# UVM_INFO @ 20201.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 20201.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8ea2 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8ea2 
# UVM_INFO @ 20202.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x6c95 VSR2:0xfd5f psr:0x4 ACTUAL: VSR1:0x6c95 VSR2:0xfd5f psr:0x4 
# UVM_INFO @ 20202.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb171 pcout:0xb171 dr:0x1 sr1:0x3 sr2:0x0 IR_Exec:0x22d5 NZP:0x0 M_Data:0xfd5f enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb171 pcout:0xb171 dr:0x1 sr1:0x3 sr2:0x0 IR_Exec:0x22d5 NZP:0x0 M_Data:0xfd5f enable_execute_status:0x0 
# UVM_INFO @ 20202.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb09f pc:0xb09e imem_rd:0x1ACTUAL: npc:0xb09f pc:0xb09e imem_rd:0x1
# UVM_INFO @ 20204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb171 
# UVM_INFO @ 20204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb09f pc:0xb09e imem_rd:0x0
# UVM_INFO @ 20221.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 20221.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 20221.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 20221.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb171 DMem_din:0x0000 DMem_rd:0x1 memout:0x694f ACTUAL: DMem_addr:0xb171 DMem_din:0x0000 DMem_rd:0x1 memout:0x694f 
# UVM_INFO @ 20222.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb0c0 VSR2:0x9a19 psr:0x4 ACTUAL: VSR1:0xb0c0 VSR2:0x9a19 psr:0x4 
# UVM_INFO @ 20222.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb09f pc:0xb09e imem_rd:0x0ACTUAL: npc:0xb09f pc:0xb09e imem_rd:0x0
# UVM_INFO @ 20224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb171 
# UVM_INFO @ 20224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb09f pc:0xb09e imem_rd:0x0
# UVM_INFO @ 20241.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 20241.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 20241.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 20241.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 20241.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 100  
# IR SR1               : 010  
# IR IM                : 0  
# IR SR2               : 110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45214  
# **********************************************
# Time: 20241.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 100  
# IR SR1               : 010  
# IR IM                : 0  
# IR SR2               : 110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45214  
# **********************************************
# Time: 20241.000ns 
# 
# UVM_INFO @ 20241.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 20241.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe685 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe685 
# UVM_INFO @ 20242.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb0c0 VSR2:0x9a19 psr:0x4 ACTUAL: VSR1:0xb0c0 VSR2:0x9a19 psr:0x4 
# UVM_INFO @ 20242.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x4 sr1:0x2 sr2:0x6 IR_Exec:0x58a6 NZP:0x0 M_Data:0x9a19 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x4 sr1:0x2 sr2:0x6 IR_Exec:0x58a6 NZP:0x0 M_Data:0x9a19 enable_execute_status:0x0 
# UVM_INFO @ 20242.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb09f pc:0xb09e imem_rd:0x0ACTUAL: npc:0xb09f pc:0xb09e imem_rd:0x0
# UVM_INFO @ 20244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x0000 
# UVM_INFO @ 20244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0a0 pc:0xb09f imem_rd:0x1
# UVM_INFO @ 20261.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 20261.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 20261.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 20261.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 20261.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xbe63 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xbe63 
# UVM_INFO @ 20262.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb0c0 VSR2:0xfd5f psr:0x2 ACTUAL: VSR1:0xb0c0 VSR2:0xfd5f psr:0x2 
# UVM_INFO @ 20262.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb123 pcout:0xb123 dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x0485 NZP:0x2 M_Data:0xfd5f enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb123 pcout:0xb123 dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x0485 NZP:0x2 M_Data:0xfd5f enable_execute_status:0x0 
# UVM_INFO @ 20262.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0a0 pc:0xb09f imem_rd:0x1ACTUAL: npc:0xb0a0 pc:0xb09f imem_rd:0x1
# UVM_INFO @ 20264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb123 
# UVM_INFO @ 20264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0a1 pc:0xb0a0 imem_rd:0x1
# UVM_INFO @ 20281.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 20281.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 20281.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 010  
# IR PCOFFSET9         : 010000101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45215  
# **********************************************
# Time: 20281.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 010  
# IR PCOFFSET9         : 010000101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45215  
# **********************************************
# Time: 20281.000ns 
# 
# UVM_INFO @ 20281.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 20281.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5b8c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5b8c 
# UVM_INFO @ 20282.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb0c0 VSR2:0xfd5f psr:0x4 ACTUAL: VSR1:0xb0c0 VSR2:0xfd5f psr:0x4 
# UVM_INFO @ 20282.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0a1 pc:0xb0a0 imem_rd:0x1ACTUAL: npc:0xb0a1 pc:0xb0a0 imem_rd:0x1
# UVM_INFO @ 20284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb123 
# UVM_INFO @ 20284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0a2 pc:0xb0a1 imem_rd:0x1
# UVM_INFO @ 20301.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 20301.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 20301.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 20301.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x143d ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x143d 
# UVM_INFO @ 20302.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb123 VSR2:0xb123 psr:0x4 ACTUAL: VSR1:0xb123 VSR2:0xb123 psr:0x4 
# UVM_INFO @ 20302.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0a2 pc:0xb0a1 imem_rd:0x1ACTUAL: npc:0xb0a2 pc:0xb0a1 imem_rd:0x1
# UVM_INFO @ 20304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb123 
# UVM_INFO @ 20304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0a3 pc:0xb0a2 imem_rd:0x1
# UVM_INFO @ 20321.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 20321.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 20321.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 20321.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x96cf ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x96cf 
# UVM_INFO @ 20322.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb123 VSR2:0xb123 psr:0x4 ACTUAL: VSR1:0xb123 VSR2:0xb123 psr:0x4 
# UVM_INFO @ 20322.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0a3 pc:0xb0a2 imem_rd:0x1ACTUAL: npc:0xb0a3 pc:0xb0a2 imem_rd:0x1
# UVM_INFO @ 20324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb123 
# UVM_INFO @ 20324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0a4 pc:0xb0a3 imem_rd:0x1
# UVM_INFO @ 20341.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 20341.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 20341.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 20341.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 20341.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x563e ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x563e 
# UVM_INFO @ 20342.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb123 VSR2:0xb123 psr:0x4 ACTUAL: VSR1:0xb123 VSR2:0xb123 psr:0x4 
# UVM_INFO @ 20342.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0a4 pc:0xb0a3 imem_rd:0x1ACTUAL: npc:0xb0a4 pc:0xb0a3 imem_rd:0x1
# UVM_INFO @ 20344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb123 
# UVM_INFO @ 20344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0a5 pc:0xb0a4 imem_rd:0x1
# UVM_INFO @ 20361.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 20361.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 20361.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 20361.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 20361.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 101  
# IR SR1               : 011  
# IR IM                : 0  
# IR SR2               : 001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45219  
# **********************************************
# Time: 20361.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 101  
# IR SR1               : 011  
# IR IM                : 0  
# IR SR2               : 001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45219  
# **********************************************
# Time: 20361.000ns 
# 
# UVM_INFO @ 20361.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 20361.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x344a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x344a 
# UVM_INFO @ 20362.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x6c95 VSR2:0xafdb psr:0x4 ACTUAL: VSR1:0x6c95 VSR2:0xafdb psr:0x4 
# UVM_INFO @ 20362.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0001 pcout:0x0001 dr:0x5 sr1:0x3 sr2:0x1 IR_Exec:0x5ae1 NZP:0x0 M_Data:0xafdb enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0001 pcout:0x0001 dr:0x5 sr1:0x3 sr2:0x1 IR_Exec:0x5ae1 NZP:0x0 M_Data:0xafdb enable_execute_status:0x0 
# UVM_INFO @ 20362.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0a5 pc:0xb0a4 imem_rd:0x1ACTUAL: npc:0xb0a5 pc:0xb0a4 imem_rd:0x1
# UVM_INFO @ 20364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x0001 
# UVM_INFO @ 20364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0a6 pc:0xb0a5 imem_rd:0x1
# UVM_INFO @ 20381.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 20381.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 20381.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 20381.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 101  
# IR SR1               : 011  
# IR IM                : 0  
# IR SR2               : 001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45220  
# **********************************************
# Time: 20381.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 101  
# IR SR1               : 011  
# IR IM                : 0  
# IR SR2               : 001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45220  
# **********************************************
# Time: 20381.000ns 
# 
# UVM_INFO @ 20381.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 20381.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa482 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa482 
# UVM_INFO @ 20382.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x6c95 VSR2:0xafdb psr:0x1 ACTUAL: VSR1:0x6c95 VSR2:0xafdb psr:0x1 
# UVM_INFO @ 20382.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0001 pcout:0x0001 dr:0x5 sr1:0x3 sr2:0x1 IR_Exec:0x5ae1 NZP:0x0 M_Data:0xafdb enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0001 pcout:0x0001 dr:0x5 sr1:0x3 sr2:0x1 IR_Exec:0x5ae1 NZP:0x0 M_Data:0xafdb enable_execute_status:0x0 
# UVM_INFO @ 20382.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0a6 pc:0xb0a5 imem_rd:0x1ACTUAL: npc:0xb0a6 pc:0xb0a5 imem_rd:0x1
# UVM_INFO @ 20384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x0001 
# UVM_INFO @ 20384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0a7 pc:0xb0a6 imem_rd:0x1
# UVM_INFO @ 20401.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 20401.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 20401.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 20401.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe2f2 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe2f2 
# UVM_INFO @ 20402.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb123 VSR2:0xb123 psr:0x1 ACTUAL: VSR1:0xb123 VSR2:0xb123 psr:0x1 
# UVM_INFO @ 20402.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0a7 pc:0xb0a6 imem_rd:0x1ACTUAL: npc:0xb0a7 pc:0xb0a6 imem_rd:0x1
# UVM_INFO @ 20404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x0001 
# UVM_INFO @ 20404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0a8 pc:0xb0a7 imem_rd:0x1
# UVM_INFO @ 20421.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 20421.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 20421.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 20421.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 20421.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6b66 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6b66 
# UVM_INFO @ 20422.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb123 VSR2:0xb123 psr:0x1 ACTUAL: VSR1:0xb123 VSR2:0xb123 psr:0x1 
# UVM_INFO @ 20422.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0a8 pc:0xb0a7 imem_rd:0x1ACTUAL: npc:0xb0a8 pc:0xb0a7 imem_rd:0x1
# UVM_INFO @ 20424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x0001 
# UVM_INFO @ 20424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0a9 pc:0xb0a8 imem_rd:0x1
# UVM_INFO @ 20441.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 20441.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 20441.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 20441.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 20441.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 001  
# IR SR1               : 010  
# IR IM                : 0  
# IR SR2               : 001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45223  
# **********************************************
# Time: 20441.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 001  
# IR SR1               : 010  
# IR IM                : 0  
# IR SR2               : 001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45223  
# **********************************************
# Time: 20441.000ns 
# 
# UVM_INFO @ 20441.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 20441.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x90aa ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x90aa 
# UVM_INFO @ 20442.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb0c0 VSR2:0xafdb psr:0x1 ACTUAL: VSR1:0xb0c0 VSR2:0xafdb psr:0x1 
# UVM_INFO @ 20442.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x609b pcout:0x609b dr:0x1 sr1:0x2 sr2:0x1 IR_Exec:0x1281 NZP:0x0 M_Data:0xafdb enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x609b pcout:0x609b dr:0x1 sr1:0x2 sr2:0x1 IR_Exec:0x1281 NZP:0x0 M_Data:0xafdb enable_execute_status:0x0 
# UVM_INFO @ 20442.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0a9 pc:0xb0a8 imem_rd:0x1ACTUAL: npc:0xb0a9 pc:0xb0a8 imem_rd:0x1
# UVM_INFO @ 20444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x609b 
# UVM_INFO @ 20444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0aa pc:0xb0a9 imem_rd:0x1
# UVM_INFO @ 20461.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 20461.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 20461.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 20461.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 20461.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 001  
# IR SR1               : 010  
# IR IM                : 0  
# IR SR2               : 001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45224  
# **********************************************
# Time: 20461.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 001  
# IR SR1               : 010  
# IR IM                : 0  
# IR SR2               : 001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45224  
# **********************************************
# Time: 20461.000ns 
# 
# UVM_INFO @ 20461.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 20461.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9ac0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9ac0 
# UVM_INFO @ 20462.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb0c0 VSR2:0xafdb psr:0x1 ACTUAL: VSR1:0xb0c0 VSR2:0xafdb psr:0x1 
# UVM_INFO @ 20462.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x115b pcout:0x115b dr:0x1 sr1:0x2 sr2:0x1 IR_Exec:0x1281 NZP:0x0 M_Data:0x609b enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x115b pcout:0x115b dr:0x1 sr1:0x2 sr2:0x1 IR_Exec:0x1281 NZP:0x0 M_Data:0x609b enable_execute_status:0x0 
# UVM_INFO @ 20462.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0aa pc:0xb0a9 imem_rd:0x1ACTUAL: npc:0xb0aa pc:0xb0a9 imem_rd:0x1
# UVM_INFO @ 20464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x115b 
# UVM_INFO @ 20464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0ab pc:0xb0aa imem_rd:0x1
# UVM_INFO @ 20481.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 20481.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 20481.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 20481.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 20481.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 100  
# IR PCOFFSET9         : 010000110  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45225  
# **********************************************
# Time: 20481.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 100  
# IR PCOFFSET9         : 010000110  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45225  
# **********************************************
# Time: 20481.000ns 
# 
# UVM_INFO @ 20481.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 20481.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7286 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7286 
# UVM_INFO @ 20482.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb0c0 VSR2:0xb123 psr:0x1 ACTUAL: VSR1:0xb0c0 VSR2:0xb123 psr:0x1 
# UVM_INFO @ 20482.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb12e pcout:0xb12e dr:0x4 sr1:0x2 sr2:0x0 IR_Exec:0x2886 NZP:0x0 M_Data:0xb123 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb12e pcout:0xb12e dr:0x4 sr1:0x2 sr2:0x0 IR_Exec:0x2886 NZP:0x0 M_Data:0xb123 enable_execute_status:0x0 
# UVM_INFO @ 20482.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0ab pc:0xb0aa imem_rd:0x1ACTUAL: npc:0xb0ab pc:0xb0aa imem_rd:0x1
# UVM_INFO @ 20484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb12e 
# UVM_INFO @ 20484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0ab pc:0xb0aa imem_rd:0x0
# UVM_INFO @ 20501.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 20501.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 20501.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 20501.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb12e DMem_din:0x0000 DMem_rd:0x1 memout:0xdbc1 ACTUAL: DMem_addr:0xb12e DMem_din:0x0000 DMem_rd:0x1 memout:0xdbc1 
# UVM_INFO @ 20502.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb0c0 VSR2:0xb123 psr:0x1 ACTUAL: VSR1:0xb0c0 VSR2:0xb123 psr:0x1 
# UVM_INFO @ 20502.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0ab pc:0xb0aa imem_rd:0x0ACTUAL: npc:0xb0ab pc:0xb0aa imem_rd:0x0
# UVM_INFO @ 20504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb12e 
# UVM_INFO @ 20504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0ac pc:0xb0ab imem_rd:0x1
# UVM_INFO @ 20521.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 20521.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 20521.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 20521.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 20521.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 100  
# IR PCOFFSET9         : 010000110  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45226  
# **********************************************
# Time: 20521.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 100  
# IR PCOFFSET9         : 010000110  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45226  
# **********************************************
# Time: 20521.000ns 
# 
# UVM_INFO @ 20521.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 20521.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6b48 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6b48 
# UVM_INFO @ 20522.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb0c0 VSR2:0xb123 psr:0x1 ACTUAL: VSR1:0xb0c0 VSR2:0xb123 psr:0x1 
# UVM_INFO @ 20522.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb12f pcout:0xb12f dr:0x4 sr1:0x2 sr2:0x0 IR_Exec:0x2886 NZP:0x0 M_Data:0xb123 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb12f pcout:0xb12f dr:0x4 sr1:0x2 sr2:0x0 IR_Exec:0x2886 NZP:0x0 M_Data:0xb123 enable_execute_status:0x0 
# UVM_INFO @ 20522.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0ac pc:0xb0ab imem_rd:0x1ACTUAL: npc:0xb0ac pc:0xb0ab imem_rd:0x1
# UVM_INFO @ 20524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb12f 
# UVM_INFO @ 20524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0ac pc:0xb0ab imem_rd:0x0
# UVM_INFO @ 20541.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 20541.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 20541.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 20541.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb12f DMem_din:0x0000 DMem_rd:0x1 memout:0xa9ae ACTUAL: DMem_addr:0xb12f DMem_din:0x0000 DMem_rd:0x1 memout:0xa9ae 
# UVM_INFO @ 20542.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x115b VSR2:0x9bd9 psr:0x1 ACTUAL: VSR1:0x115b VSR2:0x9bd9 psr:0x1 
# UVM_INFO @ 20542.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0ac pc:0xb0ab imem_rd:0x0ACTUAL: npc:0xb0ac pc:0xb0ab imem_rd:0x0
# UVM_INFO @ 20544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb12f 
# UVM_INFO @ 20544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0ad pc:0xb0ac imem_rd:0x1
# UVM_INFO @ 20561.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 20561.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 20561.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 20561.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 000  
# IR SR1               : 001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45227  
# **********************************************
# Time: 20561.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 000  
# IR SR1               : 001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45227  
# **********************************************
# Time: 20561.000ns 
# 
# UVM_INFO @ 20561.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 20561.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf9e6 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf9e6 
# UVM_INFO @ 20562.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x115b VSR2:0x9bd9 psr:0x4 ACTUAL: VSR1:0x115b VSR2:0x9bd9 psr:0x4 
# UVM_INFO @ 20562.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xeea4 pcout:0xeea4 dr:0x0 sr1:0x1 sr2:0x7 IR_Exec:0x907f NZP:0x0 M_Data:0x9bd9 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xeea4 pcout:0xeea4 dr:0x0 sr1:0x1 sr2:0x7 IR_Exec:0x907f NZP:0x0 M_Data:0x9bd9 enable_execute_status:0x0 
# UVM_INFO @ 20562.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0ad pc:0xb0ac imem_rd:0x1ACTUAL: npc:0xb0ad pc:0xb0ac imem_rd:0x1
# UVM_INFO @ 20564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xeea4 
# UVM_INFO @ 20564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0ae pc:0xb0ad imem_rd:0x1
# UVM_INFO @ 20581.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 20581.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 20581.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 20581.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 20581.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0e2e ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0e2e 
# UVM_INFO @ 20582.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb123 VSR2:0xb123 psr:0x4 ACTUAL: VSR1:0xb123 VSR2:0xb123 psr:0x4 
# UVM_INFO @ 20582.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0ae pc:0xb0ad imem_rd:0x1ACTUAL: npc:0xb0ae pc:0xb0ad imem_rd:0x1
# UVM_INFO @ 20584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xeea4 
# UVM_INFO @ 20584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0af pc:0xb0ae imem_rd:0x1
# UVM_INFO @ 20601.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 20601.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 20601.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 20601.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 20601.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 011  
# IR PCOFFSET9         : 111001100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45229  
# **********************************************
# Time: 20601.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 011  
# IR PCOFFSET9         : 111001100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45229  
# **********************************************
# Time: 20601.000ns 
# 
# UVM_INFO @ 20601.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 20601.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7340 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7340 
# UVM_INFO @ 20602.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x9bd9 VSR2:0x6c95 psr:0x4 ACTUAL: VSR1:0x9bd9 VSR2:0x6c95 psr:0x4 
# UVM_INFO @ 20602.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb078 pcout:0xb078 dr:0x0 sr1:0x7 sr2:0x3 IR_Exec:0xb7cc NZP:0x0 M_Data:0x6c95 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb078 pcout:0xb078 dr:0x0 sr1:0x7 sr2:0x3 IR_Exec:0xb7cc NZP:0x0 M_Data:0x6c95 enable_execute_status:0x0 
# UVM_INFO @ 20602.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0af pc:0xb0ae imem_rd:0x1ACTUAL: npc:0xb0af pc:0xb0ae imem_rd:0x1
# UVM_INFO @ 20604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb078 
# UVM_INFO @ 20604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0af pc:0xb0ae imem_rd:0x0
# UVM_INFO @ 20621.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 20621.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 20621.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 20621.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb078 DMem_din:0x0000 DMem_rd:0x1 memout:0x05c8 ACTUAL: DMem_addr:0xb078 DMem_din:0x0000 DMem_rd:0x1 memout:0x05c8 
# UVM_INFO @ 20622.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x9bd9 VSR2:0x6c95 psr:0x4 ACTUAL: VSR1:0x9bd9 VSR2:0x6c95 psr:0x4 
# UVM_INFO @ 20622.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0af pc:0xb0ae imem_rd:0x0ACTUAL: npc:0xb0af pc:0xb0ae imem_rd:0x0
# UVM_INFO @ 20624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb078 
# UVM_INFO @ 20624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0af pc:0xb0ae imem_rd:0x0
# UVM_INFO @ 20641.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 20641.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 20641.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 20641.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x6a63 DMem_din:0x6c95 DMem_rd:0x0 memout:0x6a63 ACTUAL: DMem_addr:0x6a63 DMem_din:0x6c95 DMem_rd:0x0 memout:0x6a63 
# UVM_INFO @ 20642.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x9bd9 VSR2:0x6c95 psr:0x4 ACTUAL: VSR1:0x9bd9 VSR2:0x6c95 psr:0x4 
# UVM_INFO @ 20642.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0af pc:0xb0ae imem_rd:0x0ACTUAL: npc:0xb0af pc:0xb0ae imem_rd:0x0
# UVM_INFO @ 20644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb078 
# UVM_INFO @ 20644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0b0 pc:0xb0af imem_rd:0x1
# UVM_INFO @ 20661.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 20661.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 20661.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 20661.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 20661.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 011  
# IR PCOFFSET9         : 111001100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45230  
# **********************************************
# Time: 20661.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 011  
# IR PCOFFSET9         : 111001100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45230  
# **********************************************
# Time: 20661.000ns 
# 
# UVM_INFO @ 20661.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 20661.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc23b ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc23b 
# UVM_INFO @ 20662.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x9bd9 VSR2:0x6c95 psr:0x4 ACTUAL: VSR1:0x9bd9 VSR2:0x6c95 psr:0x4 
# UVM_INFO @ 20662.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb079 pcout:0xb079 dr:0x0 sr1:0x7 sr2:0x3 IR_Exec:0xb7cc NZP:0x0 M_Data:0x6c95 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb079 pcout:0xb079 dr:0x0 sr1:0x7 sr2:0x3 IR_Exec:0xb7cc NZP:0x0 M_Data:0x6c95 enable_execute_status:0x0 
# UVM_INFO @ 20662.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0b0 pc:0xb0af imem_rd:0x1ACTUAL: npc:0xb0b0 pc:0xb0af imem_rd:0x1
# UVM_INFO @ 20664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb079 
# UVM_INFO @ 20664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0b0 pc:0xb0af imem_rd:0x0
# UVM_INFO @ 20681.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 20681.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 20681.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 20681.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb079 DMem_din:0x0000 DMem_rd:0x1 memout:0x2d06 ACTUAL: DMem_addr:0xb079 DMem_din:0x0000 DMem_rd:0x1 memout:0x2d06 
# UVM_INFO @ 20682.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xeea4 VSR2:0xeea4 psr:0x4 ACTUAL: VSR1:0xeea4 VSR2:0xeea4 psr:0x4 
# UVM_INFO @ 20682.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0b0 pc:0xb0af imem_rd:0x0ACTUAL: npc:0xb0b0 pc:0xb0af imem_rd:0x0
# UVM_INFO @ 20684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb079 
# UVM_INFO @ 20684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0b0 pc:0xb0af imem_rd:0x0
# UVM_INFO @ 20701.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 20701.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 20701.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 20701.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x7ccd DMem_din:0x6c95 DMem_rd:0x0 memout:0x7ccd ACTUAL: DMem_addr:0x7ccd DMem_din:0x6c95 DMem_rd:0x0 memout:0x7ccd 
# UVM_INFO @ 20702.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xeea4 VSR2:0xeea4 psr:0x4 ACTUAL: VSR1:0xeea4 VSR2:0xeea4 psr:0x4 
# UVM_INFO @ 20702.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0b0 pc:0xb0af imem_rd:0x0ACTUAL: npc:0xb0b0 pc:0xb0af imem_rd:0x0
# UVM_INFO @ 20704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb079 
# UVM_INFO @ 20704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0b1 pc:0xb0b0 imem_rd:0x1
# UVM_INFO @ 20721.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 20721.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 20721.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 20721.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : JMP 
# IR BaseR             : 000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001100  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45231  
# **********************************************
# Time: 20721.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : JMP 
# IR BaseR             : 000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001100  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45231  
# **********************************************
# Time: 20721.000ns 
# 
# UVM_INFO @ 20721.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 20721.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8c93 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8c93 
# UVM_INFO @ 20722.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xeea4 VSR2:0xeea4 psr:0x4 ACTUAL: VSR1:0xeea4 VSR2:0xeea4 psr:0x4 
# UVM_INFO @ 20722.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xeea4 pcout:0xeea4 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0xc000 NZP:0x7 M_Data:0xeea4 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xeea4 pcout:0xeea4 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0xc000 NZP:0x7 M_Data:0xeea4 enable_execute_status:0x0 
# UVM_INFO @ 20722.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0b1 pc:0xb0b0 imem_rd:0x1ACTUAL: npc:0xb0b1 pc:0xb0b0 imem_rd:0x1
# UVM_INFO @ 20724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xeea4 
# UVM_INFO @ 20724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0b2 pc:0xb0b1 imem_rd:0x1
# UVM_INFO @ 20741.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 20741.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 20741.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 20741.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3aab ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3aab 
# UVM_INFO @ 20742.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xeea4 VSR2:0xeea4 psr:0x4 ACTUAL: VSR1:0xeea4 VSR2:0xeea4 psr:0x4 
# UVM_INFO @ 20742.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0b2 pc:0xb0b1 imem_rd:0x1ACTUAL: npc:0xb0b2 pc:0xb0b1 imem_rd:0x1
# UVM_INFO @ 20744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xeea4 
# UVM_INFO @ 20744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0b3 pc:0xb0b2 imem_rd:0x1
# UVM_INFO @ 20761.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 20761.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 20761.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 20761.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd86f ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd86f 
# UVM_INFO @ 20762.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xeea4 VSR2:0xeea4 psr:0x4 ACTUAL: VSR1:0xeea4 VSR2:0xeea4 psr:0x4 
# UVM_INFO @ 20762.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0b3 pc:0xb0b2 imem_rd:0x1ACTUAL: npc:0xb0b3 pc:0xb0b2 imem_rd:0x1
# UVM_INFO @ 20764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xeea4 
# UVM_INFO @ 20764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0b4 pc:0xb0b3 imem_rd:0x1
# UVM_INFO @ 20781.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 20781.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 20781.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 20781.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 20781.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xfbb9 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xfbb9 
# UVM_INFO @ 20782.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xeea4 VSR2:0xeea4 psr:0x4 ACTUAL: VSR1:0xeea4 VSR2:0xeea4 psr:0x4 
# UVM_INFO @ 20782.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0b4 pc:0xb0b3 imem_rd:0x1ACTUAL: npc:0xb0b4 pc:0xb0b3 imem_rd:0x1
# UVM_INFO @ 20784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xeea4 
# UVM_INFO @ 20784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0b5 pc:0xb0b4 imem_rd:0x1
# UVM_INFO @ 20801.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 20801.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 20801.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 20801.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 20801.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 001  
# IR SR1               : 000  
# IR IM                : 0  
# IR SR2               : 010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45235  
# **********************************************
# Time: 20801.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 001  
# IR SR1               : 000  
# IR IM                : 0  
# IR SR2               : 010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45235  
# **********************************************
# Time: 20801.000ns 
# 
# UVM_INFO @ 20801.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 20801.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x851a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x851a 
# UVM_INFO @ 20802.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xeea4 VSR2:0xb0c0 psr:0x4 ACTUAL: VSR1:0xeea4 VSR2:0xb0c0 psr:0x4 
# UVM_INFO @ 20802.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xa080 pcout:0xa080 dr:0x1 sr1:0x0 sr2:0x2 IR_Exec:0x5202 NZP:0x0 M_Data:0xb0c0 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xa080 pcout:0xa080 dr:0x1 sr1:0x0 sr2:0x2 IR_Exec:0x5202 NZP:0x0 M_Data:0xb0c0 enable_execute_status:0x0 
# UVM_INFO @ 20802.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0b5 pc:0xb0b4 imem_rd:0x1ACTUAL: npc:0xb0b5 pc:0xb0b4 imem_rd:0x1
# UVM_INFO @ 20804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xa080 
# UVM_INFO @ 20804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0b6 pc:0xb0b5 imem_rd:0x1
# UVM_INFO @ 20821.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 20821.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 20821.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 20821.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 20821.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 001  
# IR SR1               : 000  
# IR IM                : 0  
# IR SR2               : 010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45236  
# **********************************************
# Time: 20821.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 001  
# IR SR1               : 000  
# IR IM                : 0  
# IR SR2               : 010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45236  
# **********************************************
# Time: 20821.000ns 
# 
# UVM_INFO @ 20821.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 20821.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8797 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8797 
# UVM_INFO @ 20822.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xeea4 VSR2:0xb0c0 psr:0x4 ACTUAL: VSR1:0xeea4 VSR2:0xb0c0 psr:0x4 
# UVM_INFO @ 20822.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xa080 pcout:0xa080 dr:0x1 sr1:0x0 sr2:0x2 IR_Exec:0x5202 NZP:0x0 M_Data:0xb0c0 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xa080 pcout:0xa080 dr:0x1 sr1:0x0 sr2:0x2 IR_Exec:0x5202 NZP:0x0 M_Data:0xb0c0 enable_execute_status:0x0 
# UVM_INFO @ 20822.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0b6 pc:0xb0b5 imem_rd:0x1ACTUAL: npc:0xb0b6 pc:0xb0b5 imem_rd:0x1
# UVM_INFO @ 20824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xa080 
# UVM_INFO @ 20824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0b7 pc:0xb0b6 imem_rd:0x1
# UVM_INFO @ 20841.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 20841.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 20841.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 20841.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 20841.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 000  
# IR PCOFFSET9         : 111001001  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45237  
# **********************************************
# Time: 20841.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 000  
# IR PCOFFSET9         : 111001001  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45237  
# **********************************************
# Time: 20841.000ns 
# 
# UVM_INFO @ 20841.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 20841.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2bd5 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2bd5 
# UVM_INFO @ 20842.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x9bd9 VSR2:0xeea4 psr:0x4 ACTUAL: VSR1:0x9bd9 VSR2:0xeea4 psr:0x4 
# UVM_INFO @ 20842.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xb07d pcout:0xb07d dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0xe1c9 NZP:0x0 M_Data:0xeea4 enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xb07d pcout:0xb07d dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0xe1c9 NZP:0x0 M_Data:0xeea4 enable_execute_status:0x0 
# UVM_INFO @ 20842.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0b7 pc:0xb0b6 imem_rd:0x1ACTUAL: npc:0xb0b7 pc:0xb0b6 imem_rd:0x1
# UVM_INFO @ 20844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb07d 
# UVM_INFO @ 20844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0b8 pc:0xb0b7 imem_rd:0x1
# UVM_INFO @ 20861.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 20861.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 20861.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 20861.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 20861.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 000  
# IR PCOFFSET9         : 111001001  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45238  
# **********************************************
# Time: 20861.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 000  
# IR PCOFFSET9         : 111001001  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45238  
# **********************************************
# Time: 20861.000ns 
# 
# UVM_INFO @ 20861.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 20861.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x30f6 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x30f6 
# UVM_INFO @ 20862.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x9bd9 VSR2:0xeea4 psr:0x4 ACTUAL: VSR1:0x9bd9 VSR2:0xeea4 psr:0x4 
# UVM_INFO @ 20862.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xb07e pcout:0xb07e dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0xe1c9 NZP:0x0 M_Data:0xeea4 enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xb07e pcout:0xb07e dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0xe1c9 NZP:0x0 M_Data:0xeea4 enable_execute_status:0x0 
# UVM_INFO @ 20862.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0b8 pc:0xb0b7 imem_rd:0x1ACTUAL: npc:0xb0b8 pc:0xb0b7 imem_rd:0x1
# UVM_INFO @ 20864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb07e 
# UVM_INFO @ 20864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0b9 pc:0xb0b8 imem_rd:0x1
# UVM_INFO @ 20881.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 20881.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 20881.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 20881.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 20881.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 011  
# IR PCOFFSET9         : 011011100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45239  
# **********************************************
# Time: 20881.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 011  
# IR PCOFFSET9         : 011011100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45239  
# **********************************************
# Time: 20881.000ns 
# 
# UVM_INFO @ 20881.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 20881.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8f1c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8f1c 
# UVM_INFO @ 20882.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x6c95 VSR2:0x6c95 psr:0x4 ACTUAL: VSR1:0x6c95 VSR2:0x6c95 psr:0x4 
# UVM_INFO @ 20882.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb192 pcout:0xb192 dr:0x0 sr1:0x3 sr2:0x3 IR_Exec:0xb6dc NZP:0x0 M_Data:0x6c95 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb192 pcout:0xb192 dr:0x0 sr1:0x3 sr2:0x3 IR_Exec:0xb6dc NZP:0x0 M_Data:0x6c95 enable_execute_status:0x0 
# UVM_INFO @ 20882.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0b9 pc:0xb0b8 imem_rd:0x1ACTUAL: npc:0xb0b9 pc:0xb0b8 imem_rd:0x1
# UVM_INFO @ 20884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb192 
# UVM_INFO @ 20884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0b9 pc:0xb0b8 imem_rd:0x0
# UVM_INFO @ 20901.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 20901.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 20901.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 20901.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb192 DMem_din:0x0000 DMem_rd:0x1 memout:0x02fc ACTUAL: DMem_addr:0xb192 DMem_din:0x0000 DMem_rd:0x1 memout:0x02fc 
# UVM_INFO @ 20902.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x6c95 VSR2:0x6c95 psr:0x4 ACTUAL: VSR1:0x6c95 VSR2:0x6c95 psr:0x4 
# UVM_INFO @ 20902.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0b9 pc:0xb0b8 imem_rd:0x0ACTUAL: npc:0xb0b9 pc:0xb0b8 imem_rd:0x0
# UVM_INFO @ 20904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb192 
# UVM_INFO @ 20904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0b9 pc:0xb0b8 imem_rd:0x0
# UVM_INFO @ 20921.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 20921.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 20921.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 20921.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xedf0 DMem_din:0x6c95 DMem_rd:0x0 memout:0xedf0 ACTUAL: DMem_addr:0xedf0 DMem_din:0x6c95 DMem_rd:0x0 memout:0xedf0 
# UVM_INFO @ 20922.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x6c95 VSR2:0x6c95 psr:0x4 ACTUAL: VSR1:0x6c95 VSR2:0x6c95 psr:0x4 
# UVM_INFO @ 20922.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0b9 pc:0xb0b8 imem_rd:0x0ACTUAL: npc:0xb0b9 pc:0xb0b8 imem_rd:0x0
# UVM_INFO @ 20924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb192 
# UVM_INFO @ 20924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0ba pc:0xb0b9 imem_rd:0x1
# UVM_INFO @ 20941.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 20941.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 20941.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 20941.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 20941.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 011  
# IR PCOFFSET9         : 011011100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45240  
# **********************************************
# Time: 20941.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 011  
# IR PCOFFSET9         : 011011100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45240  
# **********************************************
# Time: 20941.000ns 
# 
# UVM_INFO @ 20941.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 20941.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x15e9 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x15e9 
# UVM_INFO @ 20942.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x6c95 VSR2:0x6c95 psr:0x4 ACTUAL: VSR1:0x6c95 VSR2:0x6c95 psr:0x4 
# UVM_INFO @ 20942.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb193 pcout:0xb193 dr:0x0 sr1:0x3 sr2:0x3 IR_Exec:0xb6dc NZP:0x0 M_Data:0x6c95 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb193 pcout:0xb193 dr:0x0 sr1:0x3 sr2:0x3 IR_Exec:0xb6dc NZP:0x0 M_Data:0x6c95 enable_execute_status:0x0 
# UVM_INFO @ 20942.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0ba pc:0xb0b9 imem_rd:0x1ACTUAL: npc:0xb0ba pc:0xb0b9 imem_rd:0x1
# UVM_INFO @ 20944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb193 
# UVM_INFO @ 20944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0ba pc:0xb0b9 imem_rd:0x0
# UVM_INFO @ 20961.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 20961.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 20961.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 20961.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb193 DMem_din:0x0000 DMem_rd:0x1 memout:0xd699 ACTUAL: DMem_addr:0xb193 DMem_din:0x0000 DMem_rd:0x1 memout:0xd699 
# UVM_INFO @ 20962.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xa080 VSR2:0x9bd9 psr:0x4 ACTUAL: VSR1:0xa080 VSR2:0x9bd9 psr:0x4 
# UVM_INFO @ 20962.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0ba pc:0xb0b9 imem_rd:0x0ACTUAL: npc:0xb0ba pc:0xb0b9 imem_rd:0x0
# UVM_INFO @ 20964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb193 
# UVM_INFO @ 20964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0ba pc:0xb0b9 imem_rd:0x0
# UVM_INFO @ 20981.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 20981.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 20981.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 20981.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x2c5f DMem_din:0x6c95 DMem_rd:0x0 memout:0x2c5f ACTUAL: DMem_addr:0x2c5f DMem_din:0x6c95 DMem_rd:0x0 memout:0x2c5f 
# UVM_INFO @ 20982.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xa080 VSR2:0x9bd9 psr:0x4 ACTUAL: VSR1:0xa080 VSR2:0x9bd9 psr:0x4 
# UVM_INFO @ 20982.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0ba pc:0xb0b9 imem_rd:0x0ACTUAL: npc:0xb0ba pc:0xb0b9 imem_rd:0x0
# UVM_INFO @ 20984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb193 
# UVM_INFO @ 20984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0bb pc:0xb0ba imem_rd:0x1
# UVM_INFO @ 21001.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 21001.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 21001.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 21001.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 21001.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 111  
# IR SR1               : 001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45241  
# **********************************************
# Time: 21001.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 111  
# IR SR1               : 001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45241  
# **********************************************
# Time: 21001.000ns 
# 
# UVM_INFO @ 21001.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 21001.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x15d5 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x15d5 
# UVM_INFO @ 21002.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xa080 VSR2:0x9bd9 psr:0x4 ACTUAL: VSR1:0xa080 VSR2:0x9bd9 psr:0x4 
# UVM_INFO @ 21002.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x5f7f pcout:0x5f7f dr:0x7 sr1:0x1 sr2:0x7 IR_Exec:0x9e7f NZP:0x0 M_Data:0x9bd9 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x5f7f pcout:0x5f7f dr:0x7 sr1:0x1 sr2:0x7 IR_Exec:0x9e7f NZP:0x0 M_Data:0x9bd9 enable_execute_status:0x0 
# UVM_INFO @ 21002.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0bb pc:0xb0ba imem_rd:0x1ACTUAL: npc:0xb0bb pc:0xb0ba imem_rd:0x1
# UVM_INFO @ 21004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x5f7f 
# UVM_INFO @ 21004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0bc pc:0xb0bb imem_rd:0x1
# UVM_INFO @ 21021.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 21021.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 21021.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 21021.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 21021.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 100  
# IR SR1               : 110  
# IR IM                : 0  
# IR SR2               : 000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45242  
# **********************************************
# Time: 21021.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 100  
# IR SR1               : 110  
# IR IM                : 0  
# IR SR2               : 000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45242  
# **********************************************
# Time: 21021.000ns 
# 
# UVM_INFO @ 21021.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 21021.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb7ee ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb7ee 
# UVM_INFO @ 21022.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x9a19 VSR2:0xb07e psr:0x1 ACTUAL: VSR1:0x9a19 VSR2:0xb07e psr:0x1 
# UVM_INFO @ 21022.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x9a18 pcout:0x9a18 dr:0x4 sr1:0x6 sr2:0x0 IR_Exec:0x59b8 NZP:0x0 M_Data:0xb07e enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x9a18 pcout:0x9a18 dr:0x4 sr1:0x6 sr2:0x0 IR_Exec:0x59b8 NZP:0x0 M_Data:0xb07e enable_execute_status:0x0 
# UVM_INFO @ 21022.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0bc pc:0xb0bb imem_rd:0x1ACTUAL: npc:0xb0bc pc:0xb0bb imem_rd:0x1
# UVM_INFO @ 21024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x9a18 
# UVM_INFO @ 21024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0bd pc:0xb0bc imem_rd:0x1
# UVM_INFO @ 21041.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 21041.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 21041.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 21041.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 21041.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 101  
# IR PCOFFSET9         : 010111111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45243  
# **********************************************
# Time: 21041.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 101  
# IR PCOFFSET9         : 010111111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45243  
# **********************************************
# Time: 21041.000ns 
# 
# UVM_INFO @ 21041.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 21041.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd60a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd60a 
# UVM_INFO @ 21042.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb0c0 VSR2:0x0001 psr:0x4 ACTUAL: VSR1:0xb0c0 VSR2:0x0001 psr:0x4 
# UVM_INFO @ 21042.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb179 pcout:0xb179 dr:0x0 sr1:0x2 sr2:0x5 IR_Exec:0xbabf NZP:0x0 M_Data:0x0001 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb179 pcout:0xb179 dr:0x0 sr1:0x2 sr2:0x5 IR_Exec:0xbabf NZP:0x0 M_Data:0x0001 enable_execute_status:0x0 
# UVM_INFO @ 21042.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0bd pc:0xb0bc imem_rd:0x1ACTUAL: npc:0xb0bd pc:0xb0bc imem_rd:0x1
# UVM_INFO @ 21044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb179 
# UVM_INFO @ 21044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0bd pc:0xb0bc imem_rd:0x0
# UVM_INFO @ 21061.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 21061.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 21061.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 21061.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb179 DMem_din:0x0000 DMem_rd:0x1 memout:0xc818 ACTUAL: DMem_addr:0xb179 DMem_din:0x0000 DMem_rd:0x1 memout:0xc818 
# UVM_INFO @ 21062.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb0c0 VSR2:0x0001 psr:0x4 ACTUAL: VSR1:0xb0c0 VSR2:0x0001 psr:0x4 
# UVM_INFO @ 21062.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0bd pc:0xb0bc imem_rd:0x0ACTUAL: npc:0xb0bd pc:0xb0bc imem_rd:0x0
# UVM_INFO @ 21064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb179 
# UVM_INFO @ 21064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0bd pc:0xb0bc imem_rd:0x0
# UVM_INFO @ 21081.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 21081.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 21081.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 21081.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x8f8e DMem_din:0x0001 DMem_rd:0x0 memout:0x8f8e ACTUAL: DMem_addr:0x8f8e DMem_din:0x0001 DMem_rd:0x0 memout:0x8f8e 
# UVM_INFO @ 21082.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb0c0 VSR2:0x0001 psr:0x4 ACTUAL: VSR1:0xb0c0 VSR2:0x0001 psr:0x4 
# UVM_INFO @ 21082.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0bd pc:0xb0bc imem_rd:0x0ACTUAL: npc:0xb0bd pc:0xb0bc imem_rd:0x0
# UVM_INFO @ 21084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb179 
# UVM_INFO @ 21084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0be pc:0xb0bd imem_rd:0x1
# UVM_INFO @ 21101.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 21101.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 21101.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 21101.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 21101.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 101  
# IR PCOFFSET9         : 010111111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45244  
# **********************************************
# Time: 21101.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 101  
# IR PCOFFSET9         : 010111111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45244  
# **********************************************
# Time: 21101.000ns 
# 
# UVM_INFO @ 21101.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 21101.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x36db ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x36db 
# UVM_INFO @ 21102.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb0c0 VSR2:0x0001 psr:0x4 ACTUAL: VSR1:0xb0c0 VSR2:0x0001 psr:0x4 
# UVM_INFO @ 21102.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb17a pcout:0xb17a dr:0x0 sr1:0x2 sr2:0x5 IR_Exec:0xbabf NZP:0x0 M_Data:0x0001 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb17a pcout:0xb17a dr:0x0 sr1:0x2 sr2:0x5 IR_Exec:0xbabf NZP:0x0 M_Data:0x0001 enable_execute_status:0x0 
# UVM_INFO @ 21102.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0be pc:0xb0bd imem_rd:0x1ACTUAL: npc:0xb0be pc:0xb0bd imem_rd:0x1
# UVM_INFO @ 21104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb17a 
# UVM_INFO @ 21104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0be pc:0xb0bd imem_rd:0x0
# UVM_INFO @ 21121.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 21121.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 21121.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 21121.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb17a DMem_din:0x0000 DMem_rd:0x1 memout:0x6e90 ACTUAL: DMem_addr:0xb17a DMem_din:0x0000 DMem_rd:0x1 memout:0x6e90 
# UVM_INFO @ 21122.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xa080 VSR2:0xb07e psr:0x4 ACTUAL: VSR1:0xa080 VSR2:0xb07e psr:0x4 
# UVM_INFO @ 21122.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0be pc:0xb0bd imem_rd:0x0ACTUAL: npc:0xb0be pc:0xb0bd imem_rd:0x0
# UVM_INFO @ 21124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb17a 
# UVM_INFO @ 21124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0be pc:0xb0bd imem_rd:0x0
# UVM_INFO @ 21141.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 21141.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 21141.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 21141.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x67c0 DMem_din:0x0001 DMem_rd:0x0 memout:0x67c0 ACTUAL: DMem_addr:0x67c0 DMem_din:0x0001 DMem_rd:0x0 memout:0x67c0 
# UVM_INFO @ 21142.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xa080 VSR2:0xb07e psr:0x4 ACTUAL: VSR1:0xa080 VSR2:0xb07e psr:0x4 
# UVM_INFO @ 21142.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0be pc:0xb0bd imem_rd:0x0ACTUAL: npc:0xb0be pc:0xb0bd imem_rd:0x0
# UVM_INFO @ 21144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb17a 
# UVM_INFO @ 21144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0bf pc:0xb0be imem_rd:0x1
# UVM_INFO @ 21161.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 21161.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 21161.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 21161.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 21161.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 011  
# IR BaseR             : 001  
# IR PCOFFSET6         : 101000  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45245  
# **********************************************
# Time: 21161.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 011  
# IR BaseR             : 001  
# IR PCOFFSET6         : 101000  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45245  
# **********************************************
# Time: 21161.000ns 
# 
# UVM_INFO @ 21161.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 21161.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8401 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8401 
# UVM_INFO @ 21162.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xa080 VSR2:0xb07e psr:0x4 ACTUAL: VSR1:0xa080 VSR2:0xb07e psr:0x4 
# UVM_INFO @ 21162.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xa068 pcout:0xa068 dr:0x3 sr1:0x1 sr2:0x0 IR_Exec:0x6668 NZP:0x0 M_Data:0xb07e enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xa068 pcout:0xa068 dr:0x3 sr1:0x1 sr2:0x0 IR_Exec:0x6668 NZP:0x0 M_Data:0xb07e enable_execute_status:0x0 
# UVM_INFO @ 21162.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0bf pc:0xb0be imem_rd:0x1ACTUAL: npc:0xb0bf pc:0xb0be imem_rd:0x1
# UVM_INFO @ 21164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xa068 
# UVM_INFO @ 21164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0bf pc:0xb0be imem_rd:0x0
# UVM_INFO @ 21181.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 21181.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 21181.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 21181.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xa068 DMem_din:0x0000 DMem_rd:0x1 memout:0x392a ACTUAL: DMem_addr:0xa068 DMem_din:0x0000 DMem_rd:0x1 memout:0x392a 
# UVM_INFO @ 21182.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb0c0 VSR2:0x5f7f psr:0x4 ACTUAL: VSR1:0xb0c0 VSR2:0x5f7f psr:0x4 
# UVM_INFO @ 21182.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0bf pc:0xb0be imem_rd:0x0ACTUAL: npc:0xb0bf pc:0xb0be imem_rd:0x0
# UVM_INFO @ 21184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xa068 
# UVM_INFO @ 21184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0c0 pc:0xb0bf imem_rd:0x1
# UVM_INFO @ 21201.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 21201.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 21201.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 21201.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 21201.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 000  
# IR SR1               : 010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45246  
# **********************************************
# Time: 21201.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 000  
# IR SR1               : 010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45246  
# **********************************************
# Time: 21201.000ns 
# 
# UVM_INFO @ 21201.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 21201.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1d32 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1d32 
# UVM_INFO @ 21202.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb0c0 VSR2:0x5f7f psr:0x1 ACTUAL: VSR1:0xb0c0 VSR2:0x5f7f psr:0x1 
# UVM_INFO @ 21202.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x4f3f pcout:0x4f3f dr:0x0 sr1:0x2 sr2:0x7 IR_Exec:0x90bf NZP:0x0 M_Data:0x5f7f enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x4f3f pcout:0x4f3f dr:0x0 sr1:0x2 sr2:0x7 IR_Exec:0x90bf NZP:0x0 M_Data:0x5f7f enable_execute_status:0x0 
# UVM_INFO @ 21202.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0c0 pc:0xb0bf imem_rd:0x1ACTUAL: npc:0xb0c0 pc:0xb0bf imem_rd:0x1
# UVM_INFO @ 21204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x4f3f 
# UVM_INFO @ 21204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0c1 pc:0xb0c0 imem_rd:0x1
# UVM_INFO @ 21221.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 21221.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 21221.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 21221.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 21221.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 001  
# IR BaseR             : 111  
# IR PCOFFSET6         : 111010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45247  
# **********************************************
# Time: 21221.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 001  
# IR BaseR             : 111  
# IR PCOFFSET6         : 111010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45247  
# **********************************************
# Time: 21221.000ns 
# 
# UVM_INFO @ 21221.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 21221.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x22ab ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x22ab 
# UVM_INFO @ 21222.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x5f7f VSR2:0xa080 psr:0x1 ACTUAL: VSR1:0x5f7f VSR2:0xa080 psr:0x1 
# UVM_INFO @ 21222.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x5f79 pcout:0x5f79 dr:0x0 sr1:0x7 sr2:0x1 IR_Exec:0x73fa NZP:0x0 M_Data:0xa080 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x5f79 pcout:0x5f79 dr:0x0 sr1:0x7 sr2:0x1 IR_Exec:0x73fa NZP:0x0 M_Data:0xa080 enable_execute_status:0x0 
# UVM_INFO @ 21222.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0c1 pc:0xb0c0 imem_rd:0x1ACTUAL: npc:0xb0c1 pc:0xb0c0 imem_rd:0x1
# UVM_INFO @ 21224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x5f79 
# UVM_INFO @ 21224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0c1 pc:0xb0c0 imem_rd:0x0
# UVM_INFO @ 21241.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 21241.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 21241.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 21241.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x5f79 DMem_din:0xa080 DMem_rd:0x0 memout:0x7489 ACTUAL: DMem_addr:0x5f79 DMem_din:0xa080 DMem_rd:0x0 memout:0x7489 
# UVM_INFO @ 21242.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x4f3f VSR2:0x5f7f psr:0x1 ACTUAL: VSR1:0x4f3f VSR2:0x5f7f psr:0x1 
# UVM_INFO @ 21242.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0c1 pc:0xb0c0 imem_rd:0x0ACTUAL: npc:0xb0c1 pc:0xb0c0 imem_rd:0x0
# UVM_INFO @ 21244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x5f79 
# UVM_INFO @ 21244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0c2 pc:0xb0c1 imem_rd:0x1
# UVM_INFO @ 21261.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 21261.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 21261.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 21261.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 21261.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 110  
# IR SR1               : 000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45248  
# **********************************************
# Time: 21261.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 110  
# IR SR1               : 000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45248  
# **********************************************
# Time: 21261.000ns 
# 
# UVM_INFO @ 21261.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 21261.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9b99 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9b99 
# UVM_INFO @ 21262.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x4f3f VSR2:0x5f7f psr:0x1 ACTUAL: VSR1:0x4f3f VSR2:0x5f7f psr:0x1 
# UVM_INFO @ 21262.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb0c0 pcout:0xb0c0 dr:0x6 sr1:0x0 sr2:0x7 IR_Exec:0x9c3f NZP:0x0 M_Data:0x5f7f enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb0c0 pcout:0xb0c0 dr:0x6 sr1:0x0 sr2:0x7 IR_Exec:0x9c3f NZP:0x0 M_Data:0x5f7f enable_execute_status:0x0 
# UVM_INFO @ 21262.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0c2 pc:0xb0c1 imem_rd:0x1ACTUAL: npc:0xb0c2 pc:0xb0c1 imem_rd:0x1
# UVM_INFO @ 21264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb0c0 
# UVM_INFO @ 21264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0c3 pc:0xb0c2 imem_rd:0x1
# UVM_INFO @ 21281.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 21281.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 21281.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 21281.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 21281.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 110  
# IR SR1               : 001  
# IR IM                : 0  
# IR SR2               : 110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45249  
# **********************************************
# Time: 21281.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 110  
# IR SR1               : 001  
# IR IM                : 0  
# IR SR2               : 110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45249  
# **********************************************
# Time: 21281.000ns 
# 
# UVM_INFO @ 21281.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 21281.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xad2f ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xad2f 
# UVM_INFO @ 21282.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xa080 VSR2:0x9a19 psr:0x4 ACTUAL: VSR1:0xa080 VSR2:0x9a19 psr:0x4 
# UVM_INFO @ 21282.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x6 sr1:0x1 sr2:0x6 IR_Exec:0x5c6e NZP:0x0 M_Data:0x9a19 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x6 sr1:0x1 sr2:0x6 IR_Exec:0x5c6e NZP:0x0 M_Data:0x9a19 enable_execute_status:0x0 
# UVM_INFO @ 21282.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0c3 pc:0xb0c2 imem_rd:0x1ACTUAL: npc:0xb0c3 pc:0xb0c2 imem_rd:0x1
# UVM_INFO @ 21284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x0000 
# UVM_INFO @ 21284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0c4 pc:0xb0c3 imem_rd:0x1
# UVM_INFO @ 21301.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 21301.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 21301.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 21301.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 110  
# IR SR1               : 001  
# IR IM                : 0  
# IR SR2               : 110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45250  
# **********************************************
# Time: 21301.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 110  
# IR SR1               : 001  
# IR IM                : 0  
# IR SR2               : 110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45250  
# **********************************************
# Time: 21301.000ns 
# 
# UVM_INFO @ 21301.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 21301.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x58b2 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x58b2 
# UVM_INFO @ 21302.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xa080 VSR2:0xb0c0 psr:0x2 ACTUAL: VSR1:0xa080 VSR2:0xb0c0 psr:0x2 
# UVM_INFO @ 21302.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x6 sr1:0x1 sr2:0x6 IR_Exec:0x5c6e NZP:0x0 M_Data:0xb0c0 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x6 sr1:0x1 sr2:0x6 IR_Exec:0x5c6e NZP:0x0 M_Data:0xb0c0 enable_execute_status:0x0 
# UVM_INFO @ 21302.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0c4 pc:0xb0c3 imem_rd:0x1ACTUAL: npc:0xb0c4 pc:0xb0c3 imem_rd:0x1
# UVM_INFO @ 21304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x0000 
# UVM_INFO @ 21304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0c5 pc:0xb0c4 imem_rd:0x1
# UVM_INFO @ 21321.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 21321.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 21321.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 21321.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5633 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5633 
# UVM_INFO @ 21322.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x4f3f VSR2:0x4f3f psr:0x2 ACTUAL: VSR1:0x4f3f VSR2:0x4f3f psr:0x2 
# UVM_INFO @ 21322.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0c5 pc:0xb0c4 imem_rd:0x1ACTUAL: npc:0xb0c5 pc:0xb0c4 imem_rd:0x1
# UVM_INFO @ 21324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x0000 
# UVM_INFO @ 21324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0c6 pc:0xb0c5 imem_rd:0x1
# UVM_INFO @ 21341.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 21341.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 21341.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 21341.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 21341.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2c03 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2c03 
# UVM_INFO @ 21342.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x4f3f VSR2:0x4f3f psr:0x2 ACTUAL: VSR1:0x4f3f VSR2:0x4f3f psr:0x2 
# UVM_INFO @ 21342.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0c6 pc:0xb0c5 imem_rd:0x1ACTUAL: npc:0xb0c6 pc:0xb0c5 imem_rd:0x1
# UVM_INFO @ 21344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x0000 
# UVM_INFO @ 21344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0c7 pc:0xb0c6 imem_rd:0x1
# UVM_INFO @ 21361.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 21361.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 21361.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 21361.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 21361.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 011  
# IR PCOFFSET9         : 110011010  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45253  
# **********************************************
# Time: 21361.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 011  
# IR PCOFFSET9         : 110011010  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45253  
# **********************************************
# Time: 21361.000ns 
# 
# UVM_INFO @ 21361.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 21361.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x089a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x089a 
# UVM_INFO @ 21362.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0000 VSR2:0x4f3f psr:0x2 ACTUAL: VSR1:0x0000 VSR2:0x4f3f psr:0x2 
# UVM_INFO @ 21362.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xb05e pcout:0xb05e dr:0x3 sr1:0x6 sr2:0x0 IR_Exec:0xe79a NZP:0x0 M_Data:0x4f3f enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xb05e pcout:0xb05e dr:0x3 sr1:0x6 sr2:0x0 IR_Exec:0xe79a NZP:0x0 M_Data:0x4f3f enable_execute_status:0x0 
# UVM_INFO @ 21362.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0c7 pc:0xb0c6 imem_rd:0x1ACTUAL: npc:0xb0c7 pc:0xb0c6 imem_rd:0x1
# UVM_INFO @ 21364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb05e 
# UVM_INFO @ 21364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0c8 pc:0xb0c7 imem_rd:0x1
# UVM_INFO @ 21381.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 21381.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 21381.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 21381.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 011  
# IR PCOFFSET9         : 110011010  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45254  
# **********************************************
# Time: 21381.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 011  
# IR PCOFFSET9         : 110011010  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45254  
# **********************************************
# Time: 21381.000ns 
# 
# UVM_INFO @ 21381.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 21381.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x622d ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x622d 
# UVM_INFO @ 21382.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0000 VSR2:0x4f3f psr:0x4 ACTUAL: VSR1:0x0000 VSR2:0x4f3f psr:0x4 
# UVM_INFO @ 21382.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xb05f pcout:0xb05f dr:0x3 sr1:0x6 sr2:0x0 IR_Exec:0xe79a NZP:0x0 M_Data:0x4f3f enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xb05f pcout:0xb05f dr:0x3 sr1:0x6 sr2:0x0 IR_Exec:0xe79a NZP:0x0 M_Data:0x4f3f enable_execute_status:0x0 
# UVM_INFO @ 21382.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0c8 pc:0xb0c7 imem_rd:0x1ACTUAL: npc:0xb0c8 pc:0xb0c7 imem_rd:0x1
# UVM_INFO @ 21384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb05f 
# UVM_INFO @ 21384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0c9 pc:0xb0c8 imem_rd:0x1
# UVM_INFO @ 21401.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 21401.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 21401.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 21401.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x53fa ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x53fa 
# UVM_INFO @ 21402.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x4f3f VSR2:0x4f3f psr:0x4 ACTUAL: VSR1:0x4f3f VSR2:0x4f3f psr:0x4 
# UVM_INFO @ 21402.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0c9 pc:0xb0c8 imem_rd:0x1ACTUAL: npc:0xb0c9 pc:0xb0c8 imem_rd:0x1
# UVM_INFO @ 21404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb05f 
# UVM_INFO @ 21404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0ca pc:0xb0c9 imem_rd:0x1
# UVM_INFO @ 21421.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 21421.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 21421.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 21421.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 21421.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x93bf ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x93bf 
# UVM_INFO @ 21422.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x4f3f VSR2:0x4f3f psr:0x4 ACTUAL: VSR1:0x4f3f VSR2:0x4f3f psr:0x4 
# UVM_INFO @ 21422.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0ca pc:0xb0c9 imem_rd:0x1ACTUAL: npc:0xb0ca pc:0xb0c9 imem_rd:0x1
# UVM_INFO @ 21424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb05f 
# UVM_INFO @ 21424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0cb pc:0xb0ca imem_rd:0x1
# UVM_INFO @ 21441.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 21441.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 21441.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 21441.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 21441.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 111  
# IR PCOFFSET9         : 011100111  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45257  
# **********************************************
# Time: 21441.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 111  
# IR PCOFFSET9         : 011100111  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45257  
# **********************************************
# Time: 21441.000ns 
# 
# UVM_INFO @ 21441.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 21441.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe4e4 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe4e4 
# UVM_INFO @ 21442.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb05f VSR2:0x4f3f psr:0x4 ACTUAL: VSR1:0xb05f VSR2:0x4f3f psr:0x4 
# UVM_INFO @ 21442.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xb1af pcout:0xb1af dr:0x7 sr1:0x3 sr2:0x0 IR_Exec:0xeee7 NZP:0x0 M_Data:0x4f3f enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xb1af pcout:0xb1af dr:0x7 sr1:0x3 sr2:0x0 IR_Exec:0xeee7 NZP:0x0 M_Data:0x4f3f enable_execute_status:0x0 
# UVM_INFO @ 21442.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0cb pc:0xb0ca imem_rd:0x1ACTUAL: npc:0xb0cb pc:0xb0ca imem_rd:0x1
# UVM_INFO @ 21444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb1af 
# UVM_INFO @ 21444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0cc pc:0xb0cb imem_rd:0x1
# UVM_INFO @ 21461.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 21461.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 21461.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 21461.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 21461.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 111  
# IR PCOFFSET9         : 011100111  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45258  
# **********************************************
# Time: 21461.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 111  
# IR PCOFFSET9         : 011100111  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45258  
# **********************************************
# Time: 21461.000ns 
# 
# UVM_INFO @ 21461.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 21461.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa518 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa518 
# UVM_INFO @ 21462.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb05f VSR2:0x4f3f psr:0x4 ACTUAL: VSR1:0xb05f VSR2:0x4f3f psr:0x4 
# UVM_INFO @ 21462.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xb1b0 pcout:0xb1b0 dr:0x7 sr1:0x3 sr2:0x0 IR_Exec:0xeee7 NZP:0x0 M_Data:0x4f3f enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xb1b0 pcout:0xb1b0 dr:0x7 sr1:0x3 sr2:0x0 IR_Exec:0xeee7 NZP:0x0 M_Data:0x4f3f enable_execute_status:0x0 
# UVM_INFO @ 21462.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0cc pc:0xb0cb imem_rd:0x1ACTUAL: npc:0xb0cc pc:0xb0cb imem_rd:0x1
# UVM_INFO @ 21464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb1b0 
# UVM_INFO @ 21464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0cd pc:0xb0cc imem_rd:0x1
# UVM_INFO @ 21481.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 21481.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 21481.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 21481.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 21481.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 010  
# IR PCOFFSET9         : 101010110  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45259  
# **********************************************
# Time: 21481.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 010  
# IR PCOFFSET9         : 101010110  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45259  
# **********************************************
# Time: 21481.000ns 
# 
# UVM_INFO @ 21481.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 21481.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb974 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb974 
# UVM_INFO @ 21482.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0001 VSR2:0x4f3f psr:0x4 ACTUAL: VSR1:0x0001 VSR2:0x4f3f psr:0x4 
# UVM_INFO @ 21482.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xb020 pcout:0xb020 dr:0x2 sr1:0x5 sr2:0x0 IR_Exec:0xe556 NZP:0x0 M_Data:0x4f3f enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xb020 pcout:0xb020 dr:0x2 sr1:0x5 sr2:0x0 IR_Exec:0xe556 NZP:0x0 M_Data:0x4f3f enable_execute_status:0x0 
# UVM_INFO @ 21482.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0cd pc:0xb0cc imem_rd:0x1ACTUAL: npc:0xb0cd pc:0xb0cc imem_rd:0x1
# UVM_INFO @ 21484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb020 
# UVM_INFO @ 21484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0ce pc:0xb0cd imem_rd:0x1
# UVM_INFO @ 21501.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 21501.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 21501.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 21501.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 21501.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 010  
# IR PCOFFSET9         : 101010110  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45260  
# **********************************************
# Time: 21501.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 010  
# IR PCOFFSET9         : 101010110  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45260  
# **********************************************
# Time: 21501.000ns 
# 
# UVM_INFO @ 21501.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 21501.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xdabe ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xdabe 
# UVM_INFO @ 21502.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0001 VSR2:0x4f3f psr:0x4 ACTUAL: VSR1:0x0001 VSR2:0x4f3f psr:0x4 
# UVM_INFO @ 21502.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xb021 pcout:0xb021 dr:0x2 sr1:0x5 sr2:0x0 IR_Exec:0xe556 NZP:0x0 M_Data:0x4f3f enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xb021 pcout:0xb021 dr:0x2 sr1:0x5 sr2:0x0 IR_Exec:0xe556 NZP:0x0 M_Data:0x4f3f enable_execute_status:0x0 
# UVM_INFO @ 21502.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0ce pc:0xb0cd imem_rd:0x1ACTUAL: npc:0xb0ce pc:0xb0cd imem_rd:0x1
# UVM_INFO @ 21504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb021 
# UVM_INFO @ 21504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0cf pc:0xb0ce imem_rd:0x1
# UVM_INFO @ 21521.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 21521.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 21521.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 21521.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 21521.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 101  
# IR PCOFFSET9         : 000011001  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45261  
# **********************************************
# Time: 21521.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 101  
# IR PCOFFSET9         : 000011001  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45261  
# **********************************************
# Time: 21521.000ns 
# 
# UVM_INFO @ 21521.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 21521.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x30cd ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x30cd 
# UVM_INFO @ 21522.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x4f3f VSR2:0x4f3f psr:0x4 ACTUAL: VSR1:0x4f3f VSR2:0x4f3f psr:0x4 
# UVM_INFO @ 21522.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb0e5 pcout:0xb0e5 dr:0x5 sr1:0x0 sr2:0x0 IR_Exec:0x2a19 NZP:0x0 M_Data:0x4f3f enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb0e5 pcout:0xb0e5 dr:0x5 sr1:0x0 sr2:0x0 IR_Exec:0x2a19 NZP:0x0 M_Data:0x4f3f enable_execute_status:0x0 
# UVM_INFO @ 21522.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0cf pc:0xb0ce imem_rd:0x1ACTUAL: npc:0xb0cf pc:0xb0ce imem_rd:0x1
# UVM_INFO @ 21524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb0e5 
# UVM_INFO @ 21524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0cf pc:0xb0ce imem_rd:0x0
# UVM_INFO @ 21541.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 21541.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 21541.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 21541.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb0e5 DMem_din:0x0000 DMem_rd:0x1 memout:0x0d65 ACTUAL: DMem_addr:0xb0e5 DMem_din:0x0000 DMem_rd:0x1 memout:0x0d65 
# UVM_INFO @ 21542.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x4f3f VSR2:0x4f3f psr:0x4 ACTUAL: VSR1:0x4f3f VSR2:0x4f3f psr:0x4 
# UVM_INFO @ 21542.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0cf pc:0xb0ce imem_rd:0x0ACTUAL: npc:0xb0cf pc:0xb0ce imem_rd:0x0
# UVM_INFO @ 21544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb0e5 
# UVM_INFO @ 21544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0d0 pc:0xb0cf imem_rd:0x1
# UVM_INFO @ 21561.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 21561.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 21561.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 21561.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 21561.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 101  
# IR PCOFFSET9         : 000011001  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45262  
# **********************************************
# Time: 21561.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 101  
# IR PCOFFSET9         : 000011001  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45262  
# **********************************************
# Time: 21561.000ns 
# 
# UVM_INFO @ 21561.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 21561.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7e5e ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7e5e 
# UVM_INFO @ 21562.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x4f3f VSR2:0x4f3f psr:0x1 ACTUAL: VSR1:0x4f3f VSR2:0x4f3f psr:0x1 
# UVM_INFO @ 21562.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb0e6 pcout:0xb0e6 dr:0x5 sr1:0x0 sr2:0x0 IR_Exec:0x2a19 NZP:0x0 M_Data:0x4f3f enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb0e6 pcout:0xb0e6 dr:0x5 sr1:0x0 sr2:0x0 IR_Exec:0x2a19 NZP:0x0 M_Data:0x4f3f enable_execute_status:0x0 
# UVM_INFO @ 21562.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0d0 pc:0xb0cf imem_rd:0x1ACTUAL: npc:0xb0d0 pc:0xb0cf imem_rd:0x1
# UVM_INFO @ 21564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb0e6 
# UVM_INFO @ 21564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0d0 pc:0xb0cf imem_rd:0x0
# UVM_INFO @ 21581.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 21581.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 21581.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 21581.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb0e6 DMem_din:0x0000 DMem_rd:0x1 memout:0x7652 ACTUAL: DMem_addr:0xb0e6 DMem_din:0x0000 DMem_rd:0x1 memout:0x7652 
# UVM_INFO @ 21582.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x7e5e VSR2:0x4f3f psr:0x1 ACTUAL: VSR1:0x7e5e VSR2:0x4f3f psr:0x1 
# UVM_INFO @ 21582.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0d0 pc:0xb0cf imem_rd:0x0ACTUAL: npc:0xb0d0 pc:0xb0cf imem_rd:0x0
# UVM_INFO @ 21584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb0e6 
# UVM_INFO @ 21584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0d1 pc:0xb0d0 imem_rd:0x1
# UVM_INFO @ 21601.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 21601.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 21601.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 21601.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 21601.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 000  
# IR SR1               : 101  
# IR IM                : 0  
# IR SR2               : 000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45263  
# **********************************************
# Time: 21601.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 000  
# IR SR1               : 101  
# IR IM                : 0  
# IR SR2               : 000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45263  
# **********************************************
# Time: 21601.000ns 
# 
# UVM_INFO @ 21601.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 21601.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x36b4 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x36b4 
# UVM_INFO @ 21602.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x7e5e VSR2:0x4f3f psr:0x1 ACTUAL: VSR1:0x7e5e VSR2:0x4f3f psr:0x1 
# UVM_INFO @ 21602.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0634 pcout:0x0634 dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x5140 NZP:0x0 M_Data:0x4f3f enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0634 pcout:0x0634 dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x5140 NZP:0x0 M_Data:0x4f3f enable_execute_status:0x0 
# UVM_INFO @ 21602.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0d1 pc:0xb0d0 imem_rd:0x1ACTUAL: npc:0xb0d1 pc:0xb0d0 imem_rd:0x1
# UVM_INFO @ 21604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x0634 
# UVM_INFO @ 21604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0d2 pc:0xb0d1 imem_rd:0x1
# UVM_INFO @ 21621.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 21621.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 21621.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 21621.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 21621.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 100  
# IR PCOFFSET9         : 111010101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45264  
# **********************************************
# Time: 21621.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 100  
# IR PCOFFSET9         : 111010101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45264  
# **********************************************
# Time: 21621.000ns 
# 
# UVM_INFO @ 21621.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 21621.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x00b3 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x00b3 
# UVM_INFO @ 21622.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb1b0 VSR2:0x9a18 psr:0x1 ACTUAL: VSR1:0xb1b0 VSR2:0x9a18 psr:0x1 
# UVM_INFO @ 21622.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb0a4 pcout:0xb0a4 dr:0x0 sr1:0x7 sr2:0x4 IR_Exec:0xb9d5 NZP:0x0 M_Data:0x9a18 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb0a4 pcout:0xb0a4 dr:0x0 sr1:0x7 sr2:0x4 IR_Exec:0xb9d5 NZP:0x0 M_Data:0x9a18 enable_execute_status:0x0 
# UVM_INFO @ 21622.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0d2 pc:0xb0d1 imem_rd:0x1ACTUAL: npc:0xb0d2 pc:0xb0d1 imem_rd:0x1
# UVM_INFO @ 21624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb0a4 
# UVM_INFO @ 21624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0d2 pc:0xb0d1 imem_rd:0x0
# UVM_INFO @ 21641.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 21641.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 21641.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 21641.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb0a4 DMem_din:0x0000 DMem_rd:0x1 memout:0x4e0d ACTUAL: DMem_addr:0xb0a4 DMem_din:0x0000 DMem_rd:0x1 memout:0x4e0d 
# UVM_INFO @ 21642.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb021 VSR2:0x0634 psr:0x1 ACTUAL: VSR1:0xb021 VSR2:0x0634 psr:0x1 
# UVM_INFO @ 21642.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0d2 pc:0xb0d1 imem_rd:0x0ACTUAL: npc:0xb0d2 pc:0xb0d1 imem_rd:0x0
# UVM_INFO @ 21644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb0a4 
# UVM_INFO @ 21644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0d2 pc:0xb0d1 imem_rd:0x0
# UVM_INFO @ 21661.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 21661.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 21661.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 21661.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xdbe1 DMem_din:0x9a18 DMem_rd:0x0 memout:0xdbe1 ACTUAL: DMem_addr:0xdbe1 DMem_din:0x9a18 DMem_rd:0x0 memout:0xdbe1 
# UVM_INFO @ 21662.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb021 VSR2:0x0634 psr:0x1 ACTUAL: VSR1:0xb021 VSR2:0x0634 psr:0x1 
# UVM_INFO @ 21662.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0d2 pc:0xb0d1 imem_rd:0x0ACTUAL: npc:0xb0d2 pc:0xb0d1 imem_rd:0x0
# UVM_INFO @ 21664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb0a4 
# UVM_INFO @ 21664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0d3 pc:0xb0d2 imem_rd:0x1
# UVM_INFO @ 21681.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 21681.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 21681.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 21681.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 21681.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 111  
# IR PCOFFSET9         : 010011100  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45265  
# **********************************************
# Time: 21681.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 111  
# IR PCOFFSET9         : 010011100  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45265  
# **********************************************
# Time: 21681.000ns 
# 
# UVM_INFO @ 21681.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 21681.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc493 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc493 
# UVM_INFO @ 21682.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb021 VSR2:0x0634 psr:0x1 ACTUAL: VSR1:0xb021 VSR2:0x0634 psr:0x1 
# UVM_INFO @ 21682.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb16c pcout:0xb16c dr:0x7 sr1:0x2 sr2:0x0 IR_Exec:0xae9c NZP:0x0 M_Data:0x0634 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb16c pcout:0xb16c dr:0x7 sr1:0x2 sr2:0x0 IR_Exec:0xae9c NZP:0x0 M_Data:0x0634 enable_execute_status:0x0 
# UVM_INFO @ 21682.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0d3 pc:0xb0d2 imem_rd:0x1ACTUAL: npc:0xb0d3 pc:0xb0d2 imem_rd:0x1
# UVM_INFO @ 21684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb16c 
# UVM_INFO @ 21684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0d3 pc:0xb0d2 imem_rd:0x0
# UVM_INFO @ 21701.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 21701.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 21701.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 21701.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb16c DMem_din:0x0000 DMem_rd:0x1 memout:0xfb41 ACTUAL: DMem_addr:0xb16c DMem_din:0x0000 DMem_rd:0x1 memout:0xfb41 
# UVM_INFO @ 21702.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x36b4 VSR2:0x0000 psr:0x1 ACTUAL: VSR1:0x36b4 VSR2:0x0000 psr:0x1 
# UVM_INFO @ 21702.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0d3 pc:0xb0d2 imem_rd:0x0ACTUAL: npc:0xb0d3 pc:0xb0d2 imem_rd:0x0
# UVM_INFO @ 21704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb16c 
# UVM_INFO @ 21704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0d3 pc:0xb0d2 imem_rd:0x0
# UVM_INFO @ 21721.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 21721.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 21721.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 21721.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0505 DMem_din:0x0000 DMem_rd:0x1 memout:0x0505 ACTUAL: DMem_addr:0x0505 DMem_din:0x0000 DMem_rd:0x1 memout:0x0505 
# UVM_INFO @ 21722.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x36b4 VSR2:0x0000 psr:0x1 ACTUAL: VSR1:0x36b4 VSR2:0x0000 psr:0x1 
# UVM_INFO @ 21722.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0d3 pc:0xb0d2 imem_rd:0x0ACTUAL: npc:0xb0d3 pc:0xb0d2 imem_rd:0x0
# UVM_INFO @ 21724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb16c 
# UVM_INFO @ 21724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0d4 pc:0xb0d3 imem_rd:0x1
# UVM_INFO @ 21741.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 21741.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 21741.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 21741.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 110  
# IR PCOFFSET9         : 101001111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45266  
# **********************************************
# Time: 21741.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 110  
# IR PCOFFSET9         : 101001111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45266  
# **********************************************
# Time: 21741.000ns 
# 
# UVM_INFO @ 21741.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 21741.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8470 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8470 
# UVM_INFO @ 21742.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x36b4 VSR2:0x0000 psr:0x4 ACTUAL: VSR1:0x36b4 VSR2:0x0000 psr:0x4 
# UVM_INFO @ 21742.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb020 pcout:0xb020 dr:0x0 sr1:0x5 sr2:0x6 IR_Exec:0xbd4f NZP:0x0 M_Data:0x0000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb020 pcout:0xb020 dr:0x0 sr1:0x5 sr2:0x6 IR_Exec:0xbd4f NZP:0x0 M_Data:0x0000 enable_execute_status:0x0 
# UVM_INFO @ 21742.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0d4 pc:0xb0d3 imem_rd:0x1ACTUAL: npc:0xb0d4 pc:0xb0d3 imem_rd:0x1
# UVM_INFO @ 21744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb020 
# UVM_INFO @ 21744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0d4 pc:0xb0d3 imem_rd:0x0
# UVM_INFO @ 21761.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 21761.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 21761.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 21761.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb020 DMem_din:0x0000 DMem_rd:0x1 memout:0x2e89 ACTUAL: DMem_addr:0xb020 DMem_din:0x0000 DMem_rd:0x1 memout:0x2e89 
# UVM_INFO @ 21762.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0634 VSR2:0x0634 psr:0x4 ACTUAL: VSR1:0x0634 VSR2:0x0634 psr:0x4 
# UVM_INFO @ 21762.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0d4 pc:0xb0d3 imem_rd:0x0ACTUAL: npc:0xb0d4 pc:0xb0d3 imem_rd:0x0
# UVM_INFO @ 21764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb020 
# UVM_INFO @ 21764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0d4 pc:0xb0d3 imem_rd:0x0
# UVM_INFO @ 21781.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 21781.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 21781.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 21781.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x69ef DMem_din:0x0000 DMem_rd:0x0 memout:0x69ef ACTUAL: DMem_addr:0x69ef DMem_din:0x0000 DMem_rd:0x0 memout:0x69ef 
# UVM_INFO @ 21782.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0634 VSR2:0x0634 psr:0x4 ACTUAL: VSR1:0x0634 VSR2:0x0634 psr:0x4 
# UVM_INFO @ 21782.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0d4 pc:0xb0d3 imem_rd:0x0ACTUAL: npc:0xb0d4 pc:0xb0d3 imem_rd:0x0
# UVM_INFO @ 21784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb020 
# UVM_INFO @ 21784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0d5 pc:0xb0d4 imem_rd:0x1
# UVM_INFO @ 21801.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 21801.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 21801.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 21801.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 21801.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x00c4 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x00c4 
# UVM_INFO @ 21802.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0634 VSR2:0x0634 psr:0x4 ACTUAL: VSR1:0x0634 VSR2:0x0634 psr:0x4 
# UVM_INFO @ 21802.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0d5 pc:0xb0d4 imem_rd:0x1ACTUAL: npc:0xb0d5 pc:0xb0d4 imem_rd:0x1
# UVM_INFO @ 21804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb020 
# UVM_INFO @ 21804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0d5 pc:0xb0d4 imem_rd:0x0
# UVM_INFO @ 21821.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 21821.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 21821.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 21821.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb020 DMem_din:0x0000 DMem_rd:0x1 memout:0xb8be ACTUAL: DMem_addr:0xb020 DMem_din:0x0000 DMem_rd:0x1 memout:0xb8be 
# UVM_INFO @ 21822.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x8470 VSR2:0x0634 psr:0x4 ACTUAL: VSR1:0x8470 VSR2:0x0634 psr:0x4 
# UVM_INFO @ 21822.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0d5 pc:0xb0d4 imem_rd:0x0ACTUAL: npc:0xb0d5 pc:0xb0d4 imem_rd:0x0
# UVM_INFO @ 21824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb020 
# UVM_INFO @ 21824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0d5 pc:0xb0d4 imem_rd:0x0
# UVM_INFO @ 21841.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 21841.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 21841.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 21841.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x4aae DMem_din:0x0000 DMem_rd:0x0 memout:0x4aae ACTUAL: DMem_addr:0x4aae DMem_din:0x0000 DMem_rd:0x0 memout:0x4aae 
# UVM_INFO @ 21842.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x8470 VSR2:0x0634 psr:0x4 ACTUAL: VSR1:0x8470 VSR2:0x0634 psr:0x4 
# UVM_INFO @ 21842.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0d5 pc:0xb0d4 imem_rd:0x0ACTUAL: npc:0xb0d5 pc:0xb0d4 imem_rd:0x0
# UVM_INFO @ 21844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb020 
# UVM_INFO @ 21844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0d6 pc:0xb0d5 imem_rd:0x1
# UVM_INFO @ 21861.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 21861.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 21861.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 21861.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 21861.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 011  
# IR PCOFFSET9         : 111000010  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45268  
# **********************************************
# Time: 21861.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 011  
# IR PCOFFSET9         : 111000010  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45268  
# **********************************************
# Time: 21861.000ns 
# 
# UVM_INFO @ 21861.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 21861.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb900 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb900 
# UVM_INFO @ 21862.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x8470 VSR2:0x0634 psr:0x4 ACTUAL: VSR1:0x8470 VSR2:0x0634 psr:0x4 
# UVM_INFO @ 21862.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb095 pcout:0xb095 dr:0x3 sr1:0x7 sr2:0x0 IR_Exec:0xa7c2 NZP:0x0 M_Data:0x0634 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb095 pcout:0xb095 dr:0x3 sr1:0x7 sr2:0x0 IR_Exec:0xa7c2 NZP:0x0 M_Data:0x0634 enable_execute_status:0x0 
# UVM_INFO @ 21862.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0d6 pc:0xb0d5 imem_rd:0x1ACTUAL: npc:0xb0d6 pc:0xb0d5 imem_rd:0x1
# UVM_INFO @ 21864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb095 
# UVM_INFO @ 21864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0d6 pc:0xb0d5 imem_rd:0x0
# UVM_INFO @ 21881.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 21881.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 21881.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 21881.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb095 DMem_din:0x0000 DMem_rd:0x1 memout:0x2493 ACTUAL: DMem_addr:0xb095 DMem_din:0x0000 DMem_rd:0x1 memout:0x2493 
# UVM_INFO @ 21882.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb05f VSR2:0x36b4 psr:0x4 ACTUAL: VSR1:0xb05f VSR2:0x36b4 psr:0x4 
# UVM_INFO @ 21882.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0d6 pc:0xb0d5 imem_rd:0x0ACTUAL: npc:0xb0d6 pc:0xb0d5 imem_rd:0x0
# UVM_INFO @ 21884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb095 
# UVM_INFO @ 21884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0d6 pc:0xb0d5 imem_rd:0x0
# UVM_INFO @ 21901.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 21901.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 21901.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 21901.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xdf96 DMem_din:0x0000 DMem_rd:0x1 memout:0xdf96 ACTUAL: DMem_addr:0xdf96 DMem_din:0x0000 DMem_rd:0x1 memout:0xdf96 
# UVM_INFO @ 21902.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb05f VSR2:0x36b4 psr:0x4 ACTUAL: VSR1:0xb05f VSR2:0x36b4 psr:0x4 
# UVM_INFO @ 21902.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0d6 pc:0xb0d5 imem_rd:0x0ACTUAL: npc:0xb0d6 pc:0xb0d5 imem_rd:0x0
# UVM_INFO @ 21904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb095 
# UVM_INFO @ 21904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0d7 pc:0xb0d6 imem_rd:0x1
# UVM_INFO @ 21921.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 21921.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 21921.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 21921.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 21921.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 101  
# IR SR1               : 011  
# IR IM                : 0  
# IR SR2               : 101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45269  
# **********************************************
# Time: 21921.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 101  
# IR SR1               : 011  
# IR IM                : 0  
# IR SR2               : 101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45269  
# **********************************************
# Time: 21921.000ns 
# 
# UVM_INFO @ 21921.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 21921.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd699 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd699 
# UVM_INFO @ 21922.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb05f VSR2:0x36b4 psr:0x4 ACTUAL: VSR1:0xb05f VSR2:0x36b4 psr:0x4 
# UVM_INFO @ 21922.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0001 pcout:0x0001 dr:0x5 sr1:0x3 sr2:0x5 IR_Exec:0x5ae5 NZP:0x0 M_Data:0x36b4 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0001 pcout:0x0001 dr:0x5 sr1:0x3 sr2:0x5 IR_Exec:0x5ae5 NZP:0x0 M_Data:0x36b4 enable_execute_status:0x0 
# UVM_INFO @ 21922.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0d7 pc:0xb0d6 imem_rd:0x1ACTUAL: npc:0xb0d7 pc:0xb0d6 imem_rd:0x1
# UVM_INFO @ 21924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x0001 
# UVM_INFO @ 21924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0d7 pc:0xb0d6 imem_rd:0x0
# UVM_INFO @ 21941.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 21941.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 21941.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 21941.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 21941.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 101  
# IR PCOFFSET9         : 000101111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45270  
# **********************************************
# Time: 21941.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 101  
# IR PCOFFSET9         : 000101111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45270  
# **********************************************
# Time: 21941.000ns 
# 
# UVM_INFO @ 21941.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 21941.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xad07 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xad07 
# UVM_INFO @ 21942.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0634 VSR2:0x36b4 psr:0x1 ACTUAL: VSR1:0x0634 VSR2:0x36b4 psr:0x1 
# UVM_INFO @ 21942.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb104 pcout:0xb104 dr:0x0 sr1:0x0 sr2:0x5 IR_Exec:0x3a2f NZP:0x0 M_Data:0x0001 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb104 pcout:0xb104 dr:0x0 sr1:0x0 sr2:0x5 IR_Exec:0x3a2f NZP:0x0 M_Data:0x0001 enable_execute_status:0x0 
# UVM_INFO @ 21942.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0d7 pc:0xb0d6 imem_rd:0x0ACTUAL: npc:0xb0d7 pc:0xb0d6 imem_rd:0x0
# UVM_INFO @ 21944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb104 
# UVM_INFO @ 21944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0d7 pc:0xb0d6 imem_rd:0x0
# UVM_INFO @ 21961.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 21961.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 21961.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 21961.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb104 DMem_din:0x0001 DMem_rd:0x0 memout:0xc0d2 ACTUAL: DMem_addr:0xb104 DMem_din:0x0001 DMem_rd:0x0 memout:0xc0d2 
# UVM_INFO @ 21962.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0634 VSR2:0x0634 psr:0x1 ACTUAL: VSR1:0x0634 VSR2:0x0634 psr:0x1 
# UVM_INFO @ 21962.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0d7 pc:0xb0d6 imem_rd:0x0ACTUAL: npc:0xb0d7 pc:0xb0d6 imem_rd:0x0
# UVM_INFO @ 21964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb104 
# UVM_INFO @ 21964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0d8 pc:0xb0d7 imem_rd:0x1
# UVM_INFO @ 21981.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 21981.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 21981.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 21981.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 21981.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7150 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7150 
# UVM_INFO @ 21982.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0634 VSR2:0x0634 psr:0x1 ACTUAL: VSR1:0x0634 VSR2:0x0634 psr:0x1 
# UVM_INFO @ 21982.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0634 pcout:0x0634 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0xc000 NZP:0x7 M_Data:0x0634 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0634 pcout:0x0634 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0xc000 NZP:0x7 M_Data:0x0634 enable_execute_status:0x0 
# UVM_INFO @ 21982.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0d8 pc:0xb0d7 imem_rd:0x1ACTUAL: npc:0xb0d8 pc:0xb0d7 imem_rd:0x1
# UVM_INFO @ 21984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x0634 
# UVM_INFO @ 21984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0d9 pc:0xb0d8 imem_rd:0x1
# UVM_INFO @ 22001.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 22001.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 22001.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 22001.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : JMP 
# IR BaseR             : 000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001100  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45271  
# **********************************************
# Time: 22001.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : JMP 
# IR BaseR             : 000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001100  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45271  
# **********************************************
# Time: 22001.000ns 
# 
# UVM_INFO @ 22001.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 22001.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8aeb ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8aeb 
# UVM_INFO @ 22002.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0634 VSR2:0x0634 psr:0x1 ACTUAL: VSR1:0x0634 VSR2:0x0634 psr:0x1 
# UVM_INFO @ 22002.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0d9 pc:0xb0d8 imem_rd:0x1ACTUAL: npc:0xb0d9 pc:0xb0d8 imem_rd:0x1
# UVM_INFO @ 22004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x0634 
# UVM_INFO @ 22004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0da pc:0xb0d9 imem_rd:0x1
# UVM_INFO @ 22021.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 22021.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 22021.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 22021.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 22021.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 100  
# IR PCOFFSET9         : 111111011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45272  
# **********************************************
# Time: 22021.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 100  
# IR PCOFFSET9         : 111111011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45272  
# **********************************************
# Time: 22021.000ns 
# 
# UVM_INFO @ 22021.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 22021.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0ce5 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0ce5 
# UVM_INFO @ 22022.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x8470 VSR2:0x9a18 psr:0x1 ACTUAL: VSR1:0x8470 VSR2:0x9a18 psr:0x1 
# UVM_INFO @ 22022.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb0d2 pcout:0xb0d2 dr:0x0 sr1:0x7 sr2:0x4 IR_Exec:0xb9fb NZP:0x0 M_Data:0x9a18 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb0d2 pcout:0xb0d2 dr:0x0 sr1:0x7 sr2:0x4 IR_Exec:0xb9fb NZP:0x0 M_Data:0x9a18 enable_execute_status:0x0 
# UVM_INFO @ 22022.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0da pc:0xb0d9 imem_rd:0x1ACTUAL: npc:0xb0da pc:0xb0d9 imem_rd:0x1
# UVM_INFO @ 22024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb0d2 
# UVM_INFO @ 22024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0da pc:0xb0d9 imem_rd:0x0
# UVM_INFO @ 22041.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 22041.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 22041.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 22041.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb0d2 DMem_din:0x0000 DMem_rd:0x1 memout:0x30c7 ACTUAL: DMem_addr:0xb0d2 DMem_din:0x0000 DMem_rd:0x1 memout:0x30c7 
# UVM_INFO @ 22042.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb021 VSR2:0x0634 psr:0x1 ACTUAL: VSR1:0xb021 VSR2:0x0634 psr:0x1 
# UVM_INFO @ 22042.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0da pc:0xb0d9 imem_rd:0x0ACTUAL: npc:0xb0da pc:0xb0d9 imem_rd:0x0
# UVM_INFO @ 22044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb0d2 
# UVM_INFO @ 22044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0da pc:0xb0d9 imem_rd:0x0
# UVM_INFO @ 22061.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 22061.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 22061.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 22061.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x7892 DMem_din:0x9a18 DMem_rd:0x0 memout:0x7892 ACTUAL: DMem_addr:0x7892 DMem_din:0x9a18 DMem_rd:0x0 memout:0x7892 
# UVM_INFO @ 22062.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb021 VSR2:0x0634 psr:0x1 ACTUAL: VSR1:0xb021 VSR2:0x0634 psr:0x1 
# UVM_INFO @ 22062.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0da pc:0xb0d9 imem_rd:0x0ACTUAL: npc:0xb0da pc:0xb0d9 imem_rd:0x0
# UVM_INFO @ 22064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb0d2 
# UVM_INFO @ 22064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0db pc:0xb0da imem_rd:0x1
# UVM_INFO @ 22081.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 22081.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 22081.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 22081.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 22081.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 000  
# IR PCOFFSET9         : 010100010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45273  
# **********************************************
# Time: 22081.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 000  
# IR PCOFFSET9         : 010100010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45273  
# **********************************************
# Time: 22081.000ns 
# 
# UVM_INFO @ 22081.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 22081.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5617 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5617 
# UVM_INFO @ 22082.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb021 VSR2:0x0634 psr:0x1 ACTUAL: VSR1:0xb021 VSR2:0x0634 psr:0x1 
# UVM_INFO @ 22082.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb17a pcout:0xb17a dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x30a2 NZP:0x0 M_Data:0x0634 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb17a pcout:0xb17a dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x30a2 NZP:0x0 M_Data:0x0634 enable_execute_status:0x0 
# UVM_INFO @ 22082.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0db pc:0xb0da imem_rd:0x1ACTUAL: npc:0xb0db pc:0xb0da imem_rd:0x1
# UVM_INFO @ 22084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb17a 
# UVM_INFO @ 22084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0db pc:0xb0da imem_rd:0x0
# UVM_INFO @ 22101.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 22101.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 22101.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 22101.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb17a DMem_din:0x0634 DMem_rd:0x0 memout:0xc51b ACTUAL: DMem_addr:0xb17a DMem_din:0x0634 DMem_rd:0x0 memout:0xc51b 
# UVM_INFO @ 22102.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x8470 VSR2:0x0001 psr:0x1 ACTUAL: VSR1:0x8470 VSR2:0x0001 psr:0x1 
# UVM_INFO @ 22102.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0db pc:0xb0da imem_rd:0x0ACTUAL: npc:0xb0db pc:0xb0da imem_rd:0x0
# UVM_INFO @ 22104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb17a 
# UVM_INFO @ 22104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0dc pc:0xb0db imem_rd:0x1
# UVM_INFO @ 22121.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 22121.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 22121.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 22121.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 22121.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 111  
# IR SR1               : 111  
# IR IM                : 0  
# IR SR2               : 101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45274  
# **********************************************
# Time: 22121.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 111  
# IR SR1               : 111  
# IR IM                : 0  
# IR SR2               : 101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45274  
# **********************************************
# Time: 22121.000ns 
# 
# UVM_INFO @ 22121.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 22121.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6225 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6225 
# UVM_INFO @ 22122.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x8470 VSR2:0x0001 psr:0x1 ACTUAL: VSR1:0x8470 VSR2:0x0001 psr:0x1 
# UVM_INFO @ 22122.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x8470 pcout:0x8470 dr:0x7 sr1:0x7 sr2:0x5 IR_Exec:0x5ffd NZP:0x0 M_Data:0x0001 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x8470 pcout:0x8470 dr:0x7 sr1:0x7 sr2:0x5 IR_Exec:0x5ffd NZP:0x0 M_Data:0x0001 enable_execute_status:0x0 
# UVM_INFO @ 22122.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0dc pc:0xb0db imem_rd:0x1ACTUAL: npc:0xb0dc pc:0xb0db imem_rd:0x1
# UVM_INFO @ 22124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x8470 
# UVM_INFO @ 22124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0dd pc:0xb0dc imem_rd:0x1
# UVM_INFO @ 22141.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 22141.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 22141.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 22141.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 22141.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 011  
# IR SR1               : 100  
# IR IM                : 0  
# IR SR2               : 110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45275  
# **********************************************
# Time: 22141.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 011  
# IR SR1               : 100  
# IR IM                : 0  
# IR SR2               : 110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45275  
# **********************************************
# Time: 22141.000ns 
# 
# UVM_INFO @ 22141.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 22141.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd92a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd92a 
# UVM_INFO @ 22142.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x9a18 VSR2:0x0000 psr:0x4 ACTUAL: VSR1:0x9a18 VSR2:0x0000 psr:0x4 
# UVM_INFO @ 22142.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x3 sr1:0x4 sr2:0x6 IR_Exec:0x5706 NZP:0x0 M_Data:0x0000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x3 sr1:0x4 sr2:0x6 IR_Exec:0x5706 NZP:0x0 M_Data:0x0000 enable_execute_status:0x0 
# UVM_INFO @ 22142.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0dd pc:0xb0dc imem_rd:0x1ACTUAL: npc:0xb0dd pc:0xb0dc imem_rd:0x1
# UVM_INFO @ 22144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x0000 
# UVM_INFO @ 22144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0de pc:0xb0dd imem_rd:0x1
# UVM_INFO @ 22161.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 22161.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 22161.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 22161.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 22161.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 110  
# IR BaseR             : 111  
# IR PCOFFSET6         : 010001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45276  
# **********************************************
# Time: 22161.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 110  
# IR BaseR             : 111  
# IR PCOFFSET6         : 010001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45276  
# **********************************************
# Time: 22161.000ns 
# 
# UVM_INFO @ 22161.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 22161.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3adc ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3adc 
# UVM_INFO @ 22162.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x8470 VSR2:0x0000 psr:0x2 ACTUAL: VSR1:0x8470 VSR2:0x0000 psr:0x2 
# UVM_INFO @ 22162.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x8481 pcout:0x8481 dr:0x0 sr1:0x7 sr2:0x6 IR_Exec:0x7dd1 NZP:0x0 M_Data:0x0000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x8481 pcout:0x8481 dr:0x0 sr1:0x7 sr2:0x6 IR_Exec:0x7dd1 NZP:0x0 M_Data:0x0000 enable_execute_status:0x0 
# UVM_INFO @ 22162.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0de pc:0xb0dd imem_rd:0x1ACTUAL: npc:0xb0de pc:0xb0dd imem_rd:0x1
# UVM_INFO @ 22164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x8481 
# UVM_INFO @ 22164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0de pc:0xb0dd imem_rd:0x0
# UVM_INFO @ 22181.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 22181.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 22181.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 22181.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x8481 DMem_din:0x0000 DMem_rd:0x0 memout:0x05f8 ACTUAL: DMem_addr:0x8481 DMem_din:0x0000 DMem_rd:0x0 memout:0x05f8 
# UVM_INFO @ 22182.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x8470 VSR2:0x0000 psr:0x2 ACTUAL: VSR1:0x8470 VSR2:0x0000 psr:0x2 
# UVM_INFO @ 22182.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0de pc:0xb0dd imem_rd:0x0ACTUAL: npc:0xb0de pc:0xb0dd imem_rd:0x0
# UVM_INFO @ 22184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x8481 
# UVM_INFO @ 22184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0df pc:0xb0de imem_rd:0x1
# UVM_INFO @ 22201.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 22201.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 22201.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 22201.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 22201.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 110  
# IR BaseR             : 111  
# IR PCOFFSET6         : 010001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45277  
# **********************************************
# Time: 22201.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 110  
# IR BaseR             : 111  
# IR PCOFFSET6         : 010001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45277  
# **********************************************
# Time: 22201.000ns 
# 
# UVM_INFO @ 22201.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 22201.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa914 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa914 
# UVM_INFO @ 22202.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x8470 VSR2:0x0000 psr:0x2 ACTUAL: VSR1:0x8470 VSR2:0x0000 psr:0x2 
# UVM_INFO @ 22202.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x8481 pcout:0x8481 dr:0x0 sr1:0x7 sr2:0x6 IR_Exec:0x7dd1 NZP:0x0 M_Data:0x0000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x8481 pcout:0x8481 dr:0x0 sr1:0x7 sr2:0x6 IR_Exec:0x7dd1 NZP:0x0 M_Data:0x0000 enable_execute_status:0x0 
# UVM_INFO @ 22202.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0df pc:0xb0de imem_rd:0x1ACTUAL: npc:0xb0df pc:0xb0de imem_rd:0x1
# UVM_INFO @ 22204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x8481 
# UVM_INFO @ 22204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0df pc:0xb0de imem_rd:0x0
# UVM_INFO @ 22221.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 22221.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 22221.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 22221.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x8481 DMem_din:0x0000 DMem_rd:0x0 memout:0x1f53 ACTUAL: DMem_addr:0x8481 DMem_din:0x0000 DMem_rd:0x0 memout:0x1f53 
# UVM_INFO @ 22222.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0000 VSR2:0xb021 psr:0x2 ACTUAL: VSR1:0x0000 VSR2:0xb021 psr:0x2 
# UVM_INFO @ 22222.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0df pc:0xb0de imem_rd:0x0ACTUAL: npc:0xb0df pc:0xb0de imem_rd:0x0
# UVM_INFO @ 22224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x8481 
# UVM_INFO @ 22224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0e0 pc:0xb0df imem_rd:0x1
# UVM_INFO @ 22241.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 22241.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 22241.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 22241.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 22241.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 010  
# IR PCOFFSET9         : 110010000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45278  
# **********************************************
# Time: 22241.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 010  
# IR PCOFFSET9         : 110010000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45278  
# **********************************************
# Time: 22241.000ns 
# 
# UVM_INFO @ 22241.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 22241.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x96e6 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x96e6 
# UVM_INFO @ 22242.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0000 VSR2:0xb021 psr:0x2 ACTUAL: VSR1:0x0000 VSR2:0xb021 psr:0x2 
# UVM_INFO @ 22242.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb06d pcout:0xb06d dr:0x0 sr1:0x6 sr2:0x2 IR_Exec:0xb590 NZP:0x0 M_Data:0xb021 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb06d pcout:0xb06d dr:0x0 sr1:0x6 sr2:0x2 IR_Exec:0xb590 NZP:0x0 M_Data:0xb021 enable_execute_status:0x0 
# UVM_INFO @ 22242.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0e0 pc:0xb0df imem_rd:0x1ACTUAL: npc:0xb0e0 pc:0xb0df imem_rd:0x1
# UVM_INFO @ 22244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb06d 
# UVM_INFO @ 22244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0e0 pc:0xb0df imem_rd:0x0
# UVM_INFO @ 22261.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 22261.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 22261.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 22261.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb06d DMem_din:0x0000 DMem_rd:0x1 memout:0x74c1 ACTUAL: DMem_addr:0xb06d DMem_din:0x0000 DMem_rd:0x1 memout:0x74c1 
# UVM_INFO @ 22262.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb021 VSR2:0x0634 psr:0x2 ACTUAL: VSR1:0xb021 VSR2:0x0634 psr:0x2 
# UVM_INFO @ 22262.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0e0 pc:0xb0df imem_rd:0x0ACTUAL: npc:0xb0e0 pc:0xb0df imem_rd:0x0
# UVM_INFO @ 22264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb06d 
# UVM_INFO @ 22264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0e0 pc:0xb0df imem_rd:0x0
# UVM_INFO @ 22281.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 22281.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 22281.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 22281.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x773f DMem_din:0xb021 DMem_rd:0x0 memout:0x773f ACTUAL: DMem_addr:0x773f DMem_din:0xb021 DMem_rd:0x0 memout:0x773f 
# UVM_INFO @ 22282.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb021 VSR2:0x0634 psr:0x2 ACTUAL: VSR1:0xb021 VSR2:0x0634 psr:0x2 
# UVM_INFO @ 22282.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0e0 pc:0xb0df imem_rd:0x0ACTUAL: npc:0xb0e0 pc:0xb0df imem_rd:0x0
# UVM_INFO @ 22284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb06d 
# UVM_INFO @ 22284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0e1 pc:0xb0e0 imem_rd:0x1
# UVM_INFO @ 22301.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 22301.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 22301.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 22301.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 111  
# IR SR1               : 010  
# IR IM                : 0  
# IR SR2               : 000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45279  
# **********************************************
# Time: 22301.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 111  
# IR SR1               : 010  
# IR IM                : 0  
# IR SR2               : 000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45279  
# **********************************************
# Time: 22301.000ns 
# 
# UVM_INFO @ 22301.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 22301.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x887f ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x887f 
# UVM_INFO @ 22302.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb021 VSR2:0x0634 psr:0x2 ACTUAL: VSR1:0xb021 VSR2:0x0634 psr:0x2 
# UVM_INFO @ 22302.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb655 pcout:0xb655 dr:0x7 sr1:0x2 sr2:0x0 IR_Exec:0x1e80 NZP:0x0 M_Data:0x0634 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb655 pcout:0xb655 dr:0x7 sr1:0x2 sr2:0x0 IR_Exec:0x1e80 NZP:0x0 M_Data:0x0634 enable_execute_status:0x0 
# UVM_INFO @ 22302.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0e1 pc:0xb0e0 imem_rd:0x1ACTUAL: npc:0xb0e1 pc:0xb0e0 imem_rd:0x1
# UVM_INFO @ 22304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb655 
# UVM_INFO @ 22304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0e2 pc:0xb0e1 imem_rd:0x1
# UVM_INFO @ 22321.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 22321.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 22321.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 22321.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xaa20 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xaa20 
# UVM_INFO @ 22322.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0634 VSR2:0x0634 psr:0x4 ACTUAL: VSR1:0x0634 VSR2:0x0634 psr:0x4 
# UVM_INFO @ 22322.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0e2 pc:0xb0e1 imem_rd:0x1ACTUAL: npc:0xb0e2 pc:0xb0e1 imem_rd:0x1
# UVM_INFO @ 22324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb655 
# UVM_INFO @ 22324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0e2 pc:0xb0e1 imem_rd:0x0
# UVM_INFO @ 22341.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 22341.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 22341.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 22341.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 22341.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x651e ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x651e 
# UVM_INFO @ 22342.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0634 VSR2:0x0634 psr:0x4 ACTUAL: VSR1:0x0634 VSR2:0x0634 psr:0x4 
# UVM_INFO @ 22342.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0e2 pc:0xb0e1 imem_rd:0x0ACTUAL: npc:0xb0e2 pc:0xb0e1 imem_rd:0x0
# UVM_INFO @ 22344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb655 
# UVM_INFO @ 22344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0e2 pc:0xb0e1 imem_rd:0x0
# UVM_INFO @ 22361.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 22361.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 22361.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 22361.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 22361.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6f8b ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6f8b 
# UVM_INFO @ 22362.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0000 VSR2:0x0634 psr:0x4 ACTUAL: VSR1:0x0000 VSR2:0x0634 psr:0x4 
# UVM_INFO @ 22362.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb06a pcout:0xb06a dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x0389 NZP:0x1 M_Data:0x0634 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb06a pcout:0xb06a dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x0389 NZP:0x1 M_Data:0x0634 enable_execute_status:0x0 
# UVM_INFO @ 22362.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0e2 pc:0xb0e1 imem_rd:0x0ACTUAL: npc:0xb0e2 pc:0xb0e1 imem_rd:0x0
# UVM_INFO @ 22364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb06a 
# UVM_INFO @ 22364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0e3 pc:0xb0e2 imem_rd:0x1
# UVM_INFO @ 22381.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 22381.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 22381.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 22381.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x454c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x454c 
# UVM_INFO @ 22382.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0000 VSR2:0x0634 psr:0x4 ACTUAL: VSR1:0x0000 VSR2:0x0634 psr:0x4 
# UVM_INFO @ 22382.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0e3 pc:0xb0e2 imem_rd:0x1ACTUAL: npc:0xb0e3 pc:0xb0e2 imem_rd:0x1
# UVM_INFO @ 22384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb06a 
# UVM_INFO @ 22384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0e4 pc:0xb0e3 imem_rd:0x1
# UVM_INFO @ 22401.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 22401.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 22401.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 22401.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 001  
# IR PCOFFSET9         : 110001001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45282  
# **********************************************
# Time: 22401.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 001  
# IR PCOFFSET9         : 110001001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45282  
# **********************************************
# Time: 22401.000ns 
# 
# UVM_INFO @ 22401.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 22401.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xfa06 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xfa06 
# UVM_INFO @ 22402.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0000 VSR2:0xb06a psr:0x4 ACTUAL: VSR1:0x0000 VSR2:0xb06a psr:0x4 
# UVM_INFO @ 22402.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0e4 pc:0xb0e3 imem_rd:0x1ACTUAL: npc:0xb0e4 pc:0xb0e3 imem_rd:0x1
# UVM_INFO @ 22404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb06a 
# UVM_INFO @ 22404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0e5 pc:0xb0e4 imem_rd:0x1
# UVM_INFO @ 22421.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 22421.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 22421.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 22421.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 110  
# IR SR1               : 000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45283  
# **********************************************
# Time: 22421.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 110  
# IR SR1               : 000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45283  
# **********************************************
# Time: 22421.000ns 
# 
# UVM_INFO @ 22421.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 22421.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x61f8 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x61f8 
# UVM_INFO @ 22422.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb06a VSR2:0xb655 psr:0x4 ACTUAL: VSR1:0xb06a VSR2:0xb655 psr:0x4 
# UVM_INFO @ 22422.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x4f95 pcout:0x4f95 dr:0x6 sr1:0x0 sr2:0x7 IR_Exec:0x9c3f NZP:0x0 M_Data:0xb655 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x4f95 pcout:0x4f95 dr:0x6 sr1:0x0 sr2:0x7 IR_Exec:0x9c3f NZP:0x0 M_Data:0xb655 enable_execute_status:0x0 
# UVM_INFO @ 22422.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0e5 pc:0xb0e4 imem_rd:0x1ACTUAL: npc:0xb0e5 pc:0xb0e4 imem_rd:0x1
# UVM_INFO @ 22424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x4f95 
# UVM_INFO @ 22424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0e6 pc:0xb0e5 imem_rd:0x1
# UVM_INFO @ 22441.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 22441.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 22441.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 22441.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc0eb ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc0eb 
# UVM_INFO @ 22442.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb06a VSR2:0xb06a psr:0x1 ACTUAL: VSR1:0xb06a VSR2:0xb06a psr:0x1 
# UVM_INFO @ 22442.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0e6 pc:0xb0e5 imem_rd:0x1ACTUAL: npc:0xb0e6 pc:0xb0e5 imem_rd:0x1
# UVM_INFO @ 22444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x4f95 
# UVM_INFO @ 22444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0e7 pc:0xb0e6 imem_rd:0x1
# UVM_INFO @ 22461.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 22461.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 22461.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 22461.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 22461.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6649 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6649 
# UVM_INFO @ 22462.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb06a VSR2:0xb06a psr:0x1 ACTUAL: VSR1:0xb06a VSR2:0xb06a psr:0x1 
# UVM_INFO @ 22462.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0e7 pc:0xb0e6 imem_rd:0x1ACTUAL: npc:0xb0e7 pc:0xb0e6 imem_rd:0x1
# UVM_INFO @ 22464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x4f95 
# UVM_INFO @ 22464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0e8 pc:0xb0e7 imem_rd:0x1
# UVM_INFO @ 22481.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 22481.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 22481.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 22481.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 22481.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 011  
# IR PCOFFSET9         : 101000101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45286  
# **********************************************
# Time: 22481.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 011  
# IR PCOFFSET9         : 101000101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45286  
# **********************************************
# Time: 22481.000ns 
# 
# UVM_INFO @ 22481.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 22481.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5d98 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5d98 
# UVM_INFO @ 22482.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0001 VSR2:0x0000 psr:0x1 ACTUAL: VSR1:0x0001 VSR2:0x0000 psr:0x1 
# UVM_INFO @ 22482.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb02a pcout:0xb02a dr:0x0 sr1:0x5 sr2:0x3 IR_Exec:0x3745 NZP:0x0 M_Data:0x0000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb02a pcout:0xb02a dr:0x0 sr1:0x5 sr2:0x3 IR_Exec:0x3745 NZP:0x0 M_Data:0x0000 enable_execute_status:0x0 
# UVM_INFO @ 22482.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0e8 pc:0xb0e7 imem_rd:0x1ACTUAL: npc:0xb0e8 pc:0xb0e7 imem_rd:0x1
# UVM_INFO @ 22484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb02a 
# UVM_INFO @ 22484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0e8 pc:0xb0e7 imem_rd:0x0
# UVM_INFO @ 22501.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 22501.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 22501.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 22501.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb02a DMem_din:0x0000 DMem_rd:0x0 memout:0x4bcd ACTUAL: DMem_addr:0xb02a DMem_din:0x0000 DMem_rd:0x0 memout:0x4bcd 
# UVM_INFO @ 22502.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0001 VSR2:0x0000 psr:0x1 ACTUAL: VSR1:0x0001 VSR2:0x0000 psr:0x1 
# UVM_INFO @ 22502.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0e8 pc:0xb0e7 imem_rd:0x0ACTUAL: npc:0xb0e8 pc:0xb0e7 imem_rd:0x0
# UVM_INFO @ 22504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb02a 
# UVM_INFO @ 22504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0e9 pc:0xb0e8 imem_rd:0x1
# UVM_INFO @ 22521.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 22521.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 22521.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 22521.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 22521.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 011  
# IR PCOFFSET9         : 101000101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45287  
# **********************************************
# Time: 22521.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 011  
# IR PCOFFSET9         : 101000101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45287  
# **********************************************
# Time: 22521.000ns 
# 
# UVM_INFO @ 22521.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 22521.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1378 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1378 
# UVM_INFO @ 22522.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0001 VSR2:0x0000 psr:0x1 ACTUAL: VSR1:0x0001 VSR2:0x0000 psr:0x1 
# UVM_INFO @ 22522.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb02b pcout:0xb02b dr:0x0 sr1:0x5 sr2:0x3 IR_Exec:0x3745 NZP:0x0 M_Data:0x0000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb02b pcout:0xb02b dr:0x0 sr1:0x5 sr2:0x3 IR_Exec:0x3745 NZP:0x0 M_Data:0x0000 enable_execute_status:0x0 
# UVM_INFO @ 22522.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0e9 pc:0xb0e8 imem_rd:0x1ACTUAL: npc:0xb0e9 pc:0xb0e8 imem_rd:0x1
# UVM_INFO @ 22524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb02b 
# UVM_INFO @ 22524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0e9 pc:0xb0e8 imem_rd:0x0
# UVM_INFO @ 22541.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 22541.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 22541.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 22541.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb02b DMem_din:0x0000 DMem_rd:0x0 memout:0xd587 ACTUAL: DMem_addr:0xb02b DMem_din:0x0000 DMem_rd:0x0 memout:0xd587 
# UVM_INFO @ 22542.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb06a VSR2:0xa080 psr:0x1 ACTUAL: VSR1:0xb06a VSR2:0xa080 psr:0x1 
# UVM_INFO @ 22542.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0e9 pc:0xb0e8 imem_rd:0x0ACTUAL: npc:0xb0e9 pc:0xb0e8 imem_rd:0x0
# UVM_INFO @ 22544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb02b 
# UVM_INFO @ 22544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0ea pc:0xb0e9 imem_rd:0x1
# UVM_INFO @ 22561.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 22561.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 22561.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 22561.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 22561.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 001  
# IR PCOFFSET9         : 000001100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45288  
# **********************************************
# Time: 22561.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 001  
# IR PCOFFSET9         : 000001100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45288  
# **********************************************
# Time: 22561.000ns 
# 
# UVM_INFO @ 22561.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 22561.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2098 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2098 
# UVM_INFO @ 22562.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb06a VSR2:0xa080 psr:0x1 ACTUAL: VSR1:0xb06a VSR2:0xa080 psr:0x1 
# UVM_INFO @ 22562.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb0f3 pcout:0xb0f3 dr:0x0 sr1:0x0 sr2:0x1 IR_Exec:0xb20c NZP:0x0 M_Data:0xa080 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb0f3 pcout:0xb0f3 dr:0x0 sr1:0x0 sr2:0x1 IR_Exec:0xb20c NZP:0x0 M_Data:0xa080 enable_execute_status:0x0 
# UVM_INFO @ 22562.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0ea pc:0xb0e9 imem_rd:0x1ACTUAL: npc:0xb0ea pc:0xb0e9 imem_rd:0x1
# UVM_INFO @ 22564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb0f3 
# UVM_INFO @ 22564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0ea pc:0xb0e9 imem_rd:0x0
# UVM_INFO @ 22581.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 22581.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 22581.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 22581.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb0f3 DMem_din:0x0000 DMem_rd:0x1 memout:0xf5c4 ACTUAL: DMem_addr:0xb0f3 DMem_din:0x0000 DMem_rd:0x1 memout:0xf5c4 
# UVM_INFO @ 22582.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb655 VSR2:0xb06a psr:0x1 ACTUAL: VSR1:0xb655 VSR2:0xb06a psr:0x1 
# UVM_INFO @ 22582.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0ea pc:0xb0e9 imem_rd:0x0ACTUAL: npc:0xb0ea pc:0xb0e9 imem_rd:0x0
# UVM_INFO @ 22584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb0f3 
# UVM_INFO @ 22584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0ea pc:0xb0e9 imem_rd:0x0
# UVM_INFO @ 22601.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 22601.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 22601.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 22601.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x3696 DMem_din:0xa080 DMem_rd:0x0 memout:0x3696 ACTUAL: DMem_addr:0x3696 DMem_din:0xa080 DMem_rd:0x0 memout:0x3696 
# UVM_INFO @ 22602.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb655 VSR2:0xb06a psr:0x1 ACTUAL: VSR1:0xb655 VSR2:0xb06a psr:0x1 
# UVM_INFO @ 22602.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0ea pc:0xb0e9 imem_rd:0x0ACTUAL: npc:0xb0ea pc:0xb0e9 imem_rd:0x0
# UVM_INFO @ 22604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb0f3 
# UVM_INFO @ 22604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0eb pc:0xb0ea imem_rd:0x1
# UVM_INFO @ 22621.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 22621.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 22621.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 22621.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 22621.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : JMP 
# IR BaseR             : 111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001100  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45289  
# **********************************************
# Time: 22621.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : JMP 
# IR BaseR             : 111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001100  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45289  
# **********************************************
# Time: 22621.000ns 
# 
# UVM_INFO @ 22621.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 22621.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4832 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4832 
# UVM_INFO @ 22622.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb655 VSR2:0xb06a psr:0x1 ACTUAL: VSR1:0xb655 VSR2:0xb06a psr:0x1 
# UVM_INFO @ 22622.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb655 pcout:0xb655 dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0xc1c0 NZP:0x7 M_Data:0xb06a enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb655 pcout:0xb655 dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0xc1c0 NZP:0x7 M_Data:0xb06a enable_execute_status:0x0 
# UVM_INFO @ 22622.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0eb pc:0xb0ea imem_rd:0x1ACTUAL: npc:0xb0eb pc:0xb0ea imem_rd:0x1
# UVM_INFO @ 22624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb655 
# UVM_INFO @ 22624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0ec pc:0xb0eb imem_rd:0x1
# UVM_INFO @ 22641.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 22641.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 22641.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 22641.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 22641.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 011  
# IR PCOFFSET9         : 010000011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45290  
# **********************************************
# Time: 22641.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 011  
# IR PCOFFSET9         : 010000011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45290  
# **********************************************
# Time: 22641.000ns 
# 
# UVM_INFO @ 22641.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 22641.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb015 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb015 
# UVM_INFO @ 22642.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb021 VSR2:0x0000 psr:0x4 ACTUAL: VSR1:0xb021 VSR2:0x0000 psr:0x4 
# UVM_INFO @ 22642.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb16c pcout:0xb16c dr:0x0 sr1:0x2 sr2:0x3 IR_Exec:0xb683 NZP:0x0 M_Data:0x0000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb16c pcout:0xb16c dr:0x0 sr1:0x2 sr2:0x3 IR_Exec:0xb683 NZP:0x0 M_Data:0x0000 enable_execute_status:0x0 
# UVM_INFO @ 22642.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0ec pc:0xb0eb imem_rd:0x1ACTUAL: npc:0xb0ec pc:0xb0eb imem_rd:0x1
# UVM_INFO @ 22644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb16c 
# UVM_INFO @ 22644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0ec pc:0xb0eb imem_rd:0x0
# UVM_INFO @ 22661.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 22661.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 22661.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 22661.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb16c DMem_din:0x0000 DMem_rd:0x1 memout:0x2572 ACTUAL: DMem_addr:0xb16c DMem_din:0x0000 DMem_rd:0x1 memout:0x2572 
# UVM_INFO @ 22662.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb021 VSR2:0x0000 psr:0x4 ACTUAL: VSR1:0xb021 VSR2:0x0000 psr:0x4 
# UVM_INFO @ 22662.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0ec pc:0xb0eb imem_rd:0x0ACTUAL: npc:0xb0ec pc:0xb0eb imem_rd:0x0
# UVM_INFO @ 22664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb16c 
# UVM_INFO @ 22664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0ec pc:0xb0eb imem_rd:0x0
# UVM_INFO @ 22681.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 22681.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 22681.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 22681.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x7b19 DMem_din:0x0000 DMem_rd:0x0 memout:0x7b19 ACTUAL: DMem_addr:0x7b19 DMem_din:0x0000 DMem_rd:0x0 memout:0x7b19 
# UVM_INFO @ 22682.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb021 VSR2:0x0000 psr:0x4 ACTUAL: VSR1:0xb021 VSR2:0x0000 psr:0x4 
# UVM_INFO @ 22682.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0ec pc:0xb0eb imem_rd:0x0ACTUAL: npc:0xb0ec pc:0xb0eb imem_rd:0x0
# UVM_INFO @ 22684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb16c 
# UVM_INFO @ 22684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0ed pc:0xb0ec imem_rd:0x1
# UVM_INFO @ 22701.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 22701.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 22701.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 22701.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 011  
# IR PCOFFSET9         : 010000011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45291  
# **********************************************
# Time: 22701.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 011  
# IR PCOFFSET9         : 010000011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45291  
# **********************************************
# Time: 22701.000ns 
# 
# UVM_INFO @ 22701.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 22701.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3040 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3040 
# UVM_INFO @ 22702.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb021 VSR2:0x0000 psr:0x4 ACTUAL: VSR1:0xb021 VSR2:0x0000 psr:0x4 
# UVM_INFO @ 22702.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb16d pcout:0xb16d dr:0x0 sr1:0x2 sr2:0x3 IR_Exec:0xb683 NZP:0x0 M_Data:0x0000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb16d pcout:0xb16d dr:0x0 sr1:0x2 sr2:0x3 IR_Exec:0xb683 NZP:0x0 M_Data:0x0000 enable_execute_status:0x0 
# UVM_INFO @ 22702.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0ed pc:0xb0ec imem_rd:0x1ACTUAL: npc:0xb0ed pc:0xb0ec imem_rd:0x1
# UVM_INFO @ 22704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb16d 
# UVM_INFO @ 22704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0ed pc:0xb0ec imem_rd:0x0
# UVM_INFO @ 22721.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 22721.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 22721.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 22721.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb16d DMem_din:0x0000 DMem_rd:0x1 memout:0xf88a ACTUAL: DMem_addr:0xb16d DMem_din:0x0000 DMem_rd:0x1 memout:0xf88a 
# UVM_INFO @ 22722.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb655 VSR2:0xb655 psr:0x4 ACTUAL: VSR1:0xb655 VSR2:0xb655 psr:0x4 
# UVM_INFO @ 22722.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0ed pc:0xb0ec imem_rd:0x0ACTUAL: npc:0xb0ed pc:0xb0ec imem_rd:0x0
# UVM_INFO @ 22724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb16d 
# UVM_INFO @ 22724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0ed pc:0xb0ec imem_rd:0x0
# UVM_INFO @ 22741.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 22741.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 22741.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 22741.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x5674 DMem_din:0x0000 DMem_rd:0x0 memout:0x5674 ACTUAL: DMem_addr:0x5674 DMem_din:0x0000 DMem_rd:0x0 memout:0x5674 
# UVM_INFO @ 22742.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb655 VSR2:0xb655 psr:0x4 ACTUAL: VSR1:0xb655 VSR2:0xb655 psr:0x4 
# UVM_INFO @ 22742.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0ed pc:0xb0ec imem_rd:0x0ACTUAL: npc:0xb0ed pc:0xb0ec imem_rd:0x0
# UVM_INFO @ 22744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb16d 
# UVM_INFO @ 22744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0ee pc:0xb0ed imem_rd:0x1
# UVM_INFO @ 22761.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 22761.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 22761.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 22761.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 22761.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xda7c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xda7c 
# UVM_INFO @ 22762.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb655 VSR2:0xb655 psr:0x4 ACTUAL: VSR1:0xb655 VSR2:0xb655 psr:0x4 
# UVM_INFO @ 22762.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0ee pc:0xb0ed imem_rd:0x1ACTUAL: npc:0xb0ee pc:0xb0ed imem_rd:0x1
# UVM_INFO @ 22764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb16d 
# UVM_INFO @ 22764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0ee pc:0xb0ed imem_rd:0x0
# UVM_INFO @ 22781.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 22781.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 22781.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 22781.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb16d DMem_din:0x0000 DMem_rd:0x1 memout:0xea08 ACTUAL: DMem_addr:0xb16d DMem_din:0x0000 DMem_rd:0x1 memout:0xea08 
# UVM_INFO @ 22782.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0001 VSR2:0xb655 psr:0x4 ACTUAL: VSR1:0x0001 VSR2:0xb655 psr:0x4 
# UVM_INFO @ 22782.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0ee pc:0xb0ed imem_rd:0x0ACTUAL: npc:0xb0ee pc:0xb0ed imem_rd:0x0
# UVM_INFO @ 22784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb16d 
# UVM_INFO @ 22784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0ee pc:0xb0ed imem_rd:0x0
# UVM_INFO @ 22801.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 22801.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 22801.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 22801.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x008c DMem_din:0x0000 DMem_rd:0x0 memout:0x008c ACTUAL: DMem_addr:0x008c DMem_din:0x0000 DMem_rd:0x0 memout:0x008c 
# UVM_INFO @ 22802.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0001 VSR2:0xb655 psr:0x4 ACTUAL: VSR1:0x0001 VSR2:0xb655 psr:0x4 
# UVM_INFO @ 22802.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0ee pc:0xb0ed imem_rd:0x0ACTUAL: npc:0xb0ee pc:0xb0ed imem_rd:0x0
# UVM_INFO @ 22804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb16d 
# UVM_INFO @ 22804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0ef pc:0xb0ee imem_rd:0x1
# UVM_INFO @ 22821.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 22821.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 22821.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 22821.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 22821.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 110  
# IR SR1               : 101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45293  
# **********************************************
# Time: 22821.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 110  
# IR SR1               : 101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45293  
# **********************************************
# Time: 22821.000ns 
# 
# UVM_INFO @ 22821.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 22821.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x37ab ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x37ab 
# UVM_INFO @ 22822.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0001 VSR2:0xb655 psr:0x4 ACTUAL: VSR1:0x0001 VSR2:0xb655 psr:0x4 
# UVM_INFO @ 22822.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfffe pcout:0xfffe dr:0x6 sr1:0x5 sr2:0x7 IR_Exec:0x9d7f NZP:0x0 M_Data:0xb655 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfffe pcout:0xfffe dr:0x6 sr1:0x5 sr2:0x7 IR_Exec:0x9d7f NZP:0x0 M_Data:0xb655 enable_execute_status:0x0 
# UVM_INFO @ 22822.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0ef pc:0xb0ee imem_rd:0x1ACTUAL: npc:0xb0ef pc:0xb0ee imem_rd:0x1
# UVM_INFO @ 22824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xfffe 
# UVM_INFO @ 22824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0f0 pc:0xb0ef imem_rd:0x1
# UVM_INFO @ 22841.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 22841.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 22841.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 22841.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 22841.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 100  
# IR SR1               : 011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45294  
# **********************************************
# Time: 22841.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 100  
# IR SR1               : 011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45294  
# **********************************************
# Time: 22841.000ns 
# 
# UVM_INFO @ 22841.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 22841.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa670 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa670 
# UVM_INFO @ 22842.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0000 VSR2:0xb655 psr:0x4 ACTUAL: VSR1:0x0000 VSR2:0xb655 psr:0x4 
# UVM_INFO @ 22842.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffff pcout:0xffff dr:0x4 sr1:0x3 sr2:0x7 IR_Exec:0x98ff NZP:0x0 M_Data:0xb655 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffff pcout:0xffff dr:0x4 sr1:0x3 sr2:0x7 IR_Exec:0x98ff NZP:0x0 M_Data:0xb655 enable_execute_status:0x0 
# UVM_INFO @ 22842.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0f0 pc:0xb0ef imem_rd:0x1ACTUAL: npc:0xb0f0 pc:0xb0ef imem_rd:0x1
# UVM_INFO @ 22844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xffff 
# UVM_INFO @ 22844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0f1 pc:0xb0f0 imem_rd:0x1
# UVM_INFO @ 22861.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 22861.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 22861.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 22861.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 100  
# IR SR1               : 011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45295  
# **********************************************
# Time: 22861.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 100  
# IR SR1               : 011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45295  
# **********************************************
# Time: 22861.000ns 
# 
# UVM_INFO @ 22861.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 22861.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xda75 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xda75 
# UVM_INFO @ 22862.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0000 VSR2:0xb655 psr:0x4 ACTUAL: VSR1:0x0000 VSR2:0xb655 psr:0x4 
# UVM_INFO @ 22862.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffff pcout:0xffff dr:0x4 sr1:0x3 sr2:0x7 IR_Exec:0x98ff NZP:0x0 M_Data:0xb655 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffff pcout:0xffff dr:0x4 sr1:0x3 sr2:0x7 IR_Exec:0x98ff NZP:0x0 M_Data:0xb655 enable_execute_status:0x0 
# UVM_INFO @ 22862.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0f1 pc:0xb0f0 imem_rd:0x1ACTUAL: npc:0xb0f1 pc:0xb0f0 imem_rd:0x1
# UVM_INFO @ 22864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xffff 
# UVM_INFO @ 22864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0f2 pc:0xb0f1 imem_rd:0x1
# UVM_INFO @ 22881.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 22881.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 22881.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 22881.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x03b5 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x03b5 
# UVM_INFO @ 22882.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb655 VSR2:0xb655 psr:0x4 ACTUAL: VSR1:0xb655 VSR2:0xb655 psr:0x4 
# UVM_INFO @ 22882.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0f2 pc:0xb0f1 imem_rd:0x1ACTUAL: npc:0xb0f2 pc:0xb0f1 imem_rd:0x1
# UVM_INFO @ 22884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xffff 
# UVM_INFO @ 22884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0f3 pc:0xb0f2 imem_rd:0x1
# UVM_INFO @ 22901.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 22901.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 22901.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 22901.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 22901.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x55d8 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x55d8 
# UVM_INFO @ 22902.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb655 VSR2:0xb655 psr:0x4 ACTUAL: VSR1:0xb655 VSR2:0xb655 psr:0x4 
# UVM_INFO @ 22902.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0f3 pc:0xb0f2 imem_rd:0x1ACTUAL: npc:0xb0f3 pc:0xb0f2 imem_rd:0x1
# UVM_INFO @ 22904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xffff 
# UVM_INFO @ 22904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0f4 pc:0xb0f3 imem_rd:0x1
# UVM_INFO @ 22921.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 22921.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 22921.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 22921.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 22921.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 011  
# IR SR1               : 000  
# IR IM                : 0  
# IR SR2               : 110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45298  
# **********************************************
# Time: 22921.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 011  
# IR SR1               : 000  
# IR IM                : 0  
# IR SR2               : 110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45298  
# **********************************************
# Time: 22921.000ns 
# 
# UVM_INFO @ 22921.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 22921.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5676 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5676 
# UVM_INFO @ 22922.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb655 VSR2:0xfffe psr:0x4 ACTUAL: VSR1:0xb655 VSR2:0xfffe psr:0x4 
# UVM_INFO @ 22922.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb663 pcout:0xb663 dr:0x3 sr1:0x0 sr2:0x6 IR_Exec:0x162e NZP:0x0 M_Data:0xfffe enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb663 pcout:0xb663 dr:0x3 sr1:0x0 sr2:0x6 IR_Exec:0x162e NZP:0x0 M_Data:0xfffe enable_execute_status:0x0 
# UVM_INFO @ 22922.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0f4 pc:0xb0f3 imem_rd:0x1ACTUAL: npc:0xb0f4 pc:0xb0f3 imem_rd:0x1
# UVM_INFO @ 22924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb663 
# UVM_INFO @ 22924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0f5 pc:0xb0f4 imem_rd:0x1
# UVM_INFO @ 22941.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 22941.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 22941.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 22941.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 22941.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 011  
# IR SR1               : 000  
# IR IM                : 0  
# IR SR2               : 110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45299  
# **********************************************
# Time: 22941.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 011  
# IR SR1               : 000  
# IR IM                : 0  
# IR SR2               : 110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45299  
# **********************************************
# Time: 22941.000ns 
# 
# UVM_INFO @ 22941.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 22941.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0d6b ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0d6b 
# UVM_INFO @ 22942.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb655 VSR2:0xfffe psr:0x4 ACTUAL: VSR1:0xb655 VSR2:0xfffe psr:0x4 
# UVM_INFO @ 22942.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb663 pcout:0xb663 dr:0x3 sr1:0x0 sr2:0x6 IR_Exec:0x162e NZP:0x0 M_Data:0xfffe enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb663 pcout:0xb663 dr:0x3 sr1:0x0 sr2:0x6 IR_Exec:0x162e NZP:0x0 M_Data:0xfffe enable_execute_status:0x0 
# UVM_INFO @ 22942.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0f5 pc:0xb0f4 imem_rd:0x1ACTUAL: npc:0xb0f5 pc:0xb0f4 imem_rd:0x1
# UVM_INFO @ 22944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb663 
# UVM_INFO @ 22944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0f6 pc:0xb0f5 imem_rd:0x1
# UVM_INFO @ 22961.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 22961.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 22961.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 22961.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 22961.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 010  
# IR BaseR             : 010  
# IR PCOFFSET6         : 101011  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45300  
# **********************************************
# Time: 22961.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 010  
# IR BaseR             : 010  
# IR PCOFFSET6         : 101011  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45300  
# **********************************************
# Time: 22961.000ns 
# 
# UVM_INFO @ 22961.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 22961.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3a33 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3a33 
# UVM_INFO @ 22962.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb021 VSR2:0xb655 psr:0x4 ACTUAL: VSR1:0xb021 VSR2:0xb655 psr:0x4 
# UVM_INFO @ 22962.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb00c pcout:0xb00c dr:0x2 sr1:0x2 sr2:0x0 IR_Exec:0x64ab NZP:0x0 M_Data:0xb655 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb00c pcout:0xb00c dr:0x2 sr1:0x2 sr2:0x0 IR_Exec:0x64ab NZP:0x0 M_Data:0xb655 enable_execute_status:0x0 
# UVM_INFO @ 22962.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0f6 pc:0xb0f5 imem_rd:0x1ACTUAL: npc:0xb0f6 pc:0xb0f5 imem_rd:0x1
# UVM_INFO @ 22964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb00c 
# UVM_INFO @ 22964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0f6 pc:0xb0f5 imem_rd:0x0
# UVM_INFO @ 22981.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 22981.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 22981.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 22981.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb00c DMem_din:0x0000 DMem_rd:0x1 memout:0x8665 ACTUAL: DMem_addr:0xb00c DMem_din:0x0000 DMem_rd:0x1 memout:0x8665 
# UVM_INFO @ 22982.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb021 VSR2:0xb655 psr:0x4 ACTUAL: VSR1:0xb021 VSR2:0xb655 psr:0x4 
# UVM_INFO @ 22982.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0f6 pc:0xb0f5 imem_rd:0x0ACTUAL: npc:0xb0f6 pc:0xb0f5 imem_rd:0x0
# UVM_INFO @ 22984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb00c 
# UVM_INFO @ 22984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0f7 pc:0xb0f6 imem_rd:0x1
# UVM_INFO @ 23001.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 23001.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 23001.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 23001.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 23001.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 010  
# IR BaseR             : 010  
# IR PCOFFSET6         : 101011  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45301  
# **********************************************
# Time: 23001.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 010  
# IR BaseR             : 010  
# IR PCOFFSET6         : 101011  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45301  
# **********************************************
# Time: 23001.000ns 
# 
# UVM_INFO @ 23001.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 23001.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xdc84 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xdc84 
# UVM_INFO @ 23002.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb021 VSR2:0xb655 psr:0x4 ACTUAL: VSR1:0xb021 VSR2:0xb655 psr:0x4 
# UVM_INFO @ 23002.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xdc6f pcout:0xdc6f dr:0x2 sr1:0x2 sr2:0x0 IR_Exec:0x64ab NZP:0x0 M_Data:0xb655 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xdc6f pcout:0xdc6f dr:0x2 sr1:0x2 sr2:0x0 IR_Exec:0x64ab NZP:0x0 M_Data:0xb655 enable_execute_status:0x0 
# UVM_INFO @ 23002.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0f7 pc:0xb0f6 imem_rd:0x1ACTUAL: npc:0xb0f7 pc:0xb0f6 imem_rd:0x1
# UVM_INFO @ 23004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xdc6f 
# UVM_INFO @ 23004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0f7 pc:0xb0f6 imem_rd:0x0
# UVM_INFO @ 23021.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 23021.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 23021.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 23021.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xdc6f DMem_din:0x0000 DMem_rd:0x1 memout:0x41bf ACTUAL: DMem_addr:0xdc6f DMem_din:0x0000 DMem_rd:0x1 memout:0x41bf 
# UVM_INFO @ 23022.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xa080 VSR2:0x0001 psr:0x4 ACTUAL: VSR1:0xa080 VSR2:0x0001 psr:0x4 
# UVM_INFO @ 23022.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0f7 pc:0xb0f6 imem_rd:0x0ACTUAL: npc:0xb0f7 pc:0xb0f6 imem_rd:0x0
# UVM_INFO @ 23024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xdc6f 
# UVM_INFO @ 23024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0f8 pc:0xb0f7 imem_rd:0x1
# UVM_INFO @ 23041.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 23041.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 23041.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 23041.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 23041.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 101  
# IR BaseR             : 001  
# IR PCOFFSET6         : 100010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45302  
# **********************************************
# Time: 23041.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 101  
# IR BaseR             : 001  
# IR PCOFFSET6         : 100010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45302  
# **********************************************
# Time: 23041.000ns 
# 
# UVM_INFO @ 23041.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 23041.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8e2d ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8e2d 
# UVM_INFO @ 23042.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xa080 VSR2:0x0001 psr:0x4 ACTUAL: VSR1:0xa080 VSR2:0x0001 psr:0x4 
# UVM_INFO @ 23042.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xa062 pcout:0xa062 dr:0x0 sr1:0x1 sr2:0x5 IR_Exec:0x7a62 NZP:0x0 M_Data:0x0001 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xa062 pcout:0xa062 dr:0x0 sr1:0x1 sr2:0x5 IR_Exec:0x7a62 NZP:0x0 M_Data:0x0001 enable_execute_status:0x0 
# UVM_INFO @ 23042.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0f8 pc:0xb0f7 imem_rd:0x1ACTUAL: npc:0xb0f8 pc:0xb0f7 imem_rd:0x1
# UVM_INFO @ 23044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xa062 
# UVM_INFO @ 23044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0f8 pc:0xb0f7 imem_rd:0x0
# UVM_INFO @ 23061.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 23061.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 23061.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 23061.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xa062 DMem_din:0x0001 DMem_rd:0x0 memout:0xcda9 ACTUAL: DMem_addr:0xa062 DMem_din:0x0001 DMem_rd:0x0 memout:0xcda9 
# UVM_INFO @ 23062.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xffff VSR2:0xffff psr:0x4 ACTUAL: VSR1:0xffff VSR2:0xffff psr:0x4 
# UVM_INFO @ 23062.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0f8 pc:0xb0f7 imem_rd:0x0ACTUAL: npc:0xb0f8 pc:0xb0f7 imem_rd:0x0
# UVM_INFO @ 23064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xa062 
# UVM_INFO @ 23064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0f8 pc:0xb0f7 imem_rd:0x0
# UVM_INFO @ 23081.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 23081.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 23081.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 23081.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 23081.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 100  
# IR BaseR             : 100  
# IR PCOFFSET6         : 100101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45303  
# **********************************************
# Time: 23081.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 100  
# IR BaseR             : 100  
# IR PCOFFSET6         : 100101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45303  
# **********************************************
# Time: 23081.000ns 
# 
# UVM_INFO @ 23081.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 23081.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9806 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9806 
# UVM_INFO @ 23082.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xffff VSR2:0xffff psr:0x4 ACTUAL: VSR1:0xffff VSR2:0xffff psr:0x4 
# UVM_INFO @ 23082.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffe4 pcout:0xffe4 dr:0x0 sr1:0x4 sr2:0x4 IR_Exec:0x7925 NZP:0x0 M_Data:0xffff enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffe4 pcout:0xffe4 dr:0x0 sr1:0x4 sr2:0x4 IR_Exec:0x7925 NZP:0x0 M_Data:0xffff enable_execute_status:0x0 
# UVM_INFO @ 23082.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0f8 pc:0xb0f7 imem_rd:0x0ACTUAL: npc:0xb0f8 pc:0xb0f7 imem_rd:0x0
# UVM_INFO @ 23084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xffe4 
# UVM_INFO @ 23084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0f8 pc:0xb0f7 imem_rd:0x0
# UVM_INFO @ 23101.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 23101.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 23101.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 23101.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xffe4 DMem_din:0xffff DMem_rd:0x0 memout:0x897a ACTUAL: DMem_addr:0xffe4 DMem_din:0xffff DMem_rd:0x0 memout:0x897a 
# UVM_INFO @ 23102.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb663 VSR2:0xb655 psr:0x4 ACTUAL: VSR1:0xb663 VSR2:0xb655 psr:0x4 
# UVM_INFO @ 23102.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0f8 pc:0xb0f7 imem_rd:0x0ACTUAL: npc:0xb0f8 pc:0xb0f7 imem_rd:0x0
# UVM_INFO @ 23104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xffe4 
# UVM_INFO @ 23104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0f9 pc:0xb0f8 imem_rd:0x1
# UVM_INFO @ 23121.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 23121.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 23121.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 23121.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 23121.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6392 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6392 
# UVM_INFO @ 23122.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb663 VSR2:0xb655 psr:0x4 ACTUAL: VSR1:0xb663 VSR2:0xb655 psr:0x4 
# UVM_INFO @ 23122.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb1c2 pcout:0xb1c2 dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x04cb NZP:0x2 M_Data:0xb655 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb1c2 pcout:0xb1c2 dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x04cb NZP:0x2 M_Data:0xb655 enable_execute_status:0x0 
# UVM_INFO @ 23122.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0f9 pc:0xb0f8 imem_rd:0x1ACTUAL: npc:0xb0f9 pc:0xb0f8 imem_rd:0x1
# UVM_INFO @ 23124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb1c2 
# UVM_INFO @ 23124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0fa pc:0xb0f9 imem_rd:0x1
# UVM_INFO @ 23141.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 23141.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 23141.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 23141.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 010  
# IR PCOFFSET9         : 011001011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45304  
# **********************************************
# Time: 23141.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 010  
# IR PCOFFSET9         : 011001011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45304  
# **********************************************
# Time: 23141.000ns 
# 
# UVM_INFO @ 23141.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 23141.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3d02 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3d02 
# UVM_INFO @ 23142.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb663 VSR2:0xb655 psr:0x4 ACTUAL: VSR1:0xb663 VSR2:0xb655 psr:0x4 
# UVM_INFO @ 23142.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0fa pc:0xb0f9 imem_rd:0x1ACTUAL: npc:0xb0fa pc:0xb0f9 imem_rd:0x1
# UVM_INFO @ 23144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb1c2 
# UVM_INFO @ 23144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0fb pc:0xb0fa imem_rd:0x1
# UVM_INFO @ 23161.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 23161.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 23161.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 23161.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 23161.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 001  
# IR BaseR             : 011  
# IR PCOFFSET6         : 001110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45305  
# **********************************************
# Time: 23161.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 001  
# IR BaseR             : 011  
# IR PCOFFSET6         : 001110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45305  
# **********************************************
# Time: 23161.000ns 
# 
# UVM_INFO @ 23161.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 23161.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x963e ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x963e 
# UVM_INFO @ 23162.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb663 VSR2:0xa080 psr:0x4 ACTUAL: VSR1:0xb663 VSR2:0xa080 psr:0x4 
# UVM_INFO @ 23162.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb671 pcout:0xb671 dr:0x0 sr1:0x3 sr2:0x1 IR_Exec:0x72ce NZP:0x0 M_Data:0xa080 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb671 pcout:0xb671 dr:0x0 sr1:0x3 sr2:0x1 IR_Exec:0x72ce NZP:0x0 M_Data:0xa080 enable_execute_status:0x0 
# UVM_INFO @ 23162.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0fb pc:0xb0fa imem_rd:0x1ACTUAL: npc:0xb0fb pc:0xb0fa imem_rd:0x1
# UVM_INFO @ 23164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb671 
# UVM_INFO @ 23164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0fb pc:0xb0fa imem_rd:0x0
# UVM_INFO @ 23181.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 23181.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 23181.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 23181.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb671 DMem_din:0xa080 DMem_rd:0x0 memout:0xaec3 ACTUAL: DMem_addr:0xb671 DMem_din:0xa080 DMem_rd:0x0 memout:0xaec3 
# UVM_INFO @ 23182.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb663 VSR2:0xa080 psr:0x4 ACTUAL: VSR1:0xb663 VSR2:0xa080 psr:0x4 
# UVM_INFO @ 23182.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0fb pc:0xb0fa imem_rd:0x0ACTUAL: npc:0xb0fb pc:0xb0fa imem_rd:0x0
# UVM_INFO @ 23184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb671 
# UVM_INFO @ 23184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0fc pc:0xb0fb imem_rd:0x1
# UVM_INFO @ 23201.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 23201.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 23201.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 23201.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 001  
# IR BaseR             : 011  
# IR PCOFFSET6         : 001110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45306  
# **********************************************
# Time: 23201.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 001  
# IR BaseR             : 011  
# IR PCOFFSET6         : 001110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45306  
# **********************************************
# Time: 23201.000ns 
# 
# UVM_INFO @ 23201.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 23201.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc732 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc732 
# UVM_INFO @ 23202.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb663 VSR2:0xa080 psr:0x4 ACTUAL: VSR1:0xb663 VSR2:0xa080 psr:0x4 
# UVM_INFO @ 23202.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb671 pcout:0xb671 dr:0x0 sr1:0x3 sr2:0x1 IR_Exec:0x72ce NZP:0x0 M_Data:0xa080 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb671 pcout:0xb671 dr:0x0 sr1:0x3 sr2:0x1 IR_Exec:0x72ce NZP:0x0 M_Data:0xa080 enable_execute_status:0x0 
# UVM_INFO @ 23202.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0fc pc:0xb0fb imem_rd:0x1ACTUAL: npc:0xb0fc pc:0xb0fb imem_rd:0x1
# UVM_INFO @ 23204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb671 
# UVM_INFO @ 23204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0fc pc:0xb0fb imem_rd:0x0
# UVM_INFO @ 23221.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 23221.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 23221.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 23221.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb671 DMem_din:0xa080 DMem_rd:0x0 memout:0x25f4 ACTUAL: DMem_addr:0xb671 DMem_din:0xa080 DMem_rd:0x0 memout:0x25f4 
# UVM_INFO @ 23222.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb1c2 VSR2:0xb1c2 psr:0x4 ACTUAL: VSR1:0xb1c2 VSR2:0xb1c2 psr:0x4 
# UVM_INFO @ 23222.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0fc pc:0xb0fb imem_rd:0x0ACTUAL: npc:0xb0fc pc:0xb0fb imem_rd:0x0
# UVM_INFO @ 23224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb671 
# UVM_INFO @ 23224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0fd pc:0xb0fc imem_rd:0x1
# UVM_INFO @ 23241.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 23241.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 23241.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 23241.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd2e8 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd2e8 
# UVM_INFO @ 23242.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb1c2 VSR2:0xb1c2 psr:0x4 ACTUAL: VSR1:0xb1c2 VSR2:0xb1c2 psr:0x4 
# UVM_INFO @ 23242.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0fd pc:0xb0fc imem_rd:0x1ACTUAL: npc:0xb0fd pc:0xb0fc imem_rd:0x1
# UVM_INFO @ 23244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb671 
# UVM_INFO @ 23244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0fd pc:0xb0fc imem_rd:0x0
# UVM_INFO @ 23261.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 23261.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 23261.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 23261.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb671 DMem_din:0xa080 DMem_rd:0x0 memout:0x85a9 ACTUAL: DMem_addr:0xb671 DMem_din:0xa080 DMem_rd:0x0 memout:0x85a9 
# UVM_INFO @ 23262.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb1c2 VSR2:0xb1c2 psr:0x4 ACTUAL: VSR1:0xb1c2 VSR2:0xb1c2 psr:0x4 
# UVM_INFO @ 23262.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0fd pc:0xb0fc imem_rd:0x0ACTUAL: npc:0xb0fd pc:0xb0fc imem_rd:0x0
# UVM_INFO @ 23264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb671 
# UVM_INFO @ 23264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0fd pc:0xb0fc imem_rd:0x0
# UVM_INFO @ 23281.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 23281.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 23281.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 23281.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 23281.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x21f0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x21f0 
# UVM_INFO @ 23282.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb1c2 VSR2:0xb1c2 psr:0x4 ACTUAL: VSR1:0xb1c2 VSR2:0xb1c2 psr:0x4 
# UVM_INFO @ 23282.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0fd pc:0xb0fc imem_rd:0x0ACTUAL: npc:0xb0fd pc:0xb0fc imem_rd:0x0
# UVM_INFO @ 23284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb671 
# UVM_INFO @ 23284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0fd pc:0xb0fc imem_rd:0x0
# UVM_INFO @ 23301.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 23301.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 23301.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 23301.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb671 DMem_din:0xa080 DMem_rd:0x0 memout:0xe178 ACTUAL: DMem_addr:0xb671 DMem_din:0xa080 DMem_rd:0x0 memout:0xe178 
# UVM_INFO @ 23302.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb1c2 VSR2:0xb1c2 psr:0x4 ACTUAL: VSR1:0xb1c2 VSR2:0xb1c2 psr:0x4 
# UVM_INFO @ 23302.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0fd pc:0xb0fc imem_rd:0x0ACTUAL: npc:0xb0fd pc:0xb0fc imem_rd:0x0
# UVM_INFO @ 23304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb671 
# UVM_INFO @ 23304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb0fe pc:0xb0fd imem_rd:0x1
# UVM_INFO @ 23321.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 23321.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 23321.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 23321.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 23321.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x59d4 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x59d4 
# UVM_INFO @ 23322.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb1c2 VSR2:0xb1c2 psr:0x4 ACTUAL: VSR1:0xb1c2 VSR2:0xb1c2 psr:0x4 
# UVM_INFO @ 23322.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb1c2 pcout:0xb1c2 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0xc000 NZP:0x7 M_Data:0xb1c2 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb1c2 pcout:0xb1c2 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0xc000 NZP:0x7 M_Data:0xb1c2 enable_execute_status:0x0 
# UVM_INFO @ 23322.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb0fe pc:0xb0fd imem_rd:0x1ACTUAL: npc:0xb0fe pc:0xb0fd imem_rd:0x1
# UVM_INFO @ 23324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0xb1c2 
# UVM_INFO @ 23324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1c3 pc:0xb1c2 imem_rd:0x0
# UVM_INFO @ 23341.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 23341.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 23341.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 23341.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : JMP 
# IR BaseR             : 000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001100  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45309  
# **********************************************
# Time: 23341.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : JMP 
# IR BaseR             : 000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001100  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45309  
# **********************************************
# Time: 23341.000ns 
# 
# UVM_INFO @ 23341.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 23341.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6331 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6331 
# UVM_INFO @ 23342.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb1c2 VSR2:0xb1c2 psr:0x4 ACTUAL: VSR1:0xb1c2 VSR2:0xb1c2 psr:0x4 
# UVM_INFO @ 23342.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1c3 pc:0xb1c2 imem_rd:0x0ACTUAL: npc:0xb1c3 pc:0xb1c2 imem_rd:0x0
# UVM_INFO @ 23344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb1c2 
# UVM_INFO @ 23344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1c4 pc:0xb1c3 imem_rd:0x1
# UVM_INFO @ 23361.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 23361.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 23361.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 23361.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 23361.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf249 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf249 
# UVM_INFO @ 23362.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xfffe VSR2:0xb1c2 psr:0x4 ACTUAL: VSR1:0xfffe VSR2:0xb1c2 psr:0x4 
# UVM_INFO @ 23362.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb0b9 pcout:0xb0b9 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x03bc NZP:0x1 M_Data:0xb1c2 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb0b9 pcout:0xb0b9 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x03bc NZP:0x1 M_Data:0xb1c2 enable_execute_status:0x0 
# UVM_INFO @ 23362.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1c4 pc:0xb1c3 imem_rd:0x1ACTUAL: npc:0xb1c4 pc:0xb1c3 imem_rd:0x1
# UVM_INFO @ 23364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb0b9 
# UVM_INFO @ 23364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1c5 pc:0xb1c4 imem_rd:0x1
# UVM_INFO @ 23381.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 23381.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 23381.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 001  
# IR PCOFFSET9         : 110111100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45310  
# **********************************************
# Time: 23381.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 001  
# IR PCOFFSET9         : 110111100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45310  
# **********************************************
# Time: 23381.000ns 
# 
# UVM_INFO @ 23381.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 23381.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x46dd ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x46dd 
# UVM_INFO @ 23382.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xfffe VSR2:0xb1c2 psr:0x4 ACTUAL: VSR1:0xfffe VSR2:0xb1c2 psr:0x4 
# UVM_INFO @ 23382.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1c5 pc:0xb1c4 imem_rd:0x1ACTUAL: npc:0xb1c5 pc:0xb1c4 imem_rd:0x1
# UVM_INFO @ 23384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb0b9 
# UVM_INFO @ 23384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1c6 pc:0xb1c5 imem_rd:0x1
# UVM_INFO @ 23401.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 23401.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 23401.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 23401.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa7ac ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa7ac 
# UVM_INFO @ 23402.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb0b9 VSR2:0xb0b9 psr:0x4 ACTUAL: VSR1:0xb0b9 VSR2:0xb0b9 psr:0x4 
# UVM_INFO @ 23402.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1c6 pc:0xb1c5 imem_rd:0x1ACTUAL: npc:0xb1c6 pc:0xb1c5 imem_rd:0x1
# UVM_INFO @ 23404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb0b9 
# UVM_INFO @ 23404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1c7 pc:0xb1c6 imem_rd:0x1
# UVM_INFO @ 23421.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 23421.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 23421.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 23421.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 23421.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4fbb ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4fbb 
# UVM_INFO @ 23422.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb0b9 VSR2:0xb0b9 psr:0x4 ACTUAL: VSR1:0xb0b9 VSR2:0xb0b9 psr:0x4 
# UVM_INFO @ 23422.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1c7 pc:0xb1c6 imem_rd:0x1ACTUAL: npc:0xb1c7 pc:0xb1c6 imem_rd:0x1
# UVM_INFO @ 23424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb0b9 
# UVM_INFO @ 23424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1c8 pc:0xb1c7 imem_rd:0x1
# UVM_INFO @ 23441.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 23441.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 23441.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 23441.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 23441.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 010  
# IR PCOFFSET9         : 010011001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45510  
# **********************************************
# Time: 23441.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 010  
# IR PCOFFSET9         : 010011001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45510  
# **********************************************
# Time: 23441.000ns 
# 
# UVM_INFO @ 23441.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 23441.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb511 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb511 
# UVM_INFO @ 23442.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x8e2d VSR2:0x8e2d psr:0x4 ACTUAL: VSR1:0x8e2d VSR2:0x8e2d psr:0x4 
# UVM_INFO @ 23442.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb25e pcout:0xb25e dr:0x0 sr1:0x2 sr2:0x2 IR_Exec:0xb499 NZP:0x0 M_Data:0x8e2d enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb25e pcout:0xb25e dr:0x0 sr1:0x2 sr2:0x2 IR_Exec:0xb499 NZP:0x0 M_Data:0x8e2d enable_execute_status:0x0 
# UVM_INFO @ 23442.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1c8 pc:0xb1c7 imem_rd:0x1ACTUAL: npc:0xb1c8 pc:0xb1c7 imem_rd:0x1
# UVM_INFO @ 23444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb25e 
# UVM_INFO @ 23444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1c8 pc:0xb1c7 imem_rd:0x0
# UVM_INFO @ 23461.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 23461.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 23461.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 23461.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb25e DMem_din:0x0000 DMem_rd:0x1 memout:0x161c ACTUAL: DMem_addr:0xb25e DMem_din:0x0000 DMem_rd:0x1 memout:0x161c 
# UVM_INFO @ 23462.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x8e2d VSR2:0x8e2d psr:0x4 ACTUAL: VSR1:0x8e2d VSR2:0x8e2d psr:0x4 
# UVM_INFO @ 23462.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1c8 pc:0xb1c7 imem_rd:0x0ACTUAL: npc:0xb1c8 pc:0xb1c7 imem_rd:0x0
# UVM_INFO @ 23464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb25e 
# UVM_INFO @ 23464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1c8 pc:0xb1c7 imem_rd:0x0
# UVM_INFO @ 23481.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 23481.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 23481.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 23481.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x2108 DMem_din:0x8e2d DMem_rd:0x0 memout:0x2108 ACTUAL: DMem_addr:0x2108 DMem_din:0x8e2d DMem_rd:0x0 memout:0x2108 
# UVM_INFO @ 23482.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x8e2d VSR2:0x8e2d psr:0x4 ACTUAL: VSR1:0x8e2d VSR2:0x8e2d psr:0x4 
# UVM_INFO @ 23482.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1c8 pc:0xb1c7 imem_rd:0x0ACTUAL: npc:0xb1c8 pc:0xb1c7 imem_rd:0x0
# UVM_INFO @ 23484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb25e 
# UVM_INFO @ 23484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1c9 pc:0xb1c8 imem_rd:0x1
# UVM_INFO @ 23501.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 23501.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 23501.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 23501.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 010  
# IR PCOFFSET9         : 010011001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45511  
# **********************************************
# Time: 23501.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 010  
# IR PCOFFSET9         : 010011001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45511  
# **********************************************
# Time: 23501.000ns 
# 
# UVM_INFO @ 23501.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 23501.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe17e ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe17e 
# UVM_INFO @ 23502.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x8e2d VSR2:0x8e2d psr:0x4 ACTUAL: VSR1:0x8e2d VSR2:0x8e2d psr:0x4 
# UVM_INFO @ 23502.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb25f pcout:0xb25f dr:0x0 sr1:0x2 sr2:0x2 IR_Exec:0xb499 NZP:0x0 M_Data:0x8e2d enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb25f pcout:0xb25f dr:0x0 sr1:0x2 sr2:0x2 IR_Exec:0xb499 NZP:0x0 M_Data:0x8e2d enable_execute_status:0x0 
# UVM_INFO @ 23502.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1c9 pc:0xb1c8 imem_rd:0x1ACTUAL: npc:0xb1c9 pc:0xb1c8 imem_rd:0x1
# UVM_INFO @ 23504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb25f 
# UVM_INFO @ 23504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1c9 pc:0xb1c8 imem_rd:0x0
# UVM_INFO @ 23521.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 23521.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 23521.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 23521.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb25f DMem_din:0x0000 DMem_rd:0x1 memout:0x2822 ACTUAL: DMem_addr:0xb25f DMem_din:0x0000 DMem_rd:0x1 memout:0x2822 
# UVM_INFO @ 23522.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb0b9 VSR2:0xb0b9 psr:0x4 ACTUAL: VSR1:0xb0b9 VSR2:0xb0b9 psr:0x4 
# UVM_INFO @ 23522.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1c9 pc:0xb1c8 imem_rd:0x0ACTUAL: npc:0xb1c9 pc:0xb1c8 imem_rd:0x0
# UVM_INFO @ 23524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb25f 
# UVM_INFO @ 23524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1c9 pc:0xb1c8 imem_rd:0x0
# UVM_INFO @ 23541.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 23541.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 23541.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 23541.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x8231 DMem_din:0x8e2d DMem_rd:0x0 memout:0x8231 ACTUAL: DMem_addr:0x8231 DMem_din:0x8e2d DMem_rd:0x0 memout:0x8231 
# UVM_INFO @ 23542.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb0b9 VSR2:0xb0b9 psr:0x4 ACTUAL: VSR1:0xb0b9 VSR2:0xb0b9 psr:0x4 
# UVM_INFO @ 23542.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1c9 pc:0xb1c8 imem_rd:0x0ACTUAL: npc:0xb1c9 pc:0xb1c8 imem_rd:0x0
# UVM_INFO @ 23544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb25f 
# UVM_INFO @ 23544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1c9 pc:0xb1c8 imem_rd:0x0
# UVM_INFO @ 23561.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 23561.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 23561.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 23561.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 23561.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5a48 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5a48 
# UVM_INFO @ 23562.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb0b9 VSR2:0xb0b9 psr:0x4 ACTUAL: VSR1:0xb0b9 VSR2:0xb0b9 psr:0x4 
# UVM_INFO @ 23562.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1c9 pc:0xb1c8 imem_rd:0x0ACTUAL: npc:0xb1c9 pc:0xb1c8 imem_rd:0x0
# UVM_INFO @ 23564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb25f 
# UVM_INFO @ 23564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1c9 pc:0xb1c8 imem_rd:0x0
# UVM_INFO @ 23581.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 23581.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 23581.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 23581.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb25f DMem_din:0x0000 DMem_rd:0x1 memout:0x673b ACTUAL: DMem_addr:0xb25f DMem_din:0x0000 DMem_rd:0x1 memout:0x673b 
# UVM_INFO @ 23582.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xa080 VSR2:0xb0b9 psr:0x4 ACTUAL: VSR1:0xa080 VSR2:0xb0b9 psr:0x4 
# UVM_INFO @ 23582.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1c9 pc:0xb1c8 imem_rd:0x0ACTUAL: npc:0xb1c9 pc:0xb1c8 imem_rd:0x0
# UVM_INFO @ 23584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb25f 
# UVM_INFO @ 23584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1c9 pc:0xb1c8 imem_rd:0x0
# UVM_INFO @ 23601.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 23601.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 23601.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 23601.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x7a01 DMem_din:0x8e2d DMem_rd:0x0 memout:0x7a01 ACTUAL: DMem_addr:0x7a01 DMem_din:0x8e2d DMem_rd:0x0 memout:0x7a01 
# UVM_INFO @ 23602.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xa080 VSR2:0xb0b9 psr:0x4 ACTUAL: VSR1:0xa080 VSR2:0xb0b9 psr:0x4 
# UVM_INFO @ 23602.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1c9 pc:0xb1c8 imem_rd:0x0ACTUAL: npc:0xb1c9 pc:0xb1c8 imem_rd:0x0
# UVM_INFO @ 23604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb25f 
# UVM_INFO @ 23604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1ca pc:0xb1c9 imem_rd:0x1
# UVM_INFO @ 23621.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 23621.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 23621.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 23621.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 23621.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2577 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2577 
# UVM_INFO @ 23622.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xa080 VSR2:0xb0b9 psr:0x4 ACTUAL: VSR1:0xa080 VSR2:0xb0b9 psr:0x4 
# UVM_INFO @ 23622.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb21d pcout:0xb21d dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0x0a55 NZP:0x5 M_Data:0xb0b9 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb21d pcout:0xb21d dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0x0a55 NZP:0x5 M_Data:0xb0b9 enable_execute_status:0x0 
# UVM_INFO @ 23622.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1ca pc:0xb1c9 imem_rd:0x1ACTUAL: npc:0xb1ca pc:0xb1c9 imem_rd:0x1
# UVM_INFO @ 23624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb21d 
# UVM_INFO @ 23624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1cb pc:0xb1ca imem_rd:0x1
# UVM_INFO @ 23641.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 23641.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 23641.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 23641.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 101  
# IR PCOFFSET9         : 001010101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45513  
# **********************************************
# Time: 23641.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 101  
# IR PCOFFSET9         : 001010101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45513  
# **********************************************
# Time: 23641.000ns 
# 
# UVM_INFO @ 23641.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 23641.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd3a6 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd3a6 
# UVM_INFO @ 23642.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xa080 VSR2:0xb0b9 psr:0x4 ACTUAL: VSR1:0xa080 VSR2:0xb0b9 psr:0x4 
# UVM_INFO @ 23642.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1cb pc:0xb1ca imem_rd:0x1ACTUAL: npc:0xb1cb pc:0xb1ca imem_rd:0x1
# UVM_INFO @ 23644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb21d 
# UVM_INFO @ 23644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1cc pc:0xb1cb imem_rd:0x1
# UVM_INFO @ 23661.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 23661.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 23661.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 23661.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 23661.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 010  
# IR SR1               : 101  
# IR IM                : 0  
# IR SR2               : 101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45514  
# **********************************************
# Time: 23661.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 010  
# IR SR1               : 101  
# IR IM                : 0  
# IR SR2               : 101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45514  
# **********************************************
# Time: 23661.000ns 
# 
# UVM_INFO @ 23661.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 23661.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x76aa ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x76aa 
# UVM_INFO @ 23662.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0001 VSR2:0x0001 psr:0x4 ACTUAL: VSR1:0x0001 VSR2:0x0001 psr:0x4 
# UVM_INFO @ 23662.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0002 pcout:0x0002 dr:0x2 sr1:0x5 sr2:0x5 IR_Exec:0x1545 NZP:0x0 M_Data:0x0001 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0002 pcout:0x0002 dr:0x2 sr1:0x5 sr2:0x5 IR_Exec:0x1545 NZP:0x0 M_Data:0x0001 enable_execute_status:0x0 
# UVM_INFO @ 23662.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1cc pc:0xb1cb imem_rd:0x1ACTUAL: npc:0xb1cc pc:0xb1cb imem_rd:0x1
# UVM_INFO @ 23664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x0002 
# UVM_INFO @ 23664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1cd pc:0xb1cc imem_rd:0x1
# UVM_INFO @ 23681.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 23681.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 23681.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 23681.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 23681.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 101  
# IR PCOFFSET9         : 101100001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45515  
# **********************************************
# Time: 23681.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 101  
# IR PCOFFSET9         : 101100001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45515  
# **********************************************
# Time: 23681.000ns 
# 
# UVM_INFO @ 23681.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 23681.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8981 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8981 
# UVM_INFO @ 23682.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0001 VSR2:0x0001 psr:0x1 ACTUAL: VSR1:0x0001 VSR2:0x0001 psr:0x1 
# UVM_INFO @ 23682.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb12b pcout:0xb12b dr:0x0 sr1:0x5 sr2:0x5 IR_Exec:0xbb61 NZP:0x0 M_Data:0x0001 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb12b pcout:0xb12b dr:0x0 sr1:0x5 sr2:0x5 IR_Exec:0xbb61 NZP:0x0 M_Data:0x0001 enable_execute_status:0x0 
# UVM_INFO @ 23682.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1cd pc:0xb1cc imem_rd:0x1ACTUAL: npc:0xb1cd pc:0xb1cc imem_rd:0x1
# UVM_INFO @ 23684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb12b 
# UVM_INFO @ 23684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1cd pc:0xb1cc imem_rd:0x0
# UVM_INFO @ 23701.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 23701.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 23701.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 23701.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb12b DMem_din:0x0000 DMem_rd:0x1 memout:0x9087 ACTUAL: DMem_addr:0xb12b DMem_din:0x0000 DMem_rd:0x1 memout:0x9087 
# UVM_INFO @ 23702.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0001 VSR2:0x0001 psr:0x1 ACTUAL: VSR1:0x0001 VSR2:0x0001 psr:0x1 
# UVM_INFO @ 23702.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1cd pc:0xb1cc imem_rd:0x0ACTUAL: npc:0xb1cd pc:0xb1cc imem_rd:0x0
# UVM_INFO @ 23704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb12b 
# UVM_INFO @ 23704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1cd pc:0xb1cc imem_rd:0x0
# UVM_INFO @ 23721.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 23721.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 23721.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 23721.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x6bc4 DMem_din:0x0001 DMem_rd:0x0 memout:0x6bc4 ACTUAL: DMem_addr:0x6bc4 DMem_din:0x0001 DMem_rd:0x0 memout:0x6bc4 
# UVM_INFO @ 23722.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0001 VSR2:0x0001 psr:0x1 ACTUAL: VSR1:0x0001 VSR2:0x0001 psr:0x1 
# UVM_INFO @ 23722.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1cd pc:0xb1cc imem_rd:0x0ACTUAL: npc:0xb1cd pc:0xb1cc imem_rd:0x0
# UVM_INFO @ 23724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb12b 
# UVM_INFO @ 23724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1ce pc:0xb1cd imem_rd:0x1
# UVM_INFO @ 23741.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 23741.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 23741.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 23741.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 23741.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 101  
# IR PCOFFSET9         : 101100001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45516  
# **********************************************
# Time: 23741.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 101  
# IR PCOFFSET9         : 101100001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45516  
# **********************************************
# Time: 23741.000ns 
# 
# UVM_INFO @ 23741.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 23741.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xcc6c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xcc6c 
# UVM_INFO @ 23742.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0001 VSR2:0x0001 psr:0x1 ACTUAL: VSR1:0x0001 VSR2:0x0001 psr:0x1 
# UVM_INFO @ 23742.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb12c pcout:0xb12c dr:0x0 sr1:0x5 sr2:0x5 IR_Exec:0xbb61 NZP:0x0 M_Data:0x0001 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb12c pcout:0xb12c dr:0x0 sr1:0x5 sr2:0x5 IR_Exec:0xbb61 NZP:0x0 M_Data:0x0001 enable_execute_status:0x0 
# UVM_INFO @ 23742.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1ce pc:0xb1cd imem_rd:0x1ACTUAL: npc:0xb1ce pc:0xb1cd imem_rd:0x1
# UVM_INFO @ 23744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb12c 
# UVM_INFO @ 23744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1ce pc:0xb1cd imem_rd:0x0
# UVM_INFO @ 23761.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 23761.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 23761.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 23761.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb12c DMem_din:0x0000 DMem_rd:0x1 memout:0x6c3f ACTUAL: DMem_addr:0xb12c DMem_din:0x0000 DMem_rd:0x1 memout:0x6c3f 
# UVM_INFO @ 23762.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xa080 VSR2:0xb21d psr:0x1 ACTUAL: VSR1:0xa080 VSR2:0xb21d psr:0x1 
# UVM_INFO @ 23762.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1ce pc:0xb1cd imem_rd:0x0ACTUAL: npc:0xb1ce pc:0xb1cd imem_rd:0x0
# UVM_INFO @ 23764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb12c 
# UVM_INFO @ 23764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1ce pc:0xb1cd imem_rd:0x0
# UVM_INFO @ 23781.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 23781.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 23781.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 23781.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x1ef4 DMem_din:0x0001 DMem_rd:0x0 memout:0x1ef4 ACTUAL: DMem_addr:0x1ef4 DMem_din:0x0001 DMem_rd:0x0 memout:0x1ef4 
# UVM_INFO @ 23782.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xa080 VSR2:0xb21d psr:0x1 ACTUAL: VSR1:0xa080 VSR2:0xb21d psr:0x1 
# UVM_INFO @ 23782.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1ce pc:0xb1cd imem_rd:0x0ACTUAL: npc:0xb1ce pc:0xb1cd imem_rd:0x0
# UVM_INFO @ 23784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb12c 
# UVM_INFO @ 23784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1cf pc:0xb1ce imem_rd:0x1
# UVM_INFO @ 23801.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 23801.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 23801.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 23801.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 23801.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 111  
# IR PCOFFSET9         : 001000010  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45517  
# **********************************************
# Time: 23801.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 111  
# IR PCOFFSET9         : 001000010  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45517  
# **********************************************
# Time: 23801.000ns 
# 
# UVM_INFO @ 23801.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 23801.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3300 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3300 
# UVM_INFO @ 23802.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xa080 VSR2:0xb21d psr:0x1 ACTUAL: VSR1:0xa080 VSR2:0xb21d psr:0x1 
# UVM_INFO @ 23802.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb20e pcout:0xb20e dr:0x7 sr1:0x1 sr2:0x0 IR_Exec:0xae42 NZP:0x0 M_Data:0xb21d enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb20e pcout:0xb20e dr:0x7 sr1:0x1 sr2:0x0 IR_Exec:0xae42 NZP:0x0 M_Data:0xb21d enable_execute_status:0x0 
# UVM_INFO @ 23802.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1cf pc:0xb1ce imem_rd:0x1ACTUAL: npc:0xb1cf pc:0xb1ce imem_rd:0x1
# UVM_INFO @ 23804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb20e 
# UVM_INFO @ 23804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1cf pc:0xb1ce imem_rd:0x0
# UVM_INFO @ 23821.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 23821.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 23821.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 23821.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb20e DMem_din:0x0000 DMem_rd:0x1 memout:0xbd3b ACTUAL: DMem_addr:0xb20e DMem_din:0x0000 DMem_rd:0x1 memout:0xbd3b 
# UVM_INFO @ 23822.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb655 VSR2:0xb21d psr:0x1 ACTUAL: VSR1:0xb655 VSR2:0xb21d psr:0x1 
# UVM_INFO @ 23822.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1cf pc:0xb1ce imem_rd:0x0ACTUAL: npc:0xb1cf pc:0xb1ce imem_rd:0x0
# UVM_INFO @ 23824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb20e 
# UVM_INFO @ 23824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1cf pc:0xb1ce imem_rd:0x0
# UVM_INFO @ 23841.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 23841.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 23841.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 23841.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x8f92 DMem_din:0x0000 DMem_rd:0x1 memout:0x8f92 ACTUAL: DMem_addr:0x8f92 DMem_din:0x0000 DMem_rd:0x1 memout:0x8f92 
# UVM_INFO @ 23842.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb655 VSR2:0xb21d psr:0x1 ACTUAL: VSR1:0xb655 VSR2:0xb21d psr:0x1 
# UVM_INFO @ 23842.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1cf pc:0xb1ce imem_rd:0x0ACTUAL: npc:0xb1cf pc:0xb1ce imem_rd:0x0
# UVM_INFO @ 23844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb20e 
# UVM_INFO @ 23844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1d0 pc:0xb1cf imem_rd:0x1
# UVM_INFO @ 23861.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 23861.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 23861.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 23861.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 110  
# IR PCOFFSET9         : 111100100  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45518  
# **********************************************
# Time: 23861.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 110  
# IR PCOFFSET9         : 111100100  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45518  
# **********************************************
# Time: 23861.000ns 
# 
# UVM_INFO @ 23861.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 23861.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2537 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2537 
# UVM_INFO @ 23862.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb655 VSR2:0xb21d psr:0x1 ACTUAL: VSR1:0xb655 VSR2:0xb21d psr:0x1 
# UVM_INFO @ 23862.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb1b1 pcout:0xb1b1 dr:0x6 sr1:0x7 sr2:0x0 IR_Exec:0xade4 NZP:0x0 M_Data:0xb21d enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb1b1 pcout:0xb1b1 dr:0x6 sr1:0x7 sr2:0x0 IR_Exec:0xade4 NZP:0x0 M_Data:0xb21d enable_execute_status:0x0 
# UVM_INFO @ 23862.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1d0 pc:0xb1cf imem_rd:0x1ACTUAL: npc:0xb1d0 pc:0xb1cf imem_rd:0x1
# UVM_INFO @ 23864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb1b1 
# UVM_INFO @ 23864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1d0 pc:0xb1cf imem_rd:0x0
# UVM_INFO @ 23881.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 23881.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 23881.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 23881.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb1b1 DMem_din:0x0000 DMem_rd:0x1 memout:0x38c6 ACTUAL: DMem_addr:0xb1b1 DMem_din:0x0000 DMem_rd:0x1 memout:0x38c6 
# UVM_INFO @ 23882.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb21d VSR2:0xb21d psr:0x1 ACTUAL: VSR1:0xb21d VSR2:0xb21d psr:0x1 
# UVM_INFO @ 23882.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1d0 pc:0xb1cf imem_rd:0x0ACTUAL: npc:0xb1d0 pc:0xb1cf imem_rd:0x0
# UVM_INFO @ 23884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb1b1 
# UVM_INFO @ 23884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1d0 pc:0xb1cf imem_rd:0x0
# UVM_INFO @ 23901.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 23901.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 23901.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 23901.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xff59 DMem_din:0x0000 DMem_rd:0x1 memout:0xff59 ACTUAL: DMem_addr:0xff59 DMem_din:0x0000 DMem_rd:0x1 memout:0xff59 
# UVM_INFO @ 23902.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb21d VSR2:0xb21d psr:0x1 ACTUAL: VSR1:0xb21d VSR2:0xb21d psr:0x1 
# UVM_INFO @ 23902.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1d0 pc:0xb1cf imem_rd:0x0ACTUAL: npc:0xb1d0 pc:0xb1cf imem_rd:0x0
# UVM_INFO @ 23904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb1b1 
# UVM_INFO @ 23904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1d0 pc:0xb1cf imem_rd:0x0
# UVM_INFO @ 23921.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 23921.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 23921.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 23921.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 23921.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1a12 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1a12 
# UVM_INFO @ 23922.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb21d VSR2:0xb21d psr:0x1 ACTUAL: VSR1:0xb21d VSR2:0xb21d psr:0x1 
# UVM_INFO @ 23922.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1d0 pc:0xb1cf imem_rd:0x0ACTUAL: npc:0xb1d0 pc:0xb1cf imem_rd:0x0
# UVM_INFO @ 23924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb1b1 
# UVM_INFO @ 23924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1d0 pc:0xb1cf imem_rd:0x0
# UVM_INFO @ 23941.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 23941.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 23941.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 23941.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb1b1 DMem_din:0x0000 DMem_rd:0x1 memout:0x01b5 ACTUAL: DMem_addr:0xb1b1 DMem_din:0x0000 DMem_rd:0x1 memout:0x01b5 
# UVM_INFO @ 23942.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb663 VSR2:0xb21d psr:0x1 ACTUAL: VSR1:0xb663 VSR2:0xb21d psr:0x1 
# UVM_INFO @ 23942.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1d0 pc:0xb1cf imem_rd:0x0ACTUAL: npc:0xb1d0 pc:0xb1cf imem_rd:0x0
# UVM_INFO @ 23944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb1b1 
# UVM_INFO @ 23944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1d0 pc:0xb1cf imem_rd:0x0
# UVM_INFO @ 23961.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 23961.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 23961.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 23961.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x446c DMem_din:0x0000 DMem_rd:0x1 memout:0x446c ACTUAL: DMem_addr:0x446c DMem_din:0x0000 DMem_rd:0x1 memout:0x446c 
# UVM_INFO @ 23962.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb663 VSR2:0xb21d psr:0x1 ACTUAL: VSR1:0xb663 VSR2:0xb21d psr:0x1 
# UVM_INFO @ 23962.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1d0 pc:0xb1cf imem_rd:0x0ACTUAL: npc:0xb1d0 pc:0xb1cf imem_rd:0x0
# UVM_INFO @ 23964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb1b1 
# UVM_INFO @ 23964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1d0 pc:0xb1cf imem_rd:0x0
# UVM_INFO @ 23981.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 23981.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 23981.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 23981.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 23981.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1f3d ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1f3d 
# UVM_INFO @ 23982.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb663 VSR2:0xb21d psr:0x1 ACTUAL: VSR1:0xb663 VSR2:0xb21d psr:0x1 
# UVM_INFO @ 23982.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb290 pcout:0xb290 dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x06c1 NZP:0x3 M_Data:0xb21d enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb290 pcout:0xb290 dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x06c1 NZP:0x3 M_Data:0xb21d enable_execute_status:0x0 
# UVM_INFO @ 23982.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1d0 pc:0xb1cf imem_rd:0x0ACTUAL: npc:0xb1d0 pc:0xb1cf imem_rd:0x0
# UVM_INFO @ 23984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb290 
# UVM_INFO @ 23984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1d1 pc:0xb1d0 imem_rd:0x1
# UVM_INFO @ 24001.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 24001.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 24001.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 24001.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x77ea ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x77ea 
# UVM_INFO @ 24002.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb663 VSR2:0xb21d psr:0x4 ACTUAL: VSR1:0xb663 VSR2:0xb21d psr:0x4 
# UVM_INFO @ 24002.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1d1 pc:0xb1d0 imem_rd:0x1ACTUAL: npc:0xb1d1 pc:0xb1d0 imem_rd:0x1
# UVM_INFO @ 24004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb290 
# UVM_INFO @ 24004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1d2 pc:0xb1d1 imem_rd:0x1
# UVM_INFO @ 24021.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 24021.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 24021.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 24021.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 011000001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45520  
# **********************************************
# Time: 24021.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 011000001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45520  
# **********************************************
# Time: 24021.000ns 
# 
# UVM_INFO @ 24021.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 24021.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x97cf ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x97cf 
# UVM_INFO @ 24022.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb663 VSR2:0xb290 psr:0x4 ACTUAL: VSR1:0xb663 VSR2:0xb290 psr:0x4 
# UVM_INFO @ 24022.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1d2 pc:0xb1d1 imem_rd:0x1ACTUAL: npc:0xb1d2 pc:0xb1d1 imem_rd:0x1
# UVM_INFO @ 24024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb290 
# UVM_INFO @ 24024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1d3 pc:0xb1d2 imem_rd:0x1
# UVM_INFO @ 24041.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 24041.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 24041.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 24041.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 24041.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 010  
# IR SR1               : 001  
# IR IM                : 0  
# IR SR2               : 101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45521  
# **********************************************
# Time: 24041.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 010  
# IR SR1               : 001  
# IR IM                : 0  
# IR SR2               : 101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45521  
# **********************************************
# Time: 24041.000ns 
# 
# UVM_INFO @ 24041.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 24041.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x956b ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x956b 
# UVM_INFO @ 24042.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xa080 VSR2:0x0001 psr:0x4 ACTUAL: VSR1:0xa080 VSR2:0x0001 psr:0x4 
# UVM_INFO @ 24042.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xa080 pcout:0xa080 dr:0x2 sr1:0x1 sr2:0x5 IR_Exec:0x547d NZP:0x0 M_Data:0x0001 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xa080 pcout:0xa080 dr:0x2 sr1:0x1 sr2:0x5 IR_Exec:0x547d NZP:0x0 M_Data:0x0001 enable_execute_status:0x0 
# UVM_INFO @ 24042.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1d3 pc:0xb1d2 imem_rd:0x1ACTUAL: npc:0xb1d3 pc:0xb1d2 imem_rd:0x1
# UVM_INFO @ 24044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xa080 
# UVM_INFO @ 24044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1d4 pc:0xb1d3 imem_rd:0x1
# UVM_INFO @ 24061.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 24061.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 24061.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 24061.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 010  
# IR SR1               : 001  
# IR IM                : 0  
# IR SR2               : 101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45522  
# **********************************************
# Time: 24061.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 010  
# IR SR1               : 001  
# IR IM                : 0  
# IR SR2               : 101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45522  
# **********************************************
# Time: 24061.000ns 
# 
# UVM_INFO @ 24061.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 24061.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3d22 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3d22 
# UVM_INFO @ 24062.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xa080 VSR2:0x0001 psr:0x4 ACTUAL: VSR1:0xa080 VSR2:0x0001 psr:0x4 
# UVM_INFO @ 24062.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xa080 pcout:0xa080 dr:0x2 sr1:0x1 sr2:0x5 IR_Exec:0x547d NZP:0x0 M_Data:0x0001 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xa080 pcout:0xa080 dr:0x2 sr1:0x1 sr2:0x5 IR_Exec:0x547d NZP:0x0 M_Data:0x0001 enable_execute_status:0x0 
# UVM_INFO @ 24062.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1d4 pc:0xb1d3 imem_rd:0x1ACTUAL: npc:0xb1d4 pc:0xb1d3 imem_rd:0x1
# UVM_INFO @ 24064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xa080 
# UVM_INFO @ 24064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1d5 pc:0xb1d4 imem_rd:0x1
# UVM_INFO @ 24081.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 24081.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 24081.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 24081.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2118 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2118 
# UVM_INFO @ 24082.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb290 VSR2:0xb290 psr:0x4 ACTUAL: VSR1:0xb290 VSR2:0xb290 psr:0x4 
# UVM_INFO @ 24082.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1d5 pc:0xb1d4 imem_rd:0x1ACTUAL: npc:0xb1d5 pc:0xb1d4 imem_rd:0x1
# UVM_INFO @ 24084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xa080 
# UVM_INFO @ 24084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1d5 pc:0xb1d4 imem_rd:0x0
# UVM_INFO @ 24101.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 24101.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 24101.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 24101.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 24101.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf6fb ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf6fb 
# UVM_INFO @ 24102.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb290 VSR2:0xb290 psr:0x4 ACTUAL: VSR1:0xb290 VSR2:0xb290 psr:0x4 
# UVM_INFO @ 24102.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1d5 pc:0xb1d4 imem_rd:0x0ACTUAL: npc:0xb1d5 pc:0xb1d4 imem_rd:0x0
# UVM_INFO @ 24104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xa080 
# UVM_INFO @ 24104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1d5 pc:0xb1d4 imem_rd:0x0
# UVM_INFO @ 24121.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 24121.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 24121.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 24121.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 24121.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x958d ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x958d 
# UVM_INFO @ 24122.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb290 VSR2:0xb290 psr:0x4 ACTUAL: VSR1:0xb290 VSR2:0xb290 psr:0x4 
# UVM_INFO @ 24122.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb1e4 pcout:0xb1e4 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x0610 NZP:0x3 M_Data:0xb290 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb1e4 pcout:0xb1e4 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x0610 NZP:0x3 M_Data:0xb290 enable_execute_status:0x0 
# UVM_INFO @ 24122.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1d5 pc:0xb1d4 imem_rd:0x0ACTUAL: npc:0xb1d5 pc:0xb1d4 imem_rd:0x0
# UVM_INFO @ 24124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb1e4 
# UVM_INFO @ 24124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1d6 pc:0xb1d5 imem_rd:0x1
# UVM_INFO @ 24141.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 24141.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 24141.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 24141.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4ffa ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4ffa 
# UVM_INFO @ 24142.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb290 VSR2:0xb290 psr:0x4 ACTUAL: VSR1:0xb290 VSR2:0xb290 psr:0x4 
# UVM_INFO @ 24142.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1d6 pc:0xb1d5 imem_rd:0x1ACTUAL: npc:0xb1d6 pc:0xb1d5 imem_rd:0x1
# UVM_INFO @ 24144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb1e4 
# UVM_INFO @ 24144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1d7 pc:0xb1d6 imem_rd:0x1
# UVM_INFO @ 24161.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 24161.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 24161.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 000010000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45525  
# **********************************************
# Time: 24161.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 000010000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45525  
# **********************************************
# Time: 24161.000ns 
# 
# UVM_INFO @ 24161.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 24161.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8812 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8812 
# UVM_INFO @ 24162.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb290 VSR2:0xb290 psr:0x4 ACTUAL: VSR1:0xb290 VSR2:0xb290 psr:0x4 
# UVM_INFO @ 24162.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1d7 pc:0xb1d6 imem_rd:0x1ACTUAL: npc:0xb1d7 pc:0xb1d6 imem_rd:0x1
# UVM_INFO @ 24164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb1e4 
# UVM_INFO @ 24164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1d8 pc:0xb1d7 imem_rd:0x1
# UVM_INFO @ 24181.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 24181.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 24181.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 24181.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 24181.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb0ef ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb0ef 
# UVM_INFO @ 24182.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb290 VSR2:0xb290 psr:0x4 ACTUAL: VSR1:0xb290 VSR2:0xb290 psr:0x4 
# UVM_INFO @ 24182.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1d8 pc:0xb1d7 imem_rd:0x1ACTUAL: npc:0xb1d8 pc:0xb1d7 imem_rd:0x1
# UVM_INFO @ 24184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb1e4 
# UVM_INFO @ 24184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1d9 pc:0xb1d8 imem_rd:0x1
# UVM_INFO @ 24201.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 24201.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 24201.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 24201.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 24201.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 100  
# IR SR1               : 111  
# IR IM                : 0  
# IR SR2               : 000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45527  
# **********************************************
# Time: 24201.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 100  
# IR SR1               : 111  
# IR IM                : 0  
# IR SR2               : 000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45527  
# **********************************************
# Time: 24201.000ns 
# 
# UVM_INFO @ 24201.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 24201.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6c56 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6c56 
# UVM_INFO @ 24202.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x2537 VSR2:0xb290 psr:0x4 ACTUAL: VSR1:0x2537 VSR2:0xb290 psr:0x4 
# UVM_INFO @ 24202.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2010 pcout:0x2010 dr:0x4 sr1:0x7 sr2:0x0 IR_Exec:0x59c0 NZP:0x0 M_Data:0xb290 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2010 pcout:0x2010 dr:0x4 sr1:0x7 sr2:0x0 IR_Exec:0x59c0 NZP:0x0 M_Data:0xb290 enable_execute_status:0x0 
# UVM_INFO @ 24202.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1d9 pc:0xb1d8 imem_rd:0x1ACTUAL: npc:0xb1d9 pc:0xb1d8 imem_rd:0x1
# UVM_INFO @ 24204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2010 
# UVM_INFO @ 24204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1da pc:0xb1d9 imem_rd:0x1
# UVM_INFO @ 24221.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 24221.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 24221.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 24221.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 24221.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 100  
# IR SR1               : 111  
# IR IM                : 0  
# IR SR2               : 000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45528  
# **********************************************
# Time: 24221.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 100  
# IR SR1               : 111  
# IR IM                : 0  
# IR SR2               : 000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45528  
# **********************************************
# Time: 24221.000ns 
# 
# UVM_INFO @ 24221.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 24221.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9511 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9511 
# UVM_INFO @ 24222.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x2537 VSR2:0xb290 psr:0x4 ACTUAL: VSR1:0x2537 VSR2:0xb290 psr:0x4 
# UVM_INFO @ 24222.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2010 pcout:0x2010 dr:0x4 sr1:0x7 sr2:0x0 IR_Exec:0x59c0 NZP:0x0 M_Data:0xb290 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2010 pcout:0x2010 dr:0x4 sr1:0x7 sr2:0x0 IR_Exec:0x59c0 NZP:0x0 M_Data:0xb290 enable_execute_status:0x0 
# UVM_INFO @ 24222.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1da pc:0xb1d9 imem_rd:0x1ACTUAL: npc:0xb1da pc:0xb1d9 imem_rd:0x1
# UVM_INFO @ 24224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2010 
# UVM_INFO @ 24224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1db pc:0xb1da imem_rd:0x1
# UVM_INFO @ 24241.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 24241.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 24241.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 24241.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 24241.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 110  
# IR PCOFFSET9         : 010010111  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45529  
# **********************************************
# Time: 24241.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 110  
# IR PCOFFSET9         : 010010111  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45529  
# **********************************************
# Time: 24241.000ns 
# 
# UVM_INFO @ 24241.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 24241.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7d9a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7d9a 
# UVM_INFO @ 24242.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xa080 VSR2:0xb290 psr:0x4 ACTUAL: VSR1:0xa080 VSR2:0xb290 psr:0x4 
# UVM_INFO @ 24242.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb26f pcout:0xb26f dr:0x6 sr1:0x2 sr2:0x0 IR_Exec:0xac97 NZP:0x0 M_Data:0xb290 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb26f pcout:0xb26f dr:0x6 sr1:0x2 sr2:0x0 IR_Exec:0xac97 NZP:0x0 M_Data:0xb290 enable_execute_status:0x0 
# UVM_INFO @ 24242.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1db pc:0xb1da imem_rd:0x1ACTUAL: npc:0xb1db pc:0xb1da imem_rd:0x1
# UVM_INFO @ 24244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb26f 
# UVM_INFO @ 24244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1db pc:0xb1da imem_rd:0x0
# UVM_INFO @ 24261.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 24261.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 24261.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 24261.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb26f DMem_din:0x0000 DMem_rd:0x1 memout:0x62be ACTUAL: DMem_addr:0xb26f DMem_din:0x0000 DMem_rd:0x1 memout:0x62be 
# UVM_INFO @ 24262.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xa080 VSR2:0xb290 psr:0x4 ACTUAL: VSR1:0xa080 VSR2:0xb290 psr:0x4 
# UVM_INFO @ 24262.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1db pc:0xb1da imem_rd:0x0ACTUAL: npc:0xb1db pc:0xb1da imem_rd:0x0
# UVM_INFO @ 24264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb26f 
# UVM_INFO @ 24264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1db pc:0xb1da imem_rd:0x0
# UVM_INFO @ 24281.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 24281.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 24281.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 24281.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xd3fc DMem_din:0x0000 DMem_rd:0x1 memout:0xd3fc ACTUAL: DMem_addr:0xd3fc DMem_din:0x0000 DMem_rd:0x1 memout:0xd3fc 
# UVM_INFO @ 24282.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xa080 VSR2:0xb290 psr:0x4 ACTUAL: VSR1:0xa080 VSR2:0xb290 psr:0x4 
# UVM_INFO @ 24282.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1db pc:0xb1da imem_rd:0x0ACTUAL: npc:0xb1db pc:0xb1da imem_rd:0x0
# UVM_INFO @ 24284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb26f 
# UVM_INFO @ 24284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1dc pc:0xb1db imem_rd:0x1
# UVM_INFO @ 24301.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 24301.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 24301.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 24301.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 24301.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 110  
# IR PCOFFSET9         : 010010111  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45530  
# **********************************************
# Time: 24301.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 110  
# IR PCOFFSET9         : 010010111  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45530  
# **********************************************
# Time: 24301.000ns 
# 
# UVM_INFO @ 24301.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 24301.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0a74 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0a74 
# UVM_INFO @ 24302.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xa080 VSR2:0xb290 psr:0x4 ACTUAL: VSR1:0xa080 VSR2:0xb290 psr:0x4 
# UVM_INFO @ 24302.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb270 pcout:0xb270 dr:0x6 sr1:0x2 sr2:0x0 IR_Exec:0xac97 NZP:0x0 M_Data:0xb290 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb270 pcout:0xb270 dr:0x6 sr1:0x2 sr2:0x0 IR_Exec:0xac97 NZP:0x0 M_Data:0xb290 enable_execute_status:0x0 
# UVM_INFO @ 24302.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1dc pc:0xb1db imem_rd:0x1ACTUAL: npc:0xb1dc pc:0xb1db imem_rd:0x1
# UVM_INFO @ 24304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb270 
# UVM_INFO @ 24304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1dc pc:0xb1db imem_rd:0x0
# UVM_INFO @ 24321.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 24321.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 24321.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 24321.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb270 DMem_din:0x0000 DMem_rd:0x1 memout:0x0bf6 ACTUAL: DMem_addr:0xb270 DMem_din:0x0000 DMem_rd:0x1 memout:0x0bf6 
# UVM_INFO @ 24322.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb290 VSR2:0x0001 psr:0x4 ACTUAL: VSR1:0xb290 VSR2:0x0001 psr:0x4 
# UVM_INFO @ 24322.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1dc pc:0xb1db imem_rd:0x0ACTUAL: npc:0xb1dc pc:0xb1db imem_rd:0x0
# UVM_INFO @ 24324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb270 
# UVM_INFO @ 24324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1dc pc:0xb1db imem_rd:0x0
# UVM_INFO @ 24341.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 24341.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 24341.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 24341.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb6cf DMem_din:0x0000 DMem_rd:0x1 memout:0xb6cf ACTUAL: DMem_addr:0xb6cf DMem_din:0x0000 DMem_rd:0x1 memout:0xb6cf 
# UVM_INFO @ 24342.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb290 VSR2:0x0001 psr:0x4 ACTUAL: VSR1:0xb290 VSR2:0x0001 psr:0x4 
# UVM_INFO @ 24342.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1dc pc:0xb1db imem_rd:0x0ACTUAL: npc:0xb1dc pc:0xb1db imem_rd:0x0
# UVM_INFO @ 24344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb270 
# UVM_INFO @ 24344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1dd pc:0xb1dc imem_rd:0x1
# UVM_INFO @ 24361.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 24361.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 24361.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 24361.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 24361.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 101  
# IR PCOFFSET9         : 000001001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45531  
# **********************************************
# Time: 24361.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 101  
# IR PCOFFSET9         : 000001001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45531  
# **********************************************
# Time: 24361.000ns 
# 
# UVM_INFO @ 24361.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 24361.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1b6a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1b6a 
# UVM_INFO @ 24362.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb290 VSR2:0x0001 psr:0x4 ACTUAL: VSR1:0xb290 VSR2:0x0001 psr:0x4 
# UVM_INFO @ 24362.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb1e3 pcout:0xb1e3 dr:0x0 sr1:0x0 sr2:0x5 IR_Exec:0xba09 NZP:0x0 M_Data:0x0001 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb1e3 pcout:0xb1e3 dr:0x0 sr1:0x0 sr2:0x5 IR_Exec:0xba09 NZP:0x0 M_Data:0x0001 enable_execute_status:0x0 
# UVM_INFO @ 24362.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1dd pc:0xb1dc imem_rd:0x1ACTUAL: npc:0xb1dd pc:0xb1dc imem_rd:0x1
# UVM_INFO @ 24364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb1e3 
# UVM_INFO @ 24364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1dd pc:0xb1dc imem_rd:0x0
# UVM_INFO @ 24381.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 24381.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 24381.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 24381.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb1e3 DMem_din:0x0000 DMem_rd:0x1 memout:0x8555 ACTUAL: DMem_addr:0xb1e3 DMem_din:0x0000 DMem_rd:0x1 memout:0x8555 
# UVM_INFO @ 24382.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x1a12 VSR2:0xa080 psr:0x4 ACTUAL: VSR1:0x1a12 VSR2:0xa080 psr:0x4 
# UVM_INFO @ 24382.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1dd pc:0xb1dc imem_rd:0x0ACTUAL: npc:0xb1dd pc:0xb1dc imem_rd:0x0
# UVM_INFO @ 24384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb1e3 
# UVM_INFO @ 24384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1dd pc:0xb1dc imem_rd:0x0
# UVM_INFO @ 24401.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 24401.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 24401.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 24401.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x8836 DMem_din:0x0001 DMem_rd:0x0 memout:0x8836 ACTUAL: DMem_addr:0x8836 DMem_din:0x0001 DMem_rd:0x0 memout:0x8836 
# UVM_INFO @ 24402.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x1a12 VSR2:0xa080 psr:0x4 ACTUAL: VSR1:0x1a12 VSR2:0xa080 psr:0x4 
# UVM_INFO @ 24402.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1dd pc:0xb1dc imem_rd:0x0ACTUAL: npc:0xb1dd pc:0xb1dc imem_rd:0x0
# UVM_INFO @ 24404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb1e3 
# UVM_INFO @ 24404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1de pc:0xb1dd imem_rd:0x1
# UVM_INFO @ 24421.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 24421.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 24421.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 24421.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 010  
# IR PCOFFSET9         : 110100011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45532  
# **********************************************
# Time: 24421.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 010  
# IR PCOFFSET9         : 110100011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45532  
# **********************************************
# Time: 24421.000ns 
# 
# UVM_INFO @ 24421.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 24421.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2608 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2608 
# UVM_INFO @ 24422.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x1a12 VSR2:0xa080 psr:0x4 ACTUAL: VSR1:0x1a12 VSR2:0xa080 psr:0x4 
# UVM_INFO @ 24422.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb17e pcout:0xb17e dr:0x0 sr1:0x6 sr2:0x2 IR_Exec:0xb5a3 NZP:0x0 M_Data:0xa080 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb17e pcout:0xb17e dr:0x0 sr1:0x6 sr2:0x2 IR_Exec:0xb5a3 NZP:0x0 M_Data:0xa080 enable_execute_status:0x0 
# UVM_INFO @ 24422.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1de pc:0xb1dd imem_rd:0x1ACTUAL: npc:0xb1de pc:0xb1dd imem_rd:0x1
# UVM_INFO @ 24424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb17e 
# UVM_INFO @ 24424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1de pc:0xb1dd imem_rd:0x0
# UVM_INFO @ 24441.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 24441.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 24441.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 24441.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb17e DMem_din:0x0000 DMem_rd:0x1 memout:0xb08e ACTUAL: DMem_addr:0xb17e DMem_din:0x0000 DMem_rd:0x1 memout:0xb08e 
# UVM_INFO @ 24442.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb290 VSR2:0xb290 psr:0x4 ACTUAL: VSR1:0xb290 VSR2:0xb290 psr:0x4 
# UVM_INFO @ 24442.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1de pc:0xb1dd imem_rd:0x0ACTUAL: npc:0xb1de pc:0xb1dd imem_rd:0x0
# UVM_INFO @ 24444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb17e 
# UVM_INFO @ 24444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1de pc:0xb1dd imem_rd:0x0
# UVM_INFO @ 24461.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 24461.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 24461.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 24461.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xaa6e DMem_din:0xa080 DMem_rd:0x0 memout:0xaa6e ACTUAL: DMem_addr:0xaa6e DMem_din:0xa080 DMem_rd:0x0 memout:0xaa6e 
# UVM_INFO @ 24462.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb290 VSR2:0xb290 psr:0x4 ACTUAL: VSR1:0xb290 VSR2:0xb290 psr:0x4 
# UVM_INFO @ 24462.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1de pc:0xb1dd imem_rd:0x0ACTUAL: npc:0xb1de pc:0xb1dd imem_rd:0x0
# UVM_INFO @ 24464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb17e 
# UVM_INFO @ 24464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1de pc:0xb1dd imem_rd:0x0
# UVM_INFO @ 24481.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 24481.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 24481.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 24481.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 24481.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc185 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc185 
# UVM_INFO @ 24482.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb290 VSR2:0xb290 psr:0x4 ACTUAL: VSR1:0xb290 VSR2:0xb290 psr:0x4 
# UVM_INFO @ 24482.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1de pc:0xb1dd imem_rd:0x0ACTUAL: npc:0xb1de pc:0xb1dd imem_rd:0x0
# UVM_INFO @ 24484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb17e 
# UVM_INFO @ 24484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1de pc:0xb1dd imem_rd:0x0
# UVM_INFO @ 24501.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 24501.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 24501.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 24501.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb17e DMem_din:0x0000 DMem_rd:0x1 memout:0x5f51 ACTUAL: DMem_addr:0xb17e DMem_din:0x0000 DMem_rd:0x1 memout:0x5f51 
# UVM_INFO @ 24502.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x2537 VSR2:0xb290 psr:0x4 ACTUAL: VSR1:0x2537 VSR2:0xb290 psr:0x4 
# UVM_INFO @ 24502.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1de pc:0xb1dd imem_rd:0x0ACTUAL: npc:0xb1de pc:0xb1dd imem_rd:0x0
# UVM_INFO @ 24504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb17e 
# UVM_INFO @ 24504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1de pc:0xb1dd imem_rd:0x0
# UVM_INFO @ 24521.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 24521.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 24521.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 24521.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xee70 DMem_din:0xa080 DMem_rd:0x0 memout:0xee70 ACTUAL: DMem_addr:0xee70 DMem_din:0xa080 DMem_rd:0x0 memout:0xee70 
# UVM_INFO @ 24522.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x2537 VSR2:0xb290 psr:0x4 ACTUAL: VSR1:0x2537 VSR2:0xb290 psr:0x4 
# UVM_INFO @ 24522.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1de pc:0xb1dd imem_rd:0x0ACTUAL: npc:0xb1de pc:0xb1dd imem_rd:0x0
# UVM_INFO @ 24524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb17e 
# UVM_INFO @ 24524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1df pc:0xb1de imem_rd:0x1
# UVM_INFO @ 24541.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 24541.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 24541.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 24541.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 24541.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2e4d ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2e4d 
# UVM_INFO @ 24542.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x2537 VSR2:0xb290 psr:0x4 ACTUAL: VSR1:0x2537 VSR2:0xb290 psr:0x4 
# UVM_INFO @ 24542.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2537 pcout:0x2537 dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0xc1c0 NZP:0x7 M_Data:0xb290 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2537 pcout:0x2537 dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0xc1c0 NZP:0x7 M_Data:0xb290 enable_execute_status:0x0 
# UVM_INFO @ 24542.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1df pc:0xb1de imem_rd:0x1ACTUAL: npc:0xb1df pc:0xb1de imem_rd:0x1
# UVM_INFO @ 24544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2537 
# UVM_INFO @ 24544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1e0 pc:0xb1df imem_rd:0x1
# UVM_INFO @ 24561.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 24561.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 24561.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 24561.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : JMP 
# IR BaseR             : 111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001100  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45534  
# **********************************************
# Time: 24561.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : JMP 
# IR BaseR             : 111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001100  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45534  
# **********************************************
# Time: 24561.000ns 
# 
# UVM_INFO @ 24561.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 24561.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x073b ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x073b 
# UVM_INFO @ 24562.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x2537 VSR2:0xb290 psr:0x1 ACTUAL: VSR1:0x2537 VSR2:0xb290 psr:0x1 
# UVM_INFO @ 24562.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1e0 pc:0xb1df imem_rd:0x1ACTUAL: npc:0xb1e0 pc:0xb1df imem_rd:0x1
# UVM_INFO @ 24564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2537 
# UVM_INFO @ 24564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1e1 pc:0xb1e0 imem_rd:0x1
# UVM_INFO @ 24581.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 24581.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 24581.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 24581.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 24581.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 000  
# IR SR1               : 111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45535  
# **********************************************
# Time: 24581.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 000  
# IR SR1               : 111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45535  
# **********************************************
# Time: 24581.000ns 
# 
# UVM_INFO @ 24581.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 24581.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xfda6 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xfda6 
# UVM_INFO @ 24582.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x2537 VSR2:0x2537 psr:0x1 ACTUAL: VSR1:0x2537 VSR2:0x2537 psr:0x1 
# UVM_INFO @ 24582.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xdac8 pcout:0xdac8 dr:0x0 sr1:0x7 sr2:0x7 IR_Exec:0x91ff NZP:0x0 M_Data:0x2537 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xdac8 pcout:0xdac8 dr:0x0 sr1:0x7 sr2:0x7 IR_Exec:0x91ff NZP:0x0 M_Data:0x2537 enable_execute_status:0x0 
# UVM_INFO @ 24582.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1e1 pc:0xb1e0 imem_rd:0x1ACTUAL: npc:0xb1e1 pc:0xb1e0 imem_rd:0x1
# UVM_INFO @ 24584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xdac8 
# UVM_INFO @ 24584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1e2 pc:0xb1e1 imem_rd:0x1
# UVM_INFO @ 24601.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 24601.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 24601.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 24601.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 24601.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 101  
# IR BaseR             : 000  
# IR PCOFFSET6         : 011001  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45536  
# **********************************************
# Time: 24601.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 101  
# IR BaseR             : 000  
# IR PCOFFSET6         : 011001  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45536  
# **********************************************
# Time: 24601.000ns 
# 
# UVM_INFO @ 24601.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 24601.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2544 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2544 
# UVM_INFO @ 24602.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x2537 VSR2:0x2537 psr:0x4 ACTUAL: VSR1:0x2537 VSR2:0x2537 psr:0x4 
# UVM_INFO @ 24602.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xdae1 pcout:0xdae1 dr:0x5 sr1:0x0 sr2:0x0 IR_Exec:0x6a19 NZP:0x0 M_Data:0x2537 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xdae1 pcout:0xdae1 dr:0x5 sr1:0x0 sr2:0x0 IR_Exec:0x6a19 NZP:0x0 M_Data:0x2537 enable_execute_status:0x0 
# UVM_INFO @ 24602.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1e2 pc:0xb1e1 imem_rd:0x1ACTUAL: npc:0xb1e2 pc:0xb1e1 imem_rd:0x1
# UVM_INFO @ 24604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xdae1 
# UVM_INFO @ 24604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1e2 pc:0xb1e1 imem_rd:0x0
# UVM_INFO @ 24621.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 24621.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 24621.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 24621.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xdae1 DMem_din:0x0000 DMem_rd:0x1 memout:0x9f31 ACTUAL: DMem_addr:0xdae1 DMem_din:0x0000 DMem_rd:0x1 memout:0x9f31 
# UVM_INFO @ 24622.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xdac8 VSR2:0xdac8 psr:0x4 ACTUAL: VSR1:0xdac8 VSR2:0xdac8 psr:0x4 
# UVM_INFO @ 24622.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1e2 pc:0xb1e1 imem_rd:0x0ACTUAL: npc:0xb1e2 pc:0xb1e1 imem_rd:0x0
# UVM_INFO @ 24624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xdae1 
# UVM_INFO @ 24624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1e3 pc:0xb1e2 imem_rd:0x1
# UVM_INFO @ 24641.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 24641.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 24641.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 24641.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 24641.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 101  
# IR BaseR             : 000  
# IR PCOFFSET6         : 011001  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45537  
# **********************************************
# Time: 24641.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 101  
# IR BaseR             : 000  
# IR PCOFFSET6         : 011001  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45537  
# **********************************************
# Time: 24641.000ns 
# 
# UVM_INFO @ 24641.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 24641.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa5c9 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa5c9 
# UVM_INFO @ 24642.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xdac8 VSR2:0xdac8 psr:0x4 ACTUAL: VSR1:0xdac8 VSR2:0xdac8 psr:0x4 
# UVM_INFO @ 24642.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xdae1 pcout:0xdae1 dr:0x5 sr1:0x0 sr2:0x0 IR_Exec:0x6a19 NZP:0x0 M_Data:0xdac8 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xdae1 pcout:0xdae1 dr:0x5 sr1:0x0 sr2:0x0 IR_Exec:0x6a19 NZP:0x0 M_Data:0xdac8 enable_execute_status:0x0 
# UVM_INFO @ 24642.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1e3 pc:0xb1e2 imem_rd:0x1ACTUAL: npc:0xb1e3 pc:0xb1e2 imem_rd:0x1
# UVM_INFO @ 24644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xdae1 
# UVM_INFO @ 24644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1e3 pc:0xb1e2 imem_rd:0x0
# UVM_INFO @ 24661.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 24661.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 24661.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 24661.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xdae1 DMem_din:0x0000 DMem_rd:0x1 memout:0x3c2f ACTUAL: DMem_addr:0xdae1 DMem_din:0x0000 DMem_rd:0x1 memout:0x3c2f 
# UVM_INFO @ 24662.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb663 VSR2:0xdac8 psr:0x4 ACTUAL: VSR1:0xb663 VSR2:0xdac8 psr:0x4 
# UVM_INFO @ 24662.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1e3 pc:0xb1e2 imem_rd:0x0ACTUAL: npc:0xb1e3 pc:0xb1e2 imem_rd:0x0
# UVM_INFO @ 24664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xdae1 
# UVM_INFO @ 24664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1e4 pc:0xb1e3 imem_rd:0x1
# UVM_INFO @ 24681.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 24681.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 24681.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 24681.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 24681.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 011  
# IR BaseR             : 011  
# IR PCOFFSET6         : 111010  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45538  
# **********************************************
# Time: 24681.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 011  
# IR BaseR             : 011  
# IR PCOFFSET6         : 111010  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45538  
# **********************************************
# Time: 24681.000ns 
# 
# UVM_INFO @ 24681.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 24681.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x97ad ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x97ad 
# UVM_INFO @ 24682.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb663 VSR2:0xdac8 psr:0x4 ACTUAL: VSR1:0xb663 VSR2:0xdac8 psr:0x4 
# UVM_INFO @ 24682.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb65d pcout:0xb65d dr:0x3 sr1:0x3 sr2:0x0 IR_Exec:0x66fa NZP:0x0 M_Data:0xdac8 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb65d pcout:0xb65d dr:0x3 sr1:0x3 sr2:0x0 IR_Exec:0x66fa NZP:0x0 M_Data:0xdac8 enable_execute_status:0x0 
# UVM_INFO @ 24682.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1e4 pc:0xb1e3 imem_rd:0x1ACTUAL: npc:0xb1e4 pc:0xb1e3 imem_rd:0x1
# UVM_INFO @ 24684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb65d 
# UVM_INFO @ 24684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1e4 pc:0xb1e3 imem_rd:0x0
# UVM_INFO @ 24701.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 24701.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 24701.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 24701.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb65d DMem_din:0x0000 DMem_rd:0x1 memout:0xcbe6 ACTUAL: DMem_addr:0xb65d DMem_din:0x0000 DMem_rd:0x1 memout:0xcbe6 
# UVM_INFO @ 24702.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x97ad VSR2:0xffff psr:0x4 ACTUAL: VSR1:0x97ad VSR2:0xffff psr:0x4 
# UVM_INFO @ 24702.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1e4 pc:0xb1e3 imem_rd:0x0ACTUAL: npc:0xb1e4 pc:0xb1e3 imem_rd:0x0
# UVM_INFO @ 24704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb65d 
# UVM_INFO @ 24704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1e5 pc:0xb1e4 imem_rd:0x1
# UVM_INFO @ 24721.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 24721.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 24721.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 24721.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 24721.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 100  
# IR BaseR             : 101  
# IR PCOFFSET6         : 010011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45539  
# **********************************************
# Time: 24721.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 100  
# IR BaseR             : 101  
# IR PCOFFSET6         : 010011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45539  
# **********************************************
# Time: 24721.000ns 
# 
# UVM_INFO @ 24721.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 24721.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x968d ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x968d 
# UVM_INFO @ 24722.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x97ad VSR2:0xffff psr:0x4 ACTUAL: VSR1:0x97ad VSR2:0xffff psr:0x4 
# UVM_INFO @ 24722.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x97c0 pcout:0x97c0 dr:0x0 sr1:0x5 sr2:0x4 IR_Exec:0x7953 NZP:0x0 M_Data:0xffff enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x97c0 pcout:0x97c0 dr:0x0 sr1:0x5 sr2:0x4 IR_Exec:0x7953 NZP:0x0 M_Data:0xffff enable_execute_status:0x0 
# UVM_INFO @ 24722.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1e5 pc:0xb1e4 imem_rd:0x1ACTUAL: npc:0xb1e5 pc:0xb1e4 imem_rd:0x1
# UVM_INFO @ 24724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x97c0 
# UVM_INFO @ 24724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1e5 pc:0xb1e4 imem_rd:0x0
# UVM_INFO @ 24741.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 24741.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 24741.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 24741.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x97c0 DMem_din:0xffff DMem_rd:0x0 memout:0x9bf8 ACTUAL: DMem_addr:0x97c0 DMem_din:0xffff DMem_rd:0x0 memout:0x9bf8 
# UVM_INFO @ 24742.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x968d VSR2:0x968d psr:0x4 ACTUAL: VSR1:0x968d VSR2:0x968d psr:0x4 
# UVM_INFO @ 24742.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1e5 pc:0xb1e4 imem_rd:0x0ACTUAL: npc:0xb1e5 pc:0xb1e4 imem_rd:0x0
# UVM_INFO @ 24744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x97c0 
# UVM_INFO @ 24744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1e6 pc:0xb1e5 imem_rd:0x1
# UVM_INFO @ 24761.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 24761.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 24761.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 24761.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 010  
# IR SR1               : 011  
# IR IM                : 0  
# IR SR2               : 011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45540  
# **********************************************
# Time: 24761.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 010  
# IR SR1               : 011  
# IR IM                : 0  
# IR SR2               : 011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45540  
# **********************************************
# Time: 24761.000ns 
# 
# UVM_INFO @ 24761.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 24761.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x74b3 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x74b3 
# UVM_INFO @ 24762.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x968d VSR2:0x968d psr:0x4 ACTUAL: VSR1:0x968d VSR2:0x968d psr:0x4 
# UVM_INFO @ 24762.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x9688 pcout:0x9688 dr:0x2 sr1:0x3 sr2:0x3 IR_Exec:0x14fb NZP:0x0 M_Data:0x968d enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x9688 pcout:0x9688 dr:0x2 sr1:0x3 sr2:0x3 IR_Exec:0x14fb NZP:0x0 M_Data:0x968d enable_execute_status:0x0 
# UVM_INFO @ 24762.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1e6 pc:0xb1e5 imem_rd:0x1ACTUAL: npc:0xb1e6 pc:0xb1e5 imem_rd:0x1
# UVM_INFO @ 24764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x9688 
# UVM_INFO @ 24764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1e7 pc:0xb1e6 imem_rd:0x1
# UVM_INFO @ 24781.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 24781.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 24781.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 24781.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 24781.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd35c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd35c 
# UVM_INFO @ 24782.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xdac8 VSR2:0xdac8 psr:0x4 ACTUAL: VSR1:0xdac8 VSR2:0xdac8 psr:0x4 
# UVM_INFO @ 24782.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1e7 pc:0xb1e6 imem_rd:0x1ACTUAL: npc:0xb1e7 pc:0xb1e6 imem_rd:0x1
# UVM_INFO @ 24784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x9688 
# UVM_INFO @ 24784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1e7 pc:0xb1e6 imem_rd:0x0
# UVM_INFO @ 24801.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 24801.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 24801.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 24801.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 24801.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 111101011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45542  
# **********************************************
# Time: 24801.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 111101011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45542  
# **********************************************
# Time: 24801.000ns 
# 
# UVM_INFO @ 24801.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 24801.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb4c1 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb4c1 
# UVM_INFO @ 24802.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x2537 VSR2:0xdac8 psr:0x4 ACTUAL: VSR1:0x2537 VSR2:0xdac8 psr:0x4 
# UVM_INFO @ 24802.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb1d0 pcout:0xb1d0 dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0x07eb NZP:0x3 M_Data:0xdac8 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb1d0 pcout:0xb1d0 dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0x07eb NZP:0x3 M_Data:0xdac8 enable_execute_status:0x0 
# UVM_INFO @ 24802.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1e7 pc:0xb1e6 imem_rd:0x0ACTUAL: npc:0xb1e7 pc:0xb1e6 imem_rd:0x0
# UVM_INFO @ 24804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb1d0 
# UVM_INFO @ 24804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1e8 pc:0xb1e7 imem_rd:0x1
# UVM_INFO @ 24821.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 24821.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 24821.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 24821.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 24821.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4b56 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4b56 
# UVM_INFO @ 24822.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x2537 VSR2:0xdac8 psr:0x4 ACTUAL: VSR1:0x2537 VSR2:0xdac8 psr:0x4 
# UVM_INFO @ 24822.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb1d1 pcout:0xb1d1 dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0x07eb NZP:0x3 M_Data:0xdac8 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb1d1 pcout:0xb1d1 dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0x07eb NZP:0x3 M_Data:0xdac8 enable_execute_status:0x0 
# UVM_INFO @ 24822.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1e8 pc:0xb1e7 imem_rd:0x1ACTUAL: npc:0xb1e8 pc:0xb1e7 imem_rd:0x1
# UVM_INFO @ 24824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb1d1 
# UVM_INFO @ 24824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1e9 pc:0xb1e8 imem_rd:0x1
# UVM_INFO @ 24841.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 24841.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 24841.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 111101011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45543  
# **********************************************
# Time: 24841.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 111101011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45543  
# **********************************************
# Time: 24841.000ns 
# 
# UVM_INFO @ 24841.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 24841.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa6d4 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa6d4 
# UVM_INFO @ 24842.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x2537 VSR2:0xb1d0 psr:0x4 ACTUAL: VSR1:0x2537 VSR2:0xb1d0 psr:0x4 
# UVM_INFO @ 24842.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1e9 pc:0xb1e8 imem_rd:0x1ACTUAL: npc:0xb1e9 pc:0xb1e8 imem_rd:0x1
# UVM_INFO @ 24844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb1d1 
# UVM_INFO @ 24844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1ea pc:0xb1e9 imem_rd:0x1
# UVM_INFO @ 24861.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 24861.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 24861.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 24861.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 24861.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6262 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6262 
# UVM_INFO @ 24862.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb1d1 VSR2:0xb1d1 psr:0x4 ACTUAL: VSR1:0xb1d1 VSR2:0xb1d1 psr:0x4 
# UVM_INFO @ 24862.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1ea pc:0xb1e9 imem_rd:0x1ACTUAL: npc:0xb1ea pc:0xb1e9 imem_rd:0x1
# UVM_INFO @ 24864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb1d1 
# UVM_INFO @ 24864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1eb pc:0xb1ea imem_rd:0x1
# UVM_INFO @ 24881.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 24881.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 24881.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 24881.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 24881.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 101  
# IR BaseR             : 110  
# IR PCOFFSET6         : 000010  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45545  
# **********************************************
# Time: 24881.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 101  
# IR BaseR             : 110  
# IR PCOFFSET6         : 000010  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45545  
# **********************************************
# Time: 24881.000ns 
# 
# UVM_INFO @ 24881.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 24881.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xebcd ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xebcd 
# UVM_INFO @ 24882.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x1a12 VSR2:0xb1d1 psr:0x4 ACTUAL: VSR1:0x1a12 VSR2:0xb1d1 psr:0x4 
# UVM_INFO @ 24882.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x1a14 pcout:0x1a14 dr:0x5 sr1:0x6 sr2:0x0 IR_Exec:0x6b82 NZP:0x0 M_Data:0xb1d1 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x1a14 pcout:0x1a14 dr:0x5 sr1:0x6 sr2:0x0 IR_Exec:0x6b82 NZP:0x0 M_Data:0xb1d1 enable_execute_status:0x0 
# UVM_INFO @ 24882.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1eb pc:0xb1ea imem_rd:0x1ACTUAL: npc:0xb1eb pc:0xb1ea imem_rd:0x1
# UVM_INFO @ 24884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x1a14 
# UVM_INFO @ 24884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1eb pc:0xb1ea imem_rd:0x0
# UVM_INFO @ 24901.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 24901.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 24901.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 24901.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x1a14 DMem_din:0x0000 DMem_rd:0x1 memout:0x7ca8 ACTUAL: DMem_addr:0x1a14 DMem_din:0x0000 DMem_rd:0x1 memout:0x7ca8 
# UVM_INFO @ 24902.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x1a12 VSR2:0xb1d1 psr:0x4 ACTUAL: VSR1:0x1a12 VSR2:0xb1d1 psr:0x4 
# UVM_INFO @ 24902.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1eb pc:0xb1ea imem_rd:0x0ACTUAL: npc:0xb1eb pc:0xb1ea imem_rd:0x0
# UVM_INFO @ 24904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x1a14 
# UVM_INFO @ 24904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1ec pc:0xb1eb imem_rd:0x1
# UVM_INFO @ 24921.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 24921.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 24921.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 24921.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 24921.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 101  
# IR BaseR             : 110  
# IR PCOFFSET6         : 000010  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45546  
# **********************************************
# Time: 24921.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 101  
# IR BaseR             : 110  
# IR PCOFFSET6         : 000010  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45546  
# **********************************************
# Time: 24921.000ns 
# 
# UVM_INFO @ 24921.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 24921.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1361 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1361 
# UVM_INFO @ 24922.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x1a12 VSR2:0xb1d1 psr:0x1 ACTUAL: VSR1:0x1a12 VSR2:0xb1d1 psr:0x1 
# UVM_INFO @ 24922.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x1a14 pcout:0x1a14 dr:0x5 sr1:0x6 sr2:0x0 IR_Exec:0x6b82 NZP:0x0 M_Data:0xb1d1 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x1a14 pcout:0x1a14 dr:0x5 sr1:0x6 sr2:0x0 IR_Exec:0x6b82 NZP:0x0 M_Data:0xb1d1 enable_execute_status:0x0 
# UVM_INFO @ 24922.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1ec pc:0xb1eb imem_rd:0x1ACTUAL: npc:0xb1ec pc:0xb1eb imem_rd:0x1
# UVM_INFO @ 24924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x1a14 
# UVM_INFO @ 24924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1ec pc:0xb1eb imem_rd:0x0
# UVM_INFO @ 24941.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 24941.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 24941.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 24941.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x1a14 DMem_din:0x0000 DMem_rd:0x1 memout:0x77b3 ACTUAL: DMem_addr:0x1a14 DMem_din:0x0000 DMem_rd:0x1 memout:0x77b3 
# UVM_INFO @ 24942.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xa080 VSR2:0xb1d1 psr:0x1 ACTUAL: VSR1:0xa080 VSR2:0xb1d1 psr:0x1 
# UVM_INFO @ 24942.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1ec pc:0xb1eb imem_rd:0x0ACTUAL: npc:0xb1ec pc:0xb1eb imem_rd:0x0
# UVM_INFO @ 24944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x1a14 
# UVM_INFO @ 24944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1ed pc:0xb1ec imem_rd:0x1
# UVM_INFO @ 24961.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 24961.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 24961.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 24961.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 100  
# IR PCOFFSET9         : 001101110  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45547  
# **********************************************
# Time: 24961.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 100  
# IR PCOFFSET9         : 001101110  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45547  
# **********************************************
# Time: 24961.000ns 
# 
# UVM_INFO @ 24961.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 24961.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x40e4 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x40e4 
# UVM_INFO @ 24962.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xa080 VSR2:0xb1d1 psr:0x1 ACTUAL: VSR1:0xa080 VSR2:0xb1d1 psr:0x1 
# UVM_INFO @ 24962.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb258 pcout:0xb258 dr:0x4 sr1:0x1 sr2:0x0 IR_Exec:0xa86e NZP:0x0 M_Data:0xb1d1 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb258 pcout:0xb258 dr:0x4 sr1:0x1 sr2:0x0 IR_Exec:0xa86e NZP:0x0 M_Data:0xb1d1 enable_execute_status:0x0 
# UVM_INFO @ 24962.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1ed pc:0xb1ec imem_rd:0x1ACTUAL: npc:0xb1ed pc:0xb1ec imem_rd:0x1
# UVM_INFO @ 24964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb258 
# UVM_INFO @ 24964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1ed pc:0xb1ec imem_rd:0x0
# UVM_INFO @ 24981.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 24981.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 24981.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 24981.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb258 DMem_din:0x0000 DMem_rd:0x1 memout:0xc7a5 ACTUAL: DMem_addr:0xb258 DMem_din:0x0000 DMem_rd:0x1 memout:0xc7a5 
# UVM_INFO @ 24982.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb1d1 VSR2:0xb1d1 psr:0x1 ACTUAL: VSR1:0xb1d1 VSR2:0xb1d1 psr:0x1 
# UVM_INFO @ 24982.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1ed pc:0xb1ec imem_rd:0x0ACTUAL: npc:0xb1ed pc:0xb1ec imem_rd:0x0
# UVM_INFO @ 24984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb258 
# UVM_INFO @ 24984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1ed pc:0xb1ec imem_rd:0x0
# UVM_INFO @ 25001.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 25001.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 25001.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 25001.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x09ed DMem_din:0x0000 DMem_rd:0x1 memout:0x09ed ACTUAL: DMem_addr:0x09ed DMem_din:0x0000 DMem_rd:0x1 memout:0x09ed 
# UVM_INFO @ 25002.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb1d1 VSR2:0xb1d1 psr:0x1 ACTUAL: VSR1:0xb1d1 VSR2:0xb1d1 psr:0x1 
# UVM_INFO @ 25002.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1ed pc:0xb1ec imem_rd:0x0ACTUAL: npc:0xb1ed pc:0xb1ec imem_rd:0x0
# UVM_INFO @ 25004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb258 
# UVM_INFO @ 25004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1ee pc:0xb1ed imem_rd:0x1
# UVM_INFO @ 25021.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 25021.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 25021.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 25021.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 25021.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xbdbd ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xbdbd 
# UVM_INFO @ 25022.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb1d1 VSR2:0xb1d1 psr:0x4 ACTUAL: VSR1:0xb1d1 VSR2:0xb1d1 psr:0x4 
# UVM_INFO @ 25022.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1ee pc:0xb1ed imem_rd:0x1ACTUAL: npc:0xb1ee pc:0xb1ed imem_rd:0x1
# UVM_INFO @ 25024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb258 
# UVM_INFO @ 25024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1ee pc:0xb1ed imem_rd:0x0
# UVM_INFO @ 25041.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 25041.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 25041.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 25041.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb258 DMem_din:0x0000 DMem_rd:0x1 memout:0x5383 ACTUAL: DMem_addr:0xb258 DMem_din:0x0000 DMem_rd:0x1 memout:0x5383 
# UVM_INFO @ 25042.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x968d VSR2:0xb1d1 psr:0x4 ACTUAL: VSR1:0x968d VSR2:0xb1d1 psr:0x4 
# UVM_INFO @ 25042.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1ee pc:0xb1ed imem_rd:0x0ACTUAL: npc:0xb1ee pc:0xb1ed imem_rd:0x0
# UVM_INFO @ 25044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb258 
# UVM_INFO @ 25044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1ee pc:0xb1ed imem_rd:0x0
# UVM_INFO @ 25061.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 25061.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 25061.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 25061.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xd68e DMem_din:0x0000 DMem_rd:0x1 memout:0xd68e ACTUAL: DMem_addr:0xd68e DMem_din:0x0000 DMem_rd:0x1 memout:0xd68e 
# UVM_INFO @ 25062.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x968d VSR2:0xb1d1 psr:0x4 ACTUAL: VSR1:0x968d VSR2:0xb1d1 psr:0x4 
# UVM_INFO @ 25062.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1ee pc:0xb1ed imem_rd:0x0ACTUAL: npc:0xb1ee pc:0xb1ed imem_rd:0x0
# UVM_INFO @ 25064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb258 
# UVM_INFO @ 25064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1ef pc:0xb1ee imem_rd:0x1
# UVM_INFO @ 25081.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 25081.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 25081.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 25081.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 25081.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 001  
# IR PCOFFSET9         : 011101101  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45549  
# **********************************************
# Time: 25081.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 001  
# IR PCOFFSET9         : 011101101  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45549  
# **********************************************
# Time: 25081.000ns 
# 
# UVM_INFO @ 25081.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 25081.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xacb4 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xacb4 
# UVM_INFO @ 25082.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x968d VSR2:0xb1d1 psr:0x4 ACTUAL: VSR1:0x968d VSR2:0xb1d1 psr:0x4 
# UVM_INFO @ 25082.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb2d9 pcout:0xb2d9 dr:0x1 sr1:0x3 sr2:0x0 IR_Exec:0xa2ed NZP:0x0 M_Data:0xb1d1 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb2d9 pcout:0xb2d9 dr:0x1 sr1:0x3 sr2:0x0 IR_Exec:0xa2ed NZP:0x0 M_Data:0xb1d1 enable_execute_status:0x0 
# UVM_INFO @ 25082.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1ef pc:0xb1ee imem_rd:0x1ACTUAL: npc:0xb1ef pc:0xb1ee imem_rd:0x1
# UVM_INFO @ 25084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb2d9 
# UVM_INFO @ 25084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1ef pc:0xb1ee imem_rd:0x0
# UVM_INFO @ 25101.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 25101.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 25101.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 25101.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb2d9 DMem_din:0x0000 DMem_rd:0x1 memout:0x8586 ACTUAL: DMem_addr:0xb2d9 DMem_din:0x0000 DMem_rd:0x1 memout:0x8586 
# UVM_INFO @ 25102.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x40e4 VSR2:0xb1d1 psr:0x4 ACTUAL: VSR1:0x40e4 VSR2:0xb1d1 psr:0x4 
# UVM_INFO @ 25102.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1ef pc:0xb1ee imem_rd:0x0ACTUAL: npc:0xb1ef pc:0xb1ee imem_rd:0x0
# UVM_INFO @ 25104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb2d9 
# UVM_INFO @ 25104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1ef pc:0xb1ee imem_rd:0x0
# UVM_INFO @ 25121.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 25121.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 25121.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 25121.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xbbe8 DMem_din:0x0000 DMem_rd:0x1 memout:0xbbe8 ACTUAL: DMem_addr:0xbbe8 DMem_din:0x0000 DMem_rd:0x1 memout:0xbbe8 
# UVM_INFO @ 25122.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x40e4 VSR2:0xb1d1 psr:0x4 ACTUAL: VSR1:0x40e4 VSR2:0xb1d1 psr:0x4 
# UVM_INFO @ 25122.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1ef pc:0xb1ee imem_rd:0x0ACTUAL: npc:0xb1ef pc:0xb1ee imem_rd:0x0
# UVM_INFO @ 25124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb2d9 
# UVM_INFO @ 25124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1ef pc:0xb1ee imem_rd:0x0
# UVM_INFO @ 25141.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 25141.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 25141.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 25141.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 25141.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 000  
# IR PCOFFSET9         : 101011100  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45550  
# **********************************************
# Time: 25141.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 000  
# IR PCOFFSET9         : 101011100  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45550  
# **********************************************
# Time: 25141.000ns 
# 
# UVM_INFO @ 25141.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 25141.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x69ee ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x69ee 
# UVM_INFO @ 25142.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x40e4 VSR2:0xb1d1 psr:0x1 ACTUAL: VSR1:0x40e4 VSR2:0xb1d1 psr:0x1 
# UVM_INFO @ 25142.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb149 pcout:0xb149 dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0xa15c NZP:0x0 M_Data:0xb1d1 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb149 pcout:0xb149 dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0xa15c NZP:0x0 M_Data:0xb1d1 enable_execute_status:0x0 
# UVM_INFO @ 25142.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1ef pc:0xb1ee imem_rd:0x0ACTUAL: npc:0xb1ef pc:0xb1ee imem_rd:0x0
# UVM_INFO @ 25144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb149 
# UVM_INFO @ 25144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1ef pc:0xb1ee imem_rd:0x0
# UVM_INFO @ 25161.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 25161.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 25161.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 25161.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb149 DMem_din:0x0000 DMem_rd:0x1 memout:0x7d66 ACTUAL: DMem_addr:0xb149 DMem_din:0x0000 DMem_rd:0x1 memout:0x7d66 
# UVM_INFO @ 25162.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x1a12 VSR2:0xb1d1 psr:0x1 ACTUAL: VSR1:0x1a12 VSR2:0xb1d1 psr:0x1 
# UVM_INFO @ 25162.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1ef pc:0xb1ee imem_rd:0x0ACTUAL: npc:0xb1ef pc:0xb1ee imem_rd:0x0
# UVM_INFO @ 25164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb149 
# UVM_INFO @ 25164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1ef pc:0xb1ee imem_rd:0x0
# UVM_INFO @ 25181.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 25181.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 25181.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 25181.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x07f3 DMem_din:0x0000 DMem_rd:0x1 memout:0x07f3 ACTUAL: DMem_addr:0x07f3 DMem_din:0x0000 DMem_rd:0x1 memout:0x07f3 
# UVM_INFO @ 25182.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x1a12 VSR2:0xb1d1 psr:0x1 ACTUAL: VSR1:0x1a12 VSR2:0xb1d1 psr:0x1 
# UVM_INFO @ 25182.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1ef pc:0xb1ee imem_rd:0x0ACTUAL: npc:0xb1ef pc:0xb1ee imem_rd:0x0
# UVM_INFO @ 25184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb149 
# UVM_INFO @ 25184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1f0 pc:0xb1ef imem_rd:0x1
# UVM_INFO @ 25201.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 25201.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 25201.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 25201.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 25201.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb1bc ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb1bc 
# UVM_INFO @ 25202.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x1a12 VSR2:0xb1d1 psr:0x1 ACTUAL: VSR1:0x1a12 VSR2:0xb1d1 psr:0x1 
# UVM_INFO @ 25202.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb1a7 pcout:0xb1a7 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x05b9 NZP:0x2 M_Data:0xb1d1 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb1a7 pcout:0xb1a7 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x05b9 NZP:0x2 M_Data:0xb1d1 enable_execute_status:0x0 
# UVM_INFO @ 25202.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1f0 pc:0xb1ef imem_rd:0x1ACTUAL: npc:0xb1f0 pc:0xb1ef imem_rd:0x1
# UVM_INFO @ 25204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb1a7 
# UVM_INFO @ 25204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1f1 pc:0xb1f0 imem_rd:0x1
# UVM_INFO @ 25221.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 25221.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 25221.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 25221.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 010  
# IR PCOFFSET9         : 110111001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45551  
# **********************************************
# Time: 25221.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 010  
# IR PCOFFSET9         : 110111001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45551  
# **********************************************
# Time: 25221.000ns 
# 
# UVM_INFO @ 25221.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 25221.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1c2a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1c2a 
# UVM_INFO @ 25222.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x1a12 VSR2:0xb1d1 psr:0x1 ACTUAL: VSR1:0x1a12 VSR2:0xb1d1 psr:0x1 
# UVM_INFO @ 25222.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1f1 pc:0xb1f0 imem_rd:0x1ACTUAL: npc:0xb1f1 pc:0xb1f0 imem_rd:0x1
# UVM_INFO @ 25224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb1a7 
# UVM_INFO @ 25224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1f2 pc:0xb1f1 imem_rd:0x1
# UVM_INFO @ 25241.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 25241.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 25241.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 25241.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 25241.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 010  
# IR SR1               : 001  
# IR IM                : 0  
# IR SR2               : 001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45552  
# **********************************************
# Time: 25241.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 010  
# IR SR1               : 001  
# IR IM                : 0  
# IR SR2               : 001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45552  
# **********************************************
# Time: 25241.000ns 
# 
# UVM_INFO @ 25241.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 25241.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2258 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2258 
# UVM_INFO @ 25242.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x69ee VSR2:0x69ee psr:0x1 ACTUAL: VSR1:0x69ee VSR2:0x69ee psr:0x1 
# UVM_INFO @ 25242.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x69e7 pcout:0x69e7 dr:0x2 sr1:0x1 sr2:0x1 IR_Exec:0x1479 NZP:0x0 M_Data:0x69ee enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x69e7 pcout:0x69e7 dr:0x2 sr1:0x1 sr2:0x1 IR_Exec:0x1479 NZP:0x0 M_Data:0x69ee enable_execute_status:0x0 
# UVM_INFO @ 25242.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1f2 pc:0xb1f1 imem_rd:0x1ACTUAL: npc:0xb1f2 pc:0xb1f1 imem_rd:0x1
# UVM_INFO @ 25244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x69e7 
# UVM_INFO @ 25244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1f3 pc:0xb1f2 imem_rd:0x1
# UVM_INFO @ 25261.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 25261.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 25261.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 25261.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 25261.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 010  
# IR SR1               : 001  
# IR IM                : 0  
# IR SR2               : 001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45553  
# **********************************************
# Time: 25261.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 010  
# IR SR1               : 001  
# IR IM                : 0  
# IR SR2               : 001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45553  
# **********************************************
# Time: 25261.000ns 
# 
# UVM_INFO @ 25261.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 25261.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xaa22 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xaa22 
# UVM_INFO @ 25262.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x69ee VSR2:0x69ee psr:0x1 ACTUAL: VSR1:0x69ee VSR2:0x69ee psr:0x1 
# UVM_INFO @ 25262.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x69e7 pcout:0x69e7 dr:0x2 sr1:0x1 sr2:0x1 IR_Exec:0x1479 NZP:0x0 M_Data:0x69ee enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x69e7 pcout:0x69e7 dr:0x2 sr1:0x1 sr2:0x1 IR_Exec:0x1479 NZP:0x0 M_Data:0x69ee enable_execute_status:0x0 
# UVM_INFO @ 25262.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1f3 pc:0xb1f2 imem_rd:0x1ACTUAL: npc:0xb1f3 pc:0xb1f2 imem_rd:0x1
# UVM_INFO @ 25264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x69e7 
# UVM_INFO @ 25264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1f4 pc:0xb1f3 imem_rd:0x1
# UVM_INFO @ 25281.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 25281.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 25281.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 25281.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 25281.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 111  
# IR BaseR             : 101  
# IR PCOFFSET6         : 101010  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45554  
# **********************************************
# Time: 25281.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 111  
# IR BaseR             : 101  
# IR PCOFFSET6         : 101010  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45554  
# **********************************************
# Time: 25281.000ns 
# 
# UVM_INFO @ 25281.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 25281.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd9b7 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd9b7 
# UVM_INFO @ 25282.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x40e4 VSR2:0xb1d1 psr:0x1 ACTUAL: VSR1:0x40e4 VSR2:0xb1d1 psr:0x1 
# UVM_INFO @ 25282.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x40ce pcout:0x40ce dr:0x7 sr1:0x5 sr2:0x0 IR_Exec:0x6f6a NZP:0x0 M_Data:0xb1d1 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x40ce pcout:0x40ce dr:0x7 sr1:0x5 sr2:0x0 IR_Exec:0x6f6a NZP:0x0 M_Data:0xb1d1 enable_execute_status:0x0 
# UVM_INFO @ 25282.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1f4 pc:0xb1f3 imem_rd:0x1ACTUAL: npc:0xb1f4 pc:0xb1f3 imem_rd:0x1
# UVM_INFO @ 25284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x40ce 
# UVM_INFO @ 25284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1f4 pc:0xb1f3 imem_rd:0x0
# UVM_INFO @ 25301.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 25301.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 25301.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 25301.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x40ce DMem_din:0x0000 DMem_rd:0x1 memout:0x5010 ACTUAL: DMem_addr:0x40ce DMem_din:0x0000 DMem_rd:0x1 memout:0x5010 
# UVM_INFO @ 25302.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x40e4 VSR2:0xb1d1 psr:0x1 ACTUAL: VSR1:0x40e4 VSR2:0xb1d1 psr:0x1 
# UVM_INFO @ 25302.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1f4 pc:0xb1f3 imem_rd:0x0ACTUAL: npc:0xb1f4 pc:0xb1f3 imem_rd:0x0
# UVM_INFO @ 25304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x40ce 
# UVM_INFO @ 25304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1f5 pc:0xb1f4 imem_rd:0x1
# UVM_INFO @ 25321.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 25321.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 25321.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 25321.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 111  
# IR BaseR             : 101  
# IR PCOFFSET6         : 101010  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45555  
# **********************************************
# Time: 25321.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 111  
# IR BaseR             : 101  
# IR PCOFFSET6         : 101010  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45555  
# **********************************************
# Time: 25321.000ns 
# 
# UVM_INFO @ 25321.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 25321.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0062 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0062 
# UVM_INFO @ 25322.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x40e4 VSR2:0xb1d1 psr:0x1 ACTUAL: VSR1:0x40e4 VSR2:0xb1d1 psr:0x1 
# UVM_INFO @ 25322.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x40ce pcout:0x40ce dr:0x7 sr1:0x5 sr2:0x0 IR_Exec:0x6f6a NZP:0x0 M_Data:0xb1d1 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x40ce pcout:0x40ce dr:0x7 sr1:0x5 sr2:0x0 IR_Exec:0x6f6a NZP:0x0 M_Data:0xb1d1 enable_execute_status:0x0 
# UVM_INFO @ 25322.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1f5 pc:0xb1f4 imem_rd:0x1ACTUAL: npc:0xb1f5 pc:0xb1f4 imem_rd:0x1
# UVM_INFO @ 25324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x40ce 
# UVM_INFO @ 25324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1f5 pc:0xb1f4 imem_rd:0x0
# UVM_INFO @ 25341.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 25341.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 25341.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 25341.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x40ce DMem_din:0x0000 DMem_rd:0x1 memout:0x4bb2 ACTUAL: DMem_addr:0x40ce DMem_din:0x0000 DMem_rd:0x1 memout:0x4bb2 
# UVM_INFO @ 25342.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb1d1 VSR2:0xb1d1 psr:0x1 ACTUAL: VSR1:0xb1d1 VSR2:0xb1d1 psr:0x1 
# UVM_INFO @ 25342.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1f5 pc:0xb1f4 imem_rd:0x0ACTUAL: npc:0xb1f5 pc:0xb1f4 imem_rd:0x0
# UVM_INFO @ 25344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x40ce 
# UVM_INFO @ 25344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1f6 pc:0xb1f5 imem_rd:0x1
# UVM_INFO @ 25361.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 25361.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 25361.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 25361.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 25361.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xaf6a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xaf6a 
# UVM_INFO @ 25362.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb1d1 VSR2:0xb1d1 psr:0x1 ACTUAL: VSR1:0xb1d1 VSR2:0xb1d1 psr:0x1 
# UVM_INFO @ 25362.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1f6 pc:0xb1f5 imem_rd:0x1ACTUAL: npc:0xb1f6 pc:0xb1f5 imem_rd:0x1
# UVM_INFO @ 25364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x40ce 
# UVM_INFO @ 25364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1f6 pc:0xb1f5 imem_rd:0x0
# UVM_INFO @ 25381.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 25381.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 25381.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 25381.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x40ce DMem_din:0x0000 DMem_rd:0x1 memout:0x52a6 ACTUAL: DMem_addr:0x40ce DMem_din:0x0000 DMem_rd:0x1 memout:0x52a6 
# UVM_INFO @ 25382.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xbdbd VSR2:0xb1d1 psr:0x1 ACTUAL: VSR1:0xbdbd VSR2:0xb1d1 psr:0x1 
# UVM_INFO @ 25382.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1f6 pc:0xb1f5 imem_rd:0x0ACTUAL: npc:0xb1f6 pc:0xb1f5 imem_rd:0x0
# UVM_INFO @ 25384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x40ce 
# UVM_INFO @ 25384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1f7 pc:0xb1f6 imem_rd:0x1
# UVM_INFO @ 25401.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 25401.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 25401.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 25401.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 25401.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 101  
# IR BaseR             : 100  
# IR PCOFFSET6         : 101100  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45557  
# **********************************************
# Time: 25401.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 101  
# IR BaseR             : 100  
# IR PCOFFSET6         : 101100  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45557  
# **********************************************
# Time: 25401.000ns 
# 
# UVM_INFO @ 25401.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 25401.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x449e ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x449e 
# UVM_INFO @ 25402.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xbdbd VSR2:0xb1d1 psr:0x1 ACTUAL: VSR1:0xbdbd VSR2:0xb1d1 psr:0x1 
# UVM_INFO @ 25402.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xbda9 pcout:0xbda9 dr:0x5 sr1:0x4 sr2:0x0 IR_Exec:0x6b2c NZP:0x0 M_Data:0xb1d1 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xbda9 pcout:0xbda9 dr:0x5 sr1:0x4 sr2:0x0 IR_Exec:0x6b2c NZP:0x0 M_Data:0xb1d1 enable_execute_status:0x0 
# UVM_INFO @ 25402.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1f7 pc:0xb1f6 imem_rd:0x1ACTUAL: npc:0xb1f7 pc:0xb1f6 imem_rd:0x1
# UVM_INFO @ 25404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xbda9 
# UVM_INFO @ 25404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1f7 pc:0xb1f6 imem_rd:0x0
# UVM_INFO @ 25421.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 25421.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 25421.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 25421.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xbda9 DMem_din:0x0000 DMem_rd:0x1 memout:0x91a0 ACTUAL: DMem_addr:0xbda9 DMem_din:0x0000 DMem_rd:0x1 memout:0x91a0 
# UVM_INFO @ 25422.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x968d VSR2:0x40e4 psr:0x1 ACTUAL: VSR1:0x968d VSR2:0x40e4 psr:0x1 
# UVM_INFO @ 25422.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1f7 pc:0xb1f6 imem_rd:0x0ACTUAL: npc:0xb1f7 pc:0xb1f6 imem_rd:0x0
# UVM_INFO @ 25424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xbda9 
# UVM_INFO @ 25424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1f8 pc:0xb1f7 imem_rd:0x1
# UVM_INFO @ 25441.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 25441.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 25441.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 25441.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 110  
# IR SR1               : 011  
# IR IM                : 0  
# IR SR2               : 101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45558  
# **********************************************
# Time: 25441.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 110  
# IR SR1               : 011  
# IR IM                : 0  
# IR SR2               : 101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45558  
# **********************************************
# Time: 25441.000ns 
# 
# UVM_INFO @ 25441.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 25441.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x09ab ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x09ab 
# UVM_INFO @ 25442.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x968d VSR2:0x40e4 psr:0x1 ACTUAL: VSR1:0x968d VSR2:0x40e4 psr:0x1 
# UVM_INFO @ 25442.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xa038 pcout:0xa038 dr:0x6 sr1:0x3 sr2:0x5 IR_Exec:0x1cc5 NZP:0x0 M_Data:0x40e4 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xa038 pcout:0xa038 dr:0x6 sr1:0x3 sr2:0x5 IR_Exec:0x1cc5 NZP:0x0 M_Data:0x40e4 enable_execute_status:0x0 
# UVM_INFO @ 25442.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1f8 pc:0xb1f7 imem_rd:0x1ACTUAL: npc:0xb1f8 pc:0xb1f7 imem_rd:0x1
# UVM_INFO @ 25444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xa038 
# UVM_INFO @ 25444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1f9 pc:0xb1f8 imem_rd:0x1
# UVM_INFO @ 25461.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 25461.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 25461.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 25461.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 25461.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9b19 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9b19 
# UVM_INFO @ 25462.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb1d1 VSR2:0xb1d1 psr:0x1 ACTUAL: VSR1:0xb1d1 VSR2:0xb1d1 psr:0x1 
# UVM_INFO @ 25462.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1f9 pc:0xb1f8 imem_rd:0x1ACTUAL: npc:0xb1f9 pc:0xb1f8 imem_rd:0x1
# UVM_INFO @ 25464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xa038 
# UVM_INFO @ 25464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1fa pc:0xb1f9 imem_rd:0x1
# UVM_INFO @ 25481.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 25481.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 25481.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 25481.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 25481.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 100  
# IR SR1               : 010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45560  
# **********************************************
# Time: 25481.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 100  
# IR SR1               : 010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45560  
# **********************************************
# Time: 25481.000ns 
# 
# UVM_INFO @ 25481.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 25481.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x60e0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x60e0 
# UVM_INFO @ 25482.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x9688 VSR2:0x2537 psr:0x1 ACTUAL: VSR1:0x9688 VSR2:0x2537 psr:0x1 
# UVM_INFO @ 25482.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x6977 pcout:0x6977 dr:0x4 sr1:0x2 sr2:0x7 IR_Exec:0x98bf NZP:0x0 M_Data:0x2537 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x6977 pcout:0x6977 dr:0x4 sr1:0x2 sr2:0x7 IR_Exec:0x98bf NZP:0x0 M_Data:0x2537 enable_execute_status:0x0 
# UVM_INFO @ 25482.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1fa pc:0xb1f9 imem_rd:0x1ACTUAL: npc:0xb1fa pc:0xb1f9 imem_rd:0x1
# UVM_INFO @ 25484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x6977 
# UVM_INFO @ 25484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1fb pc:0xb1fa imem_rd:0x1
# UVM_INFO @ 25501.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 25501.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 25501.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 25501.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 100  
# IR SR1               : 010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45561  
# **********************************************
# Time: 25501.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 100  
# IR SR1               : 010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45561  
# **********************************************
# Time: 25501.000ns 
# 
# UVM_INFO @ 25501.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 25501.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd4e1 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd4e1 
# UVM_INFO @ 25502.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x9688 VSR2:0x2537 psr:0x1 ACTUAL: VSR1:0x9688 VSR2:0x2537 psr:0x1 
# UVM_INFO @ 25502.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x6977 pcout:0x6977 dr:0x4 sr1:0x2 sr2:0x7 IR_Exec:0x98bf NZP:0x0 M_Data:0x2537 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x6977 pcout:0x6977 dr:0x4 sr1:0x2 sr2:0x7 IR_Exec:0x98bf NZP:0x0 M_Data:0x2537 enable_execute_status:0x0 
# UVM_INFO @ 25502.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1fb pc:0xb1fa imem_rd:0x1ACTUAL: npc:0xb1fb pc:0xb1fa imem_rd:0x1
# UVM_INFO @ 25504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x6977 
# UVM_INFO @ 25504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1fc pc:0xb1fb imem_rd:0x1
# UVM_INFO @ 25521.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 25521.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 25521.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 25521.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd419 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd419 
# UVM_INFO @ 25522.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb1d1 VSR2:0xb1d1 psr:0x1 ACTUAL: VSR1:0xb1d1 VSR2:0xb1d1 psr:0x1 
# UVM_INFO @ 25522.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1fc pc:0xb1fb imem_rd:0x1ACTUAL: npc:0xb1fc pc:0xb1fb imem_rd:0x1
# UVM_INFO @ 25524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x6977 
# UVM_INFO @ 25524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1fd pc:0xb1fc imem_rd:0x1
# UVM_INFO @ 25541.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 25541.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 25541.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 25541.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 25541.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xda90 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xda90 
# UVM_INFO @ 25542.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb1d1 VSR2:0xb1d1 psr:0x1 ACTUAL: VSR1:0xb1d1 VSR2:0xb1d1 psr:0x1 
# UVM_INFO @ 25542.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1fd pc:0xb1fc imem_rd:0x1ACTUAL: npc:0xb1fd pc:0xb1fc imem_rd:0x1
# UVM_INFO @ 25544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x6977 
# UVM_INFO @ 25544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1fe pc:0xb1fd imem_rd:0x1
# UVM_INFO @ 25561.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 25561.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 25561.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 25561.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 25561.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 101  
# IR PCOFFSET9         : 001001111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45564  
# **********************************************
# Time: 25561.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 101  
# IR PCOFFSET9         : 001001111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45564  
# **********************************************
# Time: 25561.000ns 
# 
# UVM_INFO @ 25561.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 25561.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x11db ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x11db 
# UVM_INFO @ 25562.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x69ee VSR2:0x40e4 psr:0x1 ACTUAL: VSR1:0x69ee VSR2:0x40e4 psr:0x1 
# UVM_INFO @ 25562.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb24a pcout:0xb24a dr:0x0 sr1:0x1 sr2:0x5 IR_Exec:0xba4f NZP:0x0 M_Data:0x40e4 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb24a pcout:0xb24a dr:0x0 sr1:0x1 sr2:0x5 IR_Exec:0xba4f NZP:0x0 M_Data:0x40e4 enable_execute_status:0x0 
# UVM_INFO @ 25562.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1fe pc:0xb1fd imem_rd:0x1ACTUAL: npc:0xb1fe pc:0xb1fd imem_rd:0x1
# UVM_INFO @ 25564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb24a 
# UVM_INFO @ 25564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1fe pc:0xb1fd imem_rd:0x0
# UVM_INFO @ 25581.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 25581.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 25581.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 25581.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb24a DMem_din:0x0000 DMem_rd:0x1 memout:0x1f72 ACTUAL: DMem_addr:0xb24a DMem_din:0x0000 DMem_rd:0x1 memout:0x1f72 
# UVM_INFO @ 25582.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x69ee VSR2:0x40e4 psr:0x1 ACTUAL: VSR1:0x69ee VSR2:0x40e4 psr:0x1 
# UVM_INFO @ 25582.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1fe pc:0xb1fd imem_rd:0x0ACTUAL: npc:0xb1fe pc:0xb1fd imem_rd:0x0
# UVM_INFO @ 25584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb24a 
# UVM_INFO @ 25584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1fe pc:0xb1fd imem_rd:0x0
# UVM_INFO @ 25601.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 25601.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 25601.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 25601.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x45f9 DMem_din:0x40e4 DMem_rd:0x0 memout:0x45f9 ACTUAL: DMem_addr:0x45f9 DMem_din:0x40e4 DMem_rd:0x0 memout:0x45f9 
# UVM_INFO @ 25602.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x69ee VSR2:0x40e4 psr:0x1 ACTUAL: VSR1:0x69ee VSR2:0x40e4 psr:0x1 
# UVM_INFO @ 25602.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1fe pc:0xb1fd imem_rd:0x0ACTUAL: npc:0xb1fe pc:0xb1fd imem_rd:0x0
# UVM_INFO @ 25604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb24a 
# UVM_INFO @ 25604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1ff pc:0xb1fe imem_rd:0x1
# UVM_INFO @ 25621.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 25621.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 25621.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 25621.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 25621.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 101  
# IR PCOFFSET9         : 001001111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45565  
# **********************************************
# Time: 25621.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 101  
# IR PCOFFSET9         : 001001111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45565  
# **********************************************
# Time: 25621.000ns 
# 
# UVM_INFO @ 25621.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 25621.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x546e ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x546e 
# UVM_INFO @ 25622.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x69ee VSR2:0x40e4 psr:0x1 ACTUAL: VSR1:0x69ee VSR2:0x40e4 psr:0x1 
# UVM_INFO @ 25622.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb24b pcout:0xb24b dr:0x0 sr1:0x1 sr2:0x5 IR_Exec:0xba4f NZP:0x0 M_Data:0x40e4 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb24b pcout:0xb24b dr:0x0 sr1:0x1 sr2:0x5 IR_Exec:0xba4f NZP:0x0 M_Data:0x40e4 enable_execute_status:0x0 
# UVM_INFO @ 25622.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1ff pc:0xb1fe imem_rd:0x1ACTUAL: npc:0xb1ff pc:0xb1fe imem_rd:0x1
# UVM_INFO @ 25624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb24b 
# UVM_INFO @ 25624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1ff pc:0xb1fe imem_rd:0x0
# UVM_INFO @ 25641.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 25641.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 25641.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 25641.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb24b DMem_din:0x0000 DMem_rd:0x1 memout:0x97b4 ACTUAL: DMem_addr:0xb24b DMem_din:0x0000 DMem_rd:0x1 memout:0x97b4 
# UVM_INFO @ 25642.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x968d VSR2:0x1a12 psr:0x1 ACTUAL: VSR1:0x968d VSR2:0x1a12 psr:0x1 
# UVM_INFO @ 25642.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1ff pc:0xb1fe imem_rd:0x0ACTUAL: npc:0xb1ff pc:0xb1fe imem_rd:0x0
# UVM_INFO @ 25644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb24b 
# UVM_INFO @ 25644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb1ff pc:0xb1fe imem_rd:0x0
# UVM_INFO @ 25661.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 25661.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 25661.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 25661.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xe979 DMem_din:0x40e4 DMem_rd:0x0 memout:0xe979 ACTUAL: DMem_addr:0xe979 DMem_din:0x40e4 DMem_rd:0x0 memout:0xe979 
# UVM_INFO @ 25662.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x968d VSR2:0x1a12 psr:0x1 ACTUAL: VSR1:0x968d VSR2:0x1a12 psr:0x1 
# UVM_INFO @ 25662.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb1ff pc:0xb1fe imem_rd:0x0ACTUAL: npc:0xb1ff pc:0xb1fe imem_rd:0x0
# UVM_INFO @ 25664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb24b 
# UVM_INFO @ 25664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb200 pc:0xb1ff imem_rd:0x1
# UVM_INFO @ 25681.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 25681.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 25681.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 25681.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 25681.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 110  
# IR BaseR             : 011  
# IR PCOFFSET6         : 110100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45566  
# **********************************************
# Time: 25681.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 110  
# IR BaseR             : 011  
# IR PCOFFSET6         : 110100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45566  
# **********************************************
# Time: 25681.000ns 
# 
# UVM_INFO @ 25681.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 25681.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xda04 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xda04 
# UVM_INFO @ 25682.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x968d VSR2:0x1a12 psr:0x1 ACTUAL: VSR1:0x968d VSR2:0x1a12 psr:0x1 
# UVM_INFO @ 25682.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x9681 pcout:0x9681 dr:0x0 sr1:0x3 sr2:0x6 IR_Exec:0x7cf4 NZP:0x0 M_Data:0x1a12 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x9681 pcout:0x9681 dr:0x0 sr1:0x3 sr2:0x6 IR_Exec:0x7cf4 NZP:0x0 M_Data:0x1a12 enable_execute_status:0x0 
# UVM_INFO @ 25682.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb200 pc:0xb1ff imem_rd:0x1ACTUAL: npc:0xb200 pc:0xb1ff imem_rd:0x1
# UVM_INFO @ 25684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x9681 
# UVM_INFO @ 25684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb200 pc:0xb1ff imem_rd:0x0
# UVM_INFO @ 25701.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 25701.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 25701.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 25701.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x9681 DMem_din:0x1a12 DMem_rd:0x0 memout:0x83a3 ACTUAL: DMem_addr:0x9681 DMem_din:0x1a12 DMem_rd:0x0 memout:0x83a3 
# UVM_INFO @ 25702.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x69ee VSR2:0x2537 psr:0x1 ACTUAL: VSR1:0x69ee VSR2:0x2537 psr:0x1 
# UVM_INFO @ 25702.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb200 pc:0xb1ff imem_rd:0x0ACTUAL: npc:0xb200 pc:0xb1ff imem_rd:0x0
# UVM_INFO @ 25704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x9681 
# UVM_INFO @ 25704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb201 pc:0xb200 imem_rd:0x1
# UVM_INFO @ 25721.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 25721.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 25721.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 25721.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 25721.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 010  
# IR SR1               : 001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45567  
# **********************************************
# Time: 25721.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 010  
# IR SR1               : 001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45567  
# **********************************************
# Time: 25721.000ns 
# 
# UVM_INFO @ 25721.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 25721.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8452 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8452 
# UVM_INFO @ 25722.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x69ee VSR2:0x2537 psr:0x1 ACTUAL: VSR1:0x69ee VSR2:0x2537 psr:0x1 
# UVM_INFO @ 25722.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x9611 pcout:0x9611 dr:0x2 sr1:0x1 sr2:0x7 IR_Exec:0x947f NZP:0x0 M_Data:0x2537 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x9611 pcout:0x9611 dr:0x2 sr1:0x1 sr2:0x7 IR_Exec:0x947f NZP:0x0 M_Data:0x2537 enable_execute_status:0x0 
# UVM_INFO @ 25722.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb201 pc:0xb200 imem_rd:0x1ACTUAL: npc:0xb201 pc:0xb200 imem_rd:0x1
# UVM_INFO @ 25724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x9611 
# UVM_INFO @ 25724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb202 pc:0xb201 imem_rd:0x1
# UVM_INFO @ 25741.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 25741.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 25741.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 25741.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 25741.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 111  
# IR PCOFFSET9         : 011000010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45568  
# **********************************************
# Time: 25741.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 111  
# IR PCOFFSET9         : 011000010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45568  
# **********************************************
# Time: 25741.000ns 
# 
# UVM_INFO @ 25741.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 25741.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x409c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x409c 
# UVM_INFO @ 25742.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x968d VSR2:0x2537 psr:0x1 ACTUAL: VSR1:0x968d VSR2:0x2537 psr:0x1 
# UVM_INFO @ 25742.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb2c1 pcout:0xb2c1 dr:0x0 sr1:0x3 sr2:0x7 IR_Exec:0x3ec2 NZP:0x0 M_Data:0x2537 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb2c1 pcout:0xb2c1 dr:0x0 sr1:0x3 sr2:0x7 IR_Exec:0x3ec2 NZP:0x0 M_Data:0x2537 enable_execute_status:0x0 
# UVM_INFO @ 25742.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb202 pc:0xb201 imem_rd:0x1ACTUAL: npc:0xb202 pc:0xb201 imem_rd:0x1
# UVM_INFO @ 25744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb2c1 
# UVM_INFO @ 25744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb202 pc:0xb201 imem_rd:0x0
# UVM_INFO @ 25761.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 25761.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 25761.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 25761.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb2c1 DMem_din:0x2537 DMem_rd:0x0 memout:0x77ba ACTUAL: DMem_addr:0xb2c1 DMem_din:0x2537 DMem_rd:0x0 memout:0x77ba 
# UVM_INFO @ 25762.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x2537 VSR2:0x9688 psr:0x1 ACTUAL: VSR1:0x2537 VSR2:0x9688 psr:0x1 
# UVM_INFO @ 25762.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb202 pc:0xb201 imem_rd:0x0ACTUAL: npc:0xb202 pc:0xb201 imem_rd:0x0
# UVM_INFO @ 25764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb2c1 
# UVM_INFO @ 25764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb203 pc:0xb202 imem_rd:0x1
# UVM_INFO @ 25781.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 25781.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 25781.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 25781.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 25781.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 010  
# IR BaseR             : 111  
# IR PCOFFSET6         : 000000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45569  
# **********************************************
# Time: 25781.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 010  
# IR BaseR             : 111  
# IR PCOFFSET6         : 000000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45569  
# **********************************************
# Time: 25781.000ns 
# 
# UVM_INFO @ 25781.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 25781.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa8e0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa8e0 
# UVM_INFO @ 25782.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x2537 VSR2:0x9688 psr:0x1 ACTUAL: VSR1:0x2537 VSR2:0x9688 psr:0x1 
# UVM_INFO @ 25782.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2537 pcout:0x2537 dr:0x0 sr1:0x7 sr2:0x2 IR_Exec:0x75c0 NZP:0x0 M_Data:0x9688 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2537 pcout:0x2537 dr:0x0 sr1:0x7 sr2:0x2 IR_Exec:0x75c0 NZP:0x0 M_Data:0x9688 enable_execute_status:0x0 
# UVM_INFO @ 25782.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb203 pc:0xb202 imem_rd:0x1ACTUAL: npc:0xb203 pc:0xb202 imem_rd:0x1
# UVM_INFO @ 25784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2537 
# UVM_INFO @ 25784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb203 pc:0xb202 imem_rd:0x0
# UVM_INFO @ 25801.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 25801.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 25801.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 25801.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x2537 DMem_din:0x9688 DMem_rd:0x0 memout:0x1bfb ACTUAL: DMem_addr:0x2537 DMem_din:0x9688 DMem_rd:0x0 memout:0x1bfb 
# UVM_INFO @ 25802.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x1a12 VSR2:0x40e4 psr:0x1 ACTUAL: VSR1:0x1a12 VSR2:0x40e4 psr:0x1 
# UVM_INFO @ 25802.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb203 pc:0xb202 imem_rd:0x0ACTUAL: npc:0xb203 pc:0xb202 imem_rd:0x0
# UVM_INFO @ 25804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2537 
# UVM_INFO @ 25804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb204 pc:0xb203 imem_rd:0x1
# UVM_INFO @ 25821.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 25821.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 25821.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 25821.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 25821.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 101  
# IR PCOFFSET9         : 110011110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45570  
# **********************************************
# Time: 25821.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 101  
# IR PCOFFSET9         : 110011110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45570  
# **********************************************
# Time: 25821.000ns 
# 
# UVM_INFO @ 25821.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 25821.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x77f3 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x77f3 
# UVM_INFO @ 25822.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x1a12 VSR2:0x40e4 psr:0x1 ACTUAL: VSR1:0x1a12 VSR2:0x40e4 psr:0x1 
# UVM_INFO @ 25822.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb19f pcout:0xb19f dr:0x0 sr1:0x6 sr2:0x5 IR_Exec:0x3b9e NZP:0x0 M_Data:0x40e4 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb19f pcout:0xb19f dr:0x0 sr1:0x6 sr2:0x5 IR_Exec:0x3b9e NZP:0x0 M_Data:0x40e4 enable_execute_status:0x0 
# UVM_INFO @ 25822.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb204 pc:0xb203 imem_rd:0x1ACTUAL: npc:0xb204 pc:0xb203 imem_rd:0x1
# UVM_INFO @ 25824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb19f 
# UVM_INFO @ 25824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb204 pc:0xb203 imem_rd:0x0
# UVM_INFO @ 25841.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 25841.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 25841.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 25841.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb19f DMem_din:0x40e4 DMem_rd:0x0 memout:0xfb1b ACTUAL: DMem_addr:0xb19f DMem_din:0x40e4 DMem_rd:0x0 memout:0xfb1b 
# UVM_INFO @ 25842.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x1a12 VSR2:0xb1d1 psr:0x1 ACTUAL: VSR1:0x1a12 VSR2:0xb1d1 psr:0x1 
# UVM_INFO @ 25842.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb204 pc:0xb203 imem_rd:0x0ACTUAL: npc:0xb204 pc:0xb203 imem_rd:0x0
# UVM_INFO @ 25844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb19f 
# UVM_INFO @ 25844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb205 pc:0xb204 imem_rd:0x1
# UVM_INFO @ 25861.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 25861.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 25861.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 25861.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 25861.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 000  
# IR BaseR             : 110  
# IR PCOFFSET6         : 011010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45571  
# **********************************************
# Time: 25861.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 000  
# IR BaseR             : 110  
# IR PCOFFSET6         : 011010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45571  
# **********************************************
# Time: 25861.000ns 
# 
# UVM_INFO @ 25861.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 25861.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9819 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9819 
# UVM_INFO @ 25862.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x1a12 VSR2:0xb1d1 psr:0x1 ACTUAL: VSR1:0x1a12 VSR2:0xb1d1 psr:0x1 
# UVM_INFO @ 25862.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x1a2c pcout:0x1a2c dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x719a NZP:0x0 M_Data:0xb1d1 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x1a2c pcout:0x1a2c dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x719a NZP:0x0 M_Data:0xb1d1 enable_execute_status:0x0 
# UVM_INFO @ 25862.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb205 pc:0xb204 imem_rd:0x1ACTUAL: npc:0xb205 pc:0xb204 imem_rd:0x1
# UVM_INFO @ 25864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x1a2c 
# UVM_INFO @ 25864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb205 pc:0xb204 imem_rd:0x0
# UVM_INFO @ 25881.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 25881.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 25881.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 25881.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x1a2c DMem_din:0xb1d1 DMem_rd:0x0 memout:0x67e5 ACTUAL: DMem_addr:0x1a2c DMem_din:0xb1d1 DMem_rd:0x0 memout:0x67e5 
# UVM_INFO @ 25882.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x40e4 VSR2:0x1a12 psr:0x1 ACTUAL: VSR1:0x40e4 VSR2:0x1a12 psr:0x1 
# UVM_INFO @ 25882.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb205 pc:0xb204 imem_rd:0x0ACTUAL: npc:0xb205 pc:0xb204 imem_rd:0x0
# UVM_INFO @ 25884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x1a2c 
# UVM_INFO @ 25884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb206 pc:0xb205 imem_rd:0x1
# UVM_INFO @ 25901.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 25901.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 25901.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 25901.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 25901.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 110  
# IR BaseR             : 101  
# IR PCOFFSET6         : 100111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45572  
# **********************************************
# Time: 25901.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 110  
# IR BaseR             : 101  
# IR PCOFFSET6         : 100111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45572  
# **********************************************
# Time: 25901.000ns 
# 
# UVM_INFO @ 25901.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 25901.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0226 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0226 
# UVM_INFO @ 25902.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x40e4 VSR2:0x1a12 psr:0x1 ACTUAL: VSR1:0x40e4 VSR2:0x1a12 psr:0x1 
# UVM_INFO @ 25902.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x40cb pcout:0x40cb dr:0x0 sr1:0x5 sr2:0x6 IR_Exec:0x7d67 NZP:0x0 M_Data:0x1a12 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x40cb pcout:0x40cb dr:0x0 sr1:0x5 sr2:0x6 IR_Exec:0x7d67 NZP:0x0 M_Data:0x1a12 enable_execute_status:0x0 
# UVM_INFO @ 25902.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb206 pc:0xb205 imem_rd:0x1ACTUAL: npc:0xb206 pc:0xb205 imem_rd:0x1
# UVM_INFO @ 25904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x40cb 
# UVM_INFO @ 25904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb206 pc:0xb205 imem_rd:0x0
# UVM_INFO @ 25921.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 25921.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 25921.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 25921.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x40cb DMem_din:0x1a12 DMem_rd:0x0 memout:0x1076 ACTUAL: DMem_addr:0x40cb DMem_din:0x1a12 DMem_rd:0x0 memout:0x1076 
# UVM_INFO @ 25922.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x40e4 VSR2:0x9688 psr:0x1 ACTUAL: VSR1:0x40e4 VSR2:0x9688 psr:0x1 
# UVM_INFO @ 25922.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb206 pc:0xb205 imem_rd:0x0ACTUAL: npc:0xb206 pc:0xb205 imem_rd:0x0
# UVM_INFO @ 25924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x40cb 
# UVM_INFO @ 25924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb207 pc:0xb206 imem_rd:0x1
# UVM_INFO @ 25941.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 25941.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 25941.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 25941.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 25941.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 100  
# IR SR1               : 101  
# IR IM                : 0  
# IR SR2               : 010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45573  
# **********************************************
# Time: 25941.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 100  
# IR SR1               : 101  
# IR IM                : 0  
# IR SR2               : 010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45573  
# **********************************************
# Time: 25941.000ns 
# 
# UVM_INFO @ 25941.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 25941.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xaa48 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xaa48 
# UVM_INFO @ 25942.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x40e4 VSR2:0x9688 psr:0x1 ACTUAL: VSR1:0x40e4 VSR2:0x9688 psr:0x1 
# UVM_INFO @ 25942.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xd76c pcout:0xd76c dr:0x4 sr1:0x5 sr2:0x2 IR_Exec:0x1942 NZP:0x0 M_Data:0x9688 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xd76c pcout:0xd76c dr:0x4 sr1:0x5 sr2:0x2 IR_Exec:0x1942 NZP:0x0 M_Data:0x9688 enable_execute_status:0x0 
# UVM_INFO @ 25942.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb207 pc:0xb206 imem_rd:0x1ACTUAL: npc:0xb207 pc:0xb206 imem_rd:0x1
# UVM_INFO @ 25944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xd76c 
# UVM_INFO @ 25944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb208 pc:0xb207 imem_rd:0x1
# UVM_INFO @ 25961.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 25961.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 25961.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 25961.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 25961.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 011  
# IR SR1               : 001  
# IR IM                : 0  
# IR SR2               : 101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45574  
# **********************************************
# Time: 25961.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 011  
# IR SR1               : 001  
# IR IM                : 0  
# IR SR2               : 101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45574  
# **********************************************
# Time: 25961.000ns 
# 
# UVM_INFO @ 25961.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 25961.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xfb5d ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xfb5d 
# UVM_INFO @ 25962.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x69ee VSR2:0x40e4 psr:0x1 ACTUAL: VSR1:0x69ee VSR2:0x40e4 psr:0x1 
# UVM_INFO @ 25962.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x40e4 pcout:0x40e4 dr:0x3 sr1:0x1 sr2:0x5 IR_Exec:0x5645 NZP:0x0 M_Data:0x40e4 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x40e4 pcout:0x40e4 dr:0x3 sr1:0x1 sr2:0x5 IR_Exec:0x5645 NZP:0x0 M_Data:0x40e4 enable_execute_status:0x0 
# UVM_INFO @ 25962.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb208 pc:0xb207 imem_rd:0x1ACTUAL: npc:0xb208 pc:0xb207 imem_rd:0x1
# UVM_INFO @ 25964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x40e4 
# UVM_INFO @ 25964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb209 pc:0xb208 imem_rd:0x1
# UVM_INFO @ 25981.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 25981.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 25981.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 25981.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 25981.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 011  
# IR SR1               : 001  
# IR IM                : 0  
# IR SR2               : 101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45575  
# **********************************************
# Time: 25981.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 011  
# IR SR1               : 001  
# IR IM                : 0  
# IR SR2               : 101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45575  
# **********************************************
# Time: 25981.000ns 
# 
# UVM_INFO @ 25981.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 25981.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x65a4 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x65a4 
# UVM_INFO @ 25982.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x69ee VSR2:0x40e4 psr:0x1 ACTUAL: VSR1:0x69ee VSR2:0x40e4 psr:0x1 
# UVM_INFO @ 25982.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x40e4 pcout:0x40e4 dr:0x3 sr1:0x1 sr2:0x5 IR_Exec:0x5645 NZP:0x0 M_Data:0x40e4 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x40e4 pcout:0x40e4 dr:0x3 sr1:0x1 sr2:0x5 IR_Exec:0x5645 NZP:0x0 M_Data:0x40e4 enable_execute_status:0x0 
# UVM_INFO @ 25982.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb209 pc:0xb208 imem_rd:0x1ACTUAL: npc:0xb209 pc:0xb208 imem_rd:0x1
# UVM_INFO @ 25984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x40e4 
# UVM_INFO @ 25984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb20a pc:0xb209 imem_rd:0x1
# UVM_INFO @ 26001.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 26001.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 26001.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 26001.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 26001.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 001  
# IR SR1               : 110  
# IR IM                : 0  
# IR SR2               : 100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45576  
# **********************************************
# Time: 26001.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 001  
# IR SR1               : 110  
# IR IM                : 0  
# IR SR2               : 100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45576  
# **********************************************
# Time: 26001.000ns 
# 
# UVM_INFO @ 26001.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 26001.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3b9b ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3b9b 
# UVM_INFO @ 26002.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x1a12 VSR2:0xbdbd psr:0x1 ACTUAL: VSR1:0x1a12 VSR2:0xbdbd psr:0x1 
# UVM_INFO @ 26002.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x1810 pcout:0x1810 dr:0x1 sr1:0x6 sr2:0x4 IR_Exec:0x5384 NZP:0x0 M_Data:0xbdbd enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x1810 pcout:0x1810 dr:0x1 sr1:0x6 sr2:0x4 IR_Exec:0x5384 NZP:0x0 M_Data:0xbdbd enable_execute_status:0x0 
# UVM_INFO @ 26002.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb20a pc:0xb209 imem_rd:0x1ACTUAL: npc:0xb20a pc:0xb209 imem_rd:0x1
# UVM_INFO @ 26004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x1810 
# UVM_INFO @ 26004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb20b pc:0xb20a imem_rd:0x1
# UVM_INFO @ 26021.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 26021.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 26021.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 26021.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 26021.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 001  
# IR SR1               : 110  
# IR IM                : 0  
# IR SR2               : 100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45577  
# **********************************************
# Time: 26021.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 001  
# IR SR1               : 110  
# IR IM                : 0  
# IR SR2               : 100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45577  
# **********************************************
# Time: 26021.000ns 
# 
# UVM_INFO @ 26021.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 26021.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8e1c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8e1c 
# UVM_INFO @ 26022.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x1a12 VSR2:0xbdbd psr:0x1 ACTUAL: VSR1:0x1a12 VSR2:0xbdbd psr:0x1 
# UVM_INFO @ 26022.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x1810 pcout:0x1810 dr:0x1 sr1:0x6 sr2:0x4 IR_Exec:0x5384 NZP:0x0 M_Data:0xbdbd enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x1810 pcout:0x1810 dr:0x1 sr1:0x6 sr2:0x4 IR_Exec:0x5384 NZP:0x0 M_Data:0xbdbd enable_execute_status:0x0 
# UVM_INFO @ 26022.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb20b pc:0xb20a imem_rd:0x1ACTUAL: npc:0xb20b pc:0xb20a imem_rd:0x1
# UVM_INFO @ 26024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x1810 
# UVM_INFO @ 26024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb20c pc:0xb20b imem_rd:0x1
# UVM_INFO @ 26041.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 26041.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 26041.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 26041.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 26041.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 111  
# IR SR1               : 010  
# IR IM                : 0  
# IR SR2               : 111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45578  
# **********************************************
# Time: 26041.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 111  
# IR SR1               : 010  
# IR IM                : 0  
# IR SR2               : 111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45578  
# **********************************************
# Time: 26041.000ns 
# 
# UVM_INFO @ 26041.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 26041.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf205 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf205 
# UVM_INFO @ 26042.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x9688 VSR2:0x2537 psr:0x1 ACTUAL: VSR1:0x9688 VSR2:0x2537 psr:0x1 
# UVM_INFO @ 26042.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xbbbf pcout:0xbbbf dr:0x7 sr1:0x2 sr2:0x7 IR_Exec:0x1e87 NZP:0x0 M_Data:0x2537 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xbbbf pcout:0xbbbf dr:0x7 sr1:0x2 sr2:0x7 IR_Exec:0x1e87 NZP:0x0 M_Data:0x2537 enable_execute_status:0x0 
# UVM_INFO @ 26042.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb20c pc:0xb20b imem_rd:0x1ACTUAL: npc:0xb20c pc:0xb20b imem_rd:0x1
# UVM_INFO @ 26044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xbbbf 
# UVM_INFO @ 26044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb20d pc:0xb20c imem_rd:0x1
# UVM_INFO @ 26061.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 26061.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 26061.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 26061.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 26061.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 111  
# IR SR1               : 010  
# IR IM                : 0  
# IR SR2               : 111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45579  
# **********************************************
# Time: 26061.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 111  
# IR SR1               : 010  
# IR IM                : 0  
# IR SR2               : 111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45579  
# **********************************************
# Time: 26061.000ns 
# 
# UVM_INFO @ 26061.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 26061.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6afc ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6afc 
# UVM_INFO @ 26062.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x9688 VSR2:0x2537 psr:0x1 ACTUAL: VSR1:0x9688 VSR2:0x2537 psr:0x1 
# UVM_INFO @ 26062.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x5247 pcout:0x5247 dr:0x7 sr1:0x2 sr2:0x7 IR_Exec:0x1e87 NZP:0x0 M_Data:0xbbbf enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x5247 pcout:0x5247 dr:0x7 sr1:0x2 sr2:0x7 IR_Exec:0x1e87 NZP:0x0 M_Data:0xbbbf enable_execute_status:0x0 
# UVM_INFO @ 26062.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb20d pc:0xb20c imem_rd:0x1ACTUAL: npc:0xb20d pc:0xb20c imem_rd:0x1
# UVM_INFO @ 26064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x5247 
# UVM_INFO @ 26064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb20e pc:0xb20d imem_rd:0x1
# UVM_INFO @ 26081.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 26081.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 26081.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 26081.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 26081.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 000  
# IR PCOFFSET9         : 101000011  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45580  
# **********************************************
# Time: 26081.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 000  
# IR PCOFFSET9         : 101000011  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45580  
# **********************************************
# Time: 26081.000ns 
# 
# UVM_INFO @ 26081.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 26081.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5b3b ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5b3b 
# UVM_INFO @ 26082.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x40e4 VSR2:0xb1d1 psr:0x1 ACTUAL: VSR1:0x40e4 VSR2:0xb1d1 psr:0x1 
# UVM_INFO @ 26082.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb14e pcout:0xb14e dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x2143 NZP:0x0 M_Data:0xb1d1 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb14e pcout:0xb14e dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x2143 NZP:0x0 M_Data:0xb1d1 enable_execute_status:0x0 
# UVM_INFO @ 26082.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb20e pc:0xb20d imem_rd:0x1ACTUAL: npc:0xb20e pc:0xb20d imem_rd:0x1
# UVM_INFO @ 26084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb14e 
# UVM_INFO @ 26084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb20e pc:0xb20d imem_rd:0x0
# UVM_INFO @ 26101.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 26101.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 26101.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 26101.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb14e DMem_din:0x0000 DMem_rd:0x1 memout:0xe01c ACTUAL: DMem_addr:0xb14e DMem_din:0x0000 DMem_rd:0x1 memout:0xe01c 
# UVM_INFO @ 26102.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x40e4 VSR2:0xb1d1 psr:0x1 ACTUAL: VSR1:0x40e4 VSR2:0xb1d1 psr:0x1 
# UVM_INFO @ 26102.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb20e pc:0xb20d imem_rd:0x0ACTUAL: npc:0xb20e pc:0xb20d imem_rd:0x0
# UVM_INFO @ 26104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb14e 
# UVM_INFO @ 26104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb20f pc:0xb20e imem_rd:0x1
# UVM_INFO @ 26121.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 26121.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 26121.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 26121.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 000  
# IR PCOFFSET9         : 101000011  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45581  
# **********************************************
# Time: 26121.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 000  
# IR PCOFFSET9         : 101000011  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45581  
# **********************************************
# Time: 26121.000ns 
# 
# UVM_INFO @ 26121.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 26121.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0fd3 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0fd3 
# UVM_INFO @ 26122.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x40e4 VSR2:0xb1d1 psr:0x1 ACTUAL: VSR1:0x40e4 VSR2:0xb1d1 psr:0x1 
# UVM_INFO @ 26122.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb14f pcout:0xb14f dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x2143 NZP:0x0 M_Data:0xb1d1 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb14f pcout:0xb14f dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x2143 NZP:0x0 M_Data:0xb1d1 enable_execute_status:0x0 
# UVM_INFO @ 26122.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb20f pc:0xb20e imem_rd:0x1ACTUAL: npc:0xb20f pc:0xb20e imem_rd:0x1
# UVM_INFO @ 26124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb14f 
# UVM_INFO @ 26124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb20f pc:0xb20e imem_rd:0x0
# UVM_INFO @ 26141.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 26141.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 26141.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 26141.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb14f DMem_din:0x0000 DMem_rd:0x1 memout:0x132c ACTUAL: DMem_addr:0xb14f DMem_din:0x0000 DMem_rd:0x1 memout:0x132c 
# UVM_INFO @ 26142.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb1d1 VSR2:0xb1d1 psr:0x1 ACTUAL: VSR1:0xb1d1 VSR2:0xb1d1 psr:0x1 
# UVM_INFO @ 26142.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb20f pc:0xb20e imem_rd:0x0ACTUAL: npc:0xb20f pc:0xb20e imem_rd:0x0
# UVM_INFO @ 26144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb14f 
# UVM_INFO @ 26144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb210 pc:0xb20f imem_rd:0x1
# UVM_INFO @ 26161.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 26161.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 26161.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 26161.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 26161.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2622 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2622 
# UVM_INFO @ 26162.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb1d1 VSR2:0xb1d1 psr:0x1 ACTUAL: VSR1:0xb1d1 VSR2:0xb1d1 psr:0x1 
# UVM_INFO @ 26162.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb210 pc:0xb20f imem_rd:0x1ACTUAL: npc:0xb210 pc:0xb20f imem_rd:0x1
# UVM_INFO @ 26164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb14f 
# UVM_INFO @ 26164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb210 pc:0xb20f imem_rd:0x0
# UVM_INFO @ 26181.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 26181.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 26181.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 26181.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb14f DMem_din:0x0000 DMem_rd:0x1 memout:0xfe08 ACTUAL: DMem_addr:0xb14f DMem_din:0x0000 DMem_rd:0x1 memout:0xfe08 
# UVM_INFO @ 26182.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x1a12 VSR2:0xb1d1 psr:0x1 ACTUAL: VSR1:0x1a12 VSR2:0xb1d1 psr:0x1 
# UVM_INFO @ 26182.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb210 pc:0xb20f imem_rd:0x0ACTUAL: npc:0xb210 pc:0xb20f imem_rd:0x0
# UVM_INFO @ 26184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb14f 
# UVM_INFO @ 26184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb211 pc:0xb210 imem_rd:0x1
# UVM_INFO @ 26201.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 26201.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 26201.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 26201.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 010  
# IR PCOFFSET9         : 110101100  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45583  
# **********************************************
# Time: 26201.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 010  
# IR PCOFFSET9         : 110101100  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45583  
# **********************************************
# Time: 26201.000ns 
# 
# UVM_INFO @ 26201.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 26201.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7dc7 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7dc7 
# UVM_INFO @ 26202.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x1a12 VSR2:0xb1d1 psr:0x1 ACTUAL: VSR1:0x1a12 VSR2:0xb1d1 psr:0x1 
# UVM_INFO @ 26202.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb1ba pcout:0xb1ba dr:0x2 sr1:0x6 sr2:0x0 IR_Exec:0xa5ac NZP:0x0 M_Data:0xb1d1 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb1ba pcout:0xb1ba dr:0x2 sr1:0x6 sr2:0x0 IR_Exec:0xa5ac NZP:0x0 M_Data:0xb1d1 enable_execute_status:0x0 
# UVM_INFO @ 26202.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb211 pc:0xb210 imem_rd:0x1ACTUAL: npc:0xb211 pc:0xb210 imem_rd:0x1
# UVM_INFO @ 26204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb1ba 
# UVM_INFO @ 26204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb211 pc:0xb210 imem_rd:0x0
# UVM_INFO @ 26221.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 26221.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 26221.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 26221.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb1ba DMem_din:0x0000 DMem_rd:0x1 memout:0x9101 ACTUAL: DMem_addr:0xb1ba DMem_din:0x0000 DMem_rd:0x1 memout:0x9101 
# UVM_INFO @ 26222.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb1d1 VSR2:0xb1d1 psr:0x1 ACTUAL: VSR1:0xb1d1 VSR2:0xb1d1 psr:0x1 
# UVM_INFO @ 26222.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb211 pc:0xb210 imem_rd:0x0ACTUAL: npc:0xb211 pc:0xb210 imem_rd:0x0
# UVM_INFO @ 26224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb1ba 
# UVM_INFO @ 26224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb211 pc:0xb210 imem_rd:0x0
# UVM_INFO @ 26241.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 26241.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 26241.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 26241.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x6605 DMem_din:0x0000 DMem_rd:0x1 memout:0x6605 ACTUAL: DMem_addr:0x6605 DMem_din:0x0000 DMem_rd:0x1 memout:0x6605 
# UVM_INFO @ 26242.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb1d1 VSR2:0xb1d1 psr:0x1 ACTUAL: VSR1:0xb1d1 VSR2:0xb1d1 psr:0x1 
# UVM_INFO @ 26242.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb211 pc:0xb210 imem_rd:0x0ACTUAL: npc:0xb211 pc:0xb210 imem_rd:0x0
# UVM_INFO @ 26244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb1ba 
# UVM_INFO @ 26244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb212 pc:0xb211 imem_rd:0x1
# UVM_INFO @ 26261.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 26261.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 26261.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 26261.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 26261.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x14f3 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x14f3 
# UVM_INFO @ 26262.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb1d1 VSR2:0xb1d1 psr:0x1 ACTUAL: VSR1:0xb1d1 VSR2:0xb1d1 psr:0x1 
# UVM_INFO @ 26262.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb212 pc:0xb211 imem_rd:0x1ACTUAL: npc:0xb212 pc:0xb211 imem_rd:0x1
# UVM_INFO @ 26264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb1ba 
# UVM_INFO @ 26264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb212 pc:0xb211 imem_rd:0x0
# UVM_INFO @ 26281.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 26281.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 26281.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 26281.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb1ba DMem_din:0x0000 DMem_rd:0x1 memout:0xfbe9 ACTUAL: DMem_addr:0xb1ba DMem_din:0x0000 DMem_rd:0x1 memout:0xfbe9 
# UVM_INFO @ 26282.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x40e4 VSR2:0xb1d1 psr:0x1 ACTUAL: VSR1:0x40e4 VSR2:0xb1d1 psr:0x1 
# UVM_INFO @ 26282.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb212 pc:0xb211 imem_rd:0x0ACTUAL: npc:0xb212 pc:0xb211 imem_rd:0x0
# UVM_INFO @ 26284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb1ba 
# UVM_INFO @ 26284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb212 pc:0xb211 imem_rd:0x0
# UVM_INFO @ 26301.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 26301.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 26301.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 26301.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x4b96 DMem_din:0x0000 DMem_rd:0x1 memout:0x4b96 ACTUAL: DMem_addr:0x4b96 DMem_din:0x0000 DMem_rd:0x1 memout:0x4b96 
# UVM_INFO @ 26302.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x40e4 VSR2:0xb1d1 psr:0x1 ACTUAL: VSR1:0x40e4 VSR2:0xb1d1 psr:0x1 
# UVM_INFO @ 26302.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb212 pc:0xb211 imem_rd:0x0ACTUAL: npc:0xb212 pc:0xb211 imem_rd:0x0
# UVM_INFO @ 26304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb1ba 
# UVM_INFO @ 26304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb213 pc:0xb212 imem_rd:0x1
# UVM_INFO @ 26321.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 26321.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 26321.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 26321.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 111  
# IR PCOFFSET9         : 101111000  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45585  
# **********************************************
# Time: 26321.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 111  
# IR PCOFFSET9         : 101111000  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45585  
# **********************************************
# Time: 26321.000ns 
# 
# UVM_INFO @ 26321.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 26321.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x14af ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x14af 
# UVM_INFO @ 26322.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x40e4 VSR2:0xb1d1 psr:0x1 ACTUAL: VSR1:0x40e4 VSR2:0xb1d1 psr:0x1 
# UVM_INFO @ 26322.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xb188 pcout:0xb188 dr:0x7 sr1:0x5 sr2:0x0 IR_Exec:0xef78 NZP:0x0 M_Data:0xb1d1 enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xb188 pcout:0xb188 dr:0x7 sr1:0x5 sr2:0x0 IR_Exec:0xef78 NZP:0x0 M_Data:0xb1d1 enable_execute_status:0x0 
# UVM_INFO @ 26322.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb213 pc:0xb212 imem_rd:0x1ACTUAL: npc:0xb213 pc:0xb212 imem_rd:0x1
# UVM_INFO @ 26324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb188 
# UVM_INFO @ 26324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb214 pc:0xb213 imem_rd:0x1
# UVM_INFO @ 26341.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 26341.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 26341.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 26341.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xbffb ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xbffb 
# UVM_INFO @ 26342.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb1d1 VSR2:0xb1d1 psr:0x1 ACTUAL: VSR1:0xb1d1 VSR2:0xb1d1 psr:0x1 
# UVM_INFO @ 26342.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb214 pc:0xb213 imem_rd:0x1ACTUAL: npc:0xb214 pc:0xb213 imem_rd:0x1
# UVM_INFO @ 26344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb188 
# UVM_INFO @ 26344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb215 pc:0xb214 imem_rd:0x1
# UVM_INFO @ 26361.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 26361.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 26361.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 26361.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2901 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2901 
# UVM_INFO @ 26362.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb1d1 VSR2:0xb1d1 psr:0x1 ACTUAL: VSR1:0xb1d1 VSR2:0xb1d1 psr:0x1 
# UVM_INFO @ 26362.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb215 pc:0xb214 imem_rd:0x1ACTUAL: npc:0xb215 pc:0xb214 imem_rd:0x1
# UVM_INFO @ 26364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb188 
# UVM_INFO @ 26364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb216 pc:0xb215 imem_rd:0x1
# UVM_INFO @ 26381.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 26381.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 26381.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 26381.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5bdb ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5bdb 
# UVM_INFO @ 26382.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb1d1 VSR2:0xb1d1 psr:0x1 ACTUAL: VSR1:0xb1d1 VSR2:0xb1d1 psr:0x1 
# UVM_INFO @ 26382.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb216 pc:0xb215 imem_rd:0x1ACTUAL: npc:0xb216 pc:0xb215 imem_rd:0x1
# UVM_INFO @ 26384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb188 
# UVM_INFO @ 26384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb217 pc:0xb216 imem_rd:0x1
# UVM_INFO @ 26401.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 26401.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 26401.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 26401.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x44fc ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x44fc 
# UVM_INFO @ 26402.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb1d1 VSR2:0xb1d1 psr:0x1 ACTUAL: VSR1:0xb1d1 VSR2:0xb1d1 psr:0x1 
# UVM_INFO @ 26402.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb217 pc:0xb216 imem_rd:0x1ACTUAL: npc:0xb217 pc:0xb216 imem_rd:0x1
# UVM_INFO @ 26404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb188 
# UVM_INFO @ 26404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb218 pc:0xb217 imem_rd:0x1
# UVM_INFO @ 26421.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 26421.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 26421.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 26421.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 26421.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9317 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9317 
# UVM_INFO @ 26422.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb1d1 VSR2:0xb1d1 psr:0x1 ACTUAL: VSR1:0xb1d1 VSR2:0xb1d1 psr:0x1 
# UVM_INFO @ 26422.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb218 pc:0xb217 imem_rd:0x1ACTUAL: npc:0xb218 pc:0xb217 imem_rd:0x1
# UVM_INFO @ 26424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb188 
# UVM_INFO @ 26424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb219 pc:0xb218 imem_rd:0x1
# UVM_INFO @ 26441.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 26441.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 26441.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 26441.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 26441.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 001  
# IR PCOFFSET9         : 010100110  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45591  
# **********************************************
# Time: 26441.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 001  
# IR PCOFFSET9         : 010100110  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45591  
# **********************************************
# Time: 26441.000ns 
# 
# UVM_INFO @ 26441.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 26441.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x788b ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x788b 
# UVM_INFO @ 26442.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x9688 VSR2:0xb1d1 psr:0x1 ACTUAL: VSR1:0x9688 VSR2:0xb1d1 psr:0x1 
# UVM_INFO @ 26442.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb2bc pcout:0xb2bc dr:0x1 sr1:0x2 sr2:0x0 IR_Exec:0xa2a6 NZP:0x0 M_Data:0xb1d1 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb2bc pcout:0xb2bc dr:0x1 sr1:0x2 sr2:0x0 IR_Exec:0xa2a6 NZP:0x0 M_Data:0xb1d1 enable_execute_status:0x0 
# UVM_INFO @ 26442.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb219 pc:0xb218 imem_rd:0x1ACTUAL: npc:0xb219 pc:0xb218 imem_rd:0x1
# UVM_INFO @ 26444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb2bc 
# UVM_INFO @ 26444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb219 pc:0xb218 imem_rd:0x0
# UVM_INFO @ 26461.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 26461.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 26461.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 26461.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb2bc DMem_din:0x0000 DMem_rd:0x1 memout:0xa453 ACTUAL: DMem_addr:0xb2bc DMem_din:0x0000 DMem_rd:0x1 memout:0xa453 
# UVM_INFO @ 26462.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x9688 VSR2:0xb1d1 psr:0x1 ACTUAL: VSR1:0x9688 VSR2:0xb1d1 psr:0x1 
# UVM_INFO @ 26462.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb219 pc:0xb218 imem_rd:0x0ACTUAL: npc:0xb219 pc:0xb218 imem_rd:0x0
# UVM_INFO @ 26464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb2bc 
# UVM_INFO @ 26464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb219 pc:0xb218 imem_rd:0x0
# UVM_INFO @ 26481.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 26481.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 26481.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 26481.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xc126 DMem_din:0x0000 DMem_rd:0x1 memout:0xc126 ACTUAL: DMem_addr:0xc126 DMem_din:0x0000 DMem_rd:0x1 memout:0xc126 
# UVM_INFO @ 26482.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x9688 VSR2:0xb1d1 psr:0x1 ACTUAL: VSR1:0x9688 VSR2:0xb1d1 psr:0x1 
# UVM_INFO @ 26482.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb219 pc:0xb218 imem_rd:0x0ACTUAL: npc:0xb219 pc:0xb218 imem_rd:0x0
# UVM_INFO @ 26484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb2bc 
# UVM_INFO @ 26484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb21a pc:0xb219 imem_rd:0x1
# UVM_INFO @ 26501.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 26501.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 26501.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 26501.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 26501.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 001  
# IR PCOFFSET9         : 010100110  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45592  
# **********************************************
# Time: 26501.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 001  
# IR PCOFFSET9         : 010100110  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45592  
# **********************************************
# Time: 26501.000ns 
# 
# UVM_INFO @ 26501.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 26501.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xdebe ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xdebe 
# UVM_INFO @ 26502.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x9688 VSR2:0xb1d1 psr:0x1 ACTUAL: VSR1:0x9688 VSR2:0xb1d1 psr:0x1 
# UVM_INFO @ 26502.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb2bd pcout:0xb2bd dr:0x1 sr1:0x2 sr2:0x0 IR_Exec:0xa2a6 NZP:0x0 M_Data:0xb1d1 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb2bd pcout:0xb2bd dr:0x1 sr1:0x2 sr2:0x0 IR_Exec:0xa2a6 NZP:0x0 M_Data:0xb1d1 enable_execute_status:0x0 
# UVM_INFO @ 26502.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb21a pc:0xb219 imem_rd:0x1ACTUAL: npc:0xb21a pc:0xb219 imem_rd:0x1
# UVM_INFO @ 26504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb2bd 
# UVM_INFO @ 26504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb21a pc:0xb219 imem_rd:0x0
# UVM_INFO @ 26521.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 26521.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 26521.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 26521.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb2bd DMem_din:0x0000 DMem_rd:0x1 memout:0x05ef ACTUAL: DMem_addr:0xb2bd DMem_din:0x0000 DMem_rd:0x1 memout:0x05ef 
# UVM_INFO @ 26522.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x968d VSR2:0x40e4 psr:0x1 ACTUAL: VSR1:0x968d VSR2:0x40e4 psr:0x1 
# UVM_INFO @ 26522.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb21a pc:0xb219 imem_rd:0x0ACTUAL: npc:0xb21a pc:0xb219 imem_rd:0x0
# UVM_INFO @ 26524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb2bd 
# UVM_INFO @ 26524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb21a pc:0xb219 imem_rd:0x0
# UVM_INFO @ 26541.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 26541.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 26541.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 26541.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x3780 DMem_din:0x0000 DMem_rd:0x1 memout:0x3780 ACTUAL: DMem_addr:0x3780 DMem_din:0x0000 DMem_rd:0x1 memout:0x3780 
# UVM_INFO @ 26542.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x968d VSR2:0x40e4 psr:0x1 ACTUAL: VSR1:0x968d VSR2:0x40e4 psr:0x1 
# UVM_INFO @ 26542.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb21a pc:0xb219 imem_rd:0x0ACTUAL: npc:0xb21a pc:0xb219 imem_rd:0x0
# UVM_INFO @ 26544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb2bd 
# UVM_INFO @ 26544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb21b pc:0xb21a imem_rd:0x1
# UVM_INFO @ 26561.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 26561.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 26561.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 26561.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 26561.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 101  
# IR PCOFFSET9         : 011011000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45593  
# **********************************************
# Time: 26561.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 101  
# IR PCOFFSET9         : 011011000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45593  
# **********************************************
# Time: 26561.000ns 
# 
# UVM_INFO @ 26561.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 26561.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa6d7 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa6d7 
# UVM_INFO @ 26562.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x968d VSR2:0x40e4 psr:0x1 ACTUAL: VSR1:0x968d VSR2:0x40e4 psr:0x1 
# UVM_INFO @ 26562.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb2f0 pcout:0xb2f0 dr:0x0 sr1:0x3 sr2:0x5 IR_Exec:0xbad8 NZP:0x0 M_Data:0x40e4 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb2f0 pcout:0xb2f0 dr:0x0 sr1:0x3 sr2:0x5 IR_Exec:0xbad8 NZP:0x0 M_Data:0x40e4 enable_execute_status:0x0 
# UVM_INFO @ 26562.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb21b pc:0xb21a imem_rd:0x1ACTUAL: npc:0xb21b pc:0xb21a imem_rd:0x1
# UVM_INFO @ 26564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb2f0 
# UVM_INFO @ 26564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb21b pc:0xb21a imem_rd:0x0
# UVM_INFO @ 26581.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 26581.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 26581.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 26581.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb2f0 DMem_din:0x0000 DMem_rd:0x1 memout:0x804f ACTUAL: DMem_addr:0xb2f0 DMem_din:0x0000 DMem_rd:0x1 memout:0x804f 
# UVM_INFO @ 26582.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x69ee VSR2:0xb1d1 psr:0x1 ACTUAL: VSR1:0x69ee VSR2:0xb1d1 psr:0x1 
# UVM_INFO @ 26582.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb21b pc:0xb21a imem_rd:0x0ACTUAL: npc:0xb21b pc:0xb21a imem_rd:0x0
# UVM_INFO @ 26584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb2f0 
# UVM_INFO @ 26584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb21b pc:0xb21a imem_rd:0x0
# UVM_INFO @ 26601.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 26601.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 26601.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 26601.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x1b0d DMem_din:0x40e4 DMem_rd:0x0 memout:0x1b0d ACTUAL: DMem_addr:0x1b0d DMem_din:0x40e4 DMem_rd:0x0 memout:0x1b0d 
# UVM_INFO @ 26602.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x69ee VSR2:0xb1d1 psr:0x1 ACTUAL: VSR1:0x69ee VSR2:0xb1d1 psr:0x1 
# UVM_INFO @ 26602.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb21b pc:0xb21a imem_rd:0x0ACTUAL: npc:0xb21b pc:0xb21a imem_rd:0x0
# UVM_INFO @ 26604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb2f0 
# UVM_INFO @ 26604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb21c pc:0xb21b imem_rd:0x1
# UVM_INFO @ 26621.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 26621.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 26621.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 26621.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 110  
# IR PCOFFSET9         : 001110010  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45594  
# **********************************************
# Time: 26621.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 110  
# IR PCOFFSET9         : 001110010  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45594  
# **********************************************
# Time: 26621.000ns 
# 
# UVM_INFO @ 26621.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 26621.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf729 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf729 
# UVM_INFO @ 26622.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x69ee VSR2:0xb1d1 psr:0x1 ACTUAL: VSR1:0x69ee VSR2:0xb1d1 psr:0x1 
# UVM_INFO @ 26622.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb28b pcout:0xb28b dr:0x6 sr1:0x1 sr2:0x0 IR_Exec:0xac72 NZP:0x0 M_Data:0xb1d1 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb28b pcout:0xb28b dr:0x6 sr1:0x1 sr2:0x0 IR_Exec:0xac72 NZP:0x0 M_Data:0xb1d1 enable_execute_status:0x0 
# UVM_INFO @ 26622.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb21c pc:0xb21b imem_rd:0x1ACTUAL: npc:0xb21c pc:0xb21b imem_rd:0x1
# UVM_INFO @ 26624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb28b 
# UVM_INFO @ 26624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb21c pc:0xb21b imem_rd:0x0
# UVM_INFO @ 26641.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 26641.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 26641.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 26641.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb28b DMem_din:0x0000 DMem_rd:0x1 memout:0x8739 ACTUAL: DMem_addr:0xb28b DMem_din:0x0000 DMem_rd:0x1 memout:0x8739 
# UVM_INFO @ 26642.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb1d1 VSR2:0xb1d1 psr:0x1 ACTUAL: VSR1:0xb1d1 VSR2:0xb1d1 psr:0x1 
# UVM_INFO @ 26642.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb21c pc:0xb21b imem_rd:0x0ACTUAL: npc:0xb21c pc:0xb21b imem_rd:0x0
# UVM_INFO @ 26644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb28b 
# UVM_INFO @ 26644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb21c pc:0xb21b imem_rd:0x0
# UVM_INFO @ 26661.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 26661.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 26661.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 26661.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xe2e0 DMem_din:0x0000 DMem_rd:0x1 memout:0xe2e0 ACTUAL: DMem_addr:0xe2e0 DMem_din:0x0000 DMem_rd:0x1 memout:0xe2e0 
# UVM_INFO @ 26662.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb1d1 VSR2:0xb1d1 psr:0x1 ACTUAL: VSR1:0xb1d1 VSR2:0xb1d1 psr:0x1 
# UVM_INFO @ 26662.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb21c pc:0xb21b imem_rd:0x0ACTUAL: npc:0xb21c pc:0xb21b imem_rd:0x0
# UVM_INFO @ 26664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb28b 
# UVM_INFO @ 26664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb21d pc:0xb21c imem_rd:0x1
# UVM_INFO @ 26681.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 26681.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 26681.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 26681.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 26681.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x53b4 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x53b4 
# UVM_INFO @ 26682.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb1d1 VSR2:0xb1d1 psr:0x1 ACTUAL: VSR1:0xb1d1 VSR2:0xb1d1 psr:0x1 
# UVM_INFO @ 26682.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb21d pc:0xb21c imem_rd:0x1ACTUAL: npc:0xb21d pc:0xb21c imem_rd:0x1
# UVM_INFO @ 26684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb28b 
# UVM_INFO @ 26684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb21d pc:0xb21c imem_rd:0x0
# UVM_INFO @ 26701.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 26701.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 26701.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 26701.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb28b DMem_din:0x0000 DMem_rd:0x1 memout:0xe2c3 ACTUAL: DMem_addr:0xb28b DMem_din:0x0000 DMem_rd:0x1 memout:0xe2c3 
# UVM_INFO @ 26702.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x968d VSR2:0xb1d1 psr:0x1 ACTUAL: VSR1:0x968d VSR2:0xb1d1 psr:0x1 
# UVM_INFO @ 26702.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb21d pc:0xb21c imem_rd:0x0ACTUAL: npc:0xb21d pc:0xb21c imem_rd:0x0
# UVM_INFO @ 26704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb28b 
# UVM_INFO @ 26704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb21d pc:0xb21c imem_rd:0x0
# UVM_INFO @ 26721.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 26721.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 26721.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 26721.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x3f7c DMem_din:0x0000 DMem_rd:0x1 memout:0x3f7c ACTUAL: DMem_addr:0x3f7c DMem_din:0x0000 DMem_rd:0x1 memout:0x3f7c 
# UVM_INFO @ 26722.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x968d VSR2:0xb1d1 psr:0x1 ACTUAL: VSR1:0x968d VSR2:0xb1d1 psr:0x1 
# UVM_INFO @ 26722.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb21d pc:0xb21c imem_rd:0x0ACTUAL: npc:0xb21d pc:0xb21c imem_rd:0x0
# UVM_INFO @ 26724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb28b 
# UVM_INFO @ 26724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb21e pc:0xb21d imem_rd:0x1
# UVM_INFO @ 26741.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 26741.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 26741.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 26741.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 26741.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 000  
# IR PCOFFSET9         : 011110001  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45596  
# **********************************************
# Time: 26741.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 000  
# IR PCOFFSET9         : 011110001  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45596  
# **********************************************
# Time: 26741.000ns 
# 
# UVM_INFO @ 26741.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 26741.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x23d9 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x23d9 
# UVM_INFO @ 26742.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x968d VSR2:0xb1d1 psr:0x1 ACTUAL: VSR1:0x968d VSR2:0xb1d1 psr:0x1 
# UVM_INFO @ 26742.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb30c pcout:0xb30c dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0xa0f1 NZP:0x0 M_Data:0xb1d1 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb30c pcout:0xb30c dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0xa0f1 NZP:0x0 M_Data:0xb1d1 enable_execute_status:0x0 
# UVM_INFO @ 26742.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb21e pc:0xb21d imem_rd:0x1ACTUAL: npc:0xb21e pc:0xb21d imem_rd:0x1
# UVM_INFO @ 26744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb30c 
# UVM_INFO @ 26744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb21e pc:0xb21d imem_rd:0x0
# UVM_INFO @ 26761.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 26761.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 26761.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 26761.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb30c DMem_din:0x0000 DMem_rd:0x1 memout:0x30fd ACTUAL: DMem_addr:0xb30c DMem_din:0x0000 DMem_rd:0x1 memout:0x30fd 
# UVM_INFO @ 26762.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x1a12 VSR2:0xb1d1 psr:0x1 ACTUAL: VSR1:0x1a12 VSR2:0xb1d1 psr:0x1 
# UVM_INFO @ 26762.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb21e pc:0xb21d imem_rd:0x0ACTUAL: npc:0xb21e pc:0xb21d imem_rd:0x0
# UVM_INFO @ 26764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb30c 
# UVM_INFO @ 26764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb21e pc:0xb21d imem_rd:0x0
# UVM_INFO @ 26781.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 26781.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 26781.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 26781.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xd869 DMem_din:0x0000 DMem_rd:0x1 memout:0xd869 ACTUAL: DMem_addr:0xd869 DMem_din:0x0000 DMem_rd:0x1 memout:0xd869 
# UVM_INFO @ 26782.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x1a12 VSR2:0xb1d1 psr:0x1 ACTUAL: VSR1:0x1a12 VSR2:0xb1d1 psr:0x1 
# UVM_INFO @ 26782.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb21e pc:0xb21d imem_rd:0x0ACTUAL: npc:0xb21e pc:0xb21d imem_rd:0x0
# UVM_INFO @ 26784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb30c 
# UVM_INFO @ 26784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb21f pc:0xb21e imem_rd:0x1
# UVM_INFO @ 26801.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 26801.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 26801.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 26801.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 26801.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 100  
# IR PCOFFSET9         : 110001101  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45597  
# **********************************************
# Time: 26801.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 100  
# IR PCOFFSET9         : 110001101  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45597  
# **********************************************
# Time: 26801.000ns 
# 
# UVM_INFO @ 26801.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 26801.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4f44 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4f44 
# UVM_INFO @ 26802.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x1a12 VSR2:0xb1d1 psr:0x1 ACTUAL: VSR1:0x1a12 VSR2:0xb1d1 psr:0x1 
# UVM_INFO @ 26802.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb1a9 pcout:0xb1a9 dr:0x4 sr1:0x6 sr2:0x0 IR_Exec:0xa98d NZP:0x0 M_Data:0xb1d1 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb1a9 pcout:0xb1a9 dr:0x4 sr1:0x6 sr2:0x0 IR_Exec:0xa98d NZP:0x0 M_Data:0xb1d1 enable_execute_status:0x0 
# UVM_INFO @ 26802.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb21f pc:0xb21e imem_rd:0x1ACTUAL: npc:0xb21f pc:0xb21e imem_rd:0x1
# UVM_INFO @ 26804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb1a9 
# UVM_INFO @ 26804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb21f pc:0xb21e imem_rd:0x0
# UVM_INFO @ 26821.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 26821.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 26821.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 26821.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb1a9 DMem_din:0x0000 DMem_rd:0x1 memout:0x79a4 ACTUAL: DMem_addr:0xb1a9 DMem_din:0x0000 DMem_rd:0x1 memout:0x79a4 
# UVM_INFO @ 26822.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x2537 VSR2:0x1a12 psr:0x1 ACTUAL: VSR1:0x2537 VSR2:0x1a12 psr:0x1 
# UVM_INFO @ 26822.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb21f pc:0xb21e imem_rd:0x0ACTUAL: npc:0xb21f pc:0xb21e imem_rd:0x0
# UVM_INFO @ 26824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb1a9 
# UVM_INFO @ 26824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb21f pc:0xb21e imem_rd:0x0
# UVM_INFO @ 26841.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 26841.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 26841.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 26841.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xd6c4 DMem_din:0x0000 DMem_rd:0x1 memout:0xd6c4 ACTUAL: DMem_addr:0xd6c4 DMem_din:0x0000 DMem_rd:0x1 memout:0xd6c4 
# UVM_INFO @ 26842.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x2537 VSR2:0x1a12 psr:0x1 ACTUAL: VSR1:0x2537 VSR2:0x1a12 psr:0x1 
# UVM_INFO @ 26842.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb21f pc:0xb21e imem_rd:0x0ACTUAL: npc:0xb21f pc:0xb21e imem_rd:0x0
# UVM_INFO @ 26844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb1a9 
# UVM_INFO @ 26844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb220 pc:0xb21f imem_rd:0x1
# UVM_INFO @ 26861.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 26861.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 26861.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 26861.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 111  
# IR SR1               : 111  
# IR IM                : 0  
# IR SR2               : 110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45598  
# **********************************************
# Time: 26861.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 111  
# IR SR1               : 111  
# IR IM                : 0  
# IR SR2               : 110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45598  
# **********************************************
# Time: 26861.000ns 
# 
# UVM_INFO @ 26861.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 26861.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa194 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa194 
# UVM_INFO @ 26862.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x2537 VSR2:0x1a12 psr:0x1 ACTUAL: VSR1:0x2537 VSR2:0x1a12 psr:0x1 
# UVM_INFO @ 26862.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0012 pcout:0x0012 dr:0x7 sr1:0x7 sr2:0x6 IR_Exec:0x5fc6 NZP:0x0 M_Data:0x1a12 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0012 pcout:0x0012 dr:0x7 sr1:0x7 sr2:0x6 IR_Exec:0x5fc6 NZP:0x0 M_Data:0x1a12 enable_execute_status:0x0 
# UVM_INFO @ 26862.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb220 pc:0xb21f imem_rd:0x1ACTUAL: npc:0xb220 pc:0xb21f imem_rd:0x1
# UVM_INFO @ 26864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x0012 
# UVM_INFO @ 26864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb221 pc:0xb220 imem_rd:0x1
# UVM_INFO @ 26881.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 26881.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 26881.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 26881.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7124 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7124 
# UVM_INFO @ 26882.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb1d1 VSR2:0xb1d1 psr:0x1 ACTUAL: VSR1:0xb1d1 VSR2:0xb1d1 psr:0x1 
# UVM_INFO @ 26882.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb221 pc:0xb220 imem_rd:0x1ACTUAL: npc:0xb221 pc:0xb220 imem_rd:0x1
# UVM_INFO @ 26884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x0012 
# UVM_INFO @ 26884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb222 pc:0xb221 imem_rd:0x1
# UVM_INFO @ 26901.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 26901.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 26901.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 26901.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb2fa ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb2fa 
# UVM_INFO @ 26902.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb1d1 VSR2:0xb1d1 psr:0x1 ACTUAL: VSR1:0xb1d1 VSR2:0xb1d1 psr:0x1 
# UVM_INFO @ 26902.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb222 pc:0xb221 imem_rd:0x1ACTUAL: npc:0xb222 pc:0xb221 imem_rd:0x1
# UVM_INFO @ 26904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x0012 
# UVM_INFO @ 26904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb223 pc:0xb222 imem_rd:0x1
# UVM_INFO @ 26921.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 26921.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 26921.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 26921.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2307 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2307 
# UVM_INFO @ 26922.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb1d1 VSR2:0xb1d1 psr:0x1 ACTUAL: VSR1:0xb1d1 VSR2:0xb1d1 psr:0x1 
# UVM_INFO @ 26922.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb223 pc:0xb222 imem_rd:0x1ACTUAL: npc:0xb223 pc:0xb222 imem_rd:0x1
# UVM_INFO @ 26924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x0012 
# UVM_INFO @ 26924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb224 pc:0xb223 imem_rd:0x1
# UVM_INFO @ 26941.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 26941.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 26941.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 26941.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 26941.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x294f ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x294f 
# UVM_INFO @ 26942.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb1d1 VSR2:0xb1d1 psr:0x1 ACTUAL: VSR1:0xb1d1 VSR2:0xb1d1 psr:0x1 
# UVM_INFO @ 26942.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb224 pc:0xb223 imem_rd:0x1ACTUAL: npc:0xb224 pc:0xb223 imem_rd:0x1
# UVM_INFO @ 26944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x0012 
# UVM_INFO @ 26944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb225 pc:0xb224 imem_rd:0x1
# UVM_INFO @ 26961.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 26961.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 26961.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 26961.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 26961.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 011  
# IR PCOFFSET9         : 110111010  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45603  
# **********************************************
# Time: 26961.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 011  
# IR PCOFFSET9         : 110111010  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45603  
# **********************************************
# Time: 26961.000ns 
# 
# UVM_INFO @ 26961.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 26961.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb9a9 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb9a9 
# UVM_INFO @ 26962.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x1a12 VSR2:0xb1d1 psr:0x1 ACTUAL: VSR1:0x1a12 VSR2:0xb1d1 psr:0x1 
# UVM_INFO @ 26962.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xb1dc pcout:0xb1dc dr:0x3 sr1:0x6 sr2:0x0 IR_Exec:0xe7ba NZP:0x0 M_Data:0xb1d1 enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xb1dc pcout:0xb1dc dr:0x3 sr1:0x6 sr2:0x0 IR_Exec:0xe7ba NZP:0x0 M_Data:0xb1d1 enable_execute_status:0x0 
# UVM_INFO @ 26962.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb225 pc:0xb224 imem_rd:0x1ACTUAL: npc:0xb225 pc:0xb224 imem_rd:0x1
# UVM_INFO @ 26964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb1dc 
# UVM_INFO @ 26964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb225 pc:0xb224 imem_rd:0x0
# UVM_INFO @ 26981.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 26981.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 26981.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 26981.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 26981.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 011  
# IR PCOFFSET9         : 110111010  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45604  
# **********************************************
# Time: 26981.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 011  
# IR PCOFFSET9         : 110111010  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45604  
# **********************************************
# Time: 26981.000ns 
# 
# UVM_INFO @ 26981.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 26981.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1355 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1355 
# UVM_INFO @ 26982.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x1a12 VSR2:0xb1d1 psr:0x1 ACTUAL: VSR1:0x1a12 VSR2:0xb1d1 psr:0x1 
# UVM_INFO @ 26982.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xb1dd pcout:0xb1dd dr:0x3 sr1:0x6 sr2:0x0 IR_Exec:0xe7ba NZP:0x0 M_Data:0xb1d1 enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xb1dd pcout:0xb1dd dr:0x3 sr1:0x6 sr2:0x0 IR_Exec:0xe7ba NZP:0x0 M_Data:0xb1d1 enable_execute_status:0x0 
# UVM_INFO @ 26982.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb225 pc:0xb224 imem_rd:0x0ACTUAL: npc:0xb225 pc:0xb224 imem_rd:0x0
# UVM_INFO @ 26984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb1dd 
# UVM_INFO @ 26984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb226 pc:0xb225 imem_rd:0x1
# UVM_INFO @ 27001.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 27001.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 27001.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 27001.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 27001.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x23a9 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x23a9 
# UVM_INFO @ 27002.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb1d1 VSR2:0xb1d1 psr:0x4 ACTUAL: VSR1:0xb1d1 VSR2:0xb1d1 psr:0x4 
# UVM_INFO @ 27002.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb1d1 pcout:0xb1d1 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0xc000 NZP:0x7 M_Data:0xb1d1 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb1d1 pcout:0xb1d1 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0xc000 NZP:0x7 M_Data:0xb1d1 enable_execute_status:0x0 
# UVM_INFO @ 27002.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb226 pc:0xb225 imem_rd:0x1ACTUAL: npc:0xb226 pc:0xb225 imem_rd:0x1
# UVM_INFO @ 27004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb1d1 
# UVM_INFO @ 27004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb227 pc:0xb226 imem_rd:0x1
# UVM_INFO @ 27021.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 27021.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 27021.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : JMP 
# IR BaseR             : 000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001100  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45605  
# **********************************************
# Time: 27021.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : JMP 
# IR BaseR             : 000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001100  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45605  
# **********************************************
# Time: 27021.000ns 
# 
# UVM_INFO @ 27021.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 27021.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xae65 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xae65 
# UVM_INFO @ 27022.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb1d1 VSR2:0xb1d1 psr:0x4 ACTUAL: VSR1:0xb1d1 VSR2:0xb1d1 psr:0x4 
# UVM_INFO @ 27022.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb227 pc:0xb226 imem_rd:0x1ACTUAL: npc:0xb227 pc:0xb226 imem_rd:0x1
# UVM_INFO @ 27024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb1d1 
# UVM_INFO @ 27024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb228 pc:0xb227 imem_rd:0x1
# UVM_INFO @ 27041.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 27041.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 27041.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 27041.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4eb0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4eb0 
# UVM_INFO @ 27042.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb1d1 VSR2:0xb1d1 psr:0x4 ACTUAL: VSR1:0xb1d1 VSR2:0xb1d1 psr:0x4 
# UVM_INFO @ 27042.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb228 pc:0xb227 imem_rd:0x1ACTUAL: npc:0xb228 pc:0xb227 imem_rd:0x1
# UVM_INFO @ 27044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb1d1 
# UVM_INFO @ 27044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb229 pc:0xb228 imem_rd:0x1
# UVM_INFO @ 27061.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 27061.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 27061.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 27061.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 27061.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xfa42 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xfa42 
# UVM_INFO @ 27062.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb1d1 VSR2:0xb1d1 psr:0x4 ACTUAL: VSR1:0xb1d1 VSR2:0xb1d1 psr:0x4 
# UVM_INFO @ 27062.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb229 pc:0xb228 imem_rd:0x1ACTUAL: npc:0xb229 pc:0xb228 imem_rd:0x1
# UVM_INFO @ 27064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb1d1 
# UVM_INFO @ 27064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb22a pc:0xb229 imem_rd:0x1
# UVM_INFO @ 27081.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 27081.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 27081.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 27081.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 27081.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 010  
# IR SR1               : 011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45608  
# **********************************************
# Time: 27081.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 010  
# IR SR1               : 011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45608  
# **********************************************
# Time: 27081.000ns 
# 
# UVM_INFO @ 27081.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 27081.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc476 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc476 
# UVM_INFO @ 27082.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb1dd VSR2:0x2537 psr:0x4 ACTUAL: VSR1:0xb1dd VSR2:0x2537 psr:0x4 
# UVM_INFO @ 27082.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x4e22 pcout:0x4e22 dr:0x2 sr1:0x3 sr2:0x7 IR_Exec:0x94ff NZP:0x0 M_Data:0x2537 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x4e22 pcout:0x4e22 dr:0x2 sr1:0x3 sr2:0x7 IR_Exec:0x94ff NZP:0x0 M_Data:0x2537 enable_execute_status:0x0 
# UVM_INFO @ 27082.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb22a pc:0xb229 imem_rd:0x1ACTUAL: npc:0xb22a pc:0xb229 imem_rd:0x1
# UVM_INFO @ 27084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x4e22 
# UVM_INFO @ 27084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb22b pc:0xb22a imem_rd:0x1
# UVM_INFO @ 27101.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 27101.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 27101.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 27101.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 27101.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 010  
# IR SR1               : 011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45609  
# **********************************************
# Time: 27101.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 010  
# IR SR1               : 011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45609  
# **********************************************
# Time: 27101.000ns 
# 
# UVM_INFO @ 27101.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 27101.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x20bf ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x20bf 
# UVM_INFO @ 27102.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb1dd VSR2:0x2537 psr:0x1 ACTUAL: VSR1:0xb1dd VSR2:0x2537 psr:0x1 
# UVM_INFO @ 27102.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x4e22 pcout:0x4e22 dr:0x2 sr1:0x3 sr2:0x7 IR_Exec:0x94ff NZP:0x0 M_Data:0x2537 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x4e22 pcout:0x4e22 dr:0x2 sr1:0x3 sr2:0x7 IR_Exec:0x94ff NZP:0x0 M_Data:0x2537 enable_execute_status:0x0 
# UVM_INFO @ 27102.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb22b pc:0xb22a imem_rd:0x1ACTUAL: npc:0xb22b pc:0xb22a imem_rd:0x1
# UVM_INFO @ 27104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x4e22 
# UVM_INFO @ 27104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb22c pc:0xb22b imem_rd:0x1
# UVM_INFO @ 27121.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 27121.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 27121.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 27121.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 27121.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 101  
# IR PCOFFSET9         : 000111001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45610  
# **********************************************
# Time: 27121.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 101  
# IR PCOFFSET9         : 000111001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45610  
# **********************************************
# Time: 27121.000ns 
# 
# UVM_INFO @ 27121.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 27121.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6b64 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6b64 
# UVM_INFO @ 27122.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb1d1 VSR2:0x40e4 psr:0x1 ACTUAL: VSR1:0xb1d1 VSR2:0x40e4 psr:0x1 
# UVM_INFO @ 27122.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb262 pcout:0xb262 dr:0x0 sr1:0x0 sr2:0x5 IR_Exec:0xba39 NZP:0x0 M_Data:0x40e4 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb262 pcout:0xb262 dr:0x0 sr1:0x0 sr2:0x5 IR_Exec:0xba39 NZP:0x0 M_Data:0x40e4 enable_execute_status:0x0 
# UVM_INFO @ 27122.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb22c pc:0xb22b imem_rd:0x1ACTUAL: npc:0xb22c pc:0xb22b imem_rd:0x1
# UVM_INFO @ 27124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb262 
# UVM_INFO @ 27124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb22c pc:0xb22b imem_rd:0x0
# UVM_INFO @ 27141.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 27141.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 27141.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 27141.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb262 DMem_din:0x0000 DMem_rd:0x1 memout:0xbabf ACTUAL: DMem_addr:0xb262 DMem_din:0x0000 DMem_rd:0x1 memout:0xbabf 
# UVM_INFO @ 27142.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb1d1 VSR2:0x40e4 psr:0x1 ACTUAL: VSR1:0xb1d1 VSR2:0x40e4 psr:0x1 
# UVM_INFO @ 27142.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb22c pc:0xb22b imem_rd:0x0ACTUAL: npc:0xb22c pc:0xb22b imem_rd:0x0
# UVM_INFO @ 27144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb262 
# UVM_INFO @ 27144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb22c pc:0xb22b imem_rd:0x0
# UVM_INFO @ 27161.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 27161.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 27161.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 27161.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xa229 DMem_din:0x40e4 DMem_rd:0x0 memout:0xa229 ACTUAL: DMem_addr:0xa229 DMem_din:0x40e4 DMem_rd:0x0 memout:0xa229 
# UVM_INFO @ 27162.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb1d1 VSR2:0x40e4 psr:0x1 ACTUAL: VSR1:0xb1d1 VSR2:0x40e4 psr:0x1 
# UVM_INFO @ 27162.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb22c pc:0xb22b imem_rd:0x0ACTUAL: npc:0xb22c pc:0xb22b imem_rd:0x0
# UVM_INFO @ 27164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb262 
# UVM_INFO @ 27164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb22d pc:0xb22c imem_rd:0x1
# UVM_INFO @ 27181.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 27181.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 27181.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 27181.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 27181.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 101  
# IR PCOFFSET9         : 000111001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45611  
# **********************************************
# Time: 27181.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 101  
# IR PCOFFSET9         : 000111001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45611  
# **********************************************
# Time: 27181.000ns 
# 
# UVM_INFO @ 27181.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 27181.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x743e ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x743e 
# UVM_INFO @ 27182.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb1d1 VSR2:0x40e4 psr:0x1 ACTUAL: VSR1:0xb1d1 VSR2:0x40e4 psr:0x1 
# UVM_INFO @ 27182.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb263 pcout:0xb263 dr:0x0 sr1:0x0 sr2:0x5 IR_Exec:0xba39 NZP:0x0 M_Data:0x40e4 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb263 pcout:0xb263 dr:0x0 sr1:0x0 sr2:0x5 IR_Exec:0xba39 NZP:0x0 M_Data:0x40e4 enable_execute_status:0x0 
# UVM_INFO @ 27182.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb22d pc:0xb22c imem_rd:0x1ACTUAL: npc:0xb22d pc:0xb22c imem_rd:0x1
# UVM_INFO @ 27184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb263 
# UVM_INFO @ 27184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb22d pc:0xb22c imem_rd:0x0
# UVM_INFO @ 27201.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 27201.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 27201.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 27201.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb263 DMem_din:0x0000 DMem_rd:0x1 memout:0xffad ACTUAL: DMem_addr:0xb263 DMem_din:0x0000 DMem_rd:0x1 memout:0xffad 
# UVM_INFO @ 27202.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x2537 VSR2:0xb1d1 psr:0x1 ACTUAL: VSR1:0x2537 VSR2:0xb1d1 psr:0x1 
# UVM_INFO @ 27202.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb22d pc:0xb22c imem_rd:0x0ACTUAL: npc:0xb22d pc:0xb22c imem_rd:0x0
# UVM_INFO @ 27204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb263 
# UVM_INFO @ 27204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb22d pc:0xb22c imem_rd:0x0
# UVM_INFO @ 27221.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 27221.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 27221.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 27221.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xa88e DMem_din:0x40e4 DMem_rd:0x0 memout:0xa88e ACTUAL: DMem_addr:0xa88e DMem_din:0x40e4 DMem_rd:0x0 memout:0xa88e 
# UVM_INFO @ 27222.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x2537 VSR2:0xb1d1 psr:0x1 ACTUAL: VSR1:0x2537 VSR2:0xb1d1 psr:0x1 
# UVM_INFO @ 27222.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb22d pc:0xb22c imem_rd:0x0ACTUAL: npc:0xb22d pc:0xb22c imem_rd:0x0
# UVM_INFO @ 27224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb263 
# UVM_INFO @ 27224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb22d pc:0xb22c imem_rd:0x0
# UVM_INFO @ 27241.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 27241.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 27241.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 27241.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 27241.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 011  
# IR PCOFFSET9         : 111110101  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45612  
# **********************************************
# Time: 27241.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 011  
# IR PCOFFSET9         : 111110101  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45612  
# **********************************************
# Time: 27241.000ns 
# 
# UVM_INFO @ 27241.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 27241.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xad95 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xad95 
# UVM_INFO @ 27242.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x2537 VSR2:0xb1d1 psr:0x1 ACTUAL: VSR1:0x2537 VSR2:0xb1d1 psr:0x1 
# UVM_INFO @ 27242.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb220 pcout:0xb220 dr:0x3 sr1:0x7 sr2:0x0 IR_Exec:0xa7f5 NZP:0x0 M_Data:0xb1d1 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb220 pcout:0xb220 dr:0x3 sr1:0x7 sr2:0x0 IR_Exec:0xa7f5 NZP:0x0 M_Data:0xb1d1 enable_execute_status:0x0 
# UVM_INFO @ 27242.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb22d pc:0xb22c imem_rd:0x0ACTUAL: npc:0xb22d pc:0xb22c imem_rd:0x0
# UVM_INFO @ 27244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb220 
# UVM_INFO @ 27244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb22d pc:0xb22c imem_rd:0x0
# UVM_INFO @ 27261.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 27261.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 27261.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 27261.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb220 DMem_din:0x0000 DMem_rd:0x1 memout:0xfd6b ACTUAL: DMem_addr:0xb220 DMem_din:0x0000 DMem_rd:0x1 memout:0xfd6b 
# UVM_INFO @ 27262.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x40e4 VSR2:0xb1d1 psr:0x1 ACTUAL: VSR1:0x40e4 VSR2:0xb1d1 psr:0x1 
# UVM_INFO @ 27262.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb22d pc:0xb22c imem_rd:0x0ACTUAL: npc:0xb22d pc:0xb22c imem_rd:0x0
# UVM_INFO @ 27264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb220 
# UVM_INFO @ 27264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb22d pc:0xb22c imem_rd:0x0
# UVM_INFO @ 27281.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 27281.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 27281.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 27281.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xc845 DMem_din:0x0000 DMem_rd:0x1 memout:0xc845 ACTUAL: DMem_addr:0xc845 DMem_din:0x0000 DMem_rd:0x1 memout:0xc845 
# UVM_INFO @ 27282.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x40e4 VSR2:0xb1d1 psr:0x1 ACTUAL: VSR1:0x40e4 VSR2:0xb1d1 psr:0x1 
# UVM_INFO @ 27282.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb22d pc:0xb22c imem_rd:0x0ACTUAL: npc:0xb22d pc:0xb22c imem_rd:0x0
# UVM_INFO @ 27284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb220 
# UVM_INFO @ 27284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb22e pc:0xb22d imem_rd:0x1
# UVM_INFO @ 27301.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 27301.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 27301.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 27301.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 27301.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x003c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x003c 
# UVM_INFO @ 27302.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x40e4 VSR2:0xb1d1 psr:0x1 ACTUAL: VSR1:0x40e4 VSR2:0xb1d1 psr:0x1 
# UVM_INFO @ 27302.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x40e4 pcout:0x40e4 dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0xc140 NZP:0x7 M_Data:0xb1d1 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x40e4 pcout:0x40e4 dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0xc140 NZP:0x7 M_Data:0xb1d1 enable_execute_status:0x0 
# UVM_INFO @ 27302.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb22e pc:0xb22d imem_rd:0x1ACTUAL: npc:0xb22e pc:0xb22d imem_rd:0x1
# UVM_INFO @ 27304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x40e4 
# UVM_INFO @ 27304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb22f pc:0xb22e imem_rd:0x1
# UVM_INFO @ 27321.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 27321.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 27321.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 27321.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : JMP 
# IR BaseR             : 101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001100  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45613  
# **********************************************
# Time: 27321.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : JMP 
# IR BaseR             : 101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001100  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45613  
# **********************************************
# Time: 27321.000ns 
# 
# UVM_INFO @ 27321.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 27321.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xdbbf ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xdbbf 
# UVM_INFO @ 27322.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x40e4 VSR2:0xb1d1 psr:0x1 ACTUAL: VSR1:0x40e4 VSR2:0xb1d1 psr:0x1 
# UVM_INFO @ 27322.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb22f pc:0xb22e imem_rd:0x1ACTUAL: npc:0xb22f pc:0xb22e imem_rd:0x1
# UVM_INFO @ 27324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x40e4 
# UVM_INFO @ 27324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb230 pc:0xb22f imem_rd:0x1
# UVM_INFO @ 27341.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 27341.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 27341.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 27341.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 27341.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 100  
# IR SR1               : 111  
# IR IM                : 0  
# IR SR2               : 100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45614  
# **********************************************
# Time: 27341.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 100  
# IR SR1               : 111  
# IR IM                : 0  
# IR SR2               : 100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45614  
# **********************************************
# Time: 27341.000ns 
# 
# UVM_INFO @ 27341.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 27341.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xcaca ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xcaca 
# UVM_INFO @ 27342.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x2537 VSR2:0xbdbd psr:0x1 ACTUAL: VSR1:0x2537 VSR2:0xbdbd psr:0x1 
# UVM_INFO @ 27342.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xe2f4 pcout:0xe2f4 dr:0x4 sr1:0x7 sr2:0x4 IR_Exec:0x19c4 NZP:0x0 M_Data:0xbdbd enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xe2f4 pcout:0xe2f4 dr:0x4 sr1:0x7 sr2:0x4 IR_Exec:0x19c4 NZP:0x0 M_Data:0xbdbd enable_execute_status:0x0 
# UVM_INFO @ 27342.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb230 pc:0xb22f imem_rd:0x1ACTUAL: npc:0xb230 pc:0xb22f imem_rd:0x1
# UVM_INFO @ 27344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xe2f4 
# UVM_INFO @ 27344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb231 pc:0xb230 imem_rd:0x1
# UVM_INFO @ 27361.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 27361.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 27361.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 27361.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 27361.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 100  
# IR PCOFFSET9         : 001001000  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45615  
# **********************************************
# Time: 27361.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 100  
# IR PCOFFSET9         : 001001000  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45615  
# **********************************************
# Time: 27361.000ns 
# 
# UVM_INFO @ 27361.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 27361.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xaa88 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xaa88 
# UVM_INFO @ 27362.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x69ee VSR2:0x40e4 psr:0x4 ACTUAL: VSR1:0x69ee VSR2:0x40e4 psr:0x4 
# UVM_INFO @ 27362.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xb276 pcout:0xb276 dr:0x4 sr1:0x1 sr2:0x0 IR_Exec:0xe848 NZP:0x0 M_Data:0x40e4 enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xb276 pcout:0xb276 dr:0x4 sr1:0x1 sr2:0x0 IR_Exec:0xe848 NZP:0x0 M_Data:0x40e4 enable_execute_status:0x0 
# UVM_INFO @ 27362.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb231 pc:0xb230 imem_rd:0x1ACTUAL: npc:0xb231 pc:0xb230 imem_rd:0x1
# UVM_INFO @ 27364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb276 
# UVM_INFO @ 27364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb232 pc:0xb231 imem_rd:0x1
# UVM_INFO @ 27381.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 27381.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 27381.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 27381.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 27381.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 100  
# IR PCOFFSET9         : 001001000  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45616  
# **********************************************
# Time: 27381.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 100  
# IR PCOFFSET9         : 001001000  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45616  
# **********************************************
# Time: 27381.000ns 
# 
# UVM_INFO @ 27381.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 27381.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4ce4 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4ce4 
# UVM_INFO @ 27382.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x69ee VSR2:0x40e4 psr:0x4 ACTUAL: VSR1:0x69ee VSR2:0x40e4 psr:0x4 
# UVM_INFO @ 27382.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xb277 pcout:0xb277 dr:0x4 sr1:0x1 sr2:0x0 IR_Exec:0xe848 NZP:0x0 M_Data:0x40e4 enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xb277 pcout:0xb277 dr:0x4 sr1:0x1 sr2:0x0 IR_Exec:0xe848 NZP:0x0 M_Data:0x40e4 enable_execute_status:0x0 
# UVM_INFO @ 27382.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb232 pc:0xb231 imem_rd:0x1ACTUAL: npc:0xb232 pc:0xb231 imem_rd:0x1
# UVM_INFO @ 27384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb277 
# UVM_INFO @ 27384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb233 pc:0xb232 imem_rd:0x1
# UVM_INFO @ 27401.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 27401.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 27401.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 27401.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 27401.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 111  
# IR PCOFFSET9         : 111100010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45617  
# **********************************************
# Time: 27401.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 111  
# IR PCOFFSET9         : 111100010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45617  
# **********************************************
# Time: 27401.000ns 
# 
# UVM_INFO @ 27401.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 27401.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb2d6 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb2d6 
# UVM_INFO @ 27402.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x2537 VSR2:0x2537 psr:0x4 ACTUAL: VSR1:0x2537 VSR2:0x2537 psr:0x4 
# UVM_INFO @ 27402.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb212 pcout:0xb212 dr:0x0 sr1:0x7 sr2:0x7 IR_Exec:0x3fe2 NZP:0x0 M_Data:0x2537 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb212 pcout:0xb212 dr:0x0 sr1:0x7 sr2:0x7 IR_Exec:0x3fe2 NZP:0x0 M_Data:0x2537 enable_execute_status:0x0 
# UVM_INFO @ 27402.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb233 pc:0xb232 imem_rd:0x1ACTUAL: npc:0xb233 pc:0xb232 imem_rd:0x1
# UVM_INFO @ 27404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb212 
# UVM_INFO @ 27404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb233 pc:0xb232 imem_rd:0x0
# UVM_INFO @ 27421.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 27421.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 27421.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 27421.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb212 DMem_din:0x2537 DMem_rd:0x0 memout:0xa389 ACTUAL: DMem_addr:0xb212 DMem_din:0x2537 DMem_rd:0x0 memout:0xa389 
# UVM_INFO @ 27422.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x2537 VSR2:0x2537 psr:0x4 ACTUAL: VSR1:0x2537 VSR2:0x2537 psr:0x4 
# UVM_INFO @ 27422.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb233 pc:0xb232 imem_rd:0x0ACTUAL: npc:0xb233 pc:0xb232 imem_rd:0x0
# UVM_INFO @ 27424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb212 
# UVM_INFO @ 27424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb234 pc:0xb233 imem_rd:0x1
# UVM_INFO @ 27441.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 27441.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 27441.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 27441.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 27441.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 111  
# IR PCOFFSET9         : 111100010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45618  
# **********************************************
# Time: 27441.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 111  
# IR PCOFFSET9         : 111100010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45618  
# **********************************************
# Time: 27441.000ns 
# 
# UVM_INFO @ 27441.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 27441.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6be5 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6be5 
# UVM_INFO @ 27442.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x2537 VSR2:0x2537 psr:0x4 ACTUAL: VSR1:0x2537 VSR2:0x2537 psr:0x4 
# UVM_INFO @ 27442.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb213 pcout:0xb213 dr:0x0 sr1:0x7 sr2:0x7 IR_Exec:0x3fe2 NZP:0x0 M_Data:0x2537 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb213 pcout:0xb213 dr:0x0 sr1:0x7 sr2:0x7 IR_Exec:0x3fe2 NZP:0x0 M_Data:0x2537 enable_execute_status:0x0 
# UVM_INFO @ 27442.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb234 pc:0xb233 imem_rd:0x1ACTUAL: npc:0xb234 pc:0xb233 imem_rd:0x1
# UVM_INFO @ 27444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb213 
# UVM_INFO @ 27444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb234 pc:0xb233 imem_rd:0x0
# UVM_INFO @ 27461.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 27461.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 27461.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 27461.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb213 DMem_din:0x2537 DMem_rd:0x0 memout:0x6ad8 ACTUAL: DMem_addr:0xb213 DMem_din:0x2537 DMem_rd:0x0 memout:0x6ad8 
# UVM_INFO @ 27462.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x003c VSR2:0x69ee psr:0x4 ACTUAL: VSR1:0x003c VSR2:0x69ee psr:0x4 
# UVM_INFO @ 27462.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb234 pc:0xb233 imem_rd:0x0ACTUAL: npc:0xb234 pc:0xb233 imem_rd:0x0
# UVM_INFO @ 27464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb213 
# UVM_INFO @ 27464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb235 pc:0xb234 imem_rd:0x1
# UVM_INFO @ 27481.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 27481.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 27481.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 27481.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 27481.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 110  
# IR SR1               : 011  
# IR IM                : 0  
# IR SR2               : 001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45619  
# **********************************************
# Time: 27481.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 110  
# IR SR1               : 011  
# IR IM                : 0  
# IR SR2               : 001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45619  
# **********************************************
# Time: 27481.000ns 
# 
# UVM_INFO @ 27481.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 27481.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3a6a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3a6a 
# UVM_INFO @ 27482.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x003c VSR2:0x69ee psr:0x4 ACTUAL: VSR1:0x003c VSR2:0x69ee psr:0x4 
# UVM_INFO @ 27482.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x002c pcout:0x002c dr:0x6 sr1:0x3 sr2:0x1 IR_Exec:0x5cc1 NZP:0x0 M_Data:0x69ee enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x002c pcout:0x002c dr:0x6 sr1:0x3 sr2:0x1 IR_Exec:0x5cc1 NZP:0x0 M_Data:0x69ee enable_execute_status:0x0 
# UVM_INFO @ 27482.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb235 pc:0xb234 imem_rd:0x1ACTUAL: npc:0xb235 pc:0xb234 imem_rd:0x1
# UVM_INFO @ 27484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x002c 
# UVM_INFO @ 27484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb236 pc:0xb235 imem_rd:0x1
# UVM_INFO @ 27501.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 27501.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 27501.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 27501.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 001  
# IR SR1               : 100  
# IR IM                : 0  
# IR SR2               : 101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45620  
# **********************************************
# Time: 27501.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 001  
# IR SR1               : 100  
# IR IM                : 0  
# IR SR2               : 101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45620  
# **********************************************
# Time: 27501.000ns 
# 
# UVM_INFO @ 27501.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 27501.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xde97 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xde97 
# UVM_INFO @ 27502.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb277 VSR2:0x40e4 psr:0x1 ACTUAL: VSR1:0xb277 VSR2:0x40e4 psr:0x1 
# UVM_INFO @ 27502.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb275 pcout:0xb275 dr:0x1 sr1:0x4 sr2:0x5 IR_Exec:0x5335 NZP:0x0 M_Data:0x40e4 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb275 pcout:0xb275 dr:0x1 sr1:0x4 sr2:0x5 IR_Exec:0x5335 NZP:0x0 M_Data:0x40e4 enable_execute_status:0x0 
# UVM_INFO @ 27502.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb236 pc:0xb235 imem_rd:0x1ACTUAL: npc:0xb236 pc:0xb235 imem_rd:0x1
# UVM_INFO @ 27504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb275 
# UVM_INFO @ 27504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb237 pc:0xb236 imem_rd:0x1
# UVM_INFO @ 27521.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 27521.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 27521.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 27521.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2326 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2326 
# UVM_INFO @ 27522.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x40e4 VSR2:0x40e4 psr:0x4 ACTUAL: VSR1:0x40e4 VSR2:0x40e4 psr:0x4 
# UVM_INFO @ 27522.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb237 pc:0xb236 imem_rd:0x1ACTUAL: npc:0xb237 pc:0xb236 imem_rd:0x1
# UVM_INFO @ 27524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb275 
# UVM_INFO @ 27524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb238 pc:0xb237 imem_rd:0x1
# UVM_INFO @ 27541.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 27541.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 27541.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 27541.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 27541.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5a6b ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5a6b 
# UVM_INFO @ 27542.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x40e4 VSR2:0x40e4 psr:0x4 ACTUAL: VSR1:0x40e4 VSR2:0x40e4 psr:0x4 
# UVM_INFO @ 27542.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb238 pc:0xb237 imem_rd:0x1ACTUAL: npc:0xb238 pc:0xb237 imem_rd:0x1
# UVM_INFO @ 27544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb275 
# UVM_INFO @ 27544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb239 pc:0xb238 imem_rd:0x1
# UVM_INFO @ 27561.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 27561.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 27561.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 27561.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 27561.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 011  
# IR SR1               : 111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45623  
# **********************************************
# Time: 27561.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 011  
# IR SR1               : 111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45623  
# **********************************************
# Time: 27561.000ns 
# 
# UVM_INFO @ 27561.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 27561.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x54c6 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x54c6 
# UVM_INFO @ 27562.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x2537 VSR2:0x2537 psr:0x4 ACTUAL: VSR1:0x2537 VSR2:0x2537 psr:0x4 
# UVM_INFO @ 27562.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xdac8 pcout:0xdac8 dr:0x3 sr1:0x7 sr2:0x7 IR_Exec:0x97ff NZP:0x0 M_Data:0x2537 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xdac8 pcout:0xdac8 dr:0x3 sr1:0x7 sr2:0x7 IR_Exec:0x97ff NZP:0x0 M_Data:0x2537 enable_execute_status:0x0 
# UVM_INFO @ 27562.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb239 pc:0xb238 imem_rd:0x1ACTUAL: npc:0xb239 pc:0xb238 imem_rd:0x1
# UVM_INFO @ 27564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xdac8 
# UVM_INFO @ 27564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb23a pc:0xb239 imem_rd:0x1
# UVM_INFO @ 27581.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 27581.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 27581.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 27581.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 27581.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 011  
# IR SR1               : 111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45624  
# **********************************************
# Time: 27581.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 011  
# IR SR1               : 111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45624  
# **********************************************
# Time: 27581.000ns 
# 
# UVM_INFO @ 27581.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 27581.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6739 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6739 
# UVM_INFO @ 27582.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x2537 VSR2:0x2537 psr:0x4 ACTUAL: VSR1:0x2537 VSR2:0x2537 psr:0x4 
# UVM_INFO @ 27582.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xdac8 pcout:0xdac8 dr:0x3 sr1:0x7 sr2:0x7 IR_Exec:0x97ff NZP:0x0 M_Data:0x2537 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xdac8 pcout:0xdac8 dr:0x3 sr1:0x7 sr2:0x7 IR_Exec:0x97ff NZP:0x0 M_Data:0x2537 enable_execute_status:0x0 
# UVM_INFO @ 27582.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb23a pc:0xb239 imem_rd:0x1ACTUAL: npc:0xb23a pc:0xb239 imem_rd:0x1
# UVM_INFO @ 27584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xdac8 
# UVM_INFO @ 27584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb23b pc:0xb23a imem_rd:0x1
# UVM_INFO @ 27601.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 27601.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 27601.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 27601.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 27601.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 010  
# IR PCOFFSET9         : 100111101  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45625  
# **********************************************
# Time: 27601.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 010  
# IR PCOFFSET9         : 100111101  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45625  
# **********************************************
# Time: 27601.000ns 
# 
# UVM_INFO @ 27601.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 27601.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4e4a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4e4a 
# UVM_INFO @ 27602.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb277 VSR2:0x40e4 psr:0x4 ACTUAL: VSR1:0xb277 VSR2:0x40e4 psr:0x4 
# UVM_INFO @ 27602.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb175 pcout:0xb175 dr:0x2 sr1:0x4 sr2:0x0 IR_Exec:0x253d NZP:0x0 M_Data:0x40e4 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb175 pcout:0xb175 dr:0x2 sr1:0x4 sr2:0x0 IR_Exec:0x253d NZP:0x0 M_Data:0x40e4 enable_execute_status:0x0 
# UVM_INFO @ 27602.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb23b pc:0xb23a imem_rd:0x1ACTUAL: npc:0xb23b pc:0xb23a imem_rd:0x1
# UVM_INFO @ 27604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb175 
# UVM_INFO @ 27604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb23b pc:0xb23a imem_rd:0x0
# UVM_INFO @ 27621.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 27621.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 27621.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 27621.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb175 DMem_din:0x0000 DMem_rd:0x1 memout:0x211c ACTUAL: DMem_addr:0xb175 DMem_din:0x0000 DMem_rd:0x1 memout:0x211c 
# UVM_INFO @ 27622.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb277 VSR2:0x40e4 psr:0x4 ACTUAL: VSR1:0xb277 VSR2:0x40e4 psr:0x4 
# UVM_INFO @ 27622.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb23b pc:0xb23a imem_rd:0x0ACTUAL: npc:0xb23b pc:0xb23a imem_rd:0x0
# UVM_INFO @ 27624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb175 
# UVM_INFO @ 27624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb23c pc:0xb23b imem_rd:0x1
# UVM_INFO @ 27641.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 27641.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 27641.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 27641.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 27641.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 010  
# IR PCOFFSET9         : 100111101  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45626  
# **********************************************
# Time: 27641.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 010  
# IR PCOFFSET9         : 100111101  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45626  
# **********************************************
# Time: 27641.000ns 
# 
# UVM_INFO @ 27641.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 27641.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7657 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7657 
# UVM_INFO @ 27642.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb277 VSR2:0x40e4 psr:0x1 ACTUAL: VSR1:0xb277 VSR2:0x40e4 psr:0x1 
# UVM_INFO @ 27642.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb176 pcout:0xb176 dr:0x2 sr1:0x4 sr2:0x0 IR_Exec:0x253d NZP:0x0 M_Data:0x40e4 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb176 pcout:0xb176 dr:0x2 sr1:0x4 sr2:0x0 IR_Exec:0x253d NZP:0x0 M_Data:0x40e4 enable_execute_status:0x0 
# UVM_INFO @ 27642.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb23c pc:0xb23b imem_rd:0x1ACTUAL: npc:0xb23c pc:0xb23b imem_rd:0x1
# UVM_INFO @ 27644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb176 
# UVM_INFO @ 27644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb23c pc:0xb23b imem_rd:0x0
# UVM_INFO @ 27661.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 27661.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 27661.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 27661.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb176 DMem_din:0x0000 DMem_rd:0x1 memout:0xb5cb ACTUAL: DMem_addr:0xb176 DMem_din:0x0000 DMem_rd:0x1 memout:0xb5cb 
# UVM_INFO @ 27662.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xdac8 VSR2:0x40e4 psr:0x1 ACTUAL: VSR1:0xdac8 VSR2:0x40e4 psr:0x1 
# UVM_INFO @ 27662.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb23c pc:0xb23b imem_rd:0x0ACTUAL: npc:0xb23c pc:0xb23b imem_rd:0x0
# UVM_INFO @ 27664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb176 
# UVM_INFO @ 27664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb23d pc:0xb23c imem_rd:0x1
# UVM_INFO @ 27681.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 27681.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 27681.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 27681.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 27681.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 101  
# IR PCOFFSET9         : 011100100  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45627  
# **********************************************
# Time: 27681.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 101  
# IR PCOFFSET9         : 011100100  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45627  
# **********************************************
# Time: 27681.000ns 
# 
# UVM_INFO @ 27681.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 27681.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd25a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd25a 
# UVM_INFO @ 27682.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xdac8 VSR2:0x40e4 psr:0x4 ACTUAL: VSR1:0xdac8 VSR2:0x40e4 psr:0x4 
# UVM_INFO @ 27682.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb31e pcout:0xb31e dr:0x5 sr1:0x3 sr2:0x0 IR_Exec:0x2ae4 NZP:0x0 M_Data:0x40e4 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb31e pcout:0xb31e dr:0x5 sr1:0x3 sr2:0x0 IR_Exec:0x2ae4 NZP:0x0 M_Data:0x40e4 enable_execute_status:0x0 
# UVM_INFO @ 27682.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb23d pc:0xb23c imem_rd:0x1ACTUAL: npc:0xb23d pc:0xb23c imem_rd:0x1
# UVM_INFO @ 27684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb31e 
# UVM_INFO @ 27684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb23d pc:0xb23c imem_rd:0x0
# UVM_INFO @ 27701.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 27701.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 27701.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 27701.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb31e DMem_din:0x0000 DMem_rd:0x1 memout:0x8d71 ACTUAL: DMem_addr:0xb31e DMem_din:0x0000 DMem_rd:0x1 memout:0x8d71 
# UVM_INFO @ 27702.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x40e4 VSR2:0xdac8 psr:0x4 ACTUAL: VSR1:0x40e4 VSR2:0xdac8 psr:0x4 
# UVM_INFO @ 27702.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb23d pc:0xb23c imem_rd:0x0ACTUAL: npc:0xb23d pc:0xb23c imem_rd:0x0
# UVM_INFO @ 27704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb31e 
# UVM_INFO @ 27704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb23e pc:0xb23d imem_rd:0x1
# UVM_INFO @ 27721.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 27721.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 27721.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 27721.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 27721.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 011  
# IR PCOFFSET9         : 101010111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45628  
# **********************************************
# Time: 27721.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 011  
# IR PCOFFSET9         : 101010111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45628  
# **********************************************
# Time: 27721.000ns 
# 
# UVM_INFO @ 27721.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 27721.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x70b0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x70b0 
# UVM_INFO @ 27722.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x40e4 VSR2:0xdac8 psr:0x1 ACTUAL: VSR1:0x40e4 VSR2:0xdac8 psr:0x1 
# UVM_INFO @ 27722.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb192 pcout:0xb192 dr:0x0 sr1:0x5 sr2:0x3 IR_Exec:0xb757 NZP:0x0 M_Data:0xdac8 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb192 pcout:0xb192 dr:0x0 sr1:0x5 sr2:0x3 IR_Exec:0xb757 NZP:0x0 M_Data:0xdac8 enable_execute_status:0x0 
# UVM_INFO @ 27722.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb23e pc:0xb23d imem_rd:0x1ACTUAL: npc:0xb23e pc:0xb23d imem_rd:0x1
# UVM_INFO @ 27724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb192 
# UVM_INFO @ 27724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb23e pc:0xb23d imem_rd:0x0
# UVM_INFO @ 27741.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 27741.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 27741.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 27741.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb192 DMem_din:0x0000 DMem_rd:0x1 memout:0x791a ACTUAL: DMem_addr:0xb192 DMem_din:0x0000 DMem_rd:0x1 memout:0x791a 
# UVM_INFO @ 27742.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x40e4 VSR2:0x40e4 psr:0x1 ACTUAL: VSR1:0x40e4 VSR2:0x40e4 psr:0x1 
# UVM_INFO @ 27742.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb23e pc:0xb23d imem_rd:0x0ACTUAL: npc:0xb23e pc:0xb23d imem_rd:0x0
# UVM_INFO @ 27744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb192 
# UVM_INFO @ 27744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb23e pc:0xb23d imem_rd:0x0
# UVM_INFO @ 27761.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 27761.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 27761.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 27761.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x04c0 DMem_din:0xdac8 DMem_rd:0x0 memout:0x04c0 ACTUAL: DMem_addr:0x04c0 DMem_din:0xdac8 DMem_rd:0x0 memout:0x04c0 
# UVM_INFO @ 27762.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x40e4 VSR2:0x40e4 psr:0x1 ACTUAL: VSR1:0x40e4 VSR2:0x40e4 psr:0x1 
# UVM_INFO @ 27762.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb23e pc:0xb23d imem_rd:0x0ACTUAL: npc:0xb23e pc:0xb23d imem_rd:0x0
# UVM_INFO @ 27764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb192 
# UVM_INFO @ 27764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb23f pc:0xb23e imem_rd:0x1
# UVM_INFO @ 27781.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 27781.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 27781.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 27781.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 27781.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 010  
# IR PCOFFSET9         : 000011110  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45629  
# **********************************************
# Time: 27781.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 010  
# IR PCOFFSET9         : 000011110  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45629  
# **********************************************
# Time: 27781.000ns 
# 
# UVM_INFO @ 27781.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 27781.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x438e ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x438e 
# UVM_INFO @ 27782.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x40e4 VSR2:0x40e4 psr:0x1 ACTUAL: VSR1:0x40e4 VSR2:0x40e4 psr:0x1 
# UVM_INFO @ 27782.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xb25a pcout:0xb25a dr:0x2 sr1:0x0 sr2:0x0 IR_Exec:0xe41e NZP:0x0 M_Data:0x40e4 enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xb25a pcout:0xb25a dr:0x2 sr1:0x0 sr2:0x0 IR_Exec:0xe41e NZP:0x0 M_Data:0x40e4 enable_execute_status:0x0 
# UVM_INFO @ 27782.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb23f pc:0xb23e imem_rd:0x1ACTUAL: npc:0xb23f pc:0xb23e imem_rd:0x1
# UVM_INFO @ 27784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb25a 
# UVM_INFO @ 27784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb240 pc:0xb23f imem_rd:0x1
# UVM_INFO @ 27801.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 27801.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 27801.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 27801.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 27801.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 100  
# IR PCOFFSET9         : 100101010  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45630  
# **********************************************
# Time: 27801.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 100  
# IR PCOFFSET9         : 100101010  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45630  
# **********************************************
# Time: 27801.000ns 
# 
# UVM_INFO @ 27801.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 27801.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3ae3 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3ae3 
# UVM_INFO @ 27802.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb277 VSR2:0x40e4 psr:0x4 ACTUAL: VSR1:0xb277 VSR2:0x40e4 psr:0x4 
# UVM_INFO @ 27802.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xb167 pcout:0xb167 dr:0x4 sr1:0x4 sr2:0x0 IR_Exec:0xe92a NZP:0x0 M_Data:0x40e4 enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xb167 pcout:0xb167 dr:0x4 sr1:0x4 sr2:0x0 IR_Exec:0xe92a NZP:0x0 M_Data:0x40e4 enable_execute_status:0x0 
# UVM_INFO @ 27802.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb240 pc:0xb23f imem_rd:0x1ACTUAL: npc:0xb240 pc:0xb23f imem_rd:0x1
# UVM_INFO @ 27804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb167 
# UVM_INFO @ 27804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb241 pc:0xb240 imem_rd:0x1
# UVM_INFO @ 27821.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 27821.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 27821.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 27821.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 27821.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 100  
# IR PCOFFSET9         : 100101010  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45631  
# **********************************************
# Time: 27821.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 100  
# IR PCOFFSET9         : 100101010  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45631  
# **********************************************
# Time: 27821.000ns 
# 
# UVM_INFO @ 27821.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 27821.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x02a1 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x02a1 
# UVM_INFO @ 27822.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb277 VSR2:0x40e4 psr:0x4 ACTUAL: VSR1:0xb277 VSR2:0x40e4 psr:0x4 
# UVM_INFO @ 27822.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xb168 pcout:0xb168 dr:0x4 sr1:0x4 sr2:0x0 IR_Exec:0xe92a NZP:0x0 M_Data:0x40e4 enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xb168 pcout:0xb168 dr:0x4 sr1:0x4 sr2:0x0 IR_Exec:0xe92a NZP:0x0 M_Data:0x40e4 enable_execute_status:0x0 
# UVM_INFO @ 27822.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb241 pc:0xb240 imem_rd:0x1ACTUAL: npc:0xb241 pc:0xb240 imem_rd:0x1
# UVM_INFO @ 27824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb168 
# UVM_INFO @ 27824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb242 pc:0xb241 imem_rd:0x1
# UVM_INFO @ 27841.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 27841.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 27841.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 27841.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 27841.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 111  
# IR SR1               : 010  
# IR IM                : 0  
# IR SR2               : 010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45632  
# **********************************************
# Time: 27841.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 111  
# IR SR1               : 010  
# IR IM                : 0  
# IR SR2               : 010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45632  
# **********************************************
# Time: 27841.000ns 
# 
# UVM_INFO @ 27841.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 27841.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5f51 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5f51 
# UVM_INFO @ 27842.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb25a VSR2:0xb25a psr:0x4 ACTUAL: VSR1:0xb25a VSR2:0xb25a psr:0x4 
# UVM_INFO @ 27842.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x64b4 pcout:0x64b4 dr:0x7 sr1:0x2 sr2:0x2 IR_Exec:0x1e82 NZP:0x0 M_Data:0xb25a enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x64b4 pcout:0x64b4 dr:0x7 sr1:0x2 sr2:0x2 IR_Exec:0x1e82 NZP:0x0 M_Data:0xb25a enable_execute_status:0x0 
# UVM_INFO @ 27842.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb242 pc:0xb241 imem_rd:0x1ACTUAL: npc:0xb242 pc:0xb241 imem_rd:0x1
# UVM_INFO @ 27844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x64b4 
# UVM_INFO @ 27844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb243 pc:0xb242 imem_rd:0x1
# UVM_INFO @ 27861.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 27861.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 27861.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 27861.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 27861.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 111  
# IR SR1               : 010  
# IR IM                : 0  
# IR SR2               : 010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45633  
# **********************************************
# Time: 27861.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 111  
# IR SR1               : 010  
# IR IM                : 0  
# IR SR2               : 010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45633  
# **********************************************
# Time: 27861.000ns 
# 
# UVM_INFO @ 27861.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 27861.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb121 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb121 
# UVM_INFO @ 27862.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb25a VSR2:0xb25a psr:0x1 ACTUAL: VSR1:0xb25a VSR2:0xb25a psr:0x1 
# UVM_INFO @ 27862.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x64b4 pcout:0x64b4 dr:0x7 sr1:0x2 sr2:0x2 IR_Exec:0x1e82 NZP:0x0 M_Data:0xb25a enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x64b4 pcout:0x64b4 dr:0x7 sr1:0x2 sr2:0x2 IR_Exec:0x1e82 NZP:0x0 M_Data:0xb25a enable_execute_status:0x0 
# UVM_INFO @ 27862.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb243 pc:0xb242 imem_rd:0x1ACTUAL: npc:0xb243 pc:0xb242 imem_rd:0x1
# UVM_INFO @ 27864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x64b4 
# UVM_INFO @ 27864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb244 pc:0xb243 imem_rd:0x1
# UVM_INFO @ 27881.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 27881.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 27881.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 27881.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 27881.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 110  
# IR PCOFFSET9         : 101001100  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45634  
# **********************************************
# Time: 27881.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 110  
# IR PCOFFSET9         : 101001100  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45634  
# **********************************************
# Time: 27881.000ns 
# 
# UVM_INFO @ 27881.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 27881.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf17c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf17c 
# UVM_INFO @ 27882.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x70b0 VSR2:0x40e4 psr:0x1 ACTUAL: VSR1:0x70b0 VSR2:0x40e4 psr:0x1 
# UVM_INFO @ 27882.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb18d pcout:0xb18d dr:0x6 sr1:0x5 sr2:0x0 IR_Exec:0x2d4c NZP:0x0 M_Data:0x40e4 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb18d pcout:0xb18d dr:0x6 sr1:0x5 sr2:0x0 IR_Exec:0x2d4c NZP:0x0 M_Data:0x40e4 enable_execute_status:0x0 
# UVM_INFO @ 27882.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb244 pc:0xb243 imem_rd:0x1ACTUAL: npc:0xb244 pc:0xb243 imem_rd:0x1
# UVM_INFO @ 27884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb18d 
# UVM_INFO @ 27884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb244 pc:0xb243 imem_rd:0x0
# UVM_INFO @ 27901.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 27901.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 27901.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 27901.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb18d DMem_din:0x0000 DMem_rd:0x1 memout:0x7f52 ACTUAL: DMem_addr:0xb18d DMem_din:0x0000 DMem_rd:0x1 memout:0x7f52 
# UVM_INFO @ 27902.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x70b0 VSR2:0x40e4 psr:0x1 ACTUAL: VSR1:0x70b0 VSR2:0x40e4 psr:0x1 
# UVM_INFO @ 27902.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb244 pc:0xb243 imem_rd:0x0ACTUAL: npc:0xb244 pc:0xb243 imem_rd:0x0
# UVM_INFO @ 27904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb18d 
# UVM_INFO @ 27904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb245 pc:0xb244 imem_rd:0x1
# UVM_INFO @ 27921.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 27921.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 27921.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 27921.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 27921.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 110  
# IR PCOFFSET9         : 101001100  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45635  
# **********************************************
# Time: 27921.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 110  
# IR PCOFFSET9         : 101001100  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45635  
# **********************************************
# Time: 27921.000ns 
# 
# UVM_INFO @ 27921.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 27921.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf0fd ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf0fd 
# UVM_INFO @ 27922.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x70b0 VSR2:0x40e4 psr:0x4 ACTUAL: VSR1:0x70b0 VSR2:0x40e4 psr:0x4 
# UVM_INFO @ 27922.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb18e pcout:0xb18e dr:0x6 sr1:0x5 sr2:0x0 IR_Exec:0x2d4c NZP:0x0 M_Data:0x40e4 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb18e pcout:0xb18e dr:0x6 sr1:0x5 sr2:0x0 IR_Exec:0x2d4c NZP:0x0 M_Data:0x40e4 enable_execute_status:0x0 
# UVM_INFO @ 27922.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb245 pc:0xb244 imem_rd:0x1ACTUAL: npc:0xb245 pc:0xb244 imem_rd:0x1
# UVM_INFO @ 27924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb18e 
# UVM_INFO @ 27924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb245 pc:0xb244 imem_rd:0x0
# UVM_INFO @ 27941.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 27941.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 27941.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 27941.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb18e DMem_din:0x0000 DMem_rd:0x1 memout:0x153d ACTUAL: DMem_addr:0xb18e DMem_din:0x0000 DMem_rd:0x1 memout:0x153d 
# UVM_INFO @ 27942.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x40e4 VSR2:0x40e4 psr:0x4 ACTUAL: VSR1:0x40e4 VSR2:0x40e4 psr:0x4 
# UVM_INFO @ 27942.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb245 pc:0xb244 imem_rd:0x0ACTUAL: npc:0xb245 pc:0xb244 imem_rd:0x0
# UVM_INFO @ 27944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb18e 
# UVM_INFO @ 27944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb246 pc:0xb245 imem_rd:0x1
# UVM_INFO @ 27961.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 27961.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 27961.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 27961.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 001  
# IR PCOFFSET9         : 000110111  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45636  
# **********************************************
# Time: 27961.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 001  
# IR PCOFFSET9         : 000110111  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45636  
# **********************************************
# Time: 27961.000ns 
# 
# UVM_INFO @ 27961.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 27961.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc699 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc699 
# UVM_INFO @ 27962.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x40e4 VSR2:0x40e4 psr:0x4 ACTUAL: VSR1:0x40e4 VSR2:0x40e4 psr:0x4 
# UVM_INFO @ 27962.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xb27a pcout:0xb27a dr:0x1 sr1:0x0 sr2:0x0 IR_Exec:0xe237 NZP:0x0 M_Data:0x40e4 enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xb27a pcout:0xb27a dr:0x1 sr1:0x0 sr2:0x0 IR_Exec:0xe237 NZP:0x0 M_Data:0x40e4 enable_execute_status:0x0 
# UVM_INFO @ 27962.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb246 pc:0xb245 imem_rd:0x1ACTUAL: npc:0xb246 pc:0xb245 imem_rd:0x1
# UVM_INFO @ 27964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb27a 
# UVM_INFO @ 27964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb247 pc:0xb246 imem_rd:0x1
# UVM_INFO @ 27981.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 27981.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 27981.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 27981.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8bb4 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8bb4 
# UVM_INFO @ 27982.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x40e4 VSR2:0x40e4 psr:0x4 ACTUAL: VSR1:0x40e4 VSR2:0x40e4 psr:0x4 
# UVM_INFO @ 27982.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb247 pc:0xb246 imem_rd:0x1ACTUAL: npc:0xb247 pc:0xb246 imem_rd:0x1
# UVM_INFO @ 27984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb27a 
# UVM_INFO @ 27984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb248 pc:0xb247 imem_rd:0x1
# UVM_INFO @ 28001.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 28001.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 28001.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 28001.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb657 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb657 
# UVM_INFO @ 28002.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x40e4 VSR2:0x40e4 psr:0x4 ACTUAL: VSR1:0x40e4 VSR2:0x40e4 psr:0x4 
# UVM_INFO @ 28002.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb248 pc:0xb247 imem_rd:0x1ACTUAL: npc:0xb248 pc:0xb247 imem_rd:0x1
# UVM_INFO @ 28004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb27a 
# UVM_INFO @ 28004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb249 pc:0xb248 imem_rd:0x1
# UVM_INFO @ 28021.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 28021.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 28021.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 28021.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 28021.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xacae ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xacae 
# UVM_INFO @ 28022.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x40e4 VSR2:0x40e4 psr:0x4 ACTUAL: VSR1:0x40e4 VSR2:0x40e4 psr:0x4 
# UVM_INFO @ 28022.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb249 pc:0xb248 imem_rd:0x1ACTUAL: npc:0xb249 pc:0xb248 imem_rd:0x1
# UVM_INFO @ 28024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb27a 
# UVM_INFO @ 28024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb24a pc:0xb249 imem_rd:0x1
# UVM_INFO @ 28041.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 28041.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 28041.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 28041.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 28041.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 110  
# IR SR1               : 101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45640  
# **********************************************
# Time: 28041.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 110  
# IR SR1               : 101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45640  
# **********************************************
# Time: 28041.000ns 
# 
# UVM_INFO @ 28041.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 28041.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa68a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa68a 
# UVM_INFO @ 28042.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x70b0 VSR2:0x64b4 psr:0x4 ACTUAL: VSR1:0x70b0 VSR2:0x64b4 psr:0x4 
# UVM_INFO @ 28042.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x8f4f pcout:0x8f4f dr:0x6 sr1:0x5 sr2:0x7 IR_Exec:0x9d7f NZP:0x0 M_Data:0x64b4 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x8f4f pcout:0x8f4f dr:0x6 sr1:0x5 sr2:0x7 IR_Exec:0x9d7f NZP:0x0 M_Data:0x64b4 enable_execute_status:0x0 
# UVM_INFO @ 28042.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb24a pc:0xb249 imem_rd:0x1ACTUAL: npc:0xb24a pc:0xb249 imem_rd:0x1
# UVM_INFO @ 28044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x8f4f 
# UVM_INFO @ 28044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb24a pc:0xb249 imem_rd:0x0
# UVM_INFO @ 28061.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 28061.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 28061.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 28061.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 28061.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 110  
# IR SR1               : 101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45641  
# **********************************************
# Time: 28061.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 110  
# IR SR1               : 101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45641  
# **********************************************
# Time: 28061.000ns 
# 
# UVM_INFO @ 28061.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 28061.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb6bd ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb6bd 
# UVM_INFO @ 28062.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x70b0 VSR2:0x64b4 psr:0x4 ACTUAL: VSR1:0x70b0 VSR2:0x64b4 psr:0x4 
# UVM_INFO @ 28062.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x8f4f pcout:0x8f4f dr:0x6 sr1:0x5 sr2:0x7 IR_Exec:0x9d7f NZP:0x0 M_Data:0x64b4 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x8f4f pcout:0x8f4f dr:0x6 sr1:0x5 sr2:0x7 IR_Exec:0x9d7f NZP:0x0 M_Data:0x64b4 enable_execute_status:0x0 
# UVM_INFO @ 28062.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb24a pc:0xb249 imem_rd:0x0ACTUAL: npc:0xb24a pc:0xb249 imem_rd:0x0
# UVM_INFO @ 28064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x8f4f 
# UVM_INFO @ 28064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb24a pc:0xb249 imem_rd:0x0
# UVM_INFO @ 28081.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 28081.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 28081.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 28081.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 28081.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x467c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x467c 
# UVM_INFO @ 28082.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x64b4 VSR2:0x40e4 psr:0x4 ACTUAL: VSR1:0x64b4 VSR2:0x40e4 psr:0x4 
# UVM_INFO @ 28082.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x64b4 pcout:0x64b4 dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0xc1c0 NZP:0x7 M_Data:0x40e4 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x64b4 pcout:0x64b4 dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0xc1c0 NZP:0x7 M_Data:0x40e4 enable_execute_status:0x0 
# UVM_INFO @ 28082.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb24a pc:0xb249 imem_rd:0x0ACTUAL: npc:0xb24a pc:0xb249 imem_rd:0x0
# UVM_INFO @ 28084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x64b4 
# UVM_INFO @ 28084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb24b pc:0xb24a imem_rd:0x1
# UVM_INFO @ 28101.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 28101.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 28101.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 28101.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4818 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4818 
# UVM_INFO @ 28102.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x64b4 VSR2:0x40e4 psr:0x1 ACTUAL: VSR1:0x64b4 VSR2:0x40e4 psr:0x1 
# UVM_INFO @ 28102.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb24b pc:0xb24a imem_rd:0x1ACTUAL: npc:0xb24b pc:0xb24a imem_rd:0x1
# UVM_INFO @ 28104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x64b4 
# UVM_INFO @ 28104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb24c pc:0xb24b imem_rd:0x1
# UVM_INFO @ 28121.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 28121.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 28121.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 28121.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : JMP 
# IR BaseR             : 111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001100  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45642  
# **********************************************
# Time: 28121.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : JMP 
# IR BaseR             : 111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001100  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45642  
# **********************************************
# Time: 28121.000ns 
# 
# UVM_INFO @ 28121.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 28121.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x35ea ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x35ea 
# UVM_INFO @ 28122.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x64b4 VSR2:0x64b4 psr:0x1 ACTUAL: VSR1:0x64b4 VSR2:0x64b4 psr:0x1 
# UVM_INFO @ 28122.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb24c pc:0xb24b imem_rd:0x1ACTUAL: npc:0xb24c pc:0xb24b imem_rd:0x1
# UVM_INFO @ 28124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x64b4 
# UVM_INFO @ 28124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb24d pc:0xb24c imem_rd:0x1
# UVM_INFO @ 28141.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 28141.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 28141.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 28141.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 28141.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 100  
# IR PCOFFSET9         : 000101100  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45643  
# **********************************************
# Time: 28141.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 100  
# IR PCOFFSET9         : 000101100  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45643  
# **********************************************
# Time: 28141.000ns 
# 
# UVM_INFO @ 28141.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 28141.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc16b ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc16b 
# UVM_INFO @ 28142.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x64b4 VSR2:0x64b4 psr:0x1 ACTUAL: VSR1:0x64b4 VSR2:0x64b4 psr:0x1 
# UVM_INFO @ 28142.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb276 pcout:0xb276 dr:0x4 sr1:0x0 sr2:0x0 IR_Exec:0x282c NZP:0x0 M_Data:0x64b4 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb276 pcout:0xb276 dr:0x4 sr1:0x0 sr2:0x0 IR_Exec:0x282c NZP:0x0 M_Data:0x64b4 enable_execute_status:0x0 
# UVM_INFO @ 28142.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb24d pc:0xb24c imem_rd:0x1ACTUAL: npc:0xb24d pc:0xb24c imem_rd:0x1
# UVM_INFO @ 28144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb276 
# UVM_INFO @ 28144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb24d pc:0xb24c imem_rd:0x0
# UVM_INFO @ 28161.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 28161.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 28161.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 28161.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb276 DMem_din:0x0000 DMem_rd:0x1 memout:0xd873 ACTUAL: DMem_addr:0xb276 DMem_din:0x0000 DMem_rd:0x1 memout:0xd873 
# UVM_INFO @ 28162.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x8f4f VSR2:0x64b4 psr:0x1 ACTUAL: VSR1:0x8f4f VSR2:0x64b4 psr:0x1 
# UVM_INFO @ 28162.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb24d pc:0xb24c imem_rd:0x0ACTUAL: npc:0xb24d pc:0xb24c imem_rd:0x0
# UVM_INFO @ 28164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb276 
# UVM_INFO @ 28164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb24e pc:0xb24d imem_rd:0x1
# UVM_INFO @ 28181.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 28181.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 28181.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 28181.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 010  
# IR SR1               : 110  
# IR IM                : 0  
# IR SR2               : 111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45644  
# **********************************************
# Time: 28181.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 010  
# IR SR1               : 110  
# IR IM                : 0  
# IR SR2               : 111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45644  
# **********************************************
# Time: 28181.000ns 
# 
# UVM_INFO @ 28181.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 28181.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x730b ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x730b 
# UVM_INFO @ 28182.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x8f4f VSR2:0x64b4 psr:0x1 ACTUAL: VSR1:0x8f4f VSR2:0x64b4 psr:0x1 
# UVM_INFO @ 28182.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x8f46 pcout:0x8f46 dr:0x2 sr1:0x6 sr2:0x7 IR_Exec:0x15b7 NZP:0x0 M_Data:0x64b4 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x8f46 pcout:0x8f46 dr:0x2 sr1:0x6 sr2:0x7 IR_Exec:0x15b7 NZP:0x0 M_Data:0x64b4 enable_execute_status:0x0 
# UVM_INFO @ 28182.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb24e pc:0xb24d imem_rd:0x1ACTUAL: npc:0xb24e pc:0xb24d imem_rd:0x1
# UVM_INFO @ 28184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x8f46 
# UVM_INFO @ 28184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb24f pc:0xb24e imem_rd:0x1
# UVM_INFO @ 28201.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 28201.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 28201.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 28201.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9c43 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9c43 
# UVM_INFO @ 28202.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x64b4 VSR2:0x64b4 psr:0x4 ACTUAL: VSR1:0x64b4 VSR2:0x64b4 psr:0x4 
# UVM_INFO @ 28202.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb24f pc:0xb24e imem_rd:0x1ACTUAL: npc:0xb24f pc:0xb24e imem_rd:0x1
# UVM_INFO @ 28204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x8f46 
# UVM_INFO @ 28204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb250 pc:0xb24f imem_rd:0x1
# UVM_INFO @ 28221.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 28221.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 28221.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 28221.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 28221.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8c21 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8c21 
# UVM_INFO @ 28222.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x64b4 VSR2:0x64b4 psr:0x4 ACTUAL: VSR1:0x64b4 VSR2:0x64b4 psr:0x4 
# UVM_INFO @ 28222.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb250 pc:0xb24f imem_rd:0x1ACTUAL: npc:0xb250 pc:0xb24f imem_rd:0x1
# UVM_INFO @ 28224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x8f46 
# UVM_INFO @ 28224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb251 pc:0xb250 imem_rd:0x1
# UVM_INFO @ 28241.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 28241.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 28241.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 28241.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 28241.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 011  
# IR BaseR             : 011  
# IR PCOFFSET6         : 011001  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45647  
# **********************************************
# Time: 28241.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 011  
# IR BaseR             : 011  
# IR PCOFFSET6         : 011001  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45647  
# **********************************************
# Time: 28241.000ns 
# 
# UVM_INFO @ 28241.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 28241.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd5c3 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd5c3 
# UVM_INFO @ 28242.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xdac8 VSR2:0x64b4 psr:0x4 ACTUAL: VSR1:0xdac8 VSR2:0x64b4 psr:0x4 
# UVM_INFO @ 28242.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xdae1 pcout:0xdae1 dr:0x3 sr1:0x3 sr2:0x0 IR_Exec:0x66d9 NZP:0x0 M_Data:0x64b4 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xdae1 pcout:0xdae1 dr:0x3 sr1:0x3 sr2:0x0 IR_Exec:0x66d9 NZP:0x0 M_Data:0x64b4 enable_execute_status:0x0 
# UVM_INFO @ 28242.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb251 pc:0xb250 imem_rd:0x1ACTUAL: npc:0xb251 pc:0xb250 imem_rd:0x1
# UVM_INFO @ 28244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xdae1 
# UVM_INFO @ 28244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb251 pc:0xb250 imem_rd:0x0
# UVM_INFO @ 28261.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 28261.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 28261.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 28261.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xdae1 DMem_din:0x0000 DMem_rd:0x1 memout:0x8827 ACTUAL: DMem_addr:0xdae1 DMem_din:0x0000 DMem_rd:0x1 memout:0x8827 
# UVM_INFO @ 28262.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xdac8 VSR2:0x64b4 psr:0x4 ACTUAL: VSR1:0xdac8 VSR2:0x64b4 psr:0x4 
# UVM_INFO @ 28262.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb251 pc:0xb250 imem_rd:0x0ACTUAL: npc:0xb251 pc:0xb250 imem_rd:0x0
# UVM_INFO @ 28264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xdae1 
# UVM_INFO @ 28264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb252 pc:0xb251 imem_rd:0x1
# UVM_INFO @ 28281.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 28281.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 28281.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 28281.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 28281.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 011  
# IR BaseR             : 011  
# IR PCOFFSET6         : 011001  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45648  
# **********************************************
# Time: 28281.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 011  
# IR BaseR             : 011  
# IR PCOFFSET6         : 011001  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45648  
# **********************************************
# Time: 28281.000ns 
# 
# UVM_INFO @ 28281.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 28281.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8592 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8592 
# UVM_INFO @ 28282.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xdac8 VSR2:0x64b4 psr:0x4 ACTUAL: VSR1:0xdac8 VSR2:0x64b4 psr:0x4 
# UVM_INFO @ 28282.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x85ab pcout:0x85ab dr:0x3 sr1:0x3 sr2:0x0 IR_Exec:0x66d9 NZP:0x0 M_Data:0x64b4 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x85ab pcout:0x85ab dr:0x3 sr1:0x3 sr2:0x0 IR_Exec:0x66d9 NZP:0x0 M_Data:0x64b4 enable_execute_status:0x0 
# UVM_INFO @ 28282.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb252 pc:0xb251 imem_rd:0x1ACTUAL: npc:0xb252 pc:0xb251 imem_rd:0x1
# UVM_INFO @ 28284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x85ab 
# UVM_INFO @ 28284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb252 pc:0xb251 imem_rd:0x0
# UVM_INFO @ 28301.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 28301.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 28301.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 28301.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x85ab DMem_din:0x0000 DMem_rd:0x1 memout:0x10f7 ACTUAL: DMem_addr:0x85ab DMem_din:0x0000 DMem_rd:0x1 memout:0x10f7 
# UVM_INFO @ 28302.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x730b VSR2:0x64b4 psr:0x4 ACTUAL: VSR1:0x730b VSR2:0x64b4 psr:0x4 
# UVM_INFO @ 28302.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb252 pc:0xb251 imem_rd:0x0ACTUAL: npc:0xb252 pc:0xb251 imem_rd:0x0
# UVM_INFO @ 28304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x85ab 
# UVM_INFO @ 28304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb253 pc:0xb252 imem_rd:0x1
# UVM_INFO @ 28321.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 28321.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 28321.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 28321.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 28321.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 100  
# IR PCOFFSET9         : 100010010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45649  
# **********************************************
# Time: 28321.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 100  
# IR PCOFFSET9         : 100010010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45649  
# **********************************************
# Time: 28321.000ns 
# 
# UVM_INFO @ 28321.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 28321.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9930 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9930 
# UVM_INFO @ 28322.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x730b VSR2:0x64b4 psr:0x4 ACTUAL: VSR1:0x730b VSR2:0x64b4 psr:0x4 
# UVM_INFO @ 28322.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb162 pcout:0xb162 dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x0912 NZP:0x4 M_Data:0x64b4 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb162 pcout:0xb162 dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x0912 NZP:0x4 M_Data:0x64b4 enable_execute_status:0x0 
# UVM_INFO @ 28322.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb253 pc:0xb252 imem_rd:0x1ACTUAL: npc:0xb253 pc:0xb252 imem_rd:0x1
# UVM_INFO @ 28324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb162 
# UVM_INFO @ 28324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb254 pc:0xb253 imem_rd:0x1
# UVM_INFO @ 28341.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 28341.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 28341.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 28341.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 28341.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 110  
# IR BaseR             : 001  
# IR PCOFFSET6         : 100001  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45650  
# **********************************************
# Time: 28341.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 110  
# IR BaseR             : 001  
# IR PCOFFSET6         : 100001  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45650  
# **********************************************
# Time: 28341.000ns 
# 
# UVM_INFO @ 28341.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 28341.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x755f ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x755f 
# UVM_INFO @ 28342.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb27a VSR2:0x64b4 psr:0x4 ACTUAL: VSR1:0xb27a VSR2:0x64b4 psr:0x4 
# UVM_INFO @ 28342.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb25b pcout:0xb25b dr:0x6 sr1:0x1 sr2:0x0 IR_Exec:0x6c61 NZP:0x0 M_Data:0x64b4 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb25b pcout:0xb25b dr:0x6 sr1:0x1 sr2:0x0 IR_Exec:0x6c61 NZP:0x0 M_Data:0x64b4 enable_execute_status:0x0 
# UVM_INFO @ 28342.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb254 pc:0xb253 imem_rd:0x1ACTUAL: npc:0xb254 pc:0xb253 imem_rd:0x1
# UVM_INFO @ 28344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb25b 
# UVM_INFO @ 28344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb254 pc:0xb253 imem_rd:0x0
# UVM_INFO @ 28361.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 28361.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 28361.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 28361.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb25b DMem_din:0x0000 DMem_rd:0x1 memout:0x3238 ACTUAL: DMem_addr:0xb25b DMem_din:0x0000 DMem_rd:0x1 memout:0x3238 
# UVM_INFO @ 28362.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x64b4 VSR2:0x8f4f psr:0x4 ACTUAL: VSR1:0x64b4 VSR2:0x8f4f psr:0x4 
# UVM_INFO @ 28362.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb254 pc:0xb253 imem_rd:0x0ACTUAL: npc:0xb254 pc:0xb253 imem_rd:0x0
# UVM_INFO @ 28364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb25b 
# UVM_INFO @ 28364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb255 pc:0xb254 imem_rd:0x1
# UVM_INFO @ 28381.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 28381.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 28381.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 28381.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 28381.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 011  
# IR SR1               : 111  
# IR IM                : 0  
# IR SR2               : 110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45651  
# **********************************************
# Time: 28381.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 011  
# IR SR1               : 111  
# IR IM                : 0  
# IR SR2               : 110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45651  
# **********************************************
# Time: 28381.000ns 
# 
# UVM_INFO @ 28381.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 28381.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb90a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb90a 
# UVM_INFO @ 28382.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x64b4 VSR2:0x8f4f psr:0x4 ACTUAL: VSR1:0x64b4 VSR2:0x8f4f psr:0x4 
# UVM_INFO @ 28382.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x1dbe pcout:0x1dbe dr:0x3 sr1:0x7 sr2:0x6 IR_Exec:0x17c6 NZP:0x0 M_Data:0x8f4f enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x1dbe pcout:0x1dbe dr:0x3 sr1:0x7 sr2:0x6 IR_Exec:0x17c6 NZP:0x0 M_Data:0x8f4f enable_execute_status:0x0 
# UVM_INFO @ 28382.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb255 pc:0xb254 imem_rd:0x1ACTUAL: npc:0xb255 pc:0xb254 imem_rd:0x1
# UVM_INFO @ 28384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x1dbe 
# UVM_INFO @ 28384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb256 pc:0xb255 imem_rd:0x1
# UVM_INFO @ 28401.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 28401.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 28401.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 28401.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 28401.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 100  
# IR BaseR             : 011  
# IR PCOFFSET6         : 110110  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45652  
# **********************************************
# Time: 28401.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 100  
# IR BaseR             : 011  
# IR PCOFFSET6         : 110110  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45652  
# **********************************************
# Time: 28401.000ns 
# 
# UVM_INFO @ 28401.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 28401.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xab76 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xab76 
# UVM_INFO @ 28402.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x9930 VSR2:0xb162 psr:0x1 ACTUAL: VSR1:0x9930 VSR2:0xb162 psr:0x1 
# UVM_INFO @ 28402.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x1db4 pcout:0x1db4 dr:0x4 sr1:0x3 sr2:0x0 IR_Exec:0x68f6 NZP:0x0 M_Data:0xb162 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x1db4 pcout:0x1db4 dr:0x4 sr1:0x3 sr2:0x0 IR_Exec:0x68f6 NZP:0x0 M_Data:0xb162 enable_execute_status:0x0 
# UVM_INFO @ 28402.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb256 pc:0xb255 imem_rd:0x1ACTUAL: npc:0xb256 pc:0xb255 imem_rd:0x1
# UVM_INFO @ 28404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x1db4 
# UVM_INFO @ 28404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb256 pc:0xb255 imem_rd:0x0
# UVM_INFO @ 28421.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 28421.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 28421.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 28421.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x1db4 DMem_din:0x0000 DMem_rd:0x1 memout:0x7144 ACTUAL: DMem_addr:0x1db4 DMem_din:0x0000 DMem_rd:0x1 memout:0x7144 
# UVM_INFO @ 28422.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x1dbe VSR2:0xb162 psr:0x1 ACTUAL: VSR1:0x1dbe VSR2:0xb162 psr:0x1 
# UVM_INFO @ 28422.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb256 pc:0xb255 imem_rd:0x0ACTUAL: npc:0xb256 pc:0xb255 imem_rd:0x0
# UVM_INFO @ 28424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x1db4 
# UVM_INFO @ 28424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb257 pc:0xb256 imem_rd:0x1
# UVM_INFO @ 28441.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 28441.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 28441.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 28441.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 28441.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 100  
# IR BaseR             : 011  
# IR PCOFFSET6         : 110110  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45653  
# **********************************************
# Time: 28441.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 100  
# IR BaseR             : 011  
# IR PCOFFSET6         : 110110  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45653  
# **********************************************
# Time: 28441.000ns 
# 
# UVM_INFO @ 28441.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 28441.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8102 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8102 
# UVM_INFO @ 28442.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x1dbe VSR2:0xb162 psr:0x4 ACTUAL: VSR1:0x1dbe VSR2:0xb162 psr:0x4 
# UVM_INFO @ 28442.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x1db4 pcout:0x1db4 dr:0x4 sr1:0x3 sr2:0x0 IR_Exec:0x68f6 NZP:0x0 M_Data:0xb162 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x1db4 pcout:0x1db4 dr:0x4 sr1:0x3 sr2:0x0 IR_Exec:0x68f6 NZP:0x0 M_Data:0xb162 enable_execute_status:0x0 
# UVM_INFO @ 28442.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb257 pc:0xb256 imem_rd:0x1ACTUAL: npc:0xb257 pc:0xb256 imem_rd:0x1
# UVM_INFO @ 28444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x1db4 
# UVM_INFO @ 28444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb257 pc:0xb256 imem_rd:0x0
# UVM_INFO @ 28461.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 28461.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 28461.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 28461.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x1db4 DMem_din:0x0000 DMem_rd:0x1 memout:0xcdb4 ACTUAL: DMem_addr:0x1db4 DMem_din:0x0000 DMem_rd:0x1 memout:0xcdb4 
# UVM_INFO @ 28462.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x8102 VSR2:0xb27a psr:0x4 ACTUAL: VSR1:0x8102 VSR2:0xb27a psr:0x4 
# UVM_INFO @ 28462.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb257 pc:0xb256 imem_rd:0x0ACTUAL: npc:0xb257 pc:0xb256 imem_rd:0x0
# UVM_INFO @ 28464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x1db4 
# UVM_INFO @ 28464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb258 pc:0xb257 imem_rd:0x1
# UVM_INFO @ 28481.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 28481.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 28481.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 28481.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 28481.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 001  
# IR PCOFFSET9         : 100001011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45654  
# **********************************************
# Time: 28481.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 001  
# IR PCOFFSET9         : 100001011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45654  
# **********************************************
# Time: 28481.000ns 
# 
# UVM_INFO @ 28481.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 28481.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0762 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0762 
# UVM_INFO @ 28482.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x8102 VSR2:0xb27a psr:0x1 ACTUAL: VSR1:0x8102 VSR2:0xb27a psr:0x1 
# UVM_INFO @ 28482.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb160 pcout:0xb160 dr:0x0 sr1:0x4 sr2:0x1 IR_Exec:0x330b NZP:0x0 M_Data:0xb27a enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb160 pcout:0xb160 dr:0x0 sr1:0x4 sr2:0x1 IR_Exec:0x330b NZP:0x0 M_Data:0xb27a enable_execute_status:0x0 
# UVM_INFO @ 28482.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb258 pc:0xb257 imem_rd:0x1ACTUAL: npc:0xb258 pc:0xb257 imem_rd:0x1
# UVM_INFO @ 28484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb160 
# UVM_INFO @ 28484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb258 pc:0xb257 imem_rd:0x0
# UVM_INFO @ 28501.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 28501.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 28501.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 28501.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb160 DMem_din:0xb27a DMem_rd:0x0 memout:0x9c5c ACTUAL: DMem_addr:0xb160 DMem_din:0xb27a DMem_rd:0x0 memout:0x9c5c 
# UVM_INFO @ 28502.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x70b0 VSR2:0xb162 psr:0x1 ACTUAL: VSR1:0x70b0 VSR2:0xb162 psr:0x1 
# UVM_INFO @ 28502.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb258 pc:0xb257 imem_rd:0x0ACTUAL: npc:0xb258 pc:0xb257 imem_rd:0x0
# UVM_INFO @ 28504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb160 
# UVM_INFO @ 28504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb259 pc:0xb258 imem_rd:0x1
# UVM_INFO @ 28521.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 28521.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 28521.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 28521.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 010  
# IR BaseR             : 101  
# IR PCOFFSET6         : 000111  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45655  
# **********************************************
# Time: 28521.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 010  
# IR BaseR             : 101  
# IR PCOFFSET6         : 000111  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45655  
# **********************************************
# Time: 28521.000ns 
# 
# UVM_INFO @ 28521.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 28521.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc615 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc615 
# UVM_INFO @ 28522.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x70b0 VSR2:0xb162 psr:0x1 ACTUAL: VSR1:0x70b0 VSR2:0xb162 psr:0x1 
# UVM_INFO @ 28522.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x70b7 pcout:0x70b7 dr:0x2 sr1:0x5 sr2:0x0 IR_Exec:0x6547 NZP:0x0 M_Data:0xb162 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x70b7 pcout:0x70b7 dr:0x2 sr1:0x5 sr2:0x0 IR_Exec:0x6547 NZP:0x0 M_Data:0xb162 enable_execute_status:0x0 
# UVM_INFO @ 28522.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb259 pc:0xb258 imem_rd:0x1ACTUAL: npc:0xb259 pc:0xb258 imem_rd:0x1
# UVM_INFO @ 28524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x70b7 
# UVM_INFO @ 28524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb259 pc:0xb258 imem_rd:0x0
# UVM_INFO @ 28541.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 28541.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 28541.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 28541.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x70b7 DMem_din:0x0000 DMem_rd:0x1 memout:0x1cc9 ACTUAL: DMem_addr:0x70b7 DMem_din:0x0000 DMem_rd:0x1 memout:0x1cc9 
# UVM_INFO @ 28542.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb162 VSR2:0xb162 psr:0x1 ACTUAL: VSR1:0xb162 VSR2:0xb162 psr:0x1 
# UVM_INFO @ 28542.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb259 pc:0xb258 imem_rd:0x0ACTUAL: npc:0xb259 pc:0xb258 imem_rd:0x0
# UVM_INFO @ 28544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x70b7 
# UVM_INFO @ 28544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb25a pc:0xb259 imem_rd:0x1
# UVM_INFO @ 28561.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 28561.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 28561.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 28561.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1e5d ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1e5d 
# UVM_INFO @ 28562.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb162 VSR2:0xb162 psr:0x1 ACTUAL: VSR1:0xb162 VSR2:0xb162 psr:0x1 
# UVM_INFO @ 28562.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb25a pc:0xb259 imem_rd:0x1ACTUAL: npc:0xb25a pc:0xb259 imem_rd:0x1
# UVM_INFO @ 28564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x70b7 
# UVM_INFO @ 28564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb25a pc:0xb259 imem_rd:0x0
# UVM_INFO @ 28581.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 28581.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 28581.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 28581.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x70b7 DMem_din:0x0000 DMem_rd:0x1 memout:0x6abe ACTUAL: DMem_addr:0x70b7 DMem_din:0x0000 DMem_rd:0x1 memout:0x6abe 
# UVM_INFO @ 28582.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb162 VSR2:0xb162 psr:0x1 ACTUAL: VSR1:0xb162 VSR2:0xb162 psr:0x1 
# UVM_INFO @ 28582.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb25a pc:0xb259 imem_rd:0x0ACTUAL: npc:0xb25a pc:0xb259 imem_rd:0x0
# UVM_INFO @ 28584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x70b7 
# UVM_INFO @ 28584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb25b pc:0xb25a imem_rd:0x1
# UVM_INFO @ 28601.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 28601.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 28601.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 28601.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xdf41 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xdf41 
# UVM_INFO @ 28602.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb162 VSR2:0xb162 psr:0x1 ACTUAL: VSR1:0xb162 VSR2:0xb162 psr:0x1 
# UVM_INFO @ 28602.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb25b pc:0xb25a imem_rd:0x1ACTUAL: npc:0xb25b pc:0xb25a imem_rd:0x1
# UVM_INFO @ 28604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x70b7 
# UVM_INFO @ 28604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb25b pc:0xb25a imem_rd:0x0
# UVM_INFO @ 28621.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 28621.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 28621.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 28621.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x70b7 DMem_din:0x0000 DMem_rd:0x1 memout:0x0ecc ACTUAL: DMem_addr:0x70b7 DMem_din:0x0000 DMem_rd:0x1 memout:0x0ecc 
# UVM_INFO @ 28622.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb162 VSR2:0xb162 psr:0x1 ACTUAL: VSR1:0xb162 VSR2:0xb162 psr:0x1 
# UVM_INFO @ 28622.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb25b pc:0xb25a imem_rd:0x0ACTUAL: npc:0xb25b pc:0xb25a imem_rd:0x0
# UVM_INFO @ 28624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x70b7 
# UVM_INFO @ 28624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb25c pc:0xb25b imem_rd:0x1
# UVM_INFO @ 28641.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 28641.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 28641.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 28641.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 28641.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xefa1 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xefa1 
# UVM_INFO @ 28642.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb162 VSR2:0xb162 psr:0x1 ACTUAL: VSR1:0xb162 VSR2:0xb162 psr:0x1 
# UVM_INFO @ 28642.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb25c pc:0xb25b imem_rd:0x1ACTUAL: npc:0xb25c pc:0xb25b imem_rd:0x1
# UVM_INFO @ 28644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x70b7 
# UVM_INFO @ 28644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb25c pc:0xb25b imem_rd:0x0
# UVM_INFO @ 28661.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 28661.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 28661.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 28661.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x70b7 DMem_din:0x0000 DMem_rd:0x1 memout:0x5934 ACTUAL: DMem_addr:0x70b7 DMem_din:0x0000 DMem_rd:0x1 memout:0x5934 
# UVM_INFO @ 28662.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x1dbe VSR2:0xb162 psr:0x1 ACTUAL: VSR1:0x1dbe VSR2:0xb162 psr:0x1 
# UVM_INFO @ 28662.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb25c pc:0xb25b imem_rd:0x0ACTUAL: npc:0xb25c pc:0xb25b imem_rd:0x0
# UVM_INFO @ 28664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x70b7 
# UVM_INFO @ 28664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb25d pc:0xb25c imem_rd:0x1
# UVM_INFO @ 28681.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 28681.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 28681.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 28681.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 011  
# IR PCOFFSET9         : 011101011  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45659  
# **********************************************
# Time: 28681.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 011  
# IR PCOFFSET9         : 011101011  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45659  
# **********************************************
# Time: 28681.000ns 
# 
# UVM_INFO @ 28681.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 28681.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7d01 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7d01 
# UVM_INFO @ 28682.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x1dbe VSR2:0xb162 psr:0x1 ACTUAL: VSR1:0x1dbe VSR2:0xb162 psr:0x1 
# UVM_INFO @ 28682.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb345 pcout:0xb345 dr:0x3 sr1:0x3 sr2:0x0 IR_Exec:0xa6eb NZP:0x0 M_Data:0xb162 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb345 pcout:0xb345 dr:0x3 sr1:0x3 sr2:0x0 IR_Exec:0xa6eb NZP:0x0 M_Data:0xb162 enable_execute_status:0x0 
# UVM_INFO @ 28682.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb25d pc:0xb25c imem_rd:0x1ACTUAL: npc:0xb25d pc:0xb25c imem_rd:0x1
# UVM_INFO @ 28684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb345 
# UVM_INFO @ 28684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb25d pc:0xb25c imem_rd:0x0
# UVM_INFO @ 28701.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 28701.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 28701.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 28701.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb345 DMem_din:0x0000 DMem_rd:0x1 memout:0xd81b ACTUAL: DMem_addr:0xb345 DMem_din:0x0000 DMem_rd:0x1 memout:0xd81b 
# UVM_INFO @ 28702.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb162 VSR2:0xb162 psr:0x1 ACTUAL: VSR1:0xb162 VSR2:0xb162 psr:0x1 
# UVM_INFO @ 28702.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb25d pc:0xb25c imem_rd:0x0ACTUAL: npc:0xb25d pc:0xb25c imem_rd:0x0
# UVM_INFO @ 28704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb345 
# UVM_INFO @ 28704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb25d pc:0xb25c imem_rd:0x0
# UVM_INFO @ 28721.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 28721.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 28721.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 28721.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x6a15 DMem_din:0x0000 DMem_rd:0x1 memout:0x6a15 ACTUAL: DMem_addr:0x6a15 DMem_din:0x0000 DMem_rd:0x1 memout:0x6a15 
# UVM_INFO @ 28722.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb162 VSR2:0xb162 psr:0x1 ACTUAL: VSR1:0xb162 VSR2:0xb162 psr:0x1 
# UVM_INFO @ 28722.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb25d pc:0xb25c imem_rd:0x0ACTUAL: npc:0xb25d pc:0xb25c imem_rd:0x0
# UVM_INFO @ 28724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb345 
# UVM_INFO @ 28724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb25e pc:0xb25d imem_rd:0x1
# UVM_INFO @ 28741.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 28741.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 28741.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 28741.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 28741.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9208 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9208 
# UVM_INFO @ 28742.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb162 VSR2:0xb162 psr:0x4 ACTUAL: VSR1:0xb162 VSR2:0xb162 psr:0x4 
# UVM_INFO @ 28742.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb25e pc:0xb25d imem_rd:0x1ACTUAL: npc:0xb25e pc:0xb25d imem_rd:0x1
# UVM_INFO @ 28744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb345 
# UVM_INFO @ 28744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb25e pc:0xb25d imem_rd:0x0
# UVM_INFO @ 28761.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 28761.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 28761.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 28761.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb345 DMem_din:0x0000 DMem_rd:0x1 memout:0x59a1 ACTUAL: DMem_addr:0xb345 DMem_din:0x0000 DMem_rd:0x1 memout:0x59a1 
# UVM_INFO @ 28762.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0762 VSR2:0x70b0 psr:0x4 ACTUAL: VSR1:0x0762 VSR2:0x70b0 psr:0x4 
# UVM_INFO @ 28762.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb25e pc:0xb25d imem_rd:0x0ACTUAL: npc:0xb25e pc:0xb25d imem_rd:0x0
# UVM_INFO @ 28764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb345 
# UVM_INFO @ 28764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb25e pc:0xb25d imem_rd:0x0
# UVM_INFO @ 28781.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 28781.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 28781.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 28781.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xc492 DMem_din:0x0000 DMem_rd:0x1 memout:0xc492 ACTUAL: DMem_addr:0xc492 DMem_din:0x0000 DMem_rd:0x1 memout:0xc492 
# UVM_INFO @ 28782.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0762 VSR2:0x70b0 psr:0x4 ACTUAL: VSR1:0x0762 VSR2:0x70b0 psr:0x4 
# UVM_INFO @ 28782.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb25e pc:0xb25d imem_rd:0x0ACTUAL: npc:0xb25e pc:0xb25d imem_rd:0x0
# UVM_INFO @ 28784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb345 
# UVM_INFO @ 28784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb25f pc:0xb25e imem_rd:0x1
# UVM_INFO @ 28801.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 28801.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 28801.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 28801.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 28801.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 110  
# IR SR1               : 100  
# IR IM                : 0  
# IR SR2               : 101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45661  
# **********************************************
# Time: 28801.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 110  
# IR SR1               : 100  
# IR IM                : 0  
# IR SR2               : 101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45661  
# **********************************************
# Time: 28801.000ns 
# 
# UVM_INFO @ 28801.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 28801.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc30d ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc30d 
# UVM_INFO @ 28802.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0762 VSR2:0x70b0 psr:0x4 ACTUAL: VSR1:0x0762 VSR2:0x70b0 psr:0x4 
# UVM_INFO @ 28802.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x7812 pcout:0x7812 dr:0x6 sr1:0x4 sr2:0x5 IR_Exec:0x1d05 NZP:0x0 M_Data:0x70b0 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x7812 pcout:0x7812 dr:0x6 sr1:0x4 sr2:0x5 IR_Exec:0x1d05 NZP:0x0 M_Data:0x70b0 enable_execute_status:0x0 
# UVM_INFO @ 28802.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb25f pc:0xb25e imem_rd:0x1ACTUAL: npc:0xb25f pc:0xb25e imem_rd:0x1
# UVM_INFO @ 28804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x7812 
# UVM_INFO @ 28804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb260 pc:0xb25f imem_rd:0x1
# UVM_INFO @ 28821.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 28821.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 28821.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 28821.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 28821.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 111  
# IR BaseR             : 011  
# IR PCOFFSET6         : 000001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45662  
# **********************************************
# Time: 28821.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 111  
# IR BaseR             : 011  
# IR PCOFFSET6         : 000001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45662  
# **********************************************
# Time: 28821.000ns 
# 
# UVM_INFO @ 28821.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 28821.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4f5c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4f5c 
# UVM_INFO @ 28822.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x9208 VSR2:0x64b4 psr:0x1 ACTUAL: VSR1:0x9208 VSR2:0x64b4 psr:0x1 
# UVM_INFO @ 28822.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x9209 pcout:0x9209 dr:0x0 sr1:0x3 sr2:0x7 IR_Exec:0x7ec1 NZP:0x0 M_Data:0x64b4 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x9209 pcout:0x9209 dr:0x0 sr1:0x3 sr2:0x7 IR_Exec:0x7ec1 NZP:0x0 M_Data:0x64b4 enable_execute_status:0x0 
# UVM_INFO @ 28822.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb260 pc:0xb25f imem_rd:0x1ACTUAL: npc:0xb260 pc:0xb25f imem_rd:0x1
# UVM_INFO @ 28824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x9209 
# UVM_INFO @ 28824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb260 pc:0xb25f imem_rd:0x0
# UVM_INFO @ 28841.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 28841.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 28841.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 28841.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x9209 DMem_din:0x64b4 DMem_rd:0x0 memout:0x9583 ACTUAL: DMem_addr:0x9209 DMem_din:0x64b4 DMem_rd:0x0 memout:0x9583 
# UVM_INFO @ 28842.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x1e5d VSR2:0x0762 psr:0x1 ACTUAL: VSR1:0x1e5d VSR2:0x0762 psr:0x1 
# UVM_INFO @ 28842.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb260 pc:0xb25f imem_rd:0x0ACTUAL: npc:0xb260 pc:0xb25f imem_rd:0x0
# UVM_INFO @ 28844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x9209 
# UVM_INFO @ 28844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb261 pc:0xb260 imem_rd:0x1
# UVM_INFO @ 28861.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 28861.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 28861.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 28861.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 28861.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 100  
# IR PCOFFSET9         : 010000000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45663  
# **********************************************
# Time: 28861.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 100  
# IR PCOFFSET9         : 010000000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45663  
# **********************************************
# Time: 28861.000ns 
# 
# UVM_INFO @ 28861.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 28861.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x62de ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x62de 
# UVM_INFO @ 28862.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x1e5d VSR2:0x0762 psr:0x1 ACTUAL: VSR1:0x1e5d VSR2:0x0762 psr:0x1 
# UVM_INFO @ 28862.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb2de pcout:0xb2de dr:0x0 sr1:0x2 sr2:0x4 IR_Exec:0xb880 NZP:0x0 M_Data:0x0762 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb2de pcout:0xb2de dr:0x0 sr1:0x2 sr2:0x4 IR_Exec:0xb880 NZP:0x0 M_Data:0x0762 enable_execute_status:0x0 
# UVM_INFO @ 28862.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb261 pc:0xb260 imem_rd:0x1ACTUAL: npc:0xb261 pc:0xb260 imem_rd:0x1
# UVM_INFO @ 28864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb2de 
# UVM_INFO @ 28864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb261 pc:0xb260 imem_rd:0x0
# UVM_INFO @ 28881.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 28881.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 28881.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 28881.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb2de DMem_din:0x0000 DMem_rd:0x1 memout:0xd5cf ACTUAL: DMem_addr:0xb2de DMem_din:0x0000 DMem_rd:0x1 memout:0xd5cf 
# UVM_INFO @ 28882.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x9208 VSR2:0x7812 psr:0x1 ACTUAL: VSR1:0x9208 VSR2:0x7812 psr:0x1 
# UVM_INFO @ 28882.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb261 pc:0xb260 imem_rd:0x0ACTUAL: npc:0xb261 pc:0xb260 imem_rd:0x0
# UVM_INFO @ 28884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb2de 
# UVM_INFO @ 28884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb261 pc:0xb260 imem_rd:0x0
# UVM_INFO @ 28901.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 28901.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 28901.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 28901.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xa787 DMem_din:0x0762 DMem_rd:0x0 memout:0xa787 ACTUAL: DMem_addr:0xa787 DMem_din:0x0762 DMem_rd:0x0 memout:0xa787 
# UVM_INFO @ 28902.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x9208 VSR2:0x7812 psr:0x1 ACTUAL: VSR1:0x9208 VSR2:0x7812 psr:0x1 
# UVM_INFO @ 28902.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb261 pc:0xb260 imem_rd:0x0ACTUAL: npc:0xb261 pc:0xb260 imem_rd:0x0
# UVM_INFO @ 28904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb2de 
# UVM_INFO @ 28904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb262 pc:0xb261 imem_rd:0x1
# UVM_INFO @ 28921.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 28921.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 28921.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 28921.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 101  
# IR SR1               : 011  
# IR IM                : 0  
# IR SR2               : 110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45664  
# **********************************************
# Time: 28921.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 101  
# IR SR1               : 011  
# IR IM                : 0  
# IR SR2               : 110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45664  
# **********************************************
# Time: 28921.000ns 
# 
# UVM_INFO @ 28921.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 28921.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe9e6 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe9e6 
# UVM_INFO @ 28922.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x9208 VSR2:0x7812 psr:0x1 ACTUAL: VSR1:0x9208 VSR2:0x7812 psr:0x1 
# UVM_INFO @ 28922.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0a1a pcout:0x0a1a dr:0x5 sr1:0x3 sr2:0x6 IR_Exec:0x1ac6 NZP:0x0 M_Data:0x7812 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0a1a pcout:0x0a1a dr:0x5 sr1:0x3 sr2:0x6 IR_Exec:0x1ac6 NZP:0x0 M_Data:0x7812 enable_execute_status:0x0 
# UVM_INFO @ 28922.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb262 pc:0xb261 imem_rd:0x1ACTUAL: npc:0xb262 pc:0xb261 imem_rd:0x1
# UVM_INFO @ 28924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x0a1a 
# UVM_INFO @ 28924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb263 pc:0xb262 imem_rd:0x1
# UVM_INFO @ 28941.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 28941.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 28941.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 28941.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 28941.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd053 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd053 
# UVM_INFO @ 28942.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb162 VSR2:0xb162 psr:0x1 ACTUAL: VSR1:0xb162 VSR2:0xb162 psr:0x1 
# UVM_INFO @ 28942.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb263 pc:0xb262 imem_rd:0x1ACTUAL: npc:0xb263 pc:0xb262 imem_rd:0x1
# UVM_INFO @ 28944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x0a1a 
# UVM_INFO @ 28944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb264 pc:0xb263 imem_rd:0x1
# UVM_INFO @ 28961.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 28961.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 28961.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 28961.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 28961.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 101  
# IR PCOFFSET9         : 001011100  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45666  
# **********************************************
# Time: 28961.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 101  
# IR PCOFFSET9         : 001011100  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45666  
# **********************************************
# Time: 28961.000ns 
# 
# UVM_INFO @ 28961.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 28961.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x52a6 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x52a6 
# UVM_INFO @ 28962.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb27a VSR2:0xb162 psr:0x1 ACTUAL: VSR1:0xb27a VSR2:0xb162 psr:0x1 
# UVM_INFO @ 28962.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb2bd pcout:0xb2bd dr:0x5 sr1:0x1 sr2:0x0 IR_Exec:0xaa5c NZP:0x0 M_Data:0xb162 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb2bd pcout:0xb2bd dr:0x5 sr1:0x1 sr2:0x0 IR_Exec:0xaa5c NZP:0x0 M_Data:0xb162 enable_execute_status:0x0 
# UVM_INFO @ 28962.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb264 pc:0xb263 imem_rd:0x1ACTUAL: npc:0xb264 pc:0xb263 imem_rd:0x1
# UVM_INFO @ 28964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb2bd 
# UVM_INFO @ 28964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb264 pc:0xb263 imem_rd:0x0
# UVM_INFO @ 28981.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 28981.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 28981.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 28981.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb2bd DMem_din:0x0000 DMem_rd:0x1 memout:0xc3b5 ACTUAL: DMem_addr:0xb2bd DMem_din:0x0000 DMem_rd:0x1 memout:0xc3b5 
# UVM_INFO @ 28982.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb27a VSR2:0xb162 psr:0x1 ACTUAL: VSR1:0xb27a VSR2:0xb162 psr:0x1 
# UVM_INFO @ 28982.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb264 pc:0xb263 imem_rd:0x0ACTUAL: npc:0xb264 pc:0xb263 imem_rd:0x0
# UVM_INFO @ 28984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb2bd 
# UVM_INFO @ 28984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb264 pc:0xb263 imem_rd:0x0
# UVM_INFO @ 29001.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 29001.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 29001.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 29001.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x49ec DMem_din:0x0000 DMem_rd:0x1 memout:0x49ec ACTUAL: DMem_addr:0x49ec DMem_din:0x0000 DMem_rd:0x1 memout:0x49ec 
# UVM_INFO @ 29002.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb27a VSR2:0xb162 psr:0x1 ACTUAL: VSR1:0xb27a VSR2:0xb162 psr:0x1 
# UVM_INFO @ 29002.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb264 pc:0xb263 imem_rd:0x0ACTUAL: npc:0xb264 pc:0xb263 imem_rd:0x0
# UVM_INFO @ 29004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb2bd 
# UVM_INFO @ 29004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb264 pc:0xb263 imem_rd:0x0
# UVM_INFO @ 29021.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 29021.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 29021.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 29021.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 29021.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 101  
# IR PCOFFSET9         : 001011100  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45667  
# **********************************************
# Time: 29021.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 101  
# IR PCOFFSET9         : 001011100  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45667  
# **********************************************
# Time: 29021.000ns 
# 
# UVM_INFO @ 29021.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 29021.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc5bf ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc5bf 
# UVM_INFO @ 29022.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb27a VSR2:0xb162 psr:0x4 ACTUAL: VSR1:0xb27a VSR2:0xb162 psr:0x4 
# UVM_INFO @ 29022.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb2be pcout:0xb2be dr:0x5 sr1:0x1 sr2:0x0 IR_Exec:0xaa5c NZP:0x0 M_Data:0xb162 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb2be pcout:0xb2be dr:0x5 sr1:0x1 sr2:0x0 IR_Exec:0xaa5c NZP:0x0 M_Data:0xb162 enable_execute_status:0x0 
# UVM_INFO @ 29022.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb264 pc:0xb263 imem_rd:0x0ACTUAL: npc:0xb264 pc:0xb263 imem_rd:0x0
# UVM_INFO @ 29024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb2be 
# UVM_INFO @ 29024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb264 pc:0xb263 imem_rd:0x0
# UVM_INFO @ 29041.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 29041.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 29041.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 29041.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb2be DMem_din:0x0000 DMem_rd:0x1 memout:0x71f0 ACTUAL: DMem_addr:0xb2be DMem_din:0x0000 DMem_rd:0x1 memout:0x71f0 
# UVM_INFO @ 29042.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb27a VSR2:0xb162 psr:0x4 ACTUAL: VSR1:0xb27a VSR2:0xb162 psr:0x4 
# UVM_INFO @ 29042.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb264 pc:0xb263 imem_rd:0x0ACTUAL: npc:0xb264 pc:0xb263 imem_rd:0x0
# UVM_INFO @ 29044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb2be 
# UVM_INFO @ 29044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb264 pc:0xb263 imem_rd:0x0
# UVM_INFO @ 29061.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 29061.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 29061.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 29061.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x47fb DMem_din:0x0000 DMem_rd:0x1 memout:0x47fb ACTUAL: DMem_addr:0x47fb DMem_din:0x0000 DMem_rd:0x1 memout:0x47fb 
# UVM_INFO @ 29062.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb27a VSR2:0xb162 psr:0x4 ACTUAL: VSR1:0xb27a VSR2:0xb162 psr:0x4 
# UVM_INFO @ 29062.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb264 pc:0xb263 imem_rd:0x0ACTUAL: npc:0xb264 pc:0xb263 imem_rd:0x0
# UVM_INFO @ 29064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb2be 
# UVM_INFO @ 29064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb264 pc:0xb263 imem_rd:0x0
# UVM_INFO @ 29081.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 29081.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 29081.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 29081.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 29081.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd489 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd489 
# UVM_INFO @ 29082.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb27a VSR2:0xb162 psr:0x4 ACTUAL: VSR1:0xb27a VSR2:0xb162 psr:0x4 
# UVM_INFO @ 29082.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb27a pcout:0xb27a dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0xb162 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb27a pcout:0xb27a dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0xb162 enable_execute_status:0x0 
# UVM_INFO @ 29082.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb264 pc:0xb263 imem_rd:0x0ACTUAL: npc:0xb264 pc:0xb263 imem_rd:0x0
# UVM_INFO @ 29084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb27a 
# UVM_INFO @ 29084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb265 pc:0xb264 imem_rd:0x1
# UVM_INFO @ 29101.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 29101.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 29101.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 29101.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xda1c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xda1c 
# UVM_INFO @ 29102.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb27a VSR2:0xb162 psr:0x4 ACTUAL: VSR1:0xb27a VSR2:0xb162 psr:0x4 
# UVM_INFO @ 29102.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb265 pc:0xb264 imem_rd:0x1ACTUAL: npc:0xb265 pc:0xb264 imem_rd:0x1
# UVM_INFO @ 29104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb27a 
# UVM_INFO @ 29104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb266 pc:0xb265 imem_rd:0x1
# UVM_INFO @ 29121.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 29121.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 29121.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 29121.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : JMP 
# IR BaseR             : 001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001100  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45668  
# **********************************************
# Time: 29121.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : JMP 
# IR BaseR             : 001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001100  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45668  
# **********************************************
# Time: 29121.000ns 
# 
# UVM_INFO @ 29121.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 29121.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0839 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0839 
# UVM_INFO @ 29122.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb27a VSR2:0xb162 psr:0x4 ACTUAL: VSR1:0xb27a VSR2:0xb162 psr:0x4 
# UVM_INFO @ 29122.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb266 pc:0xb265 imem_rd:0x1ACTUAL: npc:0xb266 pc:0xb265 imem_rd:0x1
# UVM_INFO @ 29124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb27a 
# UVM_INFO @ 29124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb267 pc:0xb266 imem_rd:0x1
# UVM_INFO @ 29141.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 29141.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 29141.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 29141.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 29141.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 100  
# IR PCOFFSET9         : 011010011  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45669  
# **********************************************
# Time: 29141.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 100  
# IR PCOFFSET9         : 011010011  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45669  
# **********************************************
# Time: 29141.000ns 
# 
# UVM_INFO @ 29141.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 29141.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x34a0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x34a0 
# UVM_INFO @ 29142.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x9208 VSR2:0xb162 psr:0x4 ACTUAL: VSR1:0x9208 VSR2:0xb162 psr:0x4 
# UVM_INFO @ 29142.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb337 pcout:0xb337 dr:0x4 sr1:0x3 sr2:0x0 IR_Exec:0x28d3 NZP:0x0 M_Data:0xb162 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb337 pcout:0xb337 dr:0x4 sr1:0x3 sr2:0x0 IR_Exec:0x28d3 NZP:0x0 M_Data:0xb162 enable_execute_status:0x0 
# UVM_INFO @ 29142.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb267 pc:0xb266 imem_rd:0x1ACTUAL: npc:0xb267 pc:0xb266 imem_rd:0x1
# UVM_INFO @ 29144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb337 
# UVM_INFO @ 29144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb267 pc:0xb266 imem_rd:0x0
# UVM_INFO @ 29161.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 29161.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 29161.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 29161.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb337 DMem_din:0x0000 DMem_rd:0x1 memout:0xda00 ACTUAL: DMem_addr:0xb337 DMem_din:0x0000 DMem_rd:0x1 memout:0xda00 
# UVM_INFO @ 29162.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb162 VSR2:0x64b4 psr:0x4 ACTUAL: VSR1:0xb162 VSR2:0x64b4 psr:0x4 
# UVM_INFO @ 29162.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb267 pc:0xb266 imem_rd:0x0ACTUAL: npc:0xb267 pc:0xb266 imem_rd:0x0
# UVM_INFO @ 29164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb337 
# UVM_INFO @ 29164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb268 pc:0xb267 imem_rd:0x1
# UVM_INFO @ 29181.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 29181.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 29181.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 29181.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 29181.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 110  
# IR SR1               : 000  
# IR IM                : 0  
# IR SR2               : 111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45670  
# **********************************************
# Time: 29181.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 110  
# IR SR1               : 000  
# IR IM                : 0  
# IR SR2               : 111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45670  
# **********************************************
# Time: 29181.000ns 
# 
# UVM_INFO @ 29181.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 29181.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x25d2 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x25d2 
# UVM_INFO @ 29182.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb162 VSR2:0x64b4 psr:0x4 ACTUAL: VSR1:0xb162 VSR2:0x64b4 psr:0x4 
# UVM_INFO @ 29182.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2020 pcout:0x2020 dr:0x6 sr1:0x0 sr2:0x7 IR_Exec:0x5c07 NZP:0x0 M_Data:0x64b4 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2020 pcout:0x2020 dr:0x6 sr1:0x0 sr2:0x7 IR_Exec:0x5c07 NZP:0x0 M_Data:0x64b4 enable_execute_status:0x0 
# UVM_INFO @ 29182.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb268 pc:0xb267 imem_rd:0x1ACTUAL: npc:0xb268 pc:0xb267 imem_rd:0x1
# UVM_INFO @ 29184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2020 
# UVM_INFO @ 29184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb269 pc:0xb268 imem_rd:0x1
# UVM_INFO @ 29201.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 29201.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 29201.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 29201.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 29201.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 000  
# IR BaseR             : 101  
# IR PCOFFSET6         : 001101  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45671  
# **********************************************
# Time: 29201.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 000  
# IR BaseR             : 101  
# IR PCOFFSET6         : 001101  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45671  
# **********************************************
# Time: 29201.000ns 
# 
# UVM_INFO @ 29201.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 29201.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf47b ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf47b 
# UVM_INFO @ 29202.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xd489 VSR2:0xb162 psr:0x4 ACTUAL: VSR1:0xd489 VSR2:0xb162 psr:0x4 
# UVM_INFO @ 29202.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xd496 pcout:0xd496 dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x614d NZP:0x0 M_Data:0xb162 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xd496 pcout:0xd496 dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x614d NZP:0x0 M_Data:0xb162 enable_execute_status:0x0 
# UVM_INFO @ 29202.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb269 pc:0xb268 imem_rd:0x1ACTUAL: npc:0xb269 pc:0xb268 imem_rd:0x1
# UVM_INFO @ 29204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xd496 
# UVM_INFO @ 29204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb269 pc:0xb268 imem_rd:0x0
# UVM_INFO @ 29221.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 29221.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 29221.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 29221.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xd496 DMem_din:0x0000 DMem_rd:0x1 memout:0x7bb3 ACTUAL: DMem_addr:0xd496 DMem_din:0x0000 DMem_rd:0x1 memout:0x7bb3 
# UVM_INFO @ 29222.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xd489 VSR2:0xb162 psr:0x4 ACTUAL: VSR1:0xd489 VSR2:0xb162 psr:0x4 
# UVM_INFO @ 29222.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb269 pc:0xb268 imem_rd:0x0ACTUAL: npc:0xb269 pc:0xb268 imem_rd:0x0
# UVM_INFO @ 29224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xd496 
# UVM_INFO @ 29224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb269 pc:0xb268 imem_rd:0x0
# UVM_INFO @ 29241.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 29241.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 29241.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 29241.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 29241.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 000  
# IR BaseR             : 101  
# IR PCOFFSET6         : 001101  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45672  
# **********************************************
# Time: 29241.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 000  
# IR BaseR             : 101  
# IR PCOFFSET6         : 001101  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45672  
# **********************************************
# Time: 29241.000ns 
# 
# UVM_INFO @ 29241.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 29241.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa269 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa269 
# UVM_INFO @ 29242.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xd489 VSR2:0xb162 psr:0x4 ACTUAL: VSR1:0xd489 VSR2:0xb162 psr:0x4 
# UVM_INFO @ 29242.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xd496 pcout:0xd496 dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x614d NZP:0x0 M_Data:0xb162 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xd496 pcout:0xd496 dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x614d NZP:0x0 M_Data:0xb162 enable_execute_status:0x0 
# UVM_INFO @ 29242.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb269 pc:0xb268 imem_rd:0x0ACTUAL: npc:0xb269 pc:0xb268 imem_rd:0x0
# UVM_INFO @ 29244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xd496 
# UVM_INFO @ 29244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb269 pc:0xb268 imem_rd:0x0
# UVM_INFO @ 29261.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 29261.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 29261.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 29261.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xd496 DMem_din:0x0000 DMem_rd:0x1 memout:0xfa77 ACTUAL: DMem_addr:0xd496 DMem_din:0x0000 DMem_rd:0x1 memout:0xfa77 
# UVM_INFO @ 29262.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0762 VSR2:0xb162 psr:0x4 ACTUAL: VSR1:0x0762 VSR2:0xb162 psr:0x4 
# UVM_INFO @ 29262.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb269 pc:0xb268 imem_rd:0x0ACTUAL: npc:0xb269 pc:0xb268 imem_rd:0x0
# UVM_INFO @ 29264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xd496 
# UVM_INFO @ 29264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb26a pc:0xb269 imem_rd:0x1
# UVM_INFO @ 29281.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 29281.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 29281.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 29281.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 29281.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6391 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6391 
# UVM_INFO @ 29282.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0762 VSR2:0xb162 psr:0x1 ACTUAL: VSR1:0x0762 VSR2:0xb162 psr:0x1 
# UVM_INFO @ 29282.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb169 pcout:0xb169 dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x0301 NZP:0x1 M_Data:0xb162 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb169 pcout:0xb169 dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x0301 NZP:0x1 M_Data:0xb162 enable_execute_status:0x0 
# UVM_INFO @ 29282.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb26a pc:0xb269 imem_rd:0x1ACTUAL: npc:0xb26a pc:0xb269 imem_rd:0x1
# UVM_INFO @ 29284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb169 
# UVM_INFO @ 29284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb26b pc:0xb26a imem_rd:0x1
# UVM_INFO @ 29301.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 29301.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 29301.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 29301.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 001  
# IR PCOFFSET9         : 100000001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45673  
# **********************************************
# Time: 29301.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 001  
# IR PCOFFSET9         : 100000001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45673  
# **********************************************
# Time: 29301.000ns 
# 
# UVM_INFO @ 29301.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 29301.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb0dd ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb0dd 
# UVM_INFO @ 29302.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0762 VSR2:0x6391 psr:0x4 ACTUAL: VSR1:0x0762 VSR2:0x6391 psr:0x4 
# UVM_INFO @ 29302.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb26b pc:0xb26a imem_rd:0x1ACTUAL: npc:0xb26b pc:0xb26a imem_rd:0x1
# UVM_INFO @ 29304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb169 
# UVM_INFO @ 29304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb26c pc:0xb26b imem_rd:0x1
# UVM_INFO @ 29321.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 29321.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 29321.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 29321.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 29321.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 110  
# IR BaseR             : 101  
# IR PCOFFSET6         : 001010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45674  
# **********************************************
# Time: 29321.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 110  
# IR BaseR             : 101  
# IR PCOFFSET6         : 001010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45674  
# **********************************************
# Time: 29321.000ns 
# 
# UVM_INFO @ 29321.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 29321.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x504c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x504c 
# UVM_INFO @ 29322.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xd489 VSR2:0x7812 psr:0x4 ACTUAL: VSR1:0xd489 VSR2:0x7812 psr:0x4 
# UVM_INFO @ 29322.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xd493 pcout:0xd493 dr:0x0 sr1:0x5 sr2:0x6 IR_Exec:0x7d4a NZP:0x0 M_Data:0x7812 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xd493 pcout:0xd493 dr:0x0 sr1:0x5 sr2:0x6 IR_Exec:0x7d4a NZP:0x0 M_Data:0x7812 enable_execute_status:0x0 
# UVM_INFO @ 29322.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb26c pc:0xb26b imem_rd:0x1ACTUAL: npc:0xb26c pc:0xb26b imem_rd:0x1
# UVM_INFO @ 29324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xd493 
# UVM_INFO @ 29324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb26c pc:0xb26b imem_rd:0x0
# UVM_INFO @ 29341.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 29341.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 29341.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 29341.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xd493 DMem_din:0x7812 DMem_rd:0x0 memout:0x5c70 ACTUAL: DMem_addr:0xd493 DMem_din:0x7812 DMem_rd:0x0 memout:0x5c70 
# UVM_INFO @ 29342.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xd489 VSR2:0x7812 psr:0x4 ACTUAL: VSR1:0xd489 VSR2:0x7812 psr:0x4 
# UVM_INFO @ 29342.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb26c pc:0xb26b imem_rd:0x0ACTUAL: npc:0xb26c pc:0xb26b imem_rd:0x0
# UVM_INFO @ 29344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xd493 
# UVM_INFO @ 29344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb26d pc:0xb26c imem_rd:0x1
# UVM_INFO @ 29361.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 29361.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 29361.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 29361.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 29361.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 110  
# IR BaseR             : 101  
# IR PCOFFSET6         : 001010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45675  
# **********************************************
# Time: 29361.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 110  
# IR BaseR             : 101  
# IR PCOFFSET6         : 001010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45675  
# **********************************************
# Time: 29361.000ns 
# 
# UVM_INFO @ 29361.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 29361.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7656 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7656 
# UVM_INFO @ 29362.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xd489 VSR2:0x7812 psr:0x4 ACTUAL: VSR1:0xd489 VSR2:0x7812 psr:0x4 
# UVM_INFO @ 29362.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xd493 pcout:0xd493 dr:0x0 sr1:0x5 sr2:0x6 IR_Exec:0x7d4a NZP:0x0 M_Data:0x7812 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xd493 pcout:0xd493 dr:0x0 sr1:0x5 sr2:0x6 IR_Exec:0x7d4a NZP:0x0 M_Data:0x7812 enable_execute_status:0x0 
# UVM_INFO @ 29362.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb26d pc:0xb26c imem_rd:0x1ACTUAL: npc:0xb26d pc:0xb26c imem_rd:0x1
# UVM_INFO @ 29364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xd493 
# UVM_INFO @ 29364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb26d pc:0xb26c imem_rd:0x0
# UVM_INFO @ 29381.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 29381.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 29381.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 29381.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xd493 DMem_din:0x7812 DMem_rd:0x0 memout:0x1e8e ACTUAL: DMem_addr:0xd493 DMem_din:0x7812 DMem_rd:0x0 memout:0x1e8e 
# UVM_INFO @ 29382.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb169 VSR2:0xd489 psr:0x4 ACTUAL: VSR1:0xb169 VSR2:0xd489 psr:0x4 
# UVM_INFO @ 29382.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb26d pc:0xb26c imem_rd:0x0ACTUAL: npc:0xb26d pc:0xb26c imem_rd:0x0
# UVM_INFO @ 29384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xd493 
# UVM_INFO @ 29384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb26e pc:0xb26d imem_rd:0x1
# UVM_INFO @ 29401.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 29401.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 29401.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 29401.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 29401.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 011  
# IR SR1               : 000  
# IR IM                : 0  
# IR SR2               : 101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45676  
# **********************************************
# Time: 29401.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 011  
# IR SR1               : 000  
# IR IM                : 0  
# IR SR2               : 101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45676  
# **********************************************
# Time: 29401.000ns 
# 
# UVM_INFO @ 29401.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 29401.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa03b ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa03b 
# UVM_INFO @ 29402.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb169 VSR2:0xd489 psr:0x4 ACTUAL: VSR1:0xb169 VSR2:0xd489 psr:0x4 
# UVM_INFO @ 29402.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0009 pcout:0x0009 dr:0x3 sr1:0x0 sr2:0x5 IR_Exec:0x562d NZP:0x0 M_Data:0xd489 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0009 pcout:0x0009 dr:0x3 sr1:0x0 sr2:0x5 IR_Exec:0x562d NZP:0x0 M_Data:0xd489 enable_execute_status:0x0 
# UVM_INFO @ 29402.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb26e pc:0xb26d imem_rd:0x1ACTUAL: npc:0xb26e pc:0xb26d imem_rd:0x1
# UVM_INFO @ 29404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x0009 
# UVM_INFO @ 29404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb26f pc:0xb26e imem_rd:0x1
# UVM_INFO @ 29421.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 29421.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 29421.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 29421.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 100  
# IR PCOFFSET9         : 100111110  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45677  
# **********************************************
# Time: 29421.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 100  
# IR PCOFFSET9         : 100111110  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45677  
# **********************************************
# Time: 29421.000ns 
# 
# UVM_INFO @ 29421.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 29421.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3e76 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3e76 
# UVM_INFO @ 29422.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0762 VSR2:0xb169 psr:0x1 ACTUAL: VSR1:0x0762 VSR2:0xb169 psr:0x1 
# UVM_INFO @ 29422.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb1aa pcout:0xb1aa dr:0x4 sr1:0x4 sr2:0x0 IR_Exec:0x293e NZP:0x0 M_Data:0xb169 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb1aa pcout:0xb1aa dr:0x4 sr1:0x4 sr2:0x0 IR_Exec:0x293e NZP:0x0 M_Data:0xb169 enable_execute_status:0x0 
# UVM_INFO @ 29422.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb26f pc:0xb26e imem_rd:0x1ACTUAL: npc:0xb26f pc:0xb26e imem_rd:0x1
# UVM_INFO @ 29424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb1aa 
# UVM_INFO @ 29424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb26f pc:0xb26e imem_rd:0x0
# UVM_INFO @ 29441.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 29441.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 29441.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 29441.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb1aa DMem_din:0x0000 DMem_rd:0x1 memout:0x6f2a ACTUAL: DMem_addr:0xb1aa DMem_din:0x0000 DMem_rd:0x1 memout:0x6f2a 
# UVM_INFO @ 29442.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb169 VSR2:0xb169 psr:0x1 ACTUAL: VSR1:0xb169 VSR2:0xb169 psr:0x1 
# UVM_INFO @ 29442.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb26f pc:0xb26e imem_rd:0x0ACTUAL: npc:0xb26f pc:0xb26e imem_rd:0x0
# UVM_INFO @ 29444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb1aa 
# UVM_INFO @ 29444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb270 pc:0xb26f imem_rd:0x1
# UVM_INFO @ 29461.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 29461.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 29461.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 29461.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 29461.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x950a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x950a 
# UVM_INFO @ 29462.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb169 VSR2:0xb169 psr:0x4 ACTUAL: VSR1:0xb169 VSR2:0xb169 psr:0x4 
# UVM_INFO @ 29462.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb270 pc:0xb26f imem_rd:0x1ACTUAL: npc:0xb270 pc:0xb26f imem_rd:0x1
# UVM_INFO @ 29464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb1aa 
# UVM_INFO @ 29464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb270 pc:0xb26f imem_rd:0x0
# UVM_INFO @ 29481.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 29481.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 29481.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 29481.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb1aa DMem_din:0x0000 DMem_rd:0x1 memout:0x746b ACTUAL: DMem_addr:0xb1aa DMem_din:0x0000 DMem_rd:0x1 memout:0x746b 
# UVM_INFO @ 29482.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x64b4 VSR2:0x64b4 psr:0x4 ACTUAL: VSR1:0x64b4 VSR2:0x64b4 psr:0x4 
# UVM_INFO @ 29482.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb270 pc:0xb26f imem_rd:0x0ACTUAL: npc:0xb270 pc:0xb26f imem_rd:0x0
# UVM_INFO @ 29484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb1aa 
# UVM_INFO @ 29484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb271 pc:0xb270 imem_rd:0x1
# UVM_INFO @ 29501.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 29501.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 29501.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 29501.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 29501.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 010  
# IR SR1               : 111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45679  
# **********************************************
# Time: 29501.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 010  
# IR SR1               : 111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45679  
# **********************************************
# Time: 29501.000ns 
# 
# UVM_INFO @ 29501.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 29501.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf880 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf880 
# UVM_INFO @ 29502.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x64b4 VSR2:0x64b4 psr:0x4 ACTUAL: VSR1:0x64b4 VSR2:0x64b4 psr:0x4 
# UVM_INFO @ 29502.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x9b4b pcout:0x9b4b dr:0x2 sr1:0x7 sr2:0x7 IR_Exec:0x95ff NZP:0x0 M_Data:0x64b4 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x9b4b pcout:0x9b4b dr:0x2 sr1:0x7 sr2:0x7 IR_Exec:0x95ff NZP:0x0 M_Data:0x64b4 enable_execute_status:0x0 
# UVM_INFO @ 29502.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb271 pc:0xb270 imem_rd:0x1ACTUAL: npc:0xb271 pc:0xb270 imem_rd:0x1
# UVM_INFO @ 29504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x9b4b 
# UVM_INFO @ 29504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb272 pc:0xb271 imem_rd:0x1
# UVM_INFO @ 29521.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 29521.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 29521.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 29521.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 29521.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 111  
# IR PCOFFSET9         : 000011011  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45680  
# **********************************************
# Time: 29521.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 111  
# IR PCOFFSET9         : 000011011  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45680  
# **********************************************
# Time: 29521.000ns 
# 
# UVM_INFO @ 29521.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 29521.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x51e8 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x51e8 
# UVM_INFO @ 29522.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb169 VSR2:0xb169 psr:0x4 ACTUAL: VSR1:0xb169 VSR2:0xb169 psr:0x4 
# UVM_INFO @ 29522.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb28a pcout:0xb28a dr:0x7 sr1:0x0 sr2:0x0 IR_Exec:0xae1b NZP:0x0 M_Data:0xb169 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb28a pcout:0xb28a dr:0x7 sr1:0x0 sr2:0x0 IR_Exec:0xae1b NZP:0x0 M_Data:0xb169 enable_execute_status:0x0 
# UVM_INFO @ 29522.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb272 pc:0xb271 imem_rd:0x1ACTUAL: npc:0xb272 pc:0xb271 imem_rd:0x1
# UVM_INFO @ 29524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb28a 
# UVM_INFO @ 29524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb272 pc:0xb271 imem_rd:0x0
# UVM_INFO @ 29541.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 29541.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 29541.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 29541.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb28a DMem_din:0x0000 DMem_rd:0x1 memout:0xe5cd ACTUAL: DMem_addr:0xb28a DMem_din:0x0000 DMem_rd:0x1 memout:0xe5cd 
# UVM_INFO @ 29542.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb169 VSR2:0xb169 psr:0x4 ACTUAL: VSR1:0xb169 VSR2:0xb169 psr:0x4 
# UVM_INFO @ 29542.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb272 pc:0xb271 imem_rd:0x0ACTUAL: npc:0xb272 pc:0xb271 imem_rd:0x0
# UVM_INFO @ 29544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb28a 
# UVM_INFO @ 29544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb272 pc:0xb271 imem_rd:0x0
# UVM_INFO @ 29561.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 29561.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 29561.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 29561.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xaadf DMem_din:0x0000 DMem_rd:0x1 memout:0xaadf ACTUAL: DMem_addr:0xaadf DMem_din:0x0000 DMem_rd:0x1 memout:0xaadf 
# UVM_INFO @ 29562.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb169 VSR2:0xb169 psr:0x4 ACTUAL: VSR1:0xb169 VSR2:0xb169 psr:0x4 
# UVM_INFO @ 29562.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb272 pc:0xb271 imem_rd:0x0ACTUAL: npc:0xb272 pc:0xb271 imem_rd:0x0
# UVM_INFO @ 29564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb28a 
# UVM_INFO @ 29564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb273 pc:0xb272 imem_rd:0x1
# UVM_INFO @ 29581.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 29581.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 29581.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 29581.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 29581.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 111  
# IR PCOFFSET9         : 000011011  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45681  
# **********************************************
# Time: 29581.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 111  
# IR PCOFFSET9         : 000011011  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45681  
# **********************************************
# Time: 29581.000ns 
# 
# UVM_INFO @ 29581.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 29581.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x81a4 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x81a4 
# UVM_INFO @ 29582.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb169 VSR2:0xb169 psr:0x4 ACTUAL: VSR1:0xb169 VSR2:0xb169 psr:0x4 
# UVM_INFO @ 29582.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb28b pcout:0xb28b dr:0x7 sr1:0x0 sr2:0x0 IR_Exec:0xae1b NZP:0x0 M_Data:0xb169 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb28b pcout:0xb28b dr:0x7 sr1:0x0 sr2:0x0 IR_Exec:0xae1b NZP:0x0 M_Data:0xb169 enable_execute_status:0x0 
# UVM_INFO @ 29582.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb273 pc:0xb272 imem_rd:0x1ACTUAL: npc:0xb273 pc:0xb272 imem_rd:0x1
# UVM_INFO @ 29584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb28b 
# UVM_INFO @ 29584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb273 pc:0xb272 imem_rd:0x0
# UVM_INFO @ 29601.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 29601.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 29601.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 29601.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb28b DMem_din:0x0000 DMem_rd:0x1 memout:0x5c48 ACTUAL: DMem_addr:0xb28b DMem_din:0x0000 DMem_rd:0x1 memout:0x5c48 
# UVM_INFO @ 29602.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xd489 VSR2:0xb27a psr:0x4 ACTUAL: VSR1:0xd489 VSR2:0xb27a psr:0x4 
# UVM_INFO @ 29602.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb273 pc:0xb272 imem_rd:0x0ACTUAL: npc:0xb273 pc:0xb272 imem_rd:0x0
# UVM_INFO @ 29604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb28b 
# UVM_INFO @ 29604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb273 pc:0xb272 imem_rd:0x0
# UVM_INFO @ 29621.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 29621.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 29621.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 29621.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x991b DMem_din:0x0000 DMem_rd:0x1 memout:0x991b ACTUAL: DMem_addr:0x991b DMem_din:0x0000 DMem_rd:0x1 memout:0x991b 
# UVM_INFO @ 29622.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xd489 VSR2:0xb27a psr:0x4 ACTUAL: VSR1:0xd489 VSR2:0xb27a psr:0x4 
# UVM_INFO @ 29622.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb273 pc:0xb272 imem_rd:0x0ACTUAL: npc:0xb273 pc:0xb272 imem_rd:0x0
# UVM_INFO @ 29624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb28b 
# UVM_INFO @ 29624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb274 pc:0xb273 imem_rd:0x1
# UVM_INFO @ 29641.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 29641.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 29641.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 29641.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 29641.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 001  
# IR BaseR             : 101  
# IR PCOFFSET6         : 100001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45682  
# **********************************************
# Time: 29641.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 001  
# IR BaseR             : 101  
# IR PCOFFSET6         : 100001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45682  
# **********************************************
# Time: 29641.000ns 
# 
# UVM_INFO @ 29641.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 29641.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3c31 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3c31 
# UVM_INFO @ 29642.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xd489 VSR2:0xb27a psr:0x1 ACTUAL: VSR1:0xd489 VSR2:0xb27a psr:0x1 
# UVM_INFO @ 29642.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xd46a pcout:0xd46a dr:0x0 sr1:0x5 sr2:0x1 IR_Exec:0x7361 NZP:0x0 M_Data:0xb27a enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xd46a pcout:0xd46a dr:0x0 sr1:0x5 sr2:0x1 IR_Exec:0x7361 NZP:0x0 M_Data:0xb27a enable_execute_status:0x0 
# UVM_INFO @ 29642.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb274 pc:0xb273 imem_rd:0x1ACTUAL: npc:0xb274 pc:0xb273 imem_rd:0x1
# UVM_INFO @ 29644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xd46a 
# UVM_INFO @ 29644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb274 pc:0xb273 imem_rd:0x0
# UVM_INFO @ 29661.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 29661.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 29661.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 29661.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xd46a DMem_din:0xb27a DMem_rd:0x0 memout:0xc310 ACTUAL: DMem_addr:0xd46a DMem_din:0xb27a DMem_rd:0x0 memout:0xc310 
# UVM_INFO @ 29662.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x9b4b VSR2:0xb169 psr:0x1 ACTUAL: VSR1:0x9b4b VSR2:0xb169 psr:0x1 
# UVM_INFO @ 29662.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb274 pc:0xb273 imem_rd:0x0ACTUAL: npc:0xb274 pc:0xb273 imem_rd:0x0
# UVM_INFO @ 29664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xd46a 
# UVM_INFO @ 29664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb275 pc:0xb274 imem_rd:0x1
# UVM_INFO @ 29681.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 29681.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 29681.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 29681.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 001  
# IR PCOFFSET9         : 010011110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45683  
# **********************************************
# Time: 29681.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 001  
# IR PCOFFSET9         : 010011110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45683  
# **********************************************
# Time: 29681.000ns 
# 
# UVM_INFO @ 29681.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 29681.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x77d0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x77d0 
# UVM_INFO @ 29682.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x9b4b VSR2:0xb169 psr:0x1 ACTUAL: VSR1:0x9b4b VSR2:0xb169 psr:0x1 
# UVM_INFO @ 29682.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb310 pcout:0xb310 dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x029e NZP:0x1 M_Data:0xb169 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb310 pcout:0xb310 dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x029e NZP:0x1 M_Data:0xb169 enable_execute_status:0x0 
# UVM_INFO @ 29682.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb275 pc:0xb274 imem_rd:0x1ACTUAL: npc:0xb275 pc:0xb274 imem_rd:0x1
# UVM_INFO @ 29684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb310 
# UVM_INFO @ 29684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb276 pc:0xb275 imem_rd:0x1
# UVM_INFO @ 29701.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 29701.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 29701.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 29701.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x00b9 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x00b9 
# UVM_INFO @ 29702.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb169 VSR2:0xb169 psr:0x4 ACTUAL: VSR1:0xb169 VSR2:0xb169 psr:0x4 
# UVM_INFO @ 29702.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb276 pc:0xb275 imem_rd:0x1ACTUAL: npc:0xb276 pc:0xb275 imem_rd:0x1
# UVM_INFO @ 29704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb310 
# UVM_INFO @ 29704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb277 pc:0xb276 imem_rd:0x1
# UVM_INFO @ 29721.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 29721.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 29721.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 29721.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x68f3 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x68f3 
# UVM_INFO @ 29722.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb310 VSR2:0xb310 psr:0x4 ACTUAL: VSR1:0xb310 VSR2:0xb310 psr:0x4 
# UVM_INFO @ 29722.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb277 pc:0xb276 imem_rd:0x1ACTUAL: npc:0xb277 pc:0xb276 imem_rd:0x1
# UVM_INFO @ 29724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb310 
# UVM_INFO @ 29724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb278 pc:0xb277 imem_rd:0x1
# UVM_INFO @ 29741.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 29741.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 29741.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 29741.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 29741.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4c46 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4c46 
# UVM_INFO @ 29742.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb310 VSR2:0xb310 psr:0x4 ACTUAL: VSR1:0xb310 VSR2:0xb310 psr:0x4 
# UVM_INFO @ 29742.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb278 pc:0xb277 imem_rd:0x1ACTUAL: npc:0xb278 pc:0xb277 imem_rd:0x1
# UVM_INFO @ 29744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb310 
# UVM_INFO @ 29744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb279 pc:0xb278 imem_rd:0x1
# UVM_INFO @ 29761.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 29761.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 29761.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 29761.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 29761.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 000  
# IR SR1               : 010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45687  
# **********************************************
# Time: 29761.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 000  
# IR SR1               : 010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45687  
# **********************************************
# Time: 29761.000ns 
# 
# UVM_INFO @ 29761.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 29761.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9458 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9458 
# UVM_INFO @ 29762.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x9b4b VSR2:0x3c31 psr:0x4 ACTUAL: VSR1:0x9b4b VSR2:0x3c31 psr:0x4 
# UVM_INFO @ 29762.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x64b4 pcout:0x64b4 dr:0x0 sr1:0x2 sr2:0x7 IR_Exec:0x90bf NZP:0x0 M_Data:0x3c31 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x64b4 pcout:0x64b4 dr:0x0 sr1:0x2 sr2:0x7 IR_Exec:0x90bf NZP:0x0 M_Data:0x3c31 enable_execute_status:0x0 
# UVM_INFO @ 29762.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb279 pc:0xb278 imem_rd:0x1ACTUAL: npc:0xb279 pc:0xb278 imem_rd:0x1
# UVM_INFO @ 29764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x64b4 
# UVM_INFO @ 29764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb279 pc:0xb278 imem_rd:0x0
# UVM_INFO @ 29781.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 29781.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 29781.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 29781.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 29781.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 000  
# IR SR1               : 010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45688  
# **********************************************
# Time: 29781.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 000  
# IR SR1               : 010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45688  
# **********************************************
# Time: 29781.000ns 
# 
# UVM_INFO @ 29781.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 29781.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1e1b ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1e1b 
# UVM_INFO @ 29782.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x9b4b VSR2:0x3c31 psr:0x1 ACTUAL: VSR1:0x9b4b VSR2:0x3c31 psr:0x1 
# UVM_INFO @ 29782.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x64b4 pcout:0x64b4 dr:0x0 sr1:0x2 sr2:0x7 IR_Exec:0x90bf NZP:0x0 M_Data:0x3c31 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x64b4 pcout:0x64b4 dr:0x0 sr1:0x2 sr2:0x7 IR_Exec:0x90bf NZP:0x0 M_Data:0x3c31 enable_execute_status:0x0 
# UVM_INFO @ 29782.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb279 pc:0xb278 imem_rd:0x0ACTUAL: npc:0xb279 pc:0xb278 imem_rd:0x0
# UVM_INFO @ 29784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x64b4 
# UVM_INFO @ 29784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb279 pc:0xb278 imem_rd:0x0
# UVM_INFO @ 29801.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 29801.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 29801.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 29801.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 29801.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1447 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1447 
# UVM_INFO @ 29802.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x7812 VSR2:0x64b4 psr:0x1 ACTUAL: VSR1:0x7812 VSR2:0x64b4 psr:0x1 
# UVM_INFO @ 29802.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x7812 pcout:0x7812 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0xc180 NZP:0x7 M_Data:0x64b4 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x7812 pcout:0x7812 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0xc180 NZP:0x7 M_Data:0x64b4 enable_execute_status:0x0 
# UVM_INFO @ 29802.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb279 pc:0xb278 imem_rd:0x0ACTUAL: npc:0xb279 pc:0xb278 imem_rd:0x0
# UVM_INFO @ 29804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x7812 
# UVM_INFO @ 29804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb27a pc:0xb279 imem_rd:0x1
# UVM_INFO @ 29821.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 29821.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 29821.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 29821.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8100 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8100 
# UVM_INFO @ 29822.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x7812 VSR2:0x64b4 psr:0x1 ACTUAL: VSR1:0x7812 VSR2:0x64b4 psr:0x1 
# UVM_INFO @ 29822.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb27a pc:0xb279 imem_rd:0x1ACTUAL: npc:0xb27a pc:0xb279 imem_rd:0x1
# UVM_INFO @ 29824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x7812 
# UVM_INFO @ 29824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb27b pc:0xb27a imem_rd:0x1
# UVM_INFO @ 29841.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 29841.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 29841.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : JMP 
# IR BaseR             : 110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001100  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45689  
# **********************************************
# Time: 29841.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : JMP 
# IR BaseR             : 110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001100  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45689  
# **********************************************
# Time: 29841.000ns 
# 
# UVM_INFO @ 29841.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 29841.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe3ea ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe3ea 
# UVM_INFO @ 29842.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x7812 VSR2:0x64b4 psr:0x1 ACTUAL: VSR1:0x7812 VSR2:0x64b4 psr:0x1 
# UVM_INFO @ 29842.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb27b pc:0xb27a imem_rd:0x1ACTUAL: npc:0xb27b pc:0xb27a imem_rd:0x1
# UVM_INFO @ 29844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x7812 
# UVM_INFO @ 29844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb27c pc:0xb27b imem_rd:0x1
# UVM_INFO @ 29861.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 29861.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 29861.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 29861.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0d3f ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0d3f 
# UVM_INFO @ 29862.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x64b4 VSR2:0x64b4 psr:0x1 ACTUAL: VSR1:0x64b4 VSR2:0x64b4 psr:0x1 
# UVM_INFO @ 29862.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb27c pc:0xb27b imem_rd:0x1ACTUAL: npc:0xb27c pc:0xb27b imem_rd:0x1
# UVM_INFO @ 29864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x7812 
# UVM_INFO @ 29864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb27d pc:0xb27c imem_rd:0x1
# UVM_INFO @ 29881.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 29881.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 29881.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 29881.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc7bc ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc7bc 
# UVM_INFO @ 29882.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x64b4 VSR2:0x64b4 psr:0x1 ACTUAL: VSR1:0x64b4 VSR2:0x64b4 psr:0x1 
# UVM_INFO @ 29882.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb27d pc:0xb27c imem_rd:0x1ACTUAL: npc:0xb27d pc:0xb27c imem_rd:0x1
# UVM_INFO @ 29884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x7812 
# UVM_INFO @ 29884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb27e pc:0xb27d imem_rd:0x1
# UVM_INFO @ 29901.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 29901.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 29901.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 29901.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 29901.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x01f6 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x01f6 
# UVM_INFO @ 29902.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x64b4 VSR2:0x64b4 psr:0x1 ACTUAL: VSR1:0x64b4 VSR2:0x64b4 psr:0x1 
# UVM_INFO @ 29902.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb27e pc:0xb27d imem_rd:0x1ACTUAL: npc:0xb27e pc:0xb27d imem_rd:0x1
# UVM_INFO @ 29904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x7812 
# UVM_INFO @ 29904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb27f pc:0xb27e imem_rd:0x1
# UVM_INFO @ 29921.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 29921.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 29921.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 29921.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 29921.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 111  
# IR PCOFFSET9         : 000101001  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45693  
# **********************************************
# Time: 29921.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 111  
# IR PCOFFSET9         : 000101001  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45693  
# **********************************************
# Time: 29921.000ns 
# 
# UVM_INFO @ 29921.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 29921.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0635 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0635 
# UVM_INFO @ 29922.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x64b4 VSR2:0x64b4 psr:0x1 ACTUAL: VSR1:0x64b4 VSR2:0x64b4 psr:0x1 
# UVM_INFO @ 29922.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb2a5 pcout:0xb2a5 dr:0x7 sr1:0x0 sr2:0x0 IR_Exec:0xae29 NZP:0x0 M_Data:0x64b4 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb2a5 pcout:0xb2a5 dr:0x7 sr1:0x0 sr2:0x0 IR_Exec:0xae29 NZP:0x0 M_Data:0x64b4 enable_execute_status:0x0 
# UVM_INFO @ 29922.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb27f pc:0xb27e imem_rd:0x1ACTUAL: npc:0xb27f pc:0xb27e imem_rd:0x1
# UVM_INFO @ 29924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb2a5 
# UVM_INFO @ 29924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb27f pc:0xb27e imem_rd:0x0
# UVM_INFO @ 29941.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 29941.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 29941.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 29941.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb2a5 DMem_din:0x0000 DMem_rd:0x1 memout:0x2290 ACTUAL: DMem_addr:0xb2a5 DMem_din:0x0000 DMem_rd:0x1 memout:0x2290 
# UVM_INFO @ 29942.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x64b4 VSR2:0x64b4 psr:0x1 ACTUAL: VSR1:0x64b4 VSR2:0x64b4 psr:0x1 
# UVM_INFO @ 29942.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb27f pc:0xb27e imem_rd:0x0ACTUAL: npc:0xb27f pc:0xb27e imem_rd:0x0
# UVM_INFO @ 29944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb2a5 
# UVM_INFO @ 29944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb27f pc:0xb27e imem_rd:0x0
# UVM_INFO @ 29961.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 29961.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 29961.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 29961.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xf1e3 DMem_din:0x0000 DMem_rd:0x1 memout:0xf1e3 ACTUAL: DMem_addr:0xf1e3 DMem_din:0x0000 DMem_rd:0x1 memout:0xf1e3 
# UVM_INFO @ 29962.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x64b4 VSR2:0x64b4 psr:0x1 ACTUAL: VSR1:0x64b4 VSR2:0x64b4 psr:0x1 
# UVM_INFO @ 29962.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb27f pc:0xb27e imem_rd:0x0ACTUAL: npc:0xb27f pc:0xb27e imem_rd:0x0
# UVM_INFO @ 29964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb2a5 
# UVM_INFO @ 29964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb280 pc:0xb27f imem_rd:0x1
# UVM_INFO @ 29981.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 29981.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 29981.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 29981.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 29981.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 111  
# IR PCOFFSET9         : 000101001  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45694  
# **********************************************
# Time: 29981.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 111  
# IR PCOFFSET9         : 000101001  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45694  
# **********************************************
# Time: 29981.000ns 
# 
# UVM_INFO @ 29981.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 29981.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xaa31 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xaa31 
# UVM_INFO @ 29982.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x64b4 VSR2:0x64b4 psr:0x1 ACTUAL: VSR1:0x64b4 VSR2:0x64b4 psr:0x1 
# UVM_INFO @ 29982.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb2a6 pcout:0xb2a6 dr:0x7 sr1:0x0 sr2:0x0 IR_Exec:0xae29 NZP:0x0 M_Data:0x64b4 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb2a6 pcout:0xb2a6 dr:0x7 sr1:0x0 sr2:0x0 IR_Exec:0xae29 NZP:0x0 M_Data:0x64b4 enable_execute_status:0x0 
# UVM_INFO @ 29982.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb280 pc:0xb27f imem_rd:0x1ACTUAL: npc:0xb280 pc:0xb27f imem_rd:0x1
# UVM_INFO @ 29984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb2a6 
# UVM_INFO @ 29984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb280 pc:0xb27f imem_rd:0x0
# UVM_INFO @ 30001.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 30001.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 30001.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 30001.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb2a6 DMem_din:0x0000 DMem_rd:0x1 memout:0xb3d8 ACTUAL: DMem_addr:0xb2a6 DMem_din:0x0000 DMem_rd:0x1 memout:0xb3d8 
# UVM_INFO @ 30002.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3c31 VSR2:0x950a psr:0x1 ACTUAL: VSR1:0x3c31 VSR2:0x950a psr:0x1 
# UVM_INFO @ 30002.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb280 pc:0xb27f imem_rd:0x0ACTUAL: npc:0xb280 pc:0xb27f imem_rd:0x0
# UVM_INFO @ 30004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb2a6 
# UVM_INFO @ 30004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb280 pc:0xb27f imem_rd:0x0
# UVM_INFO @ 30021.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 30021.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 30021.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 30021.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xf9d3 DMem_din:0x0000 DMem_rd:0x1 memout:0xf9d3 ACTUAL: DMem_addr:0xf9d3 DMem_din:0x0000 DMem_rd:0x1 memout:0xf9d3 
# UVM_INFO @ 30022.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3c31 VSR2:0x950a psr:0x1 ACTUAL: VSR1:0x3c31 VSR2:0x950a psr:0x1 
# UVM_INFO @ 30022.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb280 pc:0xb27f imem_rd:0x0ACTUAL: npc:0xb280 pc:0xb27f imem_rd:0x0
# UVM_INFO @ 30024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb2a6 
# UVM_INFO @ 30024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb281 pc:0xb280 imem_rd:0x1
# UVM_INFO @ 30041.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 30041.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 30041.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 30041.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 30041.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 001  
# IR SR1               : 111  
# IR IM                : 0  
# IR SR2               : 100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45695  
# **********************************************
# Time: 30041.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 001  
# IR SR1               : 111  
# IR IM                : 0  
# IR SR2               : 100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45695  
# **********************************************
# Time: 30041.000ns 
# 
# UVM_INFO @ 30041.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 30041.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa8f3 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa8f3 
# UVM_INFO @ 30042.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3c31 VSR2:0x950a psr:0x1 ACTUAL: VSR1:0x3c31 VSR2:0x950a psr:0x1 
# UVM_INFO @ 30042.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x3dfd pcout:0x3dfd dr:0x1 sr1:0x7 sr2:0x4 IR_Exec:0x13c4 NZP:0x0 M_Data:0x950a enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x3dfd pcout:0x3dfd dr:0x1 sr1:0x7 sr2:0x4 IR_Exec:0x13c4 NZP:0x0 M_Data:0x950a enable_execute_status:0x0 
# UVM_INFO @ 30042.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb281 pc:0xb280 imem_rd:0x1ACTUAL: npc:0xb281 pc:0xb280 imem_rd:0x1
# UVM_INFO @ 30044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3dfd 
# UVM_INFO @ 30044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb282 pc:0xb281 imem_rd:0x1
# UVM_INFO @ 30061.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 30061.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 30061.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 30061.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 30061.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 000  
# IR PCOFFSET9         : 010101100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45696  
# **********************************************
# Time: 30061.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 000  
# IR PCOFFSET9         : 010101100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45696  
# **********************************************
# Time: 30061.000ns 
# 
# UVM_INFO @ 30061.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 30061.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xfb1a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xfb1a 
# UVM_INFO @ 30062.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x9b4b VSR2:0x64b4 psr:0x1 ACTUAL: VSR1:0x9b4b VSR2:0x64b4 psr:0x1 
# UVM_INFO @ 30062.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb32b pcout:0xb32b dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0xb0ac NZP:0x0 M_Data:0x64b4 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb32b pcout:0xb32b dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0xb0ac NZP:0x0 M_Data:0x64b4 enable_execute_status:0x0 
# UVM_INFO @ 30062.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb282 pc:0xb281 imem_rd:0x1ACTUAL: npc:0xb282 pc:0xb281 imem_rd:0x1
# UVM_INFO @ 30064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb32b 
# UVM_INFO @ 30064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb282 pc:0xb281 imem_rd:0x0
# UVM_INFO @ 30081.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 30081.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 30081.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 30081.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb32b DMem_din:0x0000 DMem_rd:0x1 memout:0x76d9 ACTUAL: DMem_addr:0xb32b DMem_din:0x0000 DMem_rd:0x1 memout:0x76d9 
# UVM_INFO @ 30082.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x950a VSR2:0x64b4 psr:0x1 ACTUAL: VSR1:0x950a VSR2:0x64b4 psr:0x1 
# UVM_INFO @ 30082.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb282 pc:0xb281 imem_rd:0x0ACTUAL: npc:0xb282 pc:0xb281 imem_rd:0x0
# UVM_INFO @ 30084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb32b 
# UVM_INFO @ 30084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb282 pc:0xb281 imem_rd:0x0
# UVM_INFO @ 30101.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 30101.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 30101.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 30101.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0f64 DMem_din:0x64b4 DMem_rd:0x0 memout:0x0f64 ACTUAL: DMem_addr:0x0f64 DMem_din:0x64b4 DMem_rd:0x0 memout:0x0f64 
# UVM_INFO @ 30102.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x950a VSR2:0x64b4 psr:0x1 ACTUAL: VSR1:0x950a VSR2:0x64b4 psr:0x1 
# UVM_INFO @ 30102.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb282 pc:0xb281 imem_rd:0x0ACTUAL: npc:0xb282 pc:0xb281 imem_rd:0x0
# UVM_INFO @ 30104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb32b 
# UVM_INFO @ 30104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb283 pc:0xb282 imem_rd:0x1
# UVM_INFO @ 30121.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 30121.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 30121.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 30121.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 011  
# IR PCOFFSET9         : 100011111  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45697  
# **********************************************
# Time: 30121.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 011  
# IR PCOFFSET9         : 100011111  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45697  
# **********************************************
# Time: 30121.000ns 
# 
# UVM_INFO @ 30121.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 30121.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x258a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x258a 
# UVM_INFO @ 30122.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x950a VSR2:0x64b4 psr:0x1 ACTUAL: VSR1:0x950a VSR2:0x64b4 psr:0x1 
# UVM_INFO @ 30122.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb19f pcout:0xb19f dr:0x3 sr1:0x4 sr2:0x0 IR_Exec:0xa71f NZP:0x0 M_Data:0x64b4 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb19f pcout:0xb19f dr:0x3 sr1:0x4 sr2:0x0 IR_Exec:0xa71f NZP:0x0 M_Data:0x64b4 enable_execute_status:0x0 
# UVM_INFO @ 30122.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb283 pc:0xb282 imem_rd:0x1ACTUAL: npc:0xb283 pc:0xb282 imem_rd:0x1
# UVM_INFO @ 30124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb19f 
# UVM_INFO @ 30124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb283 pc:0xb282 imem_rd:0x0
# UVM_INFO @ 30141.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 30141.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 30141.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 30141.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb19f DMem_din:0x0000 DMem_rd:0x1 memout:0x4b62 ACTUAL: DMem_addr:0xb19f DMem_din:0x0000 DMem_rd:0x1 memout:0x4b62 
# UVM_INFO @ 30142.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x64b4 VSR2:0x64b4 psr:0x1 ACTUAL: VSR1:0x64b4 VSR2:0x64b4 psr:0x1 
# UVM_INFO @ 30142.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb283 pc:0xb282 imem_rd:0x0ACTUAL: npc:0xb283 pc:0xb282 imem_rd:0x0
# UVM_INFO @ 30144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb19f 
# UVM_INFO @ 30144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb283 pc:0xb282 imem_rd:0x0
# UVM_INFO @ 30161.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 30161.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 30161.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 30161.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xfdac DMem_din:0x0000 DMem_rd:0x1 memout:0xfdac ACTUAL: DMem_addr:0xfdac DMem_din:0x0000 DMem_rd:0x1 memout:0xfdac 
# UVM_INFO @ 30162.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x64b4 VSR2:0x64b4 psr:0x1 ACTUAL: VSR1:0x64b4 VSR2:0x64b4 psr:0x1 
# UVM_INFO @ 30162.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb283 pc:0xb282 imem_rd:0x0ACTUAL: npc:0xb283 pc:0xb282 imem_rd:0x0
# UVM_INFO @ 30164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb19f 
# UVM_INFO @ 30164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb284 pc:0xb283 imem_rd:0x1
# UVM_INFO @ 30181.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 30181.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 30181.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 30181.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 30181.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5148 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5148 
# UVM_INFO @ 30182.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x64b4 VSR2:0x64b4 psr:0x1 ACTUAL: VSR1:0x64b4 VSR2:0x64b4 psr:0x1 
# UVM_INFO @ 30182.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb284 pc:0xb283 imem_rd:0x1ACTUAL: npc:0xb284 pc:0xb283 imem_rd:0x1
# UVM_INFO @ 30184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb19f 
# UVM_INFO @ 30184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb284 pc:0xb283 imem_rd:0x0
# UVM_INFO @ 30201.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 30201.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 30201.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 30201.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb19f DMem_din:0x0000 DMem_rd:0x1 memout:0xacbd ACTUAL: DMem_addr:0xb19f DMem_din:0x0000 DMem_rd:0x1 memout:0xacbd 
# UVM_INFO @ 30202.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x7812 VSR2:0x64b4 psr:0x1 ACTUAL: VSR1:0x7812 VSR2:0x64b4 psr:0x1 
# UVM_INFO @ 30202.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb284 pc:0xb283 imem_rd:0x0ACTUAL: npc:0xb284 pc:0xb283 imem_rd:0x0
# UVM_INFO @ 30204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb19f 
# UVM_INFO @ 30204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb284 pc:0xb283 imem_rd:0x0
# UVM_INFO @ 30221.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 30221.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 30221.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 30221.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x9f1a DMem_din:0x0000 DMem_rd:0x1 memout:0x9f1a ACTUAL: DMem_addr:0x9f1a DMem_din:0x0000 DMem_rd:0x1 memout:0x9f1a 
# UVM_INFO @ 30222.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x7812 VSR2:0x64b4 psr:0x1 ACTUAL: VSR1:0x7812 VSR2:0x64b4 psr:0x1 
# UVM_INFO @ 30222.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb284 pc:0xb283 imem_rd:0x0ACTUAL: npc:0xb284 pc:0xb283 imem_rd:0x0
# UVM_INFO @ 30224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb19f 
# UVM_INFO @ 30224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb285 pc:0xb284 imem_rd:0x1
# UVM_INFO @ 30241.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 30241.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 30241.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 30241.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 100  
# IR PCOFFSET9         : 110010010  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45699  
# **********************************************
# Time: 30241.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 100  
# IR PCOFFSET9         : 110010010  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45699  
# **********************************************
# Time: 30241.000ns 
# 
# UVM_INFO @ 30241.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 30241.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xec15 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xec15 
# UVM_INFO @ 30242.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x7812 VSR2:0x64b4 psr:0x1 ACTUAL: VSR1:0x7812 VSR2:0x64b4 psr:0x1 
# UVM_INFO @ 30242.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb214 pcout:0xb214 dr:0x4 sr1:0x6 sr2:0x0 IR_Exec:0xa992 NZP:0x0 M_Data:0x64b4 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb214 pcout:0xb214 dr:0x4 sr1:0x6 sr2:0x0 IR_Exec:0xa992 NZP:0x0 M_Data:0x64b4 enable_execute_status:0x0 
# UVM_INFO @ 30242.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb285 pc:0xb284 imem_rd:0x1ACTUAL: npc:0xb285 pc:0xb284 imem_rd:0x1
# UVM_INFO @ 30244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb214 
# UVM_INFO @ 30244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb285 pc:0xb284 imem_rd:0x0
# UVM_INFO @ 30261.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 30261.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 30261.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 30261.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb214 DMem_din:0x0000 DMem_rd:0x1 memout:0x63a6 ACTUAL: DMem_addr:0xb214 DMem_din:0x0000 DMem_rd:0x1 memout:0x63a6 
# UVM_INFO @ 30262.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x64b4 VSR2:0x64b4 psr:0x1 ACTUAL: VSR1:0x64b4 VSR2:0x64b4 psr:0x1 
# UVM_INFO @ 30262.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb285 pc:0xb284 imem_rd:0x0ACTUAL: npc:0xb285 pc:0xb284 imem_rd:0x0
# UVM_INFO @ 30264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb214 
# UVM_INFO @ 30264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb285 pc:0xb284 imem_rd:0x0
# UVM_INFO @ 30281.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 30281.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 30281.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 30281.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x2ae8 DMem_din:0x0000 DMem_rd:0x1 memout:0x2ae8 ACTUAL: DMem_addr:0x2ae8 DMem_din:0x0000 DMem_rd:0x1 memout:0x2ae8 
# UVM_INFO @ 30282.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x64b4 VSR2:0x64b4 psr:0x1 ACTUAL: VSR1:0x64b4 VSR2:0x64b4 psr:0x1 
# UVM_INFO @ 30282.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb285 pc:0xb284 imem_rd:0x0ACTUAL: npc:0xb285 pc:0xb284 imem_rd:0x0
# UVM_INFO @ 30284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb214 
# UVM_INFO @ 30284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb286 pc:0xb285 imem_rd:0x1
# UVM_INFO @ 30301.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 30301.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 30301.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 30301.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 30301.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7122 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7122 
# UVM_INFO @ 30302.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x64b4 VSR2:0x64b4 psr:0x1 ACTUAL: VSR1:0x64b4 VSR2:0x64b4 psr:0x1 
# UVM_INFO @ 30302.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb286 pc:0xb285 imem_rd:0x1ACTUAL: npc:0xb286 pc:0xb285 imem_rd:0x1
# UVM_INFO @ 30304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb214 
# UVM_INFO @ 30304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb286 pc:0xb285 imem_rd:0x0
# UVM_INFO @ 30321.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 30321.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 30321.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 30321.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb214 DMem_din:0x0000 DMem_rd:0x1 memout:0x0f08 ACTUAL: DMem_addr:0xb214 DMem_din:0x0000 DMem_rd:0x1 memout:0x0f08 
# UVM_INFO @ 30322.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x950a VSR2:0x3c31 psr:0x1 ACTUAL: VSR1:0x950a VSR2:0x3c31 psr:0x1 
# UVM_INFO @ 30322.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb286 pc:0xb285 imem_rd:0x0ACTUAL: npc:0xb286 pc:0xb285 imem_rd:0x0
# UVM_INFO @ 30324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb214 
# UVM_INFO @ 30324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb286 pc:0xb285 imem_rd:0x0
# UVM_INFO @ 30341.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 30341.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 30341.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 30341.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xbb93 DMem_din:0x0000 DMem_rd:0x1 memout:0xbb93 ACTUAL: DMem_addr:0xbb93 DMem_din:0x0000 DMem_rd:0x1 memout:0xbb93 
# UVM_INFO @ 30342.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x950a VSR2:0x3c31 psr:0x1 ACTUAL: VSR1:0x950a VSR2:0x3c31 psr:0x1 
# UVM_INFO @ 30342.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb286 pc:0xb285 imem_rd:0x0ACTUAL: npc:0xb286 pc:0xb285 imem_rd:0x0
# UVM_INFO @ 30344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb214 
# UVM_INFO @ 30344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb287 pc:0xb286 imem_rd:0x1
# UVM_INFO @ 30361.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 30361.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 30361.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 30361.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 30361.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 110  
# IR SR1               : 100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45701  
# **********************************************
# Time: 30361.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 110  
# IR SR1               : 100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45701  
# **********************************************
# Time: 30361.000ns 
# 
# UVM_INFO @ 30361.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 30361.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x261f ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x261f 
# UVM_INFO @ 30362.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x950a VSR2:0x3c31 psr:0x1 ACTUAL: VSR1:0x950a VSR2:0x3c31 psr:0x1 
# UVM_INFO @ 30362.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x6af5 pcout:0x6af5 dr:0x6 sr1:0x4 sr2:0x7 IR_Exec:0x9d3f NZP:0x0 M_Data:0x3c31 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x6af5 pcout:0x6af5 dr:0x6 sr1:0x4 sr2:0x7 IR_Exec:0x9d3f NZP:0x0 M_Data:0x3c31 enable_execute_status:0x0 
# UVM_INFO @ 30362.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb287 pc:0xb286 imem_rd:0x1ACTUAL: npc:0xb287 pc:0xb286 imem_rd:0x1
# UVM_INFO @ 30364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x6af5 
# UVM_INFO @ 30364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb288 pc:0xb287 imem_rd:0x1
# UVM_INFO @ 30381.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 30381.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 30381.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 30381.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 30381.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 111  
# IR BaseR             : 011  
# IR PCOFFSET6         : 100000  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45702  
# **********************************************
# Time: 30381.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 111  
# IR BaseR             : 011  
# IR PCOFFSET6         : 100000  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45702  
# **********************************************
# Time: 30381.000ns 
# 
# UVM_INFO @ 30381.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 30381.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x800c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x800c 
# UVM_INFO @ 30382.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0009 VSR2:0x64b4 psr:0x1 ACTUAL: VSR1:0x0009 VSR2:0x64b4 psr:0x1 
# UVM_INFO @ 30382.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xffe9 pcout:0xffe9 dr:0x7 sr1:0x3 sr2:0x0 IR_Exec:0x6ee0 NZP:0x0 M_Data:0x64b4 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xffe9 pcout:0xffe9 dr:0x7 sr1:0x3 sr2:0x0 IR_Exec:0x6ee0 NZP:0x0 M_Data:0x64b4 enable_execute_status:0x0 
# UVM_INFO @ 30382.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb288 pc:0xb287 imem_rd:0x1ACTUAL: npc:0xb288 pc:0xb287 imem_rd:0x1
# UVM_INFO @ 30384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xffe9 
# UVM_INFO @ 30384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb288 pc:0xb287 imem_rd:0x0
# UVM_INFO @ 30401.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 30401.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 30401.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 30401.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xffe9 DMem_din:0x0000 DMem_rd:0x1 memout:0x2d46 ACTUAL: DMem_addr:0xffe9 DMem_din:0x0000 DMem_rd:0x1 memout:0x2d46 
# UVM_INFO @ 30402.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x950a VSR2:0x64b4 psr:0x1 ACTUAL: VSR1:0x950a VSR2:0x64b4 psr:0x1 
# UVM_INFO @ 30402.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb288 pc:0xb287 imem_rd:0x0ACTUAL: npc:0xb288 pc:0xb287 imem_rd:0x0
# UVM_INFO @ 30404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xffe9 
# UVM_INFO @ 30404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb289 pc:0xb288 imem_rd:0x1
# UVM_INFO @ 30421.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 30421.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 30421.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 30421.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 100  
# IR PCOFFSET9         : 100101101  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45703  
# **********************************************
# Time: 30421.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 100  
# IR PCOFFSET9         : 100101101  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45703  
# **********************************************
# Time: 30421.000ns 
# 
# UVM_INFO @ 30421.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 30421.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2419 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2419 
# UVM_INFO @ 30422.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x950a VSR2:0x64b4 psr:0x1 ACTUAL: VSR1:0x950a VSR2:0x64b4 psr:0x1 
# UVM_INFO @ 30422.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb1b3 pcout:0xb1b3 dr:0x4 sr1:0x4 sr2:0x0 IR_Exec:0x292d NZP:0x0 M_Data:0x64b4 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb1b3 pcout:0xb1b3 dr:0x4 sr1:0x4 sr2:0x0 IR_Exec:0x292d NZP:0x0 M_Data:0x64b4 enable_execute_status:0x0 
# UVM_INFO @ 30422.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb289 pc:0xb288 imem_rd:0x1ACTUAL: npc:0xb289 pc:0xb288 imem_rd:0x1
# UVM_INFO @ 30424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb1b3 
# UVM_INFO @ 30424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb289 pc:0xb288 imem_rd:0x0
# UVM_INFO @ 30441.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 30441.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 30441.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 30441.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb1b3 DMem_din:0x0000 DMem_rd:0x1 memout:0xca42 ACTUAL: DMem_addr:0xb1b3 DMem_din:0x0000 DMem_rd:0x1 memout:0xca42 
# UVM_INFO @ 30442.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x64b4 VSR2:0x64b4 psr:0x1 ACTUAL: VSR1:0x64b4 VSR2:0x64b4 psr:0x1 
# UVM_INFO @ 30442.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb289 pc:0xb288 imem_rd:0x0ACTUAL: npc:0xb289 pc:0xb288 imem_rd:0x0
# UVM_INFO @ 30444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb1b3 
# UVM_INFO @ 30444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb28a pc:0xb289 imem_rd:0x1
# UVM_INFO @ 30461.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 30461.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 30461.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 30461.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 30461.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf74e ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf74e 
# UVM_INFO @ 30462.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x64b4 VSR2:0x64b4 psr:0x1 ACTUAL: VSR1:0x64b4 VSR2:0x64b4 psr:0x1 
# UVM_INFO @ 30462.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb28a pc:0xb289 imem_rd:0x1ACTUAL: npc:0xb28a pc:0xb289 imem_rd:0x1
# UVM_INFO @ 30464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb1b3 
# UVM_INFO @ 30464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb28a pc:0xb289 imem_rd:0x0
# UVM_INFO @ 30481.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 30481.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 30481.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 30481.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb1b3 DMem_din:0x0000 DMem_rd:0x1 memout:0xfb50 ACTUAL: DMem_addr:0xb1b3 DMem_din:0x0000 DMem_rd:0x1 memout:0xfb50 
# UVM_INFO @ 30482.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xd489 VSR2:0x64b4 psr:0x1 ACTUAL: VSR1:0xd489 VSR2:0x64b4 psr:0x1 
# UVM_INFO @ 30482.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb28a pc:0xb289 imem_rd:0x0ACTUAL: npc:0xb28a pc:0xb289 imem_rd:0x0
# UVM_INFO @ 30484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb1b3 
# UVM_INFO @ 30484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb28b pc:0xb28a imem_rd:0x1
# UVM_INFO @ 30501.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 30501.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 30501.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 30501.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 010  
# IR PCOFFSET9         : 101000111  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45705  
# **********************************************
# Time: 30501.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 010  
# IR PCOFFSET9         : 101000111  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45705  
# **********************************************
# Time: 30501.000ns 
# 
# UVM_INFO @ 30501.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 30501.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x44b7 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x44b7 
# UVM_INFO @ 30502.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xd489 VSR2:0x64b4 psr:0x1 ACTUAL: VSR1:0xd489 VSR2:0x64b4 psr:0x1 
# UVM_INFO @ 30502.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb1cf pcout:0xb1cf dr:0x2 sr1:0x5 sr2:0x0 IR_Exec:0xa547 NZP:0x0 M_Data:0x64b4 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb1cf pcout:0xb1cf dr:0x2 sr1:0x5 sr2:0x0 IR_Exec:0xa547 NZP:0x0 M_Data:0x64b4 enable_execute_status:0x0 
# UVM_INFO @ 30502.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb28b pc:0xb28a imem_rd:0x1ACTUAL: npc:0xb28b pc:0xb28a imem_rd:0x1
# UVM_INFO @ 30504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb1cf 
# UVM_INFO @ 30504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb28b pc:0xb28a imem_rd:0x0
# UVM_INFO @ 30521.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 30521.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 30521.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 30521.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb1cf DMem_din:0x0000 DMem_rd:0x1 memout:0x330a ACTUAL: DMem_addr:0xb1cf DMem_din:0x0000 DMem_rd:0x1 memout:0x330a 
# UVM_INFO @ 30522.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x64b4 VSR2:0x64b4 psr:0x1 ACTUAL: VSR1:0x64b4 VSR2:0x64b4 psr:0x1 
# UVM_INFO @ 30522.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb28b pc:0xb28a imem_rd:0x0ACTUAL: npc:0xb28b pc:0xb28a imem_rd:0x0
# UVM_INFO @ 30524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb1cf 
# UVM_INFO @ 30524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb28b pc:0xb28a imem_rd:0x0
# UVM_INFO @ 30541.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 30541.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 30541.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 30541.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0a3f DMem_din:0x0000 DMem_rd:0x1 memout:0x0a3f ACTUAL: DMem_addr:0x0a3f DMem_din:0x0000 DMem_rd:0x1 memout:0x0a3f 
# UVM_INFO @ 30542.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x64b4 VSR2:0x64b4 psr:0x1 ACTUAL: VSR1:0x64b4 VSR2:0x64b4 psr:0x1 
# UVM_INFO @ 30542.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb28b pc:0xb28a imem_rd:0x0ACTUAL: npc:0xb28b pc:0xb28a imem_rd:0x0
# UVM_INFO @ 30544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb1cf 
# UVM_INFO @ 30544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb28c pc:0xb28b imem_rd:0x1
# UVM_INFO @ 30561.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 30561.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 30561.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 30561.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 30561.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xcf6c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xcf6c 
# UVM_INFO @ 30562.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x64b4 VSR2:0x64b4 psr:0x1 ACTUAL: VSR1:0x64b4 VSR2:0x64b4 psr:0x1 
# UVM_INFO @ 30562.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb28c pc:0xb28b imem_rd:0x1ACTUAL: npc:0xb28c pc:0xb28b imem_rd:0x1
# UVM_INFO @ 30564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb1cf 
# UVM_INFO @ 30564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb28c pc:0xb28b imem_rd:0x0
# UVM_INFO @ 30581.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 30581.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 30581.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 30581.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb1cf DMem_din:0x0000 DMem_rd:0x1 memout:0x1ebf ACTUAL: DMem_addr:0xb1cf DMem_din:0x0000 DMem_rd:0x1 memout:0x1ebf 
# UVM_INFO @ 30582.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x7812 VSR2:0x7812 psr:0x1 ACTUAL: VSR1:0x7812 VSR2:0x7812 psr:0x1 
# UVM_INFO @ 30582.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb28c pc:0xb28b imem_rd:0x0ACTUAL: npc:0xb28c pc:0xb28b imem_rd:0x0
# UVM_INFO @ 30584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb1cf 
# UVM_INFO @ 30584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb28c pc:0xb28b imem_rd:0x0
# UVM_INFO @ 30601.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 30601.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 30601.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 30601.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0535 DMem_din:0x0000 DMem_rd:0x1 memout:0x0535 ACTUAL: DMem_addr:0x0535 DMem_din:0x0000 DMem_rd:0x1 memout:0x0535 
# UVM_INFO @ 30602.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x7812 VSR2:0x7812 psr:0x1 ACTUAL: VSR1:0x7812 VSR2:0x7812 psr:0x1 
# UVM_INFO @ 30602.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb28c pc:0xb28b imem_rd:0x0ACTUAL: npc:0xb28c pc:0xb28b imem_rd:0x0
# UVM_INFO @ 30604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb1cf 
# UVM_INFO @ 30604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb28d pc:0xb28c imem_rd:0x1
# UVM_INFO @ 30621.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 30621.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 30621.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 30621.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 110  
# IR PCOFFSET9         : 110100000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45707  
# **********************************************
# Time: 30621.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 110  
# IR PCOFFSET9         : 110100000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45707  
# **********************************************
# Time: 30621.000ns 
# 
# UVM_INFO @ 30621.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 30621.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6acf ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6acf 
# UVM_INFO @ 30622.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x7812 VSR2:0x7812 psr:0x1 ACTUAL: VSR1:0x7812 VSR2:0x7812 psr:0x1 
# UVM_INFO @ 30622.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb22a pcout:0xb22a dr:0x0 sr1:0x6 sr2:0x6 IR_Exec:0x3da0 NZP:0x0 M_Data:0x7812 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb22a pcout:0xb22a dr:0x0 sr1:0x6 sr2:0x6 IR_Exec:0x3da0 NZP:0x0 M_Data:0x7812 enable_execute_status:0x0 
# UVM_INFO @ 30622.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb28d pc:0xb28c imem_rd:0x1ACTUAL: npc:0xb28d pc:0xb28c imem_rd:0x1
# UVM_INFO @ 30624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb22a 
# UVM_INFO @ 30624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb28d pc:0xb28c imem_rd:0x0
# UVM_INFO @ 30641.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 30641.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 30641.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 30641.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb22a DMem_din:0x7812 DMem_rd:0x0 memout:0x6685 ACTUAL: DMem_addr:0xb22a DMem_din:0x7812 DMem_rd:0x0 memout:0x6685 
# UVM_INFO @ 30642.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x64b4 VSR2:0x64b4 psr:0x1 ACTUAL: VSR1:0x64b4 VSR2:0x64b4 psr:0x1 
# UVM_INFO @ 30642.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb28d pc:0xb28c imem_rd:0x0ACTUAL: npc:0xb28d pc:0xb28c imem_rd:0x0
# UVM_INFO @ 30644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb22a 
# UVM_INFO @ 30644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb28e pc:0xb28d imem_rd:0x1
# UVM_INFO @ 30661.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 30661.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 30661.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 30661.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 30661.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf8c2 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf8c2 
# UVM_INFO @ 30662.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x64b4 VSR2:0x64b4 psr:0x1 ACTUAL: VSR1:0x64b4 VSR2:0x64b4 psr:0x1 
# UVM_INFO @ 30662.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb28e pc:0xb28d imem_rd:0x1ACTUAL: npc:0xb28e pc:0xb28d imem_rd:0x1
# UVM_INFO @ 30664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb22a 
# UVM_INFO @ 30664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb28e pc:0xb28d imem_rd:0x0
# UVM_INFO @ 30681.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 30681.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 30681.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 30681.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb22a DMem_din:0x7812 DMem_rd:0x0 memout:0x35cc ACTUAL: DMem_addr:0xb22a DMem_din:0x7812 DMem_rd:0x0 memout:0x35cc 
# UVM_INFO @ 30682.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xd489 VSR2:0x64b4 psr:0x1 ACTUAL: VSR1:0xd489 VSR2:0x64b4 psr:0x1 
# UVM_INFO @ 30682.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb28e pc:0xb28d imem_rd:0x0ACTUAL: npc:0xb28e pc:0xb28d imem_rd:0x0
# UVM_INFO @ 30684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb22a 
# UVM_INFO @ 30684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb28f pc:0xb28e imem_rd:0x1
# UVM_INFO @ 30701.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 30701.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 30701.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 30701.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 30701.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 011  
# IR PCOFFSET9         : 101111100  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45709  
# **********************************************
# Time: 30701.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 011  
# IR PCOFFSET9         : 101111100  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45709  
# **********************************************
# Time: 30701.000ns 
# 
# UVM_INFO @ 30701.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 30701.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0f3d ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0f3d 
# UVM_INFO @ 30702.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xd489 VSR2:0x64b4 psr:0x1 ACTUAL: VSR1:0xd489 VSR2:0x64b4 psr:0x1 
# UVM_INFO @ 30702.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb208 pcout:0xb208 dr:0x3 sr1:0x5 sr2:0x0 IR_Exec:0x277c NZP:0x0 M_Data:0x64b4 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb208 pcout:0xb208 dr:0x3 sr1:0x5 sr2:0x0 IR_Exec:0x277c NZP:0x0 M_Data:0x64b4 enable_execute_status:0x0 
# UVM_INFO @ 30702.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb28f pc:0xb28e imem_rd:0x1ACTUAL: npc:0xb28f pc:0xb28e imem_rd:0x1
# UVM_INFO @ 30704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb208 
# UVM_INFO @ 30704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb28f pc:0xb28e imem_rd:0x0
# UVM_INFO @ 30721.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 30721.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 30721.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 30721.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb208 DMem_din:0x0000 DMem_rd:0x1 memout:0x077f ACTUAL: DMem_addr:0xb208 DMem_din:0x0000 DMem_rd:0x1 memout:0x077f 
# UVM_INFO @ 30722.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x64b4 VSR2:0x64b4 psr:0x1 ACTUAL: VSR1:0x64b4 VSR2:0x64b4 psr:0x1 
# UVM_INFO @ 30722.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb28f pc:0xb28e imem_rd:0x0ACTUAL: npc:0xb28f pc:0xb28e imem_rd:0x0
# UVM_INFO @ 30724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb208 
# UVM_INFO @ 30724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb290 pc:0xb28f imem_rd:0x1
# UVM_INFO @ 30741.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 30741.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 30741.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 30741.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 30741.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 010  
# IR PCOFFSET9         : 000100111  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45710  
# **********************************************
# Time: 30741.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 010  
# IR PCOFFSET9         : 000100111  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45710  
# **********************************************
# Time: 30741.000ns 
# 
# UVM_INFO @ 30741.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 30741.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4dc4 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4dc4 
# UVM_INFO @ 30742.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x64b4 VSR2:0x64b4 psr:0x1 ACTUAL: VSR1:0x64b4 VSR2:0x64b4 psr:0x1 
# UVM_INFO @ 30742.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb2b4 pcout:0xb2b4 dr:0x2 sr1:0x0 sr2:0x0 IR_Exec:0x2427 NZP:0x0 M_Data:0x64b4 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb2b4 pcout:0xb2b4 dr:0x2 sr1:0x0 sr2:0x0 IR_Exec:0x2427 NZP:0x0 M_Data:0x64b4 enable_execute_status:0x0 
# UVM_INFO @ 30742.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb290 pc:0xb28f imem_rd:0x1ACTUAL: npc:0xb290 pc:0xb28f imem_rd:0x1
# UVM_INFO @ 30744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb2b4 
# UVM_INFO @ 30744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb290 pc:0xb28f imem_rd:0x0
# UVM_INFO @ 30761.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 30761.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 30761.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 30761.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb2b4 DMem_din:0x0000 DMem_rd:0x1 memout:0xa7bb ACTUAL: DMem_addr:0xb2b4 DMem_din:0x0000 DMem_rd:0x1 memout:0xa7bb 
# UVM_INFO @ 30762.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0009 VSR2:0x9b4b psr:0x1 ACTUAL: VSR1:0x0009 VSR2:0x9b4b psr:0x1 
# UVM_INFO @ 30762.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb290 pc:0xb28f imem_rd:0x0ACTUAL: npc:0xb290 pc:0xb28f imem_rd:0x0
# UVM_INFO @ 30764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb2b4 
# UVM_INFO @ 30764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb291 pc:0xb290 imem_rd:0x1
# UVM_INFO @ 30781.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 30781.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 30781.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 30781.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 30781.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 101  
# IR SR1               : 011  
# IR IM                : 0  
# IR SR2               : 010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45711  
# **********************************************
# Time: 30781.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 101  
# IR SR1               : 011  
# IR IM                : 0  
# IR SR2               : 010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45711  
# **********************************************
# Time: 30781.000ns 
# 
# UVM_INFO @ 30781.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 30781.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd29b ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd29b 
# UVM_INFO @ 30782.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0009 VSR2:0x9b4b psr:0x1 ACTUAL: VSR1:0x0009 VSR2:0x9b4b psr:0x1 
# UVM_INFO @ 30782.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0009 pcout:0x0009 dr:0x5 sr1:0x3 sr2:0x2 IR_Exec:0x5ac2 NZP:0x0 M_Data:0x9b4b enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0009 pcout:0x0009 dr:0x5 sr1:0x3 sr2:0x2 IR_Exec:0x5ac2 NZP:0x0 M_Data:0x9b4b enable_execute_status:0x0 
# UVM_INFO @ 30782.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb291 pc:0xb290 imem_rd:0x1ACTUAL: npc:0xb291 pc:0xb290 imem_rd:0x1
# UVM_INFO @ 30784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x0009 
# UVM_INFO @ 30784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb292 pc:0xb291 imem_rd:0x1
# UVM_INFO @ 30801.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 30801.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 30801.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 30801.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 30801.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 100  
# IR PCOFFSET9         : 111110011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45712  
# **********************************************
# Time: 30801.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 100  
# IR PCOFFSET9         : 111110011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45712  
# **********************************************
# Time: 30801.000ns 
# 
# UVM_INFO @ 30801.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 30801.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xfe92 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xfe92 
# UVM_INFO @ 30802.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3c31 VSR2:0x950a psr:0x1 ACTUAL: VSR1:0x3c31 VSR2:0x950a psr:0x1 
# UVM_INFO @ 30802.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb282 pcout:0xb282 dr:0x0 sr1:0x7 sr2:0x4 IR_Exec:0xb9f3 NZP:0x0 M_Data:0x950a enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb282 pcout:0xb282 dr:0x0 sr1:0x7 sr2:0x4 IR_Exec:0xb9f3 NZP:0x0 M_Data:0x950a enable_execute_status:0x0 
# UVM_INFO @ 30802.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb292 pc:0xb291 imem_rd:0x1ACTUAL: npc:0xb292 pc:0xb291 imem_rd:0x1
# UVM_INFO @ 30804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb282 
# UVM_INFO @ 30804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb292 pc:0xb291 imem_rd:0x0
# UVM_INFO @ 30821.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 30821.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 30821.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 30821.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb282 DMem_din:0x0000 DMem_rd:0x1 memout:0x2988 ACTUAL: DMem_addr:0xb282 DMem_din:0x0000 DMem_rd:0x1 memout:0x2988 
# UVM_INFO @ 30822.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3c31 VSR2:0x950a psr:0x1 ACTUAL: VSR1:0x3c31 VSR2:0x950a psr:0x1 
# UVM_INFO @ 30822.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb292 pc:0xb291 imem_rd:0x0ACTUAL: npc:0xb292 pc:0xb291 imem_rd:0x0
# UVM_INFO @ 30824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb282 
# UVM_INFO @ 30824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb292 pc:0xb291 imem_rd:0x0
# UVM_INFO @ 30841.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 30841.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 30841.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 30841.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x3aa4 DMem_din:0x950a DMem_rd:0x0 memout:0x3aa4 ACTUAL: DMem_addr:0x3aa4 DMem_din:0x950a DMem_rd:0x0 memout:0x3aa4 
# UVM_INFO @ 30842.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3c31 VSR2:0x950a psr:0x1 ACTUAL: VSR1:0x3c31 VSR2:0x950a psr:0x1 
# UVM_INFO @ 30842.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb292 pc:0xb291 imem_rd:0x0ACTUAL: npc:0xb292 pc:0xb291 imem_rd:0x0
# UVM_INFO @ 30844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb282 
# UVM_INFO @ 30844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb293 pc:0xb292 imem_rd:0x1
# UVM_INFO @ 30861.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 30861.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 30861.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 30861.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 30861.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 100  
# IR PCOFFSET9         : 111110011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45713  
# **********************************************
# Time: 30861.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 100  
# IR PCOFFSET9         : 111110011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45713  
# **********************************************
# Time: 30861.000ns 
# 
# UVM_INFO @ 30861.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 30861.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x635b ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x635b 
# UVM_INFO @ 30862.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3c31 VSR2:0x950a psr:0x1 ACTUAL: VSR1:0x3c31 VSR2:0x950a psr:0x1 
# UVM_INFO @ 30862.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb283 pcout:0xb283 dr:0x0 sr1:0x7 sr2:0x4 IR_Exec:0xb9f3 NZP:0x0 M_Data:0x950a enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb283 pcout:0xb283 dr:0x0 sr1:0x7 sr2:0x4 IR_Exec:0xb9f3 NZP:0x0 M_Data:0x950a enable_execute_status:0x0 
# UVM_INFO @ 30862.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb293 pc:0xb292 imem_rd:0x1ACTUAL: npc:0xb293 pc:0xb292 imem_rd:0x1
# UVM_INFO @ 30864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb283 
# UVM_INFO @ 30864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb293 pc:0xb292 imem_rd:0x0
# UVM_INFO @ 30881.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 30881.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 30881.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 30881.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb283 DMem_din:0x0000 DMem_rd:0x1 memout:0xaf39 ACTUAL: DMem_addr:0xb283 DMem_din:0x0000 DMem_rd:0x1 memout:0xaf39 
# UVM_INFO @ 30882.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xd489 VSR2:0x7812 psr:0x1 ACTUAL: VSR1:0xd489 VSR2:0x7812 psr:0x1 
# UVM_INFO @ 30882.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb293 pc:0xb292 imem_rd:0x0ACTUAL: npc:0xb293 pc:0xb292 imem_rd:0x0
# UVM_INFO @ 30884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb283 
# UVM_INFO @ 30884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb293 pc:0xb292 imem_rd:0x0
# UVM_INFO @ 30901.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 30901.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 30901.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 30901.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xca5c DMem_din:0x950a DMem_rd:0x0 memout:0xca5c ACTUAL: DMem_addr:0xca5c DMem_din:0x950a DMem_rd:0x0 memout:0xca5c 
# UVM_INFO @ 30902.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xd489 VSR2:0x7812 psr:0x1 ACTUAL: VSR1:0xd489 VSR2:0x7812 psr:0x1 
# UVM_INFO @ 30902.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb293 pc:0xb292 imem_rd:0x0ACTUAL: npc:0xb293 pc:0xb292 imem_rd:0x0
# UVM_INFO @ 30904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb283 
# UVM_INFO @ 30904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb294 pc:0xb293 imem_rd:0x1
# UVM_INFO @ 30921.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 30921.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 30921.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 30921.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 001  
# IR SR1               : 101  
# IR IM                : 0  
# IR SR2               : 110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45714  
# **********************************************
# Time: 30921.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 001  
# IR SR1               : 101  
# IR IM                : 0  
# IR SR2               : 110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45714  
# **********************************************
# Time: 30921.000ns 
# 
# UVM_INFO @ 30921.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 30921.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8750 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8750 
# UVM_INFO @ 30922.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xd489 VSR2:0x7812 psr:0x1 ACTUAL: VSR1:0xd489 VSR2:0x7812 psr:0x1 
# UVM_INFO @ 30922.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x1 sr1:0x5 sr2:0x6 IR_Exec:0x5366 NZP:0x0 M_Data:0x7812 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x1 sr1:0x5 sr2:0x6 IR_Exec:0x5366 NZP:0x0 M_Data:0x7812 enable_execute_status:0x0 
# UVM_INFO @ 30922.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb294 pc:0xb293 imem_rd:0x1ACTUAL: npc:0xb294 pc:0xb293 imem_rd:0x1
# UVM_INFO @ 30924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x0000 
# UVM_INFO @ 30924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb295 pc:0xb294 imem_rd:0x1
# UVM_INFO @ 30941.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 30941.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 30941.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 30941.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 30941.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5860 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5860 
# UVM_INFO @ 30942.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x64b4 VSR2:0x64b4 psr:0x1 ACTUAL: VSR1:0x64b4 VSR2:0x64b4 psr:0x1 
# UVM_INFO @ 30942.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb295 pc:0xb294 imem_rd:0x1ACTUAL: npc:0xb295 pc:0xb294 imem_rd:0x1
# UVM_INFO @ 30944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x0000 
# UVM_INFO @ 30944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb296 pc:0xb295 imem_rd:0x1
# UVM_INFO @ 30961.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 30961.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 30961.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 30961.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 30961.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 000  
# IR SR1               : 100  
# IR IM                : 0  
# IR SR2               : 011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45716  
# **********************************************
# Time: 30961.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 000  
# IR SR1               : 100  
# IR IM                : 0  
# IR SR2               : 011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45716  
# **********************************************
# Time: 30961.000ns 
# 
# UVM_INFO @ 30961.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 30961.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xaf73 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xaf73 
# UVM_INFO @ 30962.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x950a VSR2:0x0009 psr:0x1 ACTUAL: VSR1:0x950a VSR2:0x0009 psr:0x1 
# UVM_INFO @ 30962.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0002 pcout:0x0002 dr:0x0 sr1:0x4 sr2:0x3 IR_Exec:0x5123 NZP:0x0 M_Data:0x0009 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0002 pcout:0x0002 dr:0x0 sr1:0x4 sr2:0x3 IR_Exec:0x5123 NZP:0x0 M_Data:0x0009 enable_execute_status:0x0 
# UVM_INFO @ 30962.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb296 pc:0xb295 imem_rd:0x1ACTUAL: npc:0xb296 pc:0xb295 imem_rd:0x1
# UVM_INFO @ 30964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x0002 
# UVM_INFO @ 30964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb297 pc:0xb296 imem_rd:0x1
# UVM_INFO @ 30981.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 30981.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 30981.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 30981.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 30981.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 000  
# IR SR1               : 100  
# IR IM                : 0  
# IR SR2               : 011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45717  
# **********************************************
# Time: 30981.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 000  
# IR SR1               : 100  
# IR IM                : 0  
# IR SR2               : 011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45717  
# **********************************************
# Time: 30981.000ns 
# 
# UVM_INFO @ 30981.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 30981.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x03ec ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x03ec 
# UVM_INFO @ 30982.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x950a VSR2:0x0009 psr:0x1 ACTUAL: VSR1:0x950a VSR2:0x0009 psr:0x1 
# UVM_INFO @ 30982.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0002 pcout:0x0002 dr:0x0 sr1:0x4 sr2:0x3 IR_Exec:0x5123 NZP:0x0 M_Data:0x0009 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0002 pcout:0x0002 dr:0x0 sr1:0x4 sr2:0x3 IR_Exec:0x5123 NZP:0x0 M_Data:0x0009 enable_execute_status:0x0 
# UVM_INFO @ 30982.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb297 pc:0xb296 imem_rd:0x1ACTUAL: npc:0xb297 pc:0xb296 imem_rd:0x1
# UVM_INFO @ 30984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x0002 
# UVM_INFO @ 30984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb298 pc:0xb297 imem_rd:0x1
# UVM_INFO @ 31001.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 31001.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 31001.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 31001.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 31001.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 111  
# IR PCOFFSET9         : 111101000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45718  
# **********************************************
# Time: 31001.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 111  
# IR PCOFFSET9         : 111101000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45718  
# **********************************************
# Time: 31001.000ns 
# 
# UVM_INFO @ 31001.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 31001.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xbc24 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xbc24 
# UVM_INFO @ 31002.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3c31 VSR2:0x3c31 psr:0x1 ACTUAL: VSR1:0x3c31 VSR2:0x3c31 psr:0x1 
# UVM_INFO @ 31002.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb27d pcout:0xb27d dr:0x0 sr1:0x7 sr2:0x7 IR_Exec:0x3fe8 NZP:0x0 M_Data:0x3c31 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb27d pcout:0xb27d dr:0x0 sr1:0x7 sr2:0x7 IR_Exec:0x3fe8 NZP:0x0 M_Data:0x3c31 enable_execute_status:0x0 
# UVM_INFO @ 31002.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb298 pc:0xb297 imem_rd:0x1ACTUAL: npc:0xb298 pc:0xb297 imem_rd:0x1
# UVM_INFO @ 31004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb27d 
# UVM_INFO @ 31004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb298 pc:0xb297 imem_rd:0x0
# UVM_INFO @ 31021.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 31021.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 31021.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 31021.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb27d DMem_din:0x3c31 DMem_rd:0x0 memout:0xe078 ACTUAL: DMem_addr:0xb27d DMem_din:0x3c31 DMem_rd:0x0 memout:0xe078 
# UVM_INFO @ 31022.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3c31 VSR2:0x3c31 psr:0x1 ACTUAL: VSR1:0x3c31 VSR2:0x3c31 psr:0x1 
# UVM_INFO @ 31022.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb298 pc:0xb297 imem_rd:0x0ACTUAL: npc:0xb298 pc:0xb297 imem_rd:0x0
# UVM_INFO @ 31024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb27d 
# UVM_INFO @ 31024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb299 pc:0xb298 imem_rd:0x1
# UVM_INFO @ 31041.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 31041.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 31041.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 31041.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 31041.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 111  
# IR PCOFFSET9         : 111101000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45719  
# **********************************************
# Time: 31041.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 111  
# IR PCOFFSET9         : 111101000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45719  
# **********************************************
# Time: 31041.000ns 
# 
# UVM_INFO @ 31041.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 31041.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6fe2 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6fe2 
# UVM_INFO @ 31042.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3c31 VSR2:0x3c31 psr:0x1 ACTUAL: VSR1:0x3c31 VSR2:0x3c31 psr:0x1 
# UVM_INFO @ 31042.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb27e pcout:0xb27e dr:0x0 sr1:0x7 sr2:0x7 IR_Exec:0x3fe8 NZP:0x0 M_Data:0x3c31 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb27e pcout:0xb27e dr:0x0 sr1:0x7 sr2:0x7 IR_Exec:0x3fe8 NZP:0x0 M_Data:0x3c31 enable_execute_status:0x0 
# UVM_INFO @ 31042.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb299 pc:0xb298 imem_rd:0x1ACTUAL: npc:0xb299 pc:0xb298 imem_rd:0x1
# UVM_INFO @ 31044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb27e 
# UVM_INFO @ 31044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb299 pc:0xb298 imem_rd:0x0
# UVM_INFO @ 31061.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 31061.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 31061.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 31061.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb27e DMem_din:0x3c31 DMem_rd:0x0 memout:0xd15f ACTUAL: DMem_addr:0xb27e DMem_din:0x3c31 DMem_rd:0x0 memout:0xd15f 
# UVM_INFO @ 31062.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x950a VSR2:0x64b4 psr:0x1 ACTUAL: VSR1:0x950a VSR2:0x64b4 psr:0x1 
# UVM_INFO @ 31062.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb299 pc:0xb298 imem_rd:0x0ACTUAL: npc:0xb299 pc:0xb298 imem_rd:0x0
# UVM_INFO @ 31064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb27e 
# UVM_INFO @ 31064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb29a pc:0xb299 imem_rd:0x1
# UVM_INFO @ 31081.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 31081.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 31081.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 31081.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 31081.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 011  
# IR PCOFFSET9         : 100000010  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45720  
# **********************************************
# Time: 31081.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 011  
# IR PCOFFSET9         : 100000010  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45720  
# **********************************************
# Time: 31081.000ns 
# 
# UVM_INFO @ 31081.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 31081.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xdcf4 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xdcf4 
# UVM_INFO @ 31082.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x950a VSR2:0x64b4 psr:0x1 ACTUAL: VSR1:0x950a VSR2:0x64b4 psr:0x1 
# UVM_INFO @ 31082.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb199 pcout:0xb199 dr:0x3 sr1:0x4 sr2:0x0 IR_Exec:0xa702 NZP:0x0 M_Data:0x64b4 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb199 pcout:0xb199 dr:0x3 sr1:0x4 sr2:0x0 IR_Exec:0xa702 NZP:0x0 M_Data:0x64b4 enable_execute_status:0x0 
# UVM_INFO @ 31082.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb29a pc:0xb299 imem_rd:0x1ACTUAL: npc:0xb29a pc:0xb299 imem_rd:0x1
# UVM_INFO @ 31084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb199 
# UVM_INFO @ 31084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb29a pc:0xb299 imem_rd:0x0
# UVM_INFO @ 31101.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 31101.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 31101.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 31101.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb199 DMem_din:0x0000 DMem_rd:0x1 memout:0x1024 ACTUAL: DMem_addr:0xb199 DMem_din:0x0000 DMem_rd:0x1 memout:0x1024 
# UVM_INFO @ 31102.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0009 VSR2:0x64b4 psr:0x1 ACTUAL: VSR1:0x0009 VSR2:0x64b4 psr:0x1 
# UVM_INFO @ 31102.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb29a pc:0xb299 imem_rd:0x0ACTUAL: npc:0xb29a pc:0xb299 imem_rd:0x0
# UVM_INFO @ 31104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb199 
# UVM_INFO @ 31104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb29a pc:0xb299 imem_rd:0x0
# UVM_INFO @ 31121.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 31121.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 31121.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 31121.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x4cef DMem_din:0x0000 DMem_rd:0x1 memout:0x4cef ACTUAL: DMem_addr:0x4cef DMem_din:0x0000 DMem_rd:0x1 memout:0x4cef 
# UVM_INFO @ 31122.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0009 VSR2:0x64b4 psr:0x1 ACTUAL: VSR1:0x0009 VSR2:0x64b4 psr:0x1 
# UVM_INFO @ 31122.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb29a pc:0xb299 imem_rd:0x0ACTUAL: npc:0xb29a pc:0xb299 imem_rd:0x0
# UVM_INFO @ 31124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb199 
# UVM_INFO @ 31124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb29b pc:0xb29a imem_rd:0x1
# UVM_INFO @ 31141.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 31141.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 31141.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 31141.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 31141.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 110  
# IR PCOFFSET9         : 011110101  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45721  
# **********************************************
# Time: 31141.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 110  
# IR PCOFFSET9         : 011110101  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45721  
# **********************************************
# Time: 31141.000ns 
# 
# UVM_INFO @ 31141.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 31141.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x600a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x600a 
# UVM_INFO @ 31142.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0009 VSR2:0x64b4 psr:0x1 ACTUAL: VSR1:0x0009 VSR2:0x64b4 psr:0x1 
# UVM_INFO @ 31142.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xb38d pcout:0xb38d dr:0x6 sr1:0x3 sr2:0x0 IR_Exec:0xecf5 NZP:0x0 M_Data:0x64b4 enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xb38d pcout:0xb38d dr:0x6 sr1:0x3 sr2:0x0 IR_Exec:0xecf5 NZP:0x0 M_Data:0x64b4 enable_execute_status:0x0 
# UVM_INFO @ 31142.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb29b pc:0xb29a imem_rd:0x1ACTUAL: npc:0xb29b pc:0xb29a imem_rd:0x1
# UVM_INFO @ 31144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb38d 
# UVM_INFO @ 31144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb29c pc:0xb29b imem_rd:0x1
# UVM_INFO @ 31161.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 31161.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 31161.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 31161.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 31161.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 010  
# IR BaseR             : 000  
# IR PCOFFSET6         : 101000  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45722  
# **********************************************
# Time: 31161.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 010  
# IR BaseR             : 000  
# IR PCOFFSET6         : 101000  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45722  
# **********************************************
# Time: 31161.000ns 
# 
# UVM_INFO @ 31161.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 31161.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xfe79 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xfe79 
# UVM_INFO @ 31162.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x64b4 VSR2:0x64b4 psr:0x1 ACTUAL: VSR1:0x64b4 VSR2:0x64b4 psr:0x1 
# UVM_INFO @ 31162.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x649c pcout:0x649c dr:0x2 sr1:0x0 sr2:0x0 IR_Exec:0x6428 NZP:0x0 M_Data:0x64b4 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x649c pcout:0x649c dr:0x2 sr1:0x0 sr2:0x0 IR_Exec:0x6428 NZP:0x0 M_Data:0x64b4 enable_execute_status:0x0 
# UVM_INFO @ 31162.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb29c pc:0xb29b imem_rd:0x1ACTUAL: npc:0xb29c pc:0xb29b imem_rd:0x1
# UVM_INFO @ 31164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x649c 
# UVM_INFO @ 31164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb29c pc:0xb29b imem_rd:0x0
# UVM_INFO @ 31181.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 31181.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 31181.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 31181.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x649c DMem_din:0x0000 DMem_rd:0x1 memout:0x46d5 ACTUAL: DMem_addr:0x649c DMem_din:0x0000 DMem_rd:0x1 memout:0x46d5 
# UVM_INFO @ 31182.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x64b4 VSR2:0x64b4 psr:0x1 ACTUAL: VSR1:0x64b4 VSR2:0x64b4 psr:0x1 
# UVM_INFO @ 31182.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb29c pc:0xb29b imem_rd:0x0ACTUAL: npc:0xb29c pc:0xb29b imem_rd:0x0
# UVM_INFO @ 31184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x649c 
# UVM_INFO @ 31184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb29d pc:0xb29c imem_rd:0x1
# UVM_INFO @ 31201.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 31201.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 31201.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 31201.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 010  
# IR BaseR             : 000  
# IR PCOFFSET6         : 101000  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45723  
# **********************************************
# Time: 31201.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 010  
# IR BaseR             : 000  
# IR PCOFFSET6         : 101000  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45723  
# **********************************************
# Time: 31201.000ns 
# 
# UVM_INFO @ 31201.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 31201.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7900 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7900 
# UVM_INFO @ 31202.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x64b4 VSR2:0x64b4 psr:0x1 ACTUAL: VSR1:0x64b4 VSR2:0x64b4 psr:0x1 
# UVM_INFO @ 31202.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x649c pcout:0x649c dr:0x2 sr1:0x0 sr2:0x0 IR_Exec:0x6428 NZP:0x0 M_Data:0x64b4 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x649c pcout:0x649c dr:0x2 sr1:0x0 sr2:0x0 IR_Exec:0x6428 NZP:0x0 M_Data:0x64b4 enable_execute_status:0x0 
# UVM_INFO @ 31202.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb29d pc:0xb29c imem_rd:0x1ACTUAL: npc:0xb29d pc:0xb29c imem_rd:0x1
# UVM_INFO @ 31204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x649c 
# UVM_INFO @ 31204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb29d pc:0xb29c imem_rd:0x0
# UVM_INFO @ 31221.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 31221.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 31221.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 31221.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x649c DMem_din:0x0000 DMem_rd:0x1 memout:0xf741 ACTUAL: DMem_addr:0x649c DMem_din:0x0000 DMem_rd:0x1 memout:0xf741 
# UVM_INFO @ 31222.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x64b4 VSR2:0x64b4 psr:0x1 ACTUAL: VSR1:0x64b4 VSR2:0x64b4 psr:0x1 
# UVM_INFO @ 31222.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb29d pc:0xb29c imem_rd:0x0ACTUAL: npc:0xb29d pc:0xb29c imem_rd:0x0
# UVM_INFO @ 31224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x649c 
# UVM_INFO @ 31224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb29e pc:0xb29d imem_rd:0x1
# UVM_INFO @ 31241.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 31241.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 31241.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 31241.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 31241.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x67ec ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x67ec 
# UVM_INFO @ 31242.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x64b4 VSR2:0x64b4 psr:0x1 ACTUAL: VSR1:0x64b4 VSR2:0x64b4 psr:0x1 
# UVM_INFO @ 31242.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb29e pc:0xb29d imem_rd:0x1ACTUAL: npc:0xb29e pc:0xb29d imem_rd:0x1
# UVM_INFO @ 31244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x649c 
# UVM_INFO @ 31244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb29e pc:0xb29d imem_rd:0x0
# UVM_INFO @ 31261.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 31261.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 31261.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 31261.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x649c DMem_din:0x0000 DMem_rd:0x1 memout:0x3104 ACTUAL: DMem_addr:0x649c DMem_din:0x0000 DMem_rd:0x1 memout:0x3104 
# UVM_INFO @ 31262.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0009 VSR2:0x64b4 psr:0x1 ACTUAL: VSR1:0x0009 VSR2:0x64b4 psr:0x1 
# UVM_INFO @ 31262.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb29e pc:0xb29d imem_rd:0x0ACTUAL: npc:0xb29e pc:0xb29d imem_rd:0x0
# UVM_INFO @ 31264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x649c 
# UVM_INFO @ 31264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb29e pc:0xb29d imem_rd:0x0
# UVM_INFO @ 31281.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 31281.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 31281.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 31281.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 31281.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 100  
# IR PCOFFSET9         : 011100010  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45725  
# **********************************************
# Time: 31281.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 100  
# IR PCOFFSET9         : 011100010  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45725  
# **********************************************
# Time: 31281.000ns 
# 
# UVM_INFO @ 31281.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 31281.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x210c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x210c 
# UVM_INFO @ 31282.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0009 VSR2:0x64b4 psr:0x1 ACTUAL: VSR1:0x0009 VSR2:0x64b4 psr:0x1 
# UVM_INFO @ 31282.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb37e pcout:0xb37e dr:0x4 sr1:0x3 sr2:0x0 IR_Exec:0x28e2 NZP:0x0 M_Data:0x64b4 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb37e pcout:0xb37e dr:0x4 sr1:0x3 sr2:0x0 IR_Exec:0x28e2 NZP:0x0 M_Data:0x64b4 enable_execute_status:0x0 
# UVM_INFO @ 31282.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb29e pc:0xb29d imem_rd:0x0ACTUAL: npc:0xb29e pc:0xb29d imem_rd:0x0
# UVM_INFO @ 31284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb37e 
# UVM_INFO @ 31284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb29e pc:0xb29d imem_rd:0x0
# UVM_INFO @ 31301.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 31301.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 31301.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 31301.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb37e DMem_din:0x0000 DMem_rd:0x1 memout:0xfa2d ACTUAL: DMem_addr:0xb37e DMem_din:0x0000 DMem_rd:0x1 memout:0xfa2d 
# UVM_INFO @ 31302.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xd489 VSR2:0x64b4 psr:0x1 ACTUAL: VSR1:0xd489 VSR2:0x64b4 psr:0x1 
# UVM_INFO @ 31302.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb29e pc:0xb29d imem_rd:0x0ACTUAL: npc:0xb29e pc:0xb29d imem_rd:0x0
# UVM_INFO @ 31304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb37e 
# UVM_INFO @ 31304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb29f pc:0xb29e imem_rd:0x1
# UVM_INFO @ 31321.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 31321.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 31321.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 31321.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 31321.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x987f ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x987f 
# UVM_INFO @ 31322.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xd489 VSR2:0x64b4 psr:0x4 ACTUAL: VSR1:0xd489 VSR2:0x64b4 psr:0x4 
# UVM_INFO @ 31322.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb1fa pcout:0xb1fa dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x0d5d NZP:0x6 M_Data:0x64b4 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb1fa pcout:0xb1fa dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x0d5d NZP:0x6 M_Data:0x64b4 enable_execute_status:0x0 
# UVM_INFO @ 31322.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb29f pc:0xb29e imem_rd:0x1ACTUAL: npc:0xb29f pc:0xb29e imem_rd:0x1
# UVM_INFO @ 31324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb1fa 
# UVM_INFO @ 31324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2a0 pc:0xb29f imem_rd:0x1
# UVM_INFO @ 31341.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 31341.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 31341.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 110  
# IR PCOFFSET9         : 101011101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45726  
# **********************************************
# Time: 31341.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 110  
# IR PCOFFSET9         : 101011101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45726  
# **********************************************
# Time: 31341.000ns 
# 
# UVM_INFO @ 31341.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 31341.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6292 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6292 
# UVM_INFO @ 31342.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xd489 VSR2:0x64b4 psr:0x4 ACTUAL: VSR1:0xd489 VSR2:0x64b4 psr:0x4 
# UVM_INFO @ 31342.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2a0 pc:0xb29f imem_rd:0x1ACTUAL: npc:0xb2a0 pc:0xb29f imem_rd:0x1
# UVM_INFO @ 31344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb1fa 
# UVM_INFO @ 31344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2a1 pc:0xb2a0 imem_rd:0x1
# UVM_INFO @ 31361.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 31361.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 31361.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 31361.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x517c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x517c 
# UVM_INFO @ 31362.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb1fa VSR2:0xb1fa psr:0x4 ACTUAL: VSR1:0xb1fa VSR2:0xb1fa psr:0x4 
# UVM_INFO @ 31362.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2a1 pc:0xb2a0 imem_rd:0x1ACTUAL: npc:0xb2a1 pc:0xb2a0 imem_rd:0x1
# UVM_INFO @ 31364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb1fa 
# UVM_INFO @ 31364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2a2 pc:0xb2a1 imem_rd:0x1
# UVM_INFO @ 31381.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 31381.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 31381.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 31381.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 31381.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3a38 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3a38 
# UVM_INFO @ 31382.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb1fa VSR2:0xb1fa psr:0x4 ACTUAL: VSR1:0xb1fa VSR2:0xb1fa psr:0x4 
# UVM_INFO @ 31382.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2a2 pc:0xb2a1 imem_rd:0x1ACTUAL: npc:0xb2a2 pc:0xb2a1 imem_rd:0x1
# UVM_INFO @ 31384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb1fa 
# UVM_INFO @ 31384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2a2 pc:0xb2a1 imem_rd:0x0
# UVM_INFO @ 31401.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 31401.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 31401.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 31401.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 31401.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : JMP 
# IR BaseR             : 010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001100  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45729  
# **********************************************
# Time: 31401.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : JMP 
# IR BaseR             : 010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001100  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45729  
# **********************************************
# Time: 31401.000ns 
# 
# UVM_INFO @ 31401.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 31401.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4db3 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4db3 
# UVM_INFO @ 31402.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x9b4b VSR2:0xb1fa psr:0x4 ACTUAL: VSR1:0x9b4b VSR2:0xb1fa psr:0x4 
# UVM_INFO @ 31402.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x9b4b pcout:0x9b4b dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0xc080 NZP:0x7 M_Data:0xb1fa enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x9b4b pcout:0x9b4b dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0xc080 NZP:0x7 M_Data:0xb1fa enable_execute_status:0x0 
# UVM_INFO @ 31402.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2a2 pc:0xb2a1 imem_rd:0x0ACTUAL: npc:0xb2a2 pc:0xb2a1 imem_rd:0x0
# UVM_INFO @ 31404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x9b4b 
# UVM_INFO @ 31404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2a3 pc:0xb2a2 imem_rd:0x1
# UVM_INFO @ 31421.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 31421.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 31421.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 31421.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 31421.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3246 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3246 
# UVM_INFO @ 31422.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x9b4b VSR2:0xb1fa psr:0x4 ACTUAL: VSR1:0x9b4b VSR2:0xb1fa psr:0x4 
# UVM_INFO @ 31422.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x9b4b pcout:0x9b4b dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0xc080 NZP:0x7 M_Data:0xb1fa enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x9b4b pcout:0x9b4b dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0xc080 NZP:0x7 M_Data:0xb1fa enable_execute_status:0x0 
# UVM_INFO @ 31422.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2a3 pc:0xb2a2 imem_rd:0x1ACTUAL: npc:0xb2a3 pc:0xb2a2 imem_rd:0x1
# UVM_INFO @ 31424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x9b4b 
# UVM_INFO @ 31424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2a4 pc:0xb2a3 imem_rd:0x1
# UVM_INFO @ 31441.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 31441.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 31441.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 31441.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : JMP 
# IR BaseR             : 010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001100  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45730  
# **********************************************
# Time: 31441.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : JMP 
# IR BaseR             : 010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001100  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45730  
# **********************************************
# Time: 31441.000ns 
# 
# UVM_INFO @ 31441.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 31441.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x474f ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x474f 
# UVM_INFO @ 31442.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x9b4b VSR2:0x9b4b psr:0x4 ACTUAL: VSR1:0x9b4b VSR2:0x9b4b psr:0x4 
# UVM_INFO @ 31442.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2a4 pc:0xb2a3 imem_rd:0x1ACTUAL: npc:0xb2a4 pc:0xb2a3 imem_rd:0x1
# UVM_INFO @ 31444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x9b4b 
# UVM_INFO @ 31444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2a5 pc:0xb2a4 imem_rd:0x1
# UVM_INFO @ 31461.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 31461.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 31461.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 31461.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 001  
# IR PCOFFSET9         : 010011011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45731  
# **********************************************
# Time: 31461.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 001  
# IR PCOFFSET9         : 010011011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45731  
# **********************************************
# Time: 31461.000ns 
# 
# UVM_INFO @ 31461.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 31461.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x596b ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x596b 
# UVM_INFO @ 31462.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x9b4b VSR2:0xb27a psr:0x4 ACTUAL: VSR1:0x9b4b VSR2:0xb27a psr:0x4 
# UVM_INFO @ 31462.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb33d pcout:0xb33d dr:0x0 sr1:0x2 sr2:0x1 IR_Exec:0x329b NZP:0x0 M_Data:0xb27a enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb33d pcout:0xb33d dr:0x0 sr1:0x2 sr2:0x1 IR_Exec:0x329b NZP:0x0 M_Data:0xb27a enable_execute_status:0x0 
# UVM_INFO @ 31462.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2a5 pc:0xb2a4 imem_rd:0x1ACTUAL: npc:0xb2a5 pc:0xb2a4 imem_rd:0x1
# UVM_INFO @ 31464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb33d 
# UVM_INFO @ 31464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2a5 pc:0xb2a4 imem_rd:0x0
# UVM_INFO @ 31481.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 31481.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 31481.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 31481.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb33d DMem_din:0xb27a DMem_rd:0x0 memout:0xc4fd ACTUAL: DMem_addr:0xb33d DMem_din:0xb27a DMem_rd:0x0 memout:0xc4fd 
# UVM_INFO @ 31482.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x9b4b VSR2:0x9b4b psr:0x4 ACTUAL: VSR1:0x9b4b VSR2:0x9b4b psr:0x4 
# UVM_INFO @ 31482.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2a5 pc:0xb2a4 imem_rd:0x0ACTUAL: npc:0xb2a5 pc:0xb2a4 imem_rd:0x0
# UVM_INFO @ 31484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb33d 
# UVM_INFO @ 31484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2a6 pc:0xb2a5 imem_rd:0x1
# UVM_INFO @ 31501.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 31501.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 31501.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 31501.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 31501.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2219 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2219 
# UVM_INFO @ 31502.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x9b4b VSR2:0x9b4b psr:0x4 ACTUAL: VSR1:0x9b4b VSR2:0x9b4b psr:0x4 
# UVM_INFO @ 31502.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2a6 pc:0xb2a5 imem_rd:0x1ACTUAL: npc:0xb2a6 pc:0xb2a5 imem_rd:0x1
# UVM_INFO @ 31504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb33d 
# UVM_INFO @ 31504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2a6 pc:0xb2a5 imem_rd:0x0
# UVM_INFO @ 31521.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 31521.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 31521.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 31521.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb33d DMem_din:0xb27a DMem_rd:0x0 memout:0xe7d8 ACTUAL: DMem_addr:0xb33d DMem_din:0xb27a DMem_rd:0x0 memout:0xe7d8 
# UVM_INFO @ 31522.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x9b4b VSR2:0x9b4b psr:0x4 ACTUAL: VSR1:0x9b4b VSR2:0x9b4b psr:0x4 
# UVM_INFO @ 31522.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2a6 pc:0xb2a5 imem_rd:0x0ACTUAL: npc:0xb2a6 pc:0xb2a5 imem_rd:0x0
# UVM_INFO @ 31524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb33d 
# UVM_INFO @ 31524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2a7 pc:0xb2a6 imem_rd:0x1
# UVM_INFO @ 31541.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 31541.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 31541.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 31541.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 31541.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 011  
# IR PCOFFSET9         : 000111101  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45733  
# **********************************************
# Time: 31541.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 011  
# IR PCOFFSET9         : 000111101  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45733  
# **********************************************
# Time: 31541.000ns 
# 
# UVM_INFO @ 31541.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 31541.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xce66 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xce66 
# UVM_INFO @ 31542.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x9b4b VSR2:0x9b4b psr:0x4 ACTUAL: VSR1:0x9b4b VSR2:0x9b4b psr:0x4 
# UVM_INFO @ 31542.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xb2e1 pcout:0xb2e1 dr:0x3 sr1:0x0 sr2:0x0 IR_Exec:0xe63d NZP:0x0 M_Data:0x9b4b enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xb2e1 pcout:0xb2e1 dr:0x3 sr1:0x0 sr2:0x0 IR_Exec:0xe63d NZP:0x0 M_Data:0x9b4b enable_execute_status:0x0 
# UVM_INFO @ 31542.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2a7 pc:0xb2a6 imem_rd:0x1ACTUAL: npc:0xb2a7 pc:0xb2a6 imem_rd:0x1
# UVM_INFO @ 31544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb2e1 
# UVM_INFO @ 31544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2a8 pc:0xb2a7 imem_rd:0x1
# UVM_INFO @ 31561.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 31561.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 31561.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 31561.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 31561.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 000  
# IR BaseR             : 111  
# IR PCOFFSET6         : 000011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45734  
# **********************************************
# Time: 31561.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 000  
# IR BaseR             : 111  
# IR PCOFFSET6         : 000011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45734  
# **********************************************
# Time: 31561.000ns 
# 
# UVM_INFO @ 31561.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 31561.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8191 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8191 
# UVM_INFO @ 31562.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3c31 VSR2:0x9b4b psr:0x4 ACTUAL: VSR1:0x3c31 VSR2:0x9b4b psr:0x4 
# UVM_INFO @ 31562.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x3c34 pcout:0x3c34 dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0x71c3 NZP:0x0 M_Data:0x9b4b enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x3c34 pcout:0x3c34 dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0x71c3 NZP:0x0 M_Data:0x9b4b enable_execute_status:0x0 
# UVM_INFO @ 31562.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2a8 pc:0xb2a7 imem_rd:0x1ACTUAL: npc:0xb2a8 pc:0xb2a7 imem_rd:0x1
# UVM_INFO @ 31564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x3c34 
# UVM_INFO @ 31564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2a8 pc:0xb2a7 imem_rd:0x0
# UVM_INFO @ 31581.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 31581.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 31581.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 31581.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x3c34 DMem_din:0x9b4b DMem_rd:0x0 memout:0x5b16 ACTUAL: DMem_addr:0x3c34 DMem_din:0x9b4b DMem_rd:0x0 memout:0x5b16 
# UVM_INFO @ 31582.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3c31 VSR2:0x9b4b psr:0x4 ACTUAL: VSR1:0x3c31 VSR2:0x9b4b psr:0x4 
# UVM_INFO @ 31582.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2a8 pc:0xb2a7 imem_rd:0x0ACTUAL: npc:0xb2a8 pc:0xb2a7 imem_rd:0x0
# UVM_INFO @ 31584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3c34 
# UVM_INFO @ 31584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2a9 pc:0xb2a8 imem_rd:0x1
# UVM_INFO @ 31601.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 31601.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 31601.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 31601.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 31601.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 000  
# IR BaseR             : 111  
# IR PCOFFSET6         : 000011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45735  
# **********************************************
# Time: 31601.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 000  
# IR BaseR             : 111  
# IR PCOFFSET6         : 000011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45735  
# **********************************************
# Time: 31601.000ns 
# 
# UVM_INFO @ 31601.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 31601.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8832 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8832 
# UVM_INFO @ 31602.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3c31 VSR2:0x9b4b psr:0x4 ACTUAL: VSR1:0x3c31 VSR2:0x9b4b psr:0x4 
# UVM_INFO @ 31602.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x3c34 pcout:0x3c34 dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0x71c3 NZP:0x0 M_Data:0x9b4b enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x3c34 pcout:0x3c34 dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0x71c3 NZP:0x0 M_Data:0x9b4b enable_execute_status:0x0 
# UVM_INFO @ 31602.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2a9 pc:0xb2a8 imem_rd:0x1ACTUAL: npc:0xb2a9 pc:0xb2a8 imem_rd:0x1
# UVM_INFO @ 31604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x3c34 
# UVM_INFO @ 31604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2a9 pc:0xb2a8 imem_rd:0x0
# UVM_INFO @ 31621.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 31621.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 31621.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 31621.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x3c34 DMem_din:0x9b4b DMem_rd:0x0 memout:0x14a6 ACTUAL: DMem_addr:0x3c34 DMem_din:0x9b4b DMem_rd:0x0 memout:0x14a6 
# UVM_INFO @ 31622.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x9b4b VSR2:0xb27a psr:0x4 ACTUAL: VSR1:0x9b4b VSR2:0xb27a psr:0x4 
# UVM_INFO @ 31622.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2a9 pc:0xb2a8 imem_rd:0x0ACTUAL: npc:0xb2a9 pc:0xb2a8 imem_rd:0x0
# UVM_INFO @ 31624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3c34 
# UVM_INFO @ 31624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2aa pc:0xb2a9 imem_rd:0x1
# UVM_INFO @ 31641.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 31641.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 31641.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 31641.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 31641.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 001  
# IR BaseR             : 010  
# IR PCOFFSET6         : 101101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45736  
# **********************************************
# Time: 31641.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 001  
# IR BaseR             : 010  
# IR PCOFFSET6         : 101101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45736  
# **********************************************
# Time: 31641.000ns 
# 
# UVM_INFO @ 31641.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 31641.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb46c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb46c 
# UVM_INFO @ 31642.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x9b4b VSR2:0xb27a psr:0x4 ACTUAL: VSR1:0x9b4b VSR2:0xb27a psr:0x4 
# UVM_INFO @ 31642.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x9b38 pcout:0x9b38 dr:0x0 sr1:0x2 sr2:0x1 IR_Exec:0x72ad NZP:0x0 M_Data:0xb27a enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x9b38 pcout:0x9b38 dr:0x0 sr1:0x2 sr2:0x1 IR_Exec:0x72ad NZP:0x0 M_Data:0xb27a enable_execute_status:0x0 
# UVM_INFO @ 31642.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2aa pc:0xb2a9 imem_rd:0x1ACTUAL: npc:0xb2aa pc:0xb2a9 imem_rd:0x1
# UVM_INFO @ 31644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x9b38 
# UVM_INFO @ 31644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2aa pc:0xb2a9 imem_rd:0x0
# UVM_INFO @ 31661.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 31661.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 31661.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 31661.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x9b38 DMem_din:0xb27a DMem_rd:0x0 memout:0x1530 ACTUAL: DMem_addr:0x9b38 DMem_din:0xb27a DMem_rd:0x0 memout:0x1530 
# UVM_INFO @ 31662.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb27a VSR2:0x9b4b psr:0x4 ACTUAL: VSR1:0xb27a VSR2:0x9b4b psr:0x4 
# UVM_INFO @ 31662.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2aa pc:0xb2a9 imem_rd:0x0ACTUAL: npc:0xb2aa pc:0xb2a9 imem_rd:0x0
# UVM_INFO @ 31664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x9b38 
# UVM_INFO @ 31664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2ab pc:0xb2aa imem_rd:0x1
# UVM_INFO @ 31681.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 31681.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 31681.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 31681.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 110  
# IR BaseR             : 001  
# IR PCOFFSET6         : 011100  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45737  
# **********************************************
# Time: 31681.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 110  
# IR BaseR             : 001  
# IR PCOFFSET6         : 011100  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45737  
# **********************************************
# Time: 31681.000ns 
# 
# UVM_INFO @ 31681.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 31681.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb3e9 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb3e9 
# UVM_INFO @ 31682.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb27a VSR2:0x9b4b psr:0x4 ACTUAL: VSR1:0xb27a VSR2:0x9b4b psr:0x4 
# UVM_INFO @ 31682.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb296 pcout:0xb296 dr:0x6 sr1:0x1 sr2:0x0 IR_Exec:0x6c5c NZP:0x0 M_Data:0x9b4b enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb296 pcout:0xb296 dr:0x6 sr1:0x1 sr2:0x0 IR_Exec:0x6c5c NZP:0x0 M_Data:0x9b4b enable_execute_status:0x0 
# UVM_INFO @ 31682.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2ab pc:0xb2aa imem_rd:0x1ACTUAL: npc:0xb2ab pc:0xb2aa imem_rd:0x1
# UVM_INFO @ 31684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb296 
# UVM_INFO @ 31684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2ab pc:0xb2aa imem_rd:0x0
# UVM_INFO @ 31701.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 31701.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 31701.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 31701.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb296 DMem_din:0x0000 DMem_rd:0x1 memout:0x64eb ACTUAL: DMem_addr:0xb296 DMem_din:0x0000 DMem_rd:0x1 memout:0x64eb 
# UVM_INFO @ 31702.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x9b4b VSR2:0x9b4b psr:0x4 ACTUAL: VSR1:0x9b4b VSR2:0x9b4b psr:0x4 
# UVM_INFO @ 31702.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2ab pc:0xb2aa imem_rd:0x0ACTUAL: npc:0xb2ab pc:0xb2aa imem_rd:0x0
# UVM_INFO @ 31704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb296 
# UVM_INFO @ 31704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2ac pc:0xb2ab imem_rd:0x1
# UVM_INFO @ 31721.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 31721.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 31721.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 31721.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xda2a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xda2a 
# UVM_INFO @ 31722.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x9b4b VSR2:0x9b4b psr:0x4 ACTUAL: VSR1:0x9b4b VSR2:0x9b4b psr:0x4 
# UVM_INFO @ 31722.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2ac pc:0xb2ab imem_rd:0x1ACTUAL: npc:0xb2ac pc:0xb2ab imem_rd:0x1
# UVM_INFO @ 31724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb296 
# UVM_INFO @ 31724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2ac pc:0xb2ab imem_rd:0x0
# UVM_INFO @ 31741.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 31741.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 31741.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 31741.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb296 DMem_din:0x0000 DMem_rd:0x1 memout:0x5ffe ACTUAL: DMem_addr:0xb296 DMem_din:0x0000 DMem_rd:0x1 memout:0x5ffe 
# UVM_INFO @ 31742.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x9b4b VSR2:0x9b4b psr:0x4 ACTUAL: VSR1:0x9b4b VSR2:0x9b4b psr:0x4 
# UVM_INFO @ 31742.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2ac pc:0xb2ab imem_rd:0x0ACTUAL: npc:0xb2ac pc:0xb2ab imem_rd:0x0
# UVM_INFO @ 31744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb296 
# UVM_INFO @ 31744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2ad pc:0xb2ac imem_rd:0x1
# UVM_INFO @ 31761.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 31761.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 31761.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 31761.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 31761.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xae4b ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xae4b 
# UVM_INFO @ 31762.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x9b4b VSR2:0x9b4b psr:0x4 ACTUAL: VSR1:0x9b4b VSR2:0x9b4b psr:0x4 
# UVM_INFO @ 31762.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2ad pc:0xb2ac imem_rd:0x1ACTUAL: npc:0xb2ad pc:0xb2ac imem_rd:0x1
# UVM_INFO @ 31764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb296 
# UVM_INFO @ 31764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2ad pc:0xb2ac imem_rd:0x0
# UVM_INFO @ 31781.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 31781.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 31781.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 31781.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb296 DMem_din:0x0000 DMem_rd:0x1 memout:0x396a ACTUAL: DMem_addr:0xb296 DMem_din:0x0000 DMem_rd:0x1 memout:0x396a 
# UVM_INFO @ 31782.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb27a VSR2:0x9b4b psr:0x4 ACTUAL: VSR1:0xb27a VSR2:0x9b4b psr:0x4 
# UVM_INFO @ 31782.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2ad pc:0xb2ac imem_rd:0x0ACTUAL: npc:0xb2ad pc:0xb2ac imem_rd:0x0
# UVM_INFO @ 31784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb296 
# UVM_INFO @ 31784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2ae pc:0xb2ad imem_rd:0x1
# UVM_INFO @ 31801.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 31801.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 31801.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 31801.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 31801.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 101  
# IR PCOFFSET9         : 001001100  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45740  
# **********************************************
# Time: 31801.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 101  
# IR PCOFFSET9         : 001001100  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45740  
# **********************************************
# Time: 31801.000ns 
# 
# UVM_INFO @ 31801.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 31801.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc646 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc646 
# UVM_INFO @ 31802.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb27a VSR2:0x9b4b psr:0x4 ACTUAL: VSR1:0xb27a VSR2:0x9b4b psr:0x4 
# UVM_INFO @ 31802.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb2f7 pcout:0xb2f7 dr:0x5 sr1:0x1 sr2:0x0 IR_Exec:0x2a4c NZP:0x0 M_Data:0x9b4b enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb2f7 pcout:0xb2f7 dr:0x5 sr1:0x1 sr2:0x0 IR_Exec:0x2a4c NZP:0x0 M_Data:0x9b4b enable_execute_status:0x0 
# UVM_INFO @ 31802.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2ae pc:0xb2ad imem_rd:0x1ACTUAL: npc:0xb2ae pc:0xb2ad imem_rd:0x1
# UVM_INFO @ 31804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb2f7 
# UVM_INFO @ 31804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2ae pc:0xb2ad imem_rd:0x0
# UVM_INFO @ 31821.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 31821.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 31821.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 31821.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb2f7 DMem_din:0x0000 DMem_rd:0x1 memout:0x39ea ACTUAL: DMem_addr:0xb2f7 DMem_din:0x0000 DMem_rd:0x1 memout:0x39ea 
# UVM_INFO @ 31822.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3c31 VSR2:0x9b4b psr:0x4 ACTUAL: VSR1:0x3c31 VSR2:0x9b4b psr:0x4 
# UVM_INFO @ 31822.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2ae pc:0xb2ad imem_rd:0x0ACTUAL: npc:0xb2ae pc:0xb2ad imem_rd:0x0
# UVM_INFO @ 31824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb2f7 
# UVM_INFO @ 31824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2af pc:0xb2ae imem_rd:0x1
# UVM_INFO @ 31841.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 31841.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 31841.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 31841.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 010  
# IR PCOFFSET9         : 111100110  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45741  
# **********************************************
# Time: 31841.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 010  
# IR PCOFFSET9         : 111100110  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45741  
# **********************************************
# Time: 31841.000ns 
# 
# UVM_INFO @ 31841.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 31841.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x51d2 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x51d2 
# UVM_INFO @ 31842.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3c31 VSR2:0x9b4b psr:0x1 ACTUAL: VSR1:0x3c31 VSR2:0x9b4b psr:0x1 
# UVM_INFO @ 31842.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb292 pcout:0xb292 dr:0x2 sr1:0x7 sr2:0x0 IR_Exec:0xa5e6 NZP:0x0 M_Data:0x9b4b enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb292 pcout:0xb292 dr:0x2 sr1:0x7 sr2:0x0 IR_Exec:0xa5e6 NZP:0x0 M_Data:0x9b4b enable_execute_status:0x0 
# UVM_INFO @ 31842.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2af pc:0xb2ae imem_rd:0x1ACTUAL: npc:0xb2af pc:0xb2ae imem_rd:0x1
# UVM_INFO @ 31844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb292 
# UVM_INFO @ 31844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2af pc:0xb2ae imem_rd:0x0
# UVM_INFO @ 31861.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 31861.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 31861.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 31861.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb292 DMem_din:0x0000 DMem_rd:0x1 memout:0x4ad1 ACTUAL: DMem_addr:0xb292 DMem_din:0x0000 DMem_rd:0x1 memout:0x4ad1 
# UVM_INFO @ 31862.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x9b4b VSR2:0x9b4b psr:0x1 ACTUAL: VSR1:0x9b4b VSR2:0x9b4b psr:0x1 
# UVM_INFO @ 31862.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2af pc:0xb2ae imem_rd:0x0ACTUAL: npc:0xb2af pc:0xb2ae imem_rd:0x0
# UVM_INFO @ 31864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb292 
# UVM_INFO @ 31864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2af pc:0xb2ae imem_rd:0x0
# UVM_INFO @ 31881.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 31881.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 31881.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 31881.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x3775 DMem_din:0x0000 DMem_rd:0x1 memout:0x3775 ACTUAL: DMem_addr:0x3775 DMem_din:0x0000 DMem_rd:0x1 memout:0x3775 
# UVM_INFO @ 31882.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x9b4b VSR2:0x9b4b psr:0x1 ACTUAL: VSR1:0x9b4b VSR2:0x9b4b psr:0x1 
# UVM_INFO @ 31882.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2af pc:0xb2ae imem_rd:0x0ACTUAL: npc:0xb2af pc:0xb2ae imem_rd:0x0
# UVM_INFO @ 31884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb292 
# UVM_INFO @ 31884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2af pc:0xb2ae imem_rd:0x0
# UVM_INFO @ 31901.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 31901.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 31901.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 31901.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 31901.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa2ce ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa2ce 
# UVM_INFO @ 31902.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x9b4b VSR2:0x9b4b psr:0x4 ACTUAL: VSR1:0x9b4b VSR2:0x9b4b psr:0x4 
# UVM_INFO @ 31902.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2af pc:0xb2ae imem_rd:0x0ACTUAL: npc:0xb2af pc:0xb2ae imem_rd:0x0
# UVM_INFO @ 31904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb292 
# UVM_INFO @ 31904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2af pc:0xb2ae imem_rd:0x0
# UVM_INFO @ 31921.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 31921.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 31921.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 31921.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb292 DMem_din:0x0000 DMem_rd:0x1 memout:0x8a41 ACTUAL: DMem_addr:0xb292 DMem_din:0x0000 DMem_rd:0x1 memout:0x8a41 
# UVM_INFO @ 31922.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x51d2 VSR2:0x9b4b psr:0x4 ACTUAL: VSR1:0x51d2 VSR2:0x9b4b psr:0x4 
# UVM_INFO @ 31922.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2af pc:0xb2ae imem_rd:0x0ACTUAL: npc:0xb2af pc:0xb2ae imem_rd:0x0
# UVM_INFO @ 31924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb292 
# UVM_INFO @ 31924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2af pc:0xb2ae imem_rd:0x0
# UVM_INFO @ 31941.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 31941.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 31941.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 31941.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x7b28 DMem_din:0x0000 DMem_rd:0x1 memout:0x7b28 ACTUAL: DMem_addr:0x7b28 DMem_din:0x0000 DMem_rd:0x1 memout:0x7b28 
# UVM_INFO @ 31942.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x51d2 VSR2:0x9b4b psr:0x4 ACTUAL: VSR1:0x51d2 VSR2:0x9b4b psr:0x4 
# UVM_INFO @ 31942.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2af pc:0xb2ae imem_rd:0x0ACTUAL: npc:0xb2af pc:0xb2ae imem_rd:0x0
# UVM_INFO @ 31944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb292 
# UVM_INFO @ 31944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2b0 pc:0xb2af imem_rd:0x1
# UVM_INFO @ 31961.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 31961.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 31961.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 31961.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 31961.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4465 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4465 
# UVM_INFO @ 31962.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x51d2 VSR2:0x9b4b psr:0x4 ACTUAL: VSR1:0x51d2 VSR2:0x9b4b psr:0x4 
# UVM_INFO @ 31962.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x51d2 pcout:0x51d2 dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0xc140 NZP:0x7 M_Data:0x9b4b enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x51d2 pcout:0x51d2 dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0xc140 NZP:0x7 M_Data:0x9b4b enable_execute_status:0x0 
# UVM_INFO @ 31962.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2b0 pc:0xb2af imem_rd:0x1ACTUAL: npc:0xb2b0 pc:0xb2af imem_rd:0x1
# UVM_INFO @ 31964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x51d2 
# UVM_INFO @ 31964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2b1 pc:0xb2b0 imem_rd:0x1
# UVM_INFO @ 31981.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 31981.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 31981.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : JMP 
# IR BaseR             : 101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001100  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45743  
# **********************************************
# Time: 31981.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : JMP 
# IR BaseR             : 101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001100  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45743  
# **********************************************
# Time: 31981.000ns 
# 
# UVM_INFO @ 31981.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 31981.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x267e ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x267e 
# UVM_INFO @ 31982.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x51d2 VSR2:0x9b4b psr:0x4 ACTUAL: VSR1:0x51d2 VSR2:0x9b4b psr:0x4 
# UVM_INFO @ 31982.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2b1 pc:0xb2b0 imem_rd:0x1ACTUAL: npc:0xb2b1 pc:0xb2b0 imem_rd:0x1
# UVM_INFO @ 31984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x51d2 
# UVM_INFO @ 31984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2b2 pc:0xb2b1 imem_rd:0x1
# UVM_INFO @ 32001.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 32001.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 32001.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 32001.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3bd1 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3bd1 
# UVM_INFO @ 32002.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x9b4b VSR2:0x9b4b psr:0x4 ACTUAL: VSR1:0x9b4b VSR2:0x9b4b psr:0x4 
# UVM_INFO @ 32002.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2b2 pc:0xb2b1 imem_rd:0x1ACTUAL: npc:0xb2b2 pc:0xb2b1 imem_rd:0x1
# UVM_INFO @ 32004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x51d2 
# UVM_INFO @ 32004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2b3 pc:0xb2b2 imem_rd:0x1
# UVM_INFO @ 32021.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 32021.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 32021.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 32021.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 32021.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf2ec ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf2ec 
# UVM_INFO @ 32022.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x9b4b VSR2:0x9b4b psr:0x4 ACTUAL: VSR1:0x9b4b VSR2:0x9b4b psr:0x4 
# UVM_INFO @ 32022.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2b3 pc:0xb2b2 imem_rd:0x1ACTUAL: npc:0xb2b3 pc:0xb2b2 imem_rd:0x1
# UVM_INFO @ 32024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x51d2 
# UVM_INFO @ 32024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2b4 pc:0xb2b3 imem_rd:0x1
# UVM_INFO @ 32041.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 32041.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 32041.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 32041.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 32041.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 011  
# IR SR1               : 110  
# IR IM                : 0  
# IR SR2               : 111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45746  
# **********************************************
# Time: 32041.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 011  
# IR SR1               : 110  
# IR IM                : 0  
# IR SR2               : 111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45746  
# **********************************************
# Time: 32041.000ns 
# 
# UVM_INFO @ 32041.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 32041.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa5a3 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa5a3 
# UVM_INFO @ 32042.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xda2a VSR2:0x3c31 psr:0x4 ACTUAL: VSR1:0xda2a VSR2:0x3c31 psr:0x4 
# UVM_INFO @ 32042.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xda21 pcout:0xda21 dr:0x3 sr1:0x6 sr2:0x7 IR_Exec:0x17b7 NZP:0x0 M_Data:0x3c31 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xda21 pcout:0xda21 dr:0x3 sr1:0x6 sr2:0x7 IR_Exec:0x17b7 NZP:0x0 M_Data:0x3c31 enable_execute_status:0x0 
# UVM_INFO @ 32042.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2b4 pc:0xb2b3 imem_rd:0x1ACTUAL: npc:0xb2b4 pc:0xb2b3 imem_rd:0x1
# UVM_INFO @ 32044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xda21 
# UVM_INFO @ 32044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2b4 pc:0xb2b3 imem_rd:0x0
# UVM_INFO @ 32061.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 32061.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 32061.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 32061.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 32061.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 011  
# IR SR1               : 110  
# IR IM                : 0  
# IR SR2               : 111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45747  
# **********************************************
# Time: 32061.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 011  
# IR SR1               : 110  
# IR IM                : 0  
# IR SR2               : 111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45747  
# **********************************************
# Time: 32061.000ns 
# 
# UVM_INFO @ 32061.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 32061.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1464 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1464 
# UVM_INFO @ 32062.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xda2a VSR2:0x3c31 psr:0x4 ACTUAL: VSR1:0xda2a VSR2:0x3c31 psr:0x4 
# UVM_INFO @ 32062.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xda21 pcout:0xda21 dr:0x3 sr1:0x6 sr2:0x7 IR_Exec:0x17b7 NZP:0x0 M_Data:0x3c31 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xda21 pcout:0xda21 dr:0x3 sr1:0x6 sr2:0x7 IR_Exec:0x17b7 NZP:0x0 M_Data:0x3c31 enable_execute_status:0x0 
# UVM_INFO @ 32062.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2b4 pc:0xb2b3 imem_rd:0x0ACTUAL: npc:0xb2b4 pc:0xb2b3 imem_rd:0x0
# UVM_INFO @ 32064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xda21 
# UVM_INFO @ 32064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2b5 pc:0xb2b4 imem_rd:0x1
# UVM_INFO @ 32081.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 32081.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 32081.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 32081.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 32081.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x77f6 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x77f6 
# UVM_INFO @ 32082.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb2e1 VSR2:0x9b4b psr:0x4 ACTUAL: VSR1:0xb2e1 VSR2:0x9b4b psr:0x4 
# UVM_INFO @ 32082.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb3ab pcout:0xb3ab dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x0ef8 NZP:0x7 M_Data:0x9b4b enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb3ab pcout:0xb3ab dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x0ef8 NZP:0x7 M_Data:0x9b4b enable_execute_status:0x0 
# UVM_INFO @ 32082.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2b5 pc:0xb2b4 imem_rd:0x1ACTUAL: npc:0xb2b5 pc:0xb2b4 imem_rd:0x1
# UVM_INFO @ 32084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb3ab 
# UVM_INFO @ 32084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2b6 pc:0xb2b5 imem_rd:0x1
# UVM_INFO @ 32101.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 32101.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 32101.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 32101.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 111  
# IR PCOFFSET9         : 011111000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45748  
# **********************************************
# Time: 32101.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 111  
# IR PCOFFSET9         : 011111000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45748  
# **********************************************
# Time: 32101.000ns 
# 
# UVM_INFO @ 32101.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 32101.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x26cf ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x26cf 
# UVM_INFO @ 32102.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xda21 VSR2:0x9b4b psr:0x4 ACTUAL: VSR1:0xda21 VSR2:0x9b4b psr:0x4 
# UVM_INFO @ 32102.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2b6 pc:0xb2b5 imem_rd:0x1ACTUAL: npc:0xb2b6 pc:0xb2b5 imem_rd:0x1
# UVM_INFO @ 32104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb3ab 
# UVM_INFO @ 32104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2b7 pc:0xb2b6 imem_rd:0x1
# UVM_INFO @ 32121.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 32121.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 32121.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 32121.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 32121.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 001  
# IR PCOFFSET9         : 000010010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45749  
# **********************************************
# Time: 32121.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 001  
# IR PCOFFSET9         : 000010010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45749  
# **********************************************
# Time: 32121.000ns 
# 
# UVM_INFO @ 32121.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 32121.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x68c9 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x68c9 
# UVM_INFO @ 32122.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb3ab VSR2:0xb27a psr:0x4 ACTUAL: VSR1:0xb3ab VSR2:0xb27a psr:0x4 
# UVM_INFO @ 32122.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb2c6 pcout:0xb2c6 dr:0x0 sr1:0x0 sr2:0x1 IR_Exec:0x3212 NZP:0x0 M_Data:0xb27a enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb2c6 pcout:0xb2c6 dr:0x0 sr1:0x0 sr2:0x1 IR_Exec:0x3212 NZP:0x0 M_Data:0xb27a enable_execute_status:0x0 
# UVM_INFO @ 32122.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2b7 pc:0xb2b6 imem_rd:0x1ACTUAL: npc:0xb2b7 pc:0xb2b6 imem_rd:0x1
# UVM_INFO @ 32124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb2c6 
# UVM_INFO @ 32124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2b7 pc:0xb2b6 imem_rd:0x0
# UVM_INFO @ 32141.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 32141.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 32141.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 32141.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb2c6 DMem_din:0xb27a DMem_rd:0x0 memout:0x1421 ACTUAL: DMem_addr:0xb2c6 DMem_din:0xb27a DMem_rd:0x0 memout:0x1421 
# UVM_INFO @ 32142.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb3ab VSR2:0xb27a psr:0x4 ACTUAL: VSR1:0xb3ab VSR2:0xb27a psr:0x4 
# UVM_INFO @ 32142.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2b7 pc:0xb2b6 imem_rd:0x0ACTUAL: npc:0xb2b7 pc:0xb2b6 imem_rd:0x0
# UVM_INFO @ 32144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb2c6 
# UVM_INFO @ 32144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2b8 pc:0xb2b7 imem_rd:0x1
# UVM_INFO @ 32161.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 32161.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 32161.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 32161.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 32161.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 001  
# IR PCOFFSET9         : 000010010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45750  
# **********************************************
# Time: 32161.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 001  
# IR PCOFFSET9         : 000010010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45750  
# **********************************************
# Time: 32161.000ns 
# 
# UVM_INFO @ 32161.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 32161.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9da7 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9da7 
# UVM_INFO @ 32162.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb3ab VSR2:0xb27a psr:0x4 ACTUAL: VSR1:0xb3ab VSR2:0xb27a psr:0x4 
# UVM_INFO @ 32162.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb2c7 pcout:0xb2c7 dr:0x0 sr1:0x0 sr2:0x1 IR_Exec:0x3212 NZP:0x0 M_Data:0xb27a enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb2c7 pcout:0xb2c7 dr:0x0 sr1:0x0 sr2:0x1 IR_Exec:0x3212 NZP:0x0 M_Data:0xb27a enable_execute_status:0x0 
# UVM_INFO @ 32162.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2b8 pc:0xb2b7 imem_rd:0x1ACTUAL: npc:0xb2b8 pc:0xb2b7 imem_rd:0x1
# UVM_INFO @ 32164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb2c7 
# UVM_INFO @ 32164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2b8 pc:0xb2b7 imem_rd:0x0
# UVM_INFO @ 32181.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 32181.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 32181.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 32181.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb2c7 DMem_din:0xb27a DMem_rd:0x0 memout:0xe179 ACTUAL: DMem_addr:0xb2c7 DMem_din:0xb27a DMem_rd:0x0 memout:0xe179 
# UVM_INFO @ 32182.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x987f VSR2:0x987f psr:0x4 ACTUAL: VSR1:0x987f VSR2:0x987f psr:0x4 
# UVM_INFO @ 32182.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2b8 pc:0xb2b7 imem_rd:0x0ACTUAL: npc:0xb2b8 pc:0xb2b7 imem_rd:0x0
# UVM_INFO @ 32184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb2c7 
# UVM_INFO @ 32184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2b9 pc:0xb2b8 imem_rd:0x1
# UVM_INFO @ 32201.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 32201.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 32201.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 32201.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 32201.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 100  
# IR SR1               : 100  
# IR IM                : 0  
# IR SR2               : 100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45751  
# **********************************************
# Time: 32201.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 100  
# IR SR1               : 100  
# IR IM                : 0  
# IR SR2               : 100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45751  
# **********************************************
# Time: 32201.000ns 
# 
# UVM_INFO @ 32201.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 32201.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3ba3 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3ba3 
# UVM_INFO @ 32202.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x987f VSR2:0x987f psr:0x4 ACTUAL: VSR1:0x987f VSR2:0x987f psr:0x4 
# UVM_INFO @ 32202.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x000c pcout:0x000c dr:0x4 sr1:0x4 sr2:0x4 IR_Exec:0x592c NZP:0x0 M_Data:0x987f enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x000c pcout:0x000c dr:0x4 sr1:0x4 sr2:0x4 IR_Exec:0x592c NZP:0x0 M_Data:0x987f enable_execute_status:0x0 
# UVM_INFO @ 32202.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2b9 pc:0xb2b8 imem_rd:0x1ACTUAL: npc:0xb2b9 pc:0xb2b8 imem_rd:0x1
# UVM_INFO @ 32204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x000c 
# UVM_INFO @ 32204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2ba pc:0xb2b9 imem_rd:0x1
# UVM_INFO @ 32221.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 32221.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 32221.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 32221.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 32221.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 010  
# IR PCOFFSET9         : 100101110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45752  
# **********************************************
# Time: 32221.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 010  
# IR PCOFFSET9         : 100101110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45752  
# **********************************************
# Time: 32221.000ns 
# 
# UVM_INFO @ 32221.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 32221.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe5c7 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe5c7 
# UVM_INFO @ 32222.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x987f VSR2:0xa2ce psr:0x1 ACTUAL: VSR1:0x987f VSR2:0xa2ce psr:0x1 
# UVM_INFO @ 32222.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb1e5 pcout:0xb1e5 dr:0x0 sr1:0x4 sr2:0x2 IR_Exec:0x352e NZP:0x0 M_Data:0xa2ce enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb1e5 pcout:0xb1e5 dr:0x0 sr1:0x4 sr2:0x2 IR_Exec:0x352e NZP:0x0 M_Data:0xa2ce enable_execute_status:0x0 
# UVM_INFO @ 32222.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2ba pc:0xb2b9 imem_rd:0x1ACTUAL: npc:0xb2ba pc:0xb2b9 imem_rd:0x1
# UVM_INFO @ 32224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb1e5 
# UVM_INFO @ 32224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2ba pc:0xb2b9 imem_rd:0x0
# UVM_INFO @ 32241.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 32241.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 32241.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 32241.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb1e5 DMem_din:0xa2ce DMem_rd:0x0 memout:0x20a6 ACTUAL: DMem_addr:0xb1e5 DMem_din:0xa2ce DMem_rd:0x0 memout:0x20a6 
# UVM_INFO @ 32242.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xa2ce VSR2:0x51d2 psr:0x1 ACTUAL: VSR1:0xa2ce VSR2:0x51d2 psr:0x1 
# UVM_INFO @ 32242.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2ba pc:0xb2b9 imem_rd:0x0ACTUAL: npc:0xb2ba pc:0xb2b9 imem_rd:0x0
# UVM_INFO @ 32244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb1e5 
# UVM_INFO @ 32244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2ba pc:0xb2b9 imem_rd:0x0
# UVM_INFO @ 32261.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 32261.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 32261.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 32261.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 32261.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 101  
# IR PCOFFSET9         : 010010001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45753  
# **********************************************
# Time: 32261.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 101  
# IR PCOFFSET9         : 010010001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45753  
# **********************************************
# Time: 32261.000ns 
# 
# UVM_INFO @ 32261.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 32261.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x573c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x573c 
# UVM_INFO @ 32262.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xa2ce VSR2:0x51d2 psr:0x1 ACTUAL: VSR1:0xa2ce VSR2:0x51d2 psr:0x1 
# UVM_INFO @ 32262.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb349 pcout:0xb349 dr:0x0 sr1:0x2 sr2:0x5 IR_Exec:0x3a91 NZP:0x0 M_Data:0x51d2 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb349 pcout:0xb349 dr:0x0 sr1:0x2 sr2:0x5 IR_Exec:0x3a91 NZP:0x0 M_Data:0x51d2 enable_execute_status:0x0 
# UVM_INFO @ 32262.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2ba pc:0xb2b9 imem_rd:0x0ACTUAL: npc:0xb2ba pc:0xb2b9 imem_rd:0x0
# UVM_INFO @ 32264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb349 
# UVM_INFO @ 32264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2ba pc:0xb2b9 imem_rd:0x0
# UVM_INFO @ 32281.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 32281.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 32281.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 32281.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb349 DMem_din:0x51d2 DMem_rd:0x0 memout:0xa866 ACTUAL: DMem_addr:0xb349 DMem_din:0x51d2 DMem_rd:0x0 memout:0xa866 
# UVM_INFO @ 32282.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x51d2 VSR2:0xb3ab psr:0x1 ACTUAL: VSR1:0x51d2 VSR2:0xb3ab psr:0x1 
# UVM_INFO @ 32282.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2ba pc:0xb2b9 imem_rd:0x0ACTUAL: npc:0xb2ba pc:0xb2b9 imem_rd:0x0
# UVM_INFO @ 32284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb349 
# UVM_INFO @ 32284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2bb pc:0xb2ba imem_rd:0x1
# UVM_INFO @ 32301.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 32301.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 32301.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 32301.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 32301.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x539b ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x539b 
# UVM_INFO @ 32302.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x51d2 VSR2:0xb3ab psr:0x1 ACTUAL: VSR1:0x51d2 VSR2:0xb3ab psr:0x1 
# UVM_INFO @ 32302.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb1f9 pcout:0xb1f9 dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x0940 NZP:0x4 M_Data:0xb3ab enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb1f9 pcout:0xb1f9 dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x0940 NZP:0x4 M_Data:0xb3ab enable_execute_status:0x0 
# UVM_INFO @ 32302.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2bb pc:0xb2ba imem_rd:0x1ACTUAL: npc:0xb2bb pc:0xb2ba imem_rd:0x1
# UVM_INFO @ 32304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb1f9 
# UVM_INFO @ 32304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2bc pc:0xb2bb imem_rd:0x1
# UVM_INFO @ 32321.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 32321.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 32321.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 32321.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 100  
# IR PCOFFSET9         : 101000000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45754  
# **********************************************
# Time: 32321.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 100  
# IR PCOFFSET9         : 101000000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45754  
# **********************************************
# Time: 32321.000ns 
# 
# UVM_INFO @ 32321.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 32321.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xfccc ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xfccc 
# UVM_INFO @ 32322.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x51d2 VSR2:0xb3ab psr:0x4 ACTUAL: VSR1:0x51d2 VSR2:0xb3ab psr:0x4 
# UVM_INFO @ 32322.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2bc pc:0xb2bb imem_rd:0x1ACTUAL: npc:0xb2bc pc:0xb2bb imem_rd:0x1
# UVM_INFO @ 32324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb1f9 
# UVM_INFO @ 32324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2bd pc:0xb2bc imem_rd:0x1
# UVM_INFO @ 32341.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 32341.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 32341.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 32341.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 32341.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 000  
# IR BaseR             : 001  
# IR PCOFFSET6         : 101011  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45755  
# **********************************************
# Time: 32341.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 000  
# IR BaseR             : 001  
# IR PCOFFSET6         : 101011  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45755  
# **********************************************
# Time: 32341.000ns 
# 
# UVM_INFO @ 32341.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 32341.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x65fe ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x65fe 
# UVM_INFO @ 32342.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb27a VSR2:0xb1f9 psr:0x4 ACTUAL: VSR1:0xb27a VSR2:0xb1f9 psr:0x4 
# UVM_INFO @ 32342.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb265 pcout:0xb265 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0x606b NZP:0x0 M_Data:0xb1f9 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb265 pcout:0xb265 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0x606b NZP:0x0 M_Data:0xb1f9 enable_execute_status:0x0 
# UVM_INFO @ 32342.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2bd pc:0xb2bc imem_rd:0x1ACTUAL: npc:0xb2bd pc:0xb2bc imem_rd:0x1
# UVM_INFO @ 32344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb265 
# UVM_INFO @ 32344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2bd pc:0xb2bc imem_rd:0x0
# UVM_INFO @ 32361.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 32361.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 32361.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 32361.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb265 DMem_din:0x0000 DMem_rd:0x1 memout:0xd5a6 ACTUAL: DMem_addr:0xb265 DMem_din:0x0000 DMem_rd:0x1 memout:0xd5a6 
# UVM_INFO @ 32362.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x51d2 VSR2:0xb1f9 psr:0x4 ACTUAL: VSR1:0x51d2 VSR2:0xb1f9 psr:0x4 
# UVM_INFO @ 32362.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2bd pc:0xb2bc imem_rd:0x0ACTUAL: npc:0xb2bd pc:0xb2bc imem_rd:0x0
# UVM_INFO @ 32364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb265 
# UVM_INFO @ 32364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2be pc:0xb2bd imem_rd:0x1
# UVM_INFO @ 32381.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 32381.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 32381.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 32381.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 001  
# IR BaseR             : 101  
# IR PCOFFSET6         : 011010  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45756  
# **********************************************
# Time: 32381.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 001  
# IR BaseR             : 101  
# IR PCOFFSET6         : 011010  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45756  
# **********************************************
# Time: 32381.000ns 
# 
# UVM_INFO @ 32381.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 32381.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2eca ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2eca 
# UVM_INFO @ 32382.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x51d2 VSR2:0xb1f9 psr:0x1 ACTUAL: VSR1:0x51d2 VSR2:0xb1f9 psr:0x1 
# UVM_INFO @ 32382.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x51ec pcout:0x51ec dr:0x1 sr1:0x5 sr2:0x0 IR_Exec:0x635a NZP:0x0 M_Data:0xb1f9 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x51ec pcout:0x51ec dr:0x1 sr1:0x5 sr2:0x0 IR_Exec:0x635a NZP:0x0 M_Data:0xb1f9 enable_execute_status:0x0 
# UVM_INFO @ 32382.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2be pc:0xb2bd imem_rd:0x1ACTUAL: npc:0xb2be pc:0xb2bd imem_rd:0x1
# UVM_INFO @ 32384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x51ec 
# UVM_INFO @ 32384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2be pc:0xb2bd imem_rd:0x0
# UVM_INFO @ 32401.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 32401.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 32401.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 32401.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x51ec DMem_din:0x0000 DMem_rd:0x1 memout:0x5fde ACTUAL: DMem_addr:0x51ec DMem_din:0x0000 DMem_rd:0x1 memout:0x5fde 
# UVM_INFO @ 32402.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x2eca VSR2:0x2eca psr:0x1 ACTUAL: VSR1:0x2eca VSR2:0x2eca psr:0x1 
# UVM_INFO @ 32402.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2be pc:0xb2bd imem_rd:0x0ACTUAL: npc:0xb2be pc:0xb2bd imem_rd:0x0
# UVM_INFO @ 32404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x51ec 
# UVM_INFO @ 32404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2be pc:0xb2bd imem_rd:0x0
# UVM_INFO @ 32421.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 32421.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 32421.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 32421.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 32421.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf5cc ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf5cc 
# UVM_INFO @ 32422.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x2eca VSR2:0x2eca psr:0x4 ACTUAL: VSR1:0x2eca VSR2:0x2eca psr:0x4 
# UVM_INFO @ 32422.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2be pc:0xb2bd imem_rd:0x0ACTUAL: npc:0xb2be pc:0xb2bd imem_rd:0x0
# UVM_INFO @ 32424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x51ec 
# UVM_INFO @ 32424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2be pc:0xb2bd imem_rd:0x0
# UVM_INFO @ 32441.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 32441.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 32441.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 32441.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x51ec DMem_din:0x0000 DMem_rd:0x1 memout:0x3193 ACTUAL: DMem_addr:0x51ec DMem_din:0x0000 DMem_rd:0x1 memout:0x3193 
# UVM_INFO @ 32442.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xda2a VSR2:0x2eca psr:0x4 ACTUAL: VSR1:0xda2a VSR2:0x2eca psr:0x4 
# UVM_INFO @ 32442.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2be pc:0xb2bd imem_rd:0x0ACTUAL: npc:0xb2be pc:0xb2bd imem_rd:0x0
# UVM_INFO @ 32444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x51ec 
# UVM_INFO @ 32444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2bf pc:0xb2be imem_rd:0x1
# UVM_INFO @ 32461.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 32461.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 32461.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 32461.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 32461.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1fec ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1fec 
# UVM_INFO @ 32462.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xda2a VSR2:0x2eca psr:0x4 ACTUAL: VSR1:0xda2a VSR2:0x2eca psr:0x4 
# UVM_INFO @ 32462.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xda2a pcout:0xda2a dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0xc180 NZP:0x7 M_Data:0x2eca enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xda2a pcout:0xda2a dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0xc180 NZP:0x7 M_Data:0x2eca enable_execute_status:0x0 
# UVM_INFO @ 32462.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2bf pc:0xb2be imem_rd:0x1ACTUAL: npc:0xb2bf pc:0xb2be imem_rd:0x1
# UVM_INFO @ 32464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xda2a 
# UVM_INFO @ 32464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2c0 pc:0xb2bf imem_rd:0x1
# UVM_INFO @ 32481.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 32481.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 32481.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 32481.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : JMP 
# IR BaseR             : 110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001100  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45758  
# **********************************************
# Time: 32481.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : JMP 
# IR BaseR             : 110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001100  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45758  
# **********************************************
# Time: 32481.000ns 
# 
# UVM_INFO @ 32481.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 32481.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x333f ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x333f 
# UVM_INFO @ 32482.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xda2a VSR2:0x2eca psr:0x4 ACTUAL: VSR1:0xda2a VSR2:0x2eca psr:0x4 
# UVM_INFO @ 32482.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2c0 pc:0xb2bf imem_rd:0x1ACTUAL: npc:0xb2c0 pc:0xb2bf imem_rd:0x1
# UVM_INFO @ 32484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xda2a 
# UVM_INFO @ 32484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2c1 pc:0xb2c0 imem_rd:0x1
# UVM_INFO @ 32501.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 32501.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 32501.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 32501.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 32501.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 101  
# IR SR1               : 010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45759  
# **********************************************
# Time: 32501.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 101  
# IR SR1               : 010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45759  
# **********************************************
# Time: 32501.000ns 
# 
# UVM_INFO @ 32501.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 32501.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0037 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0037 
# UVM_INFO @ 32502.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xa2ce VSR2:0x3c31 psr:0x4 ACTUAL: VSR1:0xa2ce VSR2:0x3c31 psr:0x4 
# UVM_INFO @ 32502.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x5d31 pcout:0x5d31 dr:0x5 sr1:0x2 sr2:0x7 IR_Exec:0x9abf NZP:0x0 M_Data:0x3c31 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x5d31 pcout:0x5d31 dr:0x5 sr1:0x2 sr2:0x7 IR_Exec:0x9abf NZP:0x0 M_Data:0x3c31 enable_execute_status:0x0 
# UVM_INFO @ 32502.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2c1 pc:0xb2c0 imem_rd:0x1ACTUAL: npc:0xb2c1 pc:0xb2c0 imem_rd:0x1
# UVM_INFO @ 32504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x5d31 
# UVM_INFO @ 32504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2c2 pc:0xb2c1 imem_rd:0x1
# UVM_INFO @ 32521.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 32521.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 32521.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 32521.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 32521.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 010  
# IR BaseR             : 110  
# IR PCOFFSET6         : 000010  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45760  
# **********************************************
# Time: 32521.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 010  
# IR BaseR             : 110  
# IR PCOFFSET6         : 000010  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45760  
# **********************************************
# Time: 32521.000ns 
# 
# UVM_INFO @ 32521.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 32521.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa748 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa748 
# UVM_INFO @ 32522.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xda2a VSR2:0x2eca psr:0x4 ACTUAL: VSR1:0xda2a VSR2:0x2eca psr:0x4 
# UVM_INFO @ 32522.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xda2c pcout:0xda2c dr:0x2 sr1:0x6 sr2:0x0 IR_Exec:0x6582 NZP:0x0 M_Data:0x2eca enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xda2c pcout:0xda2c dr:0x2 sr1:0x6 sr2:0x0 IR_Exec:0x6582 NZP:0x0 M_Data:0x2eca enable_execute_status:0x0 
# UVM_INFO @ 32522.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2c2 pc:0xb2c1 imem_rd:0x1ACTUAL: npc:0xb2c2 pc:0xb2c1 imem_rd:0x1
# UVM_INFO @ 32524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xda2c 
# UVM_INFO @ 32524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2c2 pc:0xb2c1 imem_rd:0x0
# UVM_INFO @ 32541.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 32541.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 32541.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 32541.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xda2c DMem_din:0x0000 DMem_rd:0x1 memout:0x1ded ACTUAL: DMem_addr:0xda2c DMem_din:0x0000 DMem_rd:0x1 memout:0x1ded 
# UVM_INFO @ 32542.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xda2a VSR2:0x2eca psr:0x4 ACTUAL: VSR1:0xda2a VSR2:0x2eca psr:0x4 
# UVM_INFO @ 32542.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2c2 pc:0xb2c1 imem_rd:0x0ACTUAL: npc:0xb2c2 pc:0xb2c1 imem_rd:0x0
# UVM_INFO @ 32544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xda2c 
# UVM_INFO @ 32544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2c3 pc:0xb2c2 imem_rd:0x1
# UVM_INFO @ 32561.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 32561.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 32561.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 32561.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 32561.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 010  
# IR BaseR             : 110  
# IR PCOFFSET6         : 000010  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45761  
# **********************************************
# Time: 32561.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 010  
# IR BaseR             : 110  
# IR PCOFFSET6         : 000010  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45761  
# **********************************************
# Time: 32561.000ns 
# 
# UVM_INFO @ 32561.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 32561.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xecb1 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xecb1 
# UVM_INFO @ 32562.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xda2a VSR2:0x2eca psr:0x4 ACTUAL: VSR1:0xda2a VSR2:0x2eca psr:0x4 
# UVM_INFO @ 32562.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xda2c pcout:0xda2c dr:0x2 sr1:0x6 sr2:0x0 IR_Exec:0x6582 NZP:0x0 M_Data:0x2eca enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xda2c pcout:0xda2c dr:0x2 sr1:0x6 sr2:0x0 IR_Exec:0x6582 NZP:0x0 M_Data:0x2eca enable_execute_status:0x0 
# UVM_INFO @ 32562.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2c3 pc:0xb2c2 imem_rd:0x1ACTUAL: npc:0xb2c3 pc:0xb2c2 imem_rd:0x1
# UVM_INFO @ 32564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xda2c 
# UVM_INFO @ 32564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2c3 pc:0xb2c2 imem_rd:0x0
# UVM_INFO @ 32581.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 32581.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 32581.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 32581.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xda2c DMem_din:0x0000 DMem_rd:0x1 memout:0xcc63 ACTUAL: DMem_addr:0xda2c DMem_din:0x0000 DMem_rd:0x1 memout:0xcc63 
# UVM_INFO @ 32582.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xf5cc VSR2:0x2eca psr:0x4 ACTUAL: VSR1:0xf5cc VSR2:0x2eca psr:0x4 
# UVM_INFO @ 32582.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2c3 pc:0xb2c2 imem_rd:0x0ACTUAL: npc:0xb2c3 pc:0xb2c2 imem_rd:0x0
# UVM_INFO @ 32584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xda2c 
# UVM_INFO @ 32584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2c4 pc:0xb2c3 imem_rd:0x1
# UVM_INFO @ 32601.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 32601.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 32601.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 32601.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 000  
# IR PCOFFSET9         : 001011010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45762  
# **********************************************
# Time: 32601.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 000  
# IR PCOFFSET9         : 001011010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45762  
# **********************************************
# Time: 32601.000ns 
# 
# UVM_INFO @ 32601.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 32601.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xeffe ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xeffe 
# UVM_INFO @ 32602.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xf5cc VSR2:0x2eca psr:0x4 ACTUAL: VSR1:0xf5cc VSR2:0x2eca psr:0x4 
# UVM_INFO @ 32602.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb31b pcout:0xb31b dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xb05a NZP:0x0 M_Data:0x2eca enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb31b pcout:0xb31b dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xb05a NZP:0x0 M_Data:0x2eca enable_execute_status:0x0 
# UVM_INFO @ 32602.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2c4 pc:0xb2c3 imem_rd:0x1ACTUAL: npc:0xb2c4 pc:0xb2c3 imem_rd:0x1
# UVM_INFO @ 32604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb31b 
# UVM_INFO @ 32604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2c4 pc:0xb2c3 imem_rd:0x0
# UVM_INFO @ 32621.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 32621.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 32621.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 32621.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb31b DMem_din:0x0000 DMem_rd:0x1 memout:0x9c08 ACTUAL: DMem_addr:0xb31b DMem_din:0x0000 DMem_rd:0x1 memout:0x9c08 
# UVM_INFO @ 32622.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x2eca VSR2:0x2eca psr:0x4 ACTUAL: VSR1:0x2eca VSR2:0x2eca psr:0x4 
# UVM_INFO @ 32622.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2c4 pc:0xb2c3 imem_rd:0x0ACTUAL: npc:0xb2c4 pc:0xb2c3 imem_rd:0x0
# UVM_INFO @ 32624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb31b 
# UVM_INFO @ 32624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2c4 pc:0xb2c3 imem_rd:0x0
# UVM_INFO @ 32641.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 32641.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 32641.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 32641.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x2969 DMem_din:0x2eca DMem_rd:0x0 memout:0x2969 ACTUAL: DMem_addr:0x2969 DMem_din:0x2eca DMem_rd:0x0 memout:0x2969 
# UVM_INFO @ 32642.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x2eca VSR2:0x2eca psr:0x4 ACTUAL: VSR1:0x2eca VSR2:0x2eca psr:0x4 
# UVM_INFO @ 32642.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2c4 pc:0xb2c3 imem_rd:0x0ACTUAL: npc:0xb2c4 pc:0xb2c3 imem_rd:0x0
# UVM_INFO @ 32644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb31b 
# UVM_INFO @ 32644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2c5 pc:0xb2c4 imem_rd:0x1
# UVM_INFO @ 32661.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 32661.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 32661.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 32661.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 32661.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x619c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x619c 
# UVM_INFO @ 32662.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x2eca VSR2:0x2eca psr:0x4 ACTUAL: VSR1:0x2eca VSR2:0x2eca psr:0x4 
# UVM_INFO @ 32662.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2c5 pc:0xb2c4 imem_rd:0x1ACTUAL: npc:0xb2c5 pc:0xb2c4 imem_rd:0x1
# UVM_INFO @ 32664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb31b 
# UVM_INFO @ 32664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2c5 pc:0xb2c4 imem_rd:0x0
# UVM_INFO @ 32681.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 32681.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 32681.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 32681.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb31b DMem_din:0x0000 DMem_rd:0x1 memout:0x43a9 ACTUAL: DMem_addr:0xb31b DMem_din:0x0000 DMem_rd:0x1 memout:0x43a9 
# UVM_INFO @ 32682.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3c31 VSR2:0xda2a psr:0x4 ACTUAL: VSR1:0x3c31 VSR2:0xda2a psr:0x4 
# UVM_INFO @ 32682.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2c5 pc:0xb2c4 imem_rd:0x0ACTUAL: npc:0xb2c5 pc:0xb2c4 imem_rd:0x0
# UVM_INFO @ 32684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb31b 
# UVM_INFO @ 32684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2c5 pc:0xb2c4 imem_rd:0x0
# UVM_INFO @ 32701.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 32701.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 32701.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 32701.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x8420 DMem_din:0x2eca DMem_rd:0x0 memout:0x8420 ACTUAL: DMem_addr:0x8420 DMem_din:0x2eca DMem_rd:0x0 memout:0x8420 
# UVM_INFO @ 32702.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3c31 VSR2:0xda2a psr:0x4 ACTUAL: VSR1:0x3c31 VSR2:0xda2a psr:0x4 
# UVM_INFO @ 32702.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2c5 pc:0xb2c4 imem_rd:0x0ACTUAL: npc:0xb2c5 pc:0xb2c4 imem_rd:0x0
# UVM_INFO @ 32704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb31b 
# UVM_INFO @ 32704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2c6 pc:0xb2c5 imem_rd:0x1
# UVM_INFO @ 32721.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 32721.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 32721.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 32721.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 32721.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 011  
# IR SR1               : 111  
# IR IM                : 0  
# IR SR2               : 110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45764  
# **********************************************
# Time: 32721.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 011  
# IR SR1               : 111  
# IR IM                : 0  
# IR SR2               : 110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45764  
# **********************************************
# Time: 32721.000ns 
# 
# UVM_INFO @ 32721.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 32721.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x699b ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x699b 
# UVM_INFO @ 32722.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3c31 VSR2:0xda2a psr:0x4 ACTUAL: VSR1:0x3c31 VSR2:0xda2a psr:0x4 
# UVM_INFO @ 32722.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x3c30 pcout:0x3c30 dr:0x3 sr1:0x7 sr2:0x6 IR_Exec:0x57f6 NZP:0x0 M_Data:0xda2a enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x3c30 pcout:0x3c30 dr:0x3 sr1:0x7 sr2:0x6 IR_Exec:0x57f6 NZP:0x0 M_Data:0xda2a enable_execute_status:0x0 
# UVM_INFO @ 32722.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2c6 pc:0xb2c5 imem_rd:0x1ACTUAL: npc:0xb2c6 pc:0xb2c5 imem_rd:0x1
# UVM_INFO @ 32724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3c30 
# UVM_INFO @ 32724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2c7 pc:0xb2c6 imem_rd:0x1
# UVM_INFO @ 32741.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 32741.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 32741.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 32741.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 32741.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 001  
# IR SR1               : 100  
# IR IM                : 0  
# IR SR2               : 111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45765  
# **********************************************
# Time: 32741.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 001  
# IR SR1               : 100  
# IR IM                : 0  
# IR SR2               : 111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45765  
# **********************************************
# Time: 32741.000ns 
# 
# UVM_INFO @ 32741.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 32741.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2224 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2224 
# UVM_INFO @ 32742.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x000c VSR2:0x3c31 psr:0x4 ACTUAL: VSR1:0x000c VSR2:0x3c31 psr:0x4 
# UVM_INFO @ 32742.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x000c pcout:0x000c dr:0x1 sr1:0x4 sr2:0x7 IR_Exec:0x532f NZP:0x0 M_Data:0x3c31 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x000c pcout:0x000c dr:0x1 sr1:0x4 sr2:0x7 IR_Exec:0x532f NZP:0x0 M_Data:0x3c31 enable_execute_status:0x0 
# UVM_INFO @ 32742.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2c7 pc:0xb2c6 imem_rd:0x1ACTUAL: npc:0xb2c7 pc:0xb2c6 imem_rd:0x1
# UVM_INFO @ 32744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x000c 
# UVM_INFO @ 32744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2c8 pc:0xb2c7 imem_rd:0x1
# UVM_INFO @ 32761.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 32761.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 32761.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 32761.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 32761.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 111  
# IR SR1               : 101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45766  
# **********************************************
# Time: 32761.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 111  
# IR SR1               : 101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45766  
# **********************************************
# Time: 32761.000ns 
# 
# UVM_INFO @ 32761.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 32761.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb5c5 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb5c5 
# UVM_INFO @ 32762.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x51d2 VSR2:0x3c31 psr:0x4 ACTUAL: VSR1:0x51d2 VSR2:0x3c31 psr:0x4 
# UVM_INFO @ 32762.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xae2d pcout:0xae2d dr:0x7 sr1:0x5 sr2:0x7 IR_Exec:0x9f7f NZP:0x0 M_Data:0x3c31 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xae2d pcout:0xae2d dr:0x7 sr1:0x5 sr2:0x7 IR_Exec:0x9f7f NZP:0x0 M_Data:0x3c31 enable_execute_status:0x0 
# UVM_INFO @ 32762.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2c8 pc:0xb2c7 imem_rd:0x1ACTUAL: npc:0xb2c8 pc:0xb2c7 imem_rd:0x1
# UVM_INFO @ 32764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xae2d 
# UVM_INFO @ 32764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2c9 pc:0xb2c8 imem_rd:0x1
# UVM_INFO @ 32781.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 32781.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 32781.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 32781.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 32781.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 111  
# IR SR1               : 101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45767  
# **********************************************
# Time: 32781.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 111  
# IR SR1               : 101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45767  
# **********************************************
# Time: 32781.000ns 
# 
# UVM_INFO @ 32781.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 32781.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xfc8c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xfc8c 
# UVM_INFO @ 32782.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x51d2 VSR2:0x3c31 psr:0x4 ACTUAL: VSR1:0x51d2 VSR2:0x3c31 psr:0x4 
# UVM_INFO @ 32782.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xae2d pcout:0xae2d dr:0x7 sr1:0x5 sr2:0x7 IR_Exec:0x9f7f NZP:0x0 M_Data:0x3c31 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xae2d pcout:0xae2d dr:0x7 sr1:0x5 sr2:0x7 IR_Exec:0x9f7f NZP:0x0 M_Data:0x3c31 enable_execute_status:0x0 
# UVM_INFO @ 32782.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2c9 pc:0xb2c8 imem_rd:0x1ACTUAL: npc:0xb2c9 pc:0xb2c8 imem_rd:0x1
# UVM_INFO @ 32784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xae2d 
# UVM_INFO @ 32784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2ca pc:0xb2c9 imem_rd:0x1
# UVM_INFO @ 32801.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 32801.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 32801.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 32801.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 32801.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 000  
# IR SR1               : 010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45768  
# **********************************************
# Time: 32801.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 000  
# IR SR1               : 010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45768  
# **********************************************
# Time: 32801.000ns 
# 
# UVM_INFO @ 32801.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 32801.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4bb4 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4bb4 
# UVM_INFO @ 32802.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xa2ce VSR2:0x3c31 psr:0x4 ACTUAL: VSR1:0xa2ce VSR2:0x3c31 psr:0x4 
# UVM_INFO @ 32802.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x5d31 pcout:0x5d31 dr:0x0 sr1:0x2 sr2:0x7 IR_Exec:0x90bf NZP:0x0 M_Data:0x3c31 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x5d31 pcout:0x5d31 dr:0x0 sr1:0x2 sr2:0x7 IR_Exec:0x90bf NZP:0x0 M_Data:0x3c31 enable_execute_status:0x0 
# UVM_INFO @ 32802.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2ca pc:0xb2c9 imem_rd:0x1ACTUAL: npc:0xb2ca pc:0xb2c9 imem_rd:0x1
# UVM_INFO @ 32804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x5d31 
# UVM_INFO @ 32804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2cb pc:0xb2ca imem_rd:0x1
# UVM_INFO @ 32821.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 32821.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 32821.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 32821.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 000  
# IR SR1               : 010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45769  
# **********************************************
# Time: 32821.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 000  
# IR SR1               : 010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45769  
# **********************************************
# Time: 32821.000ns 
# 
# UVM_INFO @ 32821.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 32821.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xadd5 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xadd5 
# UVM_INFO @ 32822.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xa2ce VSR2:0x3c31 psr:0x4 ACTUAL: VSR1:0xa2ce VSR2:0x3c31 psr:0x4 
# UVM_INFO @ 32822.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x5d31 pcout:0x5d31 dr:0x0 sr1:0x2 sr2:0x7 IR_Exec:0x90bf NZP:0x0 M_Data:0x3c31 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x5d31 pcout:0x5d31 dr:0x0 sr1:0x2 sr2:0x7 IR_Exec:0x90bf NZP:0x0 M_Data:0x3c31 enable_execute_status:0x0 
# UVM_INFO @ 32822.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2cb pc:0xb2ca imem_rd:0x1ACTUAL: npc:0xb2cb pc:0xb2ca imem_rd:0x1
# UVM_INFO @ 32824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x5d31 
# UVM_INFO @ 32824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2cc pc:0xb2cb imem_rd:0x1
# UVM_INFO @ 32841.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 32841.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 32841.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 32841.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x393f ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x393f 
# UVM_INFO @ 32842.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x2eca VSR2:0x2eca psr:0x4 ACTUAL: VSR1:0x2eca VSR2:0x2eca psr:0x4 
# UVM_INFO @ 32842.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2cc pc:0xb2cb imem_rd:0x1ACTUAL: npc:0xb2cc pc:0xb2cb imem_rd:0x1
# UVM_INFO @ 32844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x5d31 
# UVM_INFO @ 32844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2cd pc:0xb2cc imem_rd:0x1
# UVM_INFO @ 32861.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 32861.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 32861.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 32861.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 32861.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd3f4 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd3f4 
# UVM_INFO @ 32862.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x2eca VSR2:0x2eca psr:0x4 ACTUAL: VSR1:0x2eca VSR2:0x2eca psr:0x4 
# UVM_INFO @ 32862.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2cd pc:0xb2cc imem_rd:0x1ACTUAL: npc:0xb2cd pc:0xb2cc imem_rd:0x1
# UVM_INFO @ 32864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x5d31 
# UVM_INFO @ 32864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2ce pc:0xb2cd imem_rd:0x1
# UVM_INFO @ 32881.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 32881.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 32881.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 32881.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 32881.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 110  
# IR PCOFFSET9         : 011110110  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45772  
# **********************************************
# Time: 32881.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 110  
# IR PCOFFSET9         : 011110110  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45772  
# **********************************************
# Time: 32881.000ns 
# 
# UVM_INFO @ 32881.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 32881.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0294 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0294 
# UVM_INFO @ 32882.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xda21 VSR2:0x2eca psr:0x4 ACTUAL: VSR1:0xda21 VSR2:0x2eca psr:0x4 
# UVM_INFO @ 32882.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xb3c1 pcout:0xb3c1 dr:0x6 sr1:0x3 sr2:0x0 IR_Exec:0xecf6 NZP:0x0 M_Data:0x2eca enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xb3c1 pcout:0xb3c1 dr:0x6 sr1:0x3 sr2:0x0 IR_Exec:0xecf6 NZP:0x0 M_Data:0x2eca enable_execute_status:0x0 
# UVM_INFO @ 32882.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2ce pc:0xb2cd imem_rd:0x1ACTUAL: npc:0xb2ce pc:0xb2cd imem_rd:0x1
# UVM_INFO @ 32884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb3c1 
# UVM_INFO @ 32884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2cf pc:0xb2ce imem_rd:0x1
# UVM_INFO @ 32901.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 32901.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 32901.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 32901.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 32901.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 110  
# IR PCOFFSET9         : 011110110  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45773  
# **********************************************
# Time: 32901.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 110  
# IR PCOFFSET9         : 011110110  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45773  
# **********************************************
# Time: 32901.000ns 
# 
# UVM_INFO @ 32901.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 32901.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6ca0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6ca0 
# UVM_INFO @ 32902.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xda21 VSR2:0x2eca psr:0x4 ACTUAL: VSR1:0xda21 VSR2:0x2eca psr:0x4 
# UVM_INFO @ 32902.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xb3c2 pcout:0xb3c2 dr:0x6 sr1:0x3 sr2:0x0 IR_Exec:0xecf6 NZP:0x0 M_Data:0x2eca enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xb3c2 pcout:0xb3c2 dr:0x6 sr1:0x3 sr2:0x0 IR_Exec:0xecf6 NZP:0x0 M_Data:0x2eca enable_execute_status:0x0 
# UVM_INFO @ 32902.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2cf pc:0xb2ce imem_rd:0x1ACTUAL: npc:0xb2cf pc:0xb2ce imem_rd:0x1
# UVM_INFO @ 32904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb3c2 
# UVM_INFO @ 32904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2d0 pc:0xb2cf imem_rd:0x1
# UVM_INFO @ 32921.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 32921.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 32921.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 32921.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 32921.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 011  
# IR SR1               : 100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45774  
# **********************************************
# Time: 32921.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 011  
# IR SR1               : 100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45774  
# **********************************************
# Time: 32921.000ns 
# 
# UVM_INFO @ 32921.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 32921.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc9cf ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc9cf 
# UVM_INFO @ 32922.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x000c VSR2:0x3c31 psr:0x4 ACTUAL: VSR1:0x000c VSR2:0x3c31 psr:0x4 
# UVM_INFO @ 32922.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfff3 pcout:0xfff3 dr:0x3 sr1:0x4 sr2:0x7 IR_Exec:0x973f NZP:0x0 M_Data:0x3c31 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfff3 pcout:0xfff3 dr:0x3 sr1:0x4 sr2:0x7 IR_Exec:0x973f NZP:0x0 M_Data:0x3c31 enable_execute_status:0x0 
# UVM_INFO @ 32922.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2d0 pc:0xb2cf imem_rd:0x1ACTUAL: npc:0xb2d0 pc:0xb2cf imem_rd:0x1
# UVM_INFO @ 32924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xfff3 
# UVM_INFO @ 32924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2d1 pc:0xb2d0 imem_rd:0x1
# UVM_INFO @ 32941.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 32941.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 32941.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 32941.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 32941.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 011  
# IR SR1               : 100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45775  
# **********************************************
# Time: 32941.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 011  
# IR SR1               : 100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45775  
# **********************************************
# Time: 32941.000ns 
# 
# UVM_INFO @ 32941.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 32941.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6e5c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6e5c 
# UVM_INFO @ 32942.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x000c VSR2:0x3c31 psr:0x4 ACTUAL: VSR1:0x000c VSR2:0x3c31 psr:0x4 
# UVM_INFO @ 32942.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfff3 pcout:0xfff3 dr:0x3 sr1:0x4 sr2:0x7 IR_Exec:0x973f NZP:0x0 M_Data:0x3c31 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfff3 pcout:0xfff3 dr:0x3 sr1:0x4 sr2:0x7 IR_Exec:0x973f NZP:0x0 M_Data:0x3c31 enable_execute_status:0x0 
# UVM_INFO @ 32942.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2d1 pc:0xb2d0 imem_rd:0x1ACTUAL: npc:0xb2d1 pc:0xb2d0 imem_rd:0x1
# UVM_INFO @ 32944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xfff3 
# UVM_INFO @ 32944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2d2 pc:0xb2d1 imem_rd:0x1
# UVM_INFO @ 32961.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 32961.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 32961.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 32961.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 32961.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 100  
# IR PCOFFSET9         : 110000010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45776  
# **********************************************
# Time: 32961.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 100  
# IR PCOFFSET9         : 110000010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45776  
# **********************************************
# Time: 32961.000ns 
# 
# UVM_INFO @ 32961.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 32961.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xcb7a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xcb7a 
# UVM_INFO @ 32962.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xda2a VSR2:0x000c psr:0x4 ACTUAL: VSR1:0xda2a VSR2:0x000c psr:0x4 
# UVM_INFO @ 32962.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb251 pcout:0xb251 dr:0x0 sr1:0x6 sr2:0x4 IR_Exec:0xb982 NZP:0x0 M_Data:0x000c enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb251 pcout:0xb251 dr:0x0 sr1:0x6 sr2:0x4 IR_Exec:0xb982 NZP:0x0 M_Data:0x000c enable_execute_status:0x0 
# UVM_INFO @ 32962.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2d2 pc:0xb2d1 imem_rd:0x1ACTUAL: npc:0xb2d2 pc:0xb2d1 imem_rd:0x1
# UVM_INFO @ 32964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb251 
# UVM_INFO @ 32964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2d2 pc:0xb2d1 imem_rd:0x0
# UVM_INFO @ 32981.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 32981.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 32981.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 32981.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb251 DMem_din:0x0000 DMem_rd:0x1 memout:0x3a7e ACTUAL: DMem_addr:0xb251 DMem_din:0x0000 DMem_rd:0x1 memout:0x3a7e 
# UVM_INFO @ 32982.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xda2a VSR2:0x000c psr:0x4 ACTUAL: VSR1:0xda2a VSR2:0x000c psr:0x4 
# UVM_INFO @ 32982.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2d2 pc:0xb2d1 imem_rd:0x0ACTUAL: npc:0xb2d2 pc:0xb2d1 imem_rd:0x0
# UVM_INFO @ 32984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb251 
# UVM_INFO @ 32984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2d2 pc:0xb2d1 imem_rd:0x0
# UVM_INFO @ 33001.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 33001.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 33001.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 33001.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xf4c9 DMem_din:0x000c DMem_rd:0x0 memout:0xf4c9 ACTUAL: DMem_addr:0xf4c9 DMem_din:0x000c DMem_rd:0x0 memout:0xf4c9 
# UVM_INFO @ 33002.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xda2a VSR2:0x000c psr:0x4 ACTUAL: VSR1:0xda2a VSR2:0x000c psr:0x4 
# UVM_INFO @ 33002.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2d2 pc:0xb2d1 imem_rd:0x0ACTUAL: npc:0xb2d2 pc:0xb2d1 imem_rd:0x0
# UVM_INFO @ 33004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb251 
# UVM_INFO @ 33004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2d3 pc:0xb2d2 imem_rd:0x1
# UVM_INFO @ 33021.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 33021.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 33021.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 33021.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 33021.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 100  
# IR PCOFFSET9         : 110000010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45777  
# **********************************************
# Time: 33021.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 100  
# IR PCOFFSET9         : 110000010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45777  
# **********************************************
# Time: 33021.000ns 
# 
# UVM_INFO @ 33021.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 33021.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4c0d ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4c0d 
# UVM_INFO @ 33022.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xda2a VSR2:0x000c psr:0x4 ACTUAL: VSR1:0xda2a VSR2:0x000c psr:0x4 
# UVM_INFO @ 33022.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb252 pcout:0xb252 dr:0x0 sr1:0x6 sr2:0x4 IR_Exec:0xb982 NZP:0x0 M_Data:0x000c enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb252 pcout:0xb252 dr:0x0 sr1:0x6 sr2:0x4 IR_Exec:0xb982 NZP:0x0 M_Data:0x000c enable_execute_status:0x0 
# UVM_INFO @ 33022.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2d3 pc:0xb2d2 imem_rd:0x1ACTUAL: npc:0xb2d3 pc:0xb2d2 imem_rd:0x1
# UVM_INFO @ 33024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb252 
# UVM_INFO @ 33024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2d3 pc:0xb2d2 imem_rd:0x0
# UVM_INFO @ 33041.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 33041.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 33041.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 33041.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb252 DMem_din:0x0000 DMem_rd:0x1 memout:0xe846 ACTUAL: DMem_addr:0xb252 DMem_din:0x0000 DMem_rd:0x1 memout:0xe846 
# UVM_INFO @ 33042.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xda21 VSR2:0x2eca psr:0x4 ACTUAL: VSR1:0xda21 VSR2:0x2eca psr:0x4 
# UVM_INFO @ 33042.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2d3 pc:0xb2d2 imem_rd:0x0ACTUAL: npc:0xb2d3 pc:0xb2d2 imem_rd:0x0
# UVM_INFO @ 33044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb252 
# UVM_INFO @ 33044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2d3 pc:0xb2d2 imem_rd:0x0
# UVM_INFO @ 33061.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 33061.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 33061.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 33061.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0982 DMem_din:0x000c DMem_rd:0x0 memout:0x0982 ACTUAL: DMem_addr:0x0982 DMem_din:0x000c DMem_rd:0x0 memout:0x0982 
# UVM_INFO @ 33062.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xda21 VSR2:0x2eca psr:0x4 ACTUAL: VSR1:0xda21 VSR2:0x2eca psr:0x4 
# UVM_INFO @ 33062.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2d3 pc:0xb2d2 imem_rd:0x0ACTUAL: npc:0xb2d3 pc:0xb2d2 imem_rd:0x0
# UVM_INFO @ 33064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb252 
# UVM_INFO @ 33064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2d4 pc:0xb2d3 imem_rd:0x1
# UVM_INFO @ 33081.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 33081.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 33081.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 33081.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 33081.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 010  
# IR PCOFFSET9         : 011101111  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45778  
# **********************************************
# Time: 33081.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 010  
# IR PCOFFSET9         : 011101111  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45778  
# **********************************************
# Time: 33081.000ns 
# 
# UVM_INFO @ 33081.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 33081.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2007 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2007 
# UVM_INFO @ 33082.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xda21 VSR2:0x2eca psr:0x4 ACTUAL: VSR1:0xda21 VSR2:0x2eca psr:0x4 
# UVM_INFO @ 33082.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xb3c0 pcout:0xb3c0 dr:0x2 sr1:0x3 sr2:0x0 IR_Exec:0xe4ef NZP:0x0 M_Data:0x2eca enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xb3c0 pcout:0xb3c0 dr:0x2 sr1:0x3 sr2:0x0 IR_Exec:0xe4ef NZP:0x0 M_Data:0x2eca enable_execute_status:0x0 
# UVM_INFO @ 33082.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2d4 pc:0xb2d3 imem_rd:0x1ACTUAL: npc:0xb2d4 pc:0xb2d3 imem_rd:0x1
# UVM_INFO @ 33084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb3c0 
# UVM_INFO @ 33084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2d5 pc:0xb2d4 imem_rd:0x1
# UVM_INFO @ 33101.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 33101.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 33101.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 33101.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 33101.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 111  
# IR PCOFFSET9         : 101011110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45779  
# **********************************************
# Time: 33101.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 111  
# IR PCOFFSET9         : 101011110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45779  
# **********************************************
# Time: 33101.000ns 
# 
# UVM_INFO @ 33101.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 33101.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xbc26 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xbc26 
# UVM_INFO @ 33102.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x51d2 VSR2:0x3c31 psr:0x4 ACTUAL: VSR1:0x51d2 VSR2:0x3c31 psr:0x4 
# UVM_INFO @ 33102.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb230 pcout:0xb230 dr:0x0 sr1:0x5 sr2:0x7 IR_Exec:0xbf5e NZP:0x0 M_Data:0x3c31 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb230 pcout:0xb230 dr:0x0 sr1:0x5 sr2:0x7 IR_Exec:0xbf5e NZP:0x0 M_Data:0x3c31 enable_execute_status:0x0 
# UVM_INFO @ 33102.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2d5 pc:0xb2d4 imem_rd:0x1ACTUAL: npc:0xb2d5 pc:0xb2d4 imem_rd:0x1
# UVM_INFO @ 33104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb230 
# UVM_INFO @ 33104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2d5 pc:0xb2d4 imem_rd:0x0
# UVM_INFO @ 33121.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 33121.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 33121.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 33121.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb230 DMem_din:0x0000 DMem_rd:0x1 memout:0x5ed9 ACTUAL: DMem_addr:0xb230 DMem_din:0x0000 DMem_rd:0x1 memout:0x5ed9 
# UVM_INFO @ 33122.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x2eca VSR2:0x2eca psr:0x4 ACTUAL: VSR1:0x2eca VSR2:0x2eca psr:0x4 
# UVM_INFO @ 33122.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2d5 pc:0xb2d4 imem_rd:0x0ACTUAL: npc:0xb2d5 pc:0xb2d4 imem_rd:0x0
# UVM_INFO @ 33124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb230 
# UVM_INFO @ 33124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2d5 pc:0xb2d4 imem_rd:0x0
# UVM_INFO @ 33141.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 33141.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 33141.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 33141.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xe01e DMem_din:0x3c31 DMem_rd:0x0 memout:0xe01e ACTUAL: DMem_addr:0xe01e DMem_din:0x3c31 DMem_rd:0x0 memout:0xe01e 
# UVM_INFO @ 33142.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x2eca VSR2:0x2eca psr:0x4 ACTUAL: VSR1:0x2eca VSR2:0x2eca psr:0x4 
# UVM_INFO @ 33142.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2d5 pc:0xb2d4 imem_rd:0x0ACTUAL: npc:0xb2d5 pc:0xb2d4 imem_rd:0x0
# UVM_INFO @ 33144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb230 
# UVM_INFO @ 33144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2d6 pc:0xb2d5 imem_rd:0x1
# UVM_INFO @ 33161.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 33161.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 33161.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 33161.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 33161.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 111  
# IR PCOFFSET9         : 000000001  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45780  
# **********************************************
# Time: 33161.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 111  
# IR PCOFFSET9         : 000000001  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45780  
# **********************************************
# Time: 33161.000ns 
# 
# UVM_INFO @ 33161.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 33161.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2852 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2852 
# UVM_INFO @ 33162.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x2eca VSR2:0x2eca psr:0x4 ACTUAL: VSR1:0x2eca VSR2:0x2eca psr:0x4 
# UVM_INFO @ 33162.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb2d4 pcout:0xb2d4 dr:0x7 sr1:0x0 sr2:0x0 IR_Exec:0x2e01 NZP:0x0 M_Data:0x2eca enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb2d4 pcout:0xb2d4 dr:0x7 sr1:0x0 sr2:0x0 IR_Exec:0x2e01 NZP:0x0 M_Data:0x2eca enable_execute_status:0x0 
# UVM_INFO @ 33162.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2d6 pc:0xb2d5 imem_rd:0x1ACTUAL: npc:0xb2d6 pc:0xb2d5 imem_rd:0x1
# UVM_INFO @ 33164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb2d4 
# UVM_INFO @ 33164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2d6 pc:0xb2d5 imem_rd:0x0
# UVM_INFO @ 33181.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 33181.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 33181.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 33181.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb2d4 DMem_din:0x0000 DMem_rd:0x1 memout:0x7b36 ACTUAL: DMem_addr:0xb2d4 DMem_din:0x0000 DMem_rd:0x1 memout:0x7b36 
# UVM_INFO @ 33182.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3c31 VSR2:0x3c31 psr:0x4 ACTUAL: VSR1:0x3c31 VSR2:0x3c31 psr:0x4 
# UVM_INFO @ 33182.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2d6 pc:0xb2d5 imem_rd:0x0ACTUAL: npc:0xb2d6 pc:0xb2d5 imem_rd:0x0
# UVM_INFO @ 33184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb2d4 
# UVM_INFO @ 33184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2d7 pc:0xb2d6 imem_rd:0x1
# UVM_INFO @ 33201.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 33201.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 33201.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 33201.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 33201.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 110  
# IR SR1               : 111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45781  
# **********************************************
# Time: 33201.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 110  
# IR SR1               : 111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45781  
# **********************************************
# Time: 33201.000ns 
# 
# UVM_INFO @ 33201.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 33201.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4e4c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4e4c 
# UVM_INFO @ 33202.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3c31 VSR2:0x3c31 psr:0x4 ACTUAL: VSR1:0x3c31 VSR2:0x3c31 psr:0x4 
# UVM_INFO @ 33202.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb1b3 pcout:0xb1b3 dr:0x6 sr1:0x7 sr2:0x7 IR_Exec:0x9dff NZP:0x0 M_Data:0x3c31 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb1b3 pcout:0xb1b3 dr:0x6 sr1:0x7 sr2:0x7 IR_Exec:0x9dff NZP:0x0 M_Data:0x3c31 enable_execute_status:0x0 
# UVM_INFO @ 33202.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2d7 pc:0xb2d6 imem_rd:0x1ACTUAL: npc:0xb2d7 pc:0xb2d6 imem_rd:0x1
# UVM_INFO @ 33204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb1b3 
# UVM_INFO @ 33204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2d8 pc:0xb2d7 imem_rd:0x1
# UVM_INFO @ 33221.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 33221.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 33221.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 33221.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 001  
# IR PCOFFSET9         : 111011101  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45782  
# **********************************************
# Time: 33221.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 001  
# IR PCOFFSET9         : 111011101  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45782  
# **********************************************
# Time: 33221.000ns 
# 
# UVM_INFO @ 33221.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 33221.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x984a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x984a 
# UVM_INFO @ 33222.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3c31 VSR2:0x2eca psr:0x4 ACTUAL: VSR1:0x3c31 VSR2:0x2eca psr:0x4 
# UVM_INFO @ 33222.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xb2b2 pcout:0xb2b2 dr:0x1 sr1:0x7 sr2:0x0 IR_Exec:0xe3dd NZP:0x0 M_Data:0x2eca enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xb2b2 pcout:0xb2b2 dr:0x1 sr1:0x7 sr2:0x0 IR_Exec:0xe3dd NZP:0x0 M_Data:0x2eca enable_execute_status:0x0 
# UVM_INFO @ 33222.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2d8 pc:0xb2d7 imem_rd:0x1ACTUAL: npc:0xb2d8 pc:0xb2d7 imem_rd:0x1
# UVM_INFO @ 33224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb2b2 
# UVM_INFO @ 33224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2d9 pc:0xb2d8 imem_rd:0x1
# UVM_INFO @ 33241.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 33241.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 33241.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 33241.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe669 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe669 
# UVM_INFO @ 33242.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x2eca VSR2:0x2eca psr:0x4 ACTUAL: VSR1:0x2eca VSR2:0x2eca psr:0x4 
# UVM_INFO @ 33242.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2d9 pc:0xb2d8 imem_rd:0x1ACTUAL: npc:0xb2d9 pc:0xb2d8 imem_rd:0x1
# UVM_INFO @ 33244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb2b2 
# UVM_INFO @ 33244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2d9 pc:0xb2d8 imem_rd:0x0
# UVM_INFO @ 33261.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 33261.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 33261.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 33261.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 33261.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb7f8 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb7f8 
# UVM_INFO @ 33262.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x2eca VSR2:0x2eca psr:0x4 ACTUAL: VSR1:0x2eca VSR2:0x2eca psr:0x4 
# UVM_INFO @ 33262.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2d9 pc:0xb2d8 imem_rd:0x0ACTUAL: npc:0xb2d9 pc:0xb2d8 imem_rd:0x0
# UVM_INFO @ 33264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb2b2 
# UVM_INFO @ 33264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2da pc:0xb2d9 imem_rd:0x1
# UVM_INFO @ 33281.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 33281.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 33281.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 33281.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 33281.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x94c8 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x94c8 
# UVM_INFO @ 33282.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x51d2 VSR2:0x2eca psr:0x4 ACTUAL: VSR1:0x51d2 VSR2:0x2eca psr:0x4 
# UVM_INFO @ 33282.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb24f pcout:0xb24f dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x0977 NZP:0x4 M_Data:0x2eca enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb24f pcout:0xb24f dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x0977 NZP:0x4 M_Data:0x2eca enable_execute_status:0x0 
# UVM_INFO @ 33282.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2da pc:0xb2d9 imem_rd:0x1ACTUAL: npc:0xb2da pc:0xb2d9 imem_rd:0x1
# UVM_INFO @ 33284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb24f 
# UVM_INFO @ 33284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2db pc:0xb2da imem_rd:0x1
# UVM_INFO @ 33301.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 33301.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 33301.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 33301.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 100  
# IR PCOFFSET9         : 101110111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45785  
# **********************************************
# Time: 33301.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 100  
# IR PCOFFSET9         : 101110111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45785  
# **********************************************
# Time: 33301.000ns 
# 
# UVM_INFO @ 33301.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 33301.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1443 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1443 
# UVM_INFO @ 33302.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x51d2 VSR2:0x2eca psr:0x4 ACTUAL: VSR1:0x51d2 VSR2:0x2eca psr:0x4 
# UVM_INFO @ 33302.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2db pc:0xb2da imem_rd:0x1ACTUAL: npc:0xb2db pc:0xb2da imem_rd:0x1
# UVM_INFO @ 33304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb24f 
# UVM_INFO @ 33304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2dc pc:0xb2db imem_rd:0x1
# UVM_INFO @ 33321.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 33321.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 33321.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 33321.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 33321.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 010  
# IR SR1               : 011  
# IR IM                : 0  
# IR SR2               : 101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45786  
# **********************************************
# Time: 33321.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 010  
# IR SR1               : 011  
# IR IM                : 0  
# IR SR2               : 101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45786  
# **********************************************
# Time: 33321.000ns 
# 
# UVM_INFO @ 33321.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 33321.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x98b6 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x98b6 
# UVM_INFO @ 33322.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xda21 VSR2:0x51d2 psr:0x4 ACTUAL: VSR1:0xda21 VSR2:0x51d2 psr:0x4 
# UVM_INFO @ 33322.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2bf3 pcout:0x2bf3 dr:0x2 sr1:0x3 sr2:0x5 IR_Exec:0x14c5 NZP:0x0 M_Data:0x51d2 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2bf3 pcout:0x2bf3 dr:0x2 sr1:0x3 sr2:0x5 IR_Exec:0x14c5 NZP:0x0 M_Data:0x51d2 enable_execute_status:0x0 
# UVM_INFO @ 33322.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2dc pc:0xb2db imem_rd:0x1ACTUAL: npc:0xb2dc pc:0xb2db imem_rd:0x1
# UVM_INFO @ 33324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2bf3 
# UVM_INFO @ 33324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2dd pc:0xb2dc imem_rd:0x1
# UVM_INFO @ 33341.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 33341.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 33341.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 33341.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 33341.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 010  
# IR SR1               : 011  
# IR IM                : 0  
# IR SR2               : 101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45787  
# **********************************************
# Time: 33341.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 010  
# IR SR1               : 011  
# IR IM                : 0  
# IR SR2               : 101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45787  
# **********************************************
# Time: 33341.000ns 
# 
# UVM_INFO @ 33341.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 33341.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2311 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2311 
# UVM_INFO @ 33342.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xda21 VSR2:0x51d2 psr:0x1 ACTUAL: VSR1:0xda21 VSR2:0x51d2 psr:0x1 
# UVM_INFO @ 33342.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2bf3 pcout:0x2bf3 dr:0x2 sr1:0x3 sr2:0x5 IR_Exec:0x14c5 NZP:0x0 M_Data:0x51d2 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2bf3 pcout:0x2bf3 dr:0x2 sr1:0x3 sr2:0x5 IR_Exec:0x14c5 NZP:0x0 M_Data:0x51d2 enable_execute_status:0x0 
# UVM_INFO @ 33342.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2dd pc:0xb2dc imem_rd:0x1ACTUAL: npc:0xb2dd pc:0xb2dc imem_rd:0x1
# UVM_INFO @ 33344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2bf3 
# UVM_INFO @ 33344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2de pc:0xb2dd imem_rd:0x1
# UVM_INFO @ 33361.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 33361.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 33361.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 33361.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 33361.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 101  
# IR SR1               : 010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45788  
# **********************************************
# Time: 33361.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 101  
# IR SR1               : 010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45788  
# **********************************************
# Time: 33361.000ns 
# 
# UVM_INFO @ 33361.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 33361.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb0aa ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb0aa 
# UVM_INFO @ 33362.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x2bf3 VSR2:0x3c31 psr:0x1 ACTUAL: VSR1:0x2bf3 VSR2:0x3c31 psr:0x1 
# UVM_INFO @ 33362.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xd40c pcout:0xd40c dr:0x5 sr1:0x2 sr2:0x7 IR_Exec:0x9abf NZP:0x0 M_Data:0x3c31 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xd40c pcout:0xd40c dr:0x5 sr1:0x2 sr2:0x7 IR_Exec:0x9abf NZP:0x0 M_Data:0x3c31 enable_execute_status:0x0 
# UVM_INFO @ 33362.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2de pc:0xb2dd imem_rd:0x1ACTUAL: npc:0xb2de pc:0xb2dd imem_rd:0x1
# UVM_INFO @ 33364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xd40c 
# UVM_INFO @ 33364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2df pc:0xb2de imem_rd:0x1
# UVM_INFO @ 33381.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 33381.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 33381.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 33381.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 101  
# IR SR1               : 010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45789  
# **********************************************
# Time: 33381.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 101  
# IR SR1               : 010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45789  
# **********************************************
# Time: 33381.000ns 
# 
# UVM_INFO @ 33381.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 33381.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xee33 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xee33 
# UVM_INFO @ 33382.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x2bf3 VSR2:0x3c31 psr:0x4 ACTUAL: VSR1:0x2bf3 VSR2:0x3c31 psr:0x4 
# UVM_INFO @ 33382.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xd40c pcout:0xd40c dr:0x5 sr1:0x2 sr2:0x7 IR_Exec:0x9abf NZP:0x0 M_Data:0x3c31 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xd40c pcout:0xd40c dr:0x5 sr1:0x2 sr2:0x7 IR_Exec:0x9abf NZP:0x0 M_Data:0x3c31 enable_execute_status:0x0 
# UVM_INFO @ 33382.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2df pc:0xb2de imem_rd:0x1ACTUAL: npc:0xb2df pc:0xb2de imem_rd:0x1
# UVM_INFO @ 33384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xd40c 
# UVM_INFO @ 33384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2e0 pc:0xb2df imem_rd:0x1
# UVM_INFO @ 33401.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 33401.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 33401.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 33401.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7d3a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7d3a 
# UVM_INFO @ 33402.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb24f VSR2:0xb24f psr:0x4 ACTUAL: VSR1:0xb24f VSR2:0xb24f psr:0x4 
# UVM_INFO @ 33402.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2e0 pc:0xb2df imem_rd:0x1ACTUAL: npc:0xb2e0 pc:0xb2df imem_rd:0x1
# UVM_INFO @ 33404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xd40c 
# UVM_INFO @ 33404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2e1 pc:0xb2e0 imem_rd:0x1
# UVM_INFO @ 33421.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 33421.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 33421.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 33421.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5b52 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5b52 
# UVM_INFO @ 33422.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb24f VSR2:0xb24f psr:0x4 ACTUAL: VSR1:0xb24f VSR2:0xb24f psr:0x4 
# UVM_INFO @ 33422.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2e1 pc:0xb2e0 imem_rd:0x1ACTUAL: npc:0xb2e1 pc:0xb2e0 imem_rd:0x1
# UVM_INFO @ 33424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xd40c 
# UVM_INFO @ 33424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2e2 pc:0xb2e1 imem_rd:0x1
# UVM_INFO @ 33441.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 33441.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 33441.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 33441.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x665a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x665a 
# UVM_INFO @ 33442.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb24f VSR2:0xb24f psr:0x4 ACTUAL: VSR1:0xb24f VSR2:0xb24f psr:0x4 
# UVM_INFO @ 33442.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2e2 pc:0xb2e1 imem_rd:0x1ACTUAL: npc:0xb2e2 pc:0xb2e1 imem_rd:0x1
# UVM_INFO @ 33444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xd40c 
# UVM_INFO @ 33444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2e3 pc:0xb2e2 imem_rd:0x1
# UVM_INFO @ 33461.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 33461.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 33461.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 33461.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8700 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8700 
# UVM_INFO @ 33462.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb24f VSR2:0xb24f psr:0x4 ACTUAL: VSR1:0xb24f VSR2:0xb24f psr:0x4 
# UVM_INFO @ 33462.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2e3 pc:0xb2e2 imem_rd:0x1ACTUAL: npc:0xb2e3 pc:0xb2e2 imem_rd:0x1
# UVM_INFO @ 33464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xd40c 
# UVM_INFO @ 33464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2e4 pc:0xb2e3 imem_rd:0x1
# UVM_INFO @ 33481.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 33481.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 33481.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 33481.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x586e ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x586e 
# UVM_INFO @ 33482.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb24f VSR2:0xb24f psr:0x4 ACTUAL: VSR1:0xb24f VSR2:0xb24f psr:0x4 
# UVM_INFO @ 33482.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2e4 pc:0xb2e3 imem_rd:0x1ACTUAL: npc:0xb2e4 pc:0xb2e3 imem_rd:0x1
# UVM_INFO @ 33484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xd40c 
# UVM_INFO @ 33484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2e5 pc:0xb2e4 imem_rd:0x1
# UVM_INFO @ 33501.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 33501.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 33501.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 33501.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 33501.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x511b ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x511b 
# UVM_INFO @ 33502.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb24f VSR2:0xb24f psr:0x4 ACTUAL: VSR1:0xb24f VSR2:0xb24f psr:0x4 
# UVM_INFO @ 33502.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2e5 pc:0xb2e4 imem_rd:0x1ACTUAL: npc:0xb2e5 pc:0xb2e4 imem_rd:0x1
# UVM_INFO @ 33504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xd40c 
# UVM_INFO @ 33504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2e6 pc:0xb2e5 imem_rd:0x1
# UVM_INFO @ 33521.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 33521.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 33521.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 33521.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 33521.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 101  
# IR SR1               : 010  
# IR IM                : 0  
# IR SR2               : 001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45796  
# **********************************************
# Time: 33521.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 101  
# IR SR1               : 010  
# IR IM                : 0  
# IR SR2               : 001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45796  
# **********************************************
# Time: 33521.000ns 
# 
# UVM_INFO @ 33521.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 33521.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x97d0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x97d0 
# UVM_INFO @ 33522.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x2bf3 VSR2:0xf5cc psr:0x4 ACTUAL: VSR1:0x2bf3 VSR2:0xf5cc psr:0x4 
# UVM_INFO @ 33522.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0001 pcout:0x0001 dr:0x5 sr1:0x2 sr2:0x1 IR_Exec:0x5aa9 NZP:0x0 M_Data:0xf5cc enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0001 pcout:0x0001 dr:0x5 sr1:0x2 sr2:0x1 IR_Exec:0x5aa9 NZP:0x0 M_Data:0xf5cc enable_execute_status:0x0 
# UVM_INFO @ 33522.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2e6 pc:0xb2e5 imem_rd:0x1ACTUAL: npc:0xb2e6 pc:0xb2e5 imem_rd:0x1
# UVM_INFO @ 33524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x0001 
# UVM_INFO @ 33524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2e7 pc:0xb2e6 imem_rd:0x1
# UVM_INFO @ 33541.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 33541.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 33541.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 33541.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 101  
# IR SR1               : 010  
# IR IM                : 0  
# IR SR2               : 001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45797  
# **********************************************
# Time: 33541.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 101  
# IR SR1               : 010  
# IR IM                : 0  
# IR SR2               : 001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45797  
# **********************************************
# Time: 33541.000ns 
# 
# UVM_INFO @ 33541.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 33541.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2244 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2244 
# UVM_INFO @ 33542.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x2bf3 VSR2:0xf5cc psr:0x1 ACTUAL: VSR1:0x2bf3 VSR2:0xf5cc psr:0x1 
# UVM_INFO @ 33542.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0001 pcout:0x0001 dr:0x5 sr1:0x2 sr2:0x1 IR_Exec:0x5aa9 NZP:0x0 M_Data:0xf5cc enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0001 pcout:0x0001 dr:0x5 sr1:0x2 sr2:0x1 IR_Exec:0x5aa9 NZP:0x0 M_Data:0xf5cc enable_execute_status:0x0 
# UVM_INFO @ 33542.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2e7 pc:0xb2e6 imem_rd:0x1ACTUAL: npc:0xb2e7 pc:0xb2e6 imem_rd:0x1
# UVM_INFO @ 33544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x0001 
# UVM_INFO @ 33544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2e8 pc:0xb2e7 imem_rd:0x1
# UVM_INFO @ 33561.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 33561.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 33561.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 33561.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa641 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa641 
# UVM_INFO @ 33562.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb24f VSR2:0xb24f psr:0x1 ACTUAL: VSR1:0xb24f VSR2:0xb24f psr:0x1 
# UVM_INFO @ 33562.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2e8 pc:0xb2e7 imem_rd:0x1ACTUAL: npc:0xb2e8 pc:0xb2e7 imem_rd:0x1
# UVM_INFO @ 33564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x0001 
# UVM_INFO @ 33564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2e9 pc:0xb2e8 imem_rd:0x1
# UVM_INFO @ 33581.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 33581.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 33581.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 33581.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 33581.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1d76 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1d76 
# UVM_INFO @ 33582.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb24f VSR2:0xb24f psr:0x1 ACTUAL: VSR1:0xb24f VSR2:0xb24f psr:0x1 
# UVM_INFO @ 33582.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2e9 pc:0xb2e8 imem_rd:0x1ACTUAL: npc:0xb2e9 pc:0xb2e8 imem_rd:0x1
# UVM_INFO @ 33584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x0001 
# UVM_INFO @ 33584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2ea pc:0xb2e9 imem_rd:0x1
# UVM_INFO @ 33601.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 33601.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 33601.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 33601.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 33601.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 110  
# IR SR1               : 111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45800  
# **********************************************
# Time: 33601.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 110  
# IR SR1               : 111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45800  
# **********************************************
# Time: 33601.000ns 
# 
# UVM_INFO @ 33601.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 33601.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1def ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1def 
# UVM_INFO @ 33602.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3c31 VSR2:0x3c31 psr:0x1 ACTUAL: VSR1:0x3c31 VSR2:0x3c31 psr:0x1 
# UVM_INFO @ 33602.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xc3ce pcout:0xc3ce dr:0x6 sr1:0x7 sr2:0x7 IR_Exec:0x9dff NZP:0x0 M_Data:0x3c31 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xc3ce pcout:0xc3ce dr:0x6 sr1:0x7 sr2:0x7 IR_Exec:0x9dff NZP:0x0 M_Data:0x3c31 enable_execute_status:0x0 
# UVM_INFO @ 33602.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2ea pc:0xb2e9 imem_rd:0x1ACTUAL: npc:0xb2ea pc:0xb2e9 imem_rd:0x1
# UVM_INFO @ 33604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xc3ce 
# UVM_INFO @ 33604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2eb pc:0xb2ea imem_rd:0x1
# UVM_INFO @ 33621.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 33621.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 33621.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 33621.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 33621.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 110  
# IR SR1               : 111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45801  
# **********************************************
# Time: 33621.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 110  
# IR SR1               : 111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45801  
# **********************************************
# Time: 33621.000ns 
# 
# UVM_INFO @ 33621.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 33621.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5211 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5211 
# UVM_INFO @ 33622.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3c31 VSR2:0x3c31 psr:0x4 ACTUAL: VSR1:0x3c31 VSR2:0x3c31 psr:0x4 
# UVM_INFO @ 33622.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xc3ce pcout:0xc3ce dr:0x6 sr1:0x7 sr2:0x7 IR_Exec:0x9dff NZP:0x0 M_Data:0x3c31 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xc3ce pcout:0xc3ce dr:0x6 sr1:0x7 sr2:0x7 IR_Exec:0x9dff NZP:0x0 M_Data:0x3c31 enable_execute_status:0x0 
# UVM_INFO @ 33622.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2eb pc:0xb2ea imem_rd:0x1ACTUAL: npc:0xb2eb pc:0xb2ea imem_rd:0x1
# UVM_INFO @ 33624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xc3ce 
# UVM_INFO @ 33624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2ec pc:0xb2eb imem_rd:0x1
# UVM_INFO @ 33641.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 33641.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 33641.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 33641.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 33641.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 010  
# IR PCOFFSET9         : 010101010  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45802  
# **********************************************
# Time: 33641.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 010  
# IR PCOFFSET9         : 010101010  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45802  
# **********************************************
# Time: 33641.000ns 
# 
# UVM_INFO @ 33641.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 33641.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1c18 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1c18 
# UVM_INFO @ 33642.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x2bf3 VSR2:0xb24f psr:0x4 ACTUAL: VSR1:0x2bf3 VSR2:0xb24f psr:0x4 
# UVM_INFO @ 33642.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb393 pcout:0xb393 dr:0x2 sr1:0x2 sr2:0x0 IR_Exec:0x24aa NZP:0x0 M_Data:0xb24f enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb393 pcout:0xb393 dr:0x2 sr1:0x2 sr2:0x0 IR_Exec:0x24aa NZP:0x0 M_Data:0xb24f enable_execute_status:0x0 
# UVM_INFO @ 33642.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2ec pc:0xb2eb imem_rd:0x1ACTUAL: npc:0xb2ec pc:0xb2eb imem_rd:0x1
# UVM_INFO @ 33644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb393 
# UVM_INFO @ 33644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2ec pc:0xb2eb imem_rd:0x0
# UVM_INFO @ 33661.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 33661.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 33661.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 33661.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb393 DMem_din:0x0000 DMem_rd:0x1 memout:0x778b ACTUAL: DMem_addr:0xb393 DMem_din:0x0000 DMem_rd:0x1 memout:0x778b 
# UVM_INFO @ 33662.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x2bf3 VSR2:0xb24f psr:0x4 ACTUAL: VSR1:0x2bf3 VSR2:0xb24f psr:0x4 
# UVM_INFO @ 33662.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2ec pc:0xb2eb imem_rd:0x0ACTUAL: npc:0xb2ec pc:0xb2eb imem_rd:0x0
# UVM_INFO @ 33664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb393 
# UVM_INFO @ 33664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2ed pc:0xb2ec imem_rd:0x1
# UVM_INFO @ 33681.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 33681.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 33681.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 33681.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 33681.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 010  
# IR PCOFFSET9         : 010101010  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45803  
# **********************************************
# Time: 33681.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 010  
# IR PCOFFSET9         : 010101010  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45803  
# **********************************************
# Time: 33681.000ns 
# 
# UVM_INFO @ 33681.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 33681.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb39b ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb39b 
# UVM_INFO @ 33682.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x2bf3 VSR2:0xb24f psr:0x4 ACTUAL: VSR1:0x2bf3 VSR2:0xb24f psr:0x4 
# UVM_INFO @ 33682.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb394 pcout:0xb394 dr:0x2 sr1:0x2 sr2:0x0 IR_Exec:0x24aa NZP:0x0 M_Data:0xb24f enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb394 pcout:0xb394 dr:0x2 sr1:0x2 sr2:0x0 IR_Exec:0x24aa NZP:0x0 M_Data:0xb24f enable_execute_status:0x0 
# UVM_INFO @ 33682.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2ed pc:0xb2ec imem_rd:0x1ACTUAL: npc:0xb2ed pc:0xb2ec imem_rd:0x1
# UVM_INFO @ 33684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb394 
# UVM_INFO @ 33684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2ed pc:0xb2ec imem_rd:0x0
# UVM_INFO @ 33701.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 33701.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 33701.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 33701.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb394 DMem_din:0x0000 DMem_rd:0x1 memout:0x72ed ACTUAL: DMem_addr:0xb394 DMem_din:0x0000 DMem_rd:0x1 memout:0x72ed 
# UVM_INFO @ 33702.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xda21 VSR2:0xda21 psr:0x4 ACTUAL: VSR1:0xda21 VSR2:0xda21 psr:0x4 
# UVM_INFO @ 33702.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2ed pc:0xb2ec imem_rd:0x0ACTUAL: npc:0xb2ed pc:0xb2ec imem_rd:0x0
# UVM_INFO @ 33704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb394 
# UVM_INFO @ 33704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2ee pc:0xb2ed imem_rd:0x1
# UVM_INFO @ 33721.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 33721.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 33721.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 33721.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 33721.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 111  
# IR SR1               : 011  
# IR IM                : 0  
# IR SR2               : 011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45804  
# **********************************************
# Time: 33721.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 111  
# IR SR1               : 011  
# IR IM                : 0  
# IR SR2               : 011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45804  
# **********************************************
# Time: 33721.000ns 
# 
# UVM_INFO @ 33721.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 33721.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xcc66 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xcc66 
# UVM_INFO @ 33722.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xda21 VSR2:0xda21 psr:0x4 ACTUAL: VSR1:0xda21 VSR2:0xda21 psr:0x4 
# UVM_INFO @ 33722.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xda21 pcout:0xda21 dr:0x7 sr1:0x3 sr2:0x3 IR_Exec:0x5ec3 NZP:0x0 M_Data:0xda21 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xda21 pcout:0xda21 dr:0x7 sr1:0x3 sr2:0x3 IR_Exec:0x5ec3 NZP:0x0 M_Data:0xda21 enable_execute_status:0x0 
# UVM_INFO @ 33722.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2ee pc:0xb2ed imem_rd:0x1ACTUAL: npc:0xb2ee pc:0xb2ed imem_rd:0x1
# UVM_INFO @ 33724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xda21 
# UVM_INFO @ 33724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2ee pc:0xb2ed imem_rd:0x0
# UVM_INFO @ 33741.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 33741.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 33741.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 33741.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 33741.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 011  
# IR SR1               : 100  
# IR IM                : 0  
# IR SR2               : 011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45805  
# **********************************************
# Time: 33741.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 011  
# IR SR1               : 100  
# IR IM                : 0  
# IR SR2               : 011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45805  
# **********************************************
# Time: 33741.000ns 
# 
# UVM_INFO @ 33741.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 33741.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xed7c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xed7c 
# UVM_INFO @ 33742.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x000c VSR2:0xda21 psr:0x4 ACTUAL: VSR1:0x000c VSR2:0xda21 psr:0x4 
# UVM_INFO @ 33742.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x3 sr1:0x4 sr2:0x3 IR_Exec:0x5723 NZP:0x0 M_Data:0xda21 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x3 sr1:0x4 sr2:0x3 IR_Exec:0x5723 NZP:0x0 M_Data:0xda21 enable_execute_status:0x0 
# UVM_INFO @ 33742.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2ee pc:0xb2ed imem_rd:0x0ACTUAL: npc:0xb2ee pc:0xb2ed imem_rd:0x0
# UVM_INFO @ 33744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x0000 
# UVM_INFO @ 33744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2ee pc:0xb2ed imem_rd:0x0
# UVM_INFO @ 33761.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 33761.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 33761.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 33761.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 33761.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x616f ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x616f 
# UVM_INFO @ 33762.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xcc66 VSR2:0xb24f psr:0x2 ACTUAL: VSR1:0xcc66 VSR2:0xb24f psr:0x2 
# UVM_INFO @ 33762.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xcc66 pcout:0xcc66 dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0xc080 NZP:0x7 M_Data:0xb24f enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xcc66 pcout:0xcc66 dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0xc080 NZP:0x7 M_Data:0xb24f enable_execute_status:0x0 
# UVM_INFO @ 33762.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2ee pc:0xb2ed imem_rd:0x0ACTUAL: npc:0xb2ee pc:0xb2ed imem_rd:0x0
# UVM_INFO @ 33764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xcc66 
# UVM_INFO @ 33764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2ef pc:0xb2ee imem_rd:0x1
# UVM_INFO @ 33781.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 33781.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 33781.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 33781.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1f0c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1f0c 
# UVM_INFO @ 33782.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xcc66 VSR2:0xb24f psr:0x2 ACTUAL: VSR1:0xcc66 VSR2:0xb24f psr:0x2 
# UVM_INFO @ 33782.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2ef pc:0xb2ee imem_rd:0x1ACTUAL: npc:0xb2ef pc:0xb2ee imem_rd:0x1
# UVM_INFO @ 33784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xcc66 
# UVM_INFO @ 33784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2f0 pc:0xb2ef imem_rd:0x1
# UVM_INFO @ 33801.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 33801.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 33801.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 33801.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : JMP 
# IR BaseR             : 010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001100  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45806  
# **********************************************
# Time: 33801.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : JMP 
# IR BaseR             : 010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001100  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45806  
# **********************************************
# Time: 33801.000ns 
# 
# UVM_INFO @ 33801.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 33801.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6310 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6310 
# UVM_INFO @ 33802.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xcc66 VSR2:0xb24f psr:0x2 ACTUAL: VSR1:0xcc66 VSR2:0xb24f psr:0x2 
# UVM_INFO @ 33802.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2f0 pc:0xb2ef imem_rd:0x1ACTUAL: npc:0xb2f0 pc:0xb2ef imem_rd:0x1
# UVM_INFO @ 33804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xcc66 
# UVM_INFO @ 33804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2f1 pc:0xb2f0 imem_rd:0x1
# UVM_INFO @ 33821.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 33821.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 33821.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 33821.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 33821.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 010  
# IR PCOFFSET9         : 110011000  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45807  
# **********************************************
# Time: 33821.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 010  
# IR PCOFFSET9         : 110011000  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45807  
# **********************************************
# Time: 33821.000ns 
# 
# UVM_INFO @ 33821.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 33821.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0827 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0827 
# UVM_INFO @ 33822.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xc3ce VSR2:0xb24f psr:0x2 ACTUAL: VSR1:0xc3ce VSR2:0xb24f psr:0x2 
# UVM_INFO @ 33822.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb286 pcout:0xb286 dr:0x2 sr1:0x6 sr2:0x0 IR_Exec:0x2598 NZP:0x0 M_Data:0xb24f enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb286 pcout:0xb286 dr:0x2 sr1:0x6 sr2:0x0 IR_Exec:0x2598 NZP:0x0 M_Data:0xb24f enable_execute_status:0x0 
# UVM_INFO @ 33822.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2f1 pc:0xb2f0 imem_rd:0x1ACTUAL: npc:0xb2f1 pc:0xb2f0 imem_rd:0x1
# UVM_INFO @ 33824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb286 
# UVM_INFO @ 33824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2f1 pc:0xb2f0 imem_rd:0x0
# UVM_INFO @ 33841.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 33841.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 33841.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 33841.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb286 DMem_din:0x0000 DMem_rd:0x1 memout:0xe73b ACTUAL: DMem_addr:0xb286 DMem_din:0x0000 DMem_rd:0x1 memout:0xe73b 
# UVM_INFO @ 33842.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x000c VSR2:0xda21 psr:0x2 ACTUAL: VSR1:0x000c VSR2:0xda21 psr:0x2 
# UVM_INFO @ 33842.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2f1 pc:0xb2f0 imem_rd:0x0ACTUAL: npc:0xb2f1 pc:0xb2f0 imem_rd:0x0
# UVM_INFO @ 33844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb286 
# UVM_INFO @ 33844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2f2 pc:0xb2f1 imem_rd:0x1
# UVM_INFO @ 33861.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 33861.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 33861.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 33861.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 33861.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 110  
# IR SR1               : 100  
# IR IM                : 0  
# IR SR2               : 111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45808  
# **********************************************
# Time: 33861.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 110  
# IR SR1               : 100  
# IR IM                : 0  
# IR SR2               : 111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45808  
# **********************************************
# Time: 33861.000ns 
# 
# UVM_INFO @ 33861.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 33861.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7fea ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7fea 
# UVM_INFO @ 33862.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x000c VSR2:0xda21 psr:0x2 ACTUAL: VSR1:0x000c VSR2:0xda21 psr:0x2 
# UVM_INFO @ 33862.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xda2d pcout:0xda2d dr:0x6 sr1:0x4 sr2:0x7 IR_Exec:0x1d07 NZP:0x0 M_Data:0xda21 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xda2d pcout:0xda2d dr:0x6 sr1:0x4 sr2:0x7 IR_Exec:0x1d07 NZP:0x0 M_Data:0xda21 enable_execute_status:0x0 
# UVM_INFO @ 33862.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2f2 pc:0xb2f1 imem_rd:0x1ACTUAL: npc:0xb2f2 pc:0xb2f1 imem_rd:0x1
# UVM_INFO @ 33864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xda2d 
# UVM_INFO @ 33864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2f3 pc:0xb2f2 imem_rd:0x1
# UVM_INFO @ 33881.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 33881.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 33881.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 33881.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 33881.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 011  
# IR PCOFFSET9         : 011100101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45809  
# **********************************************
# Time: 33881.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 011  
# IR PCOFFSET9         : 011100101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45809  
# **********************************************
# Time: 33881.000ns 
# 
# UVM_INFO @ 33881.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 33881.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf432 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf432 
# UVM_INFO @ 33882.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0000 VSR2:0x0000 psr:0x2 ACTUAL: VSR1:0x0000 VSR2:0x0000 psr:0x2 
# UVM_INFO @ 33882.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb3d5 pcout:0xb3d5 dr:0x0 sr1:0x3 sr2:0x3 IR_Exec:0x36e5 NZP:0x0 M_Data:0x0000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb3d5 pcout:0xb3d5 dr:0x0 sr1:0x3 sr2:0x3 IR_Exec:0x36e5 NZP:0x0 M_Data:0x0000 enable_execute_status:0x0 
# UVM_INFO @ 33882.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2f3 pc:0xb2f2 imem_rd:0x1ACTUAL: npc:0xb2f3 pc:0xb2f2 imem_rd:0x1
# UVM_INFO @ 33884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb3d5 
# UVM_INFO @ 33884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2f3 pc:0xb2f2 imem_rd:0x0
# UVM_INFO @ 33901.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 33901.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 33901.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 33901.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb3d5 DMem_din:0x0000 DMem_rd:0x0 memout:0xcabc ACTUAL: DMem_addr:0xb3d5 DMem_din:0x0000 DMem_rd:0x0 memout:0xcabc 
# UVM_INFO @ 33902.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0000 VSR2:0x0000 psr:0x2 ACTUAL: VSR1:0x0000 VSR2:0x0000 psr:0x2 
# UVM_INFO @ 33902.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2f3 pc:0xb2f2 imem_rd:0x0ACTUAL: npc:0xb2f3 pc:0xb2f2 imem_rd:0x0
# UVM_INFO @ 33904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb3d5 
# UVM_INFO @ 33904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2f4 pc:0xb2f3 imem_rd:0x1
# UVM_INFO @ 33921.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 33921.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 33921.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 33921.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 011  
# IR PCOFFSET9         : 011100101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45810  
# **********************************************
# Time: 33921.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 011  
# IR PCOFFSET9         : 011100101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45810  
# **********************************************
# Time: 33921.000ns 
# 
# UVM_INFO @ 33921.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 33921.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7406 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7406 
# UVM_INFO @ 33922.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0000 VSR2:0x0000 psr:0x2 ACTUAL: VSR1:0x0000 VSR2:0x0000 psr:0x2 
# UVM_INFO @ 33922.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb3d6 pcout:0xb3d6 dr:0x0 sr1:0x3 sr2:0x3 IR_Exec:0x36e5 NZP:0x0 M_Data:0x0000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb3d6 pcout:0xb3d6 dr:0x0 sr1:0x3 sr2:0x3 IR_Exec:0x36e5 NZP:0x0 M_Data:0x0000 enable_execute_status:0x0 
# UVM_INFO @ 33922.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2f4 pc:0xb2f3 imem_rd:0x1ACTUAL: npc:0xb2f4 pc:0xb2f3 imem_rd:0x1
# UVM_INFO @ 33924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb3d6 
# UVM_INFO @ 33924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2f4 pc:0xb2f3 imem_rd:0x0
# UVM_INFO @ 33941.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 33941.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 33941.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 33941.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb3d6 DMem_din:0x0000 DMem_rd:0x0 memout:0x825f ACTUAL: DMem_addr:0xb3d6 DMem_din:0x0000 DMem_rd:0x0 memout:0x825f 
# UVM_INFO @ 33942.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb24f VSR2:0xb24f psr:0x2 ACTUAL: VSR1:0xb24f VSR2:0xb24f psr:0x2 
# UVM_INFO @ 33942.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2f4 pc:0xb2f3 imem_rd:0x0ACTUAL: npc:0xb2f4 pc:0xb2f3 imem_rd:0x0
# UVM_INFO @ 33944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb3d6 
# UVM_INFO @ 33944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2f5 pc:0xb2f4 imem_rd:0x1
# UVM_INFO @ 33961.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 33961.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 33961.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 33961.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9fa3 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9fa3 
# UVM_INFO @ 33962.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb24f VSR2:0xb24f psr:0x2 ACTUAL: VSR1:0xb24f VSR2:0xb24f psr:0x2 
# UVM_INFO @ 33962.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2f5 pc:0xb2f4 imem_rd:0x1ACTUAL: npc:0xb2f5 pc:0xb2f4 imem_rd:0x1
# UVM_INFO @ 33964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb3d6 
# UVM_INFO @ 33964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2f5 pc:0xb2f4 imem_rd:0x0
# UVM_INFO @ 33981.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 33981.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 33981.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 33981.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb3d6 DMem_din:0x0000 DMem_rd:0x0 memout:0xccea ACTUAL: DMem_addr:0xb3d6 DMem_din:0x0000 DMem_rd:0x0 memout:0xccea 
# UVM_INFO @ 33982.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb24f VSR2:0xb24f psr:0x2 ACTUAL: VSR1:0xb24f VSR2:0xb24f psr:0x2 
# UVM_INFO @ 33982.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2f5 pc:0xb2f4 imem_rd:0x0ACTUAL: npc:0xb2f5 pc:0xb2f4 imem_rd:0x0
# UVM_INFO @ 33984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb3d6 
# UVM_INFO @ 33984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2f6 pc:0xb2f5 imem_rd:0x1
# UVM_INFO @ 34001.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 34001.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 34001.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 34001.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x26e7 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x26e7 
# UVM_INFO @ 34002.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb24f VSR2:0xb24f psr:0x2 ACTUAL: VSR1:0xb24f VSR2:0xb24f psr:0x2 
# UVM_INFO @ 34002.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2f6 pc:0xb2f5 imem_rd:0x1ACTUAL: npc:0xb2f6 pc:0xb2f5 imem_rd:0x1
# UVM_INFO @ 34004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb3d6 
# UVM_INFO @ 34004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2f6 pc:0xb2f5 imem_rd:0x0
# UVM_INFO @ 34021.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 34021.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 34021.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 34021.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb3d6 DMem_din:0x0000 DMem_rd:0x0 memout:0x8905 ACTUAL: DMem_addr:0xb3d6 DMem_din:0x0000 DMem_rd:0x0 memout:0x8905 
# UVM_INFO @ 34022.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb24f VSR2:0xb24f psr:0x2 ACTUAL: VSR1:0xb24f VSR2:0xb24f psr:0x2 
# UVM_INFO @ 34022.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2f6 pc:0xb2f5 imem_rd:0x0ACTUAL: npc:0xb2f6 pc:0xb2f5 imem_rd:0x0
# UVM_INFO @ 34024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb3d6 
# UVM_INFO @ 34024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2f7 pc:0xb2f6 imem_rd:0x1
# UVM_INFO @ 34041.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 34041.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 34041.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 34041.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 34041.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe6f8 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe6f8 
# UVM_INFO @ 34042.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb24f VSR2:0xb24f psr:0x2 ACTUAL: VSR1:0xb24f VSR2:0xb24f psr:0x2 
# UVM_INFO @ 34042.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2f7 pc:0xb2f6 imem_rd:0x1ACTUAL: npc:0xb2f7 pc:0xb2f6 imem_rd:0x1
# UVM_INFO @ 34044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb3d6 
# UVM_INFO @ 34044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2f7 pc:0xb2f6 imem_rd:0x0
# UVM_INFO @ 34061.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 34061.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 34061.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 34061.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb3d6 DMem_din:0x0000 DMem_rd:0x0 memout:0xba3b ACTUAL: DMem_addr:0xb3d6 DMem_din:0x0000 DMem_rd:0x0 memout:0xba3b 
# UVM_INFO @ 34062.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x000c VSR2:0xf5cc psr:0x2 ACTUAL: VSR1:0x000c VSR2:0xf5cc psr:0x2 
# UVM_INFO @ 34062.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2f7 pc:0xb2f6 imem_rd:0x0ACTUAL: npc:0xb2f7 pc:0xb2f6 imem_rd:0x0
# UVM_INFO @ 34064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb3d6 
# UVM_INFO @ 34064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2f8 pc:0xb2f7 imem_rd:0x1
# UVM_INFO @ 34081.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 34081.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 34081.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 34081.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 34081.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 001  
# IR PCOFFSET9         : 100101011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45814  
# **********************************************
# Time: 34081.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 001  
# IR PCOFFSET9         : 100101011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45814  
# **********************************************
# Time: 34081.000ns 
# 
# UVM_INFO @ 34081.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 34081.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x98db ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x98db 
# UVM_INFO @ 34082.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x000c VSR2:0xf5cc psr:0x2 ACTUAL: VSR1:0x000c VSR2:0xf5cc psr:0x2 
# UVM_INFO @ 34082.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb220 pcout:0xb220 dr:0x0 sr1:0x4 sr2:0x1 IR_Exec:0x332b NZP:0x0 M_Data:0xf5cc enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb220 pcout:0xb220 dr:0x0 sr1:0x4 sr2:0x1 IR_Exec:0x332b NZP:0x0 M_Data:0xf5cc enable_execute_status:0x0 
# UVM_INFO @ 34082.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2f8 pc:0xb2f7 imem_rd:0x1ACTUAL: npc:0xb2f8 pc:0xb2f7 imem_rd:0x1
# UVM_INFO @ 34084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb220 
# UVM_INFO @ 34084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2f8 pc:0xb2f7 imem_rd:0x0
# UVM_INFO @ 34101.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 34101.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 34101.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 34101.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb220 DMem_din:0xf5cc DMem_rd:0x0 memout:0xc95f ACTUAL: DMem_addr:0xb220 DMem_din:0xf5cc DMem_rd:0x0 memout:0xc95f 
# UVM_INFO @ 34102.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xda21 VSR2:0xf5cc psr:0x2 ACTUAL: VSR1:0xda21 VSR2:0xf5cc psr:0x2 
# UVM_INFO @ 34102.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2f8 pc:0xb2f7 imem_rd:0x0ACTUAL: npc:0xb2f8 pc:0xb2f7 imem_rd:0x0
# UVM_INFO @ 34104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb220 
# UVM_INFO @ 34104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2f9 pc:0xb2f8 imem_rd:0x1
# UVM_INFO @ 34121.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 34121.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 34121.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 34121.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 34121.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 001  
# IR BaseR             : 111  
# IR PCOFFSET6         : 111111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45815  
# **********************************************
# Time: 34121.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 001  
# IR BaseR             : 111  
# IR PCOFFSET6         : 111111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45815  
# **********************************************
# Time: 34121.000ns 
# 
# UVM_INFO @ 34121.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 34121.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4ab1 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4ab1 
# UVM_INFO @ 34122.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xda21 VSR2:0xf5cc psr:0x2 ACTUAL: VSR1:0xda21 VSR2:0xf5cc psr:0x2 
# UVM_INFO @ 34122.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xda20 pcout:0xda20 dr:0x0 sr1:0x7 sr2:0x1 IR_Exec:0x73ff NZP:0x0 M_Data:0xf5cc enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xda20 pcout:0xda20 dr:0x0 sr1:0x7 sr2:0x1 IR_Exec:0x73ff NZP:0x0 M_Data:0xf5cc enable_execute_status:0x0 
# UVM_INFO @ 34122.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2f9 pc:0xb2f8 imem_rd:0x1ACTUAL: npc:0xb2f9 pc:0xb2f8 imem_rd:0x1
# UVM_INFO @ 34124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xda20 
# UVM_INFO @ 34124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2f9 pc:0xb2f8 imem_rd:0x0
# UVM_INFO @ 34141.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 34141.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 34141.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 34141.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xda20 DMem_din:0xf5cc DMem_rd:0x0 memout:0xd202 ACTUAL: DMem_addr:0xda20 DMem_din:0xf5cc DMem_rd:0x0 memout:0xd202 
# UVM_INFO @ 34142.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb24f VSR2:0xda21 psr:0x2 ACTUAL: VSR1:0xb24f VSR2:0xda21 psr:0x2 
# UVM_INFO @ 34142.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2f9 pc:0xb2f8 imem_rd:0x0ACTUAL: npc:0xb2f9 pc:0xb2f8 imem_rd:0x0
# UVM_INFO @ 34144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xda20 
# UVM_INFO @ 34144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2fa pc:0xb2f9 imem_rd:0x1
# UVM_INFO @ 34161.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 34161.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 34161.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 34161.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 010  
# IR SR1               : 000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45816  
# **********************************************
# Time: 34161.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 010  
# IR SR1               : 000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45816  
# **********************************************
# Time: 34161.000ns 
# 
# UVM_INFO @ 34161.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 34161.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xfcb7 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xfcb7 
# UVM_INFO @ 34162.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb24f VSR2:0xda21 psr:0x2 ACTUAL: VSR1:0xb24f VSR2:0xda21 psr:0x2 
# UVM_INFO @ 34162.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x4db0 pcout:0x4db0 dr:0x2 sr1:0x0 sr2:0x7 IR_Exec:0x943f NZP:0x0 M_Data:0xda21 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x4db0 pcout:0x4db0 dr:0x2 sr1:0x0 sr2:0x7 IR_Exec:0x943f NZP:0x0 M_Data:0xda21 enable_execute_status:0x0 
# UVM_INFO @ 34162.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2fa pc:0xb2f9 imem_rd:0x1ACTUAL: npc:0xb2fa pc:0xb2f9 imem_rd:0x1
# UVM_INFO @ 34164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x4db0 
# UVM_INFO @ 34164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2fa pc:0xb2f9 imem_rd:0x0
# UVM_INFO @ 34181.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 34181.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 34181.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 34181.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 34181.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3c8a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3c8a 
# UVM_INFO @ 34182.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb24f VSR2:0xb24f psr:0x2 ACTUAL: VSR1:0xb24f VSR2:0xb24f psr:0x2 
# UVM_INFO @ 34182.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2fa pc:0xb2f9 imem_rd:0x0ACTUAL: npc:0xb2fa pc:0xb2f9 imem_rd:0x0
# UVM_INFO @ 34184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x4db0 
# UVM_INFO @ 34184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2fb pc:0xb2fa imem_rd:0x1
# UVM_INFO @ 34201.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 34201.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 34201.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 34201.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 34201.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x44bc ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x44bc 
# UVM_INFO @ 34202.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xc3ce VSR2:0xb24f psr:0x2 ACTUAL: VSR1:0xc3ce VSR2:0xb24f psr:0x2 
# UVM_INFO @ 34202.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb2a7 pcout:0xb2a7 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x07ae NZP:0x3 M_Data:0xb24f enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb2a7 pcout:0xb2a7 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x07ae NZP:0x3 M_Data:0xb24f enable_execute_status:0x0 
# UVM_INFO @ 34202.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2fb pc:0xb2fa imem_rd:0x1ACTUAL: npc:0xb2fb pc:0xb2fa imem_rd:0x1
# UVM_INFO @ 34204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb2a7 
# UVM_INFO @ 34204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2fc pc:0xb2fb imem_rd:0x1
# UVM_INFO @ 34221.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 34221.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 34221.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 110101110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45818  
# **********************************************
# Time: 34221.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 110101110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45818  
# **********************************************
# Time: 34221.000ns 
# 
# UVM_INFO @ 34221.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 34221.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc284 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc284 
# UVM_INFO @ 34222.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xc3ce VSR2:0xb24f psr:0x4 ACTUAL: VSR1:0xc3ce VSR2:0xb24f psr:0x4 
# UVM_INFO @ 34222.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2fc pc:0xb2fb imem_rd:0x1ACTUAL: npc:0xb2fc pc:0xb2fb imem_rd:0x1
# UVM_INFO @ 34224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb2a7 
# UVM_INFO @ 34224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2fd pc:0xb2fc imem_rd:0x1
# UVM_INFO @ 34241.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 34241.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 34241.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 34241.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x31ac ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x31ac 
# UVM_INFO @ 34242.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb2a7 VSR2:0xb2a7 psr:0x4 ACTUAL: VSR1:0xb2a7 VSR2:0xb2a7 psr:0x4 
# UVM_INFO @ 34242.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2fd pc:0xb2fc imem_rd:0x1ACTUAL: npc:0xb2fd pc:0xb2fc imem_rd:0x1
# UVM_INFO @ 34244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb2a7 
# UVM_INFO @ 34244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2fe pc:0xb2fd imem_rd:0x1
# UVM_INFO @ 34261.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 34261.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 34261.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 34261.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe7d8 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe7d8 
# UVM_INFO @ 34262.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb2a7 VSR2:0xb2a7 psr:0x4 ACTUAL: VSR1:0xb2a7 VSR2:0xb2a7 psr:0x4 
# UVM_INFO @ 34262.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2fe pc:0xb2fd imem_rd:0x1ACTUAL: npc:0xb2fe pc:0xb2fd imem_rd:0x1
# UVM_INFO @ 34264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb2a7 
# UVM_INFO @ 34264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb2ff pc:0xb2fe imem_rd:0x1
# UVM_INFO @ 34281.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 34281.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 34281.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 34281.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x09f5 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x09f5 
# UVM_INFO @ 34282.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb2a7 VSR2:0xb2a7 psr:0x4 ACTUAL: VSR1:0xb2a7 VSR2:0xb2a7 psr:0x4 
# UVM_INFO @ 34282.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb2ff pc:0xb2fe imem_rd:0x1ACTUAL: npc:0xb2ff pc:0xb2fe imem_rd:0x1
# UVM_INFO @ 34284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb2a7 
# UVM_INFO @ 34284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb300 pc:0xb2ff imem_rd:0x1
# UVM_INFO @ 34301.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 34301.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 34301.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 34301.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 34301.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x81ee ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x81ee 
# UVM_INFO @ 34302.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb2a7 VSR2:0xb2a7 psr:0x4 ACTUAL: VSR1:0xb2a7 VSR2:0xb2a7 psr:0x4 
# UVM_INFO @ 34302.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb300 pc:0xb2ff imem_rd:0x1ACTUAL: npc:0xb300 pc:0xb2ff imem_rd:0x1
# UVM_INFO @ 34304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb2a7 
# UVM_INFO @ 34304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb301 pc:0xb300 imem_rd:0x1
# UVM_INFO @ 34321.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 34321.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 34321.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 34321.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 34321.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 011  
# IR SR1               : 101  
# IR IM                : 0  
# IR SR2               : 101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45823  
# **********************************************
# Time: 34321.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 011  
# IR SR1               : 101  
# IR IM                : 0  
# IR SR2               : 101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45823  
# **********************************************
# Time: 34321.000ns 
# 
# UVM_INFO @ 34321.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 34321.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xdfb0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xdfb0 
# UVM_INFO @ 34322.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0001 VSR2:0x0001 psr:0x4 ACTUAL: VSR1:0x0001 VSR2:0x0001 psr:0x4 
# UVM_INFO @ 34322.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0002 pcout:0x0002 dr:0x3 sr1:0x5 sr2:0x5 IR_Exec:0x1745 NZP:0x0 M_Data:0x0001 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0002 pcout:0x0002 dr:0x3 sr1:0x5 sr2:0x5 IR_Exec:0x1745 NZP:0x0 M_Data:0x0001 enable_execute_status:0x0 
# UVM_INFO @ 34322.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb301 pc:0xb300 imem_rd:0x1ACTUAL: npc:0xb301 pc:0xb300 imem_rd:0x1
# UVM_INFO @ 34324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x0002 
# UVM_INFO @ 34324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb302 pc:0xb301 imem_rd:0x1
# UVM_INFO @ 34341.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 34341.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 34341.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 34341.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 34341.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 011  
# IR SR1               : 101  
# IR IM                : 0  
# IR SR2               : 101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45824  
# **********************************************
# Time: 34341.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 011  
# IR SR1               : 101  
# IR IM                : 0  
# IR SR2               : 101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45824  
# **********************************************
# Time: 34341.000ns 
# 
# UVM_INFO @ 34341.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 34341.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x333e ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x333e 
# UVM_INFO @ 34342.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0001 VSR2:0x0001 psr:0x1 ACTUAL: VSR1:0x0001 VSR2:0x0001 psr:0x1 
# UVM_INFO @ 34342.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0002 pcout:0x0002 dr:0x3 sr1:0x5 sr2:0x5 IR_Exec:0x1745 NZP:0x0 M_Data:0x0001 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0002 pcout:0x0002 dr:0x3 sr1:0x5 sr2:0x5 IR_Exec:0x1745 NZP:0x0 M_Data:0x0001 enable_execute_status:0x0 
# UVM_INFO @ 34342.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb302 pc:0xb301 imem_rd:0x1ACTUAL: npc:0xb302 pc:0xb301 imem_rd:0x1
# UVM_INFO @ 34344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x0002 
# UVM_INFO @ 34344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb303 pc:0xb302 imem_rd:0x1
# UVM_INFO @ 34361.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 34361.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 34361.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 34361.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 34361.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 100  
# IR PCOFFSET9         : 000101101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45825  
# **********************************************
# Time: 34361.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 100  
# IR PCOFFSET9         : 000101101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45825  
# **********************************************
# Time: 34361.000ns 
# 
# UVM_INFO @ 34361.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 34361.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc365 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc365 
# UVM_INFO @ 34362.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb2a7 VSR2:0x000c psr:0x1 ACTUAL: VSR1:0xb2a7 VSR2:0x000c psr:0x1 
# UVM_INFO @ 34362.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb32d pcout:0xb32d dr:0x0 sr1:0x0 sr2:0x4 IR_Exec:0xb82d NZP:0x0 M_Data:0x000c enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb32d pcout:0xb32d dr:0x0 sr1:0x0 sr2:0x4 IR_Exec:0xb82d NZP:0x0 M_Data:0x000c enable_execute_status:0x0 
# UVM_INFO @ 34362.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb303 pc:0xb302 imem_rd:0x1ACTUAL: npc:0xb303 pc:0xb302 imem_rd:0x1
# UVM_INFO @ 34364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb32d 
# UVM_INFO @ 34364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb303 pc:0xb302 imem_rd:0x0
# UVM_INFO @ 34381.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 34381.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 34381.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 34381.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb32d DMem_din:0x0000 DMem_rd:0x1 memout:0x21ed ACTUAL: DMem_addr:0xb32d DMem_din:0x0000 DMem_rd:0x1 memout:0x21ed 
# UVM_INFO @ 34382.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb2a7 VSR2:0x000c psr:0x1 ACTUAL: VSR1:0xb2a7 VSR2:0x000c psr:0x1 
# UVM_INFO @ 34382.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb303 pc:0xb302 imem_rd:0x0ACTUAL: npc:0xb303 pc:0xb302 imem_rd:0x0
# UVM_INFO @ 34384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb32d 
# UVM_INFO @ 34384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb303 pc:0xb302 imem_rd:0x0
# UVM_INFO @ 34401.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 34401.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 34401.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 34401.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xe834 DMem_din:0x000c DMem_rd:0x0 memout:0xe834 ACTUAL: DMem_addr:0xe834 DMem_din:0x000c DMem_rd:0x0 memout:0xe834 
# UVM_INFO @ 34402.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb2a7 VSR2:0x000c psr:0x1 ACTUAL: VSR1:0xb2a7 VSR2:0x000c psr:0x1 
# UVM_INFO @ 34402.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb303 pc:0xb302 imem_rd:0x0ACTUAL: npc:0xb303 pc:0xb302 imem_rd:0x0
# UVM_INFO @ 34404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb32d 
# UVM_INFO @ 34404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb304 pc:0xb303 imem_rd:0x1
# UVM_INFO @ 34421.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 34421.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 34421.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 34421.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 34421.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 100  
# IR PCOFFSET9         : 000101101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45826  
# **********************************************
# Time: 34421.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 100  
# IR PCOFFSET9         : 000101101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45826  
# **********************************************
# Time: 34421.000ns 
# 
# UVM_INFO @ 34421.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 34421.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6cb2 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6cb2 
# UVM_INFO @ 34422.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb2a7 VSR2:0x000c psr:0x1 ACTUAL: VSR1:0xb2a7 VSR2:0x000c psr:0x1 
# UVM_INFO @ 34422.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb32e pcout:0xb32e dr:0x0 sr1:0x0 sr2:0x4 IR_Exec:0xb82d NZP:0x0 M_Data:0x000c enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb32e pcout:0xb32e dr:0x0 sr1:0x0 sr2:0x4 IR_Exec:0xb82d NZP:0x0 M_Data:0x000c enable_execute_status:0x0 
# UVM_INFO @ 34422.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb304 pc:0xb303 imem_rd:0x1ACTUAL: npc:0xb304 pc:0xb303 imem_rd:0x1
# UVM_INFO @ 34424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb32e 
# UVM_INFO @ 34424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb304 pc:0xb303 imem_rd:0x0
# UVM_INFO @ 34441.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 34441.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 34441.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 34441.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb32e DMem_din:0x0000 DMem_rd:0x1 memout:0x7af2 ACTUAL: DMem_addr:0xb32e DMem_din:0x0000 DMem_rd:0x1 memout:0x7af2 
# UVM_INFO @ 34442.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0002 VSR2:0x0001 psr:0x1 ACTUAL: VSR1:0x0002 VSR2:0x0001 psr:0x1 
# UVM_INFO @ 34442.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb304 pc:0xb303 imem_rd:0x0ACTUAL: npc:0xb304 pc:0xb303 imem_rd:0x0
# UVM_INFO @ 34444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb32e 
# UVM_INFO @ 34444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb304 pc:0xb303 imem_rd:0x0
# UVM_INFO @ 34461.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 34461.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 34461.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 34461.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x010a DMem_din:0x000c DMem_rd:0x0 memout:0x010a ACTUAL: DMem_addr:0x010a DMem_din:0x000c DMem_rd:0x0 memout:0x010a 
# UVM_INFO @ 34462.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0002 VSR2:0x0001 psr:0x1 ACTUAL: VSR1:0x0002 VSR2:0x0001 psr:0x1 
# UVM_INFO @ 34462.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb304 pc:0xb303 imem_rd:0x0ACTUAL: npc:0xb304 pc:0xb303 imem_rd:0x0
# UVM_INFO @ 34464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb32e 
# UVM_INFO @ 34464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb305 pc:0xb304 imem_rd:0x1
# UVM_INFO @ 34481.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 34481.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 34481.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 34481.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 101  
# IR BaseR             : 011  
# IR PCOFFSET6         : 011110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45827  
# **********************************************
# Time: 34481.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 101  
# IR BaseR             : 011  
# IR PCOFFSET6         : 011110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45827  
# **********************************************
# Time: 34481.000ns 
# 
# UVM_INFO @ 34481.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 34481.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb568 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb568 
# UVM_INFO @ 34482.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0002 VSR2:0x0001 psr:0x1 ACTUAL: VSR1:0x0002 VSR2:0x0001 psr:0x1 
# UVM_INFO @ 34482.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0020 pcout:0x0020 dr:0x0 sr1:0x3 sr2:0x5 IR_Exec:0x7ade NZP:0x0 M_Data:0x0001 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0020 pcout:0x0020 dr:0x0 sr1:0x3 sr2:0x5 IR_Exec:0x7ade NZP:0x0 M_Data:0x0001 enable_execute_status:0x0 
# UVM_INFO @ 34482.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb305 pc:0xb304 imem_rd:0x1ACTUAL: npc:0xb305 pc:0xb304 imem_rd:0x1
# UVM_INFO @ 34484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x0020 
# UVM_INFO @ 34484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb305 pc:0xb304 imem_rd:0x0
# UVM_INFO @ 34501.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 34501.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 34501.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 34501.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0020 DMem_din:0x0001 DMem_rd:0x0 memout:0xaee3 ACTUAL: DMem_addr:0x0020 DMem_din:0x0001 DMem_rd:0x0 memout:0xaee3 
# UVM_INFO @ 34502.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb2a7 VSR2:0xb2a7 psr:0x1 ACTUAL: VSR1:0xb2a7 VSR2:0xb2a7 psr:0x1 
# UVM_INFO @ 34502.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb305 pc:0xb304 imem_rd:0x0ACTUAL: npc:0xb305 pc:0xb304 imem_rd:0x0
# UVM_INFO @ 34504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x0020 
# UVM_INFO @ 34504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb306 pc:0xb305 imem_rd:0x1
# UVM_INFO @ 34521.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 34521.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 34521.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 34521.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 34521.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd4fc ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd4fc 
# UVM_INFO @ 34522.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb2a7 VSR2:0xb2a7 psr:0x1 ACTUAL: VSR1:0xb2a7 VSR2:0xb2a7 psr:0x1 
# UVM_INFO @ 34522.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb306 pc:0xb305 imem_rd:0x1ACTUAL: npc:0xb306 pc:0xb305 imem_rd:0x1
# UVM_INFO @ 34524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x0020 
# UVM_INFO @ 34524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb306 pc:0xb305 imem_rd:0x0
# UVM_INFO @ 34541.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 34541.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 34541.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 34541.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0020 DMem_din:0x0001 DMem_rd:0x0 memout:0x5f92 ACTUAL: DMem_addr:0x0020 DMem_din:0x0001 DMem_rd:0x0 memout:0x5f92 
# UVM_INFO @ 34542.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x000c VSR2:0xb2a7 psr:0x1 ACTUAL: VSR1:0x000c VSR2:0xb2a7 psr:0x1 
# UVM_INFO @ 34542.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb306 pc:0xb305 imem_rd:0x0ACTUAL: npc:0xb306 pc:0xb305 imem_rd:0x0
# UVM_INFO @ 34544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x0020 
# UVM_INFO @ 34544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb307 pc:0xb306 imem_rd:0x1
# UVM_INFO @ 34561.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 34561.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 34561.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 34561.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 34561.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 000  
# IR PCOFFSET9         : 100010011  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45829  
# **********************************************
# Time: 34561.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 000  
# IR PCOFFSET9         : 100010011  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45829  
# **********************************************
# Time: 34561.000ns 
# 
# UVM_INFO @ 34561.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 34561.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3677 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3677 
# UVM_INFO @ 34562.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x000c VSR2:0xb2a7 psr:0x1 ACTUAL: VSR1:0x000c VSR2:0xb2a7 psr:0x1 
# UVM_INFO @ 34562.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb217 pcout:0xb217 dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x2113 NZP:0x0 M_Data:0xb2a7 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb217 pcout:0xb217 dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x2113 NZP:0x0 M_Data:0xb2a7 enable_execute_status:0x0 
# UVM_INFO @ 34562.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb307 pc:0xb306 imem_rd:0x1ACTUAL: npc:0xb307 pc:0xb306 imem_rd:0x1
# UVM_INFO @ 34564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb217 
# UVM_INFO @ 34564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb307 pc:0xb306 imem_rd:0x0
# UVM_INFO @ 34581.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 34581.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 34581.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 34581.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb217 DMem_din:0x0000 DMem_rd:0x1 memout:0x0cc6 ACTUAL: DMem_addr:0xb217 DMem_din:0x0000 DMem_rd:0x1 memout:0x0cc6 
# UVM_INFO @ 34582.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xda21 VSR2:0xc3ce psr:0x1 ACTUAL: VSR1:0xda21 VSR2:0xc3ce psr:0x1 
# UVM_INFO @ 34582.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb307 pc:0xb306 imem_rd:0x0ACTUAL: npc:0xb307 pc:0xb306 imem_rd:0x0
# UVM_INFO @ 34584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb217 
# UVM_INFO @ 34584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb308 pc:0xb307 imem_rd:0x1
# UVM_INFO @ 34601.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 34601.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 34601.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 34601.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 34601.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 110  
# IR BaseR             : 111  
# IR PCOFFSET6         : 100101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45830  
# **********************************************
# Time: 34601.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 110  
# IR BaseR             : 111  
# IR PCOFFSET6         : 100101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45830  
# **********************************************
# Time: 34601.000ns 
# 
# UVM_INFO @ 34601.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 34601.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xedb2 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xedb2 
# UVM_INFO @ 34602.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xda21 VSR2:0xc3ce psr:0x4 ACTUAL: VSR1:0xda21 VSR2:0xc3ce psr:0x4 
# UVM_INFO @ 34602.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xda06 pcout:0xda06 dr:0x0 sr1:0x7 sr2:0x6 IR_Exec:0x7de5 NZP:0x0 M_Data:0xc3ce enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xda06 pcout:0xda06 dr:0x0 sr1:0x7 sr2:0x6 IR_Exec:0x7de5 NZP:0x0 M_Data:0xc3ce enable_execute_status:0x0 
# UVM_INFO @ 34602.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb308 pc:0xb307 imem_rd:0x1ACTUAL: npc:0xb308 pc:0xb307 imem_rd:0x1
# UVM_INFO @ 34604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xda06 
# UVM_INFO @ 34604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb308 pc:0xb307 imem_rd:0x0
# UVM_INFO @ 34621.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 34621.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 34621.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 34621.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xda06 DMem_din:0xc3ce DMem_rd:0x0 memout:0xdd75 ACTUAL: DMem_addr:0xda06 DMem_din:0xc3ce DMem_rd:0x0 memout:0xdd75 
# UVM_INFO @ 34622.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xf5cc VSR2:0x000c psr:0x4 ACTUAL: VSR1:0xf5cc VSR2:0x000c psr:0x4 
# UVM_INFO @ 34622.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb308 pc:0xb307 imem_rd:0x0ACTUAL: npc:0xb308 pc:0xb307 imem_rd:0x0
# UVM_INFO @ 34624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xda06 
# UVM_INFO @ 34624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb309 pc:0xb308 imem_rd:0x1
# UVM_INFO @ 34641.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 34641.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 34641.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 34641.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 34641.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 100  
# IR PCOFFSET9         : 001111100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45831  
# **********************************************
# Time: 34641.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 100  
# IR PCOFFSET9         : 001111100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45831  
# **********************************************
# Time: 34641.000ns 
# 
# UVM_INFO @ 34641.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 34641.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1cab ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1cab 
# UVM_INFO @ 34642.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xf5cc VSR2:0x000c psr:0x4 ACTUAL: VSR1:0xf5cc VSR2:0x000c psr:0x4 
# UVM_INFO @ 34642.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb382 pcout:0xb382 dr:0x0 sr1:0x1 sr2:0x4 IR_Exec:0xb87c NZP:0x0 M_Data:0x000c enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb382 pcout:0xb382 dr:0x0 sr1:0x1 sr2:0x4 IR_Exec:0xb87c NZP:0x0 M_Data:0x000c enable_execute_status:0x0 
# UVM_INFO @ 34642.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb309 pc:0xb308 imem_rd:0x1ACTUAL: npc:0xb309 pc:0xb308 imem_rd:0x1
# UVM_INFO @ 34644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb382 
# UVM_INFO @ 34644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb309 pc:0xb308 imem_rd:0x0
# UVM_INFO @ 34661.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 34661.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 34661.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 34661.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb382 DMem_din:0x0000 DMem_rd:0x1 memout:0x7ef0 ACTUAL: DMem_addr:0xb382 DMem_din:0x0000 DMem_rd:0x1 memout:0x7ef0 
# UVM_INFO @ 34662.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x000c VSR2:0x0001 psr:0x4 ACTUAL: VSR1:0x000c VSR2:0x0001 psr:0x4 
# UVM_INFO @ 34662.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb309 pc:0xb308 imem_rd:0x0ACTUAL: npc:0xb309 pc:0xb308 imem_rd:0x0
# UVM_INFO @ 34664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb382 
# UVM_INFO @ 34664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb309 pc:0xb308 imem_rd:0x0
# UVM_INFO @ 34681.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 34681.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 34681.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 34681.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xa2e2 DMem_din:0x000c DMem_rd:0x0 memout:0xa2e2 ACTUAL: DMem_addr:0xa2e2 DMem_din:0x000c DMem_rd:0x0 memout:0xa2e2 
# UVM_INFO @ 34682.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x000c VSR2:0x0001 psr:0x4 ACTUAL: VSR1:0x000c VSR2:0x0001 psr:0x4 
# UVM_INFO @ 34682.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb309 pc:0xb308 imem_rd:0x0ACTUAL: npc:0xb309 pc:0xb308 imem_rd:0x0
# UVM_INFO @ 34684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb382 
# UVM_INFO @ 34684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb309 pc:0xb308 imem_rd:0x0
# UVM_INFO @ 34701.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 34701.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 34701.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 34701.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 34701.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 011  
# IR SR1               : 100  
# IR IM                : 0  
# IR SR2               : 101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45832  
# **********************************************
# Time: 34701.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 011  
# IR SR1               : 100  
# IR IM                : 0  
# IR SR2               : 101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45832  
# **********************************************
# Time: 34701.000ns 
# 
# UVM_INFO @ 34701.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 34701.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf7cf ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf7cf 
# UVM_INFO @ 34702.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x000c VSR2:0x0001 psr:0x4 ACTUAL: VSR1:0x000c VSR2:0x0001 psr:0x4 
# UVM_INFO @ 34702.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x3 sr1:0x4 sr2:0x5 IR_Exec:0x5705 NZP:0x0 M_Data:0x0001 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x3 sr1:0x4 sr2:0x5 IR_Exec:0x5705 NZP:0x0 M_Data:0x0001 enable_execute_status:0x0 
# UVM_INFO @ 34702.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb309 pc:0xb308 imem_rd:0x0ACTUAL: npc:0xb309 pc:0xb308 imem_rd:0x0
# UVM_INFO @ 34704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x0000 
# UVM_INFO @ 34704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb309 pc:0xb308 imem_rd:0x0
# UVM_INFO @ 34721.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 34721.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 34721.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 34721.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 34721.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5622 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5622 
# UVM_INFO @ 34722.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xda21 VSR2:0xedb2 psr:0x2 ACTUAL: VSR1:0xda21 VSR2:0xedb2 psr:0x2 
# UVM_INFO @ 34722.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xda21 pcout:0xda21 dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0xc1c0 NZP:0x7 M_Data:0xedb2 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xda21 pcout:0xda21 dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0xc1c0 NZP:0x7 M_Data:0xedb2 enable_execute_status:0x0 
# UVM_INFO @ 34722.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb309 pc:0xb308 imem_rd:0x0ACTUAL: npc:0xb309 pc:0xb308 imem_rd:0x0
# UVM_INFO @ 34724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xda21 
# UVM_INFO @ 34724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb30a pc:0xb309 imem_rd:0x1
# UVM_INFO @ 34741.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 34741.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 34741.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 34741.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3faf ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3faf 
# UVM_INFO @ 34742.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xda21 VSR2:0xedb2 psr:0x2 ACTUAL: VSR1:0xda21 VSR2:0xedb2 psr:0x2 
# UVM_INFO @ 34742.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb30a pc:0xb309 imem_rd:0x1ACTUAL: npc:0xb30a pc:0xb309 imem_rd:0x1
# UVM_INFO @ 34744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xda21 
# UVM_INFO @ 34744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb30b pc:0xb30a imem_rd:0x1
# UVM_INFO @ 34761.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 34761.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 34761.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 34761.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : JMP 
# IR BaseR             : 111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001100  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45833  
# **********************************************
# Time: 34761.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : JMP 
# IR BaseR             : 111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001100  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45833  
# **********************************************
# Time: 34761.000ns 
# 
# UVM_INFO @ 34761.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 34761.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2d34 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2d34 
# UVM_INFO @ 34762.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xda21 VSR2:0xedb2 psr:0x2 ACTUAL: VSR1:0xda21 VSR2:0xedb2 psr:0x2 
# UVM_INFO @ 34762.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb30b pc:0xb30a imem_rd:0x1ACTUAL: npc:0xb30b pc:0xb30a imem_rd:0x1
# UVM_INFO @ 34764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xda21 
# UVM_INFO @ 34764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb30c pc:0xb30b imem_rd:0x1
# UVM_INFO @ 34781.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 34781.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 34781.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 34781.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 34781.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 111  
# IR PCOFFSET9         : 000010101  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45834  
# **********************************************
# Time: 34781.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 111  
# IR PCOFFSET9         : 000010101  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45834  
# **********************************************
# Time: 34781.000ns 
# 
# UVM_INFO @ 34781.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 34781.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd66a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd66a 
# UVM_INFO @ 34782.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xedb2 VSR2:0xedb2 psr:0x2 ACTUAL: VSR1:0xedb2 VSR2:0xedb2 psr:0x2 
# UVM_INFO @ 34782.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb31e pcout:0xb31e dr:0x7 sr1:0x0 sr2:0x0 IR_Exec:0x2e15 NZP:0x0 M_Data:0xedb2 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb31e pcout:0xb31e dr:0x7 sr1:0x0 sr2:0x0 IR_Exec:0x2e15 NZP:0x0 M_Data:0xedb2 enable_execute_status:0x0 
# UVM_INFO @ 34782.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb30c pc:0xb30b imem_rd:0x1ACTUAL: npc:0xb30c pc:0xb30b imem_rd:0x1
# UVM_INFO @ 34784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb31e 
# UVM_INFO @ 34784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb30c pc:0xb30b imem_rd:0x0
# UVM_INFO @ 34801.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 34801.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 34801.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 34801.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb31e DMem_din:0x0000 DMem_rd:0x1 memout:0xe3f1 ACTUAL: DMem_addr:0xb31e DMem_din:0x0000 DMem_rd:0x1 memout:0xe3f1 
# UVM_INFO @ 34802.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xc3ce VSR2:0xedb2 psr:0x2 ACTUAL: VSR1:0xc3ce VSR2:0xedb2 psr:0x2 
# UVM_INFO @ 34802.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb30c pc:0xb30b imem_rd:0x0ACTUAL: npc:0xb30c pc:0xb30b imem_rd:0x0
# UVM_INFO @ 34804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb31e 
# UVM_INFO @ 34804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb30d pc:0xb30c imem_rd:0x1
# UVM_INFO @ 34821.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 34821.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 34821.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 34821.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 34821.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 010  
# IR PCOFFSET9         : 110001111  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45835  
# **********************************************
# Time: 34821.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 010  
# IR PCOFFSET9         : 110001111  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45835  
# **********************************************
# Time: 34821.000ns 
# 
# UVM_INFO @ 34821.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 34821.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8a77 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8a77 
# UVM_INFO @ 34822.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xc3ce VSR2:0xedb2 psr:0x2 ACTUAL: VSR1:0xc3ce VSR2:0xedb2 psr:0x2 
# UVM_INFO @ 34822.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xb299 pcout:0xb299 dr:0x2 sr1:0x6 sr2:0x0 IR_Exec:0xe58f NZP:0x0 M_Data:0xedb2 enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xb299 pcout:0xb299 dr:0x2 sr1:0x6 sr2:0x0 IR_Exec:0xe58f NZP:0x0 M_Data:0xedb2 enable_execute_status:0x0 
# UVM_INFO @ 34822.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb30d pc:0xb30c imem_rd:0x1ACTUAL: npc:0xb30d pc:0xb30c imem_rd:0x1
# UVM_INFO @ 34824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb299 
# UVM_INFO @ 34824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb30e pc:0xb30d imem_rd:0x1
# UVM_INFO @ 34841.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 34841.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 34841.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 34841.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 34841.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 001  
# IR PCOFFSET9         : 100100001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45836  
# **********************************************
# Time: 34841.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 001  
# IR PCOFFSET9         : 100100001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45836  
# **********************************************
# Time: 34841.000ns 
# 
# UVM_INFO @ 34841.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 34841.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf898 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf898 
# UVM_INFO @ 34842.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x000c VSR2:0xf5cc psr:0x2 ACTUAL: VSR1:0x000c VSR2:0xf5cc psr:0x2 
# UVM_INFO @ 34842.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb22c pcout:0xb22c dr:0x0 sr1:0x4 sr2:0x1 IR_Exec:0xb321 NZP:0x0 M_Data:0xf5cc enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb22c pcout:0xb22c dr:0x0 sr1:0x4 sr2:0x1 IR_Exec:0xb321 NZP:0x0 M_Data:0xf5cc enable_execute_status:0x0 
# UVM_INFO @ 34842.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb30e pc:0xb30d imem_rd:0x1ACTUAL: npc:0xb30e pc:0xb30d imem_rd:0x1
# UVM_INFO @ 34844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb22c 
# UVM_INFO @ 34844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb30e pc:0xb30d imem_rd:0x0
# UVM_INFO @ 34861.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 34861.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 34861.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 34861.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb22c DMem_din:0x0000 DMem_rd:0x1 memout:0x1dbe ACTUAL: DMem_addr:0xb22c DMem_din:0x0000 DMem_rd:0x1 memout:0x1dbe 
# UVM_INFO @ 34862.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x000c VSR2:0xf5cc psr:0x2 ACTUAL: VSR1:0x000c VSR2:0xf5cc psr:0x2 
# UVM_INFO @ 34862.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb30e pc:0xb30d imem_rd:0x0ACTUAL: npc:0xb30e pc:0xb30d imem_rd:0x0
# UVM_INFO @ 34864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb22c 
# UVM_INFO @ 34864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb30e pc:0xb30d imem_rd:0x0
# UVM_INFO @ 34881.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 34881.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 34881.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 34881.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x8293 DMem_din:0xf5cc DMem_rd:0x0 memout:0x8293 ACTUAL: DMem_addr:0x8293 DMem_din:0xf5cc DMem_rd:0x0 memout:0x8293 
# UVM_INFO @ 34882.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x000c VSR2:0xf5cc psr:0x2 ACTUAL: VSR1:0x000c VSR2:0xf5cc psr:0x2 
# UVM_INFO @ 34882.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb30e pc:0xb30d imem_rd:0x0ACTUAL: npc:0xb30e pc:0xb30d imem_rd:0x0
# UVM_INFO @ 34884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb22c 
# UVM_INFO @ 34884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb30f pc:0xb30e imem_rd:0x1
# UVM_INFO @ 34901.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 34901.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 34901.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 34901.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 34901.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 001  
# IR PCOFFSET9         : 100100001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45837  
# **********************************************
# Time: 34901.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 001  
# IR PCOFFSET9         : 100100001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45837  
# **********************************************
# Time: 34901.000ns 
# 
# UVM_INFO @ 34901.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 34901.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x60d5 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x60d5 
# UVM_INFO @ 34902.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x000c VSR2:0xf5cc psr:0x2 ACTUAL: VSR1:0x000c VSR2:0xf5cc psr:0x2 
# UVM_INFO @ 34902.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb22d pcout:0xb22d dr:0x0 sr1:0x4 sr2:0x1 IR_Exec:0xb321 NZP:0x0 M_Data:0xf5cc enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb22d pcout:0xb22d dr:0x0 sr1:0x4 sr2:0x1 IR_Exec:0xb321 NZP:0x0 M_Data:0xf5cc enable_execute_status:0x0 
# UVM_INFO @ 34902.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb30f pc:0xb30e imem_rd:0x1ACTUAL: npc:0xb30f pc:0xb30e imem_rd:0x1
# UVM_INFO @ 34904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb22d 
# UVM_INFO @ 34904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb30f pc:0xb30e imem_rd:0x0
# UVM_INFO @ 34921.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 34921.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 34921.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 34921.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb22d DMem_din:0x0000 DMem_rd:0x1 memout:0x4f42 ACTUAL: DMem_addr:0xb22d DMem_din:0x0000 DMem_rd:0x1 memout:0x4f42 
# UVM_INFO @ 34922.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0001 VSR2:0xedb2 psr:0x2 ACTUAL: VSR1:0x0001 VSR2:0xedb2 psr:0x2 
# UVM_INFO @ 34922.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb30f pc:0xb30e imem_rd:0x0ACTUAL: npc:0xb30f pc:0xb30e imem_rd:0x0
# UVM_INFO @ 34924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb22d 
# UVM_INFO @ 34924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb30f pc:0xb30e imem_rd:0x0
# UVM_INFO @ 34941.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 34941.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 34941.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 34941.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x080c DMem_din:0xf5cc DMem_rd:0x0 memout:0x080c ACTUAL: DMem_addr:0x080c DMem_din:0xf5cc DMem_rd:0x0 memout:0x080c 
# UVM_INFO @ 34942.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0001 VSR2:0xedb2 psr:0x2 ACTUAL: VSR1:0x0001 VSR2:0xedb2 psr:0x2 
# UVM_INFO @ 34942.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb30f pc:0xb30e imem_rd:0x0ACTUAL: npc:0xb30f pc:0xb30e imem_rd:0x0
# UVM_INFO @ 34944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb22d 
# UVM_INFO @ 34944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb30f pc:0xb30e imem_rd:0x0
# UVM_INFO @ 34961.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 34961.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 34961.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 34961.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 34961.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 011  
# IR PCOFFSET9         : 101011011  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45838  
# **********************************************
# Time: 34961.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 011  
# IR PCOFFSET9         : 101011011  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45838  
# **********************************************
# Time: 34961.000ns 
# 
# UVM_INFO @ 34961.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 34961.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8ee0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8ee0 
# UVM_INFO @ 34962.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0001 VSR2:0xedb2 psr:0x2 ACTUAL: VSR1:0x0001 VSR2:0xedb2 psr:0x2 
# UVM_INFO @ 34962.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb268 pcout:0xb268 dr:0x3 sr1:0x5 sr2:0x0 IR_Exec:0x275b NZP:0x0 M_Data:0xedb2 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb268 pcout:0xb268 dr:0x3 sr1:0x5 sr2:0x0 IR_Exec:0x275b NZP:0x0 M_Data:0xedb2 enable_execute_status:0x0 
# UVM_INFO @ 34962.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb30f pc:0xb30e imem_rd:0x0ACTUAL: npc:0xb30f pc:0xb30e imem_rd:0x0
# UVM_INFO @ 34964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb268 
# UVM_INFO @ 34964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb30f pc:0xb30e imem_rd:0x0
# UVM_INFO @ 34981.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 34981.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 34981.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 34981.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb268 DMem_din:0x0000 DMem_rd:0x1 memout:0x16b2 ACTUAL: DMem_addr:0xb268 DMem_din:0x0000 DMem_rd:0x1 memout:0x16b2 
# UVM_INFO @ 34982.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xf5cc VSR2:0xedb2 psr:0x2 ACTUAL: VSR1:0xf5cc VSR2:0xedb2 psr:0x2 
# UVM_INFO @ 34982.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb30f pc:0xb30e imem_rd:0x0ACTUAL: npc:0xb30f pc:0xb30e imem_rd:0x0
# UVM_INFO @ 34984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb268 
# UVM_INFO @ 34984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb310 pc:0xb30f imem_rd:0x1
# UVM_INFO @ 35001.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 35001.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 35001.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 35001.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 35001.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc4e0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc4e0 
# UVM_INFO @ 35002.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xf5cc VSR2:0xedb2 psr:0x4 ACTUAL: VSR1:0xf5cc VSR2:0xedb2 psr:0x4 
# UVM_INFO @ 35002.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xf5cc pcout:0xf5cc dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0xedb2 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xf5cc pcout:0xf5cc dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0xedb2 enable_execute_status:0x0 
# UVM_INFO @ 35002.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb310 pc:0xb30f imem_rd:0x1ACTUAL: npc:0xb310 pc:0xb30f imem_rd:0x1
# UVM_INFO @ 35004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xf5cc 
# UVM_INFO @ 35004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb311 pc:0xb310 imem_rd:0x1
# UVM_INFO @ 35021.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 35021.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 35021.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 35021.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : JMP 
# IR BaseR             : 001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001100  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45839  
# **********************************************
# Time: 35021.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : JMP 
# IR BaseR             : 001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001100  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45839  
# **********************************************
# Time: 35021.000ns 
# 
# UVM_INFO @ 35021.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 35021.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8487 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8487 
# UVM_INFO @ 35022.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xf5cc VSR2:0xedb2 psr:0x4 ACTUAL: VSR1:0xf5cc VSR2:0xedb2 psr:0x4 
# UVM_INFO @ 35022.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb311 pc:0xb310 imem_rd:0x1ACTUAL: npc:0xb311 pc:0xb310 imem_rd:0x1
# UVM_INFO @ 35024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xf5cc 
# UVM_INFO @ 35024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb312 pc:0xb311 imem_rd:0x1
# UVM_INFO @ 35041.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 35041.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 35041.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 35041.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 35041.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 101  
# IR SR1               : 010  
# IR IM                : 0  
# IR SR2               : 001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45840  
# **********************************************
# Time: 35041.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 101  
# IR SR1               : 010  
# IR IM                : 0  
# IR SR2               : 001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45840  
# **********************************************
# Time: 35041.000ns 
# 
# UVM_INFO @ 35041.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 35041.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6831 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6831 
# UVM_INFO @ 35042.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xcc66 VSR2:0xf5cc psr:0x4 ACTUAL: VSR1:0xcc66 VSR2:0xf5cc psr:0x4 
# UVM_INFO @ 35042.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xc232 pcout:0xc232 dr:0x5 sr1:0x2 sr2:0x1 IR_Exec:0x1a81 NZP:0x0 M_Data:0xf5cc enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xc232 pcout:0xc232 dr:0x5 sr1:0x2 sr2:0x1 IR_Exec:0x1a81 NZP:0x0 M_Data:0xf5cc enable_execute_status:0x0 
# UVM_INFO @ 35042.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb312 pc:0xb311 imem_rd:0x1ACTUAL: npc:0xb312 pc:0xb311 imem_rd:0x1
# UVM_INFO @ 35044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xc232 
# UVM_INFO @ 35044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb313 pc:0xb312 imem_rd:0x1
# UVM_INFO @ 35061.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 35061.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 35061.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 35061.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 101  
# IR SR1               : 010  
# IR IM                : 0  
# IR SR2               : 001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45841  
# **********************************************
# Time: 35061.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 101  
# IR SR1               : 010  
# IR IM                : 0  
# IR SR2               : 001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45841  
# **********************************************
# Time: 35061.000ns 
# 
# UVM_INFO @ 35061.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 35061.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc1fe ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc1fe 
# UVM_INFO @ 35062.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xcc66 VSR2:0xf5cc psr:0x4 ACTUAL: VSR1:0xcc66 VSR2:0xf5cc psr:0x4 
# UVM_INFO @ 35062.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xc232 pcout:0xc232 dr:0x5 sr1:0x2 sr2:0x1 IR_Exec:0x1a81 NZP:0x0 M_Data:0xf5cc enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xc232 pcout:0xc232 dr:0x5 sr1:0x2 sr2:0x1 IR_Exec:0x1a81 NZP:0x0 M_Data:0xf5cc enable_execute_status:0x0 
# UVM_INFO @ 35062.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb313 pc:0xb312 imem_rd:0x1ACTUAL: npc:0xb313 pc:0xb312 imem_rd:0x1
# UVM_INFO @ 35064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xc232 
# UVM_INFO @ 35064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb314 pc:0xb313 imem_rd:0x1
# UVM_INFO @ 35081.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 35081.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 35081.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 35081.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x119e ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x119e 
# UVM_INFO @ 35082.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xf5cc VSR2:0xf5cc psr:0x4 ACTUAL: VSR1:0xf5cc VSR2:0xf5cc psr:0x4 
# UVM_INFO @ 35082.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb314 pc:0xb313 imem_rd:0x1ACTUAL: npc:0xb314 pc:0xb313 imem_rd:0x1
# UVM_INFO @ 35084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xc232 
# UVM_INFO @ 35084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb315 pc:0xb314 imem_rd:0x1
# UVM_INFO @ 35101.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 35101.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 35101.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 35101.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 35101.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8055 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8055 
# UVM_INFO @ 35102.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xf5cc VSR2:0xf5cc psr:0x4 ACTUAL: VSR1:0xf5cc VSR2:0xf5cc psr:0x4 
# UVM_INFO @ 35102.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb315 pc:0xb314 imem_rd:0x1ACTUAL: npc:0xb315 pc:0xb314 imem_rd:0x1
# UVM_INFO @ 35104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xc232 
# UVM_INFO @ 35104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb316 pc:0xb315 imem_rd:0x1
# UVM_INFO @ 35121.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 35121.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 35121.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 35121.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 35121.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 111  
# IR PCOFFSET9         : 101110000  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45844  
# **********************************************
# Time: 35121.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 111  
# IR PCOFFSET9         : 101110000  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45844  
# **********************************************
# Time: 35121.000ns 
# 
# UVM_INFO @ 35121.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 35121.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe7bd ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe7bd 
# UVM_INFO @ 35122.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xc232 VSR2:0xf5cc psr:0x4 ACTUAL: VSR1:0xc232 VSR2:0xf5cc psr:0x4 
# UVM_INFO @ 35122.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb283 pcout:0xb283 dr:0x7 sr1:0x5 sr2:0x0 IR_Exec:0xaf70 NZP:0x0 M_Data:0xf5cc enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb283 pcout:0xb283 dr:0x7 sr1:0x5 sr2:0x0 IR_Exec:0xaf70 NZP:0x0 M_Data:0xf5cc enable_execute_status:0x0 
# UVM_INFO @ 35122.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb316 pc:0xb315 imem_rd:0x1ACTUAL: npc:0xb316 pc:0xb315 imem_rd:0x1
# UVM_INFO @ 35124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb283 
# UVM_INFO @ 35124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb316 pc:0xb315 imem_rd:0x0
# UVM_INFO @ 35141.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 35141.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 35141.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 35141.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb283 DMem_din:0x0000 DMem_rd:0x1 memout:0x7d03 ACTUAL: DMem_addr:0xb283 DMem_din:0x0000 DMem_rd:0x1 memout:0x7d03 
# UVM_INFO @ 35142.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xc232 VSR2:0xf5cc psr:0x4 ACTUAL: VSR1:0xc232 VSR2:0xf5cc psr:0x4 
# UVM_INFO @ 35142.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb316 pc:0xb315 imem_rd:0x0ACTUAL: npc:0xb316 pc:0xb315 imem_rd:0x0
# UVM_INFO @ 35144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb283 
# UVM_INFO @ 35144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb316 pc:0xb315 imem_rd:0x0
# UVM_INFO @ 35161.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 35161.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 35161.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 35161.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x136e DMem_din:0x0000 DMem_rd:0x1 memout:0x136e ACTUAL: DMem_addr:0x136e DMem_din:0x0000 DMem_rd:0x1 memout:0x136e 
# UVM_INFO @ 35162.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xc232 VSR2:0xf5cc psr:0x4 ACTUAL: VSR1:0xc232 VSR2:0xf5cc psr:0x4 
# UVM_INFO @ 35162.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb316 pc:0xb315 imem_rd:0x0ACTUAL: npc:0xb316 pc:0xb315 imem_rd:0x0
# UVM_INFO @ 35164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb283 
# UVM_INFO @ 35164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb317 pc:0xb316 imem_rd:0x1
# UVM_INFO @ 35181.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 35181.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 35181.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 35181.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 35181.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 111  
# IR PCOFFSET9         : 101110000  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45845  
# **********************************************
# Time: 35181.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 111  
# IR PCOFFSET9         : 101110000  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45845  
# **********************************************
# Time: 35181.000ns 
# 
# UVM_INFO @ 35181.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 35181.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7e92 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7e92 
# UVM_INFO @ 35182.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xc232 VSR2:0xf5cc psr:0x1 ACTUAL: VSR1:0xc232 VSR2:0xf5cc psr:0x1 
# UVM_INFO @ 35182.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb284 pcout:0xb284 dr:0x7 sr1:0x5 sr2:0x0 IR_Exec:0xaf70 NZP:0x0 M_Data:0xf5cc enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb284 pcout:0xb284 dr:0x7 sr1:0x5 sr2:0x0 IR_Exec:0xaf70 NZP:0x0 M_Data:0xf5cc enable_execute_status:0x0 
# UVM_INFO @ 35182.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb317 pc:0xb316 imem_rd:0x1ACTUAL: npc:0xb317 pc:0xb316 imem_rd:0x1
# UVM_INFO @ 35184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb284 
# UVM_INFO @ 35184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb317 pc:0xb316 imem_rd:0x0
# UVM_INFO @ 35201.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 35201.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 35201.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 35201.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb284 DMem_din:0x0000 DMem_rd:0x1 memout:0xd1ca ACTUAL: DMem_addr:0xb284 DMem_din:0x0000 DMem_rd:0x1 memout:0xd1ca 
# UVM_INFO @ 35202.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xf5cc VSR2:0xf5cc psr:0x1 ACTUAL: VSR1:0xf5cc VSR2:0xf5cc psr:0x1 
# UVM_INFO @ 35202.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb317 pc:0xb316 imem_rd:0x0ACTUAL: npc:0xb317 pc:0xb316 imem_rd:0x0
# UVM_INFO @ 35204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb284 
# UVM_INFO @ 35204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb317 pc:0xb316 imem_rd:0x0
# UVM_INFO @ 35221.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 35221.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 35221.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 35221.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x8f28 DMem_din:0x0000 DMem_rd:0x1 memout:0x8f28 ACTUAL: DMem_addr:0x8f28 DMem_din:0x0000 DMem_rd:0x1 memout:0x8f28 
# UVM_INFO @ 35222.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xf5cc VSR2:0xf5cc psr:0x1 ACTUAL: VSR1:0xf5cc VSR2:0xf5cc psr:0x1 
# UVM_INFO @ 35222.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb317 pc:0xb316 imem_rd:0x0ACTUAL: npc:0xb317 pc:0xb316 imem_rd:0x0
# UVM_INFO @ 35224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb284 
# UVM_INFO @ 35224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb318 pc:0xb317 imem_rd:0x1
# UVM_INFO @ 35241.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 35241.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 35241.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 35241.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 35241.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 001  
# IR PCOFFSET9         : 001011101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45846  
# **********************************************
# Time: 35241.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 001  
# IR PCOFFSET9         : 001011101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45846  
# **********************************************
# Time: 35241.000ns 
# 
# UVM_INFO @ 35241.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 35241.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe8db ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe8db 
# UVM_INFO @ 35242.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xf5cc VSR2:0xf5cc psr:0x4 ACTUAL: VSR1:0xf5cc VSR2:0xf5cc psr:0x4 
# UVM_INFO @ 35242.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb372 pcout:0xb372 dr:0x0 sr1:0x1 sr2:0x1 IR_Exec:0xb25d NZP:0x0 M_Data:0xf5cc enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb372 pcout:0xb372 dr:0x0 sr1:0x1 sr2:0x1 IR_Exec:0xb25d NZP:0x0 M_Data:0xf5cc enable_execute_status:0x0 
# UVM_INFO @ 35242.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb318 pc:0xb317 imem_rd:0x1ACTUAL: npc:0xb318 pc:0xb317 imem_rd:0x1
# UVM_INFO @ 35244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb372 
# UVM_INFO @ 35244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb318 pc:0xb317 imem_rd:0x0
# UVM_INFO @ 35261.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 35261.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 35261.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 35261.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb372 DMem_din:0x0000 DMem_rd:0x1 memout:0xfcc0 ACTUAL: DMem_addr:0xb372 DMem_din:0x0000 DMem_rd:0x1 memout:0xfcc0 
# UVM_INFO @ 35262.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xe8db VSR2:0xf5cc psr:0x4 ACTUAL: VSR1:0xe8db VSR2:0xf5cc psr:0x4 
# UVM_INFO @ 35262.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb318 pc:0xb317 imem_rd:0x0ACTUAL: npc:0xb318 pc:0xb317 imem_rd:0x0
# UVM_INFO @ 35264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb372 
# UVM_INFO @ 35264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb318 pc:0xb317 imem_rd:0x0
# UVM_INFO @ 35281.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 35281.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 35281.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 35281.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xfda8 DMem_din:0xf5cc DMem_rd:0x0 memout:0xfda8 ACTUAL: DMem_addr:0xfda8 DMem_din:0xf5cc DMem_rd:0x0 memout:0xfda8 
# UVM_INFO @ 35282.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xe8db VSR2:0xf5cc psr:0x4 ACTUAL: VSR1:0xe8db VSR2:0xf5cc psr:0x4 
# UVM_INFO @ 35282.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb318 pc:0xb317 imem_rd:0x0ACTUAL: npc:0xb318 pc:0xb317 imem_rd:0x0
# UVM_INFO @ 35284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb372 
# UVM_INFO @ 35284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb319 pc:0xb318 imem_rd:0x1
# UVM_INFO @ 35301.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 35301.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 35301.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 35301.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 000  
# IR PCOFFSET9         : 111110111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45847  
# **********************************************
# Time: 35301.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 000  
# IR PCOFFSET9         : 111110111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45847  
# **********************************************
# Time: 35301.000ns 
# 
# UVM_INFO @ 35301.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 35301.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8e27 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8e27 
# UVM_INFO @ 35302.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xe8db VSR2:0xf5cc psr:0x4 ACTUAL: VSR1:0xe8db VSR2:0xf5cc psr:0x4 
# UVM_INFO @ 35302.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb30d pcout:0xb30d dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0xb1f7 NZP:0x0 M_Data:0xf5cc enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb30d pcout:0xb30d dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0xb1f7 NZP:0x0 M_Data:0xf5cc enable_execute_status:0x0 
# UVM_INFO @ 35302.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb319 pc:0xb318 imem_rd:0x1ACTUAL: npc:0xb319 pc:0xb318 imem_rd:0x1
# UVM_INFO @ 35304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb30d 
# UVM_INFO @ 35304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb319 pc:0xb318 imem_rd:0x0
# UVM_INFO @ 35321.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 35321.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 35321.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 35321.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb30d DMem_din:0x0000 DMem_rd:0x1 memout:0xe928 ACTUAL: DMem_addr:0xb30d DMem_din:0x0000 DMem_rd:0x1 memout:0xe928 
# UVM_INFO @ 35322.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xf5cc VSR2:0xf5cc psr:0x4 ACTUAL: VSR1:0xf5cc VSR2:0xf5cc psr:0x4 
# UVM_INFO @ 35322.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb319 pc:0xb318 imem_rd:0x0ACTUAL: npc:0xb319 pc:0xb318 imem_rd:0x0
# UVM_INFO @ 35324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb30d 
# UVM_INFO @ 35324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb319 pc:0xb318 imem_rd:0x0
# UVM_INFO @ 35341.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 35341.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 35341.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 35341.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x39bb DMem_din:0xf5cc DMem_rd:0x0 memout:0x39bb ACTUAL: DMem_addr:0x39bb DMem_din:0xf5cc DMem_rd:0x0 memout:0x39bb 
# UVM_INFO @ 35342.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xf5cc VSR2:0xf5cc psr:0x4 ACTUAL: VSR1:0xf5cc VSR2:0xf5cc psr:0x4 
# UVM_INFO @ 35342.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb319 pc:0xb318 imem_rd:0x0ACTUAL: npc:0xb319 pc:0xb318 imem_rd:0x0
# UVM_INFO @ 35344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb30d 
# UVM_INFO @ 35344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb31a pc:0xb319 imem_rd:0x1
# UVM_INFO @ 35361.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 35361.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 35361.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 35361.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 35361.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6c0f ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6c0f 
# UVM_INFO @ 35362.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xf5cc VSR2:0xf5cc psr:0x4 ACTUAL: VSR1:0xf5cc VSR2:0xf5cc psr:0x4 
# UVM_INFO @ 35362.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb31a pc:0xb319 imem_rd:0x1ACTUAL: npc:0xb31a pc:0xb319 imem_rd:0x1
# UVM_INFO @ 35364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb30d 
# UVM_INFO @ 35364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb31a pc:0xb319 imem_rd:0x0
# UVM_INFO @ 35381.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 35381.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 35381.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 35381.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb30d DMem_din:0x0000 DMem_rd:0x1 memout:0x2b0a ACTUAL: DMem_addr:0xb30d DMem_din:0x0000 DMem_rd:0x1 memout:0x2b0a 
# UVM_INFO @ 35382.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xe8db VSR2:0xc3ce psr:0x4 ACTUAL: VSR1:0xe8db VSR2:0xc3ce psr:0x4 
# UVM_INFO @ 35382.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb31a pc:0xb319 imem_rd:0x0ACTUAL: npc:0xb31a pc:0xb319 imem_rd:0x0
# UVM_INFO @ 35384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb30d 
# UVM_INFO @ 35384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb31a pc:0xb319 imem_rd:0x0
# UVM_INFO @ 35401.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 35401.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 35401.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 35401.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x90eb DMem_din:0xf5cc DMem_rd:0x0 memout:0x90eb ACTUAL: DMem_addr:0x90eb DMem_din:0xf5cc DMem_rd:0x0 memout:0x90eb 
# UVM_INFO @ 35402.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xe8db VSR2:0xc3ce psr:0x4 ACTUAL: VSR1:0xe8db VSR2:0xc3ce psr:0x4 
# UVM_INFO @ 35402.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb31a pc:0xb319 imem_rd:0x0ACTUAL: npc:0xb31a pc:0xb319 imem_rd:0x0
# UVM_INFO @ 35404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb30d 
# UVM_INFO @ 35404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb31b pc:0xb31a imem_rd:0x1
# UVM_INFO @ 35421.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 35421.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 35421.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 35421.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 35421.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 100  
# IR SR1               : 111  
# IR IM                : 0  
# IR SR2               : 110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45849  
# **********************************************
# Time: 35421.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 100  
# IR SR1               : 111  
# IR IM                : 0  
# IR SR2               : 110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45849  
# **********************************************
# Time: 35421.000ns 
# 
# UVM_INFO @ 35421.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 35421.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd4d7 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd4d7 
# UVM_INFO @ 35422.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xe8db VSR2:0xc3ce psr:0x4 ACTUAL: VSR1:0xe8db VSR2:0xc3ce psr:0x4 
# UVM_INFO @ 35422.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xe8d9 pcout:0xe8d9 dr:0x4 sr1:0x7 sr2:0x6 IR_Exec:0x19fe NZP:0x0 M_Data:0xc3ce enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xe8d9 pcout:0xe8d9 dr:0x4 sr1:0x7 sr2:0x6 IR_Exec:0x19fe NZP:0x0 M_Data:0xc3ce enable_execute_status:0x0 
# UVM_INFO @ 35422.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb31b pc:0xb31a imem_rd:0x1ACTUAL: npc:0xb31b pc:0xb31a imem_rd:0x1
# UVM_INFO @ 35424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xe8d9 
# UVM_INFO @ 35424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb31c pc:0xb31b imem_rd:0x1
# UVM_INFO @ 35441.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 35441.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 35441.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 35441.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 35441.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 000  
# IR SR1               : 010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45850  
# **********************************************
# Time: 35441.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 000  
# IR SR1               : 010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45850  
# **********************************************
# Time: 35441.000ns 
# 
# UVM_INFO @ 35441.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 35441.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd443 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd443 
# UVM_INFO @ 35442.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xcc66 VSR2:0xe8db psr:0x4 ACTUAL: VSR1:0xcc66 VSR2:0xe8db psr:0x4 
# UVM_INFO @ 35442.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x3399 pcout:0x3399 dr:0x0 sr1:0x2 sr2:0x7 IR_Exec:0x90bf NZP:0x0 M_Data:0xe8db enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x3399 pcout:0x3399 dr:0x0 sr1:0x2 sr2:0x7 IR_Exec:0x90bf NZP:0x0 M_Data:0xe8db enable_execute_status:0x0 
# UVM_INFO @ 35442.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb31c pc:0xb31b imem_rd:0x1ACTUAL: npc:0xb31c pc:0xb31b imem_rd:0x1
# UVM_INFO @ 35444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3399 
# UVM_INFO @ 35444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb31d pc:0xb31c imem_rd:0x1
# UVM_INFO @ 35461.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 35461.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 35461.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 35461.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 000  
# IR SR1               : 010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45851  
# **********************************************
# Time: 35461.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 000  
# IR SR1               : 010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45851  
# **********************************************
# Time: 35461.000ns 
# 
# UVM_INFO @ 35461.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 35461.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1af0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1af0 
# UVM_INFO @ 35462.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xcc66 VSR2:0xe8db psr:0x1 ACTUAL: VSR1:0xcc66 VSR2:0xe8db psr:0x1 
# UVM_INFO @ 35462.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x3399 pcout:0x3399 dr:0x0 sr1:0x2 sr2:0x7 IR_Exec:0x90bf NZP:0x0 M_Data:0xe8db enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x3399 pcout:0x3399 dr:0x0 sr1:0x2 sr2:0x7 IR_Exec:0x90bf NZP:0x0 M_Data:0xe8db enable_execute_status:0x0 
# UVM_INFO @ 35462.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb31d pc:0xb31c imem_rd:0x1ACTUAL: npc:0xb31d pc:0xb31c imem_rd:0x1
# UVM_INFO @ 35464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3399 
# UVM_INFO @ 35464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb31e pc:0xb31d imem_rd:0x1
# UVM_INFO @ 35481.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 35481.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 35481.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 35481.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5aae ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5aae 
# UVM_INFO @ 35482.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3399 VSR2:0x3399 psr:0x1 ACTUAL: VSR1:0x3399 VSR2:0x3399 psr:0x1 
# UVM_INFO @ 35482.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb31e pc:0xb31d imem_rd:0x1ACTUAL: npc:0xb31e pc:0xb31d imem_rd:0x1
# UVM_INFO @ 35484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3399 
# UVM_INFO @ 35484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb31f pc:0xb31e imem_rd:0x1
# UVM_INFO @ 35501.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 35501.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 35501.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 35501.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 35501.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xbefc ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xbefc 
# UVM_INFO @ 35502.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3399 VSR2:0x3399 psr:0x1 ACTUAL: VSR1:0x3399 VSR2:0x3399 psr:0x1 
# UVM_INFO @ 35502.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb31f pc:0xb31e imem_rd:0x1ACTUAL: npc:0xb31f pc:0xb31e imem_rd:0x1
# UVM_INFO @ 35504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3399 
# UVM_INFO @ 35504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb320 pc:0xb31f imem_rd:0x1
# UVM_INFO @ 35521.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 35521.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 35521.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 35521.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 35521.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 101  
# IR PCOFFSET9         : 011001001  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45854  
# **********************************************
# Time: 35521.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 101  
# IR PCOFFSET9         : 011001001  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45854  
# **********************************************
# Time: 35521.000ns 
# 
# UVM_INFO @ 35521.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 35521.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x12dc ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x12dc 
# UVM_INFO @ 35522.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xc4e0 VSR2:0x3399 psr:0x1 ACTUAL: VSR1:0xc4e0 VSR2:0x3399 psr:0x1 
# UVM_INFO @ 35522.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb3e6 pcout:0xb3e6 dr:0x5 sr1:0x3 sr2:0x0 IR_Exec:0x2ac9 NZP:0x0 M_Data:0x3399 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb3e6 pcout:0xb3e6 dr:0x5 sr1:0x3 sr2:0x0 IR_Exec:0x2ac9 NZP:0x0 M_Data:0x3399 enable_execute_status:0x0 
# UVM_INFO @ 35522.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb320 pc:0xb31f imem_rd:0x1ACTUAL: npc:0xb320 pc:0xb31f imem_rd:0x1
# UVM_INFO @ 35524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb3e6 
# UVM_INFO @ 35524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb320 pc:0xb31f imem_rd:0x0
# UVM_INFO @ 35541.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 35541.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 35541.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 35541.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb3e6 DMem_din:0x0000 DMem_rd:0x1 memout:0x6f31 ACTUAL: DMem_addr:0xb3e6 DMem_din:0x0000 DMem_rd:0x1 memout:0x6f31 
# UVM_INFO @ 35542.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xc4e0 VSR2:0x3399 psr:0x1 ACTUAL: VSR1:0xc4e0 VSR2:0x3399 psr:0x1 
# UVM_INFO @ 35542.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb320 pc:0xb31f imem_rd:0x0ACTUAL: npc:0xb320 pc:0xb31f imem_rd:0x0
# UVM_INFO @ 35544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb3e6 
# UVM_INFO @ 35544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb321 pc:0xb320 imem_rd:0x1
# UVM_INFO @ 35561.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 35561.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 35561.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 35561.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 101  
# IR PCOFFSET9         : 011001001  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45855  
# **********************************************
# Time: 35561.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 101  
# IR PCOFFSET9         : 011001001  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45855  
# **********************************************
# Time: 35561.000ns 
# 
# UVM_INFO @ 35561.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 35561.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc173 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc173 
# UVM_INFO @ 35562.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xc4e0 VSR2:0x3399 psr:0x4 ACTUAL: VSR1:0xc4e0 VSR2:0x3399 psr:0x4 
# UVM_INFO @ 35562.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb3e7 pcout:0xb3e7 dr:0x5 sr1:0x3 sr2:0x0 IR_Exec:0x2ac9 NZP:0x0 M_Data:0x3399 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb3e7 pcout:0xb3e7 dr:0x5 sr1:0x3 sr2:0x0 IR_Exec:0x2ac9 NZP:0x0 M_Data:0x3399 enable_execute_status:0x0 
# UVM_INFO @ 35562.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb321 pc:0xb320 imem_rd:0x1ACTUAL: npc:0xb321 pc:0xb320 imem_rd:0x1
# UVM_INFO @ 35564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb3e7 
# UVM_INFO @ 35564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb321 pc:0xb320 imem_rd:0x0
# UVM_INFO @ 35581.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 35581.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 35581.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 35581.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb3e7 DMem_din:0x0000 DMem_rd:0x1 memout:0x921b ACTUAL: DMem_addr:0xb3e7 DMem_din:0x0000 DMem_rd:0x1 memout:0x921b 
# UVM_INFO @ 35582.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3399 VSR2:0x3399 psr:0x4 ACTUAL: VSR1:0x3399 VSR2:0x3399 psr:0x4 
# UVM_INFO @ 35582.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb321 pc:0xb320 imem_rd:0x0ACTUAL: npc:0xb321 pc:0xb320 imem_rd:0x0
# UVM_INFO @ 35584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb3e7 
# UVM_INFO @ 35584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb322 pc:0xb321 imem_rd:0x1
# UVM_INFO @ 35601.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 35601.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 35601.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 35601.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 35601.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x69fd ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x69fd 
# UVM_INFO @ 35602.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3399 VSR2:0x3399 psr:0x1 ACTUAL: VSR1:0x3399 VSR2:0x3399 psr:0x1 
# UVM_INFO @ 35602.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb322 pc:0xb321 imem_rd:0x1ACTUAL: npc:0xb322 pc:0xb321 imem_rd:0x1
# UVM_INFO @ 35604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb3e7 
# UVM_INFO @ 35604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb322 pc:0xb321 imem_rd:0x0
# UVM_INFO @ 35621.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 35621.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 35621.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 35621.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb3e7 DMem_din:0x0000 DMem_rd:0x1 memout:0xeae1 ACTUAL: DMem_addr:0xb3e7 DMem_din:0x0000 DMem_rd:0x1 memout:0xeae1 
# UVM_INFO @ 35622.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xc4e0 VSR2:0x3399 psr:0x1 ACTUAL: VSR1:0xc4e0 VSR2:0x3399 psr:0x1 
# UVM_INFO @ 35622.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb322 pc:0xb321 imem_rd:0x0ACTUAL: npc:0xb322 pc:0xb321 imem_rd:0x0
# UVM_INFO @ 35624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb3e7 
# UVM_INFO @ 35624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb323 pc:0xb322 imem_rd:0x1
# UVM_INFO @ 35641.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 35641.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 35641.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 35641.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 35641.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 001  
# IR SR1               : 011  
# IR IM                : 0  
# IR SR2               : 000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45857  
# **********************************************
# Time: 35641.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 001  
# IR SR1               : 011  
# IR IM                : 0  
# IR SR2               : 000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45857  
# **********************************************
# Time: 35641.000ns 
# 
# UVM_INFO @ 35641.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 35641.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x987d ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x987d 
# UVM_INFO @ 35642.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xc4e0 VSR2:0x3399 psr:0x1 ACTUAL: VSR1:0xc4e0 VSR2:0x3399 psr:0x1 
# UVM_INFO @ 35642.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0080 pcout:0x0080 dr:0x1 sr1:0x3 sr2:0x0 IR_Exec:0x52c0 NZP:0x0 M_Data:0x3399 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0080 pcout:0x0080 dr:0x1 sr1:0x3 sr2:0x0 IR_Exec:0x52c0 NZP:0x0 M_Data:0x3399 enable_execute_status:0x0 
# UVM_INFO @ 35642.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb323 pc:0xb322 imem_rd:0x1ACTUAL: npc:0xb323 pc:0xb322 imem_rd:0x1
# UVM_INFO @ 35644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x0080 
# UVM_INFO @ 35644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb324 pc:0xb323 imem_rd:0x1
# UVM_INFO @ 35661.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 35661.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 35661.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 35661.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 35661.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 011  
# IR BaseR             : 110  
# IR PCOFFSET6         : 001111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45858  
# **********************************************
# Time: 35661.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 011  
# IR BaseR             : 110  
# IR PCOFFSET6         : 001111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45858  
# **********************************************
# Time: 35661.000ns 
# 
# UVM_INFO @ 35661.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 35661.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xcf64 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xcf64 
# UVM_INFO @ 35662.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xc3ce VSR2:0xc4e0 psr:0x1 ACTUAL: VSR1:0xc3ce VSR2:0xc4e0 psr:0x1 
# UVM_INFO @ 35662.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xc3dd pcout:0xc3dd dr:0x0 sr1:0x6 sr2:0x3 IR_Exec:0x778f NZP:0x0 M_Data:0xc4e0 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xc3dd pcout:0xc3dd dr:0x0 sr1:0x6 sr2:0x3 IR_Exec:0x778f NZP:0x0 M_Data:0xc4e0 enable_execute_status:0x0 
# UVM_INFO @ 35662.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb324 pc:0xb323 imem_rd:0x1ACTUAL: npc:0xb324 pc:0xb323 imem_rd:0x1
# UVM_INFO @ 35664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xc3dd 
# UVM_INFO @ 35664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb324 pc:0xb323 imem_rd:0x0
# UVM_INFO @ 35681.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 35681.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 35681.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 35681.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xc3dd DMem_din:0xc4e0 DMem_rd:0x0 memout:0x5583 ACTUAL: DMem_addr:0xc3dd DMem_din:0xc4e0 DMem_rd:0x0 memout:0x5583 
# UVM_INFO @ 35682.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xc4e0 VSR2:0x3399 psr:0x1 ACTUAL: VSR1:0xc4e0 VSR2:0x3399 psr:0x1 
# UVM_INFO @ 35682.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb324 pc:0xb323 imem_rd:0x0ACTUAL: npc:0xb324 pc:0xb323 imem_rd:0x0
# UVM_INFO @ 35684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xc3dd 
# UVM_INFO @ 35684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb325 pc:0xb324 imem_rd:0x1
# UVM_INFO @ 35701.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 35701.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 35701.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 35701.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 111  
# IR BaseR             : 011  
# IR PCOFFSET6         : 101011  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45859  
# **********************************************
# Time: 35701.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 111  
# IR BaseR             : 011  
# IR PCOFFSET6         : 101011  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45859  
# **********************************************
# Time: 35701.000ns 
# 
# UVM_INFO @ 35701.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 35701.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa21f ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa21f 
# UVM_INFO @ 35702.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xc4e0 VSR2:0x3399 psr:0x1 ACTUAL: VSR1:0xc4e0 VSR2:0x3399 psr:0x1 
# UVM_INFO @ 35702.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xc4cb pcout:0xc4cb dr:0x7 sr1:0x3 sr2:0x0 IR_Exec:0x6eeb NZP:0x0 M_Data:0x3399 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xc4cb pcout:0xc4cb dr:0x7 sr1:0x3 sr2:0x0 IR_Exec:0x6eeb NZP:0x0 M_Data:0x3399 enable_execute_status:0x0 
# UVM_INFO @ 35702.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb325 pc:0xb324 imem_rd:0x1ACTUAL: npc:0xb325 pc:0xb324 imem_rd:0x1
# UVM_INFO @ 35704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xc4cb 
# UVM_INFO @ 35704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb325 pc:0xb324 imem_rd:0x0
# UVM_INFO @ 35721.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 35721.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 35721.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 35721.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xc4cb DMem_din:0x0000 DMem_rd:0x1 memout:0x4267 ACTUAL: DMem_addr:0xc4cb DMem_din:0x0000 DMem_rd:0x1 memout:0x4267 
# UVM_INFO @ 35722.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3399 VSR2:0x3399 psr:0x1 ACTUAL: VSR1:0x3399 VSR2:0x3399 psr:0x1 
# UVM_INFO @ 35722.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb325 pc:0xb324 imem_rd:0x0ACTUAL: npc:0xb325 pc:0xb324 imem_rd:0x0
# UVM_INFO @ 35724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xc4cb 
# UVM_INFO @ 35724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb326 pc:0xb325 imem_rd:0x1
# UVM_INFO @ 35741.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 35741.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 35741.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 35741.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 35741.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xbb07 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xbb07 
# UVM_INFO @ 35742.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3399 VSR2:0x3399 psr:0x4 ACTUAL: VSR1:0x3399 VSR2:0x3399 psr:0x4 
# UVM_INFO @ 35742.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb326 pc:0xb325 imem_rd:0x1ACTUAL: npc:0xb326 pc:0xb325 imem_rd:0x1
# UVM_INFO @ 35744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xc4cb 
# UVM_INFO @ 35744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb326 pc:0xb325 imem_rd:0x0
# UVM_INFO @ 35761.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 35761.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 35761.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 35761.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xc4cb DMem_din:0x0000 DMem_rd:0x1 memout:0x6082 ACTUAL: DMem_addr:0xc4cb DMem_din:0x0000 DMem_rd:0x1 memout:0x6082 
# UVM_INFO @ 35762.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3399 VSR2:0x69fd psr:0x4 ACTUAL: VSR1:0x3399 VSR2:0x69fd psr:0x4 
# UVM_INFO @ 35762.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb326 pc:0xb325 imem_rd:0x0ACTUAL: npc:0xb326 pc:0xb325 imem_rd:0x0
# UVM_INFO @ 35764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xc4cb 
# UVM_INFO @ 35764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb327 pc:0xb326 imem_rd:0x1
# UVM_INFO @ 35781.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 35781.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 35781.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 35781.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 35781.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 110  
# IR SR1               : 000  
# IR IM                : 0  
# IR SR2               : 101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45861  
# **********************************************
# Time: 35781.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 110  
# IR SR1               : 000  
# IR IM                : 0  
# IR SR2               : 101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45861  
# **********************************************
# Time: 35781.000ns 
# 
# UVM_INFO @ 35781.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 35781.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5970 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5970 
# UVM_INFO @ 35782.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3399 VSR2:0x69fd psr:0x4 ACTUAL: VSR1:0x3399 VSR2:0x69fd psr:0x4 
# UVM_INFO @ 35782.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2199 pcout:0x2199 dr:0x6 sr1:0x0 sr2:0x5 IR_Exec:0x5c05 NZP:0x0 M_Data:0x69fd enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2199 pcout:0x2199 dr:0x6 sr1:0x0 sr2:0x5 IR_Exec:0x5c05 NZP:0x0 M_Data:0x69fd enable_execute_status:0x0 
# UVM_INFO @ 35782.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb327 pc:0xb326 imem_rd:0x1ACTUAL: npc:0xb327 pc:0xb326 imem_rd:0x1
# UVM_INFO @ 35784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2199 
# UVM_INFO @ 35784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb328 pc:0xb327 imem_rd:0x1
# UVM_INFO @ 35801.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 35801.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 35801.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 35801.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 35801.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 010  
# IR PCOFFSET9         : 110110010  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45862  
# **********************************************
# Time: 35801.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 010  
# IR PCOFFSET9         : 110110010  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45862  
# **********************************************
# Time: 35801.000ns 
# 
# UVM_INFO @ 35801.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 35801.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x009a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x009a 
# UVM_INFO @ 35802.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xc3ce VSR2:0x3399 psr:0x1 ACTUAL: VSR1:0xc3ce VSR2:0x3399 psr:0x1 
# UVM_INFO @ 35802.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb2d7 pcout:0xb2d7 dr:0x2 sr1:0x6 sr2:0x0 IR_Exec:0xa5b2 NZP:0x0 M_Data:0x3399 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb2d7 pcout:0xb2d7 dr:0x2 sr1:0x6 sr2:0x0 IR_Exec:0xa5b2 NZP:0x0 M_Data:0x3399 enable_execute_status:0x0 
# UVM_INFO @ 35802.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb328 pc:0xb327 imem_rd:0x1ACTUAL: npc:0xb328 pc:0xb327 imem_rd:0x1
# UVM_INFO @ 35804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb2d7 
# UVM_INFO @ 35804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb328 pc:0xb327 imem_rd:0x0
# UVM_INFO @ 35821.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 35821.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 35821.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 35821.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb2d7 DMem_din:0x0000 DMem_rd:0x1 memout:0xf6c3 ACTUAL: DMem_addr:0xb2d7 DMem_din:0x0000 DMem_rd:0x1 memout:0xf6c3 
# UVM_INFO @ 35822.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x2199 VSR2:0x3399 psr:0x1 ACTUAL: VSR1:0x2199 VSR2:0x3399 psr:0x1 
# UVM_INFO @ 35822.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb328 pc:0xb327 imem_rd:0x0ACTUAL: npc:0xb328 pc:0xb327 imem_rd:0x0
# UVM_INFO @ 35824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb2d7 
# UVM_INFO @ 35824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb328 pc:0xb327 imem_rd:0x0
# UVM_INFO @ 35841.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 35841.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 35841.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 35841.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x5e8d DMem_din:0x0000 DMem_rd:0x1 memout:0x5e8d ACTUAL: DMem_addr:0x5e8d DMem_din:0x0000 DMem_rd:0x1 memout:0x5e8d 
# UVM_INFO @ 35842.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x2199 VSR2:0x3399 psr:0x1 ACTUAL: VSR1:0x2199 VSR2:0x3399 psr:0x1 
# UVM_INFO @ 35842.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb328 pc:0xb327 imem_rd:0x0ACTUAL: npc:0xb328 pc:0xb327 imem_rd:0x0
# UVM_INFO @ 35844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb2d7 
# UVM_INFO @ 35844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb329 pc:0xb328 imem_rd:0x1
# UVM_INFO @ 35861.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 35861.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 35861.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 35861.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 35861.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 010  
# IR PCOFFSET9         : 110110010  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45863  
# **********************************************
# Time: 35861.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 010  
# IR PCOFFSET9         : 110110010  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45863  
# **********************************************
# Time: 35861.000ns 
# 
# UVM_INFO @ 35861.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 35861.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6bd3 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6bd3 
# UVM_INFO @ 35862.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x2199 VSR2:0x3399 psr:0x1 ACTUAL: VSR1:0x2199 VSR2:0x3399 psr:0x1 
# UVM_INFO @ 35862.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb2d8 pcout:0xb2d8 dr:0x2 sr1:0x6 sr2:0x0 IR_Exec:0xa5b2 NZP:0x0 M_Data:0x3399 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb2d8 pcout:0xb2d8 dr:0x2 sr1:0x6 sr2:0x0 IR_Exec:0xa5b2 NZP:0x0 M_Data:0x3399 enable_execute_status:0x0 
# UVM_INFO @ 35862.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb329 pc:0xb328 imem_rd:0x1ACTUAL: npc:0xb329 pc:0xb328 imem_rd:0x1
# UVM_INFO @ 35864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb2d8 
# UVM_INFO @ 35864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb329 pc:0xb328 imem_rd:0x0
# UVM_INFO @ 35881.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 35881.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 35881.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 35881.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb2d8 DMem_din:0x0000 DMem_rd:0x1 memout:0xe2eb ACTUAL: DMem_addr:0xb2d8 DMem_din:0x0000 DMem_rd:0x1 memout:0xe2eb 
# UVM_INFO @ 35882.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x6bd3 VSR2:0x3399 psr:0x1 ACTUAL: VSR1:0x6bd3 VSR2:0x3399 psr:0x1 
# UVM_INFO @ 35882.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb329 pc:0xb328 imem_rd:0x0ACTUAL: npc:0xb329 pc:0xb328 imem_rd:0x0
# UVM_INFO @ 35884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb2d8 
# UVM_INFO @ 35884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb329 pc:0xb328 imem_rd:0x0
# UVM_INFO @ 35901.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 35901.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 35901.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 35901.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xeee6 DMem_din:0x0000 DMem_rd:0x1 memout:0xeee6 ACTUAL: DMem_addr:0xeee6 DMem_din:0x0000 DMem_rd:0x1 memout:0xeee6 
# UVM_INFO @ 35902.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x6bd3 VSR2:0x3399 psr:0x1 ACTUAL: VSR1:0x6bd3 VSR2:0x3399 psr:0x1 
# UVM_INFO @ 35902.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb329 pc:0xb328 imem_rd:0x0ACTUAL: npc:0xb329 pc:0xb328 imem_rd:0x0
# UVM_INFO @ 35904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb2d8 
# UVM_INFO @ 35904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb32a pc:0xb329 imem_rd:0x1
# UVM_INFO @ 35921.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 35921.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 35921.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 35921.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 35921.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 111  
# IR PCOFFSET9         : 010011111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45864  
# **********************************************
# Time: 35921.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 111  
# IR PCOFFSET9         : 010011111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45864  
# **********************************************
# Time: 35921.000ns 
# 
# UVM_INFO @ 35921.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 35921.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa8d9 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa8d9 
# UVM_INFO @ 35922.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x6bd3 VSR2:0x3399 psr:0x4 ACTUAL: VSR1:0x6bd3 VSR2:0x3399 psr:0x4 
# UVM_INFO @ 35922.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb3c6 pcout:0xb3c6 dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x0e9f NZP:0x7 M_Data:0x3399 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb3c6 pcout:0xb3c6 dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x0e9f NZP:0x7 M_Data:0x3399 enable_execute_status:0x0 
# UVM_INFO @ 35922.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb32a pc:0xb329 imem_rd:0x1ACTUAL: npc:0xb32a pc:0xb329 imem_rd:0x1
# UVM_INFO @ 35924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb3c6 
# UVM_INFO @ 35924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb32b pc:0xb32a imem_rd:0x1
# UVM_INFO @ 35941.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 35941.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 35941.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 35941.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 35941.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 100  
# IR BaseR             : 111  
# IR PCOFFSET6         : 001010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45865  
# **********************************************
# Time: 35941.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 100  
# IR BaseR             : 111  
# IR PCOFFSET6         : 001010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45865  
# **********************************************
# Time: 35941.000ns 
# 
# UVM_INFO @ 35941.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 35941.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0681 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0681 
# UVM_INFO @ 35942.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xbb07 VSR2:0xe8d9 psr:0x4 ACTUAL: VSR1:0xbb07 VSR2:0xe8d9 psr:0x4 
# UVM_INFO @ 35942.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xbb11 pcout:0xbb11 dr:0x0 sr1:0x7 sr2:0x4 IR_Exec:0x79ca NZP:0x0 M_Data:0xe8d9 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xbb11 pcout:0xbb11 dr:0x0 sr1:0x7 sr2:0x4 IR_Exec:0x79ca NZP:0x0 M_Data:0xe8d9 enable_execute_status:0x0 
# UVM_INFO @ 35942.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb32b pc:0xb32a imem_rd:0x1ACTUAL: npc:0xb32b pc:0xb32a imem_rd:0x1
# UVM_INFO @ 35944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xbb11 
# UVM_INFO @ 35944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb32b pc:0xb32a imem_rd:0x0
# UVM_INFO @ 35961.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 35961.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 35961.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 35961.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xbb11 DMem_din:0xe8d9 DMem_rd:0x0 memout:0x6647 ACTUAL: DMem_addr:0xbb11 DMem_din:0xe8d9 DMem_rd:0x0 memout:0x6647 
# UVM_INFO @ 35962.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb3c6 VSR2:0xb3c6 psr:0x4 ACTUAL: VSR1:0xb3c6 VSR2:0xb3c6 psr:0x4 
# UVM_INFO @ 35962.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb32b pc:0xb32a imem_rd:0x0ACTUAL: npc:0xb32b pc:0xb32a imem_rd:0x0
# UVM_INFO @ 35964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xbb11 
# UVM_INFO @ 35964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb32c pc:0xb32b imem_rd:0x1
# UVM_INFO @ 35981.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 35981.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 35981.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 35981.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 000  
# IR PCOFFSET9         : 000110001  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45866  
# **********************************************
# Time: 35981.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 000  
# IR PCOFFSET9         : 000110001  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45866  
# **********************************************
# Time: 35981.000ns 
# 
# UVM_INFO @ 35981.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 35981.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xeaeb ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xeaeb 
# UVM_INFO @ 35982.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb3c6 VSR2:0xb3c6 psr:0x4 ACTUAL: VSR1:0xb3c6 VSR2:0xb3c6 psr:0x4 
# UVM_INFO @ 35982.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb35a pcout:0xb35a dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x2031 NZP:0x0 M_Data:0xb3c6 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb35a pcout:0xb35a dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x2031 NZP:0x0 M_Data:0xb3c6 enable_execute_status:0x0 
# UVM_INFO @ 35982.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb32c pc:0xb32b imem_rd:0x1ACTUAL: npc:0xb32c pc:0xb32b imem_rd:0x1
# UVM_INFO @ 35984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb35a 
# UVM_INFO @ 35984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb32c pc:0xb32b imem_rd:0x0
# UVM_INFO @ 36001.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 36001.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 36001.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 36001.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb35a DMem_din:0x0000 DMem_rd:0x1 memout:0x3a89 ACTUAL: DMem_addr:0xb35a DMem_din:0x0000 DMem_rd:0x1 memout:0x3a89 
# UVM_INFO @ 36002.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb3c6 VSR2:0xb3c6 psr:0x4 ACTUAL: VSR1:0xb3c6 VSR2:0xb3c6 psr:0x4 
# UVM_INFO @ 36002.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb32c pc:0xb32b imem_rd:0x0ACTUAL: npc:0xb32c pc:0xb32b imem_rd:0x0
# UVM_INFO @ 36004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb35a 
# UVM_INFO @ 36004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb32d pc:0xb32c imem_rd:0x1
# UVM_INFO @ 36021.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 36021.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 36021.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 36021.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe354 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe354 
# UVM_INFO @ 36022.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb3c6 VSR2:0xb3c6 psr:0x4 ACTUAL: VSR1:0xb3c6 VSR2:0xb3c6 psr:0x4 
# UVM_INFO @ 36022.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb32d pc:0xb32c imem_rd:0x1ACTUAL: npc:0xb32d pc:0xb32c imem_rd:0x1
# UVM_INFO @ 36024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb35a 
# UVM_INFO @ 36024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb32d pc:0xb32c imem_rd:0x0
# UVM_INFO @ 36041.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 36041.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 36041.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 36041.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb35a DMem_din:0x0000 DMem_rd:0x1 memout:0x28fa ACTUAL: DMem_addr:0xb35a DMem_din:0x0000 DMem_rd:0x1 memout:0x28fa 
# UVM_INFO @ 36042.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xe354 VSR2:0xe354 psr:0x4 ACTUAL: VSR1:0xe354 VSR2:0xe354 psr:0x4 
# UVM_INFO @ 36042.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb32d pc:0xb32c imem_rd:0x0ACTUAL: npc:0xb32d pc:0xb32c imem_rd:0x0
# UVM_INFO @ 36044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb35a 
# UVM_INFO @ 36044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb32e pc:0xb32d imem_rd:0x1
# UVM_INFO @ 36061.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 36061.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 36061.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 36061.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 36061.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd084 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd084 
# UVM_INFO @ 36062.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xe354 VSR2:0xe354 psr:0x4 ACTUAL: VSR1:0xe354 VSR2:0xe354 psr:0x4 
# UVM_INFO @ 36062.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb32e pc:0xb32d imem_rd:0x1ACTUAL: npc:0xb32e pc:0xb32d imem_rd:0x1
# UVM_INFO @ 36064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb35a 
# UVM_INFO @ 36064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb32e pc:0xb32d imem_rd:0x0
# UVM_INFO @ 36081.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 36081.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 36081.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 36081.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb35a DMem_din:0x0000 DMem_rd:0x1 memout:0xbb52 ACTUAL: DMem_addr:0xb35a DMem_din:0x0000 DMem_rd:0x1 memout:0xbb52 
# UVM_INFO @ 36082.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xa8d9 VSR2:0xa8d9 psr:0x4 ACTUAL: VSR1:0xa8d9 VSR2:0xa8d9 psr:0x4 
# UVM_INFO @ 36082.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb32e pc:0xb32d imem_rd:0x0ACTUAL: npc:0xb32e pc:0xb32d imem_rd:0x0
# UVM_INFO @ 36084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb35a 
# UVM_INFO @ 36084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb32f pc:0xb32e imem_rd:0x1
# UVM_INFO @ 36101.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 36101.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 36101.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 36101.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 010  
# IR PCOFFSET9         : 010110100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45869  
# **********************************************
# Time: 36101.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 010  
# IR PCOFFSET9         : 010110100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45869  
# **********************************************
# Time: 36101.000ns 
# 
# UVM_INFO @ 36101.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 36101.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa6cf ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa6cf 
# UVM_INFO @ 36102.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xa8d9 VSR2:0xa8d9 psr:0x4 ACTUAL: VSR1:0xa8d9 VSR2:0xa8d9 psr:0x4 
# UVM_INFO @ 36102.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb3e0 pcout:0xb3e0 dr:0x0 sr1:0x2 sr2:0x2 IR_Exec:0x34b4 NZP:0x0 M_Data:0xa8d9 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb3e0 pcout:0xb3e0 dr:0x0 sr1:0x2 sr2:0x2 IR_Exec:0x34b4 NZP:0x0 M_Data:0xa8d9 enable_execute_status:0x0 
# UVM_INFO @ 36102.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb32f pc:0xb32e imem_rd:0x1ACTUAL: npc:0xb32f pc:0xb32e imem_rd:0x1
# UVM_INFO @ 36104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb3e0 
# UVM_INFO @ 36104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb32f pc:0xb32e imem_rd:0x0
# UVM_INFO @ 36121.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 36121.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 36121.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 36121.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb3e0 DMem_din:0xa8d9 DMem_rd:0x0 memout:0x33c3 ACTUAL: DMem_addr:0xb3e0 DMem_din:0xa8d9 DMem_rd:0x0 memout:0x33c3 
# UVM_INFO @ 36122.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xe354 VSR2:0xe354 psr:0x4 ACTUAL: VSR1:0xe354 VSR2:0xe354 psr:0x4 
# UVM_INFO @ 36122.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb32f pc:0xb32e imem_rd:0x0ACTUAL: npc:0xb32f pc:0xb32e imem_rd:0x0
# UVM_INFO @ 36124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb3e0 
# UVM_INFO @ 36124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb330 pc:0xb32f imem_rd:0x1
# UVM_INFO @ 36141.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 36141.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 36141.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 36141.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 36141.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x19bf ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x19bf 
# UVM_INFO @ 36142.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xe354 VSR2:0xe354 psr:0x4 ACTUAL: VSR1:0xe354 VSR2:0xe354 psr:0x4 
# UVM_INFO @ 36142.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb330 pc:0xb32f imem_rd:0x1ACTUAL: npc:0xb330 pc:0xb32f imem_rd:0x1
# UVM_INFO @ 36144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb3e0 
# UVM_INFO @ 36144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb330 pc:0xb32f imem_rd:0x0
# UVM_INFO @ 36161.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 36161.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 36161.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 36161.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb3e0 DMem_din:0xa8d9 DMem_rd:0x0 memout:0xa2fe ACTUAL: DMem_addr:0xb3e0 DMem_din:0xa8d9 DMem_rd:0x0 memout:0xa2fe 
# UVM_INFO @ 36162.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xe354 VSR2:0xe354 psr:0x4 ACTUAL: VSR1:0xe354 VSR2:0xe354 psr:0x4 
# UVM_INFO @ 36162.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb330 pc:0xb32f imem_rd:0x0ACTUAL: npc:0xb330 pc:0xb32f imem_rd:0x0
# UVM_INFO @ 36164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb3e0 
# UVM_INFO @ 36164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb331 pc:0xb330 imem_rd:0x1
# UVM_INFO @ 36181.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 36181.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 36181.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 36181.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 100  
# IR PCOFFSET9         : 000101110  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45871  
# **********************************************
# Time: 36181.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 100  
# IR PCOFFSET9         : 000101110  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45871  
# **********************************************
# Time: 36181.000ns 
# 
# UVM_INFO @ 36181.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 36181.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc7ef ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc7ef 
# UVM_INFO @ 36182.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xe354 VSR2:0xe354 psr:0x4 ACTUAL: VSR1:0xe354 VSR2:0xe354 psr:0x4 
# UVM_INFO @ 36182.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb35c pcout:0xb35c dr:0x4 sr1:0x0 sr2:0x0 IR_Exec:0x282e NZP:0x0 M_Data:0xe354 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb35c pcout:0xb35c dr:0x4 sr1:0x0 sr2:0x0 IR_Exec:0x282e NZP:0x0 M_Data:0xe354 enable_execute_status:0x0 
# UVM_INFO @ 36182.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb331 pc:0xb330 imem_rd:0x1ACTUAL: npc:0xb331 pc:0xb330 imem_rd:0x1
# UVM_INFO @ 36184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb35c 
# UVM_INFO @ 36184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb331 pc:0xb330 imem_rd:0x0
# UVM_INFO @ 36201.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 36201.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 36201.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 36201.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb35c DMem_din:0x0000 DMem_rd:0x1 memout:0x8373 ACTUAL: DMem_addr:0xb35c DMem_din:0x0000 DMem_rd:0x1 memout:0x8373 
# UVM_INFO @ 36202.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xe354 VSR2:0xe354 psr:0x4 ACTUAL: VSR1:0xe354 VSR2:0xe354 psr:0x4 
# UVM_INFO @ 36202.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb331 pc:0xb330 imem_rd:0x0ACTUAL: npc:0xb331 pc:0xb330 imem_rd:0x0
# UVM_INFO @ 36204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb35c 
# UVM_INFO @ 36204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb332 pc:0xb331 imem_rd:0x1
# UVM_INFO @ 36221.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 36221.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 36221.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 36221.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe4d9 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe4d9 
# UVM_INFO @ 36222.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xe354 VSR2:0xe354 psr:0x4 ACTUAL: VSR1:0xe354 VSR2:0xe354 psr:0x4 
# UVM_INFO @ 36222.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb332 pc:0xb331 imem_rd:0x1ACTUAL: npc:0xb332 pc:0xb331 imem_rd:0x1
# UVM_INFO @ 36224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb35c 
# UVM_INFO @ 36224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb332 pc:0xb331 imem_rd:0x0
# UVM_INFO @ 36241.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 36241.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 36241.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 36241.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb35c DMem_din:0x0000 DMem_rd:0x1 memout:0xb83e ACTUAL: DMem_addr:0xb35c DMem_din:0x0000 DMem_rd:0x1 memout:0xb83e 
# UVM_INFO @ 36242.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xe354 VSR2:0xe354 psr:0x4 ACTUAL: VSR1:0xe354 VSR2:0xe354 psr:0x4 
# UVM_INFO @ 36242.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb332 pc:0xb331 imem_rd:0x0ACTUAL: npc:0xb332 pc:0xb331 imem_rd:0x0
# UVM_INFO @ 36244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb35c 
# UVM_INFO @ 36244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb333 pc:0xb332 imem_rd:0x1
# UVM_INFO @ 36261.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 36261.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 36261.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 36261.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 36261.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x518d ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x518d 
# UVM_INFO @ 36262.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xe354 VSR2:0xe354 psr:0x4 ACTUAL: VSR1:0xe354 VSR2:0xe354 psr:0x4 
# UVM_INFO @ 36262.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb333 pc:0xb332 imem_rd:0x1ACTUAL: npc:0xb333 pc:0xb332 imem_rd:0x1
# UVM_INFO @ 36264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb35c 
# UVM_INFO @ 36264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb333 pc:0xb332 imem_rd:0x0
# UVM_INFO @ 36281.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 36281.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 36281.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 36281.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb35c DMem_din:0x0000 DMem_rd:0x1 memout:0x74fe ACTUAL: DMem_addr:0xb35c DMem_din:0x0000 DMem_rd:0x1 memout:0x74fe 
# UVM_INFO @ 36282.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xc4e0 VSR2:0xbb07 psr:0x4 ACTUAL: VSR1:0xc4e0 VSR2:0xbb07 psr:0x4 
# UVM_INFO @ 36282.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb333 pc:0xb332 imem_rd:0x0ACTUAL: npc:0xb333 pc:0xb332 imem_rd:0x0
# UVM_INFO @ 36284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb35c 
# UVM_INFO @ 36284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb334 pc:0xb333 imem_rd:0x1
# UVM_INFO @ 36301.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 36301.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 36301.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 36301.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 36301.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 001  
# IR SR1               : 011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45874  
# **********************************************
# Time: 36301.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 001  
# IR SR1               : 011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45874  
# **********************************************
# Time: 36301.000ns 
# 
# UVM_INFO @ 36301.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 36301.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9553 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9553 
# UVM_INFO @ 36302.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xc4e0 VSR2:0xbb07 psr:0x4 ACTUAL: VSR1:0xc4e0 VSR2:0xbb07 psr:0x4 
# UVM_INFO @ 36302.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x3b1f pcout:0x3b1f dr:0x1 sr1:0x3 sr2:0x7 IR_Exec:0x92ff NZP:0x0 M_Data:0xbb07 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x3b1f pcout:0x3b1f dr:0x1 sr1:0x3 sr2:0x7 IR_Exec:0x92ff NZP:0x0 M_Data:0xbb07 enable_execute_status:0x0 
# UVM_INFO @ 36302.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb334 pc:0xb333 imem_rd:0x1ACTUAL: npc:0xb334 pc:0xb333 imem_rd:0x1
# UVM_INFO @ 36304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3b1f 
# UVM_INFO @ 36304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb335 pc:0xb334 imem_rd:0x1
# UVM_INFO @ 36321.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 36321.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 36321.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 36321.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 36321.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 010  
# IR PCOFFSET9         : 100011100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45875  
# **********************************************
# Time: 36321.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 010  
# IR PCOFFSET9         : 100011100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45875  
# **********************************************
# Time: 36321.000ns 
# 
# UVM_INFO @ 36321.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 36321.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6cc1 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6cc1 
# UVM_INFO @ 36322.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xe4d9 VSR2:0xa8d9 psr:0x1 ACTUAL: VSR1:0xe4d9 VSR2:0xa8d9 psr:0x1 
# UVM_INFO @ 36322.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb24e pcout:0xb24e dr:0x0 sr1:0x4 sr2:0x2 IR_Exec:0x351c NZP:0x0 M_Data:0xa8d9 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb24e pcout:0xb24e dr:0x0 sr1:0x4 sr2:0x2 IR_Exec:0x351c NZP:0x0 M_Data:0xa8d9 enable_execute_status:0x0 
# UVM_INFO @ 36322.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb335 pc:0xb334 imem_rd:0x1ACTUAL: npc:0xb335 pc:0xb334 imem_rd:0x1
# UVM_INFO @ 36324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb24e 
# UVM_INFO @ 36324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb335 pc:0xb334 imem_rd:0x0
# UVM_INFO @ 36341.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 36341.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 36341.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 36341.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb24e DMem_din:0xa8d9 DMem_rd:0x0 memout:0x0992 ACTUAL: DMem_addr:0xb24e DMem_din:0xa8d9 DMem_rd:0x0 memout:0x0992 
# UVM_INFO @ 36342.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xe4d9 VSR2:0xa8d9 psr:0x1 ACTUAL: VSR1:0xe4d9 VSR2:0xa8d9 psr:0x1 
# UVM_INFO @ 36342.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb335 pc:0xb334 imem_rd:0x0ACTUAL: npc:0xb335 pc:0xb334 imem_rd:0x0
# UVM_INFO @ 36344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb24e 
# UVM_INFO @ 36344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb336 pc:0xb335 imem_rd:0x1
# UVM_INFO @ 36361.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 36361.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 36361.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 36361.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 36361.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 010  
# IR PCOFFSET9         : 100011100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45876  
# **********************************************
# Time: 36361.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 010  
# IR PCOFFSET9         : 100011100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45876  
# **********************************************
# Time: 36361.000ns 
# 
# UVM_INFO @ 36361.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 36361.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6e36 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6e36 
# UVM_INFO @ 36362.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xe4d9 VSR2:0xa8d9 psr:0x1 ACTUAL: VSR1:0xe4d9 VSR2:0xa8d9 psr:0x1 
# UVM_INFO @ 36362.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb24f pcout:0xb24f dr:0x0 sr1:0x4 sr2:0x2 IR_Exec:0x351c NZP:0x0 M_Data:0xa8d9 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb24f pcout:0xb24f dr:0x0 sr1:0x4 sr2:0x2 IR_Exec:0x351c NZP:0x0 M_Data:0xa8d9 enable_execute_status:0x0 
# UVM_INFO @ 36362.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb336 pc:0xb335 imem_rd:0x1ACTUAL: npc:0xb336 pc:0xb335 imem_rd:0x1
# UVM_INFO @ 36364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb24f 
# UVM_INFO @ 36364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb336 pc:0xb335 imem_rd:0x0
# UVM_INFO @ 36381.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 36381.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 36381.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 36381.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb24f DMem_din:0xa8d9 DMem_rd:0x0 memout:0x6fbe ACTUAL: DMem_addr:0xb24f DMem_din:0xa8d9 DMem_rd:0x0 memout:0x6fbe 
# UVM_INFO @ 36382.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xc4e0 VSR2:0xe354 psr:0x1 ACTUAL: VSR1:0xc4e0 VSR2:0xe354 psr:0x1 
# UVM_INFO @ 36382.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb336 pc:0xb335 imem_rd:0x0ACTUAL: npc:0xb336 pc:0xb335 imem_rd:0x0
# UVM_INFO @ 36384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb24f 
# UVM_INFO @ 36384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb337 pc:0xb336 imem_rd:0x1
# UVM_INFO @ 36401.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 36401.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 36401.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 36401.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 36401.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 101  
# IR PCOFFSET9         : 011000111  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45877  
# **********************************************
# Time: 36401.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 101  
# IR PCOFFSET9         : 011000111  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45877  
# **********************************************
# Time: 36401.000ns 
# 
# UVM_INFO @ 36401.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 36401.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2799 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2799 
# UVM_INFO @ 36402.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xc4e0 VSR2:0xe354 psr:0x1 ACTUAL: VSR1:0xc4e0 VSR2:0xe354 psr:0x1 
# UVM_INFO @ 36402.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb3fb pcout:0xb3fb dr:0x5 sr1:0x3 sr2:0x0 IR_Exec:0x2ac7 NZP:0x0 M_Data:0xe354 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb3fb pcout:0xb3fb dr:0x5 sr1:0x3 sr2:0x0 IR_Exec:0x2ac7 NZP:0x0 M_Data:0xe354 enable_execute_status:0x0 
# UVM_INFO @ 36402.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb337 pc:0xb336 imem_rd:0x1ACTUAL: npc:0xb337 pc:0xb336 imem_rd:0x1
# UVM_INFO @ 36404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb3fb 
# UVM_INFO @ 36404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb337 pc:0xb336 imem_rd:0x0
# UVM_INFO @ 36421.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 36421.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 36421.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 36421.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb3fb DMem_din:0x0000 DMem_rd:0x1 memout:0x6174 ACTUAL: DMem_addr:0xb3fb DMem_din:0x0000 DMem_rd:0x1 memout:0x6174 
# UVM_INFO @ 36422.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xa8d9 VSR2:0xe4d9 psr:0x1 ACTUAL: VSR1:0xa8d9 VSR2:0xe4d9 psr:0x1 
# UVM_INFO @ 36422.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb337 pc:0xb336 imem_rd:0x0ACTUAL: npc:0xb337 pc:0xb336 imem_rd:0x0
# UVM_INFO @ 36424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb3fb 
# UVM_INFO @ 36424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb338 pc:0xb337 imem_rd:0x1
# UVM_INFO @ 36441.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 36441.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 36441.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 36441.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 100  
# IR BaseR             : 010  
# IR PCOFFSET6         : 001011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45878  
# **********************************************
# Time: 36441.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 100  
# IR BaseR             : 010  
# IR PCOFFSET6         : 001011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45878  
# **********************************************
# Time: 36441.000ns 
# 
# UVM_INFO @ 36441.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 36441.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa105 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa105 
# UVM_INFO @ 36442.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xa8d9 VSR2:0xe4d9 psr:0x4 ACTUAL: VSR1:0xa8d9 VSR2:0xe4d9 psr:0x4 
# UVM_INFO @ 36442.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xa8e4 pcout:0xa8e4 dr:0x0 sr1:0x2 sr2:0x4 IR_Exec:0x788b NZP:0x0 M_Data:0xe4d9 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xa8e4 pcout:0xa8e4 dr:0x0 sr1:0x2 sr2:0x4 IR_Exec:0x788b NZP:0x0 M_Data:0xe4d9 enable_execute_status:0x0 
# UVM_INFO @ 36442.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb338 pc:0xb337 imem_rd:0x1ACTUAL: npc:0xb338 pc:0xb337 imem_rd:0x1
# UVM_INFO @ 36444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xa8e4 
# UVM_INFO @ 36444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb338 pc:0xb337 imem_rd:0x0
# UVM_INFO @ 36461.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 36461.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 36461.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 36461.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xa8e4 DMem_din:0xe4d9 DMem_rd:0x0 memout:0x6cf7 ACTUAL: DMem_addr:0xa8e4 DMem_din:0xe4d9 DMem_rd:0x0 memout:0x6cf7 
# UVM_INFO @ 36462.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xe354 VSR2:0xe354 psr:0x4 ACTUAL: VSR1:0xe354 VSR2:0xe354 psr:0x4 
# UVM_INFO @ 36462.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb338 pc:0xb337 imem_rd:0x0ACTUAL: npc:0xb338 pc:0xb337 imem_rd:0x0
# UVM_INFO @ 36464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xa8e4 
# UVM_INFO @ 36464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb339 pc:0xb338 imem_rd:0x1
# UVM_INFO @ 36481.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 36481.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 36481.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 36481.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 36481.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x292a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x292a 
# UVM_INFO @ 36482.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xe354 VSR2:0xe354 psr:0x4 ACTUAL: VSR1:0xe354 VSR2:0xe354 psr:0x4 
# UVM_INFO @ 36482.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb339 pc:0xb338 imem_rd:0x1ACTUAL: npc:0xb339 pc:0xb338 imem_rd:0x1
# UVM_INFO @ 36484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xa8e4 
# UVM_INFO @ 36484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb339 pc:0xb338 imem_rd:0x0
# UVM_INFO @ 36501.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 36501.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 36501.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 36501.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xa8e4 DMem_din:0xe4d9 DMem_rd:0x0 memout:0xb23b ACTUAL: DMem_addr:0xa8e4 DMem_din:0xe4d9 DMem_rd:0x0 memout:0xb23b 
# UVM_INFO @ 36502.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xe354 VSR2:0x2199 psr:0x4 ACTUAL: VSR1:0xe354 VSR2:0x2199 psr:0x4 
# UVM_INFO @ 36502.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb339 pc:0xb338 imem_rd:0x0ACTUAL: npc:0xb339 pc:0xb338 imem_rd:0x0
# UVM_INFO @ 36504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xa8e4 
# UVM_INFO @ 36504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb33a pc:0xb339 imem_rd:0x1
# UVM_INFO @ 36521.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 36521.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 36521.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 36521.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 36521.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 110  
# IR BaseR             : 000  
# IR PCOFFSET6         : 100110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45880  
# **********************************************
# Time: 36521.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 110  
# IR BaseR             : 000  
# IR PCOFFSET6         : 100110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45880  
# **********************************************
# Time: 36521.000ns 
# 
# UVM_INFO @ 36521.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 36521.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3956 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3956 
# UVM_INFO @ 36522.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xe354 VSR2:0x2199 psr:0x4 ACTUAL: VSR1:0xe354 VSR2:0x2199 psr:0x4 
# UVM_INFO @ 36522.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xe33a pcout:0xe33a dr:0x0 sr1:0x0 sr2:0x6 IR_Exec:0x7c26 NZP:0x0 M_Data:0x2199 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xe33a pcout:0xe33a dr:0x0 sr1:0x0 sr2:0x6 IR_Exec:0x7c26 NZP:0x0 M_Data:0x2199 enable_execute_status:0x0 
# UVM_INFO @ 36522.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb33a pc:0xb339 imem_rd:0x1ACTUAL: npc:0xb33a pc:0xb339 imem_rd:0x1
# UVM_INFO @ 36524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xe33a 
# UVM_INFO @ 36524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb33a pc:0xb339 imem_rd:0x0
# UVM_INFO @ 36541.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 36541.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 36541.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 36541.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xe33a DMem_din:0x2199 DMem_rd:0x0 memout:0x4a89 ACTUAL: DMem_addr:0xe33a DMem_din:0x2199 DMem_rd:0x0 memout:0x4a89 
# UVM_INFO @ 36542.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3b1f VSR2:0x3b1f psr:0x4 ACTUAL: VSR1:0x3b1f VSR2:0x3b1f psr:0x4 
# UVM_INFO @ 36542.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb33a pc:0xb339 imem_rd:0x0ACTUAL: npc:0xb33a pc:0xb339 imem_rd:0x0
# UVM_INFO @ 36544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xe33a 
# UVM_INFO @ 36544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb33b pc:0xb33a imem_rd:0x1
# UVM_INFO @ 36561.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 36561.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 36561.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 36561.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 36561.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 001  
# IR BaseR             : 001  
# IR PCOFFSET6         : 110101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45881  
# **********************************************
# Time: 36561.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 001  
# IR BaseR             : 001  
# IR PCOFFSET6         : 110101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45881  
# **********************************************
# Time: 36561.000ns 
# 
# UVM_INFO @ 36561.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 36561.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6328 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6328 
# UVM_INFO @ 36562.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3b1f VSR2:0x3b1f psr:0x4 ACTUAL: VSR1:0x3b1f VSR2:0x3b1f psr:0x4 
# UVM_INFO @ 36562.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x3b14 pcout:0x3b14 dr:0x0 sr1:0x1 sr2:0x1 IR_Exec:0x7275 NZP:0x0 M_Data:0x3b1f enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x3b14 pcout:0x3b14 dr:0x0 sr1:0x1 sr2:0x1 IR_Exec:0x7275 NZP:0x0 M_Data:0x3b1f enable_execute_status:0x0 
# UVM_INFO @ 36562.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb33b pc:0xb33a imem_rd:0x1ACTUAL: npc:0xb33b pc:0xb33a imem_rd:0x1
# UVM_INFO @ 36564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x3b14 
# UVM_INFO @ 36564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb33b pc:0xb33a imem_rd:0x0
# UVM_INFO @ 36581.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 36581.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 36581.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 36581.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x3b14 DMem_din:0x3b1f DMem_rd:0x0 memout:0x6d95 ACTUAL: DMem_addr:0x3b14 DMem_din:0x3b1f DMem_rd:0x0 memout:0x6d95 
# UVM_INFO @ 36582.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xe354 VSR2:0xe354 psr:0x4 ACTUAL: VSR1:0xe354 VSR2:0xe354 psr:0x4 
# UVM_INFO @ 36582.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb33b pc:0xb33a imem_rd:0x0ACTUAL: npc:0xb33b pc:0xb33a imem_rd:0x0
# UVM_INFO @ 36584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3b14 
# UVM_INFO @ 36584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb33c pc:0xb33b imem_rd:0x1
# UVM_INFO @ 36601.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 36601.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 36601.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 36601.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 36601.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 000  
# IR PCOFFSET9         : 000010110  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45882  
# **********************************************
# Time: 36601.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 000  
# IR PCOFFSET9         : 000010110  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45882  
# **********************************************
# Time: 36601.000ns 
# 
# UVM_INFO @ 36601.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 36601.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2a0f ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2a0f 
# UVM_INFO @ 36602.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xe354 VSR2:0xe354 psr:0x4 ACTUAL: VSR1:0xe354 VSR2:0xe354 psr:0x4 
# UVM_INFO @ 36602.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb34f pcout:0xb34f dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0xa016 NZP:0x0 M_Data:0xe354 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb34f pcout:0xb34f dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0xa016 NZP:0x0 M_Data:0xe354 enable_execute_status:0x0 
# UVM_INFO @ 36602.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb33c pc:0xb33b imem_rd:0x1ACTUAL: npc:0xb33c pc:0xb33b imem_rd:0x1
# UVM_INFO @ 36604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb34f 
# UVM_INFO @ 36604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb33c pc:0xb33b imem_rd:0x0
# UVM_INFO @ 36621.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 36621.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 36621.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 36621.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb34f DMem_din:0x0000 DMem_rd:0x1 memout:0x0b59 ACTUAL: DMem_addr:0xb34f DMem_din:0x0000 DMem_rd:0x1 memout:0x0b59 
# UVM_INFO @ 36622.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3b1f VSR2:0xbb07 psr:0x4 ACTUAL: VSR1:0x3b1f VSR2:0xbb07 psr:0x4 
# UVM_INFO @ 36622.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb33c pc:0xb33b imem_rd:0x0ACTUAL: npc:0xb33c pc:0xb33b imem_rd:0x0
# UVM_INFO @ 36624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb34f 
# UVM_INFO @ 36624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb33c pc:0xb33b imem_rd:0x0
# UVM_INFO @ 36641.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 36641.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 36641.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 36641.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xfb42 DMem_din:0x0000 DMem_rd:0x1 memout:0xfb42 ACTUAL: DMem_addr:0xfb42 DMem_din:0x0000 DMem_rd:0x1 memout:0xfb42 
# UVM_INFO @ 36642.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3b1f VSR2:0xbb07 psr:0x4 ACTUAL: VSR1:0x3b1f VSR2:0xbb07 psr:0x4 
# UVM_INFO @ 36642.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb33c pc:0xb33b imem_rd:0x0ACTUAL: npc:0xb33c pc:0xb33b imem_rd:0x0
# UVM_INFO @ 36644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb34f 
# UVM_INFO @ 36644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb33d pc:0xb33c imem_rd:0x1
# UVM_INFO @ 36661.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 36661.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 36661.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 36661.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 36661.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 011  
# IR SR1               : 001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45883  
# **********************************************
# Time: 36661.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 011  
# IR SR1               : 001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45883  
# **********************************************
# Time: 36661.000ns 
# 
# UVM_INFO @ 36661.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 36661.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x55b1 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x55b1 
# UVM_INFO @ 36662.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3b1f VSR2:0xbb07 psr:0x1 ACTUAL: VSR1:0x3b1f VSR2:0xbb07 psr:0x1 
# UVM_INFO @ 36662.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xc4e0 pcout:0xc4e0 dr:0x3 sr1:0x1 sr2:0x7 IR_Exec:0x967f NZP:0x0 M_Data:0xbb07 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xc4e0 pcout:0xc4e0 dr:0x3 sr1:0x1 sr2:0x7 IR_Exec:0x967f NZP:0x0 M_Data:0xbb07 enable_execute_status:0x0 
# UVM_INFO @ 36662.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb33d pc:0xb33c imem_rd:0x1ACTUAL: npc:0xb33d pc:0xb33c imem_rd:0x1
# UVM_INFO @ 36664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xc4e0 
# UVM_INFO @ 36664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb33e pc:0xb33d imem_rd:0x1
# UVM_INFO @ 36681.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 36681.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 36681.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 36681.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 36681.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 100  
# IR SR1               : 111  
# IR IM                : 0  
# IR SR2               : 101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45884  
# **********************************************
# Time: 36681.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 100  
# IR SR1               : 111  
# IR IM                : 0  
# IR SR2               : 101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45884  
# **********************************************
# Time: 36681.000ns 
# 
# UVM_INFO @ 36681.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 36681.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5bc0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5bc0 
# UVM_INFO @ 36682.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xbb07 VSR2:0xa105 psr:0x4 ACTUAL: VSR1:0xbb07 VSR2:0xa105 psr:0x4 
# UVM_INFO @ 36682.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xa105 pcout:0xa105 dr:0x4 sr1:0x7 sr2:0x5 IR_Exec:0x59c5 NZP:0x0 M_Data:0xa105 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xa105 pcout:0xa105 dr:0x4 sr1:0x7 sr2:0x5 IR_Exec:0x59c5 NZP:0x0 M_Data:0xa105 enable_execute_status:0x0 
# UVM_INFO @ 36682.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb33e pc:0xb33d imem_rd:0x1ACTUAL: npc:0xb33e pc:0xb33d imem_rd:0x1
# UVM_INFO @ 36684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xa105 
# UVM_INFO @ 36684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb33f pc:0xb33e imem_rd:0x1
# UVM_INFO @ 36701.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 36701.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 36701.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 36701.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 36701.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 100  
# IR SR1               : 111  
# IR IM                : 0  
# IR SR2               : 101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45885  
# **********************************************
# Time: 36701.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 100  
# IR SR1               : 111  
# IR IM                : 0  
# IR SR2               : 101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45885  
# **********************************************
# Time: 36701.000ns 
# 
# UVM_INFO @ 36701.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 36701.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xaa26 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xaa26 
# UVM_INFO @ 36702.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xbb07 VSR2:0xa105 psr:0x4 ACTUAL: VSR1:0xbb07 VSR2:0xa105 psr:0x4 
# UVM_INFO @ 36702.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xa105 pcout:0xa105 dr:0x4 sr1:0x7 sr2:0x5 IR_Exec:0x59c5 NZP:0x0 M_Data:0xa105 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xa105 pcout:0xa105 dr:0x4 sr1:0x7 sr2:0x5 IR_Exec:0x59c5 NZP:0x0 M_Data:0xa105 enable_execute_status:0x0 
# UVM_INFO @ 36702.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb33f pc:0xb33e imem_rd:0x1ACTUAL: npc:0xb33f pc:0xb33e imem_rd:0x1
# UVM_INFO @ 36704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xa105 
# UVM_INFO @ 36704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb340 pc:0xb33f imem_rd:0x1
# UVM_INFO @ 36721.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 36721.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 36721.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 36721.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 36721.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 111  
# IR PCOFFSET9         : 101000100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45886  
# **********************************************
# Time: 36721.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 111  
# IR PCOFFSET9         : 101000100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45886  
# **********************************************
# Time: 36721.000ns 
# 
# UVM_INFO @ 36721.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 36721.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7e9b ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7e9b 
# UVM_INFO @ 36722.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xa105 VSR2:0xbb07 psr:0x4 ACTUAL: VSR1:0xa105 VSR2:0xbb07 psr:0x4 
# UVM_INFO @ 36722.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb281 pcout:0xb281 dr:0x0 sr1:0x5 sr2:0x7 IR_Exec:0x3f44 NZP:0x0 M_Data:0xbb07 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb281 pcout:0xb281 dr:0x0 sr1:0x5 sr2:0x7 IR_Exec:0x3f44 NZP:0x0 M_Data:0xbb07 enable_execute_status:0x0 
# UVM_INFO @ 36722.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb340 pc:0xb33f imem_rd:0x1ACTUAL: npc:0xb340 pc:0xb33f imem_rd:0x1
# UVM_INFO @ 36724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb281 
# UVM_INFO @ 36724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb340 pc:0xb33f imem_rd:0x0
# UVM_INFO @ 36741.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 36741.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 36741.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 36741.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb281 DMem_din:0xbb07 DMem_rd:0x0 memout:0xad60 ACTUAL: DMem_addr:0xb281 DMem_din:0xbb07 DMem_rd:0x0 memout:0xad60 
# UVM_INFO @ 36742.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xa105 VSR2:0xbb07 psr:0x4 ACTUAL: VSR1:0xa105 VSR2:0xbb07 psr:0x4 
# UVM_INFO @ 36742.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb340 pc:0xb33f imem_rd:0x0ACTUAL: npc:0xb340 pc:0xb33f imem_rd:0x0
# UVM_INFO @ 36744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb281 
# UVM_INFO @ 36744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb341 pc:0xb340 imem_rd:0x1
# UVM_INFO @ 36761.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 36761.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 36761.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 36761.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 36761.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 111  
# IR PCOFFSET9         : 101000100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45887  
# **********************************************
# Time: 36761.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 111  
# IR PCOFFSET9         : 101000100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45887  
# **********************************************
# Time: 36761.000ns 
# 
# UVM_INFO @ 36761.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 36761.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc780 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc780 
# UVM_INFO @ 36762.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xa105 VSR2:0xbb07 psr:0x4 ACTUAL: VSR1:0xa105 VSR2:0xbb07 psr:0x4 
# UVM_INFO @ 36762.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb282 pcout:0xb282 dr:0x0 sr1:0x5 sr2:0x7 IR_Exec:0x3f44 NZP:0x0 M_Data:0xbb07 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb282 pcout:0xb282 dr:0x0 sr1:0x5 sr2:0x7 IR_Exec:0x3f44 NZP:0x0 M_Data:0xbb07 enable_execute_status:0x0 
# UVM_INFO @ 36762.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb341 pc:0xb340 imem_rd:0x1ACTUAL: npc:0xb341 pc:0xb340 imem_rd:0x1
# UVM_INFO @ 36764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb282 
# UVM_INFO @ 36764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb341 pc:0xb340 imem_rd:0x0
# UVM_INFO @ 36781.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 36781.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 36781.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 36781.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb282 DMem_din:0xbb07 DMem_rd:0x0 memout:0xde6c ACTUAL: DMem_addr:0xb282 DMem_din:0xbb07 DMem_rd:0x0 memout:0xde6c 
# UVM_INFO @ 36782.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x55b1 VSR2:0x2199 psr:0x4 ACTUAL: VSR1:0x55b1 VSR2:0x2199 psr:0x4 
# UVM_INFO @ 36782.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb341 pc:0xb340 imem_rd:0x0ACTUAL: npc:0xb341 pc:0xb340 imem_rd:0x0
# UVM_INFO @ 36784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb282 
# UVM_INFO @ 36784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb342 pc:0xb341 imem_rd:0x1
# UVM_INFO @ 36801.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 36801.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 36801.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 36801.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 110  
# IR BaseR             : 000  
# IR PCOFFSET6         : 110001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45888  
# **********************************************
# Time: 36801.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 110  
# IR BaseR             : 000  
# IR PCOFFSET6         : 110001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45888  
# **********************************************
# Time: 36801.000ns 
# 
# UVM_INFO @ 36801.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 36801.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6101 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6101 
# UVM_INFO @ 36802.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x55b1 VSR2:0x2199 psr:0x4 ACTUAL: VSR1:0x55b1 VSR2:0x2199 psr:0x4 
# UVM_INFO @ 36802.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x55a2 pcout:0x55a2 dr:0x0 sr1:0x0 sr2:0x6 IR_Exec:0x7c31 NZP:0x0 M_Data:0x2199 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x55a2 pcout:0x55a2 dr:0x0 sr1:0x0 sr2:0x6 IR_Exec:0x7c31 NZP:0x0 M_Data:0x2199 enable_execute_status:0x0 
# UVM_INFO @ 36802.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb342 pc:0xb341 imem_rd:0x1ACTUAL: npc:0xb342 pc:0xb341 imem_rd:0x1
# UVM_INFO @ 36804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x55a2 
# UVM_INFO @ 36804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb342 pc:0xb341 imem_rd:0x0
# UVM_INFO @ 36821.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 36821.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 36821.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 36821.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x55a2 DMem_din:0x2199 DMem_rd:0x0 memout:0x9fae ACTUAL: DMem_addr:0x55a2 DMem_din:0x2199 DMem_rd:0x0 memout:0x9fae 
# UVM_INFO @ 36822.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x55b1 VSR2:0x55b1 psr:0x4 ACTUAL: VSR1:0x55b1 VSR2:0x55b1 psr:0x4 
# UVM_INFO @ 36822.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb342 pc:0xb341 imem_rd:0x0ACTUAL: npc:0xb342 pc:0xb341 imem_rd:0x0
# UVM_INFO @ 36824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x55a2 
# UVM_INFO @ 36824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb342 pc:0xb341 imem_rd:0x0
# UVM_INFO @ 36841.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 36841.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 36841.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 36841.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 36841.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xee0a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xee0a 
# UVM_INFO @ 36842.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x55b1 VSR2:0x55b1 psr:0x4 ACTUAL: VSR1:0x55b1 VSR2:0x55b1 psr:0x4 
# UVM_INFO @ 36842.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb342 pc:0xb341 imem_rd:0x0ACTUAL: npc:0xb342 pc:0xb341 imem_rd:0x0
# UVM_INFO @ 36844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x55a2 
# UVM_INFO @ 36844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb342 pc:0xb341 imem_rd:0x0
# UVM_INFO @ 36861.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 36861.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 36861.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 36861.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x55a2 DMem_din:0x2199 DMem_rd:0x0 memout:0xcae1 ACTUAL: DMem_addr:0x55a2 DMem_din:0x2199 DMem_rd:0x0 memout:0xcae1 
# UVM_INFO @ 36862.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xbb07 VSR2:0x55b1 psr:0x4 ACTUAL: VSR1:0xbb07 VSR2:0x55b1 psr:0x4 
# UVM_INFO @ 36862.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb342 pc:0xb341 imem_rd:0x0ACTUAL: npc:0xb342 pc:0xb341 imem_rd:0x0
# UVM_INFO @ 36864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x55a2 
# UVM_INFO @ 36864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb342 pc:0xb341 imem_rd:0x0
# UVM_INFO @ 36881.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 36881.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 36881.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 36881.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 36881.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb4f0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb4f0 
# UVM_INFO @ 36882.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xbb07 VSR2:0x55b1 psr:0x4 ACTUAL: VSR1:0xbb07 VSR2:0x55b1 psr:0x4 
# UVM_INFO @ 36882.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb31c pcout:0xb31c dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0x0bdb NZP:0x5 M_Data:0x55b1 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb31c pcout:0xb31c dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0x0bdb NZP:0x5 M_Data:0x55b1 enable_execute_status:0x0 
# UVM_INFO @ 36882.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb342 pc:0xb341 imem_rd:0x0ACTUAL: npc:0xb342 pc:0xb341 imem_rd:0x0
# UVM_INFO @ 36884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb31c 
# UVM_INFO @ 36884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb343 pc:0xb342 imem_rd:0x1
# UVM_INFO @ 36901.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 36901.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 36901.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 36901.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xeabc ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xeabc 
# UVM_INFO @ 36902.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xbb07 VSR2:0x55b1 psr:0x4 ACTUAL: VSR1:0xbb07 VSR2:0x55b1 psr:0x4 
# UVM_INFO @ 36902.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb343 pc:0xb342 imem_rd:0x1ACTUAL: npc:0xb343 pc:0xb342 imem_rd:0x1
# UVM_INFO @ 36904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb31c 
# UVM_INFO @ 36904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb344 pc:0xb343 imem_rd:0x1
# UVM_INFO @ 36921.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 36921.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 36921.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 36921.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 101  
# IR PCOFFSET9         : 111011011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45890  
# **********************************************
# Time: 36921.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 101  
# IR PCOFFSET9         : 111011011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45890  
# **********************************************
# Time: 36921.000ns 
# 
# UVM_INFO @ 36921.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 36921.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb11b ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb11b 
# UVM_INFO @ 36922.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xbb07 VSR2:0x55b1 psr:0x4 ACTUAL: VSR1:0xbb07 VSR2:0x55b1 psr:0x4 
# UVM_INFO @ 36922.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb344 pc:0xb343 imem_rd:0x1ACTUAL: npc:0xb344 pc:0xb343 imem_rd:0x1
# UVM_INFO @ 36924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb31c 
# UVM_INFO @ 36924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb345 pc:0xb344 imem_rd:0x1
# UVM_INFO @ 36941.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 36941.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 36941.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 36941.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 36941.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 010  
# IR PCOFFSET9         : 101111101  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45891  
# **********************************************
# Time: 36941.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 010  
# IR PCOFFSET9         : 101111101  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45891  
# **********************************************
# Time: 36941.000ns 
# 
# UVM_INFO @ 36941.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 36941.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xca20 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xca20 
# UVM_INFO @ 36942.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xa105 VSR2:0x55b1 psr:0x4 ACTUAL: VSR1:0xa105 VSR2:0x55b1 psr:0x4 
# UVM_INFO @ 36942.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xb2bf pcout:0xb2bf dr:0x2 sr1:0x5 sr2:0x0 IR_Exec:0xe57d NZP:0x0 M_Data:0x55b1 enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xb2bf pcout:0xb2bf dr:0x2 sr1:0x5 sr2:0x0 IR_Exec:0xe57d NZP:0x0 M_Data:0x55b1 enable_execute_status:0x0 
# UVM_INFO @ 36942.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb345 pc:0xb344 imem_rd:0x1ACTUAL: npc:0xb345 pc:0xb344 imem_rd:0x1
# UVM_INFO @ 36944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb2bf 
# UVM_INFO @ 36944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb346 pc:0xb345 imem_rd:0x1
# UVM_INFO @ 36961.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 36961.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 36961.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 36961.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 36961.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 001  
# IR PCOFFSET9         : 000100100  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45892  
# **********************************************
# Time: 36961.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 001  
# IR PCOFFSET9         : 000100100  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45892  
# **********************************************
# Time: 36961.000ns 
# 
# UVM_INFO @ 36961.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 36961.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb553 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb553 
# UVM_INFO @ 36962.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x55b1 VSR2:0x55b1 psr:0x4 ACTUAL: VSR1:0x55b1 VSR2:0x55b1 psr:0x4 
# UVM_INFO @ 36962.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb367 pcout:0xb367 dr:0x1 sr1:0x0 sr2:0x0 IR_Exec:0x2224 NZP:0x0 M_Data:0x55b1 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb367 pcout:0xb367 dr:0x1 sr1:0x0 sr2:0x0 IR_Exec:0x2224 NZP:0x0 M_Data:0x55b1 enable_execute_status:0x0 
# UVM_INFO @ 36962.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb346 pc:0xb345 imem_rd:0x1ACTUAL: npc:0xb346 pc:0xb345 imem_rd:0x1
# UVM_INFO @ 36964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb367 
# UVM_INFO @ 36964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb346 pc:0xb345 imem_rd:0x0
# UVM_INFO @ 36981.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 36981.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 36981.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 36981.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb367 DMem_din:0x0000 DMem_rd:0x1 memout:0x8bd7 ACTUAL: DMem_addr:0xb367 DMem_din:0x0000 DMem_rd:0x1 memout:0x8bd7 
# UVM_INFO @ 36982.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x55b1 VSR2:0x55b1 psr:0x4 ACTUAL: VSR1:0x55b1 VSR2:0x55b1 psr:0x4 
# UVM_INFO @ 36982.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb346 pc:0xb345 imem_rd:0x0ACTUAL: npc:0xb346 pc:0xb345 imem_rd:0x0
# UVM_INFO @ 36984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb367 
# UVM_INFO @ 36984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb347 pc:0xb346 imem_rd:0x1
# UVM_INFO @ 37001.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 37001.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 37001.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 37001.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 37001.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 001  
# IR PCOFFSET9         : 000100100  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45893  
# **********************************************
# Time: 37001.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 001  
# IR PCOFFSET9         : 000100100  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45893  
# **********************************************
# Time: 37001.000ns 
# 
# UVM_INFO @ 37001.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 37001.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6879 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6879 
# UVM_INFO @ 37002.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x55b1 VSR2:0x55b1 psr:0x4 ACTUAL: VSR1:0x55b1 VSR2:0x55b1 psr:0x4 
# UVM_INFO @ 37002.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb368 pcout:0xb368 dr:0x1 sr1:0x0 sr2:0x0 IR_Exec:0x2224 NZP:0x0 M_Data:0x55b1 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb368 pcout:0xb368 dr:0x1 sr1:0x0 sr2:0x0 IR_Exec:0x2224 NZP:0x0 M_Data:0x55b1 enable_execute_status:0x0 
# UVM_INFO @ 37002.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb347 pc:0xb346 imem_rd:0x1ACTUAL: npc:0xb347 pc:0xb346 imem_rd:0x1
# UVM_INFO @ 37004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb368 
# UVM_INFO @ 37004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb347 pc:0xb346 imem_rd:0x0
# UVM_INFO @ 37021.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 37021.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 37021.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 37021.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb368 DMem_din:0x0000 DMem_rd:0x1 memout:0xe7a4 ACTUAL: DMem_addr:0xb368 DMem_din:0x0000 DMem_rd:0x1 memout:0xe7a4 
# UVM_INFO @ 37022.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3b1f VSR2:0x55b1 psr:0x4 ACTUAL: VSR1:0x3b1f VSR2:0x55b1 psr:0x4 
# UVM_INFO @ 37022.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb347 pc:0xb346 imem_rd:0x0ACTUAL: npc:0xb347 pc:0xb346 imem_rd:0x0
# UVM_INFO @ 37024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb368 
# UVM_INFO @ 37024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb348 pc:0xb347 imem_rd:0x1
# UVM_INFO @ 37041.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 37041.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 37041.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 37041.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 37041.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 100  
# IR PCOFFSET9         : 001011110  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45894  
# **********************************************
# Time: 37041.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 100  
# IR PCOFFSET9         : 001011110  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45894  
# **********************************************
# Time: 37041.000ns 
# 
# UVM_INFO @ 37041.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 37041.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x144b ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x144b 
# UVM_INFO @ 37042.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3b1f VSR2:0x55b1 psr:0x4 ACTUAL: VSR1:0x3b1f VSR2:0x55b1 psr:0x4 
# UVM_INFO @ 37042.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb3a3 pcout:0xb3a3 dr:0x4 sr1:0x1 sr2:0x0 IR_Exec:0xa85e NZP:0x0 M_Data:0x55b1 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb3a3 pcout:0xb3a3 dr:0x4 sr1:0x1 sr2:0x0 IR_Exec:0xa85e NZP:0x0 M_Data:0x55b1 enable_execute_status:0x0 
# UVM_INFO @ 37042.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb348 pc:0xb347 imem_rd:0x1ACTUAL: npc:0xb348 pc:0xb347 imem_rd:0x1
# UVM_INFO @ 37044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb3a3 
# UVM_INFO @ 37044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb348 pc:0xb347 imem_rd:0x0
# UVM_INFO @ 37061.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 37061.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 37061.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 37061.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb3a3 DMem_din:0x0000 DMem_rd:0x1 memout:0x3cc4 ACTUAL: DMem_addr:0xb3a3 DMem_din:0x0000 DMem_rd:0x1 memout:0x3cc4 
# UVM_INFO @ 37062.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xc4e0 VSR2:0xc4e0 psr:0x4 ACTUAL: VSR1:0xc4e0 VSR2:0xc4e0 psr:0x4 
# UVM_INFO @ 37062.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb348 pc:0xb347 imem_rd:0x0ACTUAL: npc:0xb348 pc:0xb347 imem_rd:0x0
# UVM_INFO @ 37064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb3a3 
# UVM_INFO @ 37064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb348 pc:0xb347 imem_rd:0x0
# UVM_INFO @ 37081.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 37081.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 37081.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 37081.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x4a37 DMem_din:0x0000 DMem_rd:0x1 memout:0x4a37 ACTUAL: DMem_addr:0x4a37 DMem_din:0x0000 DMem_rd:0x1 memout:0x4a37 
# UVM_INFO @ 37082.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xc4e0 VSR2:0xc4e0 psr:0x4 ACTUAL: VSR1:0xc4e0 VSR2:0xc4e0 psr:0x4 
# UVM_INFO @ 37082.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb348 pc:0xb347 imem_rd:0x0ACTUAL: npc:0xb348 pc:0xb347 imem_rd:0x0
# UVM_INFO @ 37084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb3a3 
# UVM_INFO @ 37084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb349 pc:0xb348 imem_rd:0x1
# UVM_INFO @ 37101.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 37101.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 37101.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 37101.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 37101.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 011  
# IR BaseR             : 011  
# IR PCOFFSET6         : 111101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45895  
# **********************************************
# Time: 37101.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 011  
# IR BaseR             : 011  
# IR PCOFFSET6         : 111101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45895  
# **********************************************
# Time: 37101.000ns 
# 
# UVM_INFO @ 37101.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 37101.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xcf46 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xcf46 
# UVM_INFO @ 37102.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xc4e0 VSR2:0xc4e0 psr:0x4 ACTUAL: VSR1:0xc4e0 VSR2:0xc4e0 psr:0x4 
# UVM_INFO @ 37102.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xc4dd pcout:0xc4dd dr:0x0 sr1:0x3 sr2:0x3 IR_Exec:0x76fd NZP:0x0 M_Data:0xc4e0 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xc4dd pcout:0xc4dd dr:0x0 sr1:0x3 sr2:0x3 IR_Exec:0x76fd NZP:0x0 M_Data:0xc4e0 enable_execute_status:0x0 
# UVM_INFO @ 37102.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb349 pc:0xb348 imem_rd:0x1ACTUAL: npc:0xb349 pc:0xb348 imem_rd:0x1
# UVM_INFO @ 37104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xc4dd 
# UVM_INFO @ 37104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb349 pc:0xb348 imem_rd:0x0
# UVM_INFO @ 37121.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 37121.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 37121.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 37121.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xc4dd DMem_din:0xc4e0 DMem_rd:0x0 memout:0x05fb ACTUAL: DMem_addr:0xc4dd DMem_din:0xc4e0 DMem_rd:0x0 memout:0x05fb 
# UVM_INFO @ 37122.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3b1f VSR2:0xa105 psr:0x4 ACTUAL: VSR1:0x3b1f VSR2:0xa105 psr:0x4 
# UVM_INFO @ 37122.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb349 pc:0xb348 imem_rd:0x0ACTUAL: npc:0xb349 pc:0xb348 imem_rd:0x0
# UVM_INFO @ 37124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xc4dd 
# UVM_INFO @ 37124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb34a pc:0xb349 imem_rd:0x1
# UVM_INFO @ 37141.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 37141.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 37141.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 37141.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 101  
# IR BaseR             : 001  
# IR PCOFFSET6         : 010111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45896  
# **********************************************
# Time: 37141.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 101  
# IR BaseR             : 001  
# IR PCOFFSET6         : 010111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45896  
# **********************************************
# Time: 37141.000ns 
# 
# UVM_INFO @ 37141.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 37141.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe2ca ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe2ca 
# UVM_INFO @ 37142.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3b1f VSR2:0xa105 psr:0x4 ACTUAL: VSR1:0x3b1f VSR2:0xa105 psr:0x4 
# UVM_INFO @ 37142.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x3b36 pcout:0x3b36 dr:0x0 sr1:0x1 sr2:0x5 IR_Exec:0x7a57 NZP:0x0 M_Data:0xa105 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x3b36 pcout:0x3b36 dr:0x0 sr1:0x1 sr2:0x5 IR_Exec:0x7a57 NZP:0x0 M_Data:0xa105 enable_execute_status:0x0 
# UVM_INFO @ 37142.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb34a pc:0xb349 imem_rd:0x1ACTUAL: npc:0xb34a pc:0xb349 imem_rd:0x1
# UVM_INFO @ 37144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x3b36 
# UVM_INFO @ 37144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb34a pc:0xb349 imem_rd:0x0
# UVM_INFO @ 37161.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 37161.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 37161.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 37161.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x3b36 DMem_din:0xa105 DMem_rd:0x0 memout:0x4365 ACTUAL: DMem_addr:0x3b36 DMem_din:0xa105 DMem_rd:0x0 memout:0x4365 
# UVM_INFO @ 37162.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x55b1 VSR2:0x55b1 psr:0x4 ACTUAL: VSR1:0x55b1 VSR2:0x55b1 psr:0x4 
# UVM_INFO @ 37162.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb34a pc:0xb349 imem_rd:0x0ACTUAL: npc:0xb34a pc:0xb349 imem_rd:0x0
# UVM_INFO @ 37164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3b36 
# UVM_INFO @ 37164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb34b pc:0xb34a imem_rd:0x1
# UVM_INFO @ 37181.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 37181.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 37181.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 37181.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5cf3 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5cf3 
# UVM_INFO @ 37182.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x55b1 VSR2:0x55b1 psr:0x4 ACTUAL: VSR1:0x55b1 VSR2:0x55b1 psr:0x4 
# UVM_INFO @ 37182.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb34b pc:0xb34a imem_rd:0x1ACTUAL: npc:0xb34b pc:0xb34a imem_rd:0x1
# UVM_INFO @ 37184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x3b36 
# UVM_INFO @ 37184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb34b pc:0xb34a imem_rd:0x0
# UVM_INFO @ 37201.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 37201.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 37201.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 37201.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x3b36 DMem_din:0xa105 DMem_rd:0x0 memout:0x38e2 ACTUAL: DMem_addr:0x3b36 DMem_din:0xa105 DMem_rd:0x0 memout:0x38e2 
# UVM_INFO @ 37202.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x55b1 VSR2:0x55b1 psr:0x4 ACTUAL: VSR1:0x55b1 VSR2:0x55b1 psr:0x4 
# UVM_INFO @ 37202.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb34b pc:0xb34a imem_rd:0x0ACTUAL: npc:0xb34b pc:0xb34a imem_rd:0x0
# UVM_INFO @ 37204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3b36 
# UVM_INFO @ 37204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb34c pc:0xb34b imem_rd:0x1
# UVM_INFO @ 37221.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 37221.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 37221.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 37221.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x22b7 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x22b7 
# UVM_INFO @ 37222.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x55b1 VSR2:0x55b1 psr:0x4 ACTUAL: VSR1:0x55b1 VSR2:0x55b1 psr:0x4 
# UVM_INFO @ 37222.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb34c pc:0xb34b imem_rd:0x1ACTUAL: npc:0xb34c pc:0xb34b imem_rd:0x1
# UVM_INFO @ 37224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x3b36 
# UVM_INFO @ 37224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb34c pc:0xb34b imem_rd:0x0
# UVM_INFO @ 37241.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 37241.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 37241.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 37241.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x3b36 DMem_din:0xa105 DMem_rd:0x0 memout:0x873b ACTUAL: DMem_addr:0x3b36 DMem_din:0xa105 DMem_rd:0x0 memout:0x873b 
# UVM_INFO @ 37242.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x55b1 VSR2:0x55b1 psr:0x4 ACTUAL: VSR1:0x55b1 VSR2:0x55b1 psr:0x4 
# UVM_INFO @ 37242.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb34c pc:0xb34b imem_rd:0x0ACTUAL: npc:0xb34c pc:0xb34b imem_rd:0x0
# UVM_INFO @ 37244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3b36 
# UVM_INFO @ 37244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb34d pc:0xb34c imem_rd:0x1
# UVM_INFO @ 37261.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 37261.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 37261.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 37261.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb796 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb796 
# UVM_INFO @ 37262.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x55b1 VSR2:0x55b1 psr:0x4 ACTUAL: VSR1:0x55b1 VSR2:0x55b1 psr:0x4 
# UVM_INFO @ 37262.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb34d pc:0xb34c imem_rd:0x1ACTUAL: npc:0xb34d pc:0xb34c imem_rd:0x1
# UVM_INFO @ 37264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x3b36 
# UVM_INFO @ 37264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb34d pc:0xb34c imem_rd:0x0
# UVM_INFO @ 37281.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 37281.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 37281.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 37281.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x3b36 DMem_din:0xa105 DMem_rd:0x0 memout:0xffb8 ACTUAL: DMem_addr:0x3b36 DMem_din:0xa105 DMem_rd:0x0 memout:0xffb8 
# UVM_INFO @ 37282.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x55b1 VSR2:0x55b1 psr:0x4 ACTUAL: VSR1:0x55b1 VSR2:0x55b1 psr:0x4 
# UVM_INFO @ 37282.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb34d pc:0xb34c imem_rd:0x0ACTUAL: npc:0xb34d pc:0xb34c imem_rd:0x0
# UVM_INFO @ 37284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3b36 
# UVM_INFO @ 37284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb34e pc:0xb34d imem_rd:0x1
# UVM_INFO @ 37301.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 37301.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 37301.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 37301.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 37301.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2288 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2288 
# UVM_INFO @ 37302.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x55b1 VSR2:0x55b1 psr:0x4 ACTUAL: VSR1:0x55b1 VSR2:0x55b1 psr:0x4 
# UVM_INFO @ 37302.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb34e pc:0xb34d imem_rd:0x1ACTUAL: npc:0xb34e pc:0xb34d imem_rd:0x1
# UVM_INFO @ 37304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x3b36 
# UVM_INFO @ 37304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb34e pc:0xb34d imem_rd:0x0
# UVM_INFO @ 37321.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 37321.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 37321.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 37321.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x3b36 DMem_din:0xa105 DMem_rd:0x0 memout:0x361b ACTUAL: DMem_addr:0x3b36 DMem_din:0xa105 DMem_rd:0x0 memout:0x361b 
# UVM_INFO @ 37322.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xa105 VSR2:0xa105 psr:0x4 ACTUAL: VSR1:0xa105 VSR2:0xa105 psr:0x4 
# UVM_INFO @ 37322.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb34e pc:0xb34d imem_rd:0x0ACTUAL: npc:0xb34e pc:0xb34d imem_rd:0x0
# UVM_INFO @ 37324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3b36 
# UVM_INFO @ 37324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb34f pc:0xb34e imem_rd:0x1
# UVM_INFO @ 37341.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 37341.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 37341.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 37341.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 000  
# IR SR1               : 101  
# IR IM                : 0  
# IR SR2               : 101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45901  
# **********************************************
# Time: 37341.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 000  
# IR SR1               : 101  
# IR IM                : 0  
# IR SR2               : 101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45901  
# **********************************************
# Time: 37341.000ns 
# 
# UVM_INFO @ 37341.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 37341.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb216 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb216 
# UVM_INFO @ 37342.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xa105 VSR2:0xa105 psr:0x4 ACTUAL: VSR1:0xa105 VSR2:0xa105 psr:0x4 
# UVM_INFO @ 37342.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x420a pcout:0x420a dr:0x0 sr1:0x5 sr2:0x5 IR_Exec:0x1145 NZP:0x0 M_Data:0xa105 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x420a pcout:0x420a dr:0x0 sr1:0x5 sr2:0x5 IR_Exec:0x1145 NZP:0x0 M_Data:0xa105 enable_execute_status:0x0 
# UVM_INFO @ 37342.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb34f pc:0xb34e imem_rd:0x1ACTUAL: npc:0xb34f pc:0xb34e imem_rd:0x1
# UVM_INFO @ 37344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x420a 
# UVM_INFO @ 37344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb350 pc:0xb34f imem_rd:0x1
# UVM_INFO @ 37361.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 37361.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 37361.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 37361.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1f8c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1f8c 
# UVM_INFO @ 37362.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x55b1 VSR2:0x55b1 psr:0x4 ACTUAL: VSR1:0x55b1 VSR2:0x55b1 psr:0x4 
# UVM_INFO @ 37362.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb350 pc:0xb34f imem_rd:0x1ACTUAL: npc:0xb350 pc:0xb34f imem_rd:0x1
# UVM_INFO @ 37364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x420a 
# UVM_INFO @ 37364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb351 pc:0xb350 imem_rd:0x1
# UVM_INFO @ 37381.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 37381.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 37381.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 37381.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x67fd ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x67fd 
# UVM_INFO @ 37382.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x55b1 VSR2:0x55b1 psr:0x4 ACTUAL: VSR1:0x55b1 VSR2:0x55b1 psr:0x4 
# UVM_INFO @ 37382.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb351 pc:0xb350 imem_rd:0x1ACTUAL: npc:0xb351 pc:0xb350 imem_rd:0x1
# UVM_INFO @ 37384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x420a 
# UVM_INFO @ 37384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb352 pc:0xb351 imem_rd:0x1
# UVM_INFO @ 37401.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 37401.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 37401.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 37401.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd88a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd88a 
# UVM_INFO @ 37402.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x55b1 VSR2:0x55b1 psr:0x4 ACTUAL: VSR1:0x55b1 VSR2:0x55b1 psr:0x4 
# UVM_INFO @ 37402.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb352 pc:0xb351 imem_rd:0x1ACTUAL: npc:0xb352 pc:0xb351 imem_rd:0x1
# UVM_INFO @ 37404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x420a 
# UVM_INFO @ 37404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb352 pc:0xb351 imem_rd:0x0
# UVM_INFO @ 37421.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 37421.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 37421.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 37421.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 37421.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7eb4 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7eb4 
# UVM_INFO @ 37422.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x55b1 VSR2:0x55b1 psr:0x4 ACTUAL: VSR1:0x55b1 VSR2:0x55b1 psr:0x4 
# UVM_INFO @ 37422.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb352 pc:0xb351 imem_rd:0x0ACTUAL: npc:0xb352 pc:0xb351 imem_rd:0x0
# UVM_INFO @ 37424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x420a 
# UVM_INFO @ 37424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb353 pc:0xb352 imem_rd:0x1
# UVM_INFO @ 37441.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 37441.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 37441.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 37441.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 37441.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0dc8 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0dc8 
# UVM_INFO @ 37442.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x2199 VSR2:0x55b1 psr:0x4 ACTUAL: VSR1:0x2199 VSR2:0x55b1 psr:0x4 
# UVM_INFO @ 37442.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2199 pcout:0x2199 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0xc180 NZP:0x7 M_Data:0x55b1 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2199 pcout:0x2199 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0xc180 NZP:0x7 M_Data:0x55b1 enable_execute_status:0x0 
# UVM_INFO @ 37442.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb353 pc:0xb352 imem_rd:0x1ACTUAL: npc:0xb353 pc:0xb352 imem_rd:0x1
# UVM_INFO @ 37444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2199 
# UVM_INFO @ 37444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb354 pc:0xb353 imem_rd:0x1
# UVM_INFO @ 37461.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 37461.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 37461.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : JMP 
# IR BaseR             : 110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001100  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45906  
# **********************************************
# Time: 37461.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : JMP 
# IR BaseR             : 110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001100  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45906  
# **********************************************
# Time: 37461.000ns 
# 
# UVM_INFO @ 37461.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 37461.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xfe09 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xfe09 
# UVM_INFO @ 37462.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x2199 VSR2:0x55b1 psr:0x1 ACTUAL: VSR1:0x2199 VSR2:0x55b1 psr:0x1 
# UVM_INFO @ 37462.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb354 pc:0xb353 imem_rd:0x1ACTUAL: npc:0xb354 pc:0xb353 imem_rd:0x1
# UVM_INFO @ 37464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2199 
# UVM_INFO @ 37464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb355 pc:0xb354 imem_rd:0x1
# UVM_INFO @ 37481.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 37481.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 37481.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 37481.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x821c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x821c 
# UVM_INFO @ 37482.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x2199 VSR2:0x2199 psr:0x1 ACTUAL: VSR1:0x2199 VSR2:0x2199 psr:0x1 
# UVM_INFO @ 37482.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb355 pc:0xb354 imem_rd:0x1ACTUAL: npc:0xb355 pc:0xb354 imem_rd:0x1
# UVM_INFO @ 37484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2199 
# UVM_INFO @ 37484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb356 pc:0xb355 imem_rd:0x1
# UVM_INFO @ 37501.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 37501.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 37501.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 37501.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 37501.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xcafb ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xcafb 
# UVM_INFO @ 37502.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x2199 VSR2:0x2199 psr:0x1 ACTUAL: VSR1:0x2199 VSR2:0x2199 psr:0x1 
# UVM_INFO @ 37502.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb356 pc:0xb355 imem_rd:0x1ACTUAL: npc:0xb356 pc:0xb355 imem_rd:0x1
# UVM_INFO @ 37504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2199 
# UVM_INFO @ 37504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb357 pc:0xb356 imem_rd:0x1
# UVM_INFO @ 37521.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 37521.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 37521.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 37521.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 37521.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 011  
# IR PCOFFSET9         : 101010010  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45909  
# **********************************************
# Time: 37521.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 011  
# IR PCOFFSET9         : 101010010  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45909  
# **********************************************
# Time: 37521.000ns 
# 
# UVM_INFO @ 37521.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 37521.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5fef ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5fef 
# UVM_INFO @ 37522.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xa105 VSR2:0x2199 psr:0x1 ACTUAL: VSR1:0xa105 VSR2:0x2199 psr:0x1 
# UVM_INFO @ 37522.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb2a6 pcout:0xb2a6 dr:0x3 sr1:0x5 sr2:0x0 IR_Exec:0x2752 NZP:0x0 M_Data:0x2199 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb2a6 pcout:0xb2a6 dr:0x3 sr1:0x5 sr2:0x0 IR_Exec:0x2752 NZP:0x0 M_Data:0x2199 enable_execute_status:0x0 
# UVM_INFO @ 37522.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb357 pc:0xb356 imem_rd:0x1ACTUAL: npc:0xb357 pc:0xb356 imem_rd:0x1
# UVM_INFO @ 37524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb2a6 
# UVM_INFO @ 37524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb357 pc:0xb356 imem_rd:0x0
# UVM_INFO @ 37541.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 37541.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 37541.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 37541.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb2a6 DMem_din:0x0000 DMem_rd:0x1 memout:0x2eab ACTUAL: DMem_addr:0xb2a6 DMem_din:0x0000 DMem_rd:0x1 memout:0x2eab 
# UVM_INFO @ 37542.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xa105 VSR2:0x2199 psr:0x1 ACTUAL: VSR1:0xa105 VSR2:0x2199 psr:0x1 
# UVM_INFO @ 37542.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb357 pc:0xb356 imem_rd:0x0ACTUAL: npc:0xb357 pc:0xb356 imem_rd:0x0
# UVM_INFO @ 37544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb2a6 
# UVM_INFO @ 37544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb358 pc:0xb357 imem_rd:0x1
# UVM_INFO @ 37561.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 37561.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 37561.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 37561.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 37561.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 011  
# IR PCOFFSET9         : 101010010  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45910  
# **********************************************
# Time: 37561.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 011  
# IR PCOFFSET9         : 101010010  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45910  
# **********************************************
# Time: 37561.000ns 
# 
# UVM_INFO @ 37561.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 37561.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xdaba ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xdaba 
# UVM_INFO @ 37562.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xa105 VSR2:0x2199 psr:0x4 ACTUAL: VSR1:0xa105 VSR2:0x2199 psr:0x4 
# UVM_INFO @ 37562.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb2a7 pcout:0xb2a7 dr:0x3 sr1:0x5 sr2:0x0 IR_Exec:0x2752 NZP:0x0 M_Data:0x2199 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb2a7 pcout:0xb2a7 dr:0x3 sr1:0x5 sr2:0x0 IR_Exec:0x2752 NZP:0x0 M_Data:0x2199 enable_execute_status:0x0 
# UVM_INFO @ 37562.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb358 pc:0xb357 imem_rd:0x1ACTUAL: npc:0xb358 pc:0xb357 imem_rd:0x1
# UVM_INFO @ 37564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb2a7 
# UVM_INFO @ 37564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb358 pc:0xb357 imem_rd:0x0
# UVM_INFO @ 37581.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 37581.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 37581.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 37581.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb2a7 DMem_din:0x0000 DMem_rd:0x1 memout:0x1f4c ACTUAL: DMem_addr:0xb2a7 DMem_din:0x0000 DMem_rd:0x1 memout:0x1f4c 
# UVM_INFO @ 37582.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xa105 VSR2:0xa105 psr:0x4 ACTUAL: VSR1:0xa105 VSR2:0xa105 psr:0x4 
# UVM_INFO @ 37582.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb358 pc:0xb357 imem_rd:0x0ACTUAL: npc:0xb358 pc:0xb357 imem_rd:0x0
# UVM_INFO @ 37584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb2a7 
# UVM_INFO @ 37584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb359 pc:0xb358 imem_rd:0x1
# UVM_INFO @ 37601.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 37601.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 37601.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 37601.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 37601.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 100  
# IR BaseR             : 101  
# IR PCOFFSET6         : 011101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45911  
# **********************************************
# Time: 37601.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 100  
# IR BaseR             : 101  
# IR PCOFFSET6         : 011101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45911  
# **********************************************
# Time: 37601.000ns 
# 
# UVM_INFO @ 37601.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 37601.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x52e6 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x52e6 
# UVM_INFO @ 37602.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xa105 VSR2:0xa105 psr:0x1 ACTUAL: VSR1:0xa105 VSR2:0xa105 psr:0x1 
# UVM_INFO @ 37602.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xa122 pcout:0xa122 dr:0x0 sr1:0x5 sr2:0x4 IR_Exec:0x795d NZP:0x0 M_Data:0xa105 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xa122 pcout:0xa122 dr:0x0 sr1:0x5 sr2:0x4 IR_Exec:0x795d NZP:0x0 M_Data:0xa105 enable_execute_status:0x0 
# UVM_INFO @ 37602.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb359 pc:0xb358 imem_rd:0x1ACTUAL: npc:0xb359 pc:0xb358 imem_rd:0x1
# UVM_INFO @ 37604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xa122 
# UVM_INFO @ 37604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb359 pc:0xb358 imem_rd:0x0
# UVM_INFO @ 37621.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 37621.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 37621.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 37621.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xa122 DMem_din:0xa105 DMem_rd:0x0 memout:0xda6c ACTUAL: DMem_addr:0xa122 DMem_din:0xa105 DMem_rd:0x0 memout:0xda6c 
# UVM_INFO @ 37622.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x2199 VSR2:0x2199 psr:0x1 ACTUAL: VSR1:0x2199 VSR2:0x2199 psr:0x1 
# UVM_INFO @ 37622.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb359 pc:0xb358 imem_rd:0x0ACTUAL: npc:0xb359 pc:0xb358 imem_rd:0x0
# UVM_INFO @ 37624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xa122 
# UVM_INFO @ 37624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb35a pc:0xb359 imem_rd:0x1
# UVM_INFO @ 37641.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 37641.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 37641.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 37641.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 37641.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 100  
# IR PCOFFSET9         : 110111111  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45912  
# **********************************************
# Time: 37641.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 100  
# IR PCOFFSET9         : 110111111  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45912  
# **********************************************
# Time: 37641.000ns 
# 
# UVM_INFO @ 37641.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 37641.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa8f9 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa8f9 
# UVM_INFO @ 37642.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x2199 VSR2:0x2199 psr:0x1 ACTUAL: VSR1:0x2199 VSR2:0x2199 psr:0x1 
# UVM_INFO @ 37642.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb316 pcout:0xb316 dr:0x4 sr1:0x6 sr2:0x0 IR_Exec:0xa9bf NZP:0x0 M_Data:0x2199 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb316 pcout:0xb316 dr:0x4 sr1:0x6 sr2:0x0 IR_Exec:0xa9bf NZP:0x0 M_Data:0x2199 enable_execute_status:0x0 
# UVM_INFO @ 37642.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb35a pc:0xb359 imem_rd:0x1ACTUAL: npc:0xb35a pc:0xb359 imem_rd:0x1
# UVM_INFO @ 37644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb316 
# UVM_INFO @ 37644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb35a pc:0xb359 imem_rd:0x0
# UVM_INFO @ 37661.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 37661.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 37661.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 37661.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb316 DMem_din:0x0000 DMem_rd:0x1 memout:0x2fb0 ACTUAL: DMem_addr:0xb316 DMem_din:0x0000 DMem_rd:0x1 memout:0x2fb0 
# UVM_INFO @ 37662.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xbb07 VSR2:0x2199 psr:0x1 ACTUAL: VSR1:0xbb07 VSR2:0x2199 psr:0x1 
# UVM_INFO @ 37662.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb35a pc:0xb359 imem_rd:0x0ACTUAL: npc:0xb35a pc:0xb359 imem_rd:0x0
# UVM_INFO @ 37664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb316 
# UVM_INFO @ 37664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb35a pc:0xb359 imem_rd:0x0
# UVM_INFO @ 37681.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 37681.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 37681.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 37681.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x247f DMem_din:0x0000 DMem_rd:0x1 memout:0x247f ACTUAL: DMem_addr:0x247f DMem_din:0x0000 DMem_rd:0x1 memout:0x247f 
# UVM_INFO @ 37682.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xbb07 VSR2:0x2199 psr:0x1 ACTUAL: VSR1:0xbb07 VSR2:0x2199 psr:0x1 
# UVM_INFO @ 37682.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb35a pc:0xb359 imem_rd:0x0ACTUAL: npc:0xb35a pc:0xb359 imem_rd:0x0
# UVM_INFO @ 37684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb316 
# UVM_INFO @ 37684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb35b pc:0xb35a imem_rd:0x1
# UVM_INFO @ 37701.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 37701.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 37701.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 37701.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 37701.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 001  
# IR PCOFFSET9         : 111010001  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45913  
# **********************************************
# Time: 37701.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 001  
# IR PCOFFSET9         : 111010001  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45913  
# **********************************************
# Time: 37701.000ns 
# 
# UVM_INFO @ 37701.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 37701.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x53b6 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x53b6 
# UVM_INFO @ 37702.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xbb07 VSR2:0x2199 psr:0x1 ACTUAL: VSR1:0xbb07 VSR2:0x2199 psr:0x1 
# UVM_INFO @ 37702.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb329 pcout:0xb329 dr:0x1 sr1:0x7 sr2:0x0 IR_Exec:0xa3d1 NZP:0x0 M_Data:0x2199 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb329 pcout:0xb329 dr:0x1 sr1:0x7 sr2:0x0 IR_Exec:0xa3d1 NZP:0x0 M_Data:0x2199 enable_execute_status:0x0 
# UVM_INFO @ 37702.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb35b pc:0xb35a imem_rd:0x1ACTUAL: npc:0xb35b pc:0xb35a imem_rd:0x1
# UVM_INFO @ 37704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb329 
# UVM_INFO @ 37704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb35b pc:0xb35a imem_rd:0x0
# UVM_INFO @ 37721.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 37721.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 37721.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 37721.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb329 DMem_din:0x0000 DMem_rd:0x1 memout:0xf587 ACTUAL: DMem_addr:0xb329 DMem_din:0x0000 DMem_rd:0x1 memout:0xf587 
# UVM_INFO @ 37722.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xa105 VSR2:0xbb07 psr:0x1 ACTUAL: VSR1:0xa105 VSR2:0xbb07 psr:0x1 
# UVM_INFO @ 37722.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb35b pc:0xb35a imem_rd:0x0ACTUAL: npc:0xb35b pc:0xb35a imem_rd:0x0
# UVM_INFO @ 37724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb329 
# UVM_INFO @ 37724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb35b pc:0xb35a imem_rd:0x0
# UVM_INFO @ 37741.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 37741.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 37741.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 37741.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x3310 DMem_din:0x0000 DMem_rd:0x1 memout:0x3310 ACTUAL: DMem_addr:0x3310 DMem_din:0x0000 DMem_rd:0x1 memout:0x3310 
# UVM_INFO @ 37742.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xa105 VSR2:0xbb07 psr:0x1 ACTUAL: VSR1:0xa105 VSR2:0xbb07 psr:0x1 
# UVM_INFO @ 37742.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb35b pc:0xb35a imem_rd:0x0ACTUAL: npc:0xb35b pc:0xb35a imem_rd:0x0
# UVM_INFO @ 37744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb329 
# UVM_INFO @ 37744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb35c pc:0xb35b imem_rd:0x1
# UVM_INFO @ 37761.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 37761.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 37761.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 37761.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 37761.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 111  
# IR PCOFFSET9         : 101001011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45914  
# **********************************************
# Time: 37761.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 111  
# IR PCOFFSET9         : 101001011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45914  
# **********************************************
# Time: 37761.000ns 
# 
# UVM_INFO @ 37761.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 37761.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8f6b ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8f6b 
# UVM_INFO @ 37762.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xa105 VSR2:0xbb07 psr:0x4 ACTUAL: VSR1:0xa105 VSR2:0xbb07 psr:0x4 
# UVM_INFO @ 37762.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb2a4 pcout:0xb2a4 dr:0x0 sr1:0x5 sr2:0x7 IR_Exec:0xbf4b NZP:0x0 M_Data:0xbb07 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb2a4 pcout:0xb2a4 dr:0x0 sr1:0x5 sr2:0x7 IR_Exec:0xbf4b NZP:0x0 M_Data:0xbb07 enable_execute_status:0x0 
# UVM_INFO @ 37762.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb35c pc:0xb35b imem_rd:0x1ACTUAL: npc:0xb35c pc:0xb35b imem_rd:0x1
# UVM_INFO @ 37764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb2a4 
# UVM_INFO @ 37764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb35c pc:0xb35b imem_rd:0x0
# UVM_INFO @ 37781.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 37781.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 37781.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 37781.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb2a4 DMem_din:0x0000 DMem_rd:0x1 memout:0x11c4 ACTUAL: DMem_addr:0xb2a4 DMem_din:0x0000 DMem_rd:0x1 memout:0x11c4 
# UVM_INFO @ 37782.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x2199 VSR2:0x2199 psr:0x4 ACTUAL: VSR1:0x2199 VSR2:0x2199 psr:0x4 
# UVM_INFO @ 37782.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb35c pc:0xb35b imem_rd:0x0ACTUAL: npc:0xb35c pc:0xb35b imem_rd:0x0
# UVM_INFO @ 37784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb2a4 
# UVM_INFO @ 37784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb35c pc:0xb35b imem_rd:0x0
# UVM_INFO @ 37801.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 37801.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 37801.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 37801.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x30a3 DMem_din:0xbb07 DMem_rd:0x0 memout:0x30a3 ACTUAL: DMem_addr:0x30a3 DMem_din:0xbb07 DMem_rd:0x0 memout:0x30a3 
# UVM_INFO @ 37802.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x2199 VSR2:0x2199 psr:0x4 ACTUAL: VSR1:0x2199 VSR2:0x2199 psr:0x4 
# UVM_INFO @ 37802.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb35c pc:0xb35b imem_rd:0x0ACTUAL: npc:0xb35c pc:0xb35b imem_rd:0x0
# UVM_INFO @ 37804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb2a4 
# UVM_INFO @ 37804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb35c pc:0xb35b imem_rd:0x0
# UVM_INFO @ 37821.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 37821.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 37821.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 37821.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 37821.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 000  
# IR PCOFFSET9         : 000110010  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45915  
# **********************************************
# Time: 37821.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 000  
# IR PCOFFSET9         : 000110010  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45915  
# **********************************************
# Time: 37821.000ns 
# 
# UVM_INFO @ 37821.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 37821.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6894 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6894 
# UVM_INFO @ 37822.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x2199 VSR2:0x2199 psr:0x4 ACTUAL: VSR1:0x2199 VSR2:0x2199 psr:0x4 
# UVM_INFO @ 37822.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xb38c pcout:0xb38c dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0xe032 NZP:0x0 M_Data:0x2199 enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xb38c pcout:0xb38c dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0xe032 NZP:0x0 M_Data:0x2199 enable_execute_status:0x0 
# UVM_INFO @ 37822.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb35c pc:0xb35b imem_rd:0x0ACTUAL: npc:0xb35c pc:0xb35b imem_rd:0x0
# UVM_INFO @ 37824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb38c 
# UVM_INFO @ 37824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb35c pc:0xb35b imem_rd:0x0
# UVM_INFO @ 37841.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 37841.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 37841.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 37841.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 37841.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x72c1 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x72c1 
# UVM_INFO @ 37842.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xbb07 VSR2:0x2199 psr:0x4 ACTUAL: VSR1:0xbb07 VSR2:0x2199 psr:0x4 
# UVM_INFO @ 37842.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xbb07 pcout:0xbb07 dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0xc1c0 NZP:0x7 M_Data:0x2199 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xbb07 pcout:0xbb07 dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0xc1c0 NZP:0x7 M_Data:0x2199 enable_execute_status:0x0 
# UVM_INFO @ 37842.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb35c pc:0xb35b imem_rd:0x0ACTUAL: npc:0xb35c pc:0xb35b imem_rd:0x0
# UVM_INFO @ 37844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xbb07 
# UVM_INFO @ 37844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb35d pc:0xb35c imem_rd:0x1
# UVM_INFO @ 37861.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 37861.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 37861.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 37861.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe457 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe457 
# UVM_INFO @ 37862.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xbb07 VSR2:0xb38c psr:0x4 ACTUAL: VSR1:0xbb07 VSR2:0xb38c psr:0x4 
# UVM_INFO @ 37862.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb35d pc:0xb35c imem_rd:0x1ACTUAL: npc:0xb35d pc:0xb35c imem_rd:0x1
# UVM_INFO @ 37864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xbb07 
# UVM_INFO @ 37864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb35e pc:0xb35d imem_rd:0x1
# UVM_INFO @ 37881.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 37881.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 37881.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 37881.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : JMP 
# IR BaseR             : 111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001100  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45916  
# **********************************************
# Time: 37881.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : JMP 
# IR BaseR             : 111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001100  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45916  
# **********************************************
# Time: 37881.000ns 
# 
# UVM_INFO @ 37881.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 37881.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5aa3 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5aa3 
# UVM_INFO @ 37882.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xbb07 VSR2:0xb38c psr:0x4 ACTUAL: VSR1:0xbb07 VSR2:0xb38c psr:0x4 
# UVM_INFO @ 37882.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb35e pc:0xb35d imem_rd:0x1ACTUAL: npc:0xb35e pc:0xb35d imem_rd:0x1
# UVM_INFO @ 37884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xbb07 
# UVM_INFO @ 37884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb35f pc:0xb35e imem_rd:0x1
# UVM_INFO @ 37901.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 37901.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 37901.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 37901.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 37901.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 011  
# IR PCOFFSET9         : 010110001  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45917  
# **********************************************
# Time: 37901.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 011  
# IR PCOFFSET9         : 010110001  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45917  
# **********************************************
# Time: 37901.000ns 
# 
# UVM_INFO @ 37901.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 37901.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x87f8 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x87f8 
# UVM_INFO @ 37902.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xa8d9 VSR2:0xb38c psr:0x4 ACTUAL: VSR1:0xa8d9 VSR2:0xb38c psr:0x4 
# UVM_INFO @ 37902.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xb40d pcout:0xb40d dr:0x3 sr1:0x2 sr2:0x0 IR_Exec:0xe6b1 NZP:0x0 M_Data:0xb38c enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xb40d pcout:0xb40d dr:0x3 sr1:0x2 sr2:0x0 IR_Exec:0xe6b1 NZP:0x0 M_Data:0xb38c enable_execute_status:0x0 
# UVM_INFO @ 37902.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb35f pc:0xb35e imem_rd:0x1ACTUAL: npc:0xb35f pc:0xb35e imem_rd:0x1
# UVM_INFO @ 37904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb40d 
# UVM_INFO @ 37904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb360 pc:0xb35f imem_rd:0x1
# UVM_INFO @ 37921.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 37921.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 37921.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 37921.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 37921.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 110  
# IR SR1               : 111  
# IR IM                : 0  
# IR SR2               : 111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45918  
# **********************************************
# Time: 37921.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 110  
# IR SR1               : 111  
# IR IM                : 0  
# IR SR2               : 111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45918  
# **********************************************
# Time: 37921.000ns 
# 
# UVM_INFO @ 37921.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 37921.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x431c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x431c 
# UVM_INFO @ 37922.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xbb07 VSR2:0xbb07 psr:0x4 ACTUAL: VSR1:0xbb07 VSR2:0xbb07 psr:0x4 
# UVM_INFO @ 37922.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0007 pcout:0x0007 dr:0x6 sr1:0x7 sr2:0x7 IR_Exec:0x5def NZP:0x0 M_Data:0xbb07 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0007 pcout:0x0007 dr:0x6 sr1:0x7 sr2:0x7 IR_Exec:0x5def NZP:0x0 M_Data:0xbb07 enable_execute_status:0x0 
# UVM_INFO @ 37922.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb360 pc:0xb35f imem_rd:0x1ACTUAL: npc:0xb360 pc:0xb35f imem_rd:0x1
# UVM_INFO @ 37924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x0007 
# UVM_INFO @ 37924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb361 pc:0xb360 imem_rd:0x1
# UVM_INFO @ 37941.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 37941.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 37941.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 37941.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 37941.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 110  
# IR SR1               : 111  
# IR IM                : 0  
# IR SR2               : 111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45919  
# **********************************************
# Time: 37941.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 110  
# IR SR1               : 111  
# IR IM                : 0  
# IR SR2               : 111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45919  
# **********************************************
# Time: 37941.000ns 
# 
# UVM_INFO @ 37941.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 37941.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x88fe ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x88fe 
# UVM_INFO @ 37942.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xbb07 VSR2:0xbb07 psr:0x4 ACTUAL: VSR1:0xbb07 VSR2:0xbb07 psr:0x4 
# UVM_INFO @ 37942.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0007 pcout:0x0007 dr:0x6 sr1:0x7 sr2:0x7 IR_Exec:0x5def NZP:0x0 M_Data:0xbb07 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0007 pcout:0x0007 dr:0x6 sr1:0x7 sr2:0x7 IR_Exec:0x5def NZP:0x0 M_Data:0xbb07 enable_execute_status:0x0 
# UVM_INFO @ 37942.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb361 pc:0xb360 imem_rd:0x1ACTUAL: npc:0xb361 pc:0xb360 imem_rd:0x1
# UVM_INFO @ 37944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x0007 
# UVM_INFO @ 37944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb362 pc:0xb361 imem_rd:0x1
# UVM_INFO @ 37961.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 37961.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 37961.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 37961.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 37961.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 010  
# IR BaseR             : 000  
# IR PCOFFSET6         : 100011  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45920  
# **********************************************
# Time: 37961.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 010  
# IR BaseR             : 000  
# IR PCOFFSET6         : 100011  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45920  
# **********************************************
# Time: 37961.000ns 
# 
# UVM_INFO @ 37961.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 37961.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3fab ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3fab 
# UVM_INFO @ 37962.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb38c VSR2:0xb38c psr:0x4 ACTUAL: VSR1:0xb38c VSR2:0xb38c psr:0x4 
# UVM_INFO @ 37962.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb36f pcout:0xb36f dr:0x2 sr1:0x0 sr2:0x0 IR_Exec:0x6423 NZP:0x0 M_Data:0xb38c enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb36f pcout:0xb36f dr:0x2 sr1:0x0 sr2:0x0 IR_Exec:0x6423 NZP:0x0 M_Data:0xb38c enable_execute_status:0x0 
# UVM_INFO @ 37962.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb362 pc:0xb361 imem_rd:0x1ACTUAL: npc:0xb362 pc:0xb361 imem_rd:0x1
# UVM_INFO @ 37964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb36f 
# UVM_INFO @ 37964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb362 pc:0xb361 imem_rd:0x0
# UVM_INFO @ 37981.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 37981.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 37981.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 37981.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb36f DMem_din:0x0000 DMem_rd:0x1 memout:0xe97b ACTUAL: DMem_addr:0xb36f DMem_din:0x0000 DMem_rd:0x1 memout:0xe97b 
# UVM_INFO @ 37982.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb38c VSR2:0xb38c psr:0x4 ACTUAL: VSR1:0xb38c VSR2:0xb38c psr:0x4 
# UVM_INFO @ 37982.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb362 pc:0xb361 imem_rd:0x0ACTUAL: npc:0xb362 pc:0xb361 imem_rd:0x0
# UVM_INFO @ 37984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb36f 
# UVM_INFO @ 37984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb362 pc:0xb361 imem_rd:0x0
# UVM_INFO @ 38001.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 38001.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 38001.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 38001.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 38001.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 010  
# IR BaseR             : 000  
# IR PCOFFSET6         : 100011  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45921  
# **********************************************
# Time: 38001.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 010  
# IR BaseR             : 000  
# IR PCOFFSET6         : 100011  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45921  
# **********************************************
# Time: 38001.000ns 
# 
# UVM_INFO @ 38001.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 38001.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x85dc ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x85dc 
# UVM_INFO @ 38002.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb38c VSR2:0xb38c psr:0x4 ACTUAL: VSR1:0xb38c VSR2:0xb38c psr:0x4 
# UVM_INFO @ 38002.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb36f pcout:0xb36f dr:0x2 sr1:0x0 sr2:0x0 IR_Exec:0x6423 NZP:0x0 M_Data:0xb38c enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb36f pcout:0xb36f dr:0x2 sr1:0x0 sr2:0x0 IR_Exec:0x6423 NZP:0x0 M_Data:0xb38c enable_execute_status:0x0 
# UVM_INFO @ 38002.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb362 pc:0xb361 imem_rd:0x0ACTUAL: npc:0xb362 pc:0xb361 imem_rd:0x0
# UVM_INFO @ 38004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb36f 
# UVM_INFO @ 38004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb362 pc:0xb361 imem_rd:0x0
# UVM_INFO @ 38021.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 38021.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 38021.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 38021.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb36f DMem_din:0x0000 DMem_rd:0x1 memout:0xb24a ACTUAL: DMem_addr:0xb36f DMem_din:0x0000 DMem_rd:0x1 memout:0xb24a 
# UVM_INFO @ 38022.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x8f6b VSR2:0xb38c psr:0x4 ACTUAL: VSR1:0x8f6b VSR2:0xb38c psr:0x4 
# UVM_INFO @ 38022.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb362 pc:0xb361 imem_rd:0x0ACTUAL: npc:0xb362 pc:0xb361 imem_rd:0x0
# UVM_INFO @ 38024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb36f 
# UVM_INFO @ 38024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb363 pc:0xb362 imem_rd:0x1
# UVM_INFO @ 38041.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 38041.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 38041.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 38041.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 38041.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x238a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x238a 
# UVM_INFO @ 38042.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x8f6b VSR2:0xb38c psr:0x1 ACTUAL: VSR1:0x8f6b VSR2:0xb38c psr:0x1 
# UVM_INFO @ 38042.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb3ae pcout:0xb3ae dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0x024d NZP:0x1 M_Data:0xb38c enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb3ae pcout:0xb3ae dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0x024d NZP:0x1 M_Data:0xb38c enable_execute_status:0x0 
# UVM_INFO @ 38042.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb363 pc:0xb362 imem_rd:0x1ACTUAL: npc:0xb363 pc:0xb362 imem_rd:0x1
# UVM_INFO @ 38044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb3ae 
# UVM_INFO @ 38044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb364 pc:0xb363 imem_rd:0x1
# UVM_INFO @ 38061.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 38061.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 38061.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 38061.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 001  
# IR PCOFFSET9         : 001001101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45922  
# **********************************************
# Time: 38061.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 001  
# IR PCOFFSET9         : 001001101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45922  
# **********************************************
# Time: 38061.000ns 
# 
# UVM_INFO @ 38061.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 38061.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd424 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd424 
# UVM_INFO @ 38062.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x8f6b VSR2:0xb38c psr:0x4 ACTUAL: VSR1:0x8f6b VSR2:0xb38c psr:0x4 
# UVM_INFO @ 38062.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb364 pc:0xb363 imem_rd:0x1ACTUAL: npc:0xb364 pc:0xb363 imem_rd:0x1
# UVM_INFO @ 38064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb3ae 
# UVM_INFO @ 38064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb365 pc:0xb364 imem_rd:0x1
# UVM_INFO @ 38081.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 38081.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 38081.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 38081.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 38081.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 100  
# IR SR1               : 011  
# IR IM                : 0  
# IR SR2               : 010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45923  
# **********************************************
# Time: 38081.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 100  
# IR SR1               : 011  
# IR IM                : 0  
# IR SR2               : 010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45923  
# **********************************************
# Time: 38081.000ns 
# 
# UVM_INFO @ 38081.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 38081.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x41ba ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x41ba 
# UVM_INFO @ 38082.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x52e6 VSR2:0x238a psr:0x4 ACTUAL: VSR1:0x52e6 VSR2:0x238a psr:0x4 
# UVM_INFO @ 38082.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x7670 pcout:0x7670 dr:0x4 sr1:0x3 sr2:0x2 IR_Exec:0x18c2 NZP:0x0 M_Data:0x238a enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x7670 pcout:0x7670 dr:0x4 sr1:0x3 sr2:0x2 IR_Exec:0x18c2 NZP:0x0 M_Data:0x238a enable_execute_status:0x0 
# UVM_INFO @ 38082.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb365 pc:0xb364 imem_rd:0x1ACTUAL: npc:0xb365 pc:0xb364 imem_rd:0x1
# UVM_INFO @ 38084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x7670 
# UVM_INFO @ 38084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb366 pc:0xb365 imem_rd:0x1
# UVM_INFO @ 38101.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 38101.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 38101.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 38101.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 100  
# IR SR1               : 011  
# IR IM                : 0  
# IR SR2               : 010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45924  
# **********************************************
# Time: 38101.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 100  
# IR SR1               : 011  
# IR IM                : 0  
# IR SR2               : 010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45924  
# **********************************************
# Time: 38101.000ns 
# 
# UVM_INFO @ 38101.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 38101.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7c35 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7c35 
# UVM_INFO @ 38102.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x52e6 VSR2:0x238a psr:0x1 ACTUAL: VSR1:0x52e6 VSR2:0x238a psr:0x1 
# UVM_INFO @ 38102.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x7670 pcout:0x7670 dr:0x4 sr1:0x3 sr2:0x2 IR_Exec:0x18c2 NZP:0x0 M_Data:0x238a enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x7670 pcout:0x7670 dr:0x4 sr1:0x3 sr2:0x2 IR_Exec:0x18c2 NZP:0x0 M_Data:0x238a enable_execute_status:0x0 
# UVM_INFO @ 38102.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb366 pc:0xb365 imem_rd:0x1ACTUAL: npc:0xb366 pc:0xb365 imem_rd:0x1
# UVM_INFO @ 38104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x7670 
# UVM_INFO @ 38104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb367 pc:0xb366 imem_rd:0x1
# UVM_INFO @ 38121.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 38121.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 38121.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 38121.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa55f ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa55f 
# UVM_INFO @ 38122.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb3ae VSR2:0xb3ae psr:0x1 ACTUAL: VSR1:0xb3ae VSR2:0xb3ae psr:0x1 
# UVM_INFO @ 38122.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb367 pc:0xb366 imem_rd:0x1ACTUAL: npc:0xb367 pc:0xb366 imem_rd:0x1
# UVM_INFO @ 38124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x7670 
# UVM_INFO @ 38124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb368 pc:0xb367 imem_rd:0x1
# UVM_INFO @ 38141.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 38141.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 38141.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 38141.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 38141.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x005c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x005c 
# UVM_INFO @ 38142.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb3ae VSR2:0xb3ae psr:0x1 ACTUAL: VSR1:0xb3ae VSR2:0xb3ae psr:0x1 
# UVM_INFO @ 38142.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb368 pc:0xb367 imem_rd:0x1ACTUAL: npc:0xb368 pc:0xb367 imem_rd:0x1
# UVM_INFO @ 38144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x7670 
# UVM_INFO @ 38144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb369 pc:0xb368 imem_rd:0x1
# UVM_INFO @ 38161.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 38161.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 38161.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 38161.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 38161.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 101  
# IR PCOFFSET9         : 011000000  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45927  
# **********************************************
# Time: 38161.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 101  
# IR PCOFFSET9         : 011000000  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45927  
# **********************************************
# Time: 38161.000ns 
# 
# UVM_INFO @ 38161.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 38161.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8701 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8701 
# UVM_INFO @ 38162.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x52e6 VSR2:0xb3ae psr:0x1 ACTUAL: VSR1:0x52e6 VSR2:0xb3ae psr:0x1 
# UVM_INFO @ 38162.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb426 pcout:0xb426 dr:0x5 sr1:0x3 sr2:0x0 IR_Exec:0xaac0 NZP:0x0 M_Data:0xb3ae enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb426 pcout:0xb426 dr:0x5 sr1:0x3 sr2:0x0 IR_Exec:0xaac0 NZP:0x0 M_Data:0xb3ae enable_execute_status:0x0 
# UVM_INFO @ 38162.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb369 pc:0xb368 imem_rd:0x1ACTUAL: npc:0xb369 pc:0xb368 imem_rd:0x1
# UVM_INFO @ 38164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb426 
# UVM_INFO @ 38164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb369 pc:0xb368 imem_rd:0x0
# UVM_INFO @ 38181.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 38181.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 38181.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 38181.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb426 DMem_din:0x0000 DMem_rd:0x1 memout:0x56ef ACTUAL: DMem_addr:0xb426 DMem_din:0x0000 DMem_rd:0x1 memout:0x56ef 
# UVM_INFO @ 38182.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x52e6 VSR2:0xb3ae psr:0x1 ACTUAL: VSR1:0x52e6 VSR2:0xb3ae psr:0x1 
# UVM_INFO @ 38182.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb369 pc:0xb368 imem_rd:0x0ACTUAL: npc:0xb369 pc:0xb368 imem_rd:0x0
# UVM_INFO @ 38184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb426 
# UVM_INFO @ 38184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb369 pc:0xb368 imem_rd:0x0
# UVM_INFO @ 38201.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 38201.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 38201.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 38201.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x2f08 DMem_din:0x0000 DMem_rd:0x1 memout:0x2f08 ACTUAL: DMem_addr:0x2f08 DMem_din:0x0000 DMem_rd:0x1 memout:0x2f08 
# UVM_INFO @ 38202.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x52e6 VSR2:0xb3ae psr:0x1 ACTUAL: VSR1:0x52e6 VSR2:0xb3ae psr:0x1 
# UVM_INFO @ 38202.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb369 pc:0xb368 imem_rd:0x0ACTUAL: npc:0xb369 pc:0xb368 imem_rd:0x0
# UVM_INFO @ 38204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb426 
# UVM_INFO @ 38204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb36a pc:0xb369 imem_rd:0x1
# UVM_INFO @ 38221.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 38221.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 38221.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 38221.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 101  
# IR PCOFFSET9         : 011000000  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45928  
# **********************************************
# Time: 38221.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 101  
# IR PCOFFSET9         : 011000000  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45928  
# **********************************************
# Time: 38221.000ns 
# 
# UVM_INFO @ 38221.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 38221.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xafd6 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xafd6 
# UVM_INFO @ 38222.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x52e6 VSR2:0xb3ae psr:0x4 ACTUAL: VSR1:0x52e6 VSR2:0xb3ae psr:0x4 
# UVM_INFO @ 38222.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb427 pcout:0xb427 dr:0x5 sr1:0x3 sr2:0x0 IR_Exec:0xaac0 NZP:0x0 M_Data:0xb3ae enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb427 pcout:0xb427 dr:0x5 sr1:0x3 sr2:0x0 IR_Exec:0xaac0 NZP:0x0 M_Data:0xb3ae enable_execute_status:0x0 
# UVM_INFO @ 38222.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb36a pc:0xb369 imem_rd:0x1ACTUAL: npc:0xb36a pc:0xb369 imem_rd:0x1
# UVM_INFO @ 38224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb427 
# UVM_INFO @ 38224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb36a pc:0xb369 imem_rd:0x0
# UVM_INFO @ 38241.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 38241.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 38241.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 38241.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb427 DMem_din:0x0000 DMem_rd:0x1 memout:0x4a2a ACTUAL: DMem_addr:0xb427 DMem_din:0x0000 DMem_rd:0x1 memout:0x4a2a 
# UVM_INFO @ 38242.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb3ae VSR2:0xb3ae psr:0x4 ACTUAL: VSR1:0xb3ae VSR2:0xb3ae psr:0x4 
# UVM_INFO @ 38242.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb36a pc:0xb369 imem_rd:0x0ACTUAL: npc:0xb36a pc:0xb369 imem_rd:0x0
# UVM_INFO @ 38244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb427 
# UVM_INFO @ 38244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb36a pc:0xb369 imem_rd:0x0
# UVM_INFO @ 38261.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 38261.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 38261.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 38261.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x80a0 DMem_din:0x0000 DMem_rd:0x1 memout:0x80a0 ACTUAL: DMem_addr:0x80a0 DMem_din:0x0000 DMem_rd:0x1 memout:0x80a0 
# UVM_INFO @ 38262.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb3ae VSR2:0xb3ae psr:0x4 ACTUAL: VSR1:0xb3ae VSR2:0xb3ae psr:0x4 
# UVM_INFO @ 38262.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb36a pc:0xb369 imem_rd:0x0ACTUAL: npc:0xb36a pc:0xb369 imem_rd:0x0
# UVM_INFO @ 38264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb427 
# UVM_INFO @ 38264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb36b pc:0xb36a imem_rd:0x1
# UVM_INFO @ 38281.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 38281.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 38281.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 38281.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 38281.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe1ec ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe1ec 
# UVM_INFO @ 38282.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb3ae VSR2:0xb3ae psr:0x4 ACTUAL: VSR1:0xb3ae VSR2:0xb3ae psr:0x4 
# UVM_INFO @ 38282.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb36b pc:0xb36a imem_rd:0x1ACTUAL: npc:0xb36b pc:0xb36a imem_rd:0x1
# UVM_INFO @ 38284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb427 
# UVM_INFO @ 38284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb36b pc:0xb36a imem_rd:0x0
# UVM_INFO @ 38301.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 38301.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 38301.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 38301.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb427 DMem_din:0x0000 DMem_rd:0x1 memout:0x6fe4 ACTUAL: DMem_addr:0xb427 DMem_din:0x0000 DMem_rd:0x1 memout:0x6fe4 
# UVM_INFO @ 38302.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xe1ec VSR2:0xbb07 psr:0x4 ACTUAL: VSR1:0xe1ec VSR2:0xbb07 psr:0x4 
# UVM_INFO @ 38302.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb36b pc:0xb36a imem_rd:0x0ACTUAL: npc:0xb36b pc:0xb36a imem_rd:0x0
# UVM_INFO @ 38304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb427 
# UVM_INFO @ 38304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb36b pc:0xb36a imem_rd:0x0
# UVM_INFO @ 38321.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 38321.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 38321.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 38321.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x61fe DMem_din:0x0000 DMem_rd:0x1 memout:0x61fe ACTUAL: DMem_addr:0x61fe DMem_din:0x0000 DMem_rd:0x1 memout:0x61fe 
# UVM_INFO @ 38322.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xe1ec VSR2:0xbb07 psr:0x4 ACTUAL: VSR1:0xe1ec VSR2:0xbb07 psr:0x4 
# UVM_INFO @ 38322.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb36b pc:0xb36a imem_rd:0x0ACTUAL: npc:0xb36b pc:0xb36a imem_rd:0x0
# UVM_INFO @ 38324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb427 
# UVM_INFO @ 38324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb36c pc:0xb36b imem_rd:0x1
# UVM_INFO @ 38341.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 38341.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 38341.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 38341.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 38341.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 100  
# IR SR1               : 101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45930  
# **********************************************
# Time: 38341.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 100  
# IR SR1               : 101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45930  
# **********************************************
# Time: 38341.000ns 
# 
# UVM_INFO @ 38341.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 38341.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xce5d ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xce5d 
# UVM_INFO @ 38342.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xe1ec VSR2:0xbb07 psr:0x4 ACTUAL: VSR1:0xe1ec VSR2:0xbb07 psr:0x4 
# UVM_INFO @ 38342.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x1e13 pcout:0x1e13 dr:0x4 sr1:0x5 sr2:0x7 IR_Exec:0x997f NZP:0x0 M_Data:0xbb07 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x1e13 pcout:0x1e13 dr:0x4 sr1:0x5 sr2:0x7 IR_Exec:0x997f NZP:0x0 M_Data:0xbb07 enable_execute_status:0x0 
# UVM_INFO @ 38342.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb36c pc:0xb36b imem_rd:0x1ACTUAL: npc:0xb36c pc:0xb36b imem_rd:0x1
# UVM_INFO @ 38344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x1e13 
# UVM_INFO @ 38344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb36d pc:0xb36c imem_rd:0x1
# UVM_INFO @ 38361.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 38361.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 38361.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 38361.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 38361.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 010  
# IR PCOFFSET9         : 000010011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45931  
# **********************************************
# Time: 38361.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 010  
# IR PCOFFSET9         : 000010011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45931  
# **********************************************
# Time: 38361.000ns 
# 
# UVM_INFO @ 38361.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 38361.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9288 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9288 
# UVM_INFO @ 38362.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb3ae VSR2:0x238a psr:0x1 ACTUAL: VSR1:0xb3ae VSR2:0x238a psr:0x1 
# UVM_INFO @ 38362.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb37d pcout:0xb37d dr:0x0 sr1:0x0 sr2:0x2 IR_Exec:0xb413 NZP:0x0 M_Data:0x238a enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb37d pcout:0xb37d dr:0x0 sr1:0x0 sr2:0x2 IR_Exec:0xb413 NZP:0x0 M_Data:0x238a enable_execute_status:0x0 
# UVM_INFO @ 38362.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb36d pc:0xb36c imem_rd:0x1ACTUAL: npc:0xb36d pc:0xb36c imem_rd:0x1
# UVM_INFO @ 38364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb37d 
# UVM_INFO @ 38364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb36d pc:0xb36c imem_rd:0x0
# UVM_INFO @ 38381.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 38381.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 38381.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 38381.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb37d DMem_din:0x0000 DMem_rd:0x1 memout:0x9707 ACTUAL: DMem_addr:0xb37d DMem_din:0x0000 DMem_rd:0x1 memout:0x9707 
# UVM_INFO @ 38382.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb3ae VSR2:0x238a psr:0x1 ACTUAL: VSR1:0xb3ae VSR2:0x238a psr:0x1 
# UVM_INFO @ 38382.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb36d pc:0xb36c imem_rd:0x0ACTUAL: npc:0xb36d pc:0xb36c imem_rd:0x0
# UVM_INFO @ 38384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb37d 
# UVM_INFO @ 38384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb36d pc:0xb36c imem_rd:0x0
# UVM_INFO @ 38401.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 38401.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 38401.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 38401.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xa43d DMem_din:0x238a DMem_rd:0x0 memout:0xa43d ACTUAL: DMem_addr:0xa43d DMem_din:0x238a DMem_rd:0x0 memout:0xa43d 
# UVM_INFO @ 38402.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb3ae VSR2:0x238a psr:0x1 ACTUAL: VSR1:0xb3ae VSR2:0x238a psr:0x1 
# UVM_INFO @ 38402.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb36d pc:0xb36c imem_rd:0x0ACTUAL: npc:0xb36d pc:0xb36c imem_rd:0x0
# UVM_INFO @ 38404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb37d 
# UVM_INFO @ 38404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb36e pc:0xb36d imem_rd:0x1
# UVM_INFO @ 38421.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 38421.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 38421.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 38421.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 38421.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 010  
# IR PCOFFSET9         : 000010011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45932  
# **********************************************
# Time: 38421.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 010  
# IR PCOFFSET9         : 000010011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45932  
# **********************************************
# Time: 38421.000ns 
# 
# UVM_INFO @ 38421.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 38421.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf791 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf791 
# UVM_INFO @ 38422.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb3ae VSR2:0x238a psr:0x1 ACTUAL: VSR1:0xb3ae VSR2:0x238a psr:0x1 
# UVM_INFO @ 38422.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb37e pcout:0xb37e dr:0x0 sr1:0x0 sr2:0x2 IR_Exec:0xb413 NZP:0x0 M_Data:0x238a enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb37e pcout:0xb37e dr:0x0 sr1:0x0 sr2:0x2 IR_Exec:0xb413 NZP:0x0 M_Data:0x238a enable_execute_status:0x0 
# UVM_INFO @ 38422.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb36e pc:0xb36d imem_rd:0x1ACTUAL: npc:0xb36e pc:0xb36d imem_rd:0x1
# UVM_INFO @ 38424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb37e 
# UVM_INFO @ 38424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb36e pc:0xb36d imem_rd:0x0
# UVM_INFO @ 38441.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 38441.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 38441.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 38441.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb37e DMem_din:0x0000 DMem_rd:0x1 memout:0x3ede ACTUAL: DMem_addr:0xb37e DMem_din:0x0000 DMem_rd:0x1 memout:0x3ede 
# UVM_INFO @ 38442.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x1e13 VSR2:0x2199 psr:0x1 ACTUAL: VSR1:0x1e13 VSR2:0x2199 psr:0x1 
# UVM_INFO @ 38442.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb36e pc:0xb36d imem_rd:0x0ACTUAL: npc:0xb36e pc:0xb36d imem_rd:0x0
# UVM_INFO @ 38444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb37e 
# UVM_INFO @ 38444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb36e pc:0xb36d imem_rd:0x0
# UVM_INFO @ 38461.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 38461.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 38461.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 38461.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xd3d0 DMem_din:0x238a DMem_rd:0x0 memout:0xd3d0 ACTUAL: DMem_addr:0xd3d0 DMem_din:0x238a DMem_rd:0x0 memout:0xd3d0 
# UVM_INFO @ 38462.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x1e13 VSR2:0x2199 psr:0x1 ACTUAL: VSR1:0x1e13 VSR2:0x2199 psr:0x1 
# UVM_INFO @ 38462.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb36e pc:0xb36d imem_rd:0x0ACTUAL: npc:0xb36e pc:0xb36d imem_rd:0x0
# UVM_INFO @ 38464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb37e 
# UVM_INFO @ 38464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb36f pc:0xb36e imem_rd:0x1
# UVM_INFO @ 38481.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 38481.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 38481.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 38481.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 38481.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 110  
# IR PCOFFSET9         : 100101111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45933  
# **********************************************
# Time: 38481.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 110  
# IR PCOFFSET9         : 100101111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45933  
# **********************************************
# Time: 38481.000ns 
# 
# UVM_INFO @ 38481.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 38481.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe119 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe119 
# UVM_INFO @ 38482.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x1e13 VSR2:0x2199 psr:0x1 ACTUAL: VSR1:0x1e13 VSR2:0x2199 psr:0x1 
# UVM_INFO @ 38482.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb29b pcout:0xb29b dr:0x0 sr1:0x4 sr2:0x6 IR_Exec:0x3d2f NZP:0x0 M_Data:0x2199 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb29b pcout:0xb29b dr:0x0 sr1:0x4 sr2:0x6 IR_Exec:0x3d2f NZP:0x0 M_Data:0x2199 enable_execute_status:0x0 
# UVM_INFO @ 38482.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb36f pc:0xb36e imem_rd:0x1ACTUAL: npc:0xb36f pc:0xb36e imem_rd:0x1
# UVM_INFO @ 38484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb29b 
# UVM_INFO @ 38484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb36f pc:0xb36e imem_rd:0x0
# UVM_INFO @ 38501.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 38501.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 38501.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 38501.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb29b DMem_din:0x2199 DMem_rd:0x0 memout:0x400a ACTUAL: DMem_addr:0xb29b DMem_din:0x2199 DMem_rd:0x0 memout:0x400a 
# UVM_INFO @ 38502.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x238a VSR2:0xb3ae psr:0x1 ACTUAL: VSR1:0x238a VSR2:0xb3ae psr:0x1 
# UVM_INFO @ 38502.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb36f pc:0xb36e imem_rd:0x0ACTUAL: npc:0xb36f pc:0xb36e imem_rd:0x0
# UVM_INFO @ 38504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb29b 
# UVM_INFO @ 38504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb370 pc:0xb36f imem_rd:0x1
# UVM_INFO @ 38521.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 38521.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 38521.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 38521.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 38521.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 011  
# IR PCOFFSET9         : 010010110  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45934  
# **********************************************
# Time: 38521.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 011  
# IR PCOFFSET9         : 010010110  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45934  
# **********************************************
# Time: 38521.000ns 
# 
# UVM_INFO @ 38521.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 38521.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc449 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc449 
# UVM_INFO @ 38522.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x238a VSR2:0xb3ae psr:0x1 ACTUAL: VSR1:0x238a VSR2:0xb3ae psr:0x1 
# UVM_INFO @ 38522.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb403 pcout:0xb403 dr:0x3 sr1:0x2 sr2:0x0 IR_Exec:0xa696 NZP:0x0 M_Data:0xb3ae enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb403 pcout:0xb403 dr:0x3 sr1:0x2 sr2:0x0 IR_Exec:0xa696 NZP:0x0 M_Data:0xb3ae enable_execute_status:0x0 
# UVM_INFO @ 38522.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb370 pc:0xb36f imem_rd:0x1ACTUAL: npc:0xb370 pc:0xb36f imem_rd:0x1
# UVM_INFO @ 38524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb403 
# UVM_INFO @ 38524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb370 pc:0xb36f imem_rd:0x0
# UVM_INFO @ 38541.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 38541.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 38541.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 38541.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb403 DMem_din:0x0000 DMem_rd:0x1 memout:0xede4 ACTUAL: DMem_addr:0xb403 DMem_din:0x0000 DMem_rd:0x1 memout:0xede4 
# UVM_INFO @ 38542.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xe1ec VSR2:0xbb07 psr:0x1 ACTUAL: VSR1:0xe1ec VSR2:0xbb07 psr:0x1 
# UVM_INFO @ 38542.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb370 pc:0xb36f imem_rd:0x0ACTUAL: npc:0xb370 pc:0xb36f imem_rd:0x0
# UVM_INFO @ 38544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb403 
# UVM_INFO @ 38544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb370 pc:0xb36f imem_rd:0x0
# UVM_INFO @ 38561.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 38561.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 38561.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 38561.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x8c94 DMem_din:0x0000 DMem_rd:0x1 memout:0x8c94 ACTUAL: DMem_addr:0x8c94 DMem_din:0x0000 DMem_rd:0x1 memout:0x8c94 
# UVM_INFO @ 38562.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xe1ec VSR2:0xbb07 psr:0x1 ACTUAL: VSR1:0xe1ec VSR2:0xbb07 psr:0x1 
# UVM_INFO @ 38562.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb370 pc:0xb36f imem_rd:0x0ACTUAL: npc:0xb370 pc:0xb36f imem_rd:0x0
# UVM_INFO @ 38564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb403 
# UVM_INFO @ 38564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb371 pc:0xb370 imem_rd:0x1
# UVM_INFO @ 38581.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 38581.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 38581.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 38581.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 38581.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 111  
# IR PCOFFSET9         : 101000001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45935  
# **********************************************
# Time: 38581.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 111  
# IR PCOFFSET9         : 101000001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45935  
# **********************************************
# Time: 38581.000ns 
# 
# UVM_INFO @ 38581.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 38581.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6925 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6925 
# UVM_INFO @ 38582.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xe1ec VSR2:0xbb07 psr:0x1 ACTUAL: VSR1:0xe1ec VSR2:0xbb07 psr:0x1 
# UVM_INFO @ 38582.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb2af pcout:0xb2af dr:0x0 sr1:0x5 sr2:0x7 IR_Exec:0xbf41 NZP:0x0 M_Data:0xbb07 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb2af pcout:0xb2af dr:0x0 sr1:0x5 sr2:0x7 IR_Exec:0xbf41 NZP:0x0 M_Data:0xbb07 enable_execute_status:0x0 
# UVM_INFO @ 38582.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb371 pc:0xb370 imem_rd:0x1ACTUAL: npc:0xb371 pc:0xb370 imem_rd:0x1
# UVM_INFO @ 38584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb2af 
# UVM_INFO @ 38584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb371 pc:0xb370 imem_rd:0x0
# UVM_INFO @ 38601.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 38601.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 38601.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 38601.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb2af DMem_din:0x0000 DMem_rd:0x1 memout:0x1765 ACTUAL: DMem_addr:0xb2af DMem_din:0x0000 DMem_rd:0x1 memout:0x1765 
# UVM_INFO @ 38602.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x2199 VSR2:0xb3ae psr:0x1 ACTUAL: VSR1:0x2199 VSR2:0xb3ae psr:0x1 
# UVM_INFO @ 38602.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb371 pc:0xb370 imem_rd:0x0ACTUAL: npc:0xb371 pc:0xb370 imem_rd:0x0
# UVM_INFO @ 38604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb2af 
# UVM_INFO @ 38604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb371 pc:0xb370 imem_rd:0x0
# UVM_INFO @ 38621.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 38621.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 38621.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 38621.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0264 DMem_din:0xbb07 DMem_rd:0x0 memout:0x0264 ACTUAL: DMem_addr:0x0264 DMem_din:0xbb07 DMem_rd:0x0 memout:0x0264 
# UVM_INFO @ 38622.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x2199 VSR2:0xb3ae psr:0x1 ACTUAL: VSR1:0x2199 VSR2:0xb3ae psr:0x1 
# UVM_INFO @ 38622.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb371 pc:0xb370 imem_rd:0x0ACTUAL: npc:0xb371 pc:0xb370 imem_rd:0x0
# UVM_INFO @ 38624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb2af 
# UVM_INFO @ 38624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb372 pc:0xb371 imem_rd:0x1
# UVM_INFO @ 38641.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 38641.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 38641.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 38641.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 110100010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45936  
# **********************************************
# Time: 38641.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 110100010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45936  
# **********************************************
# Time: 38641.000ns 
# 
# UVM_INFO @ 38641.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 38641.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x89db ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x89db 
# UVM_INFO @ 38642.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x2199 VSR2:0xb3ae psr:0x1 ACTUAL: VSR1:0x2199 VSR2:0xb3ae psr:0x1 
# UVM_INFO @ 38642.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb311 pcout:0xb311 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x07a2 NZP:0x3 M_Data:0xb3ae enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb311 pcout:0xb311 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x07a2 NZP:0x3 M_Data:0xb3ae enable_execute_status:0x0 
# UVM_INFO @ 38642.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb372 pc:0xb371 imem_rd:0x1ACTUAL: npc:0xb372 pc:0xb371 imem_rd:0x1
# UVM_INFO @ 38644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb311 
# UVM_INFO @ 38644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb372 pc:0xb371 imem_rd:0x0
# UVM_INFO @ 38661.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 38661.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 38661.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 38661.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 38661.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb216 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb216 
# UVM_INFO @ 38662.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb3ae VSR2:0xb3ae psr:0x4 ACTUAL: VSR1:0xb3ae VSR2:0xb3ae psr:0x4 
# UVM_INFO @ 38662.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb372 pc:0xb371 imem_rd:0x0ACTUAL: npc:0xb372 pc:0xb371 imem_rd:0x0
# UVM_INFO @ 38664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb311 
# UVM_INFO @ 38664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb372 pc:0xb371 imem_rd:0x0
# UVM_INFO @ 38681.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 38681.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 38681.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 38681.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 38681.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3d3f ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3d3f 
# UVM_INFO @ 38682.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xe1ec VSR2:0xb311 psr:0x4 ACTUAL: VSR1:0xe1ec VSR2:0xb311 psr:0x4 
# UVM_INFO @ 38682.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xe1ec pcout:0xe1ec dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0xc140 NZP:0x7 M_Data:0xb311 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xe1ec pcout:0xe1ec dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0xc140 NZP:0x7 M_Data:0xb311 enable_execute_status:0x0 
# UVM_INFO @ 38682.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb372 pc:0xb371 imem_rd:0x0ACTUAL: npc:0xb372 pc:0xb371 imem_rd:0x0
# UVM_INFO @ 38684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xe1ec 
# UVM_INFO @ 38684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb373 pc:0xb372 imem_rd:0x1
# UVM_INFO @ 38701.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 38701.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 38701.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 38701.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x20b5 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x20b5 
# UVM_INFO @ 38702.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xe1ec VSR2:0xb311 psr:0x4 ACTUAL: VSR1:0xe1ec VSR2:0xb311 psr:0x4 
# UVM_INFO @ 38702.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb373 pc:0xb372 imem_rd:0x1ACTUAL: npc:0xb373 pc:0xb372 imem_rd:0x1
# UVM_INFO @ 38704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xe1ec 
# UVM_INFO @ 38704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb374 pc:0xb373 imem_rd:0x1
# UVM_INFO @ 38721.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 38721.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 38721.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 38721.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : JMP 
# IR BaseR             : 101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001100  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45938  
# **********************************************
# Time: 38721.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : JMP 
# IR BaseR             : 101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001100  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45938  
# **********************************************
# Time: 38721.000ns 
# 
# UVM_INFO @ 38721.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 38721.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xaab3 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xaab3 
# UVM_INFO @ 38722.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xe1ec VSR2:0xb311 psr:0x4 ACTUAL: VSR1:0xe1ec VSR2:0xb311 psr:0x4 
# UVM_INFO @ 38722.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb374 pc:0xb373 imem_rd:0x1ACTUAL: npc:0xb374 pc:0xb373 imem_rd:0x1
# UVM_INFO @ 38724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xe1ec 
# UVM_INFO @ 38724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb375 pc:0xb374 imem_rd:0x1
# UVM_INFO @ 38741.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 38741.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 38741.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 38741.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 38741.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 101  
# IR SR1               : 000  
# IR IM                : 0  
# IR SR2               : 100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45939  
# **********************************************
# Time: 38741.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : AND 
# IR DR                : 101  
# IR SR1               : 000  
# IR IM                : 0  
# IR SR2               : 100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 010001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45939  
# **********************************************
# Time: 38741.000ns 
# 
# UVM_INFO @ 38741.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 38741.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2c18 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2c18 
# UVM_INFO @ 38742.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb311 VSR2:0x1e13 psr:0x4 ACTUAL: VSR1:0xb311 VSR2:0x1e13 psr:0x4 
# UVM_INFO @ 38742.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x1211 pcout:0x1211 dr:0x5 sr1:0x0 sr2:0x4 IR_Exec:0x5a04 NZP:0x0 M_Data:0x1e13 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x1211 pcout:0x1211 dr:0x5 sr1:0x0 sr2:0x4 IR_Exec:0x5a04 NZP:0x0 M_Data:0x1e13 enable_execute_status:0x0 
# UVM_INFO @ 38742.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb375 pc:0xb374 imem_rd:0x1ACTUAL: npc:0xb375 pc:0xb374 imem_rd:0x1
# UVM_INFO @ 38744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x1211 
# UVM_INFO @ 38744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb376 pc:0xb375 imem_rd:0x1
# UVM_INFO @ 38761.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 38761.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 38761.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 38761.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 38761.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 010  
# IR BaseR             : 111  
# IR PCOFFSET6         : 010010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45940  
# **********************************************
# Time: 38761.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 010  
# IR BaseR             : 111  
# IR PCOFFSET6         : 010010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45940  
# **********************************************
# Time: 38761.000ns 
# 
# UVM_INFO @ 38761.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 38761.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd132 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd132 
# UVM_INFO @ 38762.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xbb07 VSR2:0x238a psr:0x4 ACTUAL: VSR1:0xbb07 VSR2:0x238a psr:0x4 
# UVM_INFO @ 38762.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xbb19 pcout:0xbb19 dr:0x0 sr1:0x7 sr2:0x2 IR_Exec:0x75d2 NZP:0x0 M_Data:0x238a enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xbb19 pcout:0xbb19 dr:0x0 sr1:0x7 sr2:0x2 IR_Exec:0x75d2 NZP:0x0 M_Data:0x238a enable_execute_status:0x0 
# UVM_INFO @ 38762.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb376 pc:0xb375 imem_rd:0x1ACTUAL: npc:0xb376 pc:0xb375 imem_rd:0x1
# UVM_INFO @ 38764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xbb19 
# UVM_INFO @ 38764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb376 pc:0xb375 imem_rd:0x0
# UVM_INFO @ 38781.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 38781.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 38781.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 38781.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xbb19 DMem_din:0x238a DMem_rd:0x0 memout:0x2993 ACTUAL: DMem_addr:0xbb19 DMem_din:0x238a DMem_rd:0x0 memout:0x2993 
# UVM_INFO @ 38782.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xbb07 VSR2:0x238a psr:0x4 ACTUAL: VSR1:0xbb07 VSR2:0x238a psr:0x4 
# UVM_INFO @ 38782.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb376 pc:0xb375 imem_rd:0x0ACTUAL: npc:0xb376 pc:0xb375 imem_rd:0x0
# UVM_INFO @ 38784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xbb19 
# UVM_INFO @ 38784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb377 pc:0xb376 imem_rd:0x1
# UVM_INFO @ 38801.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 38801.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 38801.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 38801.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 38801.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 010  
# IR BaseR             : 111  
# IR PCOFFSET6         : 010010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45941  
# **********************************************
# Time: 38801.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 010  
# IR BaseR             : 111  
# IR PCOFFSET6         : 010010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45941  
# **********************************************
# Time: 38801.000ns 
# 
# UVM_INFO @ 38801.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 38801.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xfde0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xfde0 
# UVM_INFO @ 38802.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xbb07 VSR2:0x238a psr:0x4 ACTUAL: VSR1:0xbb07 VSR2:0x238a psr:0x4 
# UVM_INFO @ 38802.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xbb19 pcout:0xbb19 dr:0x0 sr1:0x7 sr2:0x2 IR_Exec:0x75d2 NZP:0x0 M_Data:0x238a enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xbb19 pcout:0xbb19 dr:0x0 sr1:0x7 sr2:0x2 IR_Exec:0x75d2 NZP:0x0 M_Data:0x238a enable_execute_status:0x0 
# UVM_INFO @ 38802.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb377 pc:0xb376 imem_rd:0x1ACTUAL: npc:0xb377 pc:0xb376 imem_rd:0x1
# UVM_INFO @ 38804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xbb19 
# UVM_INFO @ 38804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb377 pc:0xb376 imem_rd:0x0
# UVM_INFO @ 38821.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 38821.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 38821.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 38821.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xbb19 DMem_din:0x238a DMem_rd:0x0 memout:0x8d69 ACTUAL: DMem_addr:0xbb19 DMem_din:0x238a DMem_rd:0x0 memout:0x8d69 
# UVM_INFO @ 38822.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x2199 VSR2:0xb311 psr:0x4 ACTUAL: VSR1:0x2199 VSR2:0xb311 psr:0x4 
# UVM_INFO @ 38822.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb377 pc:0xb376 imem_rd:0x0ACTUAL: npc:0xb377 pc:0xb376 imem_rd:0x0
# UVM_INFO @ 38824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xbb19 
# UVM_INFO @ 38824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb378 pc:0xb377 imem_rd:0x1
# UVM_INFO @ 38841.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 38841.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 38841.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 38841.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 000  
# IR BaseR             : 110  
# IR PCOFFSET6         : 111010  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45942  
# **********************************************
# Time: 38841.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 000  
# IR BaseR             : 110  
# IR PCOFFSET6         : 111010  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45942  
# **********************************************
# Time: 38841.000ns 
# 
# UVM_INFO @ 38841.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 38841.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3c20 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3c20 
# UVM_INFO @ 38842.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x2199 VSR2:0xb311 psr:0x4 ACTUAL: VSR1:0x2199 VSR2:0xb311 psr:0x4 
# UVM_INFO @ 38842.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x2193 pcout:0x2193 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x61ba NZP:0x0 M_Data:0xb311 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x2193 pcout:0x2193 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x61ba NZP:0x0 M_Data:0xb311 enable_execute_status:0x0 
# UVM_INFO @ 38842.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb378 pc:0xb377 imem_rd:0x1ACTUAL: npc:0xb378 pc:0xb377 imem_rd:0x1
# UVM_INFO @ 38844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2193 
# UVM_INFO @ 38844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb378 pc:0xb377 imem_rd:0x0
# UVM_INFO @ 38861.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 38861.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 38861.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 38861.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x2193 DMem_din:0x0000 DMem_rd:0x1 memout:0xe167 ACTUAL: DMem_addr:0x2193 DMem_din:0x0000 DMem_rd:0x1 memout:0xe167 
# UVM_INFO @ 38862.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb311 VSR2:0xb311 psr:0x4 ACTUAL: VSR1:0xb311 VSR2:0xb311 psr:0x4 
# UVM_INFO @ 38862.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb378 pc:0xb377 imem_rd:0x0ACTUAL: npc:0xb378 pc:0xb377 imem_rd:0x0
# UVM_INFO @ 38864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2193 
# UVM_INFO @ 38864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb379 pc:0xb378 imem_rd:0x1
# UVM_INFO @ 38881.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 38881.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 38881.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 38881.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 38881.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2f41 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2f41 
# UVM_INFO @ 38882.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb311 VSR2:0xb311 psr:0x4 ACTUAL: VSR1:0xb311 VSR2:0xb311 psr:0x4 
# UVM_INFO @ 38882.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb379 pc:0xb378 imem_rd:0x1ACTUAL: npc:0xb379 pc:0xb378 imem_rd:0x1
# UVM_INFO @ 38884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2193 
# UVM_INFO @ 38884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb379 pc:0xb378 imem_rd:0x0
# UVM_INFO @ 38901.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 38901.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 38901.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 38901.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x2193 DMem_din:0x0000 DMem_rd:0x1 memout:0x0a85 ACTUAL: DMem_addr:0x2193 DMem_din:0x0000 DMem_rd:0x1 memout:0x0a85 
# UVM_INFO @ 38902.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x238a VSR2:0x238a psr:0x4 ACTUAL: VSR1:0x238a VSR2:0x238a psr:0x4 
# UVM_INFO @ 38902.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb379 pc:0xb378 imem_rd:0x0ACTUAL: npc:0xb379 pc:0xb378 imem_rd:0x0
# UVM_INFO @ 38904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2193 
# UVM_INFO @ 38904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb37a pc:0xb379 imem_rd:0x1
# UVM_INFO @ 38921.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 38921.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 38921.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 38921.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 010  
# IR PCOFFSET9         : 010100100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45944  
# **********************************************
# Time: 38921.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 010  
# IR PCOFFSET9         : 010100100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45944  
# **********************************************
# Time: 38921.000ns 
# 
# UVM_INFO @ 38921.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 38921.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x059f ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x059f 
# UVM_INFO @ 38922.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x238a VSR2:0x238a psr:0x4 ACTUAL: VSR1:0x238a VSR2:0x238a psr:0x4 
# UVM_INFO @ 38922.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb41b pcout:0xb41b dr:0x0 sr1:0x2 sr2:0x2 IR_Exec:0xb4a4 NZP:0x0 M_Data:0x238a enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb41b pcout:0xb41b dr:0x0 sr1:0x2 sr2:0x2 IR_Exec:0xb4a4 NZP:0x0 M_Data:0x238a enable_execute_status:0x0 
# UVM_INFO @ 38922.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb37a pc:0xb379 imem_rd:0x1ACTUAL: npc:0xb37a pc:0xb379 imem_rd:0x1
# UVM_INFO @ 38924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb41b 
# UVM_INFO @ 38924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb37a pc:0xb379 imem_rd:0x0
# UVM_INFO @ 38941.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 38941.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 38941.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 38941.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb41b DMem_din:0x0000 DMem_rd:0x1 memout:0x0a5f ACTUAL: DMem_addr:0xb41b DMem_din:0x0000 DMem_rd:0x1 memout:0x0a5f 
# UVM_INFO @ 38942.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb311 VSR2:0xb311 psr:0x4 ACTUAL: VSR1:0xb311 VSR2:0xb311 psr:0x4 
# UVM_INFO @ 38942.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb37a pc:0xb379 imem_rd:0x0ACTUAL: npc:0xb37a pc:0xb379 imem_rd:0x0
# UVM_INFO @ 38944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb41b 
# UVM_INFO @ 38944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb37a pc:0xb379 imem_rd:0x0
# UVM_INFO @ 38961.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 38961.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 38961.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 38961.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x3905 DMem_din:0x238a DMem_rd:0x0 memout:0x3905 ACTUAL: DMem_addr:0x3905 DMem_din:0x238a DMem_rd:0x0 memout:0x3905 
# UVM_INFO @ 38962.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb311 VSR2:0xb311 psr:0x4 ACTUAL: VSR1:0xb311 VSR2:0xb311 psr:0x4 
# UVM_INFO @ 38962.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb37a pc:0xb379 imem_rd:0x0ACTUAL: npc:0xb37a pc:0xb379 imem_rd:0x0
# UVM_INFO @ 38964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb41b 
# UVM_INFO @ 38964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb37b pc:0xb37a imem_rd:0x1
# UVM_INFO @ 38981.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 38981.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 38981.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 38981.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3aae ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3aae 
# UVM_INFO @ 38982.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb311 VSR2:0xb311 psr:0x4 ACTUAL: VSR1:0xb311 VSR2:0xb311 psr:0x4 
# UVM_INFO @ 38982.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb37b pc:0xb37a imem_rd:0x1ACTUAL: npc:0xb37b pc:0xb37a imem_rd:0x1
# UVM_INFO @ 38984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb41b 
# UVM_INFO @ 38984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb37b pc:0xb37a imem_rd:0x0
# UVM_INFO @ 39001.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 39001.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 39001.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 39001.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb41b DMem_din:0x0000 DMem_rd:0x1 memout:0xa991 ACTUAL: DMem_addr:0xb41b DMem_din:0x0000 DMem_rd:0x1 memout:0xa991 
# UVM_INFO @ 39002.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb311 VSR2:0xb311 psr:0x4 ACTUAL: VSR1:0xb311 VSR2:0xb311 psr:0x4 
# UVM_INFO @ 39002.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb37b pc:0xb37a imem_rd:0x0ACTUAL: npc:0xb37b pc:0xb37a imem_rd:0x0
# UVM_INFO @ 39004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb41b 
# UVM_INFO @ 39004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb37b pc:0xb37a imem_rd:0x0
# UVM_INFO @ 39021.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 39021.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 39021.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 39021.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x2e9e DMem_din:0x238a DMem_rd:0x0 memout:0x2e9e ACTUAL: DMem_addr:0x2e9e DMem_din:0x238a DMem_rd:0x0 memout:0x2e9e 
# UVM_INFO @ 39022.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb311 VSR2:0xb311 psr:0x4 ACTUAL: VSR1:0xb311 VSR2:0xb311 psr:0x4 
# UVM_INFO @ 39022.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb37b pc:0xb37a imem_rd:0x0ACTUAL: npc:0xb37b pc:0xb37a imem_rd:0x0
# UVM_INFO @ 39024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb41b 
# UVM_INFO @ 39024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb37c pc:0xb37b imem_rd:0x1
# UVM_INFO @ 39041.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 39041.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 39041.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 39041.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 39041.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3ffc ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3ffc 
# UVM_INFO @ 39042.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb311 VSR2:0xb311 psr:0x4 ACTUAL: VSR1:0xb311 VSR2:0xb311 psr:0x4 
# UVM_INFO @ 39042.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb37c pc:0xb37b imem_rd:0x1ACTUAL: npc:0xb37c pc:0xb37b imem_rd:0x1
# UVM_INFO @ 39044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb41b 
# UVM_INFO @ 39044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb37c pc:0xb37b imem_rd:0x0
# UVM_INFO @ 39061.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 39061.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 39061.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 39061.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb41b DMem_din:0x0000 DMem_rd:0x1 memout:0xe4bf ACTUAL: DMem_addr:0xb41b DMem_din:0x0000 DMem_rd:0x1 memout:0xe4bf 
# UVM_INFO @ 39062.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xbb07 VSR2:0xb311 psr:0x4 ACTUAL: VSR1:0xbb07 VSR2:0xb311 psr:0x4 
# UVM_INFO @ 39062.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb37c pc:0xb37b imem_rd:0x0ACTUAL: npc:0xb37c pc:0xb37b imem_rd:0x0
# UVM_INFO @ 39064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb41b 
# UVM_INFO @ 39064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb37c pc:0xb37b imem_rd:0x0
# UVM_INFO @ 39081.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 39081.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 39081.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 39081.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x4812 DMem_din:0x238a DMem_rd:0x0 memout:0x4812 ACTUAL: DMem_addr:0x4812 DMem_din:0x238a DMem_rd:0x0 memout:0x4812 
# UVM_INFO @ 39082.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xbb07 VSR2:0xb311 psr:0x4 ACTUAL: VSR1:0xbb07 VSR2:0xb311 psr:0x4 
# UVM_INFO @ 39082.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb37c pc:0xb37b imem_rd:0x0ACTUAL: npc:0xb37c pc:0xb37b imem_rd:0x0
# UVM_INFO @ 39084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb41b 
# UVM_INFO @ 39084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb37d pc:0xb37c imem_rd:0x1
# UVM_INFO @ 39101.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 39101.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 39101.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 39101.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 110  
# IR PCOFFSET9         : 111101010  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45947  
# **********************************************
# Time: 39101.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 110  
# IR PCOFFSET9         : 111101010  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45947  
# **********************************************
# Time: 39101.000ns 
# 
# UVM_INFO @ 39101.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 39101.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2be7 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2be7 
# UVM_INFO @ 39102.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xbb07 VSR2:0xb311 psr:0x4 ACTUAL: VSR1:0xbb07 VSR2:0xb311 psr:0x4 
# UVM_INFO @ 39102.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb364 pcout:0xb364 dr:0x6 sr1:0x7 sr2:0x0 IR_Exec:0xadea NZP:0x0 M_Data:0xb311 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb364 pcout:0xb364 dr:0x6 sr1:0x7 sr2:0x0 IR_Exec:0xadea NZP:0x0 M_Data:0xb311 enable_execute_status:0x0 
# UVM_INFO @ 39102.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb37d pc:0xb37c imem_rd:0x1ACTUAL: npc:0xb37d pc:0xb37c imem_rd:0x1
# UVM_INFO @ 39104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb364 
# UVM_INFO @ 39104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb37d pc:0xb37c imem_rd:0x0
# UVM_INFO @ 39121.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 39121.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 39121.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 39121.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb364 DMem_din:0x0000 DMem_rd:0x1 memout:0x1e56 ACTUAL: DMem_addr:0xb364 DMem_din:0x0000 DMem_rd:0x1 memout:0x1e56 
# UVM_INFO @ 39122.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb311 VSR2:0xb311 psr:0x4 ACTUAL: VSR1:0xb311 VSR2:0xb311 psr:0x4 
# UVM_INFO @ 39122.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb37d pc:0xb37c imem_rd:0x0ACTUAL: npc:0xb37d pc:0xb37c imem_rd:0x0
# UVM_INFO @ 39124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb364 
# UVM_INFO @ 39124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb37d pc:0xb37c imem_rd:0x0
# UVM_INFO @ 39141.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 39141.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 39141.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 39141.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0c0c DMem_din:0x0000 DMem_rd:0x1 memout:0x0c0c ACTUAL: DMem_addr:0x0c0c DMem_din:0x0000 DMem_rd:0x1 memout:0x0c0c 
# UVM_INFO @ 39142.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb311 VSR2:0xb311 psr:0x4 ACTUAL: VSR1:0xb311 VSR2:0xb311 psr:0x4 
# UVM_INFO @ 39142.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb37d pc:0xb37c imem_rd:0x0ACTUAL: npc:0xb37d pc:0xb37c imem_rd:0x0
# UVM_INFO @ 39144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb364 
# UVM_INFO @ 39144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb37e pc:0xb37d imem_rd:0x1
# UVM_INFO @ 39161.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 39161.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 39161.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 39161.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 39161.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x16f8 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x16f8 
# UVM_INFO @ 39162.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb311 VSR2:0xb311 psr:0x4 ACTUAL: VSR1:0xb311 VSR2:0xb311 psr:0x4 
# UVM_INFO @ 39162.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb37e pc:0xb37d imem_rd:0x1ACTUAL: npc:0xb37e pc:0xb37d imem_rd:0x1
# UVM_INFO @ 39164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb364 
# UVM_INFO @ 39164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb37e pc:0xb37d imem_rd:0x0
# UVM_INFO @ 39181.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 39181.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 39181.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 39181.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb364 DMem_din:0x0000 DMem_rd:0x1 memout:0x83cf ACTUAL: DMem_addr:0xb364 DMem_din:0x0000 DMem_rd:0x1 memout:0x83cf 
# UVM_INFO @ 39182.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xbb07 VSR2:0xbb07 psr:0x4 ACTUAL: VSR1:0xbb07 VSR2:0xbb07 psr:0x4 
# UVM_INFO @ 39182.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb37e pc:0xb37d imem_rd:0x0ACTUAL: npc:0xb37e pc:0xb37d imem_rd:0x0
# UVM_INFO @ 39184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb364 
# UVM_INFO @ 39184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb37e pc:0xb37d imem_rd:0x0
# UVM_INFO @ 39201.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 39201.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 39201.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 39201.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x3db3 DMem_din:0x0000 DMem_rd:0x1 memout:0x3db3 ACTUAL: DMem_addr:0x3db3 DMem_din:0x0000 DMem_rd:0x1 memout:0x3db3 
# UVM_INFO @ 39202.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xbb07 VSR2:0xbb07 psr:0x4 ACTUAL: VSR1:0xbb07 VSR2:0xbb07 psr:0x4 
# UVM_INFO @ 39202.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb37e pc:0xb37d imem_rd:0x0ACTUAL: npc:0xb37e pc:0xb37d imem_rd:0x0
# UVM_INFO @ 39204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb364 
# UVM_INFO @ 39204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb37f pc:0xb37e imem_rd:0x1
# UVM_INFO @ 39221.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 39221.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 39221.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 39221.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 001  
# IR SR1               : 111  
# IR IM                : 0  
# IR SR2               : 111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45949  
# **********************************************
# Time: 39221.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 001  
# IR SR1               : 111  
# IR IM                : 0  
# IR SR2               : 111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45949  
# **********************************************
# Time: 39221.000ns 
# 
# UVM_INFO @ 39221.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 39221.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xea56 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xea56 
# UVM_INFO @ 39222.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xbb07 VSR2:0xbb07 psr:0x4 ACTUAL: VSR1:0xbb07 VSR2:0xbb07 psr:0x4 
# UVM_INFO @ 39222.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xbafe pcout:0xbafe dr:0x1 sr1:0x7 sr2:0x7 IR_Exec:0x13f7 NZP:0x0 M_Data:0xbb07 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xbafe pcout:0xbafe dr:0x1 sr1:0x7 sr2:0x7 IR_Exec:0x13f7 NZP:0x0 M_Data:0xbb07 enable_execute_status:0x0 
# UVM_INFO @ 39222.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb37f pc:0xb37e imem_rd:0x1ACTUAL: npc:0xb37f pc:0xb37e imem_rd:0x1
# UVM_INFO @ 39224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xbafe 
# UVM_INFO @ 39224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb380 pc:0xb37f imem_rd:0x1
# UVM_INFO @ 39241.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 39241.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 39241.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 39241.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9c69 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9c69 
# UVM_INFO @ 39242.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb311 VSR2:0xb311 psr:0x4 ACTUAL: VSR1:0xb311 VSR2:0xb311 psr:0x4 
# UVM_INFO @ 39242.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb380 pc:0xb37f imem_rd:0x1ACTUAL: npc:0xb380 pc:0xb37f imem_rd:0x1
# UVM_INFO @ 39244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xbafe 
# UVM_INFO @ 39244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb381 pc:0xb380 imem_rd:0x1
# UVM_INFO @ 39261.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 39261.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 39261.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 39261.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 39261.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1165 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1165 
# UVM_INFO @ 39262.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb311 VSR2:0xb311 psr:0x4 ACTUAL: VSR1:0xb311 VSR2:0xb311 psr:0x4 
# UVM_INFO @ 39262.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb381 pc:0xb380 imem_rd:0x1ACTUAL: npc:0xb381 pc:0xb380 imem_rd:0x1
# UVM_INFO @ 39264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xbafe 
# UVM_INFO @ 39264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb382 pc:0xb381 imem_rd:0x1
# UVM_INFO @ 39281.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 39281.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 39281.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 39281.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 39281.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 011  
# IR SR1               : 000  
# IR IM                : 0  
# IR SR2               : 110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45952  
# **********************************************
# Time: 39281.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 011  
# IR SR1               : 000  
# IR IM                : 0  
# IR SR2               : 110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45952  
# **********************************************
# Time: 39281.000ns 
# 
# UVM_INFO @ 39281.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 39281.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3c5c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3c5c 
# UVM_INFO @ 39282.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb311 VSR2:0x2199 psr:0x4 ACTUAL: VSR1:0xb311 VSR2:0x2199 psr:0x4 
# UVM_INFO @ 39282.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xd4aa pcout:0xd4aa dr:0x3 sr1:0x0 sr2:0x6 IR_Exec:0x1606 NZP:0x0 M_Data:0x2199 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xd4aa pcout:0xd4aa dr:0x3 sr1:0x0 sr2:0x6 IR_Exec:0x1606 NZP:0x0 M_Data:0x2199 enable_execute_status:0x0 
# UVM_INFO @ 39282.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb382 pc:0xb381 imem_rd:0x1ACTUAL: npc:0xb382 pc:0xb381 imem_rd:0x1
# UVM_INFO @ 39284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xd4aa 
# UVM_INFO @ 39284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb383 pc:0xb382 imem_rd:0x1
# UVM_INFO @ 39301.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 39301.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 39301.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 39301.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 39301.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 011  
# IR SR1               : 000  
# IR IM                : 0  
# IR SR2               : 110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45953  
# **********************************************
# Time: 39301.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ADD 
# IR DR                : 011  
# IR SR1               : 000  
# IR IM                : 0  
# IR SR2               : 110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000001  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45953  
# **********************************************
# Time: 39301.000ns 
# 
# UVM_INFO @ 39301.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 39301.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2168 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2168 
# UVM_INFO @ 39302.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb311 VSR2:0x2199 psr:0x4 ACTUAL: VSR1:0xb311 VSR2:0x2199 psr:0x4 
# UVM_INFO @ 39302.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xd4aa pcout:0xd4aa dr:0x3 sr1:0x0 sr2:0x6 IR_Exec:0x1606 NZP:0x0 M_Data:0x2199 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xd4aa pcout:0xd4aa dr:0x3 sr1:0x0 sr2:0x6 IR_Exec:0x1606 NZP:0x0 M_Data:0x2199 enable_execute_status:0x0 
# UVM_INFO @ 39302.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb383 pc:0xb382 imem_rd:0x1ACTUAL: npc:0xb383 pc:0xb382 imem_rd:0x1
# UVM_INFO @ 39304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xd4aa 
# UVM_INFO @ 39304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb384 pc:0xb383 imem_rd:0x1
# UVM_INFO @ 39321.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 39321.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 39321.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 39321.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 39321.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 000  
# IR PCOFFSET9         : 101011111  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45954  
# **********************************************
# Time: 39321.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 000  
# IR PCOFFSET9         : 101011111  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45954  
# **********************************************
# Time: 39321.000ns 
# 
# UVM_INFO @ 39321.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 39321.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x01ca ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x01ca 
# UVM_INFO @ 39322.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xe1ec VSR2:0xb311 psr:0x4 ACTUAL: VSR1:0xe1ec VSR2:0xb311 psr:0x4 
# UVM_INFO @ 39322.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb2e0 pcout:0xb2e0 dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x215f NZP:0x0 M_Data:0xb311 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb2e0 pcout:0xb2e0 dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x215f NZP:0x0 M_Data:0xb311 enable_execute_status:0x0 
# UVM_INFO @ 39322.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb384 pc:0xb383 imem_rd:0x1ACTUAL: npc:0xb384 pc:0xb383 imem_rd:0x1
# UVM_INFO @ 39324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb2e0 
# UVM_INFO @ 39324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb384 pc:0xb383 imem_rd:0x0
# UVM_INFO @ 39341.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 39341.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 39341.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 39341.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb2e0 DMem_din:0x0000 DMem_rd:0x1 memout:0x5a57 ACTUAL: DMem_addr:0xb2e0 DMem_din:0x0000 DMem_rd:0x1 memout:0x5a57 
# UVM_INFO @ 39342.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xe1ec VSR2:0xb311 psr:0x4 ACTUAL: VSR1:0xe1ec VSR2:0xb311 psr:0x4 
# UVM_INFO @ 39342.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb384 pc:0xb383 imem_rd:0x0ACTUAL: npc:0xb384 pc:0xb383 imem_rd:0x0
# UVM_INFO @ 39344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb2e0 
# UVM_INFO @ 39344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb385 pc:0xb384 imem_rd:0x1
# UVM_INFO @ 39361.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 39361.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 39361.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 39361.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 39361.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 000  
# IR PCOFFSET9         : 101011111  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45955  
# **********************************************
# Time: 39361.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LD 
# IR DR                : 000  
# IR PCOFFSET9         : 101011111  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45955  
# **********************************************
# Time: 39361.000ns 
# 
# UVM_INFO @ 39361.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 39361.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x00d7 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x00d7 
# UVM_INFO @ 39362.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xe1ec VSR2:0xb311 psr:0x4 ACTUAL: VSR1:0xe1ec VSR2:0xb311 psr:0x4 
# UVM_INFO @ 39362.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb2e1 pcout:0xb2e1 dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x215f NZP:0x0 M_Data:0xb311 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb2e1 pcout:0xb2e1 dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x215f NZP:0x0 M_Data:0xb311 enable_execute_status:0x0 
# UVM_INFO @ 39362.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb385 pc:0xb384 imem_rd:0x1ACTUAL: npc:0xb385 pc:0xb384 imem_rd:0x1
# UVM_INFO @ 39364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb2e1 
# UVM_INFO @ 39364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb385 pc:0xb384 imem_rd:0x0
# UVM_INFO @ 39381.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 39381.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 39381.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 39381.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb2e1 DMem_din:0x0000 DMem_rd:0x1 memout:0x49e4 ACTUAL: DMem_addr:0xb2e1 DMem_din:0x0000 DMem_rd:0x1 memout:0x49e4 
# UVM_INFO @ 39382.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x8f6b VSR2:0xbb07 psr:0x4 ACTUAL: VSR1:0x8f6b VSR2:0xbb07 psr:0x4 
# UVM_INFO @ 39382.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb385 pc:0xb384 imem_rd:0x0ACTUAL: npc:0xb385 pc:0xb384 imem_rd:0x0
# UVM_INFO @ 39384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb2e1 
# UVM_INFO @ 39384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb386 pc:0xb385 imem_rd:0x1
# UVM_INFO @ 39401.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 39401.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 39401.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 39401.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 39401.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 001  
# IR SR1               : 001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45956  
# **********************************************
# Time: 39401.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 001  
# IR SR1               : 001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45956  
# **********************************************
# Time: 39401.000ns 
# 
# UVM_INFO @ 39401.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 39401.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xcc46 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xcc46 
# UVM_INFO @ 39402.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x8f6b VSR2:0xbb07 psr:0x4 ACTUAL: VSR1:0x8f6b VSR2:0xbb07 psr:0x4 
# UVM_INFO @ 39402.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x7094 pcout:0x7094 dr:0x1 sr1:0x1 sr2:0x7 IR_Exec:0x927f NZP:0x0 M_Data:0xbb07 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x7094 pcout:0x7094 dr:0x1 sr1:0x1 sr2:0x7 IR_Exec:0x927f NZP:0x0 M_Data:0xbb07 enable_execute_status:0x0 
# UVM_INFO @ 39402.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb386 pc:0xb385 imem_rd:0x1ACTUAL: npc:0xb386 pc:0xb385 imem_rd:0x1
# UVM_INFO @ 39404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x7094 
# UVM_INFO @ 39404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb387 pc:0xb386 imem_rd:0x1
# UVM_INFO @ 39421.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 39421.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 39421.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 39421.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 39421.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 110  
# IR PCOFFSET9         : 110111000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45957  
# **********************************************
# Time: 39421.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 110  
# IR PCOFFSET9         : 110111000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45957  
# **********************************************
# Time: 39421.000ns 
# 
# UVM_INFO @ 39421.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 39421.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xdf4f ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xdf4f 
# UVM_INFO @ 39422.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x2199 VSR2:0x2199 psr:0x4 ACTUAL: VSR1:0x2199 VSR2:0x2199 psr:0x4 
# UVM_INFO @ 39422.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb33c pcout:0xb33c dr:0x0 sr1:0x6 sr2:0x6 IR_Exec:0xbdb8 NZP:0x0 M_Data:0x2199 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb33c pcout:0xb33c dr:0x0 sr1:0x6 sr2:0x6 IR_Exec:0xbdb8 NZP:0x0 M_Data:0x2199 enable_execute_status:0x0 
# UVM_INFO @ 39422.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb387 pc:0xb386 imem_rd:0x1ACTUAL: npc:0xb387 pc:0xb386 imem_rd:0x1
# UVM_INFO @ 39424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb33c 
# UVM_INFO @ 39424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb387 pc:0xb386 imem_rd:0x0
# UVM_INFO @ 39441.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 39441.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 39441.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 39441.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb33c DMem_din:0x0000 DMem_rd:0x1 memout:0x73ec ACTUAL: DMem_addr:0xb33c DMem_din:0x0000 DMem_rd:0x1 memout:0x73ec 
# UVM_INFO @ 39442.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb311 VSR2:0xb311 psr:0x4 ACTUAL: VSR1:0xb311 VSR2:0xb311 psr:0x4 
# UVM_INFO @ 39442.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb387 pc:0xb386 imem_rd:0x0ACTUAL: npc:0xb387 pc:0xb386 imem_rd:0x0
# UVM_INFO @ 39444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb33c 
# UVM_INFO @ 39444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb387 pc:0xb386 imem_rd:0x0
# UVM_INFO @ 39461.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 39461.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 39461.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 39461.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x7a97 DMem_din:0x2199 DMem_rd:0x0 memout:0x7a97 ACTUAL: DMem_addr:0x7a97 DMem_din:0x2199 DMem_rd:0x0 memout:0x7a97 
# UVM_INFO @ 39462.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb311 VSR2:0xb311 psr:0x4 ACTUAL: VSR1:0xb311 VSR2:0xb311 psr:0x4 
# UVM_INFO @ 39462.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb387 pc:0xb386 imem_rd:0x0ACTUAL: npc:0xb387 pc:0xb386 imem_rd:0x0
# UVM_INFO @ 39464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb33c 
# UVM_INFO @ 39464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb388 pc:0xb387 imem_rd:0x1
# UVM_INFO @ 39481.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 39481.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 39481.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 39481.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 111  
# IR BaseR             : 000  
# IR PCOFFSET6         : 001011  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45958  
# **********************************************
# Time: 39481.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDR 
# IR DR                : 111  
# IR BaseR             : 000  
# IR PCOFFSET6         : 001011  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45958  
# **********************************************
# Time: 39481.000ns 
# 
# UVM_INFO @ 39481.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 39481.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x15cc ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x15cc 
# UVM_INFO @ 39482.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb311 VSR2:0xb311 psr:0x4 ACTUAL: VSR1:0xb311 VSR2:0xb311 psr:0x4 
# UVM_INFO @ 39482.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb31c pcout:0xb31c dr:0x7 sr1:0x0 sr2:0x0 IR_Exec:0x6e0b NZP:0x0 M_Data:0xb311 enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xb31c pcout:0xb31c dr:0x7 sr1:0x0 sr2:0x0 IR_Exec:0x6e0b NZP:0x0 M_Data:0xb311 enable_execute_status:0x0 
# UVM_INFO @ 39482.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb388 pc:0xb387 imem_rd:0x1ACTUAL: npc:0xb388 pc:0xb387 imem_rd:0x1
# UVM_INFO @ 39484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb31c 
# UVM_INFO @ 39484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb388 pc:0xb387 imem_rd:0x0
# UVM_INFO @ 39501.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 39501.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 39501.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 39501.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb31c DMem_din:0x0000 DMem_rd:0x1 memout:0xf597 ACTUAL: DMem_addr:0xb31c DMem_din:0x0000 DMem_rd:0x1 memout:0xf597 
# UVM_INFO @ 39502.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb311 VSR2:0xb311 psr:0x4 ACTUAL: VSR1:0xb311 VSR2:0xb311 psr:0x4 
# UVM_INFO @ 39502.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb388 pc:0xb387 imem_rd:0x0ACTUAL: npc:0xb388 pc:0xb387 imem_rd:0x0
# UVM_INFO @ 39504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb31c 
# UVM_INFO @ 39504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb388 pc:0xb387 imem_rd:0x0
# UVM_INFO @ 39521.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 39521.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 39521.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 39521.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 39521.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7dca ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7dca 
# UVM_INFO @ 39522.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb311 VSR2:0xb311 psr:0x4 ACTUAL: VSR1:0xb311 VSR2:0xb311 psr:0x4 
# UVM_INFO @ 39522.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb388 pc:0xb387 imem_rd:0x0ACTUAL: npc:0xb388 pc:0xb387 imem_rd:0x0
# UVM_INFO @ 39524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb31c 
# UVM_INFO @ 39524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb388 pc:0xb387 imem_rd:0x0
# UVM_INFO @ 39541.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 39541.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 39541.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 39541.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb31c DMem_din:0x0000 DMem_rd:0x1 memout:0x9e09 ACTUAL: DMem_addr:0xb31c DMem_din:0x0000 DMem_rd:0x1 memout:0x9e09 
# UVM_INFO @ 39542.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb311 VSR2:0xb311 psr:0x4 ACTUAL: VSR1:0xb311 VSR2:0xb311 psr:0x4 
# UVM_INFO @ 39542.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb388 pc:0xb387 imem_rd:0x0ACTUAL: npc:0xb388 pc:0xb387 imem_rd:0x0
# UVM_INFO @ 39544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb31c 
# UVM_INFO @ 39544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb389 pc:0xb388 imem_rd:0x1
# UVM_INFO @ 39561.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 39561.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 39561.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 39561.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 39561.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe98c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe98c 
# UVM_INFO @ 39562.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb311 VSR2:0xb311 psr:0x4 ACTUAL: VSR1:0xb311 VSR2:0xb311 psr:0x4 
# UVM_INFO @ 39562.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb311 pcout:0xb311 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0xc000 NZP:0x7 M_Data:0xb311 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb311 pcout:0xb311 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0xc000 NZP:0x7 M_Data:0xb311 enable_execute_status:0x0 
# UVM_INFO @ 39562.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb389 pc:0xb388 imem_rd:0x1ACTUAL: npc:0xb389 pc:0xb388 imem_rd:0x1
# UVM_INFO @ 39564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb311 
# UVM_INFO @ 39564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb38a pc:0xb389 imem_rd:0x1
# UVM_INFO @ 39581.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 39581.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 39581.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : JMP 
# IR BaseR             : 000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001100  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45960  
# **********************************************
# Time: 39581.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : JMP 
# IR BaseR             : 000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001100  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45960  
# **********************************************
# Time: 39581.000ns 
# 
# UVM_INFO @ 39581.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 39581.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf52b ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf52b 
# UVM_INFO @ 39582.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb311 VSR2:0xb311 psr:0x4 ACTUAL: VSR1:0xb311 VSR2:0xb311 psr:0x4 
# UVM_INFO @ 39582.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb38a pc:0xb389 imem_rd:0x1ACTUAL: npc:0xb38a pc:0xb389 imem_rd:0x1
# UVM_INFO @ 39584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb311 
# UVM_INFO @ 39584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb38b pc:0xb38a imem_rd:0x1
# UVM_INFO @ 39601.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 39601.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 39601.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 39601.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe4cb ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe4cb 
# UVM_INFO @ 39602.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb311 VSR2:0xb311 psr:0x4 ACTUAL: VSR1:0xb311 VSR2:0xb311 psr:0x4 
# UVM_INFO @ 39602.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb38b pc:0xb38a imem_rd:0x1ACTUAL: npc:0xb38b pc:0xb38a imem_rd:0x1
# UVM_INFO @ 39604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb311 
# UVM_INFO @ 39604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb38c pc:0xb38b imem_rd:0x1
# UVM_INFO @ 39621.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 39621.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 39621.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 39621.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 39621.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf7d8 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf7d8 
# UVM_INFO @ 39622.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb311 VSR2:0xb311 psr:0x4 ACTUAL: VSR1:0xb311 VSR2:0xb311 psr:0x4 
# UVM_INFO @ 39622.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb38c pc:0xb38b imem_rd:0x1ACTUAL: npc:0xb38c pc:0xb38b imem_rd:0x1
# UVM_INFO @ 39624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb311 
# UVM_INFO @ 39624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb38d pc:0xb38c imem_rd:0x1
# UVM_INFO @ 39641.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 39641.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 39641.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 39641.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 39641.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 001  
# IR PCOFFSET9         : 111001011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45963  
# **********************************************
# Time: 39641.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 001  
# IR PCOFFSET9         : 111001011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45963  
# **********************************************
# Time: 39641.000ns 
# 
# UVM_INFO @ 39641.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 39641.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x72bb ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x72bb 
# UVM_INFO @ 39642.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xbb07 VSR2:0x8f6b psr:0x4 ACTUAL: VSR1:0xbb07 VSR2:0x8f6b psr:0x4 
# UVM_INFO @ 39642.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb355 pcout:0xb355 dr:0x0 sr1:0x7 sr2:0x1 IR_Exec:0x33cb NZP:0x0 M_Data:0x8f6b enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb355 pcout:0xb355 dr:0x0 sr1:0x7 sr2:0x1 IR_Exec:0x33cb NZP:0x0 M_Data:0x8f6b enable_execute_status:0x0 
# UVM_INFO @ 39642.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb38d pc:0xb38c imem_rd:0x1ACTUAL: npc:0xb38d pc:0xb38c imem_rd:0x1
# UVM_INFO @ 39644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb355 
# UVM_INFO @ 39644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb38d pc:0xb38c imem_rd:0x0
# UVM_INFO @ 39661.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 39661.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 39661.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 39661.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb355 DMem_din:0x8f6b DMem_rd:0x0 memout:0xaf8f ACTUAL: DMem_addr:0xb355 DMem_din:0x8f6b DMem_rd:0x0 memout:0xaf8f 
# UVM_INFO @ 39662.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xbb07 VSR2:0x8f6b psr:0x4 ACTUAL: VSR1:0xbb07 VSR2:0x8f6b psr:0x4 
# UVM_INFO @ 39662.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb38d pc:0xb38c imem_rd:0x0ACTUAL: npc:0xb38d pc:0xb38c imem_rd:0x0
# UVM_INFO @ 39664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb355 
# UVM_INFO @ 39664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb38e pc:0xb38d imem_rd:0x1
# UVM_INFO @ 39681.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 39681.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 39681.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 39681.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 39681.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 001  
# IR PCOFFSET9         : 111001011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45964  
# **********************************************
# Time: 39681.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 001  
# IR PCOFFSET9         : 111001011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45964  
# **********************************************
# Time: 39681.000ns 
# 
# UVM_INFO @ 39681.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 39681.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xae47 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xae47 
# UVM_INFO @ 39682.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xbb07 VSR2:0x8f6b psr:0x4 ACTUAL: VSR1:0xbb07 VSR2:0x8f6b psr:0x4 
# UVM_INFO @ 39682.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb356 pcout:0xb356 dr:0x0 sr1:0x7 sr2:0x1 IR_Exec:0x33cb NZP:0x0 M_Data:0x8f6b enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb356 pcout:0xb356 dr:0x0 sr1:0x7 sr2:0x1 IR_Exec:0x33cb NZP:0x0 M_Data:0x8f6b enable_execute_status:0x0 
# UVM_INFO @ 39682.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb38e pc:0xb38d imem_rd:0x1ACTUAL: npc:0xb38e pc:0xb38d imem_rd:0x1
# UVM_INFO @ 39684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb356 
# UVM_INFO @ 39684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb38e pc:0xb38d imem_rd:0x0
# UVM_INFO @ 39701.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 39701.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 39701.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 39701.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb356 DMem_din:0x8f6b DMem_rd:0x0 memout:0x8089 ACTUAL: DMem_addr:0xb356 DMem_din:0x8f6b DMem_rd:0x0 memout:0x8089 
# UVM_INFO @ 39702.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x238a VSR2:0xb311 psr:0x4 ACTUAL: VSR1:0x238a VSR2:0xb311 psr:0x4 
# UVM_INFO @ 39702.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb38e pc:0xb38d imem_rd:0x0ACTUAL: npc:0xb38e pc:0xb38d imem_rd:0x0
# UVM_INFO @ 39704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb356 
# UVM_INFO @ 39704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb38f pc:0xb38e imem_rd:0x1
# UVM_INFO @ 39721.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 39721.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 39721.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 39721.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 39721.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 000  
# IR PCOFFSET9         : 010110010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45965  
# **********************************************
# Time: 39721.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : ST 
# IR DR                : 000  
# IR PCOFFSET9         : 010110010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45965  
# **********************************************
# Time: 39721.000ns 
# 
# UVM_INFO @ 39721.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 39721.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7917 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7917 
# UVM_INFO @ 39722.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x238a VSR2:0xb311 psr:0x4 ACTUAL: VSR1:0x238a VSR2:0xb311 psr:0x4 
# UVM_INFO @ 39722.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb43e pcout:0xb43e dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x30b2 NZP:0x0 M_Data:0xb311 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb43e pcout:0xb43e dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x30b2 NZP:0x0 M_Data:0xb311 enable_execute_status:0x0 
# UVM_INFO @ 39722.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb38f pc:0xb38e imem_rd:0x1ACTUAL: npc:0xb38f pc:0xb38e imem_rd:0x1
# UVM_INFO @ 39724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb43e 
# UVM_INFO @ 39724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb38f pc:0xb38e imem_rd:0x0
# UVM_INFO @ 39741.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 39741.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 39741.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 39741.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb43e DMem_din:0xb311 DMem_rd:0x0 memout:0x1a50 ACTUAL: DMem_addr:0xb43e DMem_din:0xb311 DMem_rd:0x0 memout:0x1a50 
# UVM_INFO @ 39742.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xe1ec VSR2:0xb311 psr:0x4 ACTUAL: VSR1:0xe1ec VSR2:0xb311 psr:0x4 
# UVM_INFO @ 39742.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb38f pc:0xb38e imem_rd:0x0ACTUAL: npc:0xb38f pc:0xb38e imem_rd:0x0
# UVM_INFO @ 39744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb43e 
# UVM_INFO @ 39744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb390 pc:0xb38f imem_rd:0x1
# UVM_INFO @ 39761.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 39761.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 39761.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 39761.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 010  
# IR PCOFFSET9         : 101101101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45966  
# **********************************************
# Time: 39761.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 010  
# IR PCOFFSET9         : 101101101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45966  
# **********************************************
# Time: 39761.000ns 
# 
# UVM_INFO @ 39761.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 39761.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x38c4 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x38c4 
# UVM_INFO @ 39762.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xe1ec VSR2:0xb311 psr:0x4 ACTUAL: VSR1:0xe1ec VSR2:0xb311 psr:0x4 
# UVM_INFO @ 39762.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb2fa pcout:0xb2fa dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x056d NZP:0x2 M_Data:0xb311 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb2fa pcout:0xb2fa dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x056d NZP:0x2 M_Data:0xb311 enable_execute_status:0x0 
# UVM_INFO @ 39762.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb390 pc:0xb38f imem_rd:0x1ACTUAL: npc:0xb390 pc:0xb38f imem_rd:0x1
# UVM_INFO @ 39764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb2fa 
# UVM_INFO @ 39764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb391 pc:0xb390 imem_rd:0x1
# UVM_INFO @ 39781.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 39781.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 39781.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 39781.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 39781.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8a2c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8a2c 
# UVM_INFO @ 39782.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb311 VSR2:0xb311 psr:0x4 ACTUAL: VSR1:0xb311 VSR2:0xb311 psr:0x4 
# UVM_INFO @ 39782.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb391 pc:0xb390 imem_rd:0x1ACTUAL: npc:0xb391 pc:0xb390 imem_rd:0x1
# UVM_INFO @ 39784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb2fa 
# UVM_INFO @ 39784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb392 pc:0xb391 imem_rd:0x1
# UVM_INFO @ 39801.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 39801.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 39801.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 39801.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 39801.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 101  
# IR PCOFFSET9         : 001001110  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45968  
# **********************************************
# Time: 39801.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 101  
# IR PCOFFSET9         : 001001110  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45968  
# **********************************************
# Time: 39801.000ns 
# 
# UVM_INFO @ 39801.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 39801.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3dfb ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3dfb 
# UVM_INFO @ 39802.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x8f6b VSR2:0xb2fa psr:0x4 ACTUAL: VSR1:0x8f6b VSR2:0xb2fa psr:0x4 
# UVM_INFO @ 39802.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xb3dd pcout:0xb3dd dr:0x5 sr1:0x1 sr2:0x0 IR_Exec:0xea4e NZP:0x0 M_Data:0xb2fa enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xb3dd pcout:0xb3dd dr:0x5 sr1:0x1 sr2:0x0 IR_Exec:0xea4e NZP:0x0 M_Data:0xb2fa enable_execute_status:0x0 
# UVM_INFO @ 39802.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb392 pc:0xb391 imem_rd:0x1ACTUAL: npc:0xb392 pc:0xb391 imem_rd:0x1
# UVM_INFO @ 39804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb3dd 
# UVM_INFO @ 39804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb393 pc:0xb392 imem_rd:0x1
# UVM_INFO @ 39821.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 39821.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 39821.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 39821.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 39821.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 101  
# IR PCOFFSET9         : 001001110  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45969  
# **********************************************
# Time: 39821.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 101  
# IR PCOFFSET9         : 001001110  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45969  
# **********************************************
# Time: 39821.000ns 
# 
# UVM_INFO @ 39821.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 39821.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5d4e ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5d4e 
# UVM_INFO @ 39822.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x8f6b VSR2:0xb2fa psr:0x4 ACTUAL: VSR1:0x8f6b VSR2:0xb2fa psr:0x4 
# UVM_INFO @ 39822.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xb3de pcout:0xb3de dr:0x5 sr1:0x1 sr2:0x0 IR_Exec:0xea4e NZP:0x0 M_Data:0xb2fa enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xb3de pcout:0xb3de dr:0x5 sr1:0x1 sr2:0x0 IR_Exec:0xea4e NZP:0x0 M_Data:0xb2fa enable_execute_status:0x0 
# UVM_INFO @ 39822.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb393 pc:0xb392 imem_rd:0x1ACTUAL: npc:0xb393 pc:0xb392 imem_rd:0x1
# UVM_INFO @ 39824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb3de 
# UVM_INFO @ 39824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb394 pc:0xb393 imem_rd:0x1
# UVM_INFO @ 39841.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 39841.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 39841.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 39841.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 39841.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 010  
# IR SR1               : 111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45970  
# **********************************************
# Time: 39841.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 010  
# IR SR1               : 111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45970  
# **********************************************
# Time: 39841.000ns 
# 
# UVM_INFO @ 39841.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 39841.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1433 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1433 
# UVM_INFO @ 39842.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xbb07 VSR2:0xbb07 psr:0x4 ACTUAL: VSR1:0xbb07 VSR2:0xbb07 psr:0x4 
# UVM_INFO @ 39842.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x44f8 pcout:0x44f8 dr:0x2 sr1:0x7 sr2:0x7 IR_Exec:0x95ff NZP:0x0 M_Data:0xbb07 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x44f8 pcout:0x44f8 dr:0x2 sr1:0x7 sr2:0x7 IR_Exec:0x95ff NZP:0x0 M_Data:0xbb07 enable_execute_status:0x0 
# UVM_INFO @ 39842.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb394 pc:0xb393 imem_rd:0x1ACTUAL: npc:0xb394 pc:0xb393 imem_rd:0x1
# UVM_INFO @ 39844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x44f8 
# UVM_INFO @ 39844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb395 pc:0xb394 imem_rd:0x1
# UVM_INFO @ 39861.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 39861.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 39861.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 39861.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 010  
# IR SR1               : 111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45971  
# **********************************************
# Time: 39861.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : NOT 
# IR DR                : 010  
# IR SR1               : 111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 100000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45971  
# **********************************************
# Time: 39861.000ns 
# 
# UVM_INFO @ 39861.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 39861.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xddd6 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xddd6 
# UVM_INFO @ 39862.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xbb07 VSR2:0xbb07 psr:0x1 ACTUAL: VSR1:0xbb07 VSR2:0xbb07 psr:0x1 
# UVM_INFO @ 39862.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x44f8 pcout:0x44f8 dr:0x2 sr1:0x7 sr2:0x7 IR_Exec:0x95ff NZP:0x0 M_Data:0xbb07 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x44f8 pcout:0x44f8 dr:0x2 sr1:0x7 sr2:0x7 IR_Exec:0x95ff NZP:0x0 M_Data:0xbb07 enable_execute_status:0x0 
# UVM_INFO @ 39862.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb395 pc:0xb394 imem_rd:0x1ACTUAL: npc:0xb395 pc:0xb394 imem_rd:0x1
# UVM_INFO @ 39864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x44f8 
# UVM_INFO @ 39864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb396 pc:0xb395 imem_rd:0x1
# UVM_INFO @ 39881.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 39881.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 39881.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 39881.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6120 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6120 
# UVM_INFO @ 39882.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb2fa VSR2:0xb2fa psr:0x1 ACTUAL: VSR1:0xb2fa VSR2:0xb2fa psr:0x1 
# UVM_INFO @ 39882.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb396 pc:0xb395 imem_rd:0x1ACTUAL: npc:0xb396 pc:0xb395 imem_rd:0x1
# UVM_INFO @ 39884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x44f8 
# UVM_INFO @ 39884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb397 pc:0xb396 imem_rd:0x1
# UVM_INFO @ 39901.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 39901.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 39901.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 39901.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 39901.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6453 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6453 
# UVM_INFO @ 39902.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xb2fa VSR2:0xb2fa psr:0x1 ACTUAL: VSR1:0xb2fa VSR2:0xb2fa psr:0x1 
# UVM_INFO @ 39902.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb397 pc:0xb396 imem_rd:0x1ACTUAL: npc:0xb397 pc:0xb396 imem_rd:0x1
# UVM_INFO @ 39904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x44f8 
# UVM_INFO @ 39904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb398 pc:0xb397 imem_rd:0x1
# UVM_INFO @ 39921.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 39921.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 39921.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 39921.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 39921.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 000  
# IR BaseR             : 111  
# IR PCOFFSET6         : 111111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45974  
# **********************************************
# Time: 39921.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 000  
# IR BaseR             : 111  
# IR PCOFFSET6         : 111111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45974  
# **********************************************
# Time: 39921.000ns 
# 
# UVM_INFO @ 39921.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 39921.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6ce9 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6ce9 
# UVM_INFO @ 39922.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xbb07 VSR2:0xb2fa psr:0x1 ACTUAL: VSR1:0xbb07 VSR2:0xb2fa psr:0x1 
# UVM_INFO @ 39922.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xbb06 pcout:0xbb06 dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0x71ff NZP:0x0 M_Data:0xb2fa enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xbb06 pcout:0xbb06 dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0x71ff NZP:0x0 M_Data:0xb2fa enable_execute_status:0x0 
# UVM_INFO @ 39922.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb398 pc:0xb397 imem_rd:0x1ACTUAL: npc:0xb398 pc:0xb397 imem_rd:0x1
# UVM_INFO @ 39924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xbb06 
# UVM_INFO @ 39924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb398 pc:0xb397 imem_rd:0x0
# UVM_INFO @ 39941.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 39941.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 39941.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 39941.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xbb06 DMem_din:0xb2fa DMem_rd:0x0 memout:0xcb2b ACTUAL: DMem_addr:0xbb06 DMem_din:0xb2fa DMem_rd:0x0 memout:0xcb2b 
# UVM_INFO @ 39942.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xbb07 VSR2:0xb2fa psr:0x1 ACTUAL: VSR1:0xbb07 VSR2:0xb2fa psr:0x1 
# UVM_INFO @ 39942.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb398 pc:0xb397 imem_rd:0x0ACTUAL: npc:0xb398 pc:0xb397 imem_rd:0x0
# UVM_INFO @ 39944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xbb06 
# UVM_INFO @ 39944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb399 pc:0xb398 imem_rd:0x1
# UVM_INFO @ 39961.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 39961.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 39961.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 39961.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 39961.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 000  
# IR BaseR             : 111  
# IR PCOFFSET6         : 111111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45975  
# **********************************************
# Time: 39961.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STR 
# IR DR                : 000  
# IR BaseR             : 111  
# IR PCOFFSET6         : 111111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 001000  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 45975  
# **********************************************
# Time: 39961.000ns 
# 
# UVM_INFO @ 39961.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 39961.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf476 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf476 
# UVM_INFO @ 39962.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0xbb07 VSR2:0xb2fa psr:0x1 ACTUAL: VSR1:0xbb07 VSR2:0xb2fa psr:0x1 
# UVM_INFO @ 39962.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xbb06 pcout:0xbb06 dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0x71ff NZP:0x0 M_Data:0xb2fa enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xbb06 pcout:0xbb06 dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0x71ff NZP:0x0 M_Data:0xb2fa enable_execute_status:0x0 
# UVM_INFO @ 39962.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb399 pc:0xb398 imem_rd:0x1ACTUAL: npc:0xb399 pc:0xb398 imem_rd:0x1
# UVM_INFO @ 39964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xbb06 
# UVM_INFO @ 39964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb399 pc:0xb398 imem_rd:0x0
# UVM_INFO @ 39981.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 39981.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 39981.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 39981.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xbb06 DMem_din:0xb2fa DMem_rd:0x0 memout:0xcd3d ACTUAL: DMem_addr:0xbb06 DMem_din:0xb2fa DMem_rd:0x0 memout:0xcd3d 
# UVM_INFO @ 39982.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x6925 VSR2:0x2199 psr:0x1 ACTUAL: VSR1:0x6925 VSR2:0x2199 psr:0x1 
# UVM_INFO @ 39982.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb399 pc:0xb398 imem_rd:0x0ACTUAL: npc:0xb399 pc:0xb398 imem_rd:0x0
# UVM_INFO @ 39984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xbb06 
# UVM_INFO @ 39984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb39a pc:0xb399 imem_rd:0x1
# UVM_INFO @ 40001.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 40001.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 40001.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 40001.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 40001.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 110  
# IR PCOFFSET9         : 011001101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45976  
# **********************************************
# Time: 40001.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : STI 
# IR DR                : 110  
# IR PCOFFSET9         : 011001101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45976  
# **********************************************
# Time: 40001.000ns 
# 
# UVM_INFO @ 40001.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 40001.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0f2f ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0f2f 
# UVM_INFO @ 40002.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x6925 VSR2:0x2199 psr:0x1 ACTUAL: VSR1:0x6925 VSR2:0x2199 psr:0x1 
# UVM_INFO @ 40002.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb464 pcout:0xb464 dr:0x0 sr1:0x3 sr2:0x6 IR_Exec:0xbccd NZP:0x0 M_Data:0x2199 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xb464 pcout:0xb464 dr:0x0 sr1:0x3 sr2:0x6 IR_Exec:0xbccd NZP:0x0 M_Data:0x2199 enable_execute_status:0x0 
# UVM_INFO @ 40002.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb39a pc:0xb399 imem_rd:0x1ACTUAL: npc:0xb39a pc:0xb399 imem_rd:0x1
# UVM_INFO @ 40004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb464 
# UVM_INFO @ 40004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb39a pc:0xb399 imem_rd:0x0
# UVM_INFO @ 40021.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 40021.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 40021.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 40021.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb464 DMem_din:0x0000 DMem_rd:0x1 memout:0xa732 ACTUAL: DMem_addr:0xb464 DMem_din:0x0000 DMem_rd:0x1 memout:0xa732 
# UVM_INFO @ 40022.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x8f6b VSR2:0xb2fa psr:0x1 ACTUAL: VSR1:0x8f6b VSR2:0xb2fa psr:0x1 
# UVM_INFO @ 40022.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb39a pc:0xb399 imem_rd:0x0ACTUAL: npc:0xb39a pc:0xb399 imem_rd:0x0
# UVM_INFO @ 40024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb464 
# UVM_INFO @ 40024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb39a pc:0xb399 imem_rd:0x0
# UVM_INFO @ 40041.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 40041.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 40041.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 40041.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x5309 DMem_din:0x2199 DMem_rd:0x0 memout:0x5309 ACTUAL: DMem_addr:0x5309 DMem_din:0x2199 DMem_rd:0x0 memout:0x5309 
# UVM_INFO @ 40042.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x8f6b VSR2:0xb2fa psr:0x1 ACTUAL: VSR1:0x8f6b VSR2:0xb2fa psr:0x1 
# UVM_INFO @ 40042.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb39a pc:0xb399 imem_rd:0x0ACTUAL: npc:0xb39a pc:0xb399 imem_rd:0x0
# UVM_INFO @ 40044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0xb464 
# UVM_INFO @ 40044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb39b pc:0xb39a imem_rd:0x1
# UVM_INFO @ 40061.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 40061.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 40061.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 40061.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 40061.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 100  
# IR PCOFFSET9         : 001100111  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45977  
# **********************************************
# Time: 40061.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LDI 
# IR DR                : 100  
# IR PCOFFSET9         : 001100111  
# W_CONTROL            : MEMOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_ENABLED 
# NPC_OUT              : 45977  
# **********************************************
# Time: 40061.000ns 
# 
# UVM_INFO @ 40061.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 40061.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc77d ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc77d 
# UVM_INFO @ 40062.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x8f6b VSR2:0xb2fa psr:0x1 ACTUAL: VSR1:0x8f6b VSR2:0xb2fa psr:0x1 
# UVM_INFO @ 40062.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb3ff pcout:0xb3ff dr:0x4 sr1:0x1 sr2:0x0 IR_Exec:0xa867 NZP:0x0 M_Data:0xb2fa enable_execute_status:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xb3ff pcout:0xb3ff dr:0x4 sr1:0x1 sr2:0x0 IR_Exec:0xa867 NZP:0x0 M_Data:0xb2fa enable_execute_status:0x0 
# UVM_INFO @ 40062.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb39b pc:0xb39a imem_rd:0x1ACTUAL: npc:0xb39b pc:0xb39a imem_rd:0x1
# UVM_INFO @ 40064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb3ff 
# UVM_INFO @ 40064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb39b pc:0xb39a imem_rd:0x0
# UVM_INFO @ 40081.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 40081.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 40081.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 40081.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0xb3ff DMem_din:0x0000 DMem_rd:0x1 memout:0xef9a ACTUAL: DMem_addr:0xb3ff DMem_din:0x0000 DMem_rd:0x1 memout:0xef9a 
# UVM_INFO @ 40082.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x1e13 VSR2:0x8f6b psr:0x1 ACTUAL: VSR1:0x1e13 VSR2:0x8f6b psr:0x1 
# UVM_INFO @ 40082.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0xb39b pc:0xb39a imem_rd:0x0ACTUAL: npc:0xb39b pc:0xb39a imem_rd:0x0
# UVM_INFO @ 40084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0xb3ff 
# UVM_INFO @ 40084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0xb39b pc:0xb39a imem_rd:0x0
# UVM_INFO @ 40101.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 40101.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 40101.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 40101.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x158a DMem_din:0x0000 DMem_rd:0x1 memout:0x158a ACTUAL: DMem_addr:0x158a DMem_din:0x0000 DMem_rd:0x1 memout:0x158a 
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 40101.000ns: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO @ 40101.000ns: uvm_test_top.environment.controller.controller_scoreboard_inst [SCBD] SCOREBOARD_RESULTS:  PREDICTED_TRANSACTIONS=0 MATCHES=0 MISMATCHES=0
# UVM_INFO @ 40101.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] SCOREBOARD_RESULTS:  PREDICTED_TRANSACTIONS=862 MATCHES=861 MISMATCHES=0
# UVM_INFO @ 40101.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] SCOREBOARD_RESULTS:  PREDICTED_TRANSACTIONS=861 MATCHES=861 MISMATCHES=0
# UVM_INFO @ 40101.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] SCOREBOARD_RESULTS:  PREDICTED_TRANSACTIONS=2000 MATCHES=1999 MISMATCHES=0
# UVM_INFO @ 40101.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] SCOREBOARD_RESULTS:  PREDICTED_TRANSACTIONS=2006 MATCHES=2006 MISMATCHES=0
# UVM_INFO @ 40101.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] SCOREBOARD_RESULTS:  PREDICTED_TRANSACTIONS=2001 MATCHES=2000 MISMATCHES=0
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :19468
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [PRED] 11731
# [Questa UVM]     2
# [RNTST]     1
# [SCBD]  7733
# [TEST_DONE]     1
# ** Note: $finish    : /afs/eos.ncsu.edu/dist/questasim2020_4/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 40101 ns  Iteration: 62  Instance: /hvl_top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /afs/eos.ncsu.edu/dist/questasim2020_4/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# Stopped at /afs/eos.ncsu.edu/dist/questasim2020_4/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
#  coverage save random_test.random.ucdb
#  quit -f
# End time: 15:10:03 on Dec 07,2022, Elapsed time: 0:00:05
# Errors: 0, Warnings: 139
