library ieee; 
use ieee.std_logic_1164.all; 
USE IEEE.std_logic_unsigned.ALL;

entity top_level is
-- top_level
 port(-- Entradas		
		KEY(0): in std_logic;		-- Clock
		
		SW(0): in std_logic;			-- Reset		
		SW:(1) in std_logic;			-- Entrada W
		
		-- Saidas
		
		LEDG(0): out std_logic;
		LEDR : out std_logic_vector (8 downto 0)
		
);  
end FSM_Control; 

--------------------------------------------------------------------------

architecture ARCH of FSM_Control is