<?xml version="1.0" encoding="UTF-8"?>
<device name="AM79C973" desc="model of AM79C973 Ethernet controller" documentation="AM79C973 Ethernet controller." bitorder="le">
  <bank name="bcr" byte_order="little-endian">
    <register name="bcr18" desc="Burst and Bus control" offset="36" size="2">
    </register>
    <register name="bcr19" desc="EEPROM control and status" offset="38" size="2">
      <field name="ECS" limitations="Not implemented." msb="2" lsb="2" />
      <field name="ED" limitations="Not implemented." msb="0" lsb="0" />
      <field name="EEDET" msb="13" lsb="13" />
      <field name="EEN" limitations="Not implemented." msb="1" lsb="1" />
      <field name="ESK" limitations="Not implemented." msb="3" lsb="3" />
      <field name="PREAD" msb="14" lsb="14" />
      <field name="PVALID" msb="15" lsb="15" />
    </register>
    <register name="bcr22" desc="PCI latency register" offset="44" size="2">
    </register>
    <register name="bcr27" desc="SRAM interface control" offset="54" size="2">
    </register>
    <register name="bcr32" desc="PHY control and status" offset="64" size="2">
      <field name="APDW" desc="auto-poll dwell time" msb="10" lsb="8" />
      <field name="APEP" desc="auto-poll phy" limitations="Not implemented." msb="11" lsb="11" />
      <field name="DANAS" desc="Disable auto-negotiation" limitations="Not implemented." msb="7" lsb="7" />
      <field name="FMDC" desc="fast management data clock" msb="13" lsb="12" />
      <field name="MIIILP" desc="MII internal loopback" limitations="Not implemented." msb="1" lsb="1" />
      <field name="MIIPD" msb="14" lsb="14" />
      <field name="XPHYANE" desc="PHY auto-negotiation enable" limitations="Not implemented." msb="5" lsb="5" />
      <field name="XPHYFD" desc="PHY full duplex" limitations="Not implemented." msb="4" lsb="4" />
      <field name="XPHYRST" desc="external phy reset" msb="6" lsb="6" />
      <field name="XPHYSP" desc="PHY speed" limitations="Not implemented." msb="3" lsb="3" />
    </register>
    <register name="bcr9" desc="Full-duplex control" offset="18" size="2">
    </register>
    <register name="led0" desc="LED0 Status (Link Integrity)" offset="8" size="2">
    </register>
    <register name="led1" desc="LED1 Status (Default: RCV)" offset="10" size="2">
    </register>
    <register name="led2" desc="LED2 Status (Default: RCVPOL)" offset="12" size="2">
    </register>
    <register name="led3" desc="LED3 Status (Default: XMT)" offset="14" size="2">
    </register>
    <register name="mc" desc="Miscellaneous Configuration" offset="4" size="2">
      <field name="APROMWE" desc="APROM write enable" msb="8" lsb="8" />
      <field name="DISSCR_SFEX" limitations="Not implemented." msb="14" lsb="14" />
      <field name="EADISEL" msb="3" lsb="3" />
      <field name="I2C_M0" msb="5" lsb="5" />
      <field name="I2C_M1" msb="6" lsb="6" />
      <field name="I2C_M2" msb="9" lsb="9" />
      <field name="I2C_M3" msb="10" lsb="10" />
      <field name="I2C_N0" msb="0" lsb="0" />
      <field name="I2C_N1" msb="1" lsb="1" />
      <field name="I2C_N2" msb="4" lsb="4" />
      <field name="INTLEVEL" desc="Interrupt level" msb="7" lsb="7" />
      <field name="LEDPE" desc="LED Program enable" msb="12" lsb="12" />
      <field name="PHYSELEN" msb="13" lsb="13" />
      <field name="RESET_SFEX" desc="Reset PHY" limitations="Not implemented." msb="11" lsb="11" />
      <field name="SLEEP_SFEX" msb="2" lsb="2" />
      <field name="SMIUEN" msb="15" lsb="15" />
    </register>
    <register name="msrda" desc="Master Mode Read Active" limitations="Not implemented." offset="0" size="2">
    </register>
    <register name="mswra" desc="Master Mode Write Active" limitations="Not implemented." offset="2" size="2">
    </register>
    <register name="phy_addr" offset="66" size="2">
    </register>
    <register name="phy_data" offset="68" size="2">
    </register>
    <register name="reserved" offset="6" size="2">
    </register>
    <register name="sram_bnd" desc="SRAM boundary" offset="52" size="2">
    </register>
    <register name="sram_size" desc="SRAM size" offset="50" size="2">
    </register>
    <register name="swstyle" offset="40" size="2">
      <field name="APERREN" msb="10" lsb="10" />
      <field name="SSIZE32" msb="8" lsb="8" />
      <field name="SWSTYLE" msb="7" lsb="0" />
    </register>
  </bank>
  <bank name="csr" byte_order="little-endian">
    <register name="csr0" desc="Controller Status" offset="0" size="4">
      <field name="BABL" desc="Babble" msb="14" lsb="14" />
      <field name="CERR" desc="Collision Error" msb="13" lsb="13" />
      <field name="ERR" desc="Error" msb="15" lsb="15" />
      <field name="IDON" desc="Initialization Done" msb="8" lsb="8" />
      <field name="IENA" desc="Interrupt Enable" msb="6" lsb="6" />
      <field name="INIT" desc="Initialize" msb="0" lsb="0" />
      <field name="INTR" desc="Interrupt Flag" msb="7" lsb="7" />
      <field name="MERR" desc="Memory Error" msb="11" lsb="11" />
      <field name="MISS" desc="Missed Frame" msb="12" lsb="12" />
      <field name="RINT" desc="Receive Interrupt" msb="10" lsb="10" />
      <field name="RXON" desc="Receive On" msb="5" lsb="5" />
      <field name="STOP" desc="Stop" msb="2" lsb="2" />
      <field name="STRT" desc="Start" msb="1" lsb="1" />
      <field name="TDMD" desc="Transmit Demand" msb="3" lsb="3" />
      <field name="TINT" desc="Transmit Interrupt" msb="9" lsb="9" />
      <field name="TXON" desc="Transmit On" msb="4" lsb="4" />
    </register>
    <register name="csr1" desc="Init Block Address [15:0]" offset="4" size="4">
    </register>
    <register name="csr10" desc="Logical Address Filter [47:32]" offset="40" size="4">
    </register>
    <register name="csr11" desc="Logical Address Filter [63:48]" offset="44" size="4">
    </register>
    <register name="csr112" desc="Missed Frame Count" offset="448" size="4">
    </register>
    <register name="csr116" desc="OnNow misc config" offset="464" size="4">
    </register>
    <register name="csr12" desc="Physical (MAC) Address [15:0]" offset="48" size="4">
    </register>
    <register name="csr13" desc="Physical (MAC) Address [31:16]" offset="52" size="4">
    </register>
    <register name="csr14" desc="Physical (MAC) Address [47:32]" offset="56" size="4">
    </register>
    <register name="csr15" desc="Mode" offset="60" size="4">
      <field name="DRX" desc="Disable Receive" msb="0" lsb="0" />
      <field name="DTX" desc="Disable Transmit" msb="1" lsb="1" />
      <field name="PROM" desc="Promiscuous Mode" msb="15" lsb="15" />
    </register>
    <register name="csr18" desc="Current Receive Buffer Address Lower" offset="72" size="4">
    </register>
    <register name="csr19" desc="Current Receive Buffer Address Upper" offset="76" size="4">
    </register>
    <register name="csr2" desc="Init Block Address [23:16]" offset="8" size="4">
    </register>
    <register name="csr24" desc="Receive ring base address lower" offset="96" size="4">
    </register>
    <register name="csr25" desc="Receive ring base address upper" offset="100" size="4">
    </register>
    <register name="csr3" desc="Interrupt Mask and Deferral Control" offset="12" size="4">
      <field name="BABLM" desc="BABL Mask" msb="14" lsb="14" />
      <field name="DXMT2PD" desc="Disable Transmit Two Part Deferral" msb="4" lsb="4" />
      <field name="EMBA" desc="Enable Modified Back-off Algorithm" msb="3" lsb="3" />
      <field name="IDONM" desc="IDON Mask" msb="8" lsb="8" />
      <field name="LAPPEN" msb="5" lsb="5" />
      <field name="MERRM" desc="MERR Mask" msb="11" lsb="11" />
      <field name="MISSM" desc="MISS Mask" msb="12" lsb="12" />
      <field name="RES" msb="2" lsb="0" />
      <field name="RES1" msb="7" lsb="6" />
      <field name="RES2" msb="13" lsb="13" />
      <field name="RES3" msb="15" lsb="15" />
      <field name="RINTM" desc="RINT Mask" msb="10" lsb="10" />
      <field name="TINTM" desc="TINT Mask" msb="9" lsb="9" />
    </register>
    <register name="csr30" desc="Transmit ring base address lower" offset="120" size="4">
    </register>
    <register name="csr31" desc="Transmit ring base address upper" offset="124" size="4">
    </register>
    <register name="csr4" desc="Misc" offset="16" size="4">
      <field name="APAD_XMIT" desc="Auto Pad Transmit" msb="11" lsb="11" />
      <field name="ASTRP_RCV" desc="Auto Strip Receive" limitations="Not implemented." msb="10" lsb="10" />
      <field name="DMAPLUS" msb="14" lsb="14" />
      <field name="MFCO" desc="Missed Counter Overflow" msb="9" lsb="9" />
      <field name="MFCOM" desc="MFCO Mask" msb="8" lsb="8" />
      <field name="RCVCCO" desc="Collision Overflow" msb="5" lsb="5" />
      <field name="RCVCCOM" desc="RCVCCO Mask" msb="4" lsb="4" />
      <field name="TXDPOLL" desc="Disable Transmit Polling" msb="12" lsb="12" />
      <field name="TXSTRT" desc="Transmit Start status" msb="3" lsb="3" />
      <field name="TXSTRTM" desc="TXSTRT Mask" msb="2" lsb="2" />
      <field name="UINT" desc="User Interrupt" msb="6" lsb="6" />
      <field name="UINTCMD" desc="User Interrupt Command" limitations="Not implemented." msb="7" lsb="7" />
    </register>
    <register name="csr5" desc="Extended Control and Interrupt 1" offset="20" size="4">
      <field name="EXDINT" desc="Excessive Deferral Int." msb="7" lsb="7" />
      <field name="EXDINTE" desc="Excessive Deferral Int. Enable" msb="6" lsb="6" />
      <field name="LTINTEN" desc="Last Transmit Int. Enable" limitations="Not implemented." msb="14" lsb="14" />
      <field name="MPEN" desc="Magic Packet Enable" limitations="Not implemented." msb="2" lsb="2" />
      <field name="MPINT" desc="Magic Packet Interrupt" msb="4" lsb="4" />
      <field name="MPINTE" desc="Magic Packet Int. Enable" msb="3" lsb="3" />
      <field name="MPMODE" desc="Magic Packet Mode" msb="1" lsb="1" />
      <field name="MPPLBA" desc="Magic Packet Broadcast" msb="5" lsb="5" />
      <field name="SINT" desc="System Interrupt" msb="11" lsb="11" />
      <field name="SINTE" desc="System Interrupt Enable" msb="10" lsb="10" />
      <field name="SPND" desc="Suspend" msb="0" lsb="0" />
      <field name="TOKINTD" desc="Transmit Interrupt Disable" limitations="Not implemented." msb="15" lsb="15" />
    </register>
    <register name="csr7" desc="Extended Control and Interrupt 2" offset="28" size="4">
      <field name="FASTSPNDE" desc="Fast Suspend Enable" msb="15" lsb="15" />
      <field name="MAPINT" desc="PHY management autopoll" msb="7" lsb="7" />
      <field name="MAPINTE" desc="PHY management autopoll interrupt enable" limitations="Not implemented." msb="6" lsb="6" />
      <field name="MCCIINT" desc="PHY management internal complete" msb="3" lsb="3" />
      <field name="MCCIINTE" desc="PHY management internal complete interrupt enable" limitations="Not implemented." msb="2" lsb="2" />
      <field name="MCCINT" desc="PHY management complete" msb="5" lsb="5" />
      <field name="MCCINTE" desc="PHY management complete interrupt enable" limitations="Not implemented." msb="4" lsb="4" />
      <field name="MIIPDTINT" desc="PHY detect transmission interrupt flag" msb="1" lsb="1" />
      <field name="MIIPDTINTE" desc="PHY detect transmission interrupt enable" limitations="Not implemented." msb="0" lsb="0" />
      <field name="MREINT" desc="PHY management read error" msb="9" lsb="9" />
      <field name="MREINTE" desc="PHY management read error interrupt enable" msb="8" lsb="8" />
      <field name="RDMD" desc="Receive demand" limitations="Not implemented." msb="13" lsb="13" />
      <field name="RXDPOLL" desc="Receive disable polling" limitations="Not implemented." msb="12" lsb="12" />
      <field name="RXFRTG" desc="Receive frame tag" limitations="Not implemented." msb="14" lsb="14" />
      <field name="STINT" desc="Software Timer interrupt" msb="11" lsb="11" />
      <field name="STINTE" desc="Software Timer interrupt enable" limitations="Not implemented." msb="10" lsb="10" />
    </register>
    <register name="csr76" desc="Receive ring length" offset="304" size="4">
    </register>
    <register name="csr78" desc="Transmit ring length" offset="312" size="4">
    </register>
    <register name="csr8" desc="Logical Address Filter [15:0]" offset="32" size="4">
    </register>
    <register name="csr80" desc="DMA Transfer Counter and FIFO Threshold" offset="320" size="4">
    </register>
    <register name="csr88" desc="Chip ID lsw" offset="352" size="4">
    </register>
    <register name="csr89" desc="Chip ID msw" offset="356" size="4">
    </register>
    <register name="csr9" desc="Logical Address Filter [31:16]" offset="36" size="4">
    </register>
  </bank>
  <bank name="ioreg" byte_order="little-endian" function="0">
    <register name="aprom" vsize="16" desc="Address PROM (MAC address + checksum)" offset="0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" size="1">
    </register>
    <register name="idp" desc="Bus Configuration Register Data Port" offset="22" size="2">
    </register>
    <register name="rap" desc="Address Port (shared between RDP, IDP)" offset="18" size="2">
    </register>
    <register name="rdp" desc="Ethernet Controller Register Data Port" offset="16" size="2">
    </register>
    <register name="reset" desc="Reset (read to trigger)" offset="20" size="2">
    </register>
  </bank>
  <bank name="pci_config" documentation="The PCI configuration space." byte_order="little-endian" function="255">
    <register name="base_address_0" offset="16" size="4">
      <field name="base" documentation="The base address" msb="31" lsb="2" />
      <field name="p" desc="Reserved" msb="1" lsb="1" />
      <field name="s" documentation="I/O Space Indicator" msb="0" lsb="0" />
    </register>
    <register name="base_address_1" offset="20" size="4">
      <field name="base" documentation="The base address" msb="31" lsb="4" />
      <field name="p" documentation="Prefetchable" msb="3" lsb="3" />
      <field name="s" documentation="Memory Space Indicator" msb="0" lsb="0" />
      <field name="type" documentation="Type (00: anywhere in 32-bit space; 10: anywhere in 64-bit space)" msb="2" lsb="1" />
    </register>
    <register name="base_address_2" offset="24" size="4">
      <field name="ignore" msb="31" lsb="0" />
    </register>
    <register name="base_address_3" offset="28" size="4">
      <field name="ignore" msb="31" lsb="0" />
    </register>
    <register name="base_address_4" offset="32" size="4">
      <field name="ignore" msb="31" lsb="0" />
    </register>
    <register name="base_address_5" offset="36" size="4">
      <field name="ignore" msb="31" lsb="0" />
    </register>
    <register name="bist" documentation="Build-in Self Test" offset="15" size="1">
    </register>
    <register name="cache_line_size" documentation="CacheLine Size" offset="12" size="1">
    </register>
    <register name="capabilities_ptr" documentation="Capabilities Pointer" offset="52" size="1">
    </register>
    <register name="cardbus_cis_ptr" documentation="Cardbus CIS Pointer" offset="40" size="4">
    </register>
    <register name="class_code" documentation="Class Code" offset="9" size="3">
    </register>
    <register name="command" documentation="Command Register" offset="4" size="2">
      <field name="fb" desc="Fast Back-to-Back Transactions Enable" msb="9" lsb="9" />
      <field name="id" desc="Interrupt Disable" msb="10" lsb="10" />
      <field name="io" desc="I/O Space Enable" msb="0" lsb="0" />
      <field name="m" desc="Bus Master Enable" msb="2" lsb="2" />
      <field name="mem" desc="Memory Space Enable" msb="1" lsb="1" />
      <field name="mwi" desc="Memory Write and Invalidate" msb="4" lsb="4" />
      <field name="pe" desc="Parity Error Response" msb="6" lsb="6" />
      <field name="sc" desc="Special Cycle Enable" msb="3" lsb="3" />
      <field name="se" desc="SERR# Enable" msb="8" lsb="8" />
      <field name="vga" desc="VGA Palette Snoop" msb="5" lsb="5" />
      <field name="wc" desc="IDSEL Steppin/Wait Cycle Control" msb="7" lsb="7" />
    </register>
    <register name="device_id" documentation="Device ID" offset="2" size="2">
    </register>
    <register name="expansion_rom_base" desc="Expansion ROM base address" offset="48" size="4">
      <field name="base" documentation="The base address" msb="31" lsb="1" />
      <field name="e" documentation="Address decode enable" msb="0" lsb="0" />
    </register>
    <register name="header_type" documentation="Header Type" offset="14" size="1">
      <field name="mf" desc="Multi-Function Device" msb="7" lsb="7" />
      <field name="type" desc="Header Layout" msb="6" lsb="0" />
    </register>
    <register name="interrupt_line" documentation="Interrupt Line" offset="60" size="1">
    </register>
    <register name="interrupt_pin" documentation="Interrupt Pin" offset="61" size="1">
    </register>
    <register name="latency_timer" documentation="Latency Timer" offset="13" size="1">
    </register>
    <register name="max_lat" documentation="MAX_LAT" offset="63" size="1">
    </register>
    <register name="min_gnt" documentation="MIN_GNT" offset="62" size="1">
    </register>
    <register name="pm_capabilities" documentation="Power Management Capabilities" offset="66" size="2">
      <field name="auxc" desc="AUX Current" msb="8" lsb="6" />
      <field name="d1s" desc="D1 Support" msb="9" lsb="9" />
      <field name="d2s" desc="D2 Support" msb="10" lsb="10" />
      <field name="dsi" desc="Device Specific Initialization" msb="5" lsb="5" />
      <field name="irortd0" desc="Immediate Readiness on Return to D0" msb="4" lsb="4" />
      <field name="pmec" desc="PME Clock" msb="3" lsb="3" />
      <field name="pmes" desc="PME Support" msb="15" lsb="11" />
      <field name="v" desc="Version" msb="2" lsb="0" />
    </register>
    <register name="pm_capability_header" documentation="Capability Header" offset="64" size="2">
      <field name="id" desc="Capability ID" msb="7" lsb="0" />
      <field name="next_ptr" desc="Next Capability Pointer" msb="15" lsb="8" />
    </register>
    <register name="pm_data" documentation="Power Management Data" offset="71" size="1">
    </register>
    <register name="pm_sc_bridge" documentation="Power Management Control/Status Bridge Extensions" offset="70" size="1">
      <field name="bbs" desc="B2/B3 Support" msb="6" lsb="6" />
      <field name="bpcce" desc="Bus Power/Clock Control Enable" msb="7" lsb="7" />
    </register>
    <register name="pm_status_control" documentation="Power Management Status and Control" offset="68" size="2">
      <field name="dsc" desc="Data Scale" msb="14" lsb="13" />
      <field name="dse" desc="Data Select" msb="12" lsb="9" />
      <field name="nsr" desc="No Soft Reset" msb="3" lsb="3" />
      <field name="pmee" desc="PME Enable" msb="8" lsb="8" />
      <field name="pmes" desc="PME Status" msb="15" lsb="15" />
      <field name="ps" desc="Power State" msb="1" lsb="0" />
    </register>
    <register name="revision_id" documentation="Revision ID" offset="8" size="1">
    </register>
    <register name="status" documentation="Status Register" offset="6" size="2">
      <field name="c" desc="Capabilities List" msb="4" lsb="4" />
      <field name="dpe" desc="Detected Parity Error" msb="15" lsb="15" />
      <field name="ds" desc="DEVSEL timing" msb="10" lsb="9" />
      <field name="fbb" desc="Fast Back-to-Back Transactions Capable" msb="7" lsb="7" />
      <field name="ins" desc="Interrupt Status" msb="3" lsb="3" />
      <field name="ir" desc="Immediate Readiness" msb="0" lsb="0" />
      <field name="mhz" desc="66 MHz Capable" msb="5" lsb="5" />
      <field name="pe" desc="Master Data Parity Error" msb="8" lsb="8" />
      <field name="rma" desc="Received Master Abort" msb="13" lsb="13" />
      <field name="rta" desc="Received Target Abort" msb="12" lsb="12" />
      <field name="ssa" desc="Signaled System Abort" msb="14" lsb="14" />
      <field name="sta" desc="Signaled Target Abort" msb="11" lsb="11" />
    </register>
    <register name="subsystem_id" documentation="Subsystem ID" offset="46" size="2">
    </register>
    <register name="subsystem_vendor_id" documentation="Subsystem Vendor ID" offset="44" size="2">
    </register>
    <register name="vendor_id" documentation="Vendor ID" offset="0" size="2">
    </register>
  </bank>
</device>
