// Seed: 2032141179
module module_0;
  logic id_1;
  logic id_2, id_3, id_4, id_5;
endmodule
module module_1 #(
    parameter id_1 = 32'd46,
    parameter id_4 = 32'd35
) (
    output tri0 id_0,
    input  wand _id_1,
    output tri  id_2,
    input  wire id_3,
    output tri  _id_4
    , id_6
);
  logic [id_1 : id_4] id_7;
  ;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_2 = 32'd60,
    parameter id_3 = 32'd36
) (
    output logic id_0,
    output wire id_1,
    input wire _id_2,
    output supply1 _id_3
);
  logic [id_2  ==  id_3 : 1] id_5 = id_2;
  module_0 modCall_1 ();
  initial
    if (-1) id_5 <= 1;
    else id_0 <= id_2;
endmodule
