Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Dec 19 16:52:38 2018
| Host         : LAPTOP-PL78JMQ4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file led_top_timing_summary_routed.rpt -pb led_top_timing_summary_routed.pb -rpx led_top_timing_summary_routed.rpx -warn_on_violation
| Design       : led_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: led/module/t_timer_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: led/s_iter_reg_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: led/s_iter_reg_P/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 39 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.291        0.000                      0                   56        0.181        0.000                      0                   56        3.500        0.000                       0                    54  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.291        0.000                      0                   54        0.181        0.000                      0                   54        3.500        0.000                       0                    54  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.542        0.000                      0                    2        0.642        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.291ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.291ns  (required time - arrival time)
  Source:                 led/module/s_time_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led/module/s_time_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.700ns  (logic 2.277ns (61.535%)  route 1.423ns (38.465%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.301ns = ( 13.301 - 8.000 ) 
    Source Clock Delay      (SCD):    5.773ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.675     5.773    led/module/sysclk_IBUF_BUFG
    SLICE_X27Y75         FDCE                                         r  led/module/s_time_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y75         FDCE (Prop_fdce_C_Q)         0.419     6.192 r  led/module/s_time_reg[1]/Q
                         net (fo=2, routed)           0.610     6.801    led/module/s_time[1]
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.632 r  led/module/s_time_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.632    led/module/s_time_reg[4]_i_2_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.746 r  led/module/s_time_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.746    led/module/s_time_reg[8]_i_2_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.860 r  led/module/s_time_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.860    led/module/s_time_reg[12]_i_2_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.974 r  led/module/s_time_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.974    led/module/s_time_reg[16]_i_2_n_0
    SLICE_X28Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.088 r  led/module/s_time_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.088    led/module/s_time_reg[20]_i_2_n_0
    SLICE_X28Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.327 r  led/module/s_time_reg[23]_i_3/O[2]
                         net (fo=1, routed)           0.814     9.141    led/module/data0[23]
    SLICE_X29Y78         LUT3 (Prop_lut3_I2_O)        0.332     9.473 r  led/module/s_time[23]_i_1/O
                         net (fo=1, routed)           0.000     9.473    led/module/s_time_0[23]
    SLICE_X29Y78         FDCE                                         r  led/module/s_time_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.513    13.301    led/module/sysclk_IBUF_BUFG
    SLICE_X29Y78         FDCE                                         r  led/module/s_time_reg[23]/C
                         clock pessimism              0.424    13.725    
                         clock uncertainty           -0.035    13.689    
    SLICE_X29Y78         FDCE (Setup_fdce_C_D)        0.075    13.764    led/module/s_time_reg[23]
  -------------------------------------------------------------------
                         required time                         13.764    
                         arrival time                          -9.473    
  -------------------------------------------------------------------
                         slack                                  4.291    

Slack (MET) :             4.293ns  (required time - arrival time)
  Source:                 led/module/s_time_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led/module/s_time_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.641ns  (logic 0.828ns (22.741%)  route 2.813ns (77.259%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.295ns = ( 13.295 - 8.000 ) 
    Source Clock Delay      (SCD):    5.779ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.681     5.779    led/module/sysclk_IBUF_BUFG
    SLICE_X29Y76         FDCE                                         r  led/module/s_time_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDCE (Prop_fdce_C_Q)         0.456     6.235 r  led/module/s_time_reg[6]/Q
                         net (fo=2, routed)           1.000     7.235    led/module/s_time[6]
    SLICE_X29Y76         LUT4 (Prop_lut4_I1_O)        0.124     7.359 r  led/module/s_time[23]_i_8/O
                         net (fo=1, routed)           0.972     8.331    led/module/s_time[23]_i_8_n_0
    SLICE_X27Y78         LUT6 (Prop_lut6_I4_O)        0.124     8.455 r  led/module/s_time[23]_i_2/O
                         net (fo=25, routed)          0.841     9.296    led/module/s_time[23]_i_2_n_0
    SLICE_X27Y77         LUT3 (Prop_lut3_I1_O)        0.124     9.420 r  led/module/s_time[11]_i_1/O
                         net (fo=1, routed)           0.000     9.420    led/module/s_time_0[11]
    SLICE_X27Y77         FDCE                                         r  led/module/s_time_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.507    13.295    led/module/sysclk_IBUF_BUFG
    SLICE_X27Y77         FDCE                                         r  led/module/s_time_reg[11]/C
                         clock pessimism              0.424    13.719    
                         clock uncertainty           -0.035    13.683    
    SLICE_X27Y77         FDCE (Setup_fdce_C_D)        0.029    13.712    led/module/s_time_reg[11]
  -------------------------------------------------------------------
                         required time                         13.712    
                         arrival time                          -9.420    
  -------------------------------------------------------------------
                         slack                                  4.293    

Slack (MET) :             4.299ns  (required time - arrival time)
  Source:                 led/module/s_time_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led/module/s_time_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.725ns  (logic 2.369ns (63.597%)  route 1.356ns (36.403%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.298ns = ( 13.298 - 8.000 ) 
    Source Clock Delay      (SCD):    5.773ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.675     5.773    led/module/sysclk_IBUF_BUFG
    SLICE_X27Y75         FDCE                                         r  led/module/s_time_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y75         FDCE (Prop_fdce_C_Q)         0.419     6.192 r  led/module/s_time_reg[1]/Q
                         net (fo=2, routed)           0.610     6.801    led/module/s_time[1]
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.632 r  led/module/s_time_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.632    led/module/s_time_reg[4]_i_2_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.746 r  led/module/s_time_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.746    led/module/s_time_reg[8]_i_2_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.860 r  led/module/s_time_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.860    led/module/s_time_reg[12]_i_2_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.974 r  led/module/s_time_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.974    led/module/s_time_reg[16]_i_2_n_0
    SLICE_X28Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.088 r  led/module/s_time_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.088    led/module/s_time_reg[20]_i_2_n_0
    SLICE_X28Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.422 r  led/module/s_time_reg[23]_i_3/O[1]
                         net (fo=1, routed)           0.747     9.169    led/module/data0[22]
    SLICE_X27Y79         LUT3 (Prop_lut3_I2_O)        0.329     9.498 r  led/module/s_time[22]_i_1/O
                         net (fo=1, routed)           0.000     9.498    led/module/s_time_0[22]
    SLICE_X27Y79         FDCE                                         r  led/module/s_time_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.510    13.298    led/module/sysclk_IBUF_BUFG
    SLICE_X27Y79         FDCE                                         r  led/module/s_time_reg[22]/C
                         clock pessimism              0.459    13.757    
                         clock uncertainty           -0.035    13.721    
    SLICE_X27Y79         FDCE (Setup_fdce_C_D)        0.075    13.796    led/module/s_time_reg[22]
  -------------------------------------------------------------------
                         required time                         13.796    
                         arrival time                          -9.498    
  -------------------------------------------------------------------
                         slack                                  4.299    

Slack (MET) :             4.307ns  (required time - arrival time)
  Source:                 led/module/s_time_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led/module/s_time_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.667ns  (logic 0.828ns (22.577%)  route 2.839ns (77.423%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.301ns = ( 13.301 - 8.000 ) 
    Source Clock Delay      (SCD):    5.779ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.681     5.779    led/module/sysclk_IBUF_BUFG
    SLICE_X29Y76         FDCE                                         r  led/module/s_time_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDCE (Prop_fdce_C_Q)         0.456     6.235 r  led/module/s_time_reg[6]/Q
                         net (fo=2, routed)           1.000     7.235    led/module/s_time[6]
    SLICE_X29Y76         LUT4 (Prop_lut4_I1_O)        0.124     7.359 r  led/module/s_time[23]_i_8/O
                         net (fo=1, routed)           0.972     8.331    led/module/s_time[23]_i_8_n_0
    SLICE_X27Y78         LUT6 (Prop_lut6_I4_O)        0.124     8.455 r  led/module/s_time[23]_i_2/O
                         net (fo=25, routed)          0.868     9.322    led/module/s_time[23]_i_2_n_0
    SLICE_X29Y78         LUT3 (Prop_lut3_I1_O)        0.124     9.446 r  led/module/s_time[10]_i_1/O
                         net (fo=1, routed)           0.000     9.446    led/module/s_time_0[10]
    SLICE_X29Y78         FDCE                                         r  led/module/s_time_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.513    13.301    led/module/sysclk_IBUF_BUFG
    SLICE_X29Y78         FDCE                                         r  led/module/s_time_reg[10]/C
                         clock pessimism              0.459    13.760    
                         clock uncertainty           -0.035    13.724    
    SLICE_X29Y78         FDCE (Setup_fdce_C_D)        0.029    13.753    led/module/s_time_reg[10]
  -------------------------------------------------------------------
                         required time                         13.753    
                         arrival time                          -9.446    
  -------------------------------------------------------------------
                         slack                                  4.307    

Slack (MET) :             4.309ns  (required time - arrival time)
  Source:                 led/module/s_time_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led/module/s_time_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.667ns  (logic 0.828ns (22.577%)  route 2.839ns (77.423%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.301ns = ( 13.301 - 8.000 ) 
    Source Clock Delay      (SCD):    5.779ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.681     5.779    led/module/sysclk_IBUF_BUFG
    SLICE_X29Y76         FDCE                                         r  led/module/s_time_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDCE (Prop_fdce_C_Q)         0.456     6.235 r  led/module/s_time_reg[6]/Q
                         net (fo=2, routed)           1.000     7.235    led/module/s_time[6]
    SLICE_X29Y76         LUT4 (Prop_lut4_I1_O)        0.124     7.359 r  led/module/s_time[23]_i_8/O
                         net (fo=1, routed)           0.972     8.331    led/module/s_time[23]_i_8_n_0
    SLICE_X27Y78         LUT6 (Prop_lut6_I4_O)        0.124     8.455 r  led/module/s_time[23]_i_2/O
                         net (fo=25, routed)          0.868     9.322    led/module/s_time[23]_i_2_n_0
    SLICE_X29Y78         LUT3 (Prop_lut3_I1_O)        0.124     9.446 r  led/module/s_time[14]_i_1/O
                         net (fo=1, routed)           0.000     9.446    led/module/s_time_0[14]
    SLICE_X29Y78         FDCE                                         r  led/module/s_time_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.513    13.301    led/module/sysclk_IBUF_BUFG
    SLICE_X29Y78         FDCE                                         r  led/module/s_time_reg[14]/C
                         clock pessimism              0.459    13.760    
                         clock uncertainty           -0.035    13.724    
    SLICE_X29Y78         FDCE (Setup_fdce_C_D)        0.031    13.755    led/module/s_time_reg[14]
  -------------------------------------------------------------------
                         required time                         13.755    
                         arrival time                          -9.446    
  -------------------------------------------------------------------
                         slack                                  4.309    

Slack (MET) :             4.311ns  (required time - arrival time)
  Source:                 led/module/s_time_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led/module/s_time_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.669ns  (logic 0.856ns (23.331%)  route 2.813ns (76.669%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.295ns = ( 13.295 - 8.000 ) 
    Source Clock Delay      (SCD):    5.779ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.681     5.779    led/module/sysclk_IBUF_BUFG
    SLICE_X29Y76         FDCE                                         r  led/module/s_time_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDCE (Prop_fdce_C_Q)         0.456     6.235 r  led/module/s_time_reg[6]/Q
                         net (fo=2, routed)           1.000     7.235    led/module/s_time[6]
    SLICE_X29Y76         LUT4 (Prop_lut4_I1_O)        0.124     7.359 r  led/module/s_time[23]_i_8/O
                         net (fo=1, routed)           0.972     8.331    led/module/s_time[23]_i_8_n_0
    SLICE_X27Y78         LUT6 (Prop_lut6_I4_O)        0.124     8.455 r  led/module/s_time[23]_i_2/O
                         net (fo=25, routed)          0.841     9.296    led/module/s_time[23]_i_2_n_0
    SLICE_X27Y77         LUT3 (Prop_lut3_I1_O)        0.152     9.448 r  led/module/s_time[12]_i_1/O
                         net (fo=1, routed)           0.000     9.448    led/module/s_time_0[12]
    SLICE_X27Y77         FDCE                                         r  led/module/s_time_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.507    13.295    led/module/sysclk_IBUF_BUFG
    SLICE_X27Y77         FDCE                                         r  led/module/s_time_reg[12]/C
                         clock pessimism              0.424    13.719    
                         clock uncertainty           -0.035    13.683    
    SLICE_X27Y77         FDCE (Setup_fdce_C_D)        0.075    13.758    led/module/s_time_reg[12]
  -------------------------------------------------------------------
                         required time                         13.758    
                         arrival time                          -9.448    
  -------------------------------------------------------------------
                         slack                                  4.311    

Slack (MET) :             4.316ns  (required time - arrival time)
  Source:                 led/module/s_time_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led/module/s_time_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.663ns  (logic 2.229ns (60.845%)  route 1.434ns (39.155%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.298ns = ( 13.298 - 8.000 ) 
    Source Clock Delay      (SCD):    5.773ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.675     5.773    led/module/sysclk_IBUF_BUFG
    SLICE_X27Y75         FDCE                                         r  led/module/s_time_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y75         FDCE (Prop_fdce_C_Q)         0.419     6.192 r  led/module/s_time_reg[1]/Q
                         net (fo=2, routed)           0.610     6.801    led/module/s_time[1]
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.632 r  led/module/s_time_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.632    led/module/s_time_reg[4]_i_2_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.746 r  led/module/s_time_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.746    led/module/s_time_reg[8]_i_2_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.860 r  led/module/s_time_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.860    led/module/s_time_reg[12]_i_2_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.974 r  led/module/s_time_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.974    led/module/s_time_reg[16]_i_2_n_0
    SLICE_X28Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.308 r  led/module/s_time_reg[20]_i_2/O[1]
                         net (fo=1, routed)           0.825     9.133    led/module/data0[18]
    SLICE_X27Y79         LUT3 (Prop_lut3_I2_O)        0.303     9.436 r  led/module/s_time[18]_i_1/O
                         net (fo=1, routed)           0.000     9.436    led/module/s_time_0[18]
    SLICE_X27Y79         FDCE                                         r  led/module/s_time_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.510    13.298    led/module/sysclk_IBUF_BUFG
    SLICE_X27Y79         FDCE                                         r  led/module/s_time_reg[18]/C
                         clock pessimism              0.459    13.757    
                         clock uncertainty           -0.035    13.721    
    SLICE_X27Y79         FDCE (Setup_fdce_C_D)        0.031    13.752    led/module/s_time_reg[18]
  -------------------------------------------------------------------
                         required time                         13.752    
                         arrival time                          -9.436    
  -------------------------------------------------------------------
                         slack                                  4.316    

Slack (MET) :             4.325ns  (required time - arrival time)
  Source:                 led/module/s_time_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led/module/s_time_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.695ns  (logic 0.856ns (23.164%)  route 2.839ns (76.836%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.301ns = ( 13.301 - 8.000 ) 
    Source Clock Delay      (SCD):    5.779ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.681     5.779    led/module/sysclk_IBUF_BUFG
    SLICE_X29Y76         FDCE                                         r  led/module/s_time_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDCE (Prop_fdce_C_Q)         0.456     6.235 r  led/module/s_time_reg[6]/Q
                         net (fo=2, routed)           1.000     7.235    led/module/s_time[6]
    SLICE_X29Y76         LUT4 (Prop_lut4_I1_O)        0.124     7.359 r  led/module/s_time[23]_i_8/O
                         net (fo=1, routed)           0.972     8.331    led/module/s_time[23]_i_8_n_0
    SLICE_X27Y78         LUT6 (Prop_lut6_I4_O)        0.124     8.455 r  led/module/s_time[23]_i_2/O
                         net (fo=25, routed)          0.868     9.322    led/module/s_time[23]_i_2_n_0
    SLICE_X29Y78         LUT3 (Prop_lut3_I1_O)        0.152     9.474 r  led/module/s_time[15]_i_1/O
                         net (fo=1, routed)           0.000     9.474    led/module/s_time_0[15]
    SLICE_X29Y78         FDCE                                         r  led/module/s_time_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.513    13.301    led/module/sysclk_IBUF_BUFG
    SLICE_X29Y78         FDCE                                         r  led/module/s_time_reg[15]/C
                         clock pessimism              0.459    13.760    
                         clock uncertainty           -0.035    13.724    
    SLICE_X29Y78         FDCE (Setup_fdce_C_D)        0.075    13.799    led/module/s_time_reg[15]
  -------------------------------------------------------------------
                         required time                         13.799    
                         arrival time                          -9.474    
  -------------------------------------------------------------------
                         slack                                  4.325    

Slack (MET) :             4.326ns  (required time - arrival time)
  Source:                 led/module/s_time_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led/module/s_time_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.666ns  (logic 2.253ns (61.464%)  route 1.413ns (38.536%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.301ns = ( 13.301 - 8.000 ) 
    Source Clock Delay      (SCD):    5.773ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.675     5.773    led/module/sysclk_IBUF_BUFG
    SLICE_X27Y75         FDCE                                         r  led/module/s_time_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y75         FDCE (Prop_fdce_C_Q)         0.419     6.192 r  led/module/s_time_reg[1]/Q
                         net (fo=2, routed)           0.610     6.801    led/module/s_time[1]
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.632 r  led/module/s_time_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.632    led/module/s_time_reg[4]_i_2_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.746 r  led/module/s_time_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.746    led/module/s_time_reg[8]_i_2_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.860 r  led/module/s_time_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.860    led/module/s_time_reg[12]_i_2_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.974 r  led/module/s_time_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.974    led/module/s_time_reg[16]_i_2_n_0
    SLICE_X28Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.088 r  led/module/s_time_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.088    led/module/s_time_reg[20]_i_2_n_0
    SLICE_X28Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.310 r  led/module/s_time_reg[23]_i_3/O[0]
                         net (fo=1, routed)           0.803     9.113    led/module/data0[21]
    SLICE_X29Y78         LUT3 (Prop_lut3_I2_O)        0.325     9.438 r  led/module/s_time[21]_i_1/O
                         net (fo=1, routed)           0.000     9.438    led/module/s_time_0[21]
    SLICE_X29Y78         FDCE                                         r  led/module/s_time_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.513    13.301    led/module/sysclk_IBUF_BUFG
    SLICE_X29Y78         FDCE                                         r  led/module/s_time_reg[21]/C
                         clock pessimism              0.424    13.725    
                         clock uncertainty           -0.035    13.689    
    SLICE_X29Y78         FDCE (Setup_fdce_C_D)        0.075    13.764    led/module/s_time_reg[21]
  -------------------------------------------------------------------
                         required time                         13.764    
                         arrival time                          -9.438    
  -------------------------------------------------------------------
                         slack                                  4.326    

Slack (MET) :             4.344ns  (required time - arrival time)
  Source:                 led/module/s_time_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led/module/s_time_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.634ns  (logic 0.828ns (22.785%)  route 2.806ns (77.215%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.301ns = ( 13.301 - 8.000 ) 
    Source Clock Delay      (SCD):    5.779ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.681     5.779    led/module/sysclk_IBUF_BUFG
    SLICE_X29Y76         FDCE                                         r  led/module/s_time_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDCE (Prop_fdce_C_Q)         0.456     6.235 r  led/module/s_time_reg[6]/Q
                         net (fo=2, routed)           1.000     7.235    led/module/s_time[6]
    SLICE_X29Y76         LUT4 (Prop_lut4_I1_O)        0.124     7.359 r  led/module/s_time[23]_i_8/O
                         net (fo=1, routed)           0.972     8.331    led/module/s_time[23]_i_8_n_0
    SLICE_X27Y78         LUT6 (Prop_lut6_I4_O)        0.124     8.455 r  led/module/s_time[23]_i_2/O
                         net (fo=25, routed)          0.834     9.289    led/module/s_time[23]_i_2_n_0
    SLICE_X29Y78         LUT3 (Prop_lut3_I1_O)        0.124     9.413 r  led/module/s_time[16]_i_1/O
                         net (fo=1, routed)           0.000     9.413    led/module/s_time_0[16]
    SLICE_X29Y78         FDCE                                         r  led/module/s_time_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.513    13.301    led/module/sysclk_IBUF_BUFG
    SLICE_X29Y78         FDCE                                         r  led/module/s_time_reg[16]/C
                         clock pessimism              0.459    13.760    
                         clock uncertainty           -0.035    13.724    
    SLICE_X29Y78         FDCE (Setup_fdce_C_D)        0.032    13.756    led/module/s_time_reg[16]
  -------------------------------------------------------------------
                         required time                         13.756    
                         arrival time                          -9.413    
  -------------------------------------------------------------------
                         slack                                  4.344    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 B_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led5_b_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.563     1.673    sysclk_IBUF_BUFG
    SLICE_X27Y72         FDRE                                         r  B_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y72         FDRE (Prop_fdre_C_Q)         0.141     1.814 r  B_out_reg/Q
                         net (fo=1, routed)           0.112     1.926    B_out
    SLICE_X26Y72         FDRE                                         r  led5_b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.830     2.197    sysclk_IBUF_BUFG
    SLICE_X26Y72         FDRE                                         r  led5_b_reg/C
                         clock pessimism             -0.510     1.686    
    SLICE_X26Y72         FDRE (Hold_fdre_C_D)         0.059     1.745    led5_b_reg
  -------------------------------------------------------------------
                         required time                         -1.745    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 R_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led5_r_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.591%)  route 0.175ns (55.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.198ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.566     1.676    sysclk_IBUF_BUFG
    SLICE_X28Y71         FDRE                                         r  R_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDRE (Prop_fdre_C_Q)         0.141     1.817 r  R_out_reg/Q
                         net (fo=1, routed)           0.175     1.992    R_out
    SLICE_X27Y71         FDRE                                         r  led5_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.831     2.198    sysclk_IBUF_BUFG
    SLICE_X27Y71         FDRE                                         r  led5_r_reg/C
                         clock pessimism             -0.490     1.707    
    SLICE_X27Y71         FDRE (Hold_fdre_C_D)         0.070     1.777    led5_r_reg
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.635%)  route 0.154ns (45.365%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.199ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.566     1.676    sysclk_IBUF_BUFG
    SLICE_X29Y72         FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y72         FDRE (Prop_fdre_C_Q)         0.141     1.817 r  count_reg[3]/Q
                         net (fo=12, routed)          0.154     1.972    count_reg_n_0_[3]
    SLICE_X29Y71         LUT6 (Prop_lut6_I1_O)        0.045     2.017 r  count[5]_i_1/O
                         net (fo=1, routed)           0.000     2.017    count[5]
    SLICE_X29Y71         FDRE                                         r  count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.832     2.199    sysclk_IBUF_BUFG
    SLICE_X29Y71         FDRE                                         r  count_reg[5]/C
                         clock pessimism             -0.508     1.690    
    SLICE_X29Y71         FDRE (Hold_fdre_C_D)         0.091     1.781    count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 led/module/s_time_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led/module/s_time_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.184ns (51.933%)  route 0.170ns (48.067%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.560     1.670    led/module/sysclk_IBUF_BUFG
    SLICE_X27Y75         FDCE                                         r  led/module/s_time_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y75         FDCE (Prop_fdce_C_Q)         0.141     1.811 r  led/module/s_time_reg[0]/Q
                         net (fo=26, routed)          0.170     1.981    led/module/s_time[0]
    SLICE_X27Y75         LUT3 (Prop_lut3_I0_O)        0.043     2.024 r  led/module/s_time[3]_i_1/O
                         net (fo=1, routed)           0.000     2.024    led/module/s_time_0[3]
    SLICE_X27Y75         FDCE                                         r  led/module/s_time_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.827     2.194    led/module/sysclk_IBUF_BUFG
    SLICE_X27Y75         FDCE                                         r  led/module/s_time_reg[3]/C
                         clock pessimism             -0.523     1.670    
    SLICE_X27Y75         FDCE (Hold_fdce_C_D)         0.107     1.777    led/module/s_time_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 G_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led5_g_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.715%)  route 0.166ns (50.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.198ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.563     1.673    sysclk_IBUF_BUFG
    SLICE_X26Y72         FDRE                                         r  G_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y72         FDRE (Prop_fdre_C_Q)         0.164     1.837 r  G_out_reg/Q
                         net (fo=1, routed)           0.166     2.003    G_out
    SLICE_X26Y71         FDRE                                         r  led5_g_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.831     2.198    sysclk_IBUF_BUFG
    SLICE_X26Y71         FDRE                                         r  led5_g_reg/C
                         clock pessimism             -0.510     1.687    
    SLICE_X26Y71         FDRE (Hold_fdre_C_D)         0.059     1.746    led5_g_reg
  -------------------------------------------------------------------
                         required time                         -1.746    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 led/module/s_time_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led/module/s_time_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.203%)  route 0.170ns (47.797%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.560     1.670    led/module/sysclk_IBUF_BUFG
    SLICE_X27Y75         FDCE                                         r  led/module/s_time_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y75         FDCE (Prop_fdce_C_Q)         0.141     1.811 r  led/module/s_time_reg[0]/Q
                         net (fo=26, routed)          0.170     1.981    led/module/s_time[0]
    SLICE_X27Y75         LUT3 (Prop_lut3_I0_O)        0.045     2.026 r  led/module/s_time[2]_i_1/O
                         net (fo=1, routed)           0.000     2.026    led/module/s_time_0[2]
    SLICE_X27Y75         FDCE                                         r  led/module/s_time_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.827     2.194    led/module/sysclk_IBUF_BUFG
    SLICE_X27Y75         FDCE                                         r  led/module/s_time_reg[2]/C
                         clock pessimism             -0.523     1.670    
    SLICE_X27Y75         FDCE (Hold_fdce_C_D)         0.092     1.762    led/module/s_time_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.183ns (48.734%)  route 0.193ns (51.266%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.198ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.566     1.676    sysclk_IBUF_BUFG
    SLICE_X29Y72         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y72         FDRE (Prop_fdre_C_Q)         0.141     1.817 r  count_reg[0]/Q
                         net (fo=15, routed)          0.193     2.010    count_reg_n_0_[0]
    SLICE_X29Y72         LUT2 (Prop_lut2_I0_O)        0.042     2.052 r  count[1]_i_1/O
                         net (fo=1, routed)           0.000     2.052    count[1]
    SLICE_X29Y72         FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.831     2.198    sysclk_IBUF_BUFG
    SLICE_X29Y72         FDRE                                         r  count_reg[1]/C
                         clock pessimism             -0.521     1.676    
    SLICE_X29Y72         FDRE (Hold_fdre_C_D)         0.107     1.783    count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.230ns (61.212%)  route 0.146ns (38.788%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.198ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.566     1.676    sysclk_IBUF_BUFG
    SLICE_X29Y72         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y72         FDRE (Prop_fdre_C_Q)         0.128     1.804 r  count_reg[2]/Q
                         net (fo=13, routed)          0.146     1.950    count_reg_n_0_[2]
    SLICE_X29Y72         LUT5 (Prop_lut5_I1_O)        0.102     2.052 r  count[4]_i_1/O
                         net (fo=1, routed)           0.000     2.052    count[4]
    SLICE_X29Y72         FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.831     2.198    sysclk_IBUF_BUFG
    SLICE_X29Y72         FDRE                                         r  count_reg[4]/C
                         clock pessimism             -0.521     1.676    
    SLICE_X29Y72         FDRE (Hold_fdre_C_D)         0.107     1.783    count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.226ns (60.794%)  route 0.146ns (39.206%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.198ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.566     1.676    sysclk_IBUF_BUFG
    SLICE_X29Y72         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y72         FDRE (Prop_fdre_C_Q)         0.128     1.804 r  count_reg[2]/Q
                         net (fo=13, routed)          0.146     1.950    count_reg_n_0_[2]
    SLICE_X29Y72         LUT4 (Prop_lut4_I3_O)        0.098     2.048 r  count[3]_i_1/O
                         net (fo=1, routed)           0.000     2.048    count[3]
    SLICE_X29Y72         FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.831     2.198    sysclk_IBUF_BUFG
    SLICE_X29Y72         FDRE                                         r  count_reg[3]/C
                         clock pessimism             -0.521     1.676    
    SLICE_X29Y72         FDRE (Hold_fdre_C_D)         0.092     1.768    count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.226ns (60.136%)  route 0.150ns (39.864%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.198ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.566     1.676    sysclk_IBUF_BUFG
    SLICE_X29Y72         FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y72         FDRE (Prop_fdre_C_Q)         0.128     1.804 r  count_reg[4]/Q
                         net (fo=11, routed)          0.150     1.954    count_reg_n_0_[4]
    SLICE_X29Y72         LUT6 (Prop_lut6_I1_O)        0.098     2.052 r  count[6]_i_1/O
                         net (fo=1, routed)           0.000     2.052    count[6]
    SLICE_X29Y72         FDRE                                         r  count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.831     2.198    sysclk_IBUF_BUFG
    SLICE_X29Y72         FDRE                                         r  count_reg[6]/C
                         clock pessimism             -0.521     1.676    
    SLICE_X29Y72         FDRE (Hold_fdre_C_D)         0.092     1.768    count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.284    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X27Y72    B_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X26Y72    G_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X28Y71    R_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X29Y72    count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X29Y72    count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X29Y72    count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X29Y72    count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X29Y72    count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X29Y71    count_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X27Y75    led/module/s_time_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X27Y75    led/module/s_time_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X27Y75    led/module/s_time_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X27Y75    led/module/s_time_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X27Y75    led/module/s_time_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X27Y75    led/module/s_time_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X26Y71    led5_g_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X27Y71    led5_r_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X27Y72    B_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X26Y72    G_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X27Y72    B_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X26Y72    G_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X28Y71    R_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X29Y72    count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X29Y72    count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X29Y72    count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X29Y72    count_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X29Y72    count_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X29Y71    count_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X29Y72    count_reg[6]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.542ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.642ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.542ns  (required time - arrival time)
  Source:                 led/s_iter_reg_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led/s_iter_reg_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.064ns  (logic 0.580ns (28.099%)  route 1.484ns (71.901%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.298ns = ( 13.298 - 8.000 ) 
    Source Clock Delay      (SCD):    5.780ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.682     5.780    led/sysclk_IBUF_BUFG
    SLICE_X27Y70         FDPE                                         r  led/s_iter_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y70         FDPE (Prop_fdpe_C_Q)         0.456     6.236 r  led/s_iter_reg_P/Q
                         net (fo=7, routed)           0.625     6.861    led/s_iter_reg_P_n_0
    SLICE_X28Y70         LUT3 (Prop_lut3_I2_O)        0.124     6.985 f  led/s_iter_reg_LDC_i_1/O
                         net (fo=4, routed)           0.859     7.844    led/s_iter_reg_LDC_i_1_n_0
    SLICE_X27Y70         FDPE                                         f  led/s_iter_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.510    13.298    led/sysclk_IBUF_BUFG
    SLICE_X27Y70         FDPE                                         r  led/s_iter_reg_P/C
                         clock pessimism              0.482    13.780    
                         clock uncertainty           -0.035    13.744    
    SLICE_X27Y70         FDPE (Recov_fdpe_C_PRE)     -0.359    13.385    led/s_iter_reg_P
  -------------------------------------------------------------------
                         required time                         13.385    
                         arrival time                          -7.844    
  -------------------------------------------------------------------
                         slack                                  5.542    

Slack (MET) :             5.661ns  (required time - arrival time)
  Source:                 led/s_iter_reg_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led/s_iter_reg_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.845ns  (logic 0.580ns (31.436%)  route 1.265ns (68.564%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.302ns = ( 13.302 - 8.000 ) 
    Source Clock Delay      (SCD):    5.780ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.682     5.780    led/sysclk_IBUF_BUFG
    SLICE_X27Y70         FDPE                                         r  led/s_iter_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y70         FDPE (Prop_fdpe_C_Q)         0.456     6.236 f  led/s_iter_reg_P/Q
                         net (fo=7, routed)           0.614     6.849    led/s_iter_reg_P_n_0
    SLICE_X28Y70         LUT3 (Prop_lut3_I0_O)        0.124     6.973 f  led/s_iter_reg_LDC_i_2/O
                         net (fo=2, routed)           0.652     7.625    led/s_iter
    SLICE_X29Y70         FDCE                                         f  led/s_iter_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.514    13.302    led/sysclk_IBUF_BUFG
    SLICE_X29Y70         FDCE                                         r  led/s_iter_reg_C/C
                         clock pessimism              0.424    13.726    
                         clock uncertainty           -0.035    13.690    
    SLICE_X29Y70         FDCE (Recov_fdce_C_CLR)     -0.405    13.285    led/s_iter_reg_C
  -------------------------------------------------------------------
                         required time                         13.285    
                         arrival time                          -7.625    
  -------------------------------------------------------------------
                         slack                                  5.661    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 led/s_iter_reg_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led/s_iter_reg_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.186ns (33.838%)  route 0.364ns (66.162%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.567     1.677    led/sysclk_IBUF_BUFG
    SLICE_X29Y70         FDCE                                         r  led/s_iter_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y70         FDCE (Prop_fdce_C_Q)         0.141     1.818 f  led/s_iter_reg_C/Q
                         net (fo=7, routed)           0.121     1.939    led/s_iter_reg_C_n_0
    SLICE_X28Y70         LUT3 (Prop_lut3_I2_O)        0.045     1.984 f  led/s_iter_reg_LDC_i_2/O
                         net (fo=2, routed)           0.243     2.227    led/s_iter
    SLICE_X29Y70         FDCE                                         f  led/s_iter_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.833     2.200    led/sysclk_IBUF_BUFG
    SLICE_X29Y70         FDCE                                         r  led/s_iter_reg_C/C
                         clock pessimism             -0.522     1.677    
    SLICE_X29Y70         FDCE (Remov_fdce_C_CLR)     -0.092     1.585    led/s_iter_reg_C
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 led/s_iter_reg_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led/s_iter_reg_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.186ns (29.974%)  route 0.435ns (70.026%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.199ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.567     1.677    led/sysclk_IBUF_BUFG
    SLICE_X29Y70         FDCE                                         r  led/s_iter_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y70         FDCE (Prop_fdce_C_Q)         0.141     1.818 r  led/s_iter_reg_C/Q
                         net (fo=7, routed)           0.120     1.938    led/s_iter_reg_C_n_0
    SLICE_X28Y70         LUT3 (Prop_lut3_I0_O)        0.045     1.983 f  led/s_iter_reg_LDC_i_1/O
                         net (fo=4, routed)           0.314     2.298    led/s_iter_reg_LDC_i_1_n_0
    SLICE_X27Y70         FDPE                                         f  led/s_iter_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.832     2.199    led/sysclk_IBUF_BUFG
    SLICE_X27Y70         FDPE                                         r  led/s_iter_reg_P/C
                         clock pessimism             -0.490     1.708    
    SLICE_X27Y70         FDPE (Remov_fdpe_C_PRE)     -0.095     1.613    led/s_iter_reg_P
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           2.298    
  -------------------------------------------------------------------
                         slack                                  0.685    





