$date
	Tue Dec 03 21:56:54 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module MUX1_2 $end
$var wire 1 ! data1_i $end
$var wire 1 " data2_i $end
$var wire 1 # select_i $end
$var wire 1 $ data_o $end
$upscope $end
$scope module TestBench $end
$var reg 1 % Clk $end
$var reg 1 & Reset $end
$var reg 1 ' Start $end
$var integer 32 ( counter [31:0] $end
$var integer 32 ) flush [31:0] $end
$var integer 32 * i [31:0] $end
$var integer 32 + outfile [31:0] $end
$var integer 32 , stall [31:0] $end
$scope module CPU $end
$var wire 1 % clk_i $end
$var wire 1 & rst_i $end
$var wire 1 ' start_i $end
$scope module ALU $end
$var wire 32 - data_o [31:0] $end
$var wire 32 . data2_i [31:0] $end
$var wire 32 / data1_i [31:0] $end
$var wire 3 0 ALUCtrl_i [2:0] $end
$upscope $end
$scope module ALU_Control $end
$var wire 10 1 funct_i [9:0] $end
$var wire 2 2 ALUOp_i [1:0] $end
$var wire 3 3 ALUCtrl_o [2:0] $end
$var wire 3 4 ALUCtrl [2:0] $end
$upscope $end
$scope module Add_PC $end
$var wire 32 5 data2_in [31:0] $end
$var wire 32 6 data_o [31:0] $end
$var wire 32 7 data1_in [31:0] $end
$upscope $end
$scope module Add_branch $end
$var wire 32 8 data_o [31:0] $end
$var wire 32 9 data2_in [31:0] $end
$var wire 32 : data1_in [31:0] $end
$upscope $end
$scope module Control $end
$var wire 1 ; MemtoReg_o $end
$var wire 1 < RegWrite_o $end
$var wire 7 = Op_i [6:0] $end
$var wire 1 > MemWrite_o $end
$var wire 1 ? Branch_o $end
$var wire 1 @ ALUSrc_o $end
$var wire 2 A ALUOp_o [1:0] $end
$upscope $end
$scope module Data_Memory $end
$var wire 1 % clk_i $end
$var wire 32 B data_o [31:0] $end
$var wire 32 C data_i [31:0] $end
$var wire 32 D addr_i [31:0] $end
$var wire 1 E MemWrite_i $end
$upscope $end
$scope module EX_MEM $end
$var wire 32 F ALU_i [31:0] $end
$var wire 1 % clk_i $end
$var wire 32 G data_i [31:0] $end
$var wire 1 H RegWrite_i $end
$var wire 5 I RD_i [4:0] $end
$var wire 1 J MemtoReg_i $end
$var wire 1 K MemWrite_i $end
$var reg 32 L ALU_o [31:0] $end
$var reg 1 E MemWrite_o $end
$var reg 1 M MemtoReg_o $end
$var reg 5 N RD_o [4:0] $end
$var reg 1 O RegWrite_o $end
$var reg 32 P data_o [31:0] $end
$upscope $end
$scope module Equal $end
$var wire 1 Q equal_o $end
$var wire 32 R data2_i [31:0] $end
$var wire 32 S data1_i [31:0] $end
$upscope $end
$scope module ID_EX $end
$var wire 3 T ALUCtrl_i [2:0] $end
$var wire 1 @ ALUSrc_i $end
$var wire 1 > MemWrite_i $end
$var wire 1 ; MemtoReg_i $end
$var wire 1 < RegWrite_i $end
$var wire 1 % clk_i $end
$var wire 32 U imm_i [31:0] $end
$var wire 32 V RS2data_i [31:0] $end
$var wire 5 W RS2_i [4:0] $end
$var wire 32 X RS1data_i [31:0] $end
$var wire 5 Y RS1_i [4:0] $end
$var wire 5 Z RD_i [4:0] $end
$var reg 3 [ ALUCtrl_o [2:0] $end
$var reg 1 \ ALUSrc_o $end
$var reg 1 K MemWrite_o $end
$var reg 1 J MemtoReg_o $end
$var reg 5 ] RD_o [4:0] $end
$var reg 5 ^ RS1_o [4:0] $end
$var reg 32 _ RS1data_o [31:0] $end
$var reg 5 ` RS2_o [4:0] $end
$var reg 32 a RS2data_o [31:0] $end
$var reg 1 H RegWrite_o $end
$var reg 32 b imm_o [31:0] $end
$upscope $end
$scope module IF_ID $end
$var wire 32 c addr_o [31:0] $end
$var wire 1 % clk_i $end
$var wire 32 d instr_o [31:0] $end
$var wire 32 e instr_i [31:0] $end
$var wire 32 f addr_i [31:0] $end
$var reg 32 g addr [31:0] $end
$var reg 32 h instr [31:0] $end
$upscope $end
$scope module Instruction_Memory $end
$var wire 32 i instr_o [31:0] $end
$var wire 32 j addr_i [31:0] $end
$upscope $end
$scope module MEM_WB $end
$var wire 32 k ALU_i [31:0] $end
$var wire 1 M MemtoReg_i $end
$var wire 5 l RD_i [4:0] $end
$var wire 1 O RegWrite_i $end
$var wire 1 % clk_i $end
$var wire 32 m data_i [31:0] $end
$var reg 32 n ALU_o [31:0] $end
$var reg 1 o MemtoReg_o $end
$var reg 5 p RD_o [4:0] $end
$var reg 1 q RegWrite_o $end
$var reg 32 r data_o [31:0] $end
$upscope $end
$scope module MUX_ALUSrc $end
$var wire 32 s data1_i [31:0] $end
$var wire 32 t data2_i [31:0] $end
$var wire 1 \ select_i $end
$var wire 32 u data_o [31:0] $end
$upscope $end
$scope module MUX_PC $end
$var wire 32 v data1_i [31:0] $end
$var wire 32 w data2_i [31:0] $end
$var wire 1 x select_i $end
$var wire 32 y data_o [31:0] $end
$upscope $end
$scope module MUX_WBSrc $end
$var wire 32 z data1_i [31:0] $end
$var wire 32 { data2_i [31:0] $end
$var wire 1 o select_i $end
$var wire 32 | data_o [31:0] $end
$upscope $end
$scope module PC $end
$var wire 1 } PCWrite_i $end
$var wire 1 % clk_i $end
$var wire 32 ~ pc_i [31:0] $end
$var wire 1 & rst_i $end
$var wire 1 ' start_i $end
$var reg 32 !" pc_o [31:0] $end
$upscope $end
$scope module Registers $end
$var wire 5 "" RDaddr_i [4:0] $end
$var wire 32 #" RDdata_i [31:0] $end
$var wire 5 $" RS1addr_i [4:0] $end
$var wire 5 %" RS2addr_i [4:0] $end
$var wire 1 q RegWrite_i $end
$var wire 1 % clk_i $end
$var wire 32 &" RS2data_o [31:0] $end
$var wire 32 '" RS1data_o [31:0] $end
$upscope $end
$scope module Shift_left $end
$var wire 32 (" data_o [31:0] $end
$var wire 32 )" data_i [31:0] $end
$upscope $end
$scope module Sign_Extend $end
$var wire 32 *" data_i [31:0] $end
$var wire 32 +" data_o [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx +"
bx *"
bx )"
bx0 ("
bx '"
bx &"
bx %"
bx $"
bx #"
bx ""
b0 !"
b100 ~
1}
bx |
bx {
bx z
b100 y
0x
bx w
b100 v
bx u
bx t
bx s
bx r
xq
bx p
xo
bx n
bx m
bx l
bx k
b0 j
b1010110011 i
bx h
bx g
b0 f
b1010110011 e
bx d
bx c
bx b
bx a
bx `
bx _
bx ^
bx ]
z\
bx [
bx Z
bx Y
bx X
bx W
bx V
bx U
bx T
bx S
bx R
xQ
bx P
xO
bx N
xM
bx L
zK
xJ
bx I
zH
bx G
bx F
xE
bx D
bx C
bx B
bx A
x@
x?
x>
bx =
x<
x;
bx :
bx0 9
bx 8
b0 7
b100 6
b100 5
bx 4
bx 3
bx 2
bx 1
bx 0
bx /
bx .
bx -
b0 ,
b11 +
b100000 *
b0 )
b0 (
0'
0&
1%
z$
z#
z"
z!
$end
#12
1<
1@
0>
b0 3
b0 T
1Q
1;
b0 2
b0 A
0?
b0 4
b0 S
b0 X
b0 '"
b0 R
b0 V
b0 &"
b0 8
b0 w
b0 9
b0 ("
b0 |
b0 #"
b101 B
b101 m
b0 -
b0 F
b0 .
b0 u
b0 =
b0 1
b0 $"
b0 %"
b0 Y
b0 W
b0 Z
b0 U
b0 )"
b0 +"
0q
0o
b0 p
b0 ""
b0 r
b0 {
b0 n
b0 z
0O
0E
0M
b0 N
b0 l
b0 C
b0 P
b0 D
b0 L
b0 k
0H
0\
0K
b0 0
b0 [
0J
b0 I
b0 ]
b0 `
b0 ^
b0 b
b0 t
b0 G
b0 a
b0 s
b0 /
b0 _
b0 d
b0 h
b0 *"
b0 :
b0 c
b0 g
1'
1&
#25
0%
#50
0@
b10 2
b10 A
0;
b110011 =
b101 Z
b101000000000001100010011 e
b101000000000001100010011 i
b1000 y
b1000 ~
b101 r
b101 {
1H
1\
1J
b1010110011 d
b1010110011 h
b1010110011 *"
b1000 6
b1000 v
b100 7
b100 f
b100 j
b100 !"
b1 (
1%
#75
0%
#100
1@
b0 2
b0 A
b10100 9
b10100 ("
b1010 U
b1010 )"
b1010 +"
b10011 =
b1010 %"
b1010 W
b110 Z
b101010000000100011 e
b101010000000100011 i
b1100 y
b1100 ~
b101000000000001100010011 d
b101000000000001100010011 h
b101000000000001100010011 *"
b11000 8
b11000 w
b100 :
b100 c
b100 g
0\
0J
b101 I
b101 ]
1O
1M
b1100 6
b1100 v
b1000 7
b1000 f
b1000 j
b1000 !"
b10 (
1%
#125
0%
#150
0Q
0<
1>
b0 9
b0 ("
1;
b0 U
b0 )"
b0 +"
b101 R
b101 V
b101 &"
b1010 -
b1010 F
b101 |
b101 #"
b1010 .
b1010 u
b100011 =
b10 1
b101 $"
b0 %"
b101 Y
b0 W
b0 Z
b11000101010001000100011 e
b11000101010001000100011 i
b10000 y
b10000 ~
1q
1o
0M
b101 N
b101 l
1\
b110 I
b110 ]
b1010 `
b1010 b
b1010 t
b101010000000100011 d
b101010000000100011 h
b101010000000100011 *"
b1000 8
b1000 w
b1000 :
b1000 c
b1000 g
b10000 6
b10000 v
b1100 7
b1100 f
b1100 j
b1100 !"
b11 (
1%
#175
0%
#200
b1000 9
b1000 ("
1Q
b100 U
b100 )"
b100 +"
b0 -
b0 F
b0 R
b0 V
b0 &"
b110 %"
b110 W
b100 Z
b0 .
b0 u
b0 B
b0 m
b0 |
b0 #"
b10000101010111100000011 e
b10000101010111100000011 i
b10100 y
b10100 ~
b11000101010001000100011 d
b11000101010001000100011 h
b11000101010001000100011 *"
b10100 8
b10100 w
b1100 :
b1100 c
b1100 g
0H
1K
1J
b0 I
b0 ]
b0 `
b101 ^
b0 b
b0 t
b101 G
b101 a
b101 s
b110 N
b110 l
b1010 D
b1010 L
b1010 k
0o
b101 p
b101 ""
b10100 6
b10100 v
b10000 7
b10000 f
b10000 j
b10000 !"
b100 (
1%
#225
0%
#250
1<
0>
b100 -
b100 F
b1010 |
b1010 #"
b101 B
b101 m
b100 .
b100 u
b11 =
b100 %"
b100 W
b11110 Z
b11011110000111110110011 e
b11011110000111110110011 i
b11000 y
b11000 ~
b110 p
b110 ""
b0 r
b0 {
b1010 n
b1010 z
0O
1E
1M
b0 N
b0 l
b101 C
b101 P
b0 D
b0 L
b0 k
b100 I
b100 ]
b110 `
b100 b
b100 t
b0 G
b0 a
b0 s
b10000101010111100000011 d
b10000101010111100000011 h
b10000101010111100000011 *"
b11000 8
b11000 w
b10000 :
b10000 c
b10000 g
b11000 6
b11000 v
b10100 7
b10100 f
b10100 j
b10100 !"
b101 (
1%
#275
0%
#300
0@
b10 2
b10 A
0Q
b1100 9
b1100 ("
0;
b110 U
b110 )"
b110 +"
b1010 R
b1010 V
b1010 &"
b110011 =
b0 1
b11110 $"
b110 %"
b11110 Y
b110 W
b11111 Z
b0 B
b0 m
b101 |
b101 #"
b110100000000001110010011 e
b110100000000001110010011 i
b11100 y
b11100 ~
b11011110000111110110011 d
b11011110000111110110011 h
b11011110000111110110011 *"
b100000 8
b100000 w
b10100 :
b10100 c
b10100 g
1H
0K
b11110 I
b11110 ]
b100 `
b100 N
b100 l
b0 C
b0 P
b100 D
b100 L
b100 k
0q
1o
b0 p
b0 ""
b101 r
b101 {
b0 n
b0 z
b11100 6
b11100 v
b11000 7
b11000 f
b11000 j
b11000 !"
b110 (
1%
#325
0%
#350
1@
b0 2
b0 A
1Q
b11010 9
b11010 ("
b1101 U
b1101 )"
b1101 +"
b1010 -
b1010 F
b0 R
b0 V
b0 &"
b0 |
b0 #"
b1010 .
b1010 u
b10011 =
b0 $"
b1101 %"
b0 Y
b1101 W
b111 Z
b10011000110000111000110011 e
b10011000110000111000110011 i
b100000 y
b100000 ~
b100 p
b100 ""
b0 r
b0 {
b100 n
b100 z
1O
0E
b11110 N
b11110 l
0\
0J
b11111 I
b11111 ]
b110 `
b11110 ^
b110 b
b110 t
b1010 G
b1010 a
b1010 s
b110100000000001110010011 d
b110100000000001110010011 h
b110100000000001110010011 *"
b110010 8
b110010 w
b11000 :
b11000 c
b11000 g
b100000 6
b100000 v
b11100 7
b11100 f
b11100 j
b11100 !"
b111 (
1%
#375
0%
#400
b10 3
b10 T
0@
b10 2
b10 A
b1001100 9
b1001100 ("
b100110 U
b100110 )"
b100110 +"
b10 4
b1010 S
b1010 X
b1010 '"
b1010 R
b1010 V
b1010 &"
b1101 -
b1101 F
b110011 =
b1000 1
b110 $"
b110 %"
b110 Y
b110 W
b11100 Z
b1101 .
b1101 u
b11001100011 e
b11001100011 i
b100100 y
b100100 ~
b10011000110000111000110011 d
b10011000110000111000110011 h
b10011000110000111000110011 *"
b1101000 8
b1101000 w
b11100 :
b11100 c
b11100 g
1\
b111 I
b111 ]
b1101 `
b0 ^
b1101 b
b1101 t
b0 G
b0 a
b0 s
0M
b11111 N
b11111 l
b1010 C
b1010 P
b1010 D
b1010 L
b1010 k
1q
b11110 p
b11110 ""
b100100 6
b100100 v
b100000 7
b100000 f
b100000 j
b100000 !"
b1000 (
1%
#425
0%
#450
0<
1@
b0 3
b0 T
1;
b1100 9
b1100 ("
b1 2
b1 A
1?
b0 4
b0 S
b0 X
b0 '"
b0 R
b0 V
b0 &"
b110 U
b110 )"
b110 +"
b1010 |
b1010 #"
b1010 .
b1010 u
b1100100 -
b1100100 F
b1100011 =
b0 1
b0 $"
b0 %"
b0 Y
b0 W
b1100 Z
b100110000001100010011 e
b100110000001100010011 i
b101000 y
b101000 ~
0o
b11111 p
b11111 ""
b1010 n
b1010 z
b111 N
b111 l
b0 C
b0 P
b1101 D
b1101 L
b1101 k
0\
b10 0
b10 [
b11100 I
b11100 ]
b110 `
b110 ^
b100110 b
b100110 t
b1010 G
b1010 a
b1010 s
b1010 /
b1010 _
b11001100011 d
b11001100011 h
b11001100011 *"
b101100 8
b101100 w
b100000 :
b100000 c
b100000 g
b101000 6
b101000 v
b100100 7
b100100 f
b100100 j
b100100 !"
b1001 (
1%
#475
0%
#500
1<
0Q
0;
b10 9
b10 ("
b0 2
b0 A
0?
b1010 S
b1010 X
b1010 '"
b1 U
b1 )"
b1 +"
b10011 =
b110 $"
b1 %"
b110 Y
b1 W
b110 Z
b110 -
b110 F
b110 .
b110 u
bx B
bx m
b1101 |
b1101 #"
b101100 y
b101100 ~
b100110000001100010011 d
b100110000001100010011 h
b100110000001100010011 *"
b100110 8
b100110 w
b100100 :
b100100 c
b100100 g
0H
1\
b0 0
b0 [
1J
b1100 I
b1100 ]
b0 `
b0 ^
b110 b
b110 t
b0 G
b0 a
b0 s
b0 /
b0 _
b11100 N
b11100 l
b1010 C
b1010 P
b1100100 D
b1100100 L
b1100100 k
b111 p
b111 ""
b1101 n
b1101 z
b101100 6
b101100 v
b101000 7
b101000 f
b101000 j
b101000 !"
b1010 (
1%
#525
0%
#550
b1100100 |
b1100100 #"
b0 B
b0 m
b1 .
b1 u
b1011 -
b1011 F
b1000000011000111000001110110011 e
b1000000011000111000001110110011 i
b110000 y
b110000 ~
b11100 p
b11100 ""
bx r
bx {
b1100100 n
b1100100 z
0O
1M
b1100 N
b1100 l
b0 C
b0 P
b110 D
b110 L
b110 k
1H
0J
b110 I
b110 ]
b1 `
b110 ^
b1 b
b1 t
b1010 /
b1010 _
b101010 8
b101010 w
b101000 :
b101000 c
b101000 g
b110000 6
b110000 v
b101100 7
b101100 f
b101100 j
b101100 !"
b1011 (
1%
#575
0%
#600
b1 3
b1 T
0@
b10 2
b10 A
b100000001100 9
b100000001100 ("
b10000000110 U
b10000000110 )"
b10000000110 +"
b1 4
b1101 S
b1101 X
b1101 '"
b1010 R
b1010 V
b1010 &"
b110011 =
b100000000 1
b111 $"
b110 %"
b111 Y
b110 W
b111 Z
b0 |
b0 #"
b11100110111111000110011 e
b11100110111111000110011 i
b110100 y
b110100 ~
b1000000011000111000001110110011 d
b1000000011000111000001110110011 h
b1000000011000111000001110110011 *"
b100000111000 8
b100000111000 w
b101100 :
b101100 c
b101100 g
1O
0M
b110 N
b110 l
b1011 D
b1011 L
b1011 k
0q
1o
b1100 p
b1100 ""
b0 r
b0 {
b110 n
b110 z
b110100 6
b110100 v
b110000 7
b110000 f
b110000 j
b110000 !"
b1100 (
1%
#625
0%
#650
b111 3
b111 T
b1110 9
b1110 ("
b111 U
b111 )"
b111 +"
b100 4
b1011 S
b1011 X
b1011 '"
b1101 R
b1101 V
b1101 &"
b1011 |
b1011 #"
b1010 .
b1010 u
b11 -
b11 F
b111 1
b110 $"
b111 %"
b110 Y
b111 W
b11100 Z
b1110000111110111010110011 e
b1110000111110111010110011 i
b111000 y
b111000 ~
1q
0o
b110 p
b110 ""
b1011 n
b1011 z
0\
b1 0
b1 [
b111 I
b111 ]
b110 `
b111 ^
b10000000110 b
b10000000110 t
b1010 G
b1010 a
b1010 s
b1101 /
b1101 _
b11100110111111000110011 d
b11100110111111000110011 h
b11100110111111000110011 *"
b111110 8
b111110 w
b110000 :
b110000 c
b110000 g
b111000 6
b111000 v
b110100 7
b110100 f
b110100 j
b110100 !"
b1101 (
1%
#675
0%
#700
b110 3
b110 T
b111000 9
b111000 ("
b1101 S
b1101 X
b1101 '"
b11100 U
b11100 )"
b11100 +"
b1100100 R
b1100100 V
b1100100 &"
b1001 -
b1001 F
b110 1
b111 $"
b11100 %"
b111 Y
b11100 W
b11101 Z
b1101 .
b1101 u
b0 e
b0 i
b111100 y
b111100 ~
b1110000111110111010110011 d
b1110000111110111010110011 h
b1110000111110111010110011 *"
b1101100 8
b1101100 w
b110100 :
b110100 c
b110100 g
b111 0
b111 [
b11100 I
b11100 ]
b111 `
b110 ^
b111 b
b111 t
b1101 G
b1101 a
b1101 s
b1011 /
b1011 _
b111 N
b111 l
b1010 C
b1010 P
b11 D
b11 L
b11 k
b111100 6
b111100 v
b111000 7
b111000 f
b111000 j
b111000 !"
b1110 (
1%
#725
0%
#750
b1101101 -
b1101101 F
1@
b0 2
b0 A
b0 3
b0 T
1Q
b0 9
b0 ("
1;
b0 U
b0 )"
b0 +"
b0 4
b0 S
b0 X
b0 '"
b0 R
b0 V
b0 &"
b11 |
b11 #"
b1100100 .
b1100100 u
b0 =
b0 1
b0 $"
b0 %"
b0 Y
b0 W
b0 Z
b1000000 y
b1000000 ~
b111 p
b111 ""
b11 n
b11 z
b11100 N
b11100 l
b1101 C
b1101 P
b1001 D
b1001 L
b1001 k
b110 0
b110 [
b11101 I
b11101 ]
b11100 `
b111 ^
b11100 b
b11100 t
b1100100 G
b1100100 a
b1100100 s
b1101 /
b1101 _
b0 d
b0 h
b0 *"
b111000 8
b111000 w
b111000 :
b111000 c
b111000 g
b1000000 6
b1000000 v
b111100 7
b111100 f
b111100 j
b111100 !"
b1111 (
1%
#775
0%
#800
b0 -
b0 F
b0 .
b0 u
bx B
bx m
b1001 |
b1001 #"
b1000100 y
b1000100 ~
b111100 8
b111100 w
b111100 :
b111100 c
b111100 g
1\
b0 0
b0 [
1J
b0 I
b0 ]
b0 `
b0 ^
b0 b
b0 t
b0 G
b0 a
b0 s
b0 /
b0 _
b11101 N
b11101 l
b1100100 C
b1100100 P
b1101101 D
b1101101 L
b1101101 k
b11100 p
b11100 ""
b1001 n
b1001 z
b1000100 6
b1000100 v
b1000000 7
b1000000 f
b1000000 j
b1000000 !"
b10000 (
1%
#825
0%
#850
b1101101 |
b1101101 #"
b101 B
b101 m
b1001000 y
b1001000 ~
b11101 p
b11101 ""
bx r
bx {
b1101101 n
b1101101 z
1M
b0 N
b0 l
b0 C
b0 P
b0 D
b0 L
b0 k
b1000000 8
b1000000 w
b1000000 :
b1000000 c
b1000000 g
b1001000 6
b1001000 v
b1000100 7
b1000100 f
b1000100 j
b1000100 !"
b10001 (
1%
#875
0%
#900
b101 S
b101 X
b101 '"
b101 R
b101 V
b101 &"
b101 |
b101 #"
b1001100 y
b1001100 ~
b1000100 8
b1000100 w
b1000100 :
b1000100 c
b1000100 g
1o
b0 p
b0 ""
b101 r
b101 {
b0 n
b0 z
b1001100 6
b1001100 v
b1001000 7
b1001000 f
b1001000 j
b1001000 !"
b10010 (
1%
#925
0%
#950
b101 -
b101 F
b1010000 y
b1010000 ~
b101 G
b101 a
b101 s
b101 /
b101 _
b1001000 8
b1001000 w
b1001000 :
b1001000 c
b1001000 g
b1010000 6
b1010000 v
b1001100 7
b1001100 f
b1001100 j
b1001100 !"
b10011 (
1%
#975
0%
#1000
b0 B
b0 m
b1010100 y
b1010100 ~
b1001100 8
b1001100 w
b1001100 :
b1001100 c
b1001100 g
b101 C
b101 P
b101 D
b101 L
b101 k
b1010100 6
b1010100 v
b1010000 7
b1010000 f
b1010000 j
b1010000 !"
b10100 (
1%
#1025
0%
#1050
b0 S
b0 X
b0 '"
b0 R
b0 V
b0 &"
b0 |
b0 #"
b1011000 y
b1011000 ~
b0 r
b0 {
b101 n
b101 z
b1010000 8
b1010000 w
b1010000 :
b1010000 c
b1010000 g
b1011000 6
b1011000 v
b1010100 7
b1010100 f
b1010100 j
b1010100 !"
b10101 (
1%
#1075
0%
#1100
b0 -
b0 F
b1011100 y
b1011100 ~
b1010100 8
b1010100 w
b1010100 :
b1010100 c
b1010100 g
b0 G
b0 a
b0 s
b0 /
b0 _
b1011100 6
b1011100 v
b1011000 7
b1011000 f
b1011000 j
b1011000 !"
b10110 (
1%
#1125
0%
#1150
b101 B
b101 m
b1100000 y
b1100000 ~
b0 C
b0 P
b0 D
b0 L
b0 k
b1011000 8
b1011000 w
b1011000 :
b1011000 c
b1011000 g
b1100000 6
b1100000 v
b1011100 7
b1011100 f
b1011100 j
b1011100 !"
b10111 (
1%
#1175
0%
#1200
b101 S
b101 X
b101 '"
b101 R
b101 V
b101 &"
b101 |
b101 #"
b1100100 y
b1100100 ~
b1011100 8
b1011100 w
b1011100 :
b1011100 c
b1011100 g
b101 r
b101 {
b0 n
b0 z
b1100100 6
b1100100 v
b1100000 7
b1100000 f
b1100000 j
b1100000 !"
b11000 (
1%
#1225
0%
#1250
b101 -
b101 F
b1101000 y
b1101000 ~
b101 G
b101 a
b101 s
b101 /
b101 _
b1100000 8
b1100000 w
b1100000 :
b1100000 c
b1100000 g
b1101000 6
b1101000 v
b1100100 7
b1100100 f
b1100100 j
b1100100 !"
b11001 (
1%
#1275
0%
#1300
b0 B
b0 m
b1101100 y
b1101100 ~
b1100100 8
b1100100 w
b1100100 :
b1100100 c
b1100100 g
b101 C
b101 P
b101 D
b101 L
b101 k
b1101100 6
b1101100 v
b1101000 7
b1101000 f
b1101000 j
b1101000 !"
b11010 (
1%
#1325
0%
#1350
b0 S
b0 X
b0 '"
b0 R
b0 V
b0 &"
b0 |
b0 #"
b1110000 y
b1110000 ~
b0 r
b0 {
b101 n
b101 z
b1101000 8
b1101000 w
b1101000 :
b1101000 c
b1101000 g
b1110000 6
b1110000 v
b1101100 7
b1101100 f
b1101100 j
b1101100 !"
b11011 (
1%
#1375
0%
#1400
b0 -
b0 F
b1110100 y
b1110100 ~
b1101100 8
b1101100 w
b1101100 :
b1101100 c
b1101100 g
b0 G
b0 a
b0 s
b0 /
b0 _
b1110100 6
b1110100 v
b1110000 7
b1110000 f
b1110000 j
b1110000 !"
b11100 (
1%
#1425
0%
#1450
b101 B
b101 m
b1111000 y
b1111000 ~
b0 C
b0 P
b0 D
b0 L
b0 k
b1110000 8
b1110000 w
b1110000 :
b1110000 c
b1110000 g
b1111000 6
b1111000 v
b1110100 7
b1110100 f
b1110100 j
b1110100 !"
b11101 (
1%
#1475
0%
#1500
b101 S
b101 X
b101 '"
b101 R
b101 V
b101 &"
b101 |
b101 #"
b1111100 y
b1111100 ~
b1110100 8
b1110100 w
b1110100 :
b1110100 c
b1110100 g
b101 r
b101 {
b0 n
b0 z
b1111100 6
b1111100 v
b1111000 7
b1111000 f
b1111000 j
b1111000 !"
b11110 (
1%
#1525
0%
#1550
b101 -
b101 F
b10000000 y
b10000000 ~
b101 G
b101 a
b101 s
b101 /
b101 _
b1111000 8
b1111000 w
b1111000 :
b1111000 c
b1111000 g
b10000000 6
b10000000 v
b1111100 7
b1111100 f
b1111100 j
b1111100 !"
1%
