Analysis & Synthesis report for DDAV
Thu Jun  6 18:35:50 2024
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for ping_pong_ram:ram_|ram:memory_a|altsyncram:altsyncram_component|altsyncram_tte1:auto_generated
 15. Source assignments for ping_pong_ram:ram_|ram:memory_b|altsyncram:altsyncram_component|altsyncram_tte1:auto_generated
 16. Parameter Settings for User Entity Instance: clock:clk_|altpll:altpll_component
 17. Parameter Settings for User Entity Instance: graphics:graphics_
 18. Parameter Settings for User Entity Instance: ping_pong_ram:ram_|ram:memory_a|altsyncram:altsyncram_component
 19. Parameter Settings for User Entity Instance: ping_pong_ram:ram_|ram:memory_b|altsyncram:altsyncram_component
 20. Parameter Settings for User Entity Instance: nes_controller:nc_one_|clock_divider:polling_clock_
 21. Parameter Settings for User Entity Instance: nes_controller:nc_two_|clock_divider:polling_clock_
 22. Parameter Settings for User Entity Instance: player:player_one_
 23. Parameter Settings for User Entity Instance: fireball:fireball_one_
 24. Parameter Settings for User Entity Instance: player:player_two_
 25. Parameter Settings for User Entity Instance: fireball:fireball_two_
 26. Parameter Settings for User Entity Instance: game_handler:game_handler_
 27. Parameter Settings for Inferred Entity Instance: ping_pong_ram:ram_|lpm_divide:Div0
 28. Parameter Settings for Inferred Entity Instance: ping_pong_ram:ram_|lpm_divide:Div1
 29. altpll Parameter Settings by Entity Instance
 30. altsyncram Parameter Settings by Entity Instance
 31. Port Connectivity Checks: "game_handler:game_handler_"
 32. Port Connectivity Checks: "player:player_two_"
 33. Port Connectivity Checks: "player:player_one_"
 34. Port Connectivity Checks: "nes_controller:nc_two_"
 35. Port Connectivity Checks: "nes_controller:nc_one_|clock_divider:polling_clock_"
 36. Port Connectivity Checks: "nes_controller:nc_one_"
 37. Post-Synthesis Netlist Statistics for Top Partition
 38. Elapsed Time Per Partition
 39. Analysis & Synthesis Messages
 40. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Jun  6 18:35:50 2024       ;
; Quartus Prime Version              ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                      ; DDAV                                        ;
; Top-level Entity Name              ; game_top                                    ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 1,630                                       ;
;     Total combinational functions  ; 1,606                                       ;
;     Dedicated logic registers      ; 224                                         ;
; Total registers                    ; 224                                         ;
; Total pins                         ; 32                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 196,608                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; game_top           ; DDAV               ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 14          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processors 8-14        ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                     ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; ram.v                            ; yes             ; User Wizard-Generated File   ; C:/Users/parth/Documents/DAV/DDAV/ram.v                                      ;         ;
; clock.v                          ; yes             ; User Wizard-Generated File   ; C:/Users/parth/Documents/DAV/DDAV/clock.v                                    ;         ;
; vga.sv                           ; yes             ; User SystemVerilog HDL File  ; C:/Users/parth/Documents/DAV/DDAV/vga.sv                                     ;         ;
; ping_pong_ram.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/parth/Documents/DAV/DDAV/ping_pong_ram.sv                           ;         ;
; graphics.sv                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/parth/Documents/DAV/DDAV/graphics.sv                                ;         ;
; game_top.sv                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/parth/Documents/DAV/DDAV/game_top.sv                                ;         ;
; nes_controller.sv                ; yes             ; User SystemVerilog HDL File  ; C:/Users/parth/Documents/DAV/DDAV/nes_controller.sv                          ;         ;
; clock_divider.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/parth/Documents/DAV/DDAV/clock_divider.sv                           ;         ;
; player.sv                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/parth/Documents/DAV/DDAV/player.sv                                  ;         ;
; globals.svh                      ; yes             ; User Unspecified File        ; C:/Users/parth/Documents/DAV/DDAV/globals.svh                                ;         ;
; fireball.sv                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/parth/Documents/DAV/DDAV/fireball.sv                                ;         ;
; game_handler.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/parth/Documents/DAV/DDAV/game_handler.sv                            ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; aglobal211.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/aglobal211.inc        ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/clock_altpll.v                ; yes             ; Auto-Generated Megafunction  ; C:/Users/parth/Documents/DAV/DDAV/db/clock_altpll.v                          ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_tte1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/parth/Documents/DAV/DDAV/db/altsyncram_tte1.tdf                     ;         ;
; db/decode_97a.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/parth/Documents/DAV/DDAV/db/decode_97a.tdf                          ;         ;
; db/decode_2j9.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/parth/Documents/DAV/DDAV/db/decode_2j9.tdf                          ;         ;
; db/mux_p1b.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/parth/Documents/DAV/DDAV/db/mux_p1b.tdf                             ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_divide.tdf        ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/abs_divider.inc       ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sign_div_unsign.inc   ;         ;
; db/lpm_divide_htl.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/parth/Documents/DAV/DDAV/db/lpm_divide_htl.tdf                      ;         ;
; db/sign_div_unsign_jlh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/parth/Documents/DAV/DDAV/db/sign_div_unsign_jlh.tdf                 ;         ;
; db/alt_u_div_ghe.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/parth/Documents/DAV/DDAV/db/alt_u_div_ghe.tdf                       ;         ;
; db/add_sub_t3c.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/parth/Documents/DAV/DDAV/db/add_sub_t3c.tdf                         ;         ;
; db/add_sub_u3c.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/parth/Documents/DAV/DDAV/db/add_sub_u3c.tdf                         ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                 ;
+---------------------------------------------+-------------------------------+
; Resource                                    ; Usage                         ;
+---------------------------------------------+-------------------------------+
; Estimated Total logic elements              ; 1,630                         ;
;                                             ;                               ;
; Total combinational functions               ; 1606                          ;
; Logic element usage by number of LUT inputs ;                               ;
;     -- 4 input functions                    ; 509                           ;
;     -- 3 input functions                    ; 529                           ;
;     -- <=2 input functions                  ; 568                           ;
;                                             ;                               ;
; Logic elements by mode                      ;                               ;
;     -- normal mode                          ; 873                           ;
;     -- arithmetic mode                      ; 733                           ;
;                                             ;                               ;
; Total registers                             ; 224                           ;
;     -- Dedicated logic registers            ; 224                           ;
;     -- I/O registers                        ; 0                             ;
;                                             ;                               ;
; I/O pins                                    ; 32                            ;
; Total memory bits                           ; 196608                        ;
;                                             ;                               ;
; Embedded Multiplier 9-bit elements          ; 0                             ;
;                                             ;                               ;
; Total PLLs                                  ; 1                             ;
;     -- PLLs                                 ; 1                             ;
;                                             ;                               ;
; Maximum fan-out node                        ; ping_pong_ram:ram_|player_clk ;
; Maximum fan-out                             ; 140                           ;
; Total fan-out                               ; 5979                          ;
; Average fan-out                             ; 3.10                          ;
+---------------------------------------------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                          ; Entity Name         ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |game_top                                    ; 1606 (1)            ; 224 (0)                   ; 196608      ; 0          ; 0            ; 0       ; 0         ; 32   ; 0            ; 0          ; |game_top                                                                                                                    ; game_top            ; work         ;
;    |clock:clk_|                              ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |game_top|clock:clk_                                                                                                         ; clock               ; work         ;
;       |altpll:altpll_component|              ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |game_top|clock:clk_|altpll:altpll_component                                                                                 ; altpll              ; work         ;
;          |clock_altpll:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |game_top|clock:clk_|altpll:altpll_component|clock_altpll:auto_generated                                                     ; clock_altpll        ; work         ;
;    |fireball:fireball_one_|                  ; 122 (122)           ; 31 (31)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |game_top|fireball:fireball_one_                                                                                             ; fireball            ; work         ;
;    |fireball:fireball_two_|                  ; 122 (122)           ; 31 (31)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |game_top|fireball:fireball_two_                                                                                             ; fireball            ; work         ;
;    |game_handler:game_handler_|              ; 396 (396)           ; 14 (14)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |game_top|game_handler:game_handler_                                                                                         ; game_handler        ; work         ;
;    |graphics:graphics_|                      ; 447 (447)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |game_top|graphics:graphics_                                                                                                 ; graphics            ; work         ;
;    |nes_controller:nc_one_|                  ; 52 (21)             ; 38 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |game_top|nes_controller:nc_one_                                                                                             ; nes_controller      ; work         ;
;       |clock_divider:polling_clock_|         ; 31 (31)             ; 22 (22)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |game_top|nes_controller:nc_one_|clock_divider:polling_clock_                                                                ; clock_divider       ; work         ;
;    |nes_controller:nc_two_|                  ; 23 (23)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |game_top|nes_controller:nc_two_                                                                                             ; nes_controller      ; work         ;
;    |ping_pong_ram:ram_|                      ; 209 (43)            ; 6 (2)                     ; 196608      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |game_top|ping_pong_ram:ram_                                                                                                 ; ping_pong_ram       ; work         ;
;       |lpm_divide:Div0|                      ; 81 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |game_top|ping_pong_ram:ram_|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_htl:auto_generated|     ; 81 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |game_top|ping_pong_ram:ram_|lpm_divide:Div0|lpm_divide_htl:auto_generated                                                   ; lpm_divide_htl      ; work         ;
;             |sign_div_unsign_jlh:divider|    ; 81 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |game_top|ping_pong_ram:ram_|lpm_divide:Div0|lpm_divide_htl:auto_generated|sign_div_unsign_jlh:divider                       ; sign_div_unsign_jlh ; work         ;
;                |alt_u_div_ghe:divider|       ; 81 (81)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |game_top|ping_pong_ram:ram_|lpm_divide:Div0|lpm_divide_htl:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_ghe:divider ; alt_u_div_ghe       ; work         ;
;       |lpm_divide:Div1|                      ; 81 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |game_top|ping_pong_ram:ram_|lpm_divide:Div1                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_htl:auto_generated|     ; 81 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |game_top|ping_pong_ram:ram_|lpm_divide:Div1|lpm_divide_htl:auto_generated                                                   ; lpm_divide_htl      ; work         ;
;             |sign_div_unsign_jlh:divider|    ; 81 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |game_top|ping_pong_ram:ram_|lpm_divide:Div1|lpm_divide_htl:auto_generated|sign_div_unsign_jlh:divider                       ; sign_div_unsign_jlh ; work         ;
;                |alt_u_div_ghe:divider|       ; 81 (81)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |game_top|ping_pong_ram:ram_|lpm_divide:Div1|lpm_divide_htl:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_ghe:divider ; alt_u_div_ghe       ; work         ;
;       |ram:memory_a|                         ; 2 (0)               ; 2 (0)                     ; 98304       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |game_top|ping_pong_ram:ram_|ram:memory_a                                                                                    ; ram                 ; work         ;
;          |altsyncram:altsyncram_component|   ; 2 (0)               ; 2 (0)                     ; 98304       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |game_top|ping_pong_ram:ram_|ram:memory_a|altsyncram:altsyncram_component                                                    ; altsyncram          ; work         ;
;             |altsyncram_tte1:auto_generated| ; 2 (0)               ; 2 (2)                     ; 98304       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |game_top|ping_pong_ram:ram_|ram:memory_a|altsyncram:altsyncram_component|altsyncram_tte1:auto_generated                     ; altsyncram_tte1     ; work         ;
;                |decode_97a:decode3|          ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |game_top|ping_pong_ram:ram_|ram:memory_a|altsyncram:altsyncram_component|altsyncram_tte1:auto_generated|decode_97a:decode3  ; decode_97a          ; work         ;
;       |ram:memory_b|                         ; 2 (0)               ; 2 (0)                     ; 98304       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |game_top|ping_pong_ram:ram_|ram:memory_b                                                                                    ; ram                 ; work         ;
;          |altsyncram:altsyncram_component|   ; 2 (0)               ; 2 (0)                     ; 98304       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |game_top|ping_pong_ram:ram_|ram:memory_b|altsyncram:altsyncram_component                                                    ; altsyncram          ; work         ;
;             |altsyncram_tte1:auto_generated| ; 2 (0)               ; 2 (2)                     ; 98304       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |game_top|ping_pong_ram:ram_|ram:memory_b|altsyncram:altsyncram_component|altsyncram_tte1:auto_generated                     ; altsyncram_tte1     ; work         ;
;                |decode_97a:decode3|          ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |game_top|ping_pong_ram:ram_|ram:memory_b|altsyncram:altsyncram_component|altsyncram_tte1:auto_generated|decode_97a:decode3  ; decode_97a          ; work         ;
;    |player:player_one_|                      ; 88 (88)             ; 38 (38)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |game_top|player:player_one_                                                                                                 ; player              ; work         ;
;    |player:player_two_|                      ; 89 (89)             ; 38 (38)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |game_top|player:player_two_                                                                                                 ; player              ; work         ;
;    |vga:vga_|                                ; 57 (57)             ; 20 (20)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |game_top|vga:vga_                                                                                                           ; vga                 ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                      ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-----------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------+
; ping_pong_ram:ram_|ram:memory_a|altsyncram:altsyncram_component|altsyncram_tte1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 12288        ; 8            ; --           ; --           ; 98304 ; None ;
; ping_pong_ram:ram_|ram:memory_b|altsyncram:altsyncram_component|altsyncram_tte1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 12288        ; 8            ; --           ; --           ; 98304 ; None ;
+-----------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                       ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                           ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------+-----------------+
; Altera ; ALTPLL       ; 21.1    ; N/A          ; N/A          ; |game_top|clock:clk_                      ; clock.v         ;
; Altera ; RAM: 1-PORT  ; 21.1    ; N/A          ; N/A          ; |game_top|ping_pong_ram:ram_|ram:memory_a ; ram.v           ;
; Altera ; RAM: 1-PORT  ; 21.1    ; N/A          ; N/A          ; |game_top|ping_pong_ram:ram_|ram:memory_b ; ram.v           ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                            ;
+-----------------------------------------------------------------+-----------------------------------------------------------------------------+
; Register name                                                   ; Reason for Removal                                                          ;
+-----------------------------------------------------------------+-----------------------------------------------------------------------------+
; nes_controller:nc_two_|nes_latch                                ; Merged with nes_controller:nc_one_|nes_latch                                ;
; nes_controller:nc_two_|polling_clock_sr[0]                      ; Merged with nes_controller:nc_one_|polling_clock_sr[0]                      ;
; nes_controller:nc_two_|polling_clock_sr[1]                      ; Merged with nes_controller:nc_one_|polling_clock_sr[1]                      ;
; nes_controller:nc_two_|clock_divider:polling_clock_|outClk      ; Merged with nes_controller:nc_one_|clock_divider:polling_clock_|outClk      ;
; nes_controller:nc_two_|read_count[2]                            ; Merged with nes_controller:nc_one_|read_count[2]                            ;
; nes_controller:nc_two_|read_count[1]                            ; Merged with nes_controller:nc_one_|read_count[1]                            ;
; nes_controller:nc_two_|read_count[0]                            ; Merged with nes_controller:nc_one_|read_count[0]                            ;
; nes_controller:nc_two_|read_toggle                              ; Merged with nes_controller:nc_one_|read_toggle                              ;
; nes_controller:nc_two_|reading                                  ; Merged with nes_controller:nc_one_|reading                                  ;
; nes_controller:nc_two_|clock_divider:polling_clock_|counter[20] ; Merged with nes_controller:nc_one_|clock_divider:polling_clock_|counter[20] ;
; nes_controller:nc_two_|clock_divider:polling_clock_|counter[19] ; Merged with nes_controller:nc_one_|clock_divider:polling_clock_|counter[19] ;
; nes_controller:nc_two_|clock_divider:polling_clock_|counter[18] ; Merged with nes_controller:nc_one_|clock_divider:polling_clock_|counter[18] ;
; nes_controller:nc_two_|clock_divider:polling_clock_|counter[17] ; Merged with nes_controller:nc_one_|clock_divider:polling_clock_|counter[17] ;
; nes_controller:nc_two_|clock_divider:polling_clock_|counter[16] ; Merged with nes_controller:nc_one_|clock_divider:polling_clock_|counter[16] ;
; nes_controller:nc_two_|clock_divider:polling_clock_|counter[15] ; Merged with nes_controller:nc_one_|clock_divider:polling_clock_|counter[15] ;
; nes_controller:nc_two_|clock_divider:polling_clock_|counter[14] ; Merged with nes_controller:nc_one_|clock_divider:polling_clock_|counter[14] ;
; nes_controller:nc_two_|clock_divider:polling_clock_|counter[13] ; Merged with nes_controller:nc_one_|clock_divider:polling_clock_|counter[13] ;
; nes_controller:nc_two_|clock_divider:polling_clock_|counter[12] ; Merged with nes_controller:nc_one_|clock_divider:polling_clock_|counter[12] ;
; nes_controller:nc_two_|clock_divider:polling_clock_|counter[11] ; Merged with nes_controller:nc_one_|clock_divider:polling_clock_|counter[11] ;
; nes_controller:nc_two_|clock_divider:polling_clock_|counter[10] ; Merged with nes_controller:nc_one_|clock_divider:polling_clock_|counter[10] ;
; nes_controller:nc_two_|clock_divider:polling_clock_|counter[9]  ; Merged with nes_controller:nc_one_|clock_divider:polling_clock_|counter[9]  ;
; nes_controller:nc_two_|clock_divider:polling_clock_|counter[8]  ; Merged with nes_controller:nc_one_|clock_divider:polling_clock_|counter[8]  ;
; nes_controller:nc_two_|clock_divider:polling_clock_|counter[7]  ; Merged with nes_controller:nc_one_|clock_divider:polling_clock_|counter[7]  ;
; nes_controller:nc_two_|clock_divider:polling_clock_|counter[6]  ; Merged with nes_controller:nc_one_|clock_divider:polling_clock_|counter[6]  ;
; nes_controller:nc_two_|clock_divider:polling_clock_|counter[5]  ; Merged with nes_controller:nc_one_|clock_divider:polling_clock_|counter[5]  ;
; nes_controller:nc_two_|clock_divider:polling_clock_|counter[4]  ; Merged with nes_controller:nc_one_|clock_divider:polling_clock_|counter[4]  ;
; nes_controller:nc_two_|clock_divider:polling_clock_|counter[3]  ; Merged with nes_controller:nc_one_|clock_divider:polling_clock_|counter[3]  ;
; nes_controller:nc_two_|clock_divider:polling_clock_|counter[2]  ; Merged with nes_controller:nc_one_|clock_divider:polling_clock_|counter[2]  ;
; nes_controller:nc_two_|clock_divider:polling_clock_|counter[1]  ; Merged with nes_controller:nc_one_|clock_divider:polling_clock_|counter[1]  ;
; nes_controller:nc_two_|clock_divider:polling_clock_|counter[0]  ; Merged with nes_controller:nc_one_|clock_divider:polling_clock_|counter[0]  ;
; Total Number of Removed Registers = 30                          ;                                                                             ;
+-----------------------------------------------------------------+-----------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 224   ;
; Number of registers using Synchronous Clear  ; 67    ;
; Number of registers using Synchronous Load   ; 58    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 130   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------+
; Inverted Register Statistics                              ;
+-------------------------------------------------+---------+
; Inverted Register                               ; Fan out ;
+-------------------------------------------------+---------+
; game_handler:game_handler_|player_two_health[5] ; 4       ;
; game_handler:game_handler_|player_two_health[3] ; 3       ;
; game_handler:game_handler_|player_one_health[5] ; 4       ;
; game_handler:game_handler_|player_one_health[3] ; 3       ;
; Total number of inverted registers = 4          ;         ;
+-------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |game_top|vga:vga_|hc[4]                              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |game_top|fireball:fireball_two_|explosion_counter[0] ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |game_top|fireball:fireball_one_|explosion_counter[4] ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |game_top|vga:vga_|vc[9]                              ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |game_top|player:player_two_|y[0]                     ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |game_top|player:player_two_|x[3]                     ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |game_top|player:player_one_|y[8]                     ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |game_top|player:player_one_|x[4]                     ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |game_top|fireball:fireball_two_|y[6]                 ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |game_top|fireball:fireball_one_|y[7]                 ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |game_top|player:player_two_|y_velocity[4]            ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |game_top|player:player_two_|y_velocity[2]            ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |game_top|player:player_one_|y_velocity[5]            ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |game_top|player:player_one_|y_velocity[0]            ;
; 10:1               ; 9 bits    ; 54 LEs        ; 45 LEs               ; 9 LEs                  ; Yes        ; |game_top|fireball:fireball_two_|x[9]                 ;
; 10:1               ; 9 bits    ; 54 LEs        ; 45 LEs               ; 9 LEs                  ; Yes        ; |game_top|fireball:fireball_one_|x[9]                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |game_top|vga:vga_|red[1]                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |game_top|fireball:fireball_two_|state_d[0]           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |game_top|fireball:fireball_one_|state_d[0]           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; No         ; |game_top|player:player_two_|state_d.MELEE_STATE_LEFT ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; No         ; |game_top|player:player_one_|state_d.MELEE_STATE_LEFT ;
; 9:1                ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |game_top|graphics:graphics_|data_out[1]              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for ping_pong_ram:ram_|ram:memory_a|altsyncram:altsyncram_component|altsyncram_tte1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for ping_pong_ram:ram_|ram:memory_b|altsyncram:altsyncram_component|altsyncram_tte1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock:clk_|altpll:altpll_component ;
+-------------------------------+-------------------------+-----------------------+
; Parameter Name                ; Value                   ; Type                  ;
+-------------------------------+-------------------------+-----------------------+
; OPERATION_MODE                ; NORMAL                  ; Untyped               ;
; PLL_TYPE                      ; AUTO                    ; Untyped               ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=clock ; Untyped               ;
; QUALIFY_CONF_DONE             ; OFF                     ; Untyped               ;
; COMPENSATE_CLOCK              ; CLK0                    ; Untyped               ;
; SCAN_CHAIN                    ; LONG                    ; Untyped               ;
; PRIMARY_CLOCK                 ; INCLK0                  ; Untyped               ;
; INCLK0_INPUT_FREQUENCY        ; 20000                   ; Signed Integer        ;
; INCLK1_INPUT_FREQUENCY        ; 0                       ; Untyped               ;
; GATE_LOCK_SIGNAL              ; NO                      ; Untyped               ;
; GATE_LOCK_COUNTER             ; 0                       ; Untyped               ;
; LOCK_HIGH                     ; 1                       ; Untyped               ;
; LOCK_LOW                      ; 1                       ; Untyped               ;
; VALID_LOCK_MULTIPLIER         ; 1                       ; Untyped               ;
; INVALID_LOCK_MULTIPLIER       ; 5                       ; Untyped               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                     ; Untyped               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                     ; Untyped               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                     ; Untyped               ;
; SKIP_VCO                      ; OFF                     ; Untyped               ;
; SWITCH_OVER_COUNTER           ; 0                       ; Untyped               ;
; SWITCH_OVER_TYPE              ; AUTO                    ; Untyped               ;
; FEEDBACK_SOURCE               ; EXTCLK0                 ; Untyped               ;
; BANDWIDTH                     ; 0                       ; Untyped               ;
; BANDWIDTH_TYPE                ; AUTO                    ; Untyped               ;
; SPREAD_FREQUENCY              ; 0                       ; Untyped               ;
; DOWN_SPREAD                   ; 0                       ; Untyped               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                     ; Untyped               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                     ; Untyped               ;
; CLK9_MULTIPLY_BY              ; 0                       ; Untyped               ;
; CLK8_MULTIPLY_BY              ; 0                       ; Untyped               ;
; CLK7_MULTIPLY_BY              ; 0                       ; Untyped               ;
; CLK6_MULTIPLY_BY              ; 0                       ; Untyped               ;
; CLK5_MULTIPLY_BY              ; 1                       ; Untyped               ;
; CLK4_MULTIPLY_BY              ; 1                       ; Untyped               ;
; CLK3_MULTIPLY_BY              ; 1                       ; Untyped               ;
; CLK2_MULTIPLY_BY              ; 1                       ; Untyped               ;
; CLK1_MULTIPLY_BY              ; 1                       ; Signed Integer        ;
; CLK0_MULTIPLY_BY              ; 1                       ; Signed Integer        ;
; CLK9_DIVIDE_BY                ; 0                       ; Untyped               ;
; CLK8_DIVIDE_BY                ; 0                       ; Untyped               ;
; CLK7_DIVIDE_BY                ; 0                       ; Untyped               ;
; CLK6_DIVIDE_BY                ; 0                       ; Untyped               ;
; CLK5_DIVIDE_BY                ; 1                       ; Untyped               ;
; CLK4_DIVIDE_BY                ; 1                       ; Untyped               ;
; CLK3_DIVIDE_BY                ; 1                       ; Untyped               ;
; CLK2_DIVIDE_BY                ; 1                       ; Untyped               ;
; CLK1_DIVIDE_BY                ; 50                      ; Signed Integer        ;
; CLK0_DIVIDE_BY                ; 2                       ; Signed Integer        ;
; CLK9_PHASE_SHIFT              ; 0                       ; Untyped               ;
; CLK8_PHASE_SHIFT              ; 0                       ; Untyped               ;
; CLK7_PHASE_SHIFT              ; 0                       ; Untyped               ;
; CLK6_PHASE_SHIFT              ; 0                       ; Untyped               ;
; CLK5_PHASE_SHIFT              ; 0                       ; Untyped               ;
; CLK4_PHASE_SHIFT              ; 0                       ; Untyped               ;
; CLK3_PHASE_SHIFT              ; 0                       ; Untyped               ;
; CLK2_PHASE_SHIFT              ; 0                       ; Untyped               ;
; CLK1_PHASE_SHIFT              ; 0                       ; Untyped               ;
; CLK0_PHASE_SHIFT              ; 0                       ; Untyped               ;
; CLK5_TIME_DELAY               ; 0                       ; Untyped               ;
; CLK4_TIME_DELAY               ; 0                       ; Untyped               ;
; CLK3_TIME_DELAY               ; 0                       ; Untyped               ;
; CLK2_TIME_DELAY               ; 0                       ; Untyped               ;
; CLK1_TIME_DELAY               ; 0                       ; Untyped               ;
; CLK0_TIME_DELAY               ; 0                       ; Untyped               ;
; CLK9_DUTY_CYCLE               ; 50                      ; Untyped               ;
; CLK8_DUTY_CYCLE               ; 50                      ; Untyped               ;
; CLK7_DUTY_CYCLE               ; 50                      ; Untyped               ;
; CLK6_DUTY_CYCLE               ; 50                      ; Untyped               ;
; CLK5_DUTY_CYCLE               ; 50                      ; Untyped               ;
; CLK4_DUTY_CYCLE               ; 50                      ; Untyped               ;
; CLK3_DUTY_CYCLE               ; 50                      ; Untyped               ;
; CLK2_DUTY_CYCLE               ; 50                      ; Untyped               ;
; CLK1_DUTY_CYCLE               ; 50                      ; Signed Integer        ;
; CLK0_DUTY_CYCLE               ; 50                      ; Signed Integer        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped               ;
; LOCK_WINDOW_UI                ;  0.05                   ; Untyped               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                  ; Untyped               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                  ; Untyped               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                  ; Untyped               ;
; DPA_MULTIPLY_BY               ; 0                       ; Untyped               ;
; DPA_DIVIDE_BY                 ; 1                       ; Untyped               ;
; DPA_DIVIDER                   ; 0                       ; Untyped               ;
; EXTCLK3_MULTIPLY_BY           ; 1                       ; Untyped               ;
; EXTCLK2_MULTIPLY_BY           ; 1                       ; Untyped               ;
; EXTCLK1_MULTIPLY_BY           ; 1                       ; Untyped               ;
; EXTCLK0_MULTIPLY_BY           ; 1                       ; Untyped               ;
; EXTCLK3_DIVIDE_BY             ; 1                       ; Untyped               ;
; EXTCLK2_DIVIDE_BY             ; 1                       ; Untyped               ;
; EXTCLK1_DIVIDE_BY             ; 1                       ; Untyped               ;
; EXTCLK0_DIVIDE_BY             ; 1                       ; Untyped               ;
; EXTCLK3_PHASE_SHIFT           ; 0                       ; Untyped               ;
; EXTCLK2_PHASE_SHIFT           ; 0                       ; Untyped               ;
; EXTCLK1_PHASE_SHIFT           ; 0                       ; Untyped               ;
; EXTCLK0_PHASE_SHIFT           ; 0                       ; Untyped               ;
; EXTCLK3_TIME_DELAY            ; 0                       ; Untyped               ;
; EXTCLK2_TIME_DELAY            ; 0                       ; Untyped               ;
; EXTCLK1_TIME_DELAY            ; 0                       ; Untyped               ;
; EXTCLK0_TIME_DELAY            ; 0                       ; Untyped               ;
; EXTCLK3_DUTY_CYCLE            ; 50                      ; Untyped               ;
; EXTCLK2_DUTY_CYCLE            ; 50                      ; Untyped               ;
; EXTCLK1_DUTY_CYCLE            ; 50                      ; Untyped               ;
; EXTCLK0_DUTY_CYCLE            ; 50                      ; Untyped               ;
; VCO_MULTIPLY_BY               ; 0                       ; Untyped               ;
; VCO_DIVIDE_BY                 ; 0                       ; Untyped               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                       ; Untyped               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                       ; Untyped               ;
; VCO_MIN                       ; 0                       ; Untyped               ;
; VCO_MAX                       ; 0                       ; Untyped               ;
; VCO_CENTER                    ; 0                       ; Untyped               ;
; PFD_MIN                       ; 0                       ; Untyped               ;
; PFD_MAX                       ; 0                       ; Untyped               ;
; M_INITIAL                     ; 0                       ; Untyped               ;
; M                             ; 0                       ; Untyped               ;
; N                             ; 1                       ; Untyped               ;
; M2                            ; 1                       ; Untyped               ;
; N2                            ; 1                       ; Untyped               ;
; SS                            ; 1                       ; Untyped               ;
; C0_HIGH                       ; 0                       ; Untyped               ;
; C1_HIGH                       ; 0                       ; Untyped               ;
; C2_HIGH                       ; 0                       ; Untyped               ;
; C3_HIGH                       ; 0                       ; Untyped               ;
; C4_HIGH                       ; 0                       ; Untyped               ;
; C5_HIGH                       ; 0                       ; Untyped               ;
; C6_HIGH                       ; 0                       ; Untyped               ;
; C7_HIGH                       ; 0                       ; Untyped               ;
; C8_HIGH                       ; 0                       ; Untyped               ;
; C9_HIGH                       ; 0                       ; Untyped               ;
; C0_LOW                        ; 0                       ; Untyped               ;
; C1_LOW                        ; 0                       ; Untyped               ;
; C2_LOW                        ; 0                       ; Untyped               ;
; C3_LOW                        ; 0                       ; Untyped               ;
; C4_LOW                        ; 0                       ; Untyped               ;
; C5_LOW                        ; 0                       ; Untyped               ;
; C6_LOW                        ; 0                       ; Untyped               ;
; C7_LOW                        ; 0                       ; Untyped               ;
; C8_LOW                        ; 0                       ; Untyped               ;
; C9_LOW                        ; 0                       ; Untyped               ;
; C0_INITIAL                    ; 0                       ; Untyped               ;
; C1_INITIAL                    ; 0                       ; Untyped               ;
; C2_INITIAL                    ; 0                       ; Untyped               ;
; C3_INITIAL                    ; 0                       ; Untyped               ;
; C4_INITIAL                    ; 0                       ; Untyped               ;
; C5_INITIAL                    ; 0                       ; Untyped               ;
; C6_INITIAL                    ; 0                       ; Untyped               ;
; C7_INITIAL                    ; 0                       ; Untyped               ;
; C8_INITIAL                    ; 0                       ; Untyped               ;
; C9_INITIAL                    ; 0                       ; Untyped               ;
; C0_MODE                       ; BYPASS                  ; Untyped               ;
; C1_MODE                       ; BYPASS                  ; Untyped               ;
; C2_MODE                       ; BYPASS                  ; Untyped               ;
; C3_MODE                       ; BYPASS                  ; Untyped               ;
; C4_MODE                       ; BYPASS                  ; Untyped               ;
; C5_MODE                       ; BYPASS                  ; Untyped               ;
; C6_MODE                       ; BYPASS                  ; Untyped               ;
; C7_MODE                       ; BYPASS                  ; Untyped               ;
; C8_MODE                       ; BYPASS                  ; Untyped               ;
; C9_MODE                       ; BYPASS                  ; Untyped               ;
; C0_PH                         ; 0                       ; Untyped               ;
; C1_PH                         ; 0                       ; Untyped               ;
; C2_PH                         ; 0                       ; Untyped               ;
; C3_PH                         ; 0                       ; Untyped               ;
; C4_PH                         ; 0                       ; Untyped               ;
; C5_PH                         ; 0                       ; Untyped               ;
; C6_PH                         ; 0                       ; Untyped               ;
; C7_PH                         ; 0                       ; Untyped               ;
; C8_PH                         ; 0                       ; Untyped               ;
; C9_PH                         ; 0                       ; Untyped               ;
; L0_HIGH                       ; 1                       ; Untyped               ;
; L1_HIGH                       ; 1                       ; Untyped               ;
; G0_HIGH                       ; 1                       ; Untyped               ;
; G1_HIGH                       ; 1                       ; Untyped               ;
; G2_HIGH                       ; 1                       ; Untyped               ;
; G3_HIGH                       ; 1                       ; Untyped               ;
; E0_HIGH                       ; 1                       ; Untyped               ;
; E1_HIGH                       ; 1                       ; Untyped               ;
; E2_HIGH                       ; 1                       ; Untyped               ;
; E3_HIGH                       ; 1                       ; Untyped               ;
; L0_LOW                        ; 1                       ; Untyped               ;
; L1_LOW                        ; 1                       ; Untyped               ;
; G0_LOW                        ; 1                       ; Untyped               ;
; G1_LOW                        ; 1                       ; Untyped               ;
; G2_LOW                        ; 1                       ; Untyped               ;
; G3_LOW                        ; 1                       ; Untyped               ;
; E0_LOW                        ; 1                       ; Untyped               ;
; E1_LOW                        ; 1                       ; Untyped               ;
; E2_LOW                        ; 1                       ; Untyped               ;
; E3_LOW                        ; 1                       ; Untyped               ;
; L0_INITIAL                    ; 1                       ; Untyped               ;
; L1_INITIAL                    ; 1                       ; Untyped               ;
; G0_INITIAL                    ; 1                       ; Untyped               ;
; G1_INITIAL                    ; 1                       ; Untyped               ;
; G2_INITIAL                    ; 1                       ; Untyped               ;
; G3_INITIAL                    ; 1                       ; Untyped               ;
; E0_INITIAL                    ; 1                       ; Untyped               ;
; E1_INITIAL                    ; 1                       ; Untyped               ;
; E2_INITIAL                    ; 1                       ; Untyped               ;
; E3_INITIAL                    ; 1                       ; Untyped               ;
; L0_MODE                       ; BYPASS                  ; Untyped               ;
; L1_MODE                       ; BYPASS                  ; Untyped               ;
; G0_MODE                       ; BYPASS                  ; Untyped               ;
; G1_MODE                       ; BYPASS                  ; Untyped               ;
; G2_MODE                       ; BYPASS                  ; Untyped               ;
; G3_MODE                       ; BYPASS                  ; Untyped               ;
; E0_MODE                       ; BYPASS                  ; Untyped               ;
; E1_MODE                       ; BYPASS                  ; Untyped               ;
; E2_MODE                       ; BYPASS                  ; Untyped               ;
; E3_MODE                       ; BYPASS                  ; Untyped               ;
; L0_PH                         ; 0                       ; Untyped               ;
; L1_PH                         ; 0                       ; Untyped               ;
; G0_PH                         ; 0                       ; Untyped               ;
; G1_PH                         ; 0                       ; Untyped               ;
; G2_PH                         ; 0                       ; Untyped               ;
; G3_PH                         ; 0                       ; Untyped               ;
; E0_PH                         ; 0                       ; Untyped               ;
; E1_PH                         ; 0                       ; Untyped               ;
; E2_PH                         ; 0                       ; Untyped               ;
; E3_PH                         ; 0                       ; Untyped               ;
; M_PH                          ; 0                       ; Untyped               ;
; C1_USE_CASC_IN                ; OFF                     ; Untyped               ;
; C2_USE_CASC_IN                ; OFF                     ; Untyped               ;
; C3_USE_CASC_IN                ; OFF                     ; Untyped               ;
; C4_USE_CASC_IN                ; OFF                     ; Untyped               ;
; C5_USE_CASC_IN                ; OFF                     ; Untyped               ;
; C6_USE_CASC_IN                ; OFF                     ; Untyped               ;
; C7_USE_CASC_IN                ; OFF                     ; Untyped               ;
; C8_USE_CASC_IN                ; OFF                     ; Untyped               ;
; C9_USE_CASC_IN                ; OFF                     ; Untyped               ;
; CLK0_COUNTER                  ; G0                      ; Untyped               ;
; CLK1_COUNTER                  ; G0                      ; Untyped               ;
; CLK2_COUNTER                  ; G0                      ; Untyped               ;
; CLK3_COUNTER                  ; G0                      ; Untyped               ;
; CLK4_COUNTER                  ; G0                      ; Untyped               ;
; CLK5_COUNTER                  ; G0                      ; Untyped               ;
; CLK6_COUNTER                  ; E0                      ; Untyped               ;
; CLK7_COUNTER                  ; E1                      ; Untyped               ;
; CLK8_COUNTER                  ; E2                      ; Untyped               ;
; CLK9_COUNTER                  ; E3                      ; Untyped               ;
; L0_TIME_DELAY                 ; 0                       ; Untyped               ;
; L1_TIME_DELAY                 ; 0                       ; Untyped               ;
; G0_TIME_DELAY                 ; 0                       ; Untyped               ;
; G1_TIME_DELAY                 ; 0                       ; Untyped               ;
; G2_TIME_DELAY                 ; 0                       ; Untyped               ;
; G3_TIME_DELAY                 ; 0                       ; Untyped               ;
; E0_TIME_DELAY                 ; 0                       ; Untyped               ;
; E1_TIME_DELAY                 ; 0                       ; Untyped               ;
; E2_TIME_DELAY                 ; 0                       ; Untyped               ;
; E3_TIME_DELAY                 ; 0                       ; Untyped               ;
; M_TIME_DELAY                  ; 0                       ; Untyped               ;
; N_TIME_DELAY                  ; 0                       ; Untyped               ;
; EXTCLK3_COUNTER               ; E3                      ; Untyped               ;
; EXTCLK2_COUNTER               ; E2                      ; Untyped               ;
; EXTCLK1_COUNTER               ; E1                      ; Untyped               ;
; EXTCLK0_COUNTER               ; E0                      ; Untyped               ;
; ENABLE0_COUNTER               ; L0                      ; Untyped               ;
; ENABLE1_COUNTER               ; L0                      ; Untyped               ;
; CHARGE_PUMP_CURRENT           ; 2                       ; Untyped               ;
; LOOP_FILTER_R                 ;  1.000000               ; Untyped               ;
; LOOP_FILTER_C                 ; 5                       ; Untyped               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                    ; Untyped               ;
; LOOP_FILTER_R_BITS            ; 9999                    ; Untyped               ;
; LOOP_FILTER_C_BITS            ; 9999                    ; Untyped               ;
; VCO_POST_SCALE                ; 0                       ; Untyped               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                       ; Untyped               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                       ; Untyped               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                       ; Untyped               ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                  ; Untyped               ;
; PORT_CLKENA0                  ; PORT_UNUSED             ; Untyped               ;
; PORT_CLKENA1                  ; PORT_UNUSED             ; Untyped               ;
; PORT_CLKENA2                  ; PORT_UNUSED             ; Untyped               ;
; PORT_CLKENA3                  ; PORT_UNUSED             ; Untyped               ;
; PORT_CLKENA4                  ; PORT_UNUSED             ; Untyped               ;
; PORT_CLKENA5                  ; PORT_UNUSED             ; Untyped               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY       ; Untyped               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY       ; Untyped               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY       ; Untyped               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY       ; Untyped               ;
; PORT_EXTCLK0                  ; PORT_UNUSED             ; Untyped               ;
; PORT_EXTCLK1                  ; PORT_UNUSED             ; Untyped               ;
; PORT_EXTCLK2                  ; PORT_UNUSED             ; Untyped               ;
; PORT_EXTCLK3                  ; PORT_UNUSED             ; Untyped               ;
; PORT_CLKBAD0                  ; PORT_UNUSED             ; Untyped               ;
; PORT_CLKBAD1                  ; PORT_UNUSED             ; Untyped               ;
; PORT_CLK0                     ; PORT_USED               ; Untyped               ;
; PORT_CLK1                     ; PORT_USED               ; Untyped               ;
; PORT_CLK2                     ; PORT_UNUSED             ; Untyped               ;
; PORT_CLK3                     ; PORT_UNUSED             ; Untyped               ;
; PORT_CLK4                     ; PORT_UNUSED             ; Untyped               ;
; PORT_CLK5                     ; PORT_UNUSED             ; Untyped               ;
; PORT_CLK6                     ; PORT_UNUSED             ; Untyped               ;
; PORT_CLK7                     ; PORT_UNUSED             ; Untyped               ;
; PORT_CLK8                     ; PORT_UNUSED             ; Untyped               ;
; PORT_CLK9                     ; PORT_UNUSED             ; Untyped               ;
; PORT_SCANDATA                 ; PORT_UNUSED             ; Untyped               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED             ; Untyped               ;
; PORT_SCANDONE                 ; PORT_UNUSED             ; Untyped               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY       ; Untyped               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY       ; Untyped               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED             ; Untyped               ;
; PORT_CLKLOSS                  ; PORT_UNUSED             ; Untyped               ;
; PORT_INCLK1                   ; PORT_UNUSED             ; Untyped               ;
; PORT_INCLK0                   ; PORT_USED               ; Untyped               ;
; PORT_FBIN                     ; PORT_UNUSED             ; Untyped               ;
; PORT_PLLENA                   ; PORT_UNUSED             ; Untyped               ;
; PORT_CLKSWITCH                ; PORT_UNUSED             ; Untyped               ;
; PORT_ARESET                   ; PORT_UNUSED             ; Untyped               ;
; PORT_PFDENA                   ; PORT_UNUSED             ; Untyped               ;
; PORT_SCANCLK                  ; PORT_UNUSED             ; Untyped               ;
; PORT_SCANACLR                 ; PORT_UNUSED             ; Untyped               ;
; PORT_SCANREAD                 ; PORT_UNUSED             ; Untyped               ;
; PORT_SCANWRITE                ; PORT_UNUSED             ; Untyped               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY       ; Untyped               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY       ; Untyped               ;
; PORT_LOCKED                   ; PORT_UNUSED             ; Untyped               ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED             ; Untyped               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY       ; Untyped               ;
; PORT_PHASEDONE                ; PORT_UNUSED             ; Untyped               ;
; PORT_PHASESTEP                ; PORT_UNUSED             ; Untyped               ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED             ; Untyped               ;
; PORT_SCANCLKENA               ; PORT_UNUSED             ; Untyped               ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED             ; Untyped               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY       ; Untyped               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY       ; Untyped               ;
; M_TEST_SOURCE                 ; 5                       ; Untyped               ;
; C0_TEST_SOURCE                ; 5                       ; Untyped               ;
; C1_TEST_SOURCE                ; 5                       ; Untyped               ;
; C2_TEST_SOURCE                ; 5                       ; Untyped               ;
; C3_TEST_SOURCE                ; 5                       ; Untyped               ;
; C4_TEST_SOURCE                ; 5                       ; Untyped               ;
; C5_TEST_SOURCE                ; 5                       ; Untyped               ;
; C6_TEST_SOURCE                ; 5                       ; Untyped               ;
; C7_TEST_SOURCE                ; 5                       ; Untyped               ;
; C8_TEST_SOURCE                ; 5                       ; Untyped               ;
; C9_TEST_SOURCE                ; 5                       ; Untyped               ;
; CBXI_PARAMETER                ; clock_altpll            ; Untyped               ;
; VCO_FREQUENCY_CONTROL         ; AUTO                    ; Untyped               ;
; VCO_PHASE_SHIFT_STEP          ; 0                       ; Untyped               ;
; WIDTH_CLOCK                   ; 5                       ; Signed Integer        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                       ; Untyped               ;
; USING_FBMIMICBIDIR_PORT       ; OFF                     ; Untyped               ;
; DEVICE_FAMILY                 ; MAX 10                  ; Untyped               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                  ; Untyped               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                     ; Untyped               ;
; AUTO_CARRY_CHAINS             ; ON                      ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS          ; OFF                     ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS           ; ON                      ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS        ; OFF                     ; IGNORE_CASCADE        ;
+-------------------------------+-------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: graphics:graphics_ ;
+--------------------+----------+---------------------------------+
; Parameter Name     ; Value    ; Type                            ;
+--------------------+----------+---------------------------------+
; MAX_X              ; 127      ; Signed Integer                  ;
; MIN_X              ; 0        ; Signed Integer                  ;
; MAX_Y              ; 95       ; Signed Integer                  ;
; MIN_Y              ; 0        ; Signed Integer                  ;
; LEFT               ; 0        ; Signed Integer                  ;
; RIGHT              ; 1        ; Signed Integer                  ;
; NUM_STATES         ; 8        ; Signed Integer                  ;
; DEFAULT_STATE      ; 0        ; Signed Integer                  ;
; JUMP_STATE         ; 1        ; Signed Integer                  ;
; CROUCH_STATE       ; 2        ; Signed Integer                  ;
; MELEE_STATE_LEFT   ; 3        ; Signed Integer                  ;
; RANGED_STATE       ; 4        ; Signed Integer                  ;
; HIT_STATE          ; 5        ; Signed Integer                  ;
; MELEE_STATE_RIGHT  ; 6        ; Signed Integer                  ;
; FIREBALL_DISABLED  ; 0        ; Signed Integer                  ;
; FIREBALL_ENABLED   ; 1        ; Signed Integer                  ;
; FIREBALL_EXPLOSION ; 2        ; Signed Integer                  ;
; GROUND_LEVEL       ; 70       ; Signed Integer                  ;
; JUMP_LEVEL         ; 10       ; Signed Integer                  ;
; SKY_BLUE           ; 00110010 ; Unsigned Binary                 ;
; LIGHT_GREEN        ; 00010100 ; Unsigned Binary                 ;
; WHITE              ; 11111111 ; Unsigned Binary                 ;
; BLACK              ; 00000000 ; Unsigned Binary                 ;
; RED                ; 11100000 ; Unsigned Binary                 ;
; GREEN              ; 00011100 ; Unsigned Binary                 ;
; BLUE               ; 00000011 ; Unsigned Binary                 ;
; ORANGE             ; 11101100 ; Unsigned Binary                 ;
; SPRITE_HEIGHT      ; 4        ; Signed Integer                  ;
; SPRITE_WIDTH       ; 3        ; Signed Integer                  ;
+--------------------+----------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ping_pong_ram:ram_|ram:memory_a|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                             ;
+------------------------------------+----------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                          ;
; WIDTH_A                            ; 8                    ; Signed Integer                                   ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                                   ;
; NUMWORDS_A                         ; 12288                ; Signed Integer                                   ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                          ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_tte1      ; Untyped                                          ;
+------------------------------------+----------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ping_pong_ram:ram_|ram:memory_b|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                             ;
+------------------------------------+----------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                          ;
; WIDTH_A                            ; 8                    ; Signed Integer                                   ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                                   ;
; NUMWORDS_A                         ; 12288                ; Signed Integer                                   ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                          ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_tte1      ; Untyped                                          ;
+------------------------------------+----------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nes_controller:nc_one_|clock_divider:polling_clock_ ;
+----------------+---------+-----------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                  ;
+----------------+---------+-----------------------------------------------------------------------+
; BASE_SPEED     ; 1000000 ; Signed Integer                                                        ;
+----------------+---------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nes_controller:nc_two_|clock_divider:polling_clock_ ;
+----------------+---------+-----------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                  ;
+----------------+---------+-----------------------------------------------------------------------+
; BASE_SPEED     ; 1000000 ; Signed Integer                                                        ;
+----------------+---------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: player:player_one_ ;
+--------------------+----------+---------------------------------+
; Parameter Name     ; Value    ; Type                            ;
+--------------------+----------+---------------------------------+
; MAX_X              ; 127      ; Signed Integer                  ;
; MIN_X              ; 0        ; Signed Integer                  ;
; MAX_Y              ; 95       ; Signed Integer                  ;
; MIN_Y              ; 0        ; Signed Integer                  ;
; LEFT               ; 0        ; Signed Integer                  ;
; RIGHT              ; 1        ; Signed Integer                  ;
; NUM_STATES         ; 8        ; Signed Integer                  ;
; DEFAULT_STATE      ; 0        ; Signed Integer                  ;
; JUMP_STATE         ; 1        ; Signed Integer                  ;
; CROUCH_STATE       ; 2        ; Signed Integer                  ;
; MELEE_STATE_LEFT   ; 3        ; Signed Integer                  ;
; RANGED_STATE       ; 4        ; Signed Integer                  ;
; HIT_STATE          ; 5        ; Signed Integer                  ;
; MELEE_STATE_RIGHT  ; 6        ; Signed Integer                  ;
; FIREBALL_DISABLED  ; 0        ; Signed Integer                  ;
; FIREBALL_ENABLED   ; 1        ; Signed Integer                  ;
; FIREBALL_EXPLOSION ; 2        ; Signed Integer                  ;
; GROUND_LEVEL       ; 70       ; Signed Integer                  ;
; JUMP_LEVEL         ; 10       ; Signed Integer                  ;
; SKY_BLUE           ; 00110010 ; Unsigned Binary                 ;
; LIGHT_GREEN        ; 00010100 ; Unsigned Binary                 ;
; WHITE              ; 11111111 ; Unsigned Binary                 ;
; BLACK              ; 00000000 ; Unsigned Binary                 ;
; RED                ; 11100000 ; Unsigned Binary                 ;
; GREEN              ; 00011100 ; Unsigned Binary                 ;
; BLUE               ; 00000011 ; Unsigned Binary                 ;
; ORANGE             ; 11101100 ; Unsigned Binary                 ;
; SPRITE_HEIGHT      ; 4        ; Signed Integer                  ;
; SPRITE_WIDTH       ; 3        ; Signed Integer                  ;
+--------------------+----------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fireball:fireball_one_ ;
+--------------------+----------+-------------------------------------+
; Parameter Name     ; Value    ; Type                                ;
+--------------------+----------+-------------------------------------+
; MAX_X              ; 127      ; Signed Integer                      ;
; MIN_X              ; 0        ; Signed Integer                      ;
; MAX_Y              ; 95       ; Signed Integer                      ;
; MIN_Y              ; 0        ; Signed Integer                      ;
; LEFT               ; 0        ; Signed Integer                      ;
; RIGHT              ; 1        ; Signed Integer                      ;
; NUM_STATES         ; 8        ; Signed Integer                      ;
; DEFAULT_STATE      ; 0        ; Signed Integer                      ;
; JUMP_STATE         ; 1        ; Signed Integer                      ;
; CROUCH_STATE       ; 2        ; Signed Integer                      ;
; MELEE_STATE_LEFT   ; 3        ; Signed Integer                      ;
; RANGED_STATE       ; 4        ; Signed Integer                      ;
; HIT_STATE          ; 5        ; Signed Integer                      ;
; MELEE_STATE_RIGHT  ; 6        ; Signed Integer                      ;
; FIREBALL_DISABLED  ; 0        ; Signed Integer                      ;
; FIREBALL_ENABLED   ; 1        ; Signed Integer                      ;
; FIREBALL_EXPLOSION ; 2        ; Signed Integer                      ;
; GROUND_LEVEL       ; 70       ; Signed Integer                      ;
; JUMP_LEVEL         ; 10       ; Signed Integer                      ;
; SKY_BLUE           ; 00110010 ; Unsigned Binary                     ;
; LIGHT_GREEN        ; 00010100 ; Unsigned Binary                     ;
; WHITE              ; 11111111 ; Unsigned Binary                     ;
; BLACK              ; 00000000 ; Unsigned Binary                     ;
; RED                ; 11100000 ; Unsigned Binary                     ;
; GREEN              ; 00011100 ; Unsigned Binary                     ;
; BLUE               ; 00000011 ; Unsigned Binary                     ;
; ORANGE             ; 11101100 ; Unsigned Binary                     ;
; SPRITE_HEIGHT      ; 4        ; Signed Integer                      ;
; SPRITE_WIDTH       ; 3        ; Signed Integer                      ;
+--------------------+----------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: player:player_two_ ;
+--------------------+----------+---------------------------------+
; Parameter Name     ; Value    ; Type                            ;
+--------------------+----------+---------------------------------+
; MAX_X              ; 127      ; Signed Integer                  ;
; MIN_X              ; 0        ; Signed Integer                  ;
; MAX_Y              ; 95       ; Signed Integer                  ;
; MIN_Y              ; 0        ; Signed Integer                  ;
; LEFT               ; 0        ; Signed Integer                  ;
; RIGHT              ; 1        ; Signed Integer                  ;
; NUM_STATES         ; 8        ; Signed Integer                  ;
; DEFAULT_STATE      ; 0        ; Signed Integer                  ;
; JUMP_STATE         ; 1        ; Signed Integer                  ;
; CROUCH_STATE       ; 2        ; Signed Integer                  ;
; MELEE_STATE_LEFT   ; 3        ; Signed Integer                  ;
; RANGED_STATE       ; 4        ; Signed Integer                  ;
; HIT_STATE          ; 5        ; Signed Integer                  ;
; MELEE_STATE_RIGHT  ; 6        ; Signed Integer                  ;
; FIREBALL_DISABLED  ; 0        ; Signed Integer                  ;
; FIREBALL_ENABLED   ; 1        ; Signed Integer                  ;
; FIREBALL_EXPLOSION ; 2        ; Signed Integer                  ;
; GROUND_LEVEL       ; 70       ; Signed Integer                  ;
; JUMP_LEVEL         ; 10       ; Signed Integer                  ;
; SKY_BLUE           ; 00110010 ; Unsigned Binary                 ;
; LIGHT_GREEN        ; 00010100 ; Unsigned Binary                 ;
; WHITE              ; 11111111 ; Unsigned Binary                 ;
; BLACK              ; 00000000 ; Unsigned Binary                 ;
; RED                ; 11100000 ; Unsigned Binary                 ;
; GREEN              ; 00011100 ; Unsigned Binary                 ;
; BLUE               ; 00000011 ; Unsigned Binary                 ;
; ORANGE             ; 11101100 ; Unsigned Binary                 ;
; SPRITE_HEIGHT      ; 4        ; Signed Integer                  ;
; SPRITE_WIDTH       ; 3        ; Signed Integer                  ;
+--------------------+----------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fireball:fireball_two_ ;
+--------------------+----------+-------------------------------------+
; Parameter Name     ; Value    ; Type                                ;
+--------------------+----------+-------------------------------------+
; MAX_X              ; 127      ; Signed Integer                      ;
; MIN_X              ; 0        ; Signed Integer                      ;
; MAX_Y              ; 95       ; Signed Integer                      ;
; MIN_Y              ; 0        ; Signed Integer                      ;
; LEFT               ; 0        ; Signed Integer                      ;
; RIGHT              ; 1        ; Signed Integer                      ;
; NUM_STATES         ; 8        ; Signed Integer                      ;
; DEFAULT_STATE      ; 0        ; Signed Integer                      ;
; JUMP_STATE         ; 1        ; Signed Integer                      ;
; CROUCH_STATE       ; 2        ; Signed Integer                      ;
; MELEE_STATE_LEFT   ; 3        ; Signed Integer                      ;
; RANGED_STATE       ; 4        ; Signed Integer                      ;
; HIT_STATE          ; 5        ; Signed Integer                      ;
; MELEE_STATE_RIGHT  ; 6        ; Signed Integer                      ;
; FIREBALL_DISABLED  ; 0        ; Signed Integer                      ;
; FIREBALL_ENABLED   ; 1        ; Signed Integer                      ;
; FIREBALL_EXPLOSION ; 2        ; Signed Integer                      ;
; GROUND_LEVEL       ; 70       ; Signed Integer                      ;
; JUMP_LEVEL         ; 10       ; Signed Integer                      ;
; SKY_BLUE           ; 00110010 ; Unsigned Binary                     ;
; LIGHT_GREEN        ; 00010100 ; Unsigned Binary                     ;
; WHITE              ; 11111111 ; Unsigned Binary                     ;
; BLACK              ; 00000000 ; Unsigned Binary                     ;
; RED                ; 11100000 ; Unsigned Binary                     ;
; GREEN              ; 00011100 ; Unsigned Binary                     ;
; BLUE               ; 00000011 ; Unsigned Binary                     ;
; ORANGE             ; 11101100 ; Unsigned Binary                     ;
; SPRITE_HEIGHT      ; 4        ; Signed Integer                      ;
; SPRITE_WIDTH       ; 3        ; Signed Integer                      ;
+--------------------+----------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: game_handler:game_handler_ ;
+--------------------+----------+-----------------------------------------+
; Parameter Name     ; Value    ; Type                                    ;
+--------------------+----------+-----------------------------------------+
; MAX_X              ; 127      ; Signed Integer                          ;
; MIN_X              ; 0        ; Signed Integer                          ;
; MAX_Y              ; 95       ; Signed Integer                          ;
; MIN_Y              ; 0        ; Signed Integer                          ;
; LEFT               ; 0        ; Signed Integer                          ;
; RIGHT              ; 1        ; Signed Integer                          ;
; NUM_STATES         ; 8        ; Signed Integer                          ;
; DEFAULT_STATE      ; 0        ; Signed Integer                          ;
; JUMP_STATE         ; 1        ; Signed Integer                          ;
; CROUCH_STATE       ; 2        ; Signed Integer                          ;
; MELEE_STATE_LEFT   ; 3        ; Signed Integer                          ;
; RANGED_STATE       ; 4        ; Signed Integer                          ;
; HIT_STATE          ; 5        ; Signed Integer                          ;
; MELEE_STATE_RIGHT  ; 6        ; Signed Integer                          ;
; FIREBALL_DISABLED  ; 0        ; Signed Integer                          ;
; FIREBALL_ENABLED   ; 1        ; Signed Integer                          ;
; FIREBALL_EXPLOSION ; 2        ; Signed Integer                          ;
; GROUND_LEVEL       ; 70       ; Signed Integer                          ;
; JUMP_LEVEL         ; 10       ; Signed Integer                          ;
; SKY_BLUE           ; 00110010 ; Unsigned Binary                         ;
; LIGHT_GREEN        ; 00010100 ; Unsigned Binary                         ;
; WHITE              ; 11111111 ; Unsigned Binary                         ;
; BLACK              ; 00000000 ; Unsigned Binary                         ;
; RED                ; 11100000 ; Unsigned Binary                         ;
; GREEN              ; 00011100 ; Unsigned Binary                         ;
; BLUE               ; 00000011 ; Unsigned Binary                         ;
; ORANGE             ; 11101100 ; Unsigned Binary                         ;
; SPRITE_HEIGHT      ; 4        ; Signed Integer                          ;
; SPRITE_WIDTH       ; 3        ; Signed Integer                          ;
+--------------------+----------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ping_pong_ram:ram_|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                   ;
; LPM_WIDTHD             ; 3              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_htl ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ping_pong_ram:ram_|lpm_divide:Div1 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                   ;
; LPM_WIDTHD             ; 3              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_htl ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                       ;
+-------------------------------+------------------------------------+
; Name                          ; Value                              ;
+-------------------------------+------------------------------------+
; Number of entity instances    ; 1                                  ;
; Entity Instance               ; clock:clk_|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                             ;
;     -- PLL_TYPE               ; AUTO                               ;
;     -- PRIMARY_CLOCK          ; INCLK0                             ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                              ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                  ;
;     -- VCO_MULTIPLY_BY        ; 0                                  ;
;     -- VCO_DIVIDE_BY          ; 0                                  ;
+-------------------------------+------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                            ;
+-------------------------------------------+-----------------------------------------------------------------+
; Name                                      ; Value                                                           ;
+-------------------------------------------+-----------------------------------------------------------------+
; Number of entity instances                ; 2                                                               ;
; Entity Instance                           ; ping_pong_ram:ram_|ram:memory_a|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                     ;
;     -- WIDTH_A                            ; 8                                                               ;
;     -- NUMWORDS_A                         ; 12288                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                          ;
;     -- WIDTH_B                            ; 1                                                               ;
;     -- NUMWORDS_B                         ; 1                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                       ;
; Entity Instance                           ; ping_pong_ram:ram_|ram:memory_b|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                     ;
;     -- WIDTH_A                            ; 8                                                               ;
;     -- NUMWORDS_A                         ; 12288                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                          ;
;     -- WIDTH_B                            ; 1                                                               ;
;     -- NUMWORDS_B                         ; 1                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                       ;
+-------------------------------------------+-----------------------------------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "game_handler:game_handler_" ;
+------------------+-------+----------+------------------+
; Port             ; Type  ; Severity ; Details          ;
+------------------+-------+----------+------------------+
; player_one_reset ; Input ; Info     ; Stuck at GND     ;
; player_two_reset ; Input ; Info     ; Stuck at GND     ;
+------------------+-------+----------+------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "player:player_two_"  ;
+---------------+-------+----------+--------------+
; Port          ; Type  ; Severity ; Details      ;
+---------------+-------+----------+--------------+
; player_number ; Input ; Info     ; Stuck at GND ;
+---------------+-------+----------+--------------+


+-------------------------------------------------+
; Port Connectivity Checks: "player:player_one_"  ;
+---------------+-------+----------+--------------+
; Port          ; Type  ; Severity ; Details      ;
+---------------+-------+----------+--------------+
; player_number ; Input ; Info     ; Stuck at VCC ;
+---------------+-------+----------+--------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nes_controller:nc_two_"                                                               ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; select ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nes_controller:nc_one_|clock_divider:polling_clock_"                                                                                                                                           ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; speed            ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (21 bits) it drives.  The 11 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; speed[13..11]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; speed[20..17]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; speed[15..14]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; speed[10..8]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; speed[6..0]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; speed[16]        ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; speed[7]         ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; reset_button     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; reset_button[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nes_controller:nc_one_"                                                               ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; select ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 32                          ;
; cycloneiii_ff         ; 224                         ;
;     ENA               ; 34                          ;
;     ENA SCLR          ; 38                          ;
;     ENA SCLR SLD      ; 18                          ;
;     ENA SLD           ; 40                          ;
;     SCLR              ; 11                          ;
;     plain             ; 83                          ;
; cycloneiii_lcell_comb ; 1606                        ;
;     arith             ; 733                         ;
;         2 data inputs ; 365                         ;
;         3 data inputs ; 368                         ;
;     normal            ; 873                         ;
;         0 data inputs ; 35                          ;
;         1 data inputs ; 34                          ;
;         2 data inputs ; 134                         ;
;         3 data inputs ; 161                         ;
;         4 data inputs ; 509                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 28.40                       ;
; Average LUT depth     ; 11.17                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Thu Jun  6 18:35:34 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DDAV -c DDAV
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: ram File: C:/Users/parth/Documents/DAV/DDAV/ram.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file clock.v
    Info (12023): Found entity 1: clock File: C:/Users/parth/Documents/DAV/DDAV/clock.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file vga.sv
    Info (12023): Found entity 1: vga File: C:/Users/parth/Documents/DAV/DDAV/vga.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ping_pong_ram.sv
    Info (12023): Found entity 1: ping_pong_ram File: C:/Users/parth/Documents/DAV/DDAV/ping_pong_ram.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file graphics.sv
    Info (12023): Found entity 1: graphics File: C:/Users/parth/Documents/DAV/DDAV/graphics.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file game_top.sv
    Info (12023): Found entity 1: game_top File: C:/Users/parth/Documents/DAV/DDAV/game_top.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file nes_controller.sv
    Info (12023): Found entity 1: nes_controller File: C:/Users/parth/Documents/DAV/DDAV/nes_controller.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file nes_controller_top.sv
    Info (12023): Found entity 1: nes_controller_top File: C:/Users/parth/Documents/DAV/DDAV/nes_controller_top.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clock_divider.sv
    Info (12023): Found entity 1: clock_divider File: C:/Users/parth/Documents/DAV/DDAV/clock_divider.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file player.sv
    Info (12023): Found entity 1: player File: C:/Users/parth/Documents/DAV/DDAV/player.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file player_tb.sv
    Info (12023): Found entity 1: player_tb File: C:/Users/parth/Documents/DAV/DDAV/player_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file fireball.sv
    Info (12023): Found entity 1: fireball File: C:/Users/parth/Documents/DAV/DDAV/fireball.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file game_handler.sv
    Info (12023): Found entity 1: game_handler File: C:/Users/parth/Documents/DAV/DDAV/game_handler.sv Line: 1
Warning (10236): Verilog HDL Implicit Net warning at game_top.sv(248): created implicit net for "player_one_start" File: C:/Users/parth/Documents/DAV/DDAV/game_top.sv Line: 248
Warning (10236): Verilog HDL Implicit Net warning at game_top.sv(249): created implicit net for "player_two_start" File: C:/Users/parth/Documents/DAV/DDAV/game_top.sv Line: 249
Info (12127): Elaborating entity "game_top" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at game_top.sv(32): truncated value with size 32 to match size of target (10) File: C:/Users/parth/Documents/DAV/DDAV/game_top.sv Line: 32
Warning (10230): Verilog HDL assignment warning at game_top.sv(33): truncated value with size 32 to match size of target (10) File: C:/Users/parth/Documents/DAV/DDAV/game_top.sv Line: 33
Warning (10030): Net "player_one_start" at game_top.sv(248) has no driver or initial value, using a default initial value '0' File: C:/Users/parth/Documents/DAV/DDAV/game_top.sv Line: 248
Warning (10030): Net "player_two_start" at game_top.sv(249) has no driver or initial value, using a default initial value '0' File: C:/Users/parth/Documents/DAV/DDAV/game_top.sv Line: 249
Warning (10034): Output port "leds" at game_top.sv(18) has no driver File: C:/Users/parth/Documents/DAV/DDAV/game_top.sv Line: 18
Info (12128): Elaborating entity "clock" for hierarchy "clock:clk_" File: C:/Users/parth/Documents/DAV/DDAV/game_top.sv Line: 22
Info (12128): Elaborating entity "altpll" for hierarchy "clock:clk_|altpll:altpll_component" File: C:/Users/parth/Documents/DAV/DDAV/clock.v Line: 95
Info (12130): Elaborated megafunction instantiation "clock:clk_|altpll:altpll_component" File: C:/Users/parth/Documents/DAV/DDAV/clock.v Line: 95
Info (12133): Instantiated megafunction "clock:clk_|altpll:altpll_component" with the following parameter: File: C:/Users/parth/Documents/DAV/DDAV/clock.v Line: 95
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "50"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=clock"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/clock_altpll.v
    Info (12023): Found entity 1: clock_altpll File: C:/Users/parth/Documents/DAV/DDAV/db/clock_altpll.v Line: 30
Info (12128): Elaborating entity "clock_altpll" for hierarchy "clock:clk_|altpll:altpll_component|clock_altpll:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "graphics" for hierarchy "graphics:graphics_" File: C:/Users/parth/Documents/DAV/DDAV/game_top.sv Line: 61
Warning (10230): Verilog HDL assignment warning at graphics.sv(150): truncated value with size 32 to match size of target (14) File: C:/Users/parth/Documents/DAV/DDAV/graphics.sv Line: 150
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "SPRITE" into its bus
Info (12128): Elaborating entity "ping_pong_ram" for hierarchy "ping_pong_ram:ram_" File: C:/Users/parth/Documents/DAV/DDAV/game_top.sv Line: 71
Warning (10230): Verilog HDL assignment warning at ping_pong_ram.sv(35): truncated value with size 32 to match size of target (14) File: C:/Users/parth/Documents/DAV/DDAV/ping_pong_ram.sv Line: 35
Info (12128): Elaborating entity "ram" for hierarchy "ping_pong_ram:ram_|ram:memory_a" File: C:/Users/parth/Documents/DAV/DDAV/ping_pong_ram.sv Line: 19
Info (12128): Elaborating entity "altsyncram" for hierarchy "ping_pong_ram:ram_|ram:memory_a|altsyncram:altsyncram_component" File: C:/Users/parth/Documents/DAV/DDAV/ram.v Line: 86
Info (12130): Elaborated megafunction instantiation "ping_pong_ram:ram_|ram:memory_a|altsyncram:altsyncram_component" File: C:/Users/parth/Documents/DAV/DDAV/ram.v Line: 86
Info (12133): Instantiated megafunction "ping_pong_ram:ram_|ram:memory_a|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/parth/Documents/DAV/DDAV/ram.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "12288"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tte1.tdf
    Info (12023): Found entity 1: altsyncram_tte1 File: C:/Users/parth/Documents/DAV/DDAV/db/altsyncram_tte1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_tte1" for hierarchy "ping_pong_ram:ram_|ram:memory_a|altsyncram:altsyncram_component|altsyncram_tte1:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_97a.tdf
    Info (12023): Found entity 1: decode_97a File: C:/Users/parth/Documents/DAV/DDAV/db/decode_97a.tdf Line: 23
Info (12128): Elaborating entity "decode_97a" for hierarchy "ping_pong_ram:ram_|ram:memory_a|altsyncram:altsyncram_component|altsyncram_tte1:auto_generated|decode_97a:decode3" File: C:/Users/parth/Documents/DAV/DDAV/db/altsyncram_tte1.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_2j9.tdf
    Info (12023): Found entity 1: decode_2j9 File: C:/Users/parth/Documents/DAV/DDAV/db/decode_2j9.tdf Line: 23
Info (12128): Elaborating entity "decode_2j9" for hierarchy "ping_pong_ram:ram_|ram:memory_a|altsyncram:altsyncram_component|altsyncram_tte1:auto_generated|decode_2j9:rden_decode" File: C:/Users/parth/Documents/DAV/DDAV/db/altsyncram_tte1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_p1b.tdf
    Info (12023): Found entity 1: mux_p1b File: C:/Users/parth/Documents/DAV/DDAV/db/mux_p1b.tdf Line: 23
Info (12128): Elaborating entity "mux_p1b" for hierarchy "ping_pong_ram:ram_|ram:memory_a|altsyncram:altsyncram_component|altsyncram_tte1:auto_generated|mux_p1b:mux2" File: C:/Users/parth/Documents/DAV/DDAV/db/altsyncram_tte1.tdf Line: 47
Info (12128): Elaborating entity "vga" for hierarchy "vga:vga_" File: C:/Users/parth/Documents/DAV/DDAV/game_top.sv Line: 86
Warning (10230): Verilog HDL assignment warning at vga.sv(68): truncated value with size 32 to match size of target (10) File: C:/Users/parth/Documents/DAV/DDAV/vga.sv Line: 68
Warning (10230): Verilog HDL assignment warning at vga.sv(71): truncated value with size 32 to match size of target (10) File: C:/Users/parth/Documents/DAV/DDAV/vga.sv Line: 71
Warning (10230): Verilog HDL assignment warning at vga.sv(78): truncated value with size 32 to match size of target (1) File: C:/Users/parth/Documents/DAV/DDAV/vga.sv Line: 78
Warning (10230): Verilog HDL assignment warning at vga.sv(79): truncated value with size 32 to match size of target (1) File: C:/Users/parth/Documents/DAV/DDAV/vga.sv Line: 79
Info (12128): Elaborating entity "nes_controller" for hierarchy "nes_controller:nc_one_" File: C:/Users/parth/Documents/DAV/DDAV/game_top.sv Line: 106
Warning (10230): Verilog HDL assignment warning at nes_controller.sv(49): truncated value with size 32 to match size of target (3) File: C:/Users/parth/Documents/DAV/DDAV/nes_controller.sv Line: 49
Info (12128): Elaborating entity "clock_divider" for hierarchy "nes_controller:nc_one_|clock_divider:polling_clock_" File: C:/Users/parth/Documents/DAV/DDAV/nes_controller.sv Line: 18
Warning (10230): Verilog HDL assignment warning at clock_divider.sv(7): truncated value with size 32 to match size of target (21) File: C:/Users/parth/Documents/DAV/DDAV/clock_divider.sv Line: 7
Warning (10230): Verilog HDL assignment warning at clock_divider.sv(26): truncated value with size 32 to match size of target (21) File: C:/Users/parth/Documents/DAV/DDAV/clock_divider.sv Line: 26
Info (12128): Elaborating entity "player" for hierarchy "player:player_one_" File: C:/Users/parth/Documents/DAV/DDAV/game_top.sv Line: 148
Warning (10036): Verilog HDL or VHDL warning at globals.svh(93): object "SPRITE" assigned a value but never read File: C:/Users/parth/Documents/DAV/DDAV/globals.svh Line: 93
Warning (10036): Verilog HDL or VHDL warning at globals.svh(115): object "GAME_OVER_BITMAP" assigned a value but never read File: C:/Users/parth/Documents/DAV/DDAV/globals.svh Line: 115
Warning (10036): Verilog HDL or VHDL warning at globals.svh(128): object "PLAYER_BLANK_WINS_BITMAP" assigned a value but never read File: C:/Users/parth/Documents/DAV/DDAV/globals.svh Line: 128
Warning (10036): Verilog HDL or VHDL warning at globals.svh(140): object "ONE_BITMAP" assigned a value but never read File: C:/Users/parth/Documents/DAV/DDAV/globals.svh Line: 140
Warning (10036): Verilog HDL or VHDL warning at globals.svh(152): object "TWO_BITMAP" assigned a value but never read File: C:/Users/parth/Documents/DAV/DDAV/globals.svh Line: 152
Warning (10230): Verilog HDL assignment warning at player.sv(26): truncated value with size 32 to match size of target (10) File: C:/Users/parth/Documents/DAV/DDAV/player.sv Line: 26
Warning (10230): Verilog HDL assignment warning at player.sv(47): truncated value with size 2 to match size of target (1) File: C:/Users/parth/Documents/DAV/DDAV/player.sv Line: 47
Warning (10230): Verilog HDL assignment warning at player.sv(48): truncated value with size 32 to match size of target (2) File: C:/Users/parth/Documents/DAV/DDAV/player.sv Line: 48
Warning (10230): Verilog HDL assignment warning at player.sv(53): truncated value with size 32 to match size of target (4) File: C:/Users/parth/Documents/DAV/DDAV/player.sv Line: 53
Warning (10230): Verilog HDL assignment warning at player.sv(65): truncated value with size 32 to match size of target (10) File: C:/Users/parth/Documents/DAV/DDAV/player.sv Line: 65
Warning (10230): Verilog HDL assignment warning at player.sv(67): truncated value with size 32 to match size of target (3) File: C:/Users/parth/Documents/DAV/DDAV/player.sv Line: 67
Warning (10230): Verilog HDL assignment warning at player.sv(102): truncated value with size 32 to match size of target (10) File: C:/Users/parth/Documents/DAV/DDAV/player.sv Line: 102
Warning (10230): Verilog HDL assignment warning at player.sv(107): truncated value with size 32 to match size of target (2) File: C:/Users/parth/Documents/DAV/DDAV/player.sv Line: 107
Warning (10230): Verilog HDL assignment warning at player.sv(110): truncated value with size 32 to match size of target (10) File: C:/Users/parth/Documents/DAV/DDAV/player.sv Line: 110
Warning (10230): Verilog HDL assignment warning at player.sv(115): truncated value with size 32 to match size of target (2) File: C:/Users/parth/Documents/DAV/DDAV/player.sv Line: 115
Warning (10230): Verilog HDL assignment warning at player.sv(134): truncated value with size 35 to match size of target (6) File: C:/Users/parth/Documents/DAV/DDAV/player.sv Line: 134
Warning (10230): Verilog HDL assignment warning at player.sv(136): truncated value with size 35 to match size of target (6) File: C:/Users/parth/Documents/DAV/DDAV/player.sv Line: 136
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "SPRITE" into its bus
Info (12128): Elaborating entity "fireball" for hierarchy "fireball:fireball_one_" File: C:/Users/parth/Documents/DAV/DDAV/game_top.sv Line: 172
Warning (10036): Verilog HDL or VHDL warning at globals.svh(93): object "SPRITE" assigned a value but never read File: C:/Users/parth/Documents/DAV/DDAV/globals.svh Line: 93
Warning (10036): Verilog HDL or VHDL warning at globals.svh(115): object "GAME_OVER_BITMAP" assigned a value but never read File: C:/Users/parth/Documents/DAV/DDAV/globals.svh Line: 115
Warning (10036): Verilog HDL or VHDL warning at globals.svh(128): object "PLAYER_BLANK_WINS_BITMAP" assigned a value but never read File: C:/Users/parth/Documents/DAV/DDAV/globals.svh Line: 128
Warning (10036): Verilog HDL or VHDL warning at globals.svh(140): object "ONE_BITMAP" assigned a value but never read File: C:/Users/parth/Documents/DAV/DDAV/globals.svh Line: 140
Warning (10036): Verilog HDL or VHDL warning at globals.svh(152): object "TWO_BITMAP" assigned a value but never read File: C:/Users/parth/Documents/DAV/DDAV/globals.svh Line: 152
Warning (10230): Verilog HDL assignment warning at fireball.sv(40): truncated value with size 32 to match size of target (5) File: C:/Users/parth/Documents/DAV/DDAV/fireball.sv Line: 40
Warning (10230): Verilog HDL assignment warning at fireball.sv(43): truncated value with size 32 to match size of target (2) File: C:/Users/parth/Documents/DAV/DDAV/fireball.sv Line: 43
Warning (10230): Verilog HDL assignment warning at fireball.sv(57): truncated value with size 32 to match size of target (2) File: C:/Users/parth/Documents/DAV/DDAV/fireball.sv Line: 57
Warning (10230): Verilog HDL assignment warning at fireball.sv(59): truncated value with size 32 to match size of target (10) File: C:/Users/parth/Documents/DAV/DDAV/fireball.sv Line: 59
Warning (10230): Verilog HDL assignment warning at fireball.sv(63): truncated value with size 32 to match size of target (2) File: C:/Users/parth/Documents/DAV/DDAV/fireball.sv Line: 63
Warning (10230): Verilog HDL assignment warning at fireball.sv(68): truncated value with size 32 to match size of target (10) File: C:/Users/parth/Documents/DAV/DDAV/fireball.sv Line: 68
Warning (10230): Verilog HDL assignment warning at fireball.sv(70): truncated value with size 32 to match size of target (10) File: C:/Users/parth/Documents/DAV/DDAV/fireball.sv Line: 70
Warning (10230): Verilog HDL assignment warning at fireball.sv(75): truncated value with size 32 to match size of target (10) File: C:/Users/parth/Documents/DAV/DDAV/fireball.sv Line: 75
Warning (10230): Verilog HDL assignment warning at fireball.sv(79): truncated value with size 32 to match size of target (10) File: C:/Users/parth/Documents/DAV/DDAV/fireball.sv Line: 79
Warning (10230): Verilog HDL assignment warning at fireball.sv(83): truncated value with size 32 to match size of target (2) File: C:/Users/parth/Documents/DAV/DDAV/fireball.sv Line: 83
Warning (10230): Verilog HDL assignment warning at fireball.sv(93): truncated value with size 32 to match size of target (2) File: C:/Users/parth/Documents/DAV/DDAV/fireball.sv Line: 93
Warning (10230): Verilog HDL assignment warning at fireball.sv(95): truncated value with size 32 to match size of target (10) File: C:/Users/parth/Documents/DAV/DDAV/fireball.sv Line: 95
Warning (10230): Verilog HDL assignment warning at fireball.sv(98): truncated value with size 32 to match size of target (10) File: C:/Users/parth/Documents/DAV/DDAV/fireball.sv Line: 98
Warning (10230): Verilog HDL assignment warning at fireball.sv(106): truncated value with size 32 to match size of target (2) File: C:/Users/parth/Documents/DAV/DDAV/fireball.sv Line: 106
Warning (10230): Verilog HDL assignment warning at fireball.sv(108): truncated value with size 32 to match size of target (10) File: C:/Users/parth/Documents/DAV/DDAV/fireball.sv Line: 108
Warning (10230): Verilog HDL assignment warning at fireball.sv(111): truncated value with size 32 to match size of target (10) File: C:/Users/parth/Documents/DAV/DDAV/fireball.sv Line: 111
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "SPRITE" into its bus
Info (12128): Elaborating entity "game_handler" for hierarchy "game_handler:game_handler_" File: C:/Users/parth/Documents/DAV/DDAV/game_top.sv Line: 250
Warning (10036): Verilog HDL or VHDL warning at globals.svh(93): object "SPRITE" assigned a value but never read File: C:/Users/parth/Documents/DAV/DDAV/globals.svh Line: 93
Warning (10036): Verilog HDL or VHDL warning at globals.svh(115): object "GAME_OVER_BITMAP" assigned a value but never read File: C:/Users/parth/Documents/DAV/DDAV/globals.svh Line: 115
Warning (10036): Verilog HDL or VHDL warning at globals.svh(128): object "PLAYER_BLANK_WINS_BITMAP" assigned a value but never read File: C:/Users/parth/Documents/DAV/DDAV/globals.svh Line: 128
Warning (10036): Verilog HDL or VHDL warning at globals.svh(140): object "ONE_BITMAP" assigned a value but never read File: C:/Users/parth/Documents/DAV/DDAV/globals.svh Line: 140
Warning (10036): Verilog HDL or VHDL warning at globals.svh(152): object "TWO_BITMAP" assigned a value but never read File: C:/Users/parth/Documents/DAV/DDAV/globals.svh Line: 152
Warning (10230): Verilog HDL assignment warning at game_handler.sv(46): truncated value with size 32 to match size of target (7) File: C:/Users/parth/Documents/DAV/DDAV/game_handler.sv Line: 46
Warning (10230): Verilog HDL assignment warning at game_handler.sv(48): truncated value with size 32 to match size of target (7) File: C:/Users/parth/Documents/DAV/DDAV/game_handler.sv Line: 48
Warning (10230): Verilog HDL assignment warning at game_handler.sv(57): truncated value with size 32 to match size of target (7) File: C:/Users/parth/Documents/DAV/DDAV/game_handler.sv Line: 57
Warning (10230): Verilog HDL assignment warning at game_handler.sv(59): truncated value with size 32 to match size of target (7) File: C:/Users/parth/Documents/DAV/DDAV/game_handler.sv Line: 59
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "SPRITE" into its bus
Warning (12020): Port "ordered port 1" on the entity instantiation of "polling_clock_" is connected to a signal of width 32. The formal width of the signal in the module is 21.  The extra bits will be ignored. File: C:/Users/parth/Documents/DAV/DDAV/nes_controller.sv Line: 18
Warning (12020): Port "ordered port 2" on the entity instantiation of "polling_clock_" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/parth/Documents/DAV/DDAV/nes_controller.sv Line: 18
Info (278001): Inferred 2 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ping_pong_ram:ram_|Div0" File: C:/Users/parth/Documents/DAV/DDAV/ping_pong_ram.sv Line: 35
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ping_pong_ram:ram_|Div1" File: C:/Users/parth/Documents/DAV/DDAV/ping_pong_ram.sv Line: 35
Info (12130): Elaborated megafunction instantiation "ping_pong_ram:ram_|lpm_divide:Div0" File: C:/Users/parth/Documents/DAV/DDAV/ping_pong_ram.sv Line: 35
Info (12133): Instantiated megafunction "ping_pong_ram:ram_|lpm_divide:Div0" with the following parameter: File: C:/Users/parth/Documents/DAV/DDAV/ping_pong_ram.sv Line: 35
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_htl.tdf
    Info (12023): Found entity 1: lpm_divide_htl File: C:/Users/parth/Documents/DAV/DDAV/db/lpm_divide_htl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_jlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_jlh File: C:/Users/parth/Documents/DAV/DDAV/db/sign_div_unsign_jlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ghe.tdf
    Info (12023): Found entity 1: alt_u_div_ghe File: C:/Users/parth/Documents/DAV/DDAV/db/alt_u_div_ghe.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf
    Info (12023): Found entity 1: add_sub_t3c File: C:/Users/parth/Documents/DAV/DDAV/db/add_sub_t3c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf
    Info (12023): Found entity 1: add_sub_u3c File: C:/Users/parth/Documents/DAV/DDAV/db/add_sub_u3c.tdf Line: 23
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "red[0]" is stuck at GND File: C:/Users/parth/Documents/DAV/DDAV/game_top.sv Line: 10
    Warning (13410): Pin "green[0]" is stuck at GND File: C:/Users/parth/Documents/DAV/DDAV/game_top.sv Line: 11
    Warning (13410): Pin "blue[0]" is stuck at GND File: C:/Users/parth/Documents/DAV/DDAV/game_top.sv Line: 12
    Warning (13410): Pin "blue[1]" is stuck at GND File: C:/Users/parth/Documents/DAV/DDAV/game_top.sv Line: 12
    Warning (13410): Pin "leds[0]" is stuck at GND File: C:/Users/parth/Documents/DAV/DDAV/game_top.sv Line: 18
    Warning (13410): Pin "leds[1]" is stuck at GND File: C:/Users/parth/Documents/DAV/DDAV/game_top.sv Line: 18
    Warning (13410): Pin "leds[2]" is stuck at GND File: C:/Users/parth/Documents/DAV/DDAV/game_top.sv Line: 18
    Warning (13410): Pin "leds[3]" is stuck at GND File: C:/Users/parth/Documents/DAV/DDAV/game_top.sv Line: 18
    Warning (13410): Pin "leds[4]" is stuck at GND File: C:/Users/parth/Documents/DAV/DDAV/game_top.sv Line: 18
    Warning (13410): Pin "leds[5]" is stuck at GND File: C:/Users/parth/Documents/DAV/DDAV/game_top.sv Line: 18
    Warning (13410): Pin "leds[6]" is stuck at GND File: C:/Users/parth/Documents/DAV/DDAV/game_top.sv Line: 18
    Warning (13410): Pin "leds[7]" is stuck at GND File: C:/Users/parth/Documents/DAV/DDAV/game_top.sv Line: 18
    Warning (13410): Pin "leds[8]" is stuck at GND File: C:/Users/parth/Documents/DAV/DDAV/game_top.sv Line: 18
    Warning (13410): Pin "leds[9]" is stuck at GND File: C:/Users/parth/Documents/DAV/DDAV/game_top.sv Line: 18
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/Users/parth/Documents/DAV/DDAV/output_files/DDAV.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1700 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 28 output pins
    Info (21061): Implemented 1635 logic cells
    Info (21064): Implemented 32 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 82 warnings
    Info: Peak virtual memory: 4905 megabytes
    Info: Processing ended: Thu Jun  6 18:35:50 2024
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:12


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/parth/Documents/DAV/DDAV/output_files/DDAV.map.smsg.


