// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition"

// DATE "03/19/2019 21:02:45"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module cowboy_gunner (
	CLOCK_50,
	KEY,
	LEDR,
	SW,
	VGA_CLK,
	VGA_HS,
	VGA_VS,
	VGA_BLANK_N,
	VGA_SYNC_N,
	VGA_R,
	VGA_G,
	VGA_B);
input 	CLOCK_50;
input 	[3:0] KEY;
output 	[17:0] LEDR;
input 	[1:0] SW;
output 	VGA_CLK;
output 	VGA_HS;
output 	VGA_VS;
output 	VGA_BLANK_N;
output 	VGA_SYNC_N;
output 	[9:0] VGA_R;
output 	[9:0] VGA_G;
output 	[9:0] VGA_B;

// Design Ports Information
// LEDR[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[10]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[11]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[12]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[13]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[14]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[15]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[16]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[17]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_HS	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_VS	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_BLANK_N	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[0]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[1]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[2]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[3]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[4]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[5]	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[6]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[7]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[8]	=>  Location: PIN_J5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[9]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_G8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[1]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[2]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[3]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[4]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[5]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[6]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[7]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[8]	=>  Location: PIN_G6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[9]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[1]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[2]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[3]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[4]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[5]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[6]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[7]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[8]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[9]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("cowboy_gunner_7_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \VGA|mypll|altpll_component|pll~CLK1 ;
wire \VGA|mypll|altpll_component|pll~CLK2 ;
wire \VGA|mypll|altpll_component|pll~CLK3 ;
wire \VGA|mypll|altpll_component|pll~CLK4 ;
wire \SW[1]~input_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputclkctrl_outclk ;
wire \SW[0]~input_o ;
wire \Add0~0_combout ;
wire \Add0~53_combout ;
wire \state~24_combout ;
wire \Selector35~0_combout ;
wire \Selector38~0_combout ;
wire \state~21_combout ;
wire \Selector35~1_combout ;
wire \state.INIT_PLAYER_1~q ;
wire \Selector3~2_combout ;
wire \Selector36~2_combout ;
wire \Selector36~3_combout ;
wire \state.INIT_PLAYER_2~q ;
wire \comb_17|Add0~0_combout ;
wire \comb_17|frame_counter~5_combout ;
wire \comb_17|Add0~1 ;
wire \comb_17|Add0~2_combout ;
wire \comb_17|frame_counter~6_combout ;
wire \comb_17|Add0~3 ;
wire \comb_17|Add0~4_combout ;
wire \comb_17|Add0~5 ;
wire \comb_17|Add0~6_combout ;
wire \comb_17|frame_counter~2_combout ;
wire \comb_17|Add0~7 ;
wire \comb_17|Add0~8_combout ;
wire \comb_17|Add0~9 ;
wire \comb_17|Add0~10_combout ;
wire \comb_17|Add0~11 ;
wire \comb_17|Add0~12_combout ;
wire \comb_17|frame_counter~3_combout ;
wire \comb_17|Add0~13 ;
wire \comb_17|Add0~14_combout ;
wire \comb_17|frame_counter~4_combout ;
wire \comb_17|Equal0~2_combout ;
wire \comb_17|Equal0~1_combout ;
wire \comb_17|Equal0~3_combout ;
wire \comb_17|Add0~15 ;
wire \comb_17|Add0~16_combout ;
wire \comb_17|Add0~17 ;
wire \comb_17|Add0~18_combout ;
wire \comb_17|Add0~19 ;
wire \comb_17|Add0~20_combout ;
wire \comb_17|Add0~21 ;
wire \comb_17|Add0~22_combout ;
wire \comb_17|frame_counter~7_combout ;
wire \comb_17|Add0~23 ;
wire \comb_17|Add0~24_combout ;
wire \comb_17|Add0~25 ;
wire \comb_17|Add0~26_combout ;
wire \comb_17|Add0~27 ;
wire \comb_17|Add0~28_combout ;
wire \comb_17|frame_counter~8_combout ;
wire \comb_17|Add0~29 ;
wire \comb_17|Add0~30_combout ;
wire \comb_17|Equal0~5_combout ;
wire \comb_17|Equal0~4_combout ;
wire \comb_17|Add0~31 ;
wire \comb_17|Add0~32_combout ;
wire \comb_17|frame_counter~0_combout ;
wire \comb_17|Add0~33 ;
wire \comb_17|Add0~34_combout ;
wire \comb_17|frame_counter~1_combout ;
wire \comb_17|Add0~35 ;
wire \comb_17|Add0~36_combout ;
wire \comb_17|Add0~37 ;
wire \comb_17|Add0~38_combout ;
wire \comb_17|Equal0~0_combout ;
wire \comb_17|Equal0~6_combout ;
wire \comb_17|frame~feeder_combout ;
wire \comb_17|frame~q ;
wire \WideOr6~0_combout ;
wire \state~22_combout ;
wire \Selector40~1_combout ;
wire \Selector43~0_combout ;
wire \state.DRAW_PLAYER_2~q ;
wire \Selector37~2_combout ;
wire \Selector37~4_combout ;
wire \Selector37~3_combout ;
wire \state.IDLE~q ;
wire \Selector38~1_combout ;
wire \Selector38~2_combout ;
wire \Selector34~0_combout ;
wire \state.RESET_BLACK~q ;
wire \Selector42~0_combout ;
wire \Selector42~1_combout ;
wire \state.UPDATE_PLAYER_2~q ;
wire \WideOr6~combout ;
wire \Add0~1 ;
wire \Add0~2_combout ;
wire \Add0~52_combout ;
wire \Add0~3 ;
wire \Add0~4_combout ;
wire \Add0~51_combout ;
wire \Add0~5 ;
wire \Add0~6_combout ;
wire \Add0~50_combout ;
wire \Add0~7 ;
wire \Add0~8_combout ;
wire \Add0~49_combout ;
wire \Add0~9 ;
wire \Add0~10_combout ;
wire \Add0~48_combout ;
wire \Add0~11 ;
wire \Add0~12_combout ;
wire \Add0~47_combout ;
wire \Add0~13 ;
wire \Add0~14_combout ;
wire \Add0~38_combout ;
wire \Add0~15 ;
wire \Add0~16_combout ;
wire \Add0~39_combout ;
wire \Add0~17 ;
wire \Add0~18_combout ;
wire \Add0~40_combout ;
wire \Add0~19 ;
wire \Add0~20_combout ;
wire \Add0~41_combout ;
wire \Add0~21 ;
wire \Add0~22_combout ;
wire \Add0~43_combout ;
wire \Add0~23 ;
wire \Add0~24_combout ;
wire \Add0~44_combout ;
wire \Add0~25 ;
wire \Add0~26_combout ;
wire \Add0~45_combout ;
wire \Add0~27 ;
wire \Add0~28_combout ;
wire \Add0~46_combout ;
wire \LessThan1~1_combout ;
wire \Add0~29 ;
wire \Add0~30_combout ;
wire \Add0~42_combout ;
wire \LessThan1~0_combout ;
wire \LessThan1~2_combout ;
wire \Selector40~0_combout ;
wire \Add0~31 ;
wire \Add0~32_combout ;
wire \Add0~34_combout ;
wire \Add0~33 ;
wire \Add0~35_combout ;
wire \Add0~37_combout ;
wire \Selector3~0_combout ;
wire \Selector3~1_combout ;
wire \Selector38~3_combout ;
wire \Selector38~4_combout ;
wire \state.ERASE_PLAYER_1~q ;
wire \state~20_combout ;
wire \Selector39~0_combout ;
wire \state.UPDATE_PLAYER_1~q ;
wire \state~26_combout ;
wire \state~27_combout ;
wire \Selector40~2_combout ;
wire \state.DRAW_PLAYER_1~q ;
wire \state~23_combout ;
wire \Selector41~2_combout ;
wire \Selector41~3_combout ;
wire \state.ERASE_PLAYER_2~q ;
wire \WideOr3~0_combout ;
wire \WideOr3~combout ;
wire \WideOr2~0_combout ;
wire \WideOr1~0_combout ;
wire \WideOr0~combout ;
wire \VGA|mypll|altpll_component|pll~FBOUT ;
wire \VGA|mypll|altpll_component|_clk0 ;
wire \VGA|mypll|altpll_component|_clk0~clkctrl_outclk ;
wire \VGA|controller|Add0~0_combout ;
wire \VGA|controller|Add0~1 ;
wire \VGA|controller|Add0~2_combout ;
wire \VGA|controller|Add0~3 ;
wire \VGA|controller|Add0~4_combout ;
wire \VGA|controller|Add0~5 ;
wire \VGA|controller|Add0~6_combout ;
wire \VGA|controller|VGA_HS1~0_combout ;
wire \VGA|controller|Add0~7 ;
wire \VGA|controller|Add0~8_combout ;
wire \VGA|controller|Add0~9 ;
wire \VGA|controller|Add0~10_combout ;
wire \VGA|controller|Add0~11 ;
wire \VGA|controller|Add0~12_combout ;
wire \VGA|controller|Equal0~0_combout ;
wire \VGA|controller|Add0~13 ;
wire \VGA|controller|Add0~14_combout ;
wire \VGA|controller|Add0~15 ;
wire \VGA|controller|Add0~16_combout ;
wire \VGA|controller|xCounter~1_combout ;
wire \VGA|controller|Add0~17 ;
wire \VGA|controller|Add0~18_combout ;
wire \VGA|controller|xCounter~0_combout ;
wire \VGA|controller|Equal0~1_combout ;
wire \VGA|controller|Equal0~2_combout ;
wire \VGA|controller|xCounter~2_combout ;
wire \VGA|controller|VGA_HS1~1_combout ;
wire \VGA|controller|VGA_HS1~2_combout ;
wire \VGA|controller|VGA_HS1~q ;
wire \VGA|controller|VGA_HS~q ;
wire \VGA|controller|Add1~0_combout ;
wire \VGA|controller|yCounter[0]~10_combout ;
wire \VGA|controller|Add1~13 ;
wire \VGA|controller|Add1~14_combout ;
wire \VGA|controller|yCounter[7]~2_combout ;
wire \VGA|controller|Add1~15 ;
wire \VGA|controller|Add1~16_combout ;
wire \VGA|controller|yCounter[8]~1_combout ;
wire \VGA|controller|Add1~1 ;
wire \VGA|controller|Add1~2_combout ;
wire \VGA|controller|yCounter[1]~9_combout ;
wire \VGA|controller|always1~1_combout ;
wire \VGA|controller|always1~2_combout ;
wire \VGA|controller|Add1~17 ;
wire \VGA|controller|Add1~18_combout ;
wire \VGA|controller|yCounter[9]~8_combout ;
wire \VGA|controller|Add1~3 ;
wire \VGA|controller|Add1~4_combout ;
wire \VGA|controller|yCounter[2]~7_combout ;
wire \VGA|controller|Add1~5 ;
wire \VGA|controller|Add1~6_combout ;
wire \VGA|controller|yCounter[3]~6_combout ;
wire \VGA|controller|always1~0_combout ;
wire \VGA|controller|yCounter[8]~0_combout ;
wire \VGA|controller|Add1~7 ;
wire \VGA|controller|Add1~8_combout ;
wire \VGA|controller|yCounter[4]~5_combout ;
wire \VGA|controller|Add1~9 ;
wire \VGA|controller|Add1~10_combout ;
wire \VGA|controller|yCounter[5]~4_combout ;
wire \VGA|controller|Add1~11 ;
wire \VGA|controller|Add1~12_combout ;
wire \VGA|controller|yCounter[6]~3_combout ;
wire \VGA|controller|VGA_VS1~1_combout ;
wire \VGA|controller|VGA_VS1~0_combout ;
wire \VGA|controller|VGA_VS1~2_combout ;
wire \VGA|controller|VGA_VS1~q ;
wire \VGA|controller|VGA_VS~q ;
wire \VGA|controller|VGA_BLANK1~0_combout ;
wire \VGA|controller|VGA_BLANK1~1_combout ;
wire \VGA|controller|VGA_BLANK1~q ;
wire \VGA|controller|VGA_BLANK~q ;
wire \VGA|controller|controller_translator|Add0~1 ;
wire \VGA|controller|controller_translator|Add0~3 ;
wire \VGA|controller|controller_translator|Add0~5 ;
wire \VGA|controller|controller_translator|Add0~7 ;
wire \VGA|controller|controller_translator|Add0~9 ;
wire \VGA|controller|controller_translator|Add0~11 ;
wire \VGA|controller|controller_translator|Add0~13 ;
wire \VGA|controller|controller_translator|Add0~14_combout ;
wire \VGA|controller|controller_translator|Add0~12_combout ;
wire \VGA|controller|controller_translator|Add0~10_combout ;
wire \VGA|controller|controller_translator|Add0~8_combout ;
wire \VGA|controller|controller_translator|Add0~6_combout ;
wire \VGA|controller|controller_translator|Add0~4_combout ;
wire \VGA|controller|controller_translator|Add0~2_combout ;
wire \VGA|controller|controller_translator|Add0~0_combout ;
wire \VGA|controller|controller_translator|mem_address[5]~1 ;
wire \VGA|controller|controller_translator|mem_address[6]~3 ;
wire \VGA|controller|controller_translator|mem_address[7]~5 ;
wire \VGA|controller|controller_translator|mem_address[8]~7 ;
wire \VGA|controller|controller_translator|mem_address[9]~9 ;
wire \VGA|controller|controller_translator|mem_address[10]~11 ;
wire \VGA|controller|controller_translator|mem_address[11]~13 ;
wire \VGA|controller|controller_translator|mem_address[12]~15 ;
wire \VGA|controller|controller_translator|mem_address[13]~17 ;
wire \VGA|controller|controller_translator|mem_address[14]~18_combout ;
wire \y[1]~3_combout ;
wire \y[1]~2_combout ;
wire \y[1]~4_combout ;
wire \always0~0_combout ;
wire \KEY[0]~input_o ;
wire \Add5~13 ;
wire \Add5~14_combout ;
wire \p1_y[0]~9 ;
wire \p1_y[1]~11 ;
wire \p1_y[2]~13 ;
wire \p1_y[3]~15 ;
wire \p1_y[4]~17 ;
wire \p1_y[5]~19 ;
wire \p1_y[6]~21 ;
wire \p1_y[7]~24_combout ;
wire \~GND~combout ;
wire \state~25_combout ;
wire \p1_y[7]~22_combout ;
wire \Selector54~0_combout ;
wire \p2_y[0]~34_combout ;
wire \p1_y[7]~23_combout ;
wire \always0~1_combout ;
wire \Add5~0_combout ;
wire \p1_y[0]~8_combout ;
wire \Add5~1 ;
wire \Add5~2_combout ;
wire \p1_y[1]~10_combout ;
wire \Add5~3 ;
wire \Add5~4_combout ;
wire \p1_y[2]~12_combout ;
wire \Add5~5 ;
wire \Add5~6_combout ;
wire \p1_y[3]~14_combout ;
wire \Add5~7 ;
wire \Add5~8_combout ;
wire \p1_y[4]~16_combout ;
wire \Add5~9 ;
wire \Add5~10_combout ;
wire \p1_y[5]~18_combout ;
wire \Add5~11 ;
wire \Add5~12_combout ;
wire \always0~2_combout ;
wire \always0~3_combout ;
wire \KEY[1]~input_o ;
wire \always0~4_combout ;
wire \p1_y[6]~20_combout ;
wire \Add4~1 ;
wire \Add4~3 ;
wire \Add4~5 ;
wire \Add4~7 ;
wire \Add4~9 ;
wire \Add4~11 ;
wire \Add4~12_combout ;
wire \y[1]~5_combout ;
wire \Selector9~0_combout ;
wire \Add1~0_combout ;
wire \always0~5_combout ;
wire \KEY[2]~input_o ;
wire \always0~6_combout ;
wire \Add9~0_combout ;
wire \p2_y[0]~16_combout ;
wire \p2_y[0]~30_combout ;
wire \p2_y[0]~31_combout ;
wire \Add9~1 ;
wire \Add9~2_combout ;
wire \p2_y[0]~17 ;
wire \p2_y[1]~18_combout ;
wire \Add9~3 ;
wire \Add9~4_combout ;
wire \p2_y[1]~19 ;
wire \p2_y[2]~20_combout ;
wire \Add9~5 ;
wire \Add9~6_combout ;
wire \p2_y[2]~21 ;
wire \p2_y[3]~22_combout ;
wire \Add9~7 ;
wire \Add9~8_combout ;
wire \p2_y[3]~23 ;
wire \p2_y[4]~25 ;
wire \p2_y[5]~27 ;
wire \p2_y[6]~29 ;
wire \p2_y[7]~32_combout ;
wire \Add9~13 ;
wire \Add9~14_combout ;
wire \always0~7_combout ;
wire \always0~8_combout ;
wire \KEY[3]~input_o ;
wire \always0~9_combout ;
wire \p2_y[4]~24_combout ;
wire \Add9~9 ;
wire \Add9~10_combout ;
wire \p2_y[5]~26_combout ;
wire \Add9~11 ;
wire \Add9~12_combout ;
wire \p2_y[6]~28_combout ;
wire \Add8~1 ;
wire \Add8~3 ;
wire \Add8~5 ;
wire \Add8~7 ;
wire \Add8~9 ;
wire \Add8~11 ;
wire \Add8~12_combout ;
wire \Selector9~1_combout ;
wire \y[1]~6_combout ;
wire \y[1]~7_combout ;
wire \y[1]~8_combout ;
wire \Selector9~2_combout ;
wire \y~10_combout ;
wire \y[5]~9_combout ;
wire \y[5]~11_combout ;
wire \Add8~10_combout ;
wire \Selector10~0_combout ;
wire \Add4~10_combout ;
wire \Selector10~1_combout ;
wire \Selector10~2_combout ;
wire \Selector10~3_combout ;
wire \Add8~8_combout ;
wire \Selector11~0_combout ;
wire \Add4~8_combout ;
wire \Selector11~1_combout ;
wire \Selector11~2_combout ;
wire \Selector11~3_combout ;
wire \Add8~6_combout ;
wire \Add4~6_combout ;
wire \Selector12~0_combout ;
wire \Add1~1_combout ;
wire \Selector12~1_combout ;
wire \Selector12~2_combout ;
wire \Add4~4_combout ;
wire \Selector13~0_combout ;
wire \Add8~4_combout ;
wire \Selector13~1_combout ;
wire \Selector13~2_combout ;
wire \Add4~2_combout ;
wire \Selector14~0_combout ;
wire \Add8~2_combout ;
wire \Selector14~1_combout ;
wire \Selector14~2_combout ;
wire \Add8~0_combout ;
wire \Add4~0_combout ;
wire \Selector15~0_combout ;
wire \Selector15~1_combout ;
wire \Selector15~2_combout ;
wire \VGA|user_input_translator|Add0~1 ;
wire \VGA|user_input_translator|Add0~3 ;
wire \VGA|user_input_translator|Add0~5 ;
wire \VGA|user_input_translator|Add0~7 ;
wire \VGA|user_input_translator|Add0~9 ;
wire \VGA|user_input_translator|Add0~11 ;
wire \VGA|user_input_translator|Add0~12_combout ;
wire \VGA|user_input_translator|Add0~10_combout ;
wire \VGA|user_input_translator|Add0~8_combout ;
wire \VGA|user_input_translator|Add0~6_combout ;
wire \VGA|user_input_translator|Add0~4_combout ;
wire \VGA|user_input_translator|Add0~2_combout ;
wire \VGA|user_input_translator|Add0~0_combout ;
wire \Selector0~0_combout ;
wire \Selector0~1_combout ;
wire \Selector1~0_combout ;
wire \Selector2~0_combout ;
wire \VGA|user_input_translator|mem_address[5]~1 ;
wire \VGA|user_input_translator|mem_address[6]~3 ;
wire \VGA|user_input_translator|mem_address[7]~5 ;
wire \VGA|user_input_translator|mem_address[8]~7 ;
wire \VGA|user_input_translator|mem_address[9]~9 ;
wire \VGA|user_input_translator|mem_address[10]~11 ;
wire \VGA|user_input_translator|mem_address[11]~13 ;
wire \VGA|user_input_translator|mem_address[12]~15 ;
wire \VGA|user_input_translator|mem_address[13]~16_combout ;
wire \VGA|user_input_translator|Add0~13 ;
wire \VGA|user_input_translator|Add0~14_combout ;
wire \VGA|user_input_translator|mem_address[13]~17 ;
wire \VGA|user_input_translator|mem_address[14]~18_combout ;
wire \VGA|LessThan3~0_combout ;
wire \VGA|valid_160x120~0_combout ;
wire \VGA|controller|controller_translator|mem_address[13]~16_combout ;
wire \Selector54~1_combout ;
wire \Selector53~8_combout ;
wire \Selector7~0_combout ;
wire \Selector7~1_combout ;
wire \Selector6~0_combout ;
wire \x[3]~0_combout ;
wire \x[3]~1_combout ;
wire \Selector6~1_combout ;
wire \x[3]~2_combout ;
wire \Selector6~2_combout ;
wire \Selector6~3_combout ;
wire \Add2~0_combout ;
wire \Selector5~1_combout ;
wire \Selector5~0_combout ;
wire \Selector5~2_combout ;
wire \Selector5~3_combout ;
wire \Selector4~0_combout ;
wire \Add2~1_combout ;
wire \Selector4~1_combout ;
wire \Selector4~2_combout ;
wire \Selector4~3_combout ;
wire \Selector3~3_combout ;
wire \Selector3~4_combout ;
wire \Selector3~5_combout ;
wire \Selector3~6_combout ;
wire \Selector3~7_combout ;
wire \VGA|user_input_translator|mem_address[5]~0_combout ;
wire \VGA|user_input_translator|mem_address[6]~2_combout ;
wire \VGA|user_input_translator|mem_address[7]~4_combout ;
wire \VGA|user_input_translator|mem_address[8]~6_combout ;
wire \VGA|user_input_translator|mem_address[9]~8_combout ;
wire \VGA|user_input_translator|mem_address[10]~10_combout ;
wire \VGA|user_input_translator|mem_address[11]~12_combout ;
wire \VGA|user_input_translator|mem_address[12]~14_combout ;
wire \VGA|controller|controller_translator|mem_address[5]~0_combout ;
wire \VGA|controller|controller_translator|mem_address[6]~2_combout ;
wire \VGA|controller|controller_translator|mem_address[7]~4_combout ;
wire \VGA|controller|controller_translator|mem_address[8]~6_combout ;
wire \VGA|controller|controller_translator|mem_address[9]~8_combout ;
wire \VGA|controller|controller_translator|mem_address[10]~10_combout ;
wire \VGA|controller|controller_translator|mem_address[11]~12_combout ;
wire \VGA|controller|controller_translator|mem_address[12]~14_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a8 ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[1]~2_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[0]~4_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ;
wire [2:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w ;
wire [19:0] \comb_17|frame_counter ;
wire [1:0] \VGA|VideoMemory|auto_generated|address_reg_b ;
wire [2:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w ;
wire [2:0] colour;
wire [2:0] \VGA|VideoMemory|auto_generated|decode2|w_anode126w ;
wire [7:0] p2_y;
wire [9:0] \VGA|controller|xCounter ;
wire [1:0] \VGA|VideoMemory|auto_generated|out_address_reg_b ;
wire [2:0] \VGA|VideoMemory|auto_generated|decode2|w_anode105w ;
wire [17:0] draw_counter;
wire [7:0] y;
wire [2:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w ;
wire [7:0] x;
wire [9:0] \VGA|controller|yCounter ;
wire [7:0] p1_y;
wire [2:0] \VGA|VideoMemory|auto_generated|decode2|w_anode118w ;

wire [4:0] \VGA|mypll|altpll_component|pll_CLK_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;

assign \VGA|mypll|altpll_component|_clk0  = \VGA|mypll|altpll_component|pll_CLK_bus [0];
assign \VGA|mypll|altpll_component|pll~CLK1  = \VGA|mypll|altpll_component|pll_CLK_bus [1];
assign \VGA|mypll|altpll_component|pll~CLK2  = \VGA|mypll|altpll_component|pll_CLK_bus [2];
assign \VGA|mypll|altpll_component|pll~CLK3  = \VGA|mypll|altpll_component|pll_CLK_bus [3];
assign \VGA|mypll|altpll_component|pll~CLK4  = \VGA|mypll|altpll_component|pll_CLK_bus [4];

assign \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];
assign \VGA|VideoMemory|auto_generated|ram_block1a8  = \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus [1];

assign \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \LEDR[0]~output (
	.i(\WideOr3~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \LEDR[1]~output (
	.i(\WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \LEDR[2]~output (
	.i(\WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \LEDR[3]~output (
	.i(\WideOr0~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \LEDR[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[10]),
	.obar());
// synopsys translate_off
defparam \LEDR[10]~output .bus_hold = "false";
defparam \LEDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \LEDR[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[11]),
	.obar());
// synopsys translate_off
defparam \LEDR[11]~output .bus_hold = "false";
defparam \LEDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \LEDR[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[12]),
	.obar());
// synopsys translate_off
defparam \LEDR[12]~output .bus_hold = "false";
defparam \LEDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \LEDR[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[13]),
	.obar());
// synopsys translate_off
defparam \LEDR[13]~output .bus_hold = "false";
defparam \LEDR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \LEDR[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[14]),
	.obar());
// synopsys translate_off
defparam \LEDR[14]~output .bus_hold = "false";
defparam \LEDR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \LEDR[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[15]),
	.obar());
// synopsys translate_off
defparam \LEDR[15]~output .bus_hold = "false";
defparam \LEDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \LEDR[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[16]),
	.obar());
// synopsys translate_off
defparam \LEDR[16]~output .bus_hold = "false";
defparam \LEDR[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \LEDR[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[17]),
	.obar());
// synopsys translate_off
defparam \LEDR[17]~output .bus_hold = "false";
defparam \LEDR[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \VGA_CLK~output (
	.i(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \VGA_HS~output (
	.i(\VGA|controller|VGA_HS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \VGA_VS~output (
	.i(\VGA|controller|VGA_VS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \VGA_BLANK_N~output (
	.i(\VGA|controller|VGA_BLANK~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \VGA_SYNC_N~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \VGA_R[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \VGA_R[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \VGA_R[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \VGA_R[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \VGA_R[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \VGA_R[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \VGA_R[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \VGA_R[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y50_N23
cycloneive_io_obuf \VGA_R[8]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[8]),
	.obar());
// synopsys translate_off
defparam \VGA_R[8]~output .bus_hold = "false";
defparam \VGA_R[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y51_N16
cycloneive_io_obuf \VGA_R[9]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[9]),
	.obar());
// synopsys translate_off
defparam \VGA_R[9]~output .bus_hold = "false";
defparam \VGA_R[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \VGA_G[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \VGA_G[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N9
cycloneive_io_obuf \VGA_G[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \VGA_G[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \VGA_G[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \VGA_G[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \VGA_G[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \VGA_G[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y67_N16
cycloneive_io_obuf \VGA_G[8]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[8]),
	.obar());
// synopsys translate_off
defparam \VGA_G[8]~output .bus_hold = "false";
defparam \VGA_G[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y64_N2
cycloneive_io_obuf \VGA_G[9]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[9]),
	.obar());
// synopsys translate_off
defparam \VGA_G[9]~output .bus_hold = "false";
defparam \VGA_G[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \VGA_B[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \VGA_B[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \VGA_B[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \VGA_B[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \VGA_B[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \VGA_B[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \VGA_B[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \VGA_B[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N9
cycloneive_io_obuf \VGA_B[8]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[8]),
	.obar());
// synopsys translate_off
defparam \VGA_B[8]~output .bus_hold = "false";
defparam \VGA_B[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N16
cycloneive_io_obuf \VGA_B[9]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[9]),
	.obar());
// synopsys translate_off
defparam \VGA_B[9]~output .bus_hold = "false";
defparam \VGA_B[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \CLOCK_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N14
cycloneive_lcell_comb \Add0~0 (
// Equation(s):
// \Add0~0_combout  = draw_counter[0] $ (VCC)
// \Add0~1  = CARRY(draw_counter[0])

	.dataa(gnd),
	.datab(draw_counter[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout(\Add0~1 ));
// synopsys translate_off
defparam \Add0~0 .lut_mask = 16'h33CC;
defparam \Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N16
cycloneive_lcell_comb \Add0~53 (
// Equation(s):
// \Add0~53_combout  = (\Add0~0_combout  & !\Selector40~0_combout )

	.dataa(\Add0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector40~0_combout ),
	.cin(gnd),
	.combout(\Add0~53_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~53 .lut_mask = 16'h00AA;
defparam \Add0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N26
cycloneive_lcell_comb \state~24 (
// Equation(s):
// \state~24_combout  = (\state.ERASE_PLAYER_2~q  & !\SW[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state.ERASE_PLAYER_2~q ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\state~24_combout ),
	.cout());
// synopsys translate_off
defparam \state~24 .lut_mask = 16'h00F0;
defparam \state~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N22
cycloneive_lcell_comb \Selector35~0 (
// Equation(s):
// \Selector35~0_combout  = (\state.INIT_PLAYER_1~q  & !\SW[0]~input_o )

	.dataa(gnd),
	.datab(\state.INIT_PLAYER_1~q ),
	.datac(\SW[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector35~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector35~0 .lut_mask = 16'h0C0C;
defparam \Selector35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N0
cycloneive_lcell_comb \Selector38~0 (
// Equation(s):
// \Selector38~0_combout  = (draw_counter[16] & (((\SW[0]~input_o )) # (!\state.RESET_BLACK~q ))) # (!draw_counter[16] & (draw_counter[17] & ((\SW[0]~input_o ) # (!\state.RESET_BLACK~q ))))

	.dataa(draw_counter[16]),
	.datab(\state.RESET_BLACK~q ),
	.datac(\SW[0]~input_o ),
	.datad(draw_counter[17]),
	.cin(gnd),
	.combout(\Selector38~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector38~0 .lut_mask = 16'hF3A2;
defparam \Selector38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N30
cycloneive_lcell_comb \state~21 (
// Equation(s):
// \state~21_combout  = (!\SW[0]~input_o  & ((\state.UPDATE_PLAYER_2~q ) # (\state.UPDATE_PLAYER_1~q )))

	.dataa(gnd),
	.datab(\state.UPDATE_PLAYER_2~q ),
	.datac(\state.UPDATE_PLAYER_1~q ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\state~21_combout ),
	.cout());
// synopsys translate_off
defparam \state~21 .lut_mask = 16'h00FC;
defparam \state~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N24
cycloneive_lcell_comb \Selector35~1 (
// Equation(s):
// \Selector35~1_combout  = (\Selector38~2_combout  & (((\Selector38~0_combout  & !\state~21_combout )))) # (!\Selector38~2_combout  & (\Selector35~0_combout ))

	.dataa(\Selector35~0_combout ),
	.datab(\Selector38~0_combout ),
	.datac(\state~21_combout ),
	.datad(\Selector38~2_combout ),
	.cin(gnd),
	.combout(\Selector35~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector35~1 .lut_mask = 16'h0CAA;
defparam \Selector35~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y45_N25
dffeas \state.INIT_PLAYER_1 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Selector35~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.INIT_PLAYER_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.INIT_PLAYER_1 .is_wysiwyg = "true";
defparam \state.INIT_PLAYER_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N28
cycloneive_lcell_comb \Selector3~2 (
// Equation(s):
// \Selector3~2_combout  = (!draw_counter[16] & (!draw_counter[17] & ((\SW[0]~input_o ) # (!\state.RESET_BLACK~q ))))

	.dataa(\state.RESET_BLACK~q ),
	.datab(draw_counter[16]),
	.datac(draw_counter[17]),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~2 .lut_mask = 16'h0301;
defparam \Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N14
cycloneive_lcell_comb \Selector36~2 (
// Equation(s):
// \Selector36~2_combout  = (\Selector3~1_combout  & (\state.INIT_PLAYER_2~q  & ((\Selector3~2_combout )))) # (!\Selector3~1_combout  & ((\state.INIT_PLAYER_1~q ) # ((\state.INIT_PLAYER_2~q  & \Selector3~2_combout ))))

	.dataa(\Selector3~1_combout ),
	.datab(\state.INIT_PLAYER_2~q ),
	.datac(\state.INIT_PLAYER_1~q ),
	.datad(\Selector3~2_combout ),
	.cin(gnd),
	.combout(\Selector36~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector36~2 .lut_mask = 16'hDC50;
defparam \Selector36~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N8
cycloneive_lcell_comb \Selector36~3 (
// Equation(s):
// \Selector36~3_combout  = (!\SW[0]~input_o  & ((\Selector36~2_combout ) # ((\Selector3~1_combout  & \state.INIT_PLAYER_2~q ))))

	.dataa(\Selector3~1_combout ),
	.datab(\Selector36~2_combout ),
	.datac(\state.INIT_PLAYER_2~q ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\Selector36~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector36~3 .lut_mask = 16'h00EC;
defparam \Selector36~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y46_N9
dffeas \state.INIT_PLAYER_2 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Selector36~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.INIT_PLAYER_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.INIT_PLAYER_2 .is_wysiwyg = "true";
defparam \state.INIT_PLAYER_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y45_N12
cycloneive_lcell_comb \comb_17|Add0~0 (
// Equation(s):
// \comb_17|Add0~0_combout  = \comb_17|frame_counter [0] $ (VCC)
// \comb_17|Add0~1  = CARRY(\comb_17|frame_counter [0])

	.dataa(gnd),
	.datab(\comb_17|frame_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\comb_17|Add0~0_combout ),
	.cout(\comb_17|Add0~1 ));
// synopsys translate_off
defparam \comb_17|Add0~0 .lut_mask = 16'h33CC;
defparam \comb_17|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y45_N8
cycloneive_lcell_comb \comb_17|frame_counter~5 (
// Equation(s):
// \comb_17|frame_counter~5_combout  = (\comb_17|Add0~0_combout  & !\comb_17|Equal0~6_combout )

	.dataa(\comb_17|Add0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb_17|Equal0~6_combout ),
	.cin(gnd),
	.combout(\comb_17|frame_counter~5_combout ),
	.cout());
// synopsys translate_off
defparam \comb_17|frame_counter~5 .lut_mask = 16'h00AA;
defparam \comb_17|frame_counter~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y45_N9
dffeas \comb_17|frame_counter[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\comb_17|frame_counter~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_17|frame_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_17|frame_counter[0] .is_wysiwyg = "true";
defparam \comb_17|frame_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y45_N14
cycloneive_lcell_comb \comb_17|Add0~2 (
// Equation(s):
// \comb_17|Add0~2_combout  = (\comb_17|frame_counter [1] & (\comb_17|Add0~1  & VCC)) # (!\comb_17|frame_counter [1] & (!\comb_17|Add0~1 ))
// \comb_17|Add0~3  = CARRY((!\comb_17|frame_counter [1] & !\comb_17|Add0~1 ))

	.dataa(\comb_17|frame_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_17|Add0~1 ),
	.combout(\comb_17|Add0~2_combout ),
	.cout(\comb_17|Add0~3 ));
// synopsys translate_off
defparam \comb_17|Add0~2 .lut_mask = 16'hA505;
defparam \comb_17|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y45_N10
cycloneive_lcell_comb \comb_17|frame_counter~6 (
// Equation(s):
// \comb_17|frame_counter~6_combout  = (\comb_17|Add0~2_combout  & !\comb_17|Equal0~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\comb_17|Add0~2_combout ),
	.datad(\comb_17|Equal0~6_combout ),
	.cin(gnd),
	.combout(\comb_17|frame_counter~6_combout ),
	.cout());
// synopsys translate_off
defparam \comb_17|frame_counter~6 .lut_mask = 16'h00F0;
defparam \comb_17|frame_counter~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y45_N11
dffeas \comb_17|frame_counter[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\comb_17|frame_counter~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_17|frame_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_17|frame_counter[1] .is_wysiwyg = "true";
defparam \comb_17|frame_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y45_N16
cycloneive_lcell_comb \comb_17|Add0~4 (
// Equation(s):
// \comb_17|Add0~4_combout  = (\comb_17|frame_counter [2] & ((GND) # (!\comb_17|Add0~3 ))) # (!\comb_17|frame_counter [2] & (\comb_17|Add0~3  $ (GND)))
// \comb_17|Add0~5  = CARRY((\comb_17|frame_counter [2]) # (!\comb_17|Add0~3 ))

	.dataa(gnd),
	.datab(\comb_17|frame_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_17|Add0~3 ),
	.combout(\comb_17|Add0~4_combout ),
	.cout(\comb_17|Add0~5 ));
// synopsys translate_off
defparam \comb_17|Add0~4 .lut_mask = 16'h3CCF;
defparam \comb_17|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X48_Y45_N17
dffeas \comb_17|frame_counter[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\comb_17|Add0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_17|frame_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_17|frame_counter[2] .is_wysiwyg = "true";
defparam \comb_17|frame_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y45_N18
cycloneive_lcell_comb \comb_17|Add0~6 (
// Equation(s):
// \comb_17|Add0~6_combout  = (\comb_17|frame_counter [3] & (\comb_17|Add0~5  & VCC)) # (!\comb_17|frame_counter [3] & (!\comb_17|Add0~5 ))
// \comb_17|Add0~7  = CARRY((!\comb_17|frame_counter [3] & !\comb_17|Add0~5 ))

	.dataa(gnd),
	.datab(\comb_17|frame_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_17|Add0~5 ),
	.combout(\comb_17|Add0~6_combout ),
	.cout(\comb_17|Add0~7 ));
// synopsys translate_off
defparam \comb_17|Add0~6 .lut_mask = 16'hC303;
defparam \comb_17|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y45_N0
cycloneive_lcell_comb \comb_17|frame_counter~2 (
// Equation(s):
// \comb_17|frame_counter~2_combout  = (\comb_17|Add0~6_combout  & !\comb_17|Equal0~6_combout )

	.dataa(gnd),
	.datab(\comb_17|Add0~6_combout ),
	.datac(gnd),
	.datad(\comb_17|Equal0~6_combout ),
	.cin(gnd),
	.combout(\comb_17|frame_counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \comb_17|frame_counter~2 .lut_mask = 16'h00CC;
defparam \comb_17|frame_counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y45_N1
dffeas \comb_17|frame_counter[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\comb_17|frame_counter~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_17|frame_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_17|frame_counter[3] .is_wysiwyg = "true";
defparam \comb_17|frame_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y45_N20
cycloneive_lcell_comb \comb_17|Add0~8 (
// Equation(s):
// \comb_17|Add0~8_combout  = (\comb_17|frame_counter [4] & ((GND) # (!\comb_17|Add0~7 ))) # (!\comb_17|frame_counter [4] & (\comb_17|Add0~7  $ (GND)))
// \comb_17|Add0~9  = CARRY((\comb_17|frame_counter [4]) # (!\comb_17|Add0~7 ))

	.dataa(gnd),
	.datab(\comb_17|frame_counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_17|Add0~7 ),
	.combout(\comb_17|Add0~8_combout ),
	.cout(\comb_17|Add0~9 ));
// synopsys translate_off
defparam \comb_17|Add0~8 .lut_mask = 16'h3CCF;
defparam \comb_17|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X48_Y45_N21
dffeas \comb_17|frame_counter[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\comb_17|Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_17|frame_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_17|frame_counter[4] .is_wysiwyg = "true";
defparam \comb_17|frame_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y45_N22
cycloneive_lcell_comb \comb_17|Add0~10 (
// Equation(s):
// \comb_17|Add0~10_combout  = (\comb_17|frame_counter [5] & (\comb_17|Add0~9  & VCC)) # (!\comb_17|frame_counter [5] & (!\comb_17|Add0~9 ))
// \comb_17|Add0~11  = CARRY((!\comb_17|frame_counter [5] & !\comb_17|Add0~9 ))

	.dataa(\comb_17|frame_counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_17|Add0~9 ),
	.combout(\comb_17|Add0~10_combout ),
	.cout(\comb_17|Add0~11 ));
// synopsys translate_off
defparam \comb_17|Add0~10 .lut_mask = 16'hA505;
defparam \comb_17|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X48_Y45_N23
dffeas \comb_17|frame_counter[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\comb_17|Add0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_17|frame_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_17|frame_counter[5] .is_wysiwyg = "true";
defparam \comb_17|frame_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y45_N24
cycloneive_lcell_comb \comb_17|Add0~12 (
// Equation(s):
// \comb_17|Add0~12_combout  = (\comb_17|frame_counter [6] & ((GND) # (!\comb_17|Add0~11 ))) # (!\comb_17|frame_counter [6] & (\comb_17|Add0~11  $ (GND)))
// \comb_17|Add0~13  = CARRY((\comb_17|frame_counter [6]) # (!\comb_17|Add0~11 ))

	.dataa(gnd),
	.datab(\comb_17|frame_counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_17|Add0~11 ),
	.combout(\comb_17|Add0~12_combout ),
	.cout(\comb_17|Add0~13 ));
// synopsys translate_off
defparam \comb_17|Add0~12 .lut_mask = 16'h3CCF;
defparam \comb_17|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y45_N2
cycloneive_lcell_comb \comb_17|frame_counter~3 (
// Equation(s):
// \comb_17|frame_counter~3_combout  = (\comb_17|Add0~12_combout  & !\comb_17|Equal0~6_combout )

	.dataa(gnd),
	.datab(\comb_17|Add0~12_combout ),
	.datac(gnd),
	.datad(\comb_17|Equal0~6_combout ),
	.cin(gnd),
	.combout(\comb_17|frame_counter~3_combout ),
	.cout());
// synopsys translate_off
defparam \comb_17|frame_counter~3 .lut_mask = 16'h00CC;
defparam \comb_17|frame_counter~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y45_N3
dffeas \comb_17|frame_counter[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\comb_17|frame_counter~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_17|frame_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_17|frame_counter[6] .is_wysiwyg = "true";
defparam \comb_17|frame_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y45_N26
cycloneive_lcell_comb \comb_17|Add0~14 (
// Equation(s):
// \comb_17|Add0~14_combout  = (\comb_17|frame_counter [7] & (\comb_17|Add0~13  & VCC)) # (!\comb_17|frame_counter [7] & (!\comb_17|Add0~13 ))
// \comb_17|Add0~15  = CARRY((!\comb_17|frame_counter [7] & !\comb_17|Add0~13 ))

	.dataa(gnd),
	.datab(\comb_17|frame_counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_17|Add0~13 ),
	.combout(\comb_17|Add0~14_combout ),
	.cout(\comb_17|Add0~15 ));
// synopsys translate_off
defparam \comb_17|Add0~14 .lut_mask = 16'hC303;
defparam \comb_17|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y45_N4
cycloneive_lcell_comb \comb_17|frame_counter~4 (
// Equation(s):
// \comb_17|frame_counter~4_combout  = (\comb_17|Add0~14_combout  & !\comb_17|Equal0~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\comb_17|Add0~14_combout ),
	.datad(\comb_17|Equal0~6_combout ),
	.cin(gnd),
	.combout(\comb_17|frame_counter~4_combout ),
	.cout());
// synopsys translate_off
defparam \comb_17|frame_counter~4 .lut_mask = 16'h00F0;
defparam \comb_17|frame_counter~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y45_N5
dffeas \comb_17|frame_counter[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\comb_17|frame_counter~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_17|frame_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_17|frame_counter[7] .is_wysiwyg = "true";
defparam \comb_17|frame_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y45_N6
cycloneive_lcell_comb \comb_17|Equal0~2 (
// Equation(s):
// \comb_17|Equal0~2_combout  = (!\comb_17|frame_counter [5] & (!\comb_17|frame_counter [6] & (!\comb_17|frame_counter [7] & !\comb_17|frame_counter [4])))

	.dataa(\comb_17|frame_counter [5]),
	.datab(\comb_17|frame_counter [6]),
	.datac(\comb_17|frame_counter [7]),
	.datad(\comb_17|frame_counter [4]),
	.cin(gnd),
	.combout(\comb_17|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \comb_17|Equal0~2 .lut_mask = 16'h0001;
defparam \comb_17|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N10
cycloneive_lcell_comb \comb_17|Equal0~1 (
// Equation(s):
// \comb_17|Equal0~1_combout  = (!\comb_17|frame_counter [3] & !\comb_17|frame_counter [2])

	.dataa(\comb_17|frame_counter [3]),
	.datab(gnd),
	.datac(\comb_17|frame_counter [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\comb_17|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb_17|Equal0~1 .lut_mask = 16'h0505;
defparam \comb_17|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N12
cycloneive_lcell_comb \comb_17|Equal0~3 (
// Equation(s):
// \comb_17|Equal0~3_combout  = (!\comb_17|frame_counter [0] & (!\comb_17|frame_counter [1] & (\comb_17|Equal0~2_combout  & \comb_17|Equal0~1_combout )))

	.dataa(\comb_17|frame_counter [0]),
	.datab(\comb_17|frame_counter [1]),
	.datac(\comb_17|Equal0~2_combout ),
	.datad(\comb_17|Equal0~1_combout ),
	.cin(gnd),
	.combout(\comb_17|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \comb_17|Equal0~3 .lut_mask = 16'h1000;
defparam \comb_17|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y45_N28
cycloneive_lcell_comb \comb_17|Add0~16 (
// Equation(s):
// \comb_17|Add0~16_combout  = (\comb_17|frame_counter [8] & ((GND) # (!\comb_17|Add0~15 ))) # (!\comb_17|frame_counter [8] & (\comb_17|Add0~15  $ (GND)))
// \comb_17|Add0~17  = CARRY((\comb_17|frame_counter [8]) # (!\comb_17|Add0~15 ))

	.dataa(gnd),
	.datab(\comb_17|frame_counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_17|Add0~15 ),
	.combout(\comb_17|Add0~16_combout ),
	.cout(\comb_17|Add0~17 ));
// synopsys translate_off
defparam \comb_17|Add0~16 .lut_mask = 16'h3CCF;
defparam \comb_17|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X48_Y45_N29
dffeas \comb_17|frame_counter[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\comb_17|Add0~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_17|frame_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_17|frame_counter[8] .is_wysiwyg = "true";
defparam \comb_17|frame_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y45_N30
cycloneive_lcell_comb \comb_17|Add0~18 (
// Equation(s):
// \comb_17|Add0~18_combout  = (\comb_17|frame_counter [9] & (\comb_17|Add0~17  & VCC)) # (!\comb_17|frame_counter [9] & (!\comb_17|Add0~17 ))
// \comb_17|Add0~19  = CARRY((!\comb_17|frame_counter [9] & !\comb_17|Add0~17 ))

	.dataa(\comb_17|frame_counter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_17|Add0~17 ),
	.combout(\comb_17|Add0~18_combout ),
	.cout(\comb_17|Add0~19 ));
// synopsys translate_off
defparam \comb_17|Add0~18 .lut_mask = 16'hA505;
defparam \comb_17|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X48_Y45_N31
dffeas \comb_17|frame_counter[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\comb_17|Add0~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_17|frame_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_17|frame_counter[9] .is_wysiwyg = "true";
defparam \comb_17|frame_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N0
cycloneive_lcell_comb \comb_17|Add0~20 (
// Equation(s):
// \comb_17|Add0~20_combout  = (\comb_17|frame_counter [10] & ((GND) # (!\comb_17|Add0~19 ))) # (!\comb_17|frame_counter [10] & (\comb_17|Add0~19  $ (GND)))
// \comb_17|Add0~21  = CARRY((\comb_17|frame_counter [10]) # (!\comb_17|Add0~19 ))

	.dataa(gnd),
	.datab(\comb_17|frame_counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_17|Add0~19 ),
	.combout(\comb_17|Add0~20_combout ),
	.cout(\comb_17|Add0~21 ));
// synopsys translate_off
defparam \comb_17|Add0~20 .lut_mask = 16'h3CCF;
defparam \comb_17|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X48_Y44_N1
dffeas \comb_17|frame_counter[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\comb_17|Add0~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_17|frame_counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_17|frame_counter[10] .is_wysiwyg = "true";
defparam \comb_17|frame_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N2
cycloneive_lcell_comb \comb_17|Add0~22 (
// Equation(s):
// \comb_17|Add0~22_combout  = (\comb_17|frame_counter [11] & (\comb_17|Add0~21  & VCC)) # (!\comb_17|frame_counter [11] & (!\comb_17|Add0~21 ))
// \comb_17|Add0~23  = CARRY((!\comb_17|frame_counter [11] & !\comb_17|Add0~21 ))

	.dataa(\comb_17|frame_counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_17|Add0~21 ),
	.combout(\comb_17|Add0~22_combout ),
	.cout(\comb_17|Add0~23 ));
// synopsys translate_off
defparam \comb_17|Add0~22 .lut_mask = 16'hA505;
defparam \comb_17|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N26
cycloneive_lcell_comb \comb_17|frame_counter~7 (
// Equation(s):
// \comb_17|frame_counter~7_combout  = (\comb_17|Add0~22_combout  & !\comb_17|Equal0~6_combout )

	.dataa(gnd),
	.datab(\comb_17|Add0~22_combout ),
	.datac(\comb_17|Equal0~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\comb_17|frame_counter~7_combout ),
	.cout());
// synopsys translate_off
defparam \comb_17|frame_counter~7 .lut_mask = 16'h0C0C;
defparam \comb_17|frame_counter~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y44_N27
dffeas \comb_17|frame_counter[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\comb_17|frame_counter~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_17|frame_counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_17|frame_counter[11] .is_wysiwyg = "true";
defparam \comb_17|frame_counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N4
cycloneive_lcell_comb \comb_17|Add0~24 (
// Equation(s):
// \comb_17|Add0~24_combout  = (\comb_17|frame_counter [12] & ((GND) # (!\comb_17|Add0~23 ))) # (!\comb_17|frame_counter [12] & (\comb_17|Add0~23  $ (GND)))
// \comb_17|Add0~25  = CARRY((\comb_17|frame_counter [12]) # (!\comb_17|Add0~23 ))

	.dataa(gnd),
	.datab(\comb_17|frame_counter [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_17|Add0~23 ),
	.combout(\comb_17|Add0~24_combout ),
	.cout(\comb_17|Add0~25 ));
// synopsys translate_off
defparam \comb_17|Add0~24 .lut_mask = 16'h3CCF;
defparam \comb_17|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X48_Y44_N5
dffeas \comb_17|frame_counter[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\comb_17|Add0~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_17|frame_counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_17|frame_counter[12] .is_wysiwyg = "true";
defparam \comb_17|frame_counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N6
cycloneive_lcell_comb \comb_17|Add0~26 (
// Equation(s):
// \comb_17|Add0~26_combout  = (\comb_17|frame_counter [13] & (\comb_17|Add0~25  & VCC)) # (!\comb_17|frame_counter [13] & (!\comb_17|Add0~25 ))
// \comb_17|Add0~27  = CARRY((!\comb_17|frame_counter [13] & !\comb_17|Add0~25 ))

	.dataa(\comb_17|frame_counter [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_17|Add0~25 ),
	.combout(\comb_17|Add0~26_combout ),
	.cout(\comb_17|Add0~27 ));
// synopsys translate_off
defparam \comb_17|Add0~26 .lut_mask = 16'hA505;
defparam \comb_17|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X48_Y44_N7
dffeas \comb_17|frame_counter[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\comb_17|Add0~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_17|frame_counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_17|frame_counter[13] .is_wysiwyg = "true";
defparam \comb_17|frame_counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N8
cycloneive_lcell_comb \comb_17|Add0~28 (
// Equation(s):
// \comb_17|Add0~28_combout  = (\comb_17|frame_counter [14] & ((GND) # (!\comb_17|Add0~27 ))) # (!\comb_17|frame_counter [14] & (\comb_17|Add0~27  $ (GND)))
// \comb_17|Add0~29  = CARRY((\comb_17|frame_counter [14]) # (!\comb_17|Add0~27 ))

	.dataa(gnd),
	.datab(\comb_17|frame_counter [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_17|Add0~27 ),
	.combout(\comb_17|Add0~28_combout ),
	.cout(\comb_17|Add0~29 ));
// synopsys translate_off
defparam \comb_17|Add0~28 .lut_mask = 16'h3CCF;
defparam \comb_17|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N20
cycloneive_lcell_comb \comb_17|frame_counter~8 (
// Equation(s):
// \comb_17|frame_counter~8_combout  = (!\comb_17|Equal0~6_combout  & \comb_17|Add0~28_combout )

	.dataa(gnd),
	.datab(\comb_17|Equal0~6_combout ),
	.datac(\comb_17|Add0~28_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\comb_17|frame_counter~8_combout ),
	.cout());
// synopsys translate_off
defparam \comb_17|frame_counter~8 .lut_mask = 16'h3030;
defparam \comb_17|frame_counter~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y44_N21
dffeas \comb_17|frame_counter[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\comb_17|frame_counter~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_17|frame_counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_17|frame_counter[14] .is_wysiwyg = "true";
defparam \comb_17|frame_counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N10
cycloneive_lcell_comb \comb_17|Add0~30 (
// Equation(s):
// \comb_17|Add0~30_combout  = (\comb_17|frame_counter [15] & (\comb_17|Add0~29  & VCC)) # (!\comb_17|frame_counter [15] & (!\comb_17|Add0~29 ))
// \comb_17|Add0~31  = CARRY((!\comb_17|frame_counter [15] & !\comb_17|Add0~29 ))

	.dataa(gnd),
	.datab(\comb_17|frame_counter [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_17|Add0~29 ),
	.combout(\comb_17|Add0~30_combout ),
	.cout(\comb_17|Add0~31 ));
// synopsys translate_off
defparam \comb_17|Add0~30 .lut_mask = 16'hC303;
defparam \comb_17|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X48_Y44_N11
dffeas \comb_17|frame_counter[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\comb_17|Add0~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_17|frame_counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_17|frame_counter[15] .is_wysiwyg = "true";
defparam \comb_17|frame_counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N22
cycloneive_lcell_comb \comb_17|Equal0~5 (
// Equation(s):
// \comb_17|Equal0~5_combout  = (!\comb_17|frame_counter [13] & (!\comb_17|frame_counter [15] & (!\comb_17|frame_counter [12] & !\comb_17|frame_counter [14])))

	.dataa(\comb_17|frame_counter [13]),
	.datab(\comb_17|frame_counter [15]),
	.datac(\comb_17|frame_counter [12]),
	.datad(\comb_17|frame_counter [14]),
	.cin(gnd),
	.combout(\comb_17|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \comb_17|Equal0~5 .lut_mask = 16'h0001;
defparam \comb_17|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N14
cycloneive_lcell_comb \comb_17|Equal0~4 (
// Equation(s):
// \comb_17|Equal0~4_combout  = (!\comb_17|frame_counter [11] & (!\comb_17|frame_counter [9] & (!\comb_17|frame_counter [10] & !\comb_17|frame_counter [8])))

	.dataa(\comb_17|frame_counter [11]),
	.datab(\comb_17|frame_counter [9]),
	.datac(\comb_17|frame_counter [10]),
	.datad(\comb_17|frame_counter [8]),
	.cin(gnd),
	.combout(\comb_17|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \comb_17|Equal0~4 .lut_mask = 16'h0001;
defparam \comb_17|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N12
cycloneive_lcell_comb \comb_17|Add0~32 (
// Equation(s):
// \comb_17|Add0~32_combout  = (\comb_17|frame_counter [16] & ((GND) # (!\comb_17|Add0~31 ))) # (!\comb_17|frame_counter [16] & (\comb_17|Add0~31  $ (GND)))
// \comb_17|Add0~33  = CARRY((\comb_17|frame_counter [16]) # (!\comb_17|Add0~31 ))

	.dataa(gnd),
	.datab(\comb_17|frame_counter [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_17|Add0~31 ),
	.combout(\comb_17|Add0~32_combout ),
	.cout(\comb_17|Add0~33 ));
// synopsys translate_off
defparam \comb_17|Add0~32 .lut_mask = 16'h3CCF;
defparam \comb_17|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N28
cycloneive_lcell_comb \comb_17|frame_counter~0 (
// Equation(s):
// \comb_17|frame_counter~0_combout  = (!\comb_17|Equal0~6_combout  & \comb_17|Add0~32_combout )

	.dataa(gnd),
	.datab(\comb_17|Equal0~6_combout ),
	.datac(\comb_17|Add0~32_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\comb_17|frame_counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_17|frame_counter~0 .lut_mask = 16'h3030;
defparam \comb_17|frame_counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y44_N29
dffeas \comb_17|frame_counter[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\comb_17|frame_counter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_17|frame_counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_17|frame_counter[16] .is_wysiwyg = "true";
defparam \comb_17|frame_counter[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N14
cycloneive_lcell_comb \comb_17|Add0~34 (
// Equation(s):
// \comb_17|Add0~34_combout  = (\comb_17|frame_counter [17] & (\comb_17|Add0~33  & VCC)) # (!\comb_17|frame_counter [17] & (!\comb_17|Add0~33 ))
// \comb_17|Add0~35  = CARRY((!\comb_17|frame_counter [17] & !\comb_17|Add0~33 ))

	.dataa(\comb_17|frame_counter [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_17|Add0~33 ),
	.combout(\comb_17|Add0~34_combout ),
	.cout(\comb_17|Add0~35 ));
// synopsys translate_off
defparam \comb_17|Add0~34 .lut_mask = 16'hA505;
defparam \comb_17|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N30
cycloneive_lcell_comb \comb_17|frame_counter~1 (
// Equation(s):
// \comb_17|frame_counter~1_combout  = (!\comb_17|Equal0~6_combout  & \comb_17|Add0~34_combout )

	.dataa(gnd),
	.datab(\comb_17|Equal0~6_combout ),
	.datac(\comb_17|Add0~34_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\comb_17|frame_counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb_17|frame_counter~1 .lut_mask = 16'h3030;
defparam \comb_17|frame_counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y44_N31
dffeas \comb_17|frame_counter[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\comb_17|frame_counter~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_17|frame_counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_17|frame_counter[17] .is_wysiwyg = "true";
defparam \comb_17|frame_counter[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N16
cycloneive_lcell_comb \comb_17|Add0~36 (
// Equation(s):
// \comb_17|Add0~36_combout  = (\comb_17|frame_counter [18] & ((GND) # (!\comb_17|Add0~35 ))) # (!\comb_17|frame_counter [18] & (\comb_17|Add0~35  $ (GND)))
// \comb_17|Add0~37  = CARRY((\comb_17|frame_counter [18]) # (!\comb_17|Add0~35 ))

	.dataa(gnd),
	.datab(\comb_17|frame_counter [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_17|Add0~35 ),
	.combout(\comb_17|Add0~36_combout ),
	.cout(\comb_17|Add0~37 ));
// synopsys translate_off
defparam \comb_17|Add0~36 .lut_mask = 16'h3CCF;
defparam \comb_17|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X48_Y44_N17
dffeas \comb_17|frame_counter[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\comb_17|Add0~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_17|frame_counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_17|frame_counter[18] .is_wysiwyg = "true";
defparam \comb_17|frame_counter[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N18
cycloneive_lcell_comb \comb_17|Add0~38 (
// Equation(s):
// \comb_17|Add0~38_combout  = \comb_17|Add0~37  $ (!\comb_17|frame_counter [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb_17|frame_counter [19]),
	.cin(\comb_17|Add0~37 ),
	.combout(\comb_17|Add0~38_combout ),
	.cout());
// synopsys translate_off
defparam \comb_17|Add0~38 .lut_mask = 16'hF00F;
defparam \comb_17|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X48_Y44_N19
dffeas \comb_17|frame_counter[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\comb_17|Add0~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_17|frame_counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_17|frame_counter[19] .is_wysiwyg = "true";
defparam \comb_17|frame_counter[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N24
cycloneive_lcell_comb \comb_17|Equal0~0 (
// Equation(s):
// \comb_17|Equal0~0_combout  = (!\comb_17|frame_counter [19] & (!\comb_17|frame_counter [18] & (!\comb_17|frame_counter [17] & !\comb_17|frame_counter [16])))

	.dataa(\comb_17|frame_counter [19]),
	.datab(\comb_17|frame_counter [18]),
	.datac(\comb_17|frame_counter [17]),
	.datad(\comb_17|frame_counter [16]),
	.cin(gnd),
	.combout(\comb_17|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_17|Equal0~0 .lut_mask = 16'h0001;
defparam \comb_17|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N24
cycloneive_lcell_comb \comb_17|Equal0~6 (
// Equation(s):
// \comb_17|Equal0~6_combout  = (\comb_17|Equal0~3_combout  & (\comb_17|Equal0~5_combout  & (\comb_17|Equal0~4_combout  & \comb_17|Equal0~0_combout )))

	.dataa(\comb_17|Equal0~3_combout ),
	.datab(\comb_17|Equal0~5_combout ),
	.datac(\comb_17|Equal0~4_combout ),
	.datad(\comb_17|Equal0~0_combout ),
	.cin(gnd),
	.combout(\comb_17|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \comb_17|Equal0~6 .lut_mask = 16'h8000;
defparam \comb_17|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N0
cycloneive_lcell_comb \comb_17|frame~feeder (
// Equation(s):
// \comb_17|frame~feeder_combout  = \comb_17|Equal0~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb_17|Equal0~6_combout ),
	.cin(gnd),
	.combout(\comb_17|frame~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comb_17|frame~feeder .lut_mask = 16'hFF00;
defparam \comb_17|frame~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y45_N1
dffeas \comb_17|frame (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\comb_17|frame~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_17|frame~q ),
	.prn(vcc));
// synopsys translate_off
defparam \comb_17|frame .is_wysiwyg = "true";
defparam \comb_17|frame .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N28
cycloneive_lcell_comb \WideOr6~0 (
// Equation(s):
// \WideOr6~0_combout  = (\SW[0]~input_o ) # ((!\state.UPDATE_PLAYER_2~q  & !\state.UPDATE_PLAYER_1~q ))

	.dataa(gnd),
	.datab(\state.UPDATE_PLAYER_2~q ),
	.datac(\state.UPDATE_PLAYER_1~q ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr6~0 .lut_mask = 16'hFF03;
defparam \WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N18
cycloneive_lcell_comb \state~22 (
// Equation(s):
// \state~22_combout  = (\state.IDLE~q  & !\SW[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state.IDLE~q ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\state~22_combout ),
	.cout());
// synopsys translate_off
defparam \state~22 .lut_mask = 16'h00F0;
defparam \state~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N14
cycloneive_lcell_comb \Selector40~1 (
// Equation(s):
// \Selector40~1_combout  = ((\state~22_combout  & (\comb_17|frame~q )) # (!\state~22_combout  & ((\Selector40~0_combout )))) # (!\WideOr6~0_combout )

	.dataa(\comb_17|frame~q ),
	.datab(\WideOr6~0_combout ),
	.datac(\Selector40~0_combout ),
	.datad(\state~22_combout ),
	.cin(gnd),
	.combout(\Selector40~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector40~1 .lut_mask = 16'hBBF3;
defparam \Selector40~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N24
cycloneive_lcell_comb \Selector43~0 (
// Equation(s):
// \Selector43~0_combout  = (\Selector40~1_combout  & (\state.UPDATE_PLAYER_2~q )) # (!\Selector40~1_combout  & ((\state.DRAW_PLAYER_2~q )))

	.dataa(gnd),
	.datab(\state.UPDATE_PLAYER_2~q ),
	.datac(\state.DRAW_PLAYER_2~q ),
	.datad(\Selector40~1_combout ),
	.cin(gnd),
	.combout(\Selector43~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector43~0 .lut_mask = 16'hCCF0;
defparam \Selector43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y46_N25
dffeas \state.DRAW_PLAYER_2 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Selector43~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.DRAW_PLAYER_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.DRAW_PLAYER_2 .is_wysiwyg = "true";
defparam \state.DRAW_PLAYER_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N0
cycloneive_lcell_comb \Selector37~2 (
// Equation(s):
// \Selector37~2_combout  = (!\SW[0]~input_o  & ((\state.INIT_PLAYER_2~q ) # (\state.DRAW_PLAYER_2~q )))

	.dataa(\state.INIT_PLAYER_2~q ),
	.datab(\state.DRAW_PLAYER_2~q ),
	.datac(gnd),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\Selector37~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector37~2 .lut_mask = 16'h00EE;
defparam \Selector37~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N22
cycloneive_lcell_comb \Selector37~4 (
// Equation(s):
// \Selector37~4_combout  = (\state.IDLE~q  & ((\Selector42~0_combout ) # ((!\comb_17|frame~q  & !\SW[0]~input_o ))))

	.dataa(\comb_17|frame~q ),
	.datab(\Selector42~0_combout ),
	.datac(\state.IDLE~q ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\Selector37~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector37~4 .lut_mask = 16'hC0D0;
defparam \Selector37~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N16
cycloneive_lcell_comb \Selector37~3 (
// Equation(s):
// \Selector37~3_combout  = (\Selector37~4_combout ) # ((\Selector37~2_combout  & ((\state~22_combout ) # (!\Selector3~1_combout ))))

	.dataa(\Selector37~2_combout ),
	.datab(\state~22_combout ),
	.datac(\Selector3~1_combout ),
	.datad(\Selector37~4_combout ),
	.cin(gnd),
	.combout(\Selector37~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector37~3 .lut_mask = 16'hFF8A;
defparam \Selector37~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y46_N17
dffeas \state.IDLE (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Selector37~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.IDLE .is_wysiwyg = "true";
defparam \state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N0
cycloneive_lcell_comb \Selector38~1 (
// Equation(s):
// \Selector38~1_combout  = (\state.IDLE~q  & (((\comb_17|frame~q )))) # (!\state.IDLE~q  & (!\Selector3~1_combout  & (\state.RESET_BLACK~q )))

	.dataa(\Selector3~1_combout ),
	.datab(\state.RESET_BLACK~q ),
	.datac(\state.IDLE~q ),
	.datad(\comb_17|frame~q ),
	.cin(gnd),
	.combout(\Selector38~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector38~1 .lut_mask = 16'hF404;
defparam \Selector38~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N2
cycloneive_lcell_comb \Selector38~2 (
// Equation(s):
// \Selector38~2_combout  = (\state~21_combout ) # ((\Selector38~0_combout ) # ((\Selector38~1_combout  & !\SW[0]~input_o )))

	.dataa(\Selector38~1_combout ),
	.datab(\state~21_combout ),
	.datac(\SW[0]~input_o ),
	.datad(\Selector38~0_combout ),
	.cin(gnd),
	.combout(\Selector38~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector38~2 .lut_mask = 16'hFFCE;
defparam \Selector38~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N10
cycloneive_lcell_comb \Selector34~0 (
// Equation(s):
// \Selector34~0_combout  = (\Selector38~2_combout ) # ((!\SW[0]~input_o  & \state.RESET_BLACK~q ))

	.dataa(\SW[0]~input_o ),
	.datab(\Selector38~2_combout ),
	.datac(\state.RESET_BLACK~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector34~0 .lut_mask = 16'hDCDC;
defparam \Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y45_N11
dffeas \state.RESET_BLACK (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Selector34~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.RESET_BLACK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.RESET_BLACK .is_wysiwyg = "true";
defparam \state.RESET_BLACK .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N4
cycloneive_lcell_comb \Selector42~0 (
// Equation(s):
// \Selector42~0_combout  = (!draw_counter[16] & (!\state.RESET_BLACK~q  & (!\SW[0]~input_o  & !draw_counter[17])))

	.dataa(draw_counter[16]),
	.datab(\state.RESET_BLACK~q ),
	.datac(\SW[0]~input_o ),
	.datad(draw_counter[17]),
	.cin(gnd),
	.combout(\Selector42~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector42~0 .lut_mask = 16'h0001;
defparam \Selector42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N16
cycloneive_lcell_comb \Selector42~1 (
// Equation(s):
// \Selector42~1_combout  = (\state~24_combout  & (((\Selector42~0_combout  & \state.UPDATE_PLAYER_2~q )) # (!\Selector3~1_combout ))) # (!\state~24_combout  & (\Selector42~0_combout  & (\state.UPDATE_PLAYER_2~q )))

	.dataa(\state~24_combout ),
	.datab(\Selector42~0_combout ),
	.datac(\state.UPDATE_PLAYER_2~q ),
	.datad(\Selector3~1_combout ),
	.cin(gnd),
	.combout(\Selector42~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector42~1 .lut_mask = 16'hC0EA;
defparam \Selector42~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y46_N17
dffeas \state.UPDATE_PLAYER_2 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Selector42~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.UPDATE_PLAYER_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.UPDATE_PLAYER_2 .is_wysiwyg = "true";
defparam \state.UPDATE_PLAYER_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N30
cycloneive_lcell_comb WideOr6(
// Equation(s):
// \WideOr6~combout  = (\SW[0]~input_o ) # ((!\state.UPDATE_PLAYER_2~q  & (!\state.IDLE~q  & !\state.UPDATE_PLAYER_1~q )))

	.dataa(\state.UPDATE_PLAYER_2~q ),
	.datab(\state.IDLE~q ),
	.datac(\state.UPDATE_PLAYER_1~q ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\WideOr6~combout ),
	.cout());
// synopsys translate_off
defparam WideOr6.lut_mask = 16'hFF01;
defparam WideOr6.sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y46_N17
dffeas \draw_counter[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Add0~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(draw_counter[0]),
	.prn(vcc));
// synopsys translate_off
defparam \draw_counter[0] .is_wysiwyg = "true";
defparam \draw_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N16
cycloneive_lcell_comb \Add0~2 (
// Equation(s):
// \Add0~2_combout  = (draw_counter[1] & (!\Add0~1 )) # (!draw_counter[1] & ((\Add0~1 ) # (GND)))
// \Add0~3  = CARRY((!\Add0~1 ) # (!draw_counter[1]))

	.dataa(gnd),
	.datab(draw_counter[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~1 ),
	.combout(\Add0~2_combout ),
	.cout(\Add0~3 ));
// synopsys translate_off
defparam \Add0~2 .lut_mask = 16'h3C3F;
defparam \Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N12
cycloneive_lcell_comb \Add0~52 (
// Equation(s):
// \Add0~52_combout  = (\Add0~2_combout  & !\Selector40~0_combout )

	.dataa(gnd),
	.datab(\Add0~2_combout ),
	.datac(gnd),
	.datad(\Selector40~0_combout ),
	.cin(gnd),
	.combout(\Add0~52_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~52 .lut_mask = 16'h00CC;
defparam \Add0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y46_N13
dffeas \draw_counter[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Add0~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(draw_counter[1]),
	.prn(vcc));
// synopsys translate_off
defparam \draw_counter[1] .is_wysiwyg = "true";
defparam \draw_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N18
cycloneive_lcell_comb \Add0~4 (
// Equation(s):
// \Add0~4_combout  = (draw_counter[2] & (\Add0~3  $ (GND))) # (!draw_counter[2] & (!\Add0~3  & VCC))
// \Add0~5  = CARRY((draw_counter[2] & !\Add0~3 ))

	.dataa(gnd),
	.datab(draw_counter[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~3 ),
	.combout(\Add0~4_combout ),
	.cout(\Add0~5 ));
// synopsys translate_off
defparam \Add0~4 .lut_mask = 16'hC30C;
defparam \Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N2
cycloneive_lcell_comb \Add0~51 (
// Equation(s):
// \Add0~51_combout  = (\Add0~4_combout  & !\Selector40~0_combout )

	.dataa(gnd),
	.datab(\Add0~4_combout ),
	.datac(gnd),
	.datad(\Selector40~0_combout ),
	.cin(gnd),
	.combout(\Add0~51_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~51 .lut_mask = 16'h00CC;
defparam \Add0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y46_N3
dffeas \draw_counter[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Add0~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(draw_counter[2]),
	.prn(vcc));
// synopsys translate_off
defparam \draw_counter[2] .is_wysiwyg = "true";
defparam \draw_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N20
cycloneive_lcell_comb \Add0~6 (
// Equation(s):
// \Add0~6_combout  = (draw_counter[3] & (!\Add0~5 )) # (!draw_counter[3] & ((\Add0~5 ) # (GND)))
// \Add0~7  = CARRY((!\Add0~5 ) # (!draw_counter[3]))

	.dataa(gnd),
	.datab(draw_counter[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~5 ),
	.combout(\Add0~6_combout ),
	.cout(\Add0~7 ));
// synopsys translate_off
defparam \Add0~6 .lut_mask = 16'h3C3F;
defparam \Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N0
cycloneive_lcell_comb \Add0~50 (
// Equation(s):
// \Add0~50_combout  = (\Add0~6_combout  & !\Selector40~0_combout )

	.dataa(gnd),
	.datab(\Add0~6_combout ),
	.datac(gnd),
	.datad(\Selector40~0_combout ),
	.cin(gnd),
	.combout(\Add0~50_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~50 .lut_mask = 16'h00CC;
defparam \Add0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y46_N1
dffeas \draw_counter[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Add0~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(draw_counter[3]),
	.prn(vcc));
// synopsys translate_off
defparam \draw_counter[3] .is_wysiwyg = "true";
defparam \draw_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N22
cycloneive_lcell_comb \Add0~8 (
// Equation(s):
// \Add0~8_combout  = (draw_counter[4] & (\Add0~7  $ (GND))) # (!draw_counter[4] & (!\Add0~7  & VCC))
// \Add0~9  = CARRY((draw_counter[4] & !\Add0~7 ))

	.dataa(draw_counter[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~7 ),
	.combout(\Add0~8_combout ),
	.cout(\Add0~9 ));
// synopsys translate_off
defparam \Add0~8 .lut_mask = 16'hA50A;
defparam \Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N6
cycloneive_lcell_comb \Add0~49 (
// Equation(s):
// \Add0~49_combout  = (\Add0~8_combout  & !\Selector40~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add0~8_combout ),
	.datad(\Selector40~0_combout ),
	.cin(gnd),
	.combout(\Add0~49_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~49 .lut_mask = 16'h00F0;
defparam \Add0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y46_N7
dffeas \draw_counter[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Add0~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(draw_counter[4]),
	.prn(vcc));
// synopsys translate_off
defparam \draw_counter[4] .is_wysiwyg = "true";
defparam \draw_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N24
cycloneive_lcell_comb \Add0~10 (
// Equation(s):
// \Add0~10_combout  = (draw_counter[5] & (!\Add0~9 )) # (!draw_counter[5] & ((\Add0~9 ) # (GND)))
// \Add0~11  = CARRY((!\Add0~9 ) # (!draw_counter[5]))

	.dataa(draw_counter[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~9 ),
	.combout(\Add0~10_combout ),
	.cout(\Add0~11 ));
// synopsys translate_off
defparam \Add0~10 .lut_mask = 16'h5A5F;
defparam \Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N6
cycloneive_lcell_comb \Add0~48 (
// Equation(s):
// \Add0~48_combout  = (\Add0~10_combout  & !\Selector40~0_combout )

	.dataa(gnd),
	.datab(\Add0~10_combout ),
	.datac(gnd),
	.datad(\Selector40~0_combout ),
	.cin(gnd),
	.combout(\Add0~48_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~48 .lut_mask = 16'h00CC;
defparam \Add0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y46_N7
dffeas \draw_counter[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Add0~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(draw_counter[5]),
	.prn(vcc));
// synopsys translate_off
defparam \draw_counter[5] .is_wysiwyg = "true";
defparam \draw_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N26
cycloneive_lcell_comb \Add0~12 (
// Equation(s):
// \Add0~12_combout  = (draw_counter[6] & (\Add0~11  $ (GND))) # (!draw_counter[6] & (!\Add0~11  & VCC))
// \Add0~13  = CARRY((draw_counter[6] & !\Add0~11 ))

	.dataa(gnd),
	.datab(draw_counter[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~11 ),
	.combout(\Add0~12_combout ),
	.cout(\Add0~13 ));
// synopsys translate_off
defparam \Add0~12 .lut_mask = 16'hC30C;
defparam \Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N4
cycloneive_lcell_comb \Add0~47 (
// Equation(s):
// \Add0~47_combout  = (\Add0~12_combout  & !\Selector40~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add0~12_combout ),
	.datad(\Selector40~0_combout ),
	.cin(gnd),
	.combout(\Add0~47_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~47 .lut_mask = 16'h00F0;
defparam \Add0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y46_N5
dffeas \draw_counter[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Add0~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(draw_counter[6]),
	.prn(vcc));
// synopsys translate_off
defparam \draw_counter[6] .is_wysiwyg = "true";
defparam \draw_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N28
cycloneive_lcell_comb \Add0~14 (
// Equation(s):
// \Add0~14_combout  = (draw_counter[7] & (!\Add0~13 )) # (!draw_counter[7] & ((\Add0~13 ) # (GND)))
// \Add0~15  = CARRY((!\Add0~13 ) # (!draw_counter[7]))

	.dataa(gnd),
	.datab(draw_counter[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~13 ),
	.combout(\Add0~14_combout ),
	.cout(\Add0~15 ));
// synopsys translate_off
defparam \Add0~14 .lut_mask = 16'h3C3F;
defparam \Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N8
cycloneive_lcell_comb \Add0~38 (
// Equation(s):
// \Add0~38_combout  = (\Add0~14_combout  & !\Selector40~0_combout )

	.dataa(gnd),
	.datab(\Add0~14_combout ),
	.datac(gnd),
	.datad(\Selector40~0_combout ),
	.cin(gnd),
	.combout(\Add0~38_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~38 .lut_mask = 16'h00CC;
defparam \Add0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y46_N9
dffeas \draw_counter[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Add0~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(draw_counter[7]),
	.prn(vcc));
// synopsys translate_off
defparam \draw_counter[7] .is_wysiwyg = "true";
defparam \draw_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N30
cycloneive_lcell_comb \Add0~16 (
// Equation(s):
// \Add0~16_combout  = (draw_counter[8] & (\Add0~15  $ (GND))) # (!draw_counter[8] & (!\Add0~15  & VCC))
// \Add0~17  = CARRY((draw_counter[8] & !\Add0~15 ))

	.dataa(draw_counter[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~15 ),
	.combout(\Add0~16_combout ),
	.cout(\Add0~17 ));
// synopsys translate_off
defparam \Add0~16 .lut_mask = 16'hA50A;
defparam \Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N10
cycloneive_lcell_comb \Add0~39 (
// Equation(s):
// \Add0~39_combout  = (\Add0~16_combout  & !\Selector40~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add0~16_combout ),
	.datad(\Selector40~0_combout ),
	.cin(gnd),
	.combout(\Add0~39_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~39 .lut_mask = 16'h00F0;
defparam \Add0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y46_N11
dffeas \draw_counter[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Add0~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(draw_counter[8]),
	.prn(vcc));
// synopsys translate_off
defparam \draw_counter[8] .is_wysiwyg = "true";
defparam \draw_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N0
cycloneive_lcell_comb \Add0~18 (
// Equation(s):
// \Add0~18_combout  = (draw_counter[9] & (!\Add0~17 )) # (!draw_counter[9] & ((\Add0~17 ) # (GND)))
// \Add0~19  = CARRY((!\Add0~17 ) # (!draw_counter[9]))

	.dataa(gnd),
	.datab(draw_counter[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~17 ),
	.combout(\Add0~18_combout ),
	.cout(\Add0~19 ));
// synopsys translate_off
defparam \Add0~18 .lut_mask = 16'h3C3F;
defparam \Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N20
cycloneive_lcell_comb \Add0~40 (
// Equation(s):
// \Add0~40_combout  = (\Add0~18_combout  & !\Selector40~0_combout )

	.dataa(gnd),
	.datab(\Add0~18_combout ),
	.datac(gnd),
	.datad(\Selector40~0_combout ),
	.cin(gnd),
	.combout(\Add0~40_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~40 .lut_mask = 16'h00CC;
defparam \Add0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y45_N21
dffeas \draw_counter[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Add0~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(draw_counter[9]),
	.prn(vcc));
// synopsys translate_off
defparam \draw_counter[9] .is_wysiwyg = "true";
defparam \draw_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N2
cycloneive_lcell_comb \Add0~20 (
// Equation(s):
// \Add0~20_combout  = (draw_counter[10] & (\Add0~19  $ (GND))) # (!draw_counter[10] & (!\Add0~19  & VCC))
// \Add0~21  = CARRY((draw_counter[10] & !\Add0~19 ))

	.dataa(draw_counter[10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~19 ),
	.combout(\Add0~20_combout ),
	.cout(\Add0~21 ));
// synopsys translate_off
defparam \Add0~20 .lut_mask = 16'hA50A;
defparam \Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N30
cycloneive_lcell_comb \Add0~41 (
// Equation(s):
// \Add0~41_combout  = (\Add0~20_combout  & !\Selector40~0_combout )

	.dataa(\Add0~20_combout ),
	.datab(gnd),
	.datac(\Selector40~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Add0~41_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~41 .lut_mask = 16'h0A0A;
defparam \Add0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y45_N31
dffeas \draw_counter[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Add0~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(draw_counter[10]),
	.prn(vcc));
// synopsys translate_off
defparam \draw_counter[10] .is_wysiwyg = "true";
defparam \draw_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N4
cycloneive_lcell_comb \Add0~22 (
// Equation(s):
// \Add0~22_combout  = (draw_counter[11] & (!\Add0~21 )) # (!draw_counter[11] & ((\Add0~21 ) # (GND)))
// \Add0~23  = CARRY((!\Add0~21 ) # (!draw_counter[11]))

	.dataa(draw_counter[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~21 ),
	.combout(\Add0~22_combout ),
	.cout(\Add0~23 ));
// synopsys translate_off
defparam \Add0~22 .lut_mask = 16'h5A5F;
defparam \Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N30
cycloneive_lcell_comb \Add0~43 (
// Equation(s):
// \Add0~43_combout  = (\Add0~22_combout  & !\Selector40~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add0~22_combout ),
	.datad(\Selector40~0_combout ),
	.cin(gnd),
	.combout(\Add0~43_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~43 .lut_mask = 16'h00F0;
defparam \Add0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y45_N31
dffeas \draw_counter[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Add0~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(draw_counter[11]),
	.prn(vcc));
// synopsys translate_off
defparam \draw_counter[11] .is_wysiwyg = "true";
defparam \draw_counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N6
cycloneive_lcell_comb \Add0~24 (
// Equation(s):
// \Add0~24_combout  = (draw_counter[12] & (\Add0~23  $ (GND))) # (!draw_counter[12] & (!\Add0~23  & VCC))
// \Add0~25  = CARRY((draw_counter[12] & !\Add0~23 ))

	.dataa(gnd),
	.datab(draw_counter[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~23 ),
	.combout(\Add0~24_combout ),
	.cout(\Add0~25 ));
// synopsys translate_off
defparam \Add0~24 .lut_mask = 16'hC30C;
defparam \Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N24
cycloneive_lcell_comb \Add0~44 (
// Equation(s):
// \Add0~44_combout  = (\Add0~24_combout  & !\Selector40~0_combout )

	.dataa(\Add0~24_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector40~0_combout ),
	.cin(gnd),
	.combout(\Add0~44_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~44 .lut_mask = 16'h00AA;
defparam \Add0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y45_N25
dffeas \draw_counter[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Add0~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(draw_counter[12]),
	.prn(vcc));
// synopsys translate_off
defparam \draw_counter[12] .is_wysiwyg = "true";
defparam \draw_counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N8
cycloneive_lcell_comb \Add0~26 (
// Equation(s):
// \Add0~26_combout  = (draw_counter[13] & (!\Add0~25 )) # (!draw_counter[13] & ((\Add0~25 ) # (GND)))
// \Add0~27  = CARRY((!\Add0~25 ) # (!draw_counter[13]))

	.dataa(draw_counter[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~25 ),
	.combout(\Add0~26_combout ),
	.cout(\Add0~27 ));
// synopsys translate_off
defparam \Add0~26 .lut_mask = 16'h5A5F;
defparam \Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N26
cycloneive_lcell_comb \Add0~45 (
// Equation(s):
// \Add0~45_combout  = (\Add0~26_combout  & !\Selector40~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add0~26_combout ),
	.datad(\Selector40~0_combout ),
	.cin(gnd),
	.combout(\Add0~45_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~45 .lut_mask = 16'h00F0;
defparam \Add0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y45_N27
dffeas \draw_counter[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Add0~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(draw_counter[13]),
	.prn(vcc));
// synopsys translate_off
defparam \draw_counter[13] .is_wysiwyg = "true";
defparam \draw_counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N10
cycloneive_lcell_comb \Add0~28 (
// Equation(s):
// \Add0~28_combout  = (draw_counter[14] & (\Add0~27  $ (GND))) # (!draw_counter[14] & (!\Add0~27  & VCC))
// \Add0~29  = CARRY((draw_counter[14] & !\Add0~27 ))

	.dataa(gnd),
	.datab(draw_counter[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~27 ),
	.combout(\Add0~28_combout ),
	.cout(\Add0~29 ));
// synopsys translate_off
defparam \Add0~28 .lut_mask = 16'hC30C;
defparam \Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N28
cycloneive_lcell_comb \Add0~46 (
// Equation(s):
// \Add0~46_combout  = (\Add0~28_combout  & !\Selector40~0_combout )

	.dataa(\Add0~28_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector40~0_combout ),
	.cin(gnd),
	.combout(\Add0~46_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~46 .lut_mask = 16'h00AA;
defparam \Add0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y45_N29
dffeas \draw_counter[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Add0~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(draw_counter[14]),
	.prn(vcc));
// synopsys translate_off
defparam \draw_counter[14] .is_wysiwyg = "true";
defparam \draw_counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N22
cycloneive_lcell_comb \LessThan1~1 (
// Equation(s):
// \LessThan1~1_combout  = (draw_counter[11]) # ((draw_counter[14]) # ((draw_counter[13]) # (draw_counter[12])))

	.dataa(draw_counter[11]),
	.datab(draw_counter[14]),
	.datac(draw_counter[13]),
	.datad(draw_counter[12]),
	.cin(gnd),
	.combout(\LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~1 .lut_mask = 16'hFFFE;
defparam \LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N12
cycloneive_lcell_comb \Add0~30 (
// Equation(s):
// \Add0~30_combout  = (draw_counter[15] & (!\Add0~29 )) # (!draw_counter[15] & ((\Add0~29 ) # (GND)))
// \Add0~31  = CARRY((!\Add0~29 ) # (!draw_counter[15]))

	.dataa(gnd),
	.datab(draw_counter[15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~29 ),
	.combout(\Add0~30_combout ),
	.cout(\Add0~31 ));
// synopsys translate_off
defparam \Add0~30 .lut_mask = 16'h3C3F;
defparam \Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N26
cycloneive_lcell_comb \Add0~42 (
// Equation(s):
// \Add0~42_combout  = (!\Selector40~0_combout  & \Add0~30_combout )

	.dataa(\Selector40~0_combout ),
	.datab(gnd),
	.datac(\Add0~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Add0~42_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~42 .lut_mask = 16'h5050;
defparam \Add0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y45_N27
dffeas \draw_counter[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Add0~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(draw_counter[15]),
	.prn(vcc));
// synopsys translate_off
defparam \draw_counter[15] .is_wysiwyg = "true";
defparam \draw_counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N24
cycloneive_lcell_comb \LessThan1~0 (
// Equation(s):
// \LessThan1~0_combout  = (draw_counter[10]) # ((draw_counter[9]) # ((draw_counter[8]) # (draw_counter[7])))

	.dataa(draw_counter[10]),
	.datab(draw_counter[9]),
	.datac(draw_counter[8]),
	.datad(draw_counter[7]),
	.cin(gnd),
	.combout(\LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~0 .lut_mask = 16'hFFFE;
defparam \LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N2
cycloneive_lcell_comb \LessThan1~2 (
// Equation(s):
// \LessThan1~2_combout  = (\LessThan1~1_combout ) # ((draw_counter[15]) # (\LessThan1~0_combout ))

	.dataa(gnd),
	.datab(\LessThan1~1_combout ),
	.datac(draw_counter[15]),
	.datad(\LessThan1~0_combout ),
	.cin(gnd),
	.combout(\LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~2 .lut_mask = 16'hFFFC;
defparam \LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N20
cycloneive_lcell_comb \Selector40~0 (
// Equation(s):
// \Selector40~0_combout  = ((\LessThan1~2_combout  & (!\SW[0]~input_o  & \state.RESET_BLACK~q ))) # (!\Selector3~0_combout )

	.dataa(\LessThan1~2_combout ),
	.datab(\Selector3~0_combout ),
	.datac(\SW[0]~input_o ),
	.datad(\state.RESET_BLACK~q ),
	.cin(gnd),
	.combout(\Selector40~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector40~0 .lut_mask = 16'h3B33;
defparam \Selector40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N14
cycloneive_lcell_comb \Add0~32 (
// Equation(s):
// \Add0~32_combout  = (draw_counter[16] & (\Add0~31  $ (GND))) # (!draw_counter[16] & (!\Add0~31  & VCC))
// \Add0~33  = CARRY((draw_counter[16] & !\Add0~31 ))

	.dataa(gnd),
	.datab(draw_counter[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~31 ),
	.combout(\Add0~32_combout ),
	.cout(\Add0~33 ));
// synopsys translate_off
defparam \Add0~32 .lut_mask = 16'hC30C;
defparam \Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N10
cycloneive_lcell_comb \Add0~34 (
// Equation(s):
// \Add0~34_combout  = (!\Selector40~0_combout  & \Add0~32_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Selector40~0_combout ),
	.datad(\Add0~32_combout ),
	.cin(gnd),
	.combout(\Add0~34_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~34 .lut_mask = 16'h0F00;
defparam \Add0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y45_N11
dffeas \draw_counter[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Add0~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(draw_counter[16]),
	.prn(vcc));
// synopsys translate_off
defparam \draw_counter[16] .is_wysiwyg = "true";
defparam \draw_counter[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N16
cycloneive_lcell_comb \Add0~35 (
// Equation(s):
// \Add0~35_combout  = \Add0~33  $ (draw_counter[17])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(draw_counter[17]),
	.cin(\Add0~33 ),
	.combout(\Add0~35_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~35 .lut_mask = 16'h0FF0;
defparam \Add0~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N18
cycloneive_lcell_comb \Add0~37 (
// Equation(s):
// \Add0~37_combout  = (\Add0~35_combout  & !\Selector40~0_combout )

	.dataa(gnd),
	.datab(\Add0~35_combout ),
	.datac(gnd),
	.datad(\Selector40~0_combout ),
	.cin(gnd),
	.combout(\Add0~37_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~37 .lut_mask = 16'h00CC;
defparam \Add0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y45_N19
dffeas \draw_counter[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Add0~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(draw_counter[17]),
	.prn(vcc));
// synopsys translate_off
defparam \draw_counter[17] .is_wysiwyg = "true";
defparam \draw_counter[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N4
cycloneive_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = (!draw_counter[17] & !draw_counter[16])

	.dataa(gnd),
	.datab(gnd),
	.datac(draw_counter[17]),
	.datad(draw_counter[16]),
	.cin(gnd),
	.combout(\Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~0 .lut_mask = 16'h000F;
defparam \Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N28
cycloneive_lcell_comb \Selector3~1 (
// Equation(s):
// \Selector3~1_combout  = (\Selector3~0_combout  & (!\LessThan1~0_combout  & (!draw_counter[15] & !\LessThan1~1_combout )))

	.dataa(\Selector3~0_combout ),
	.datab(\LessThan1~0_combout ),
	.datac(draw_counter[15]),
	.datad(\LessThan1~1_combout ),
	.cin(gnd),
	.combout(\Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~1 .lut_mask = 16'h0002;
defparam \Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N8
cycloneive_lcell_comb \Selector38~3 (
// Equation(s):
// \Selector38~3_combout  = (\state.IDLE~q  & (\comb_17|frame~q  & !\SW[0]~input_o ))

	.dataa(\state.IDLE~q ),
	.datab(gnd),
	.datac(\comb_17|frame~q ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\Selector38~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector38~3 .lut_mask = 16'h00A0;
defparam \Selector38~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N6
cycloneive_lcell_comb \Selector38~4 (
// Equation(s):
// \Selector38~4_combout  = (\Selector38~2_combout  & (\Selector38~3_combout  & (!\state~21_combout ))) # (!\Selector38~2_combout  & (((\state~20_combout ))))

	.dataa(\Selector38~2_combout ),
	.datab(\Selector38~3_combout ),
	.datac(\state~21_combout ),
	.datad(\state~20_combout ),
	.cin(gnd),
	.combout(\Selector38~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector38~4 .lut_mask = 16'h5D08;
defparam \Selector38~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y46_N7
dffeas \state.ERASE_PLAYER_1 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Selector38~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.ERASE_PLAYER_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.ERASE_PLAYER_1 .is_wysiwyg = "true";
defparam \state.ERASE_PLAYER_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N20
cycloneive_lcell_comb \state~20 (
// Equation(s):
// \state~20_combout  = (\state.ERASE_PLAYER_1~q  & !\SW[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state.ERASE_PLAYER_1~q ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\state~20_combout ),
	.cout());
// synopsys translate_off
defparam \state~20 .lut_mask = 16'h00F0;
defparam \state~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N2
cycloneive_lcell_comb \Selector39~0 (
// Equation(s):
// \Selector39~0_combout  = (\Selector3~1_combout  & (\Selector42~0_combout  & (\state.UPDATE_PLAYER_1~q ))) # (!\Selector3~1_combout  & ((\state~20_combout ) # ((\Selector42~0_combout  & \state.UPDATE_PLAYER_1~q ))))

	.dataa(\Selector3~1_combout ),
	.datab(\Selector42~0_combout ),
	.datac(\state.UPDATE_PLAYER_1~q ),
	.datad(\state~20_combout ),
	.cin(gnd),
	.combout(\Selector39~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector39~0 .lut_mask = 16'hD5C0;
defparam \Selector39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y46_N3
dffeas \state.UPDATE_PLAYER_1 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Selector39~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.UPDATE_PLAYER_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.UPDATE_PLAYER_1 .is_wysiwyg = "true";
defparam \state.UPDATE_PLAYER_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N20
cycloneive_lcell_comb \state~26 (
// Equation(s):
// \state~26_combout  = (\SW[0]~input_o ) # (!\state.UPDATE_PLAYER_1~q )

	.dataa(gnd),
	.datab(\SW[0]~input_o ),
	.datac(gnd),
	.datad(\state.UPDATE_PLAYER_1~q ),
	.cin(gnd),
	.combout(\state~26_combout ),
	.cout());
// synopsys translate_off
defparam \state~26 .lut_mask = 16'hCCFF;
defparam \state~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N6
cycloneive_lcell_comb \state~27 (
// Equation(s):
// \state~27_combout  = (\SW[0]~input_o ) # (!\state.UPDATE_PLAYER_2~q )

	.dataa(\state.UPDATE_PLAYER_2~q ),
	.datab(gnd),
	.datac(\SW[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\state~27_combout ),
	.cout());
// synopsys translate_off
defparam \state~27 .lut_mask = 16'hF5F5;
defparam \state~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N24
cycloneive_lcell_comb \Selector40~2 (
// Equation(s):
// \Selector40~2_combout  = (\state~23_combout  & (((!\state~26_combout  & \state~27_combout )) # (!\Selector40~1_combout ))) # (!\state~23_combout  & (!\state~26_combout  & (\state~27_combout )))

	.dataa(\state~23_combout ),
	.datab(\state~26_combout ),
	.datac(\state~27_combout ),
	.datad(\Selector40~1_combout ),
	.cin(gnd),
	.combout(\Selector40~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector40~2 .lut_mask = 16'h30BA;
defparam \Selector40~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y44_N25
dffeas \state.DRAW_PLAYER_1 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Selector40~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.DRAW_PLAYER_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.DRAW_PLAYER_1 .is_wysiwyg = "true";
defparam \state.DRAW_PLAYER_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N6
cycloneive_lcell_comb \state~23 (
// Equation(s):
// \state~23_combout  = (\state.DRAW_PLAYER_1~q  & !\SW[0]~input_o )

	.dataa(gnd),
	.datab(\state.DRAW_PLAYER_1~q ),
	.datac(\SW[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\state~23_combout ),
	.cout());
// synopsys translate_off
defparam \state~23 .lut_mask = 16'h0C0C;
defparam \state~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N8
cycloneive_lcell_comb \Selector41~2 (
// Equation(s):
// \Selector41~2_combout  = (\state~23_combout  & (((\Selector42~0_combout  & \state.ERASE_PLAYER_2~q )) # (!\Selector3~1_combout ))) # (!\state~23_combout  & (((\Selector42~0_combout  & \state.ERASE_PLAYER_2~q ))))

	.dataa(\state~23_combout ),
	.datab(\Selector3~1_combout ),
	.datac(\Selector42~0_combout ),
	.datad(\state.ERASE_PLAYER_2~q ),
	.cin(gnd),
	.combout(\Selector41~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector41~2 .lut_mask = 16'hF222;
defparam \Selector41~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N0
cycloneive_lcell_comb \Selector41~3 (
// Equation(s):
// \Selector41~3_combout  = (\Selector41~2_combout ) # ((!\SW[0]~input_o  & (\state.ERASE_PLAYER_2~q  & \Selector3~1_combout )))

	.dataa(\Selector41~2_combout ),
	.datab(\SW[0]~input_o ),
	.datac(\state.ERASE_PLAYER_2~q ),
	.datad(\Selector3~1_combout ),
	.cin(gnd),
	.combout(\Selector41~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector41~3 .lut_mask = 16'hBAAA;
defparam \Selector41~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y45_N1
dffeas \state.ERASE_PLAYER_2 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Selector41~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.ERASE_PLAYER_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.ERASE_PLAYER_2 .is_wysiwyg = "true";
defparam \state.ERASE_PLAYER_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N10
cycloneive_lcell_comb \WideOr3~0 (
// Equation(s):
// \WideOr3~0_combout  = (!\state.ERASE_PLAYER_2~q  & !\state.DRAW_PLAYER_2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state.ERASE_PLAYER_2~q ),
	.datad(\state.DRAW_PLAYER_2~q ),
	.cin(gnd),
	.combout(\WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr3~0 .lut_mask = 16'h000F;
defparam \WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N4
cycloneive_lcell_comb WideOr3(
// Equation(s):
// \WideOr3~combout  = ((\state.INIT_PLAYER_1~q ) # ((\state.IDLE~q ) # (\state.UPDATE_PLAYER_1~q ))) # (!\WideOr3~0_combout )

	.dataa(\WideOr3~0_combout ),
	.datab(\state.INIT_PLAYER_1~q ),
	.datac(\state.IDLE~q ),
	.datad(\state.UPDATE_PLAYER_1~q ),
	.cin(gnd),
	.combout(\WideOr3~combout ),
	.cout());
// synopsys translate_off
defparam WideOr3.lut_mask = 16'hFFFD;
defparam WideOr3.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N20
cycloneive_lcell_comb \WideOr2~0 (
// Equation(s):
// \WideOr2~0_combout  = (\state.INIT_PLAYER_2~q ) # ((\state.IDLE~q ) # ((\state.ERASE_PLAYER_2~q ) # (\state.DRAW_PLAYER_1~q )))

	.dataa(\state.INIT_PLAYER_2~q ),
	.datab(\state.IDLE~q ),
	.datac(\state.ERASE_PLAYER_2~q ),
	.datad(\state.DRAW_PLAYER_1~q ),
	.cin(gnd),
	.combout(\WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr2~0 .lut_mask = 16'hFFFE;
defparam \WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N14
cycloneive_lcell_comb \WideOr1~0 (
// Equation(s):
// \WideOr1~0_combout  = (\state.DRAW_PLAYER_1~q ) # ((\state.UPDATE_PLAYER_1~q ) # ((\state.ERASE_PLAYER_2~q ) # (\state.ERASE_PLAYER_1~q )))

	.dataa(\state.DRAW_PLAYER_1~q ),
	.datab(\state.UPDATE_PLAYER_1~q ),
	.datac(\state.ERASE_PLAYER_2~q ),
	.datad(\state.ERASE_PLAYER_1~q ),
	.cin(gnd),
	.combout(\WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr1~0 .lut_mask = 16'hFFFE;
defparam \WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N26
cycloneive_lcell_comb WideOr0(
// Equation(s):
// \WideOr0~combout  = (\state.UPDATE_PLAYER_2~q ) # (\state.DRAW_PLAYER_2~q )

	.dataa(gnd),
	.datab(\state.UPDATE_PLAYER_2~q ),
	.datac(gnd),
	.datad(\state.DRAW_PLAYER_2~q ),
	.cin(gnd),
	.combout(\WideOr0~combout ),
	.cout());
// synopsys translate_off
defparam WideOr0.lut_mask = 16'hFFCC;
defparam WideOr0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \VGA|mypll|altpll_component|pll (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\VGA|mypll|altpll_component|pll~FBOUT ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLOCK_50~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\VGA|mypll|altpll_component|pll~FBOUT ),
	.clk(\VGA|mypll|altpll_component|pll_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \VGA|mypll|altpll_component|pll .auto_settings = "false";
defparam \VGA|mypll|altpll_component|pll .bandwidth_type = "medium";
defparam \VGA|mypll|altpll_component|pll .c0_high = 12;
defparam \VGA|mypll|altpll_component|pll .c0_initial = 1;
defparam \VGA|mypll|altpll_component|pll .c0_low = 12;
defparam \VGA|mypll|altpll_component|pll .c0_mode = "even";
defparam \VGA|mypll|altpll_component|pll .c0_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c1_high = 0;
defparam \VGA|mypll|altpll_component|pll .c1_initial = 0;
defparam \VGA|mypll|altpll_component|pll .c1_low = 0;
defparam \VGA|mypll|altpll_component|pll .c1_mode = "bypass";
defparam \VGA|mypll|altpll_component|pll .c1_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c1_use_casc_in = "off";
defparam \VGA|mypll|altpll_component|pll .c2_high = 0;
defparam \VGA|mypll|altpll_component|pll .c2_initial = 0;
defparam \VGA|mypll|altpll_component|pll .c2_low = 0;
defparam \VGA|mypll|altpll_component|pll .c2_mode = "bypass";
defparam \VGA|mypll|altpll_component|pll .c2_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c2_use_casc_in = "off";
defparam \VGA|mypll|altpll_component|pll .c3_high = 0;
defparam \VGA|mypll|altpll_component|pll .c3_initial = 0;
defparam \VGA|mypll|altpll_component|pll .c3_low = 0;
defparam \VGA|mypll|altpll_component|pll .c3_mode = "bypass";
defparam \VGA|mypll|altpll_component|pll .c3_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c3_use_casc_in = "off";
defparam \VGA|mypll|altpll_component|pll .c4_high = 0;
defparam \VGA|mypll|altpll_component|pll .c4_initial = 0;
defparam \VGA|mypll|altpll_component|pll .c4_low = 0;
defparam \VGA|mypll|altpll_component|pll .c4_mode = "bypass";
defparam \VGA|mypll|altpll_component|pll .c4_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c4_use_casc_in = "off";
defparam \VGA|mypll|altpll_component|pll .charge_pump_current_bits = 1;
defparam \VGA|mypll|altpll_component|pll .clk0_counter = "c0";
defparam \VGA|mypll|altpll_component|pll .clk0_divide_by = 2;
defparam \VGA|mypll|altpll_component|pll .clk0_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk0_multiply_by = 1;
defparam \VGA|mypll|altpll_component|pll .clk0_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .clk1_counter = "unused";
defparam \VGA|mypll|altpll_component|pll .clk1_divide_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk1_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk1_multiply_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk1_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .clk2_counter = "unused";
defparam \VGA|mypll|altpll_component|pll .clk2_divide_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk2_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk2_multiply_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk2_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .clk3_counter = "unused";
defparam \VGA|mypll|altpll_component|pll .clk3_divide_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk3_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk3_multiply_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk3_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .clk4_counter = "unused";
defparam \VGA|mypll|altpll_component|pll .clk4_divide_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk4_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk4_multiply_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk4_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .compensate_clock = "clock0";
defparam \VGA|mypll|altpll_component|pll .inclk0_input_frequency = 20000;
defparam \VGA|mypll|altpll_component|pll .inclk1_input_frequency = 0;
defparam \VGA|mypll|altpll_component|pll .loop_filter_c_bits = 0;
defparam \VGA|mypll|altpll_component|pll .loop_filter_r_bits = 27;
defparam \VGA|mypll|altpll_component|pll .m = 12;
defparam \VGA|mypll|altpll_component|pll .m_initial = 1;
defparam \VGA|mypll|altpll_component|pll .m_ph = 0;
defparam \VGA|mypll|altpll_component|pll .n = 1;
defparam \VGA|mypll|altpll_component|pll .operation_mode = "normal";
defparam \VGA|mypll|altpll_component|pll .pfd_max = 200000;
defparam \VGA|mypll|altpll_component|pll .pfd_min = 3076;
defparam \VGA|mypll|altpll_component|pll .self_reset_on_loss_lock = "off";
defparam \VGA|mypll|altpll_component|pll .simulation_type = "timing";
defparam \VGA|mypll|altpll_component|pll .switch_over_type = "manual";
defparam \VGA|mypll|altpll_component|pll .vco_center = 1538;
defparam \VGA|mypll|altpll_component|pll .vco_divide_by = 0;
defparam \VGA|mypll|altpll_component|pll .vco_frequency_control = "auto";
defparam \VGA|mypll|altpll_component|pll .vco_max = 3333;
defparam \VGA|mypll|altpll_component|pll .vco_min = 1538;
defparam \VGA|mypll|altpll_component|pll .vco_multiply_by = 0;
defparam \VGA|mypll|altpll_component|pll .vco_phase_shift_step = 208;
defparam \VGA|mypll|altpll_component|pll .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \VGA|mypll|altpll_component|_clk0~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\VGA|mypll|altpll_component|_clk0 }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ));
// synopsys translate_off
defparam \VGA|mypll|altpll_component|_clk0~clkctrl .clock_type = "global clock";
defparam \VGA|mypll|altpll_component|_clk0~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X39_Y49_N0
cycloneive_lcell_comb \VGA|controller|Add0~0 (
// Equation(s):
// \VGA|controller|Add0~0_combout  = \VGA|controller|xCounter [0] $ (VCC)
// \VGA|controller|Add0~1  = CARRY(\VGA|controller|xCounter [0])

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|controller|Add0~0_combout ),
	.cout(\VGA|controller|Add0~1 ));
// synopsys translate_off
defparam \VGA|controller|Add0~0 .lut_mask = 16'h33CC;
defparam \VGA|controller|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y49_N1
dffeas \VGA|controller|xCounter[0] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[0] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y49_N2
cycloneive_lcell_comb \VGA|controller|Add0~2 (
// Equation(s):
// \VGA|controller|Add0~2_combout  = (\VGA|controller|xCounter [1] & (!\VGA|controller|Add0~1 )) # (!\VGA|controller|xCounter [1] & ((\VGA|controller|Add0~1 ) # (GND)))
// \VGA|controller|Add0~3  = CARRY((!\VGA|controller|Add0~1 ) # (!\VGA|controller|xCounter [1]))

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~1 ),
	.combout(\VGA|controller|Add0~2_combout ),
	.cout(\VGA|controller|Add0~3 ));
// synopsys translate_off
defparam \VGA|controller|Add0~2 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y49_N3
dffeas \VGA|controller|xCounter[1] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[1] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y49_N4
cycloneive_lcell_comb \VGA|controller|Add0~4 (
// Equation(s):
// \VGA|controller|Add0~4_combout  = (\VGA|controller|xCounter [2] & (\VGA|controller|Add0~3  $ (GND))) # (!\VGA|controller|xCounter [2] & (!\VGA|controller|Add0~3  & VCC))
// \VGA|controller|Add0~5  = CARRY((\VGA|controller|xCounter [2] & !\VGA|controller|Add0~3 ))

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~3 ),
	.combout(\VGA|controller|Add0~4_combout ),
	.cout(\VGA|controller|Add0~5 ));
// synopsys translate_off
defparam \VGA|controller|Add0~4 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y49_N5
dffeas \VGA|controller|xCounter[2] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[2] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y49_N6
cycloneive_lcell_comb \VGA|controller|Add0~6 (
// Equation(s):
// \VGA|controller|Add0~6_combout  = (\VGA|controller|xCounter [3] & (!\VGA|controller|Add0~5 )) # (!\VGA|controller|xCounter [3] & ((\VGA|controller|Add0~5 ) # (GND)))
// \VGA|controller|Add0~7  = CARRY((!\VGA|controller|Add0~5 ) # (!\VGA|controller|xCounter [3]))

	.dataa(\VGA|controller|xCounter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~5 ),
	.combout(\VGA|controller|Add0~6_combout ),
	.cout(\VGA|controller|Add0~7 ));
// synopsys translate_off
defparam \VGA|controller|Add0~6 .lut_mask = 16'h5A5F;
defparam \VGA|controller|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y49_N7
dffeas \VGA|controller|xCounter[3] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[3] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y49_N22
cycloneive_lcell_comb \VGA|controller|VGA_HS1~0 (
// Equation(s):
// \VGA|controller|VGA_HS1~0_combout  = (\VGA|controller|xCounter [3]) # ((\VGA|controller|xCounter [2]) # ((\VGA|controller|xCounter [0] & \VGA|controller|xCounter [1])))

	.dataa(\VGA|controller|xCounter [3]),
	.datab(\VGA|controller|xCounter [0]),
	.datac(\VGA|controller|xCounter [2]),
	.datad(\VGA|controller|xCounter [1]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_HS1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~0 .lut_mask = 16'hFEFA;
defparam \VGA|controller|VGA_HS1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y49_N8
cycloneive_lcell_comb \VGA|controller|Add0~8 (
// Equation(s):
// \VGA|controller|Add0~8_combout  = (\VGA|controller|xCounter [4] & (\VGA|controller|Add0~7  $ (GND))) # (!\VGA|controller|xCounter [4] & (!\VGA|controller|Add0~7  & VCC))
// \VGA|controller|Add0~9  = CARRY((\VGA|controller|xCounter [4] & !\VGA|controller|Add0~7 ))

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~7 ),
	.combout(\VGA|controller|Add0~8_combout ),
	.cout(\VGA|controller|Add0~9 ));
// synopsys translate_off
defparam \VGA|controller|Add0~8 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y49_N9
dffeas \VGA|controller|xCounter[4] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[4] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y49_N10
cycloneive_lcell_comb \VGA|controller|Add0~10 (
// Equation(s):
// \VGA|controller|Add0~10_combout  = (\VGA|controller|xCounter [5] & (!\VGA|controller|Add0~9 )) # (!\VGA|controller|xCounter [5] & ((\VGA|controller|Add0~9 ) # (GND)))
// \VGA|controller|Add0~11  = CARRY((!\VGA|controller|Add0~9 ) # (!\VGA|controller|xCounter [5]))

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~9 ),
	.combout(\VGA|controller|Add0~10_combout ),
	.cout(\VGA|controller|Add0~11 ));
// synopsys translate_off
defparam \VGA|controller|Add0~10 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y49_N12
cycloneive_lcell_comb \VGA|controller|Add0~12 (
// Equation(s):
// \VGA|controller|Add0~12_combout  = (\VGA|controller|xCounter [6] & (\VGA|controller|Add0~11  $ (GND))) # (!\VGA|controller|xCounter [6] & (!\VGA|controller|Add0~11  & VCC))
// \VGA|controller|Add0~13  = CARRY((\VGA|controller|xCounter [6] & !\VGA|controller|Add0~11 ))

	.dataa(\VGA|controller|xCounter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~11 ),
	.combout(\VGA|controller|Add0~12_combout ),
	.cout(\VGA|controller|Add0~13 ));
// synopsys translate_off
defparam \VGA|controller|Add0~12 .lut_mask = 16'hA50A;
defparam \VGA|controller|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y49_N13
dffeas \VGA|controller|xCounter[6] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[6] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y49_N26
cycloneive_lcell_comb \VGA|controller|Equal0~0 (
// Equation(s):
// \VGA|controller|Equal0~0_combout  = (!\VGA|controller|xCounter [6] & (\VGA|controller|xCounter [1] & (!\VGA|controller|xCounter [5] & \VGA|controller|xCounter [0])))

	.dataa(\VGA|controller|xCounter [6]),
	.datab(\VGA|controller|xCounter [1]),
	.datac(\VGA|controller|xCounter [5]),
	.datad(\VGA|controller|xCounter [0]),
	.cin(gnd),
	.combout(\VGA|controller|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Equal0~0 .lut_mask = 16'h0400;
defparam \VGA|controller|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y49_N14
cycloneive_lcell_comb \VGA|controller|Add0~14 (
// Equation(s):
// \VGA|controller|Add0~14_combout  = (\VGA|controller|xCounter [7] & (!\VGA|controller|Add0~13 )) # (!\VGA|controller|xCounter [7] & ((\VGA|controller|Add0~13 ) # (GND)))
// \VGA|controller|Add0~15  = CARRY((!\VGA|controller|Add0~13 ) # (!\VGA|controller|xCounter [7]))

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~13 ),
	.combout(\VGA|controller|Add0~14_combout ),
	.cout(\VGA|controller|Add0~15 ));
// synopsys translate_off
defparam \VGA|controller|Add0~14 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y49_N15
dffeas \VGA|controller|xCounter[7] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[7] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y49_N16
cycloneive_lcell_comb \VGA|controller|Add0~16 (
// Equation(s):
// \VGA|controller|Add0~16_combout  = (\VGA|controller|xCounter [8] & (\VGA|controller|Add0~15  $ (GND))) # (!\VGA|controller|xCounter [8] & (!\VGA|controller|Add0~15  & VCC))
// \VGA|controller|Add0~17  = CARRY((\VGA|controller|xCounter [8] & !\VGA|controller|Add0~15 ))

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~15 ),
	.combout(\VGA|controller|Add0~16_combout ),
	.cout(\VGA|controller|Add0~17 ));
// synopsys translate_off
defparam \VGA|controller|Add0~16 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y51_N30
cycloneive_lcell_comb \VGA|controller|xCounter~1 (
// Equation(s):
// \VGA|controller|xCounter~1_combout  = (!\VGA|controller|Equal0~2_combout  & \VGA|controller|Add0~16_combout )

	.dataa(gnd),
	.datab(\VGA|controller|Equal0~2_combout ),
	.datac(\VGA|controller|Add0~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA|controller|xCounter~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|xCounter~1 .lut_mask = 16'h3030;
defparam \VGA|controller|xCounter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y51_N31
dffeas \VGA|controller|xCounter[8] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|xCounter~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[8] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y49_N18
cycloneive_lcell_comb \VGA|controller|Add0~18 (
// Equation(s):
// \VGA|controller|Add0~18_combout  = \VGA|controller|xCounter [9] $ (\VGA|controller|Add0~17 )

	.dataa(\VGA|controller|xCounter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\VGA|controller|Add0~17 ),
	.combout(\VGA|controller|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Add0~18 .lut_mask = 16'h5A5A;
defparam \VGA|controller|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y51_N20
cycloneive_lcell_comb \VGA|controller|xCounter~0 (
// Equation(s):
// \VGA|controller|xCounter~0_combout  = (\VGA|controller|Add0~18_combout  & !\VGA|controller|Equal0~2_combout )

	.dataa(\VGA|controller|Add0~18_combout ),
	.datab(gnd),
	.datac(\VGA|controller|Equal0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA|controller|xCounter~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|xCounter~0 .lut_mask = 16'h0A0A;
defparam \VGA|controller|xCounter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y51_N21
dffeas \VGA|controller|xCounter[9] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|xCounter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[9] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y49_N28
cycloneive_lcell_comb \VGA|controller|Equal0~1 (
// Equation(s):
// \VGA|controller|Equal0~1_combout  = (\VGA|controller|xCounter [9] & (\VGA|controller|xCounter [4] & (!\VGA|controller|xCounter [7] & \VGA|controller|xCounter [8])))

	.dataa(\VGA|controller|xCounter [9]),
	.datab(\VGA|controller|xCounter [4]),
	.datac(\VGA|controller|xCounter [7]),
	.datad(\VGA|controller|xCounter [8]),
	.cin(gnd),
	.combout(\VGA|controller|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Equal0~1 .lut_mask = 16'h0800;
defparam \VGA|controller|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y49_N30
cycloneive_lcell_comb \VGA|controller|Equal0~2 (
// Equation(s):
// \VGA|controller|Equal0~2_combout  = (\VGA|controller|Equal0~0_combout  & (\VGA|controller|Equal0~1_combout  & (\VGA|controller|xCounter [2] & \VGA|controller|xCounter [3])))

	.dataa(\VGA|controller|Equal0~0_combout ),
	.datab(\VGA|controller|Equal0~1_combout ),
	.datac(\VGA|controller|xCounter [2]),
	.datad(\VGA|controller|xCounter [3]),
	.cin(gnd),
	.combout(\VGA|controller|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Equal0~2 .lut_mask = 16'h8000;
defparam \VGA|controller|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y49_N20
cycloneive_lcell_comb \VGA|controller|xCounter~2 (
// Equation(s):
// \VGA|controller|xCounter~2_combout  = (\VGA|controller|Add0~10_combout  & !\VGA|controller|Equal0~2_combout )

	.dataa(\VGA|controller|Add0~10_combout ),
	.datab(gnd),
	.datac(\VGA|controller|Equal0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA|controller|xCounter~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|xCounter~2 .lut_mask = 16'h0A0A;
defparam \VGA|controller|xCounter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y49_N21
dffeas \VGA|controller|xCounter[5] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|xCounter~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[5] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y49_N24
cycloneive_lcell_comb \VGA|controller|VGA_HS1~1 (
// Equation(s):
// \VGA|controller|VGA_HS1~1_combout  = (\VGA|controller|xCounter [5] & (\VGA|controller|VGA_HS1~0_combout  & (\VGA|controller|xCounter [4] & \VGA|controller|xCounter [6]))) # (!\VGA|controller|xCounter [5] & (!\VGA|controller|xCounter [6] & 
// ((!\VGA|controller|xCounter [4]) # (!\VGA|controller|VGA_HS1~0_combout ))))

	.dataa(\VGA|controller|VGA_HS1~0_combout ),
	.datab(\VGA|controller|xCounter [5]),
	.datac(\VGA|controller|xCounter [4]),
	.datad(\VGA|controller|xCounter [6]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_HS1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~1 .lut_mask = 16'h8013;
defparam \VGA|controller|VGA_HS1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y51_N0
cycloneive_lcell_comb \VGA|controller|VGA_HS1~2 (
// Equation(s):
// \VGA|controller|VGA_HS1~2_combout  = (\VGA|controller|VGA_HS1~1_combout ) # (((\VGA|controller|xCounter [8]) # (!\VGA|controller|xCounter [7])) # (!\VGA|controller|xCounter [9]))

	.dataa(\VGA|controller|VGA_HS1~1_combout ),
	.datab(\VGA|controller|xCounter [9]),
	.datac(\VGA|controller|xCounter [7]),
	.datad(\VGA|controller|xCounter [8]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_HS1~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~2 .lut_mask = 16'hFFBF;
defparam \VGA|controller|VGA_HS1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y51_N1
dffeas \VGA|controller|VGA_HS1 (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_HS1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_HS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_HS1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_HS1 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X38_Y73_N18
dffeas \VGA|controller|VGA_HS (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_HS1~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_HS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_HS .is_wysiwyg = "true";
defparam \VGA|controller|VGA_HS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y50_N12
cycloneive_lcell_comb \VGA|controller|Add1~0 (
// Equation(s):
// \VGA|controller|Add1~0_combout  = \VGA|controller|yCounter [0] $ (VCC)
// \VGA|controller|Add1~1  = CARRY(\VGA|controller|yCounter [0])

	.dataa(\VGA|controller|yCounter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|controller|Add1~0_combout ),
	.cout(\VGA|controller|Add1~1 ));
// synopsys translate_off
defparam \VGA|controller|Add1~0 .lut_mask = 16'h55AA;
defparam \VGA|controller|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y50_N10
cycloneive_lcell_comb \VGA|controller|yCounter[0]~10 (
// Equation(s):
// \VGA|controller|yCounter[0]~10_combout  = (\VGA|controller|Add1~0_combout  & (((!\VGA|controller|Equal0~2_combout  & \VGA|controller|yCounter [0])) # (!\VGA|controller|yCounter[8]~0_combout ))) # (!\VGA|controller|Add1~0_combout  & 
// (!\VGA|controller|Equal0~2_combout  & (\VGA|controller|yCounter [0])))

	.dataa(\VGA|controller|Add1~0_combout ),
	.datab(\VGA|controller|Equal0~2_combout ),
	.datac(\VGA|controller|yCounter [0]),
	.datad(\VGA|controller|yCounter[8]~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[0]~10 .lut_mask = 16'h30BA;
defparam \VGA|controller|yCounter[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y50_N11
dffeas \VGA|controller|yCounter[0] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[0] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y50_N24
cycloneive_lcell_comb \VGA|controller|Add1~12 (
// Equation(s):
// \VGA|controller|Add1~12_combout  = (\VGA|controller|yCounter [6] & (\VGA|controller|Add1~11  $ (GND))) # (!\VGA|controller|yCounter [6] & (!\VGA|controller|Add1~11  & VCC))
// \VGA|controller|Add1~13  = CARRY((\VGA|controller|yCounter [6] & !\VGA|controller|Add1~11 ))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~11 ),
	.combout(\VGA|controller|Add1~12_combout ),
	.cout(\VGA|controller|Add1~13 ));
// synopsys translate_off
defparam \VGA|controller|Add1~12 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y50_N26
cycloneive_lcell_comb \VGA|controller|Add1~14 (
// Equation(s):
// \VGA|controller|Add1~14_combout  = (\VGA|controller|yCounter [7] & (!\VGA|controller|Add1~13 )) # (!\VGA|controller|yCounter [7] & ((\VGA|controller|Add1~13 ) # (GND)))
// \VGA|controller|Add1~15  = CARRY((!\VGA|controller|Add1~13 ) # (!\VGA|controller|yCounter [7]))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~13 ),
	.combout(\VGA|controller|Add1~14_combout ),
	.cout(\VGA|controller|Add1~15 ));
// synopsys translate_off
defparam \VGA|controller|Add1~14 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y50_N10
cycloneive_lcell_comb \VGA|controller|yCounter[7]~2 (
// Equation(s):
// \VGA|controller|yCounter[7]~2_combout  = (\VGA|controller|Add1~14_combout  & (((!\VGA|controller|Equal0~2_combout  & \VGA|controller|yCounter [7])) # (!\VGA|controller|yCounter[8]~0_combout ))) # (!\VGA|controller|Add1~14_combout  & 
// (!\VGA|controller|Equal0~2_combout  & (\VGA|controller|yCounter [7])))

	.dataa(\VGA|controller|Add1~14_combout ),
	.datab(\VGA|controller|Equal0~2_combout ),
	.datac(\VGA|controller|yCounter [7]),
	.datad(\VGA|controller|yCounter[8]~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[7]~2 .lut_mask = 16'h30BA;
defparam \VGA|controller|yCounter[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y50_N11
dffeas \VGA|controller|yCounter[7] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[7]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[7] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y50_N28
cycloneive_lcell_comb \VGA|controller|Add1~16 (
// Equation(s):
// \VGA|controller|Add1~16_combout  = (\VGA|controller|yCounter [8] & (\VGA|controller|Add1~15  $ (GND))) # (!\VGA|controller|yCounter [8] & (!\VGA|controller|Add1~15  & VCC))
// \VGA|controller|Add1~17  = CARRY((\VGA|controller|yCounter [8] & !\VGA|controller|Add1~15 ))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~15 ),
	.combout(\VGA|controller|Add1~16_combout ),
	.cout(\VGA|controller|Add1~17 ));
// synopsys translate_off
defparam \VGA|controller|Add1~16 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y50_N0
cycloneive_lcell_comb \VGA|controller|yCounter[8]~1 (
// Equation(s):
// \VGA|controller|yCounter[8]~1_combout  = (\VGA|controller|Equal0~2_combout  & (\VGA|controller|Add1~16_combout  & ((!\VGA|controller|yCounter[8]~0_combout )))) # (!\VGA|controller|Equal0~2_combout  & ((\VGA|controller|yCounter [8]) # 
// ((\VGA|controller|Add1~16_combout  & !\VGA|controller|yCounter[8]~0_combout ))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|Add1~16_combout ),
	.datac(\VGA|controller|yCounter [8]),
	.datad(\VGA|controller|yCounter[8]~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[8]~1 .lut_mask = 16'h50DC;
defparam \VGA|controller|yCounter[8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y50_N1
dffeas \VGA|controller|yCounter[8] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[8]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[8] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y50_N14
cycloneive_lcell_comb \VGA|controller|Add1~2 (
// Equation(s):
// \VGA|controller|Add1~2_combout  = (\VGA|controller|yCounter [1] & (!\VGA|controller|Add1~1 )) # (!\VGA|controller|yCounter [1] & ((\VGA|controller|Add1~1 ) # (GND)))
// \VGA|controller|Add1~3  = CARRY((!\VGA|controller|Add1~1 ) # (!\VGA|controller|yCounter [1]))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~1 ),
	.combout(\VGA|controller|Add1~2_combout ),
	.cout(\VGA|controller|Add1~3 ));
// synopsys translate_off
defparam \VGA|controller|Add1~2 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y50_N0
cycloneive_lcell_comb \VGA|controller|yCounter[1]~9 (
// Equation(s):
// \VGA|controller|yCounter[1]~9_combout  = (\VGA|controller|Add1~2_combout  & (((!\VGA|controller|Equal0~2_combout  & \VGA|controller|yCounter [1])) # (!\VGA|controller|yCounter[8]~0_combout ))) # (!\VGA|controller|Add1~2_combout  & 
// (!\VGA|controller|Equal0~2_combout  & (\VGA|controller|yCounter [1])))

	.dataa(\VGA|controller|Add1~2_combout ),
	.datab(\VGA|controller|Equal0~2_combout ),
	.datac(\VGA|controller|yCounter [1]),
	.datad(\VGA|controller|yCounter[8]~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[1]~9 .lut_mask = 16'h30BA;
defparam \VGA|controller|yCounter[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y50_N1
dffeas \VGA|controller|yCounter[1] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[1] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y50_N2
cycloneive_lcell_comb \VGA|controller|always1~1 (
// Equation(s):
// \VGA|controller|always1~1_combout  = (!\VGA|controller|yCounter [0] & (!\VGA|controller|yCounter [8] & (!\VGA|controller|yCounter [1] & !\VGA|controller|yCounter [7])))

	.dataa(\VGA|controller|yCounter [0]),
	.datab(\VGA|controller|yCounter [8]),
	.datac(\VGA|controller|yCounter [1]),
	.datad(\VGA|controller|yCounter [7]),
	.cin(gnd),
	.combout(\VGA|controller|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|always1~1 .lut_mask = 16'h0001;
defparam \VGA|controller|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y50_N4
cycloneive_lcell_comb \VGA|controller|always1~2 (
// Equation(s):
// \VGA|controller|always1~2_combout  = (!\VGA|controller|yCounter [5] & !\VGA|controller|yCounter [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA|controller|yCounter [5]),
	.datad(\VGA|controller|yCounter [6]),
	.cin(gnd),
	.combout(\VGA|controller|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|always1~2 .lut_mask = 16'h000F;
defparam \VGA|controller|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y50_N30
cycloneive_lcell_comb \VGA|controller|Add1~18 (
// Equation(s):
// \VGA|controller|Add1~18_combout  = \VGA|controller|Add1~17  $ (\VGA|controller|yCounter [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|controller|yCounter [9]),
	.cin(\VGA|controller|Add1~17 ),
	.combout(\VGA|controller|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Add1~18 .lut_mask = 16'h0FF0;
defparam \VGA|controller|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y50_N6
cycloneive_lcell_comb \VGA|controller|yCounter[9]~8 (
// Equation(s):
// \VGA|controller|yCounter[9]~8_combout  = (\VGA|controller|Add1~18_combout  & (((!\VGA|controller|Equal0~2_combout  & \VGA|controller|yCounter [9])) # (!\VGA|controller|yCounter[8]~0_combout ))) # (!\VGA|controller|Add1~18_combout  & 
// (!\VGA|controller|Equal0~2_combout  & (\VGA|controller|yCounter [9])))

	.dataa(\VGA|controller|Add1~18_combout ),
	.datab(\VGA|controller|Equal0~2_combout ),
	.datac(\VGA|controller|yCounter [9]),
	.datad(\VGA|controller|yCounter[8]~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[9]~8 .lut_mask = 16'h30BA;
defparam \VGA|controller|yCounter[9]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y50_N7
dffeas \VGA|controller|yCounter[9] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[9]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[9] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y50_N16
cycloneive_lcell_comb \VGA|controller|Add1~4 (
// Equation(s):
// \VGA|controller|Add1~4_combout  = (\VGA|controller|yCounter [2] & (\VGA|controller|Add1~3  $ (GND))) # (!\VGA|controller|yCounter [2] & (!\VGA|controller|Add1~3  & VCC))
// \VGA|controller|Add1~5  = CARRY((\VGA|controller|yCounter [2] & !\VGA|controller|Add1~3 ))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~3 ),
	.combout(\VGA|controller|Add1~4_combout ),
	.cout(\VGA|controller|Add1~5 ));
// synopsys translate_off
defparam \VGA|controller|Add1~4 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y50_N4
cycloneive_lcell_comb \VGA|controller|yCounter[2]~7 (
// Equation(s):
// \VGA|controller|yCounter[2]~7_combout  = (\VGA|controller|Add1~4_combout  & (((!\VGA|controller|Equal0~2_combout  & \VGA|controller|yCounter [2])) # (!\VGA|controller|yCounter[8]~0_combout ))) # (!\VGA|controller|Add1~4_combout  & 
// (!\VGA|controller|Equal0~2_combout  & (\VGA|controller|yCounter [2])))

	.dataa(\VGA|controller|Add1~4_combout ),
	.datab(\VGA|controller|Equal0~2_combout ),
	.datac(\VGA|controller|yCounter [2]),
	.datad(\VGA|controller|yCounter[8]~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[2]~7 .lut_mask = 16'h30BA;
defparam \VGA|controller|yCounter[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y50_N5
dffeas \VGA|controller|yCounter[2] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[2]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[2] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y50_N18
cycloneive_lcell_comb \VGA|controller|Add1~6 (
// Equation(s):
// \VGA|controller|Add1~6_combout  = (\VGA|controller|yCounter [3] & (!\VGA|controller|Add1~5 )) # (!\VGA|controller|yCounter [3] & ((\VGA|controller|Add1~5 ) # (GND)))
// \VGA|controller|Add1~7  = CARRY((!\VGA|controller|Add1~5 ) # (!\VGA|controller|yCounter [3]))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~5 ),
	.combout(\VGA|controller|Add1~6_combout ),
	.cout(\VGA|controller|Add1~7 ));
// synopsys translate_off
defparam \VGA|controller|Add1~6 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y50_N2
cycloneive_lcell_comb \VGA|controller|yCounter[3]~6 (
// Equation(s):
// \VGA|controller|yCounter[3]~6_combout  = (\VGA|controller|yCounter[8]~0_combout  & (!\VGA|controller|Equal0~2_combout  & (\VGA|controller|yCounter [3]))) # (!\VGA|controller|yCounter[8]~0_combout  & ((\VGA|controller|Add1~6_combout ) # 
// ((!\VGA|controller|Equal0~2_combout  & \VGA|controller|yCounter [3]))))

	.dataa(\VGA|controller|yCounter[8]~0_combout ),
	.datab(\VGA|controller|Equal0~2_combout ),
	.datac(\VGA|controller|yCounter [3]),
	.datad(\VGA|controller|Add1~6_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[3]~6 .lut_mask = 16'h7530;
defparam \VGA|controller|yCounter[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y50_N3
dffeas \VGA|controller|yCounter[3] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[3]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[3] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y50_N24
cycloneive_lcell_comb \VGA|controller|always1~0 (
// Equation(s):
// \VGA|controller|always1~0_combout  = (!\VGA|controller|yCounter [4] & (\VGA|controller|yCounter [9] & (\VGA|controller|yCounter [2] & \VGA|controller|yCounter [3])))

	.dataa(\VGA|controller|yCounter [4]),
	.datab(\VGA|controller|yCounter [9]),
	.datac(\VGA|controller|yCounter [2]),
	.datad(\VGA|controller|yCounter [3]),
	.cin(gnd),
	.combout(\VGA|controller|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|always1~0 .lut_mask = 16'h4000;
defparam \VGA|controller|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y50_N6
cycloneive_lcell_comb \VGA|controller|yCounter[8]~0 (
// Equation(s):
// \VGA|controller|yCounter[8]~0_combout  = ((\VGA|controller|always1~1_combout  & (\VGA|controller|always1~2_combout  & \VGA|controller|always1~0_combout ))) # (!\VGA|controller|Equal0~2_combout )

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|always1~1_combout ),
	.datac(\VGA|controller|always1~2_combout ),
	.datad(\VGA|controller|always1~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[8]~0 .lut_mask = 16'hD555;
defparam \VGA|controller|yCounter[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y50_N20
cycloneive_lcell_comb \VGA|controller|Add1~8 (
// Equation(s):
// \VGA|controller|Add1~8_combout  = (\VGA|controller|yCounter [4] & (\VGA|controller|Add1~7  $ (GND))) # (!\VGA|controller|yCounter [4] & (!\VGA|controller|Add1~7  & VCC))
// \VGA|controller|Add1~9  = CARRY((\VGA|controller|yCounter [4] & !\VGA|controller|Add1~7 ))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~7 ),
	.combout(\VGA|controller|Add1~8_combout ),
	.cout(\VGA|controller|Add1~9 ));
// synopsys translate_off
defparam \VGA|controller|Add1~8 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y50_N8
cycloneive_lcell_comb \VGA|controller|yCounter[4]~5 (
// Equation(s):
// \VGA|controller|yCounter[4]~5_combout  = (\VGA|controller|yCounter[8]~0_combout  & (!\VGA|controller|Equal0~2_combout  & (\VGA|controller|yCounter [4]))) # (!\VGA|controller|yCounter[8]~0_combout  & ((\VGA|controller|Add1~8_combout ) # 
// ((!\VGA|controller|Equal0~2_combout  & \VGA|controller|yCounter [4]))))

	.dataa(\VGA|controller|yCounter[8]~0_combout ),
	.datab(\VGA|controller|Equal0~2_combout ),
	.datac(\VGA|controller|yCounter [4]),
	.datad(\VGA|controller|Add1~8_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[4]~5 .lut_mask = 16'h7530;
defparam \VGA|controller|yCounter[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y50_N9
dffeas \VGA|controller|yCounter[4] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[4]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[4] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y50_N22
cycloneive_lcell_comb \VGA|controller|Add1~10 (
// Equation(s):
// \VGA|controller|Add1~10_combout  = (\VGA|controller|yCounter [5] & (!\VGA|controller|Add1~9 )) # (!\VGA|controller|yCounter [5] & ((\VGA|controller|Add1~9 ) # (GND)))
// \VGA|controller|Add1~11  = CARRY((!\VGA|controller|Add1~9 ) # (!\VGA|controller|yCounter [5]))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~9 ),
	.combout(\VGA|controller|Add1~10_combout ),
	.cout(\VGA|controller|Add1~11 ));
// synopsys translate_off
defparam \VGA|controller|Add1~10 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y50_N14
cycloneive_lcell_comb \VGA|controller|yCounter[5]~4 (
// Equation(s):
// \VGA|controller|yCounter[5]~4_combout  = (\VGA|controller|Equal0~2_combout  & (\VGA|controller|Add1~10_combout  & ((!\VGA|controller|yCounter[8]~0_combout )))) # (!\VGA|controller|Equal0~2_combout  & ((\VGA|controller|yCounter [5]) # 
// ((\VGA|controller|Add1~10_combout  & !\VGA|controller|yCounter[8]~0_combout ))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|Add1~10_combout ),
	.datac(\VGA|controller|yCounter [5]),
	.datad(\VGA|controller|yCounter[8]~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[5]~4 .lut_mask = 16'h50DC;
defparam \VGA|controller|yCounter[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y50_N15
dffeas \VGA|controller|yCounter[5] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[5]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[5] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y50_N12
cycloneive_lcell_comb \VGA|controller|yCounter[6]~3 (
// Equation(s):
// \VGA|controller|yCounter[6]~3_combout  = (\VGA|controller|Equal0~2_combout  & (\VGA|controller|Add1~12_combout  & ((!\VGA|controller|yCounter[8]~0_combout )))) # (!\VGA|controller|Equal0~2_combout  & ((\VGA|controller|yCounter [6]) # 
// ((\VGA|controller|Add1~12_combout  & !\VGA|controller|yCounter[8]~0_combout ))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|Add1~12_combout ),
	.datac(\VGA|controller|yCounter [6]),
	.datad(\VGA|controller|yCounter[8]~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[6]~3 .lut_mask = 16'h50DC;
defparam \VGA|controller|yCounter[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y50_N13
dffeas \VGA|controller|yCounter[6] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[6]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[6] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y50_N8
cycloneive_lcell_comb \VGA|controller|VGA_VS1~1 (
// Equation(s):
// \VGA|controller|VGA_VS1~1_combout  = (\VGA|controller|yCounter [6] & (\VGA|controller|yCounter [8] & (\VGA|controller|yCounter [5] & \VGA|controller|yCounter [7])))

	.dataa(\VGA|controller|yCounter [6]),
	.datab(\VGA|controller|yCounter [8]),
	.datac(\VGA|controller|yCounter [5]),
	.datad(\VGA|controller|yCounter [7]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_VS1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~1 .lut_mask = 16'h8000;
defparam \VGA|controller|VGA_VS1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y50_N0
cycloneive_lcell_comb \VGA|controller|VGA_VS1~0 (
// Equation(s):
// \VGA|controller|VGA_VS1~0_combout  = (\VGA|controller|yCounter [4]) # ((\VGA|controller|yCounter [9]) # ((!\VGA|controller|yCounter [3]) # (!\VGA|controller|yCounter [2])))

	.dataa(\VGA|controller|yCounter [4]),
	.datab(\VGA|controller|yCounter [9]),
	.datac(\VGA|controller|yCounter [2]),
	.datad(\VGA|controller|yCounter [3]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_VS1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~0 .lut_mask = 16'hEFFF;
defparam \VGA|controller|VGA_VS1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y50_N30
cycloneive_lcell_comb \VGA|controller|VGA_VS1~2 (
// Equation(s):
// \VGA|controller|VGA_VS1~2_combout  = ((\VGA|controller|VGA_VS1~0_combout ) # (\VGA|controller|yCounter [0] $ (!\VGA|controller|yCounter [1]))) # (!\VGA|controller|VGA_VS1~1_combout )

	.dataa(\VGA|controller|VGA_VS1~1_combout ),
	.datab(\VGA|controller|yCounter [0]),
	.datac(\VGA|controller|yCounter [1]),
	.datad(\VGA|controller|VGA_VS1~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|VGA_VS1~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~2 .lut_mask = 16'hFFD7;
defparam \VGA|controller|VGA_VS1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y50_N31
dffeas \VGA|controller|VGA_VS1 (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_VS1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_VS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_VS1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_VS1 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X54_Y73_N4
dffeas \VGA|controller|VGA_VS (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_VS1~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_VS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_VS .is_wysiwyg = "true";
defparam \VGA|controller|VGA_VS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y51_N24
cycloneive_lcell_comb \VGA|controller|VGA_BLANK1~0 (
// Equation(s):
// \VGA|controller|VGA_BLANK1~0_combout  = (!\VGA|controller|yCounter [9] & (((!\VGA|controller|xCounter [7] & !\VGA|controller|xCounter [8])) # (!\VGA|controller|xCounter [9])))

	.dataa(\VGA|controller|yCounter [9]),
	.datab(\VGA|controller|xCounter [9]),
	.datac(\VGA|controller|xCounter [7]),
	.datad(\VGA|controller|xCounter [8]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_BLANK1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1~0 .lut_mask = 16'h1115;
defparam \VGA|controller|VGA_BLANK1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y51_N2
cycloneive_lcell_comb \VGA|controller|VGA_BLANK1~1 (
// Equation(s):
// \VGA|controller|VGA_BLANK1~1_combout  = (!\VGA|controller|VGA_VS1~1_combout  & \VGA|controller|VGA_BLANK1~0_combout )

	.dataa(\VGA|controller|VGA_VS1~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|controller|VGA_BLANK1~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|VGA_BLANK1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1~1 .lut_mask = 16'h5500;
defparam \VGA|controller|VGA_BLANK1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y51_N3
dffeas \VGA|controller|VGA_BLANK1 (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_BLANK1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_BLANK1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_BLANK1 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X31_Y73_N11
dffeas \VGA|controller|VGA_BLANK (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_BLANK1~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_BLANK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK .is_wysiwyg = "true";
defparam \VGA|controller|VGA_BLANK .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y50_N16
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~0 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~0_combout  = (\VGA|controller|yCounter [4] & (\VGA|controller|yCounter [2] $ (VCC))) # (!\VGA|controller|yCounter [4] & (\VGA|controller|yCounter [2] & VCC))
// \VGA|controller|controller_translator|Add0~1  = CARRY((\VGA|controller|yCounter [4] & \VGA|controller|yCounter [2]))

	.dataa(\VGA|controller|yCounter [4]),
	.datab(\VGA|controller|yCounter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|controller|controller_translator|Add0~0_combout ),
	.cout(\VGA|controller|controller_translator|Add0~1 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~0 .lut_mask = 16'h6688;
defparam \VGA|controller|controller_translator|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y50_N18
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~2 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~2_combout  = (\VGA|controller|yCounter [3] & ((\VGA|controller|yCounter [5] & (\VGA|controller|controller_translator|Add0~1  & VCC)) # (!\VGA|controller|yCounter [5] & 
// (!\VGA|controller|controller_translator|Add0~1 )))) # (!\VGA|controller|yCounter [3] & ((\VGA|controller|yCounter [5] & (!\VGA|controller|controller_translator|Add0~1 )) # (!\VGA|controller|yCounter [5] & ((\VGA|controller|controller_translator|Add0~1 ) # 
// (GND)))))
// \VGA|controller|controller_translator|Add0~3  = CARRY((\VGA|controller|yCounter [3] & (!\VGA|controller|yCounter [5] & !\VGA|controller|controller_translator|Add0~1 )) # (!\VGA|controller|yCounter [3] & ((!\VGA|controller|controller_translator|Add0~1 ) # 
// (!\VGA|controller|yCounter [5]))))

	.dataa(\VGA|controller|yCounter [3]),
	.datab(\VGA|controller|yCounter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~1 ),
	.combout(\VGA|controller|controller_translator|Add0~2_combout ),
	.cout(\VGA|controller|controller_translator|Add0~3 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~2 .lut_mask = 16'h9617;
defparam \VGA|controller|controller_translator|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y50_N20
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~4 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~4_combout  = ((\VGA|controller|yCounter [6] $ (\VGA|controller|yCounter [4] $ (!\VGA|controller|controller_translator|Add0~3 )))) # (GND)
// \VGA|controller|controller_translator|Add0~5  = CARRY((\VGA|controller|yCounter [6] & ((\VGA|controller|yCounter [4]) # (!\VGA|controller|controller_translator|Add0~3 ))) # (!\VGA|controller|yCounter [6] & (\VGA|controller|yCounter [4] & 
// !\VGA|controller|controller_translator|Add0~3 )))

	.dataa(\VGA|controller|yCounter [6]),
	.datab(\VGA|controller|yCounter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~3 ),
	.combout(\VGA|controller|controller_translator|Add0~4_combout ),
	.cout(\VGA|controller|controller_translator|Add0~5 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~4 .lut_mask = 16'h698E;
defparam \VGA|controller|controller_translator|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y50_N22
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~6 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~6_combout  = (\VGA|controller|yCounter [7] & ((\VGA|controller|yCounter [5] & (\VGA|controller|controller_translator|Add0~5  & VCC)) # (!\VGA|controller|yCounter [5] & 
// (!\VGA|controller|controller_translator|Add0~5 )))) # (!\VGA|controller|yCounter [7] & ((\VGA|controller|yCounter [5] & (!\VGA|controller|controller_translator|Add0~5 )) # (!\VGA|controller|yCounter [5] & ((\VGA|controller|controller_translator|Add0~5 ) # 
// (GND)))))
// \VGA|controller|controller_translator|Add0~7  = CARRY((\VGA|controller|yCounter [7] & (!\VGA|controller|yCounter [5] & !\VGA|controller|controller_translator|Add0~5 )) # (!\VGA|controller|yCounter [7] & ((!\VGA|controller|controller_translator|Add0~5 ) # 
// (!\VGA|controller|yCounter [5]))))

	.dataa(\VGA|controller|yCounter [7]),
	.datab(\VGA|controller|yCounter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~5 ),
	.combout(\VGA|controller|controller_translator|Add0~6_combout ),
	.cout(\VGA|controller|controller_translator|Add0~7 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~6 .lut_mask = 16'h9617;
defparam \VGA|controller|controller_translator|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y50_N24
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~8 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~8_combout  = ((\VGA|controller|yCounter [6] $ (\VGA|controller|yCounter [8] $ (!\VGA|controller|controller_translator|Add0~7 )))) # (GND)
// \VGA|controller|controller_translator|Add0~9  = CARRY((\VGA|controller|yCounter [6] & ((\VGA|controller|yCounter [8]) # (!\VGA|controller|controller_translator|Add0~7 ))) # (!\VGA|controller|yCounter [6] & (\VGA|controller|yCounter [8] & 
// !\VGA|controller|controller_translator|Add0~7 )))

	.dataa(\VGA|controller|yCounter [6]),
	.datab(\VGA|controller|yCounter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~7 ),
	.combout(\VGA|controller|controller_translator|Add0~8_combout ),
	.cout(\VGA|controller|controller_translator|Add0~9 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~8 .lut_mask = 16'h698E;
defparam \VGA|controller|controller_translator|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y50_N26
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~10 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~10_combout  = (\VGA|controller|yCounter [7] & (!\VGA|controller|controller_translator|Add0~9 )) # (!\VGA|controller|yCounter [7] & ((\VGA|controller|controller_translator|Add0~9 ) # (GND)))
// \VGA|controller|controller_translator|Add0~11  = CARRY((!\VGA|controller|controller_translator|Add0~9 ) # (!\VGA|controller|yCounter [7]))

	.dataa(\VGA|controller|yCounter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~9 ),
	.combout(\VGA|controller|controller_translator|Add0~10_combout ),
	.cout(\VGA|controller|controller_translator|Add0~11 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~10 .lut_mask = 16'h5A5F;
defparam \VGA|controller|controller_translator|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y50_N28
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~12 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~12_combout  = (\VGA|controller|yCounter [8] & (\VGA|controller|controller_translator|Add0~11  $ (GND))) # (!\VGA|controller|yCounter [8] & (!\VGA|controller|controller_translator|Add0~11  & VCC))
// \VGA|controller|controller_translator|Add0~13  = CARRY((\VGA|controller|yCounter [8] & !\VGA|controller|controller_translator|Add0~11 ))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~11 ),
	.combout(\VGA|controller|controller_translator|Add0~12_combout ),
	.cout(\VGA|controller|controller_translator|Add0~13 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~12 .lut_mask = 16'hC30C;
defparam \VGA|controller|controller_translator|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y50_N30
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~14 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~14_combout  = \VGA|controller|controller_translator|Add0~13 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\VGA|controller|controller_translator|Add0~13 ),
	.combout(\VGA|controller|controller_translator|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~14 .lut_mask = 16'hF0F0;
defparam \VGA|controller|controller_translator|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y50_N2
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[5]~0 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[5]~0_combout  = (\VGA|controller|xCounter [7] & (\VGA|controller|yCounter [2] $ (VCC))) # (!\VGA|controller|xCounter [7] & (\VGA|controller|yCounter [2] & VCC))
// \VGA|controller|controller_translator|mem_address[5]~1  = CARRY((\VGA|controller|xCounter [7] & \VGA|controller|yCounter [2]))

	.dataa(\VGA|controller|xCounter [7]),
	.datab(\VGA|controller|yCounter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|controller|controller_translator|mem_address[5]~0_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[5]~1 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[5]~0 .lut_mask = 16'h6688;
defparam \VGA|controller|controller_translator|mem_address[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y50_N4
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[6]~2 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[6]~2_combout  = (\VGA|controller|yCounter [3] & ((\VGA|controller|xCounter [8] & (\VGA|controller|controller_translator|mem_address[5]~1  & VCC)) # (!\VGA|controller|xCounter [8] & 
// (!\VGA|controller|controller_translator|mem_address[5]~1 )))) # (!\VGA|controller|yCounter [3] & ((\VGA|controller|xCounter [8] & (!\VGA|controller|controller_translator|mem_address[5]~1 )) # (!\VGA|controller|xCounter [8] & 
// ((\VGA|controller|controller_translator|mem_address[5]~1 ) # (GND)))))
// \VGA|controller|controller_translator|mem_address[6]~3  = CARRY((\VGA|controller|yCounter [3] & (!\VGA|controller|xCounter [8] & !\VGA|controller|controller_translator|mem_address[5]~1 )) # (!\VGA|controller|yCounter [3] & 
// ((!\VGA|controller|controller_translator|mem_address[5]~1 ) # (!\VGA|controller|xCounter [8]))))

	.dataa(\VGA|controller|yCounter [3]),
	.datab(\VGA|controller|xCounter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[5]~1 ),
	.combout(\VGA|controller|controller_translator|mem_address[6]~2_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[6]~3 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[6]~2 .lut_mask = 16'h9617;
defparam \VGA|controller|controller_translator|mem_address[6]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y50_N6
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[7]~4 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[7]~4_combout  = ((\VGA|controller|xCounter [9] $ (\VGA|controller|controller_translator|Add0~0_combout  $ (!\VGA|controller|controller_translator|mem_address[6]~3 )))) # (GND)
// \VGA|controller|controller_translator|mem_address[7]~5  = CARRY((\VGA|controller|xCounter [9] & ((\VGA|controller|controller_translator|Add0~0_combout ) # (!\VGA|controller|controller_translator|mem_address[6]~3 ))) # (!\VGA|controller|xCounter [9] & 
// (\VGA|controller|controller_translator|Add0~0_combout  & !\VGA|controller|controller_translator|mem_address[6]~3 )))

	.dataa(\VGA|controller|xCounter [9]),
	.datab(\VGA|controller|controller_translator|Add0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[6]~3 ),
	.combout(\VGA|controller|controller_translator|mem_address[7]~4_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[7]~5 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[7]~4 .lut_mask = 16'h698E;
defparam \VGA|controller|controller_translator|mem_address[7]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y50_N8
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[8]~6 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[8]~6_combout  = (\VGA|controller|controller_translator|Add0~2_combout  & (!\VGA|controller|controller_translator|mem_address[7]~5 )) # (!\VGA|controller|controller_translator|Add0~2_combout  & 
// ((\VGA|controller|controller_translator|mem_address[7]~5 ) # (GND)))
// \VGA|controller|controller_translator|mem_address[8]~7  = CARRY((!\VGA|controller|controller_translator|mem_address[7]~5 ) # (!\VGA|controller|controller_translator|Add0~2_combout ))

	.dataa(gnd),
	.datab(\VGA|controller|controller_translator|Add0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[7]~5 ),
	.combout(\VGA|controller|controller_translator|mem_address[8]~6_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[8]~7 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[8]~6 .lut_mask = 16'h3C3F;
defparam \VGA|controller|controller_translator|mem_address[8]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y50_N10
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[9]~8 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[9]~8_combout  = (\VGA|controller|controller_translator|Add0~4_combout  & (\VGA|controller|controller_translator|mem_address[8]~7  $ (GND))) # (!\VGA|controller|controller_translator|Add0~4_combout  & 
// (!\VGA|controller|controller_translator|mem_address[8]~7  & VCC))
// \VGA|controller|controller_translator|mem_address[9]~9  = CARRY((\VGA|controller|controller_translator|Add0~4_combout  & !\VGA|controller|controller_translator|mem_address[8]~7 ))

	.dataa(gnd),
	.datab(\VGA|controller|controller_translator|Add0~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[8]~7 ),
	.combout(\VGA|controller|controller_translator|mem_address[9]~8_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[9]~9 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[9]~8 .lut_mask = 16'hC30C;
defparam \VGA|controller|controller_translator|mem_address[9]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y50_N12
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[10]~10 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[10]~10_combout  = (\VGA|controller|controller_translator|Add0~6_combout  & (!\VGA|controller|controller_translator|mem_address[9]~9 )) # (!\VGA|controller|controller_translator|Add0~6_combout  & 
// ((\VGA|controller|controller_translator|mem_address[9]~9 ) # (GND)))
// \VGA|controller|controller_translator|mem_address[10]~11  = CARRY((!\VGA|controller|controller_translator|mem_address[9]~9 ) # (!\VGA|controller|controller_translator|Add0~6_combout ))

	.dataa(gnd),
	.datab(\VGA|controller|controller_translator|Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[9]~9 ),
	.combout(\VGA|controller|controller_translator|mem_address[10]~10_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[10]~11 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[10]~10 .lut_mask = 16'h3C3F;
defparam \VGA|controller|controller_translator|mem_address[10]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y50_N14
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[11]~12 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[11]~12_combout  = (\VGA|controller|controller_translator|Add0~8_combout  & (\VGA|controller|controller_translator|mem_address[10]~11  $ (GND))) # (!\VGA|controller|controller_translator|Add0~8_combout  & 
// (!\VGA|controller|controller_translator|mem_address[10]~11  & VCC))
// \VGA|controller|controller_translator|mem_address[11]~13  = CARRY((\VGA|controller|controller_translator|Add0~8_combout  & !\VGA|controller|controller_translator|mem_address[10]~11 ))

	.dataa(gnd),
	.datab(\VGA|controller|controller_translator|Add0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[10]~11 ),
	.combout(\VGA|controller|controller_translator|mem_address[11]~12_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[11]~13 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[11]~12 .lut_mask = 16'hC30C;
defparam \VGA|controller|controller_translator|mem_address[11]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y50_N16
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[12]~14 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[12]~14_combout  = (\VGA|controller|controller_translator|Add0~10_combout  & (!\VGA|controller|controller_translator|mem_address[11]~13 )) # (!\VGA|controller|controller_translator|Add0~10_combout  & 
// ((\VGA|controller|controller_translator|mem_address[11]~13 ) # (GND)))
// \VGA|controller|controller_translator|mem_address[12]~15  = CARRY((!\VGA|controller|controller_translator|mem_address[11]~13 ) # (!\VGA|controller|controller_translator|Add0~10_combout ))

	.dataa(\VGA|controller|controller_translator|Add0~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[11]~13 ),
	.combout(\VGA|controller|controller_translator|mem_address[12]~14_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[12]~15 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[12]~14 .lut_mask = 16'h5A5F;
defparam \VGA|controller|controller_translator|mem_address[12]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y50_N18
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[13]~16 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[13]~16_combout  = (\VGA|controller|controller_translator|Add0~12_combout  & (\VGA|controller|controller_translator|mem_address[12]~15  $ (GND))) # (!\VGA|controller|controller_translator|Add0~12_combout  & 
// (!\VGA|controller|controller_translator|mem_address[12]~15  & VCC))
// \VGA|controller|controller_translator|mem_address[13]~17  = CARRY((\VGA|controller|controller_translator|Add0~12_combout  & !\VGA|controller|controller_translator|mem_address[12]~15 ))

	.dataa(gnd),
	.datab(\VGA|controller|controller_translator|Add0~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[12]~15 ),
	.combout(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[13]~17 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[13]~16 .lut_mask = 16'hC30C;
defparam \VGA|controller|controller_translator|mem_address[13]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y50_N20
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[14]~18 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[14]~18_combout  = \VGA|controller|controller_translator|mem_address[13]~17  $ (\VGA|controller|controller_translator|Add0~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|controller|controller_translator|Add0~14_combout ),
	.cin(\VGA|controller|controller_translator|mem_address[13]~17 ),
	.combout(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[14]~18 .lut_mask = 16'h0FF0;
defparam \VGA|controller|controller_translator|mem_address[14]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y50_N21
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[1] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y50_N9
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[1] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA|VideoMemory|auto_generated|address_reg_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N10
cycloneive_lcell_comb \y[1]~3 (
// Equation(s):
// \y[1]~3_combout  = (!\state.INIT_PLAYER_1~q  & !\state.INIT_PLAYER_2~q )

	.dataa(\state.INIT_PLAYER_1~q ),
	.datab(gnd),
	.datac(\state.INIT_PLAYER_2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\y[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \y[1]~3 .lut_mask = 16'h0505;
defparam \y[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N24
cycloneive_lcell_comb \y[1]~2 (
// Equation(s):
// \y[1]~2_combout  = (!\state.DRAW_PLAYER_1~q  & (!\state.DRAW_PLAYER_2~q  & (!\state.ERASE_PLAYER_2~q  & !\state.ERASE_PLAYER_1~q )))

	.dataa(\state.DRAW_PLAYER_1~q ),
	.datab(\state.DRAW_PLAYER_2~q ),
	.datac(\state.ERASE_PLAYER_2~q ),
	.datad(\state.ERASE_PLAYER_1~q ),
	.cin(gnd),
	.combout(\y[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \y[1]~2 .lut_mask = 16'h0001;
defparam \y[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N20
cycloneive_lcell_comb \y[1]~4 (
// Equation(s):
// \y[1]~4_combout  = (!\SW[0]~input_o  & (((!\y[1]~3_combout  & \y[1]~2_combout )) # (!\WideOr3~0_combout )))

	.dataa(\y[1]~3_combout ),
	.datab(\y[1]~2_combout ),
	.datac(\WideOr3~0_combout ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\y[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \y[1]~4 .lut_mask = 16'h004F;
defparam \y[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N24
cycloneive_lcell_comb \always0~0 (
// Equation(s):
// \always0~0_combout  = ((!p1_y[2] & (!p1_y[3] & !p1_y[4]))) # (!p1_y[5])

	.dataa(p1_y[2]),
	.datab(p1_y[5]),
	.datac(p1_y[3]),
	.datad(p1_y[4]),
	.cin(gnd),
	.combout(\always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \always0~0 .lut_mask = 16'h3337;
defparam \always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N12
cycloneive_lcell_comb \Add5~12 (
// Equation(s):
// \Add5~12_combout  = (p1_y[6] & (\Add5~11  $ (GND))) # (!p1_y[6] & (!\Add5~11  & VCC))
// \Add5~13  = CARRY((p1_y[6] & !\Add5~11 ))

	.dataa(gnd),
	.datab(p1_y[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~11 ),
	.combout(\Add5~12_combout ),
	.cout(\Add5~13 ));
// synopsys translate_off
defparam \Add5~12 .lut_mask = 16'hC30C;
defparam \Add5~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N14
cycloneive_lcell_comb \Add5~14 (
// Equation(s):
// \Add5~14_combout  = \Add5~13  $ (p1_y[7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(p1_y[7]),
	.cin(\Add5~13 ),
	.combout(\Add5~14_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~14 .lut_mask = 16'h0FF0;
defparam \Add5~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N8
cycloneive_lcell_comb \p1_y[0]~8 (
// Equation(s):
// \p1_y[0]~8_combout  = (\always0~4_combout  & (\Add5~0_combout  $ (VCC))) # (!\always0~4_combout  & (\Add5~0_combout  & VCC))
// \p1_y[0]~9  = CARRY((\always0~4_combout  & \Add5~0_combout ))

	.dataa(\always0~4_combout ),
	.datab(\Add5~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\p1_y[0]~8_combout ),
	.cout(\p1_y[0]~9 ));
// synopsys translate_off
defparam \p1_y[0]~8 .lut_mask = 16'h6688;
defparam \p1_y[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N10
cycloneive_lcell_comb \p1_y[1]~10 (
// Equation(s):
// \p1_y[1]~10_combout  = (\always0~4_combout  & ((\Add5~2_combout  & (\p1_y[0]~9  & VCC)) # (!\Add5~2_combout  & (!\p1_y[0]~9 )))) # (!\always0~4_combout  & ((\Add5~2_combout  & (!\p1_y[0]~9 )) # (!\Add5~2_combout  & ((\p1_y[0]~9 ) # (GND)))))
// \p1_y[1]~11  = CARRY((\always0~4_combout  & (!\Add5~2_combout  & !\p1_y[0]~9 )) # (!\always0~4_combout  & ((!\p1_y[0]~9 ) # (!\Add5~2_combout ))))

	.dataa(\always0~4_combout ),
	.datab(\Add5~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1_y[0]~9 ),
	.combout(\p1_y[1]~10_combout ),
	.cout(\p1_y[1]~11 ));
// synopsys translate_off
defparam \p1_y[1]~10 .lut_mask = 16'h9617;
defparam \p1_y[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N12
cycloneive_lcell_comb \p1_y[2]~12 (
// Equation(s):
// \p1_y[2]~12_combout  = ((\always0~4_combout  $ (\Add5~4_combout  $ (!\p1_y[1]~11 )))) # (GND)
// \p1_y[2]~13  = CARRY((\always0~4_combout  & ((\Add5~4_combout ) # (!\p1_y[1]~11 ))) # (!\always0~4_combout  & (\Add5~4_combout  & !\p1_y[1]~11 )))

	.dataa(\always0~4_combout ),
	.datab(\Add5~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1_y[1]~11 ),
	.combout(\p1_y[2]~12_combout ),
	.cout(\p1_y[2]~13 ));
// synopsys translate_off
defparam \p1_y[2]~12 .lut_mask = 16'h698E;
defparam \p1_y[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N14
cycloneive_lcell_comb \p1_y[3]~14 (
// Equation(s):
// \p1_y[3]~14_combout  = (\Add5~6_combout  & ((\always0~4_combout  & (\p1_y[2]~13  & VCC)) # (!\always0~4_combout  & (!\p1_y[2]~13 )))) # (!\Add5~6_combout  & ((\always0~4_combout  & (!\p1_y[2]~13 )) # (!\always0~4_combout  & ((\p1_y[2]~13 ) # (GND)))))
// \p1_y[3]~15  = CARRY((\Add5~6_combout  & (!\always0~4_combout  & !\p1_y[2]~13 )) # (!\Add5~6_combout  & ((!\p1_y[2]~13 ) # (!\always0~4_combout ))))

	.dataa(\Add5~6_combout ),
	.datab(\always0~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1_y[2]~13 ),
	.combout(\p1_y[3]~14_combout ),
	.cout(\p1_y[3]~15 ));
// synopsys translate_off
defparam \p1_y[3]~14 .lut_mask = 16'h9617;
defparam \p1_y[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N16
cycloneive_lcell_comb \p1_y[4]~16 (
// Equation(s):
// \p1_y[4]~16_combout  = ((\always0~4_combout  $ (\Add5~8_combout  $ (!\p1_y[3]~15 )))) # (GND)
// \p1_y[4]~17  = CARRY((\always0~4_combout  & ((\Add5~8_combout ) # (!\p1_y[3]~15 ))) # (!\always0~4_combout  & (\Add5~8_combout  & !\p1_y[3]~15 )))

	.dataa(\always0~4_combout ),
	.datab(\Add5~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1_y[3]~15 ),
	.combout(\p1_y[4]~16_combout ),
	.cout(\p1_y[4]~17 ));
// synopsys translate_off
defparam \p1_y[4]~16 .lut_mask = 16'h698E;
defparam \p1_y[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N18
cycloneive_lcell_comb \p1_y[5]~18 (
// Equation(s):
// \p1_y[5]~18_combout  = (\always0~4_combout  & ((\Add5~10_combout  & (\p1_y[4]~17  & VCC)) # (!\Add5~10_combout  & (!\p1_y[4]~17 )))) # (!\always0~4_combout  & ((\Add5~10_combout  & (!\p1_y[4]~17 )) # (!\Add5~10_combout  & ((\p1_y[4]~17 ) # (GND)))))
// \p1_y[5]~19  = CARRY((\always0~4_combout  & (!\Add5~10_combout  & !\p1_y[4]~17 )) # (!\always0~4_combout  & ((!\p1_y[4]~17 ) # (!\Add5~10_combout ))))

	.dataa(\always0~4_combout ),
	.datab(\Add5~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1_y[4]~17 ),
	.combout(\p1_y[5]~18_combout ),
	.cout(\p1_y[5]~19 ));
// synopsys translate_off
defparam \p1_y[5]~18 .lut_mask = 16'h9617;
defparam \p1_y[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N20
cycloneive_lcell_comb \p1_y[6]~20 (
// Equation(s):
// \p1_y[6]~20_combout  = ((\always0~4_combout  $ (\Add5~12_combout  $ (!\p1_y[5]~19 )))) # (GND)
// \p1_y[6]~21  = CARRY((\always0~4_combout  & ((\Add5~12_combout ) # (!\p1_y[5]~19 ))) # (!\always0~4_combout  & (\Add5~12_combout  & !\p1_y[5]~19 )))

	.dataa(\always0~4_combout ),
	.datab(\Add5~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1_y[5]~19 ),
	.combout(\p1_y[6]~20_combout ),
	.cout(\p1_y[6]~21 ));
// synopsys translate_off
defparam \p1_y[6]~20 .lut_mask = 16'h698E;
defparam \p1_y[6]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N22
cycloneive_lcell_comb \p1_y[7]~24 (
// Equation(s):
// \p1_y[7]~24_combout  = \always0~4_combout  $ (\Add5~14_combout  $ (\p1_y[6]~21 ))

	.dataa(\always0~4_combout ),
	.datab(\Add5~14_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\p1_y[6]~21 ),
	.combout(\p1_y[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \p1_y[7]~24 .lut_mask = 16'h9696;
defparam \p1_y[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N0
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N26
cycloneive_lcell_comb \state~25 (
// Equation(s):
// \state~25_combout  = (\state.INIT_PLAYER_2~q  & !\SW[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state.INIT_PLAYER_2~q ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\state~25_combout ),
	.cout());
// synopsys translate_off
defparam \state~25 .lut_mask = 16'h00F0;
defparam \state~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N14
cycloneive_lcell_comb \p1_y[7]~22 (
// Equation(s):
// \p1_y[7]~22_combout  = (!\SW[0]~input_o  & ((\state.DRAW_PLAYER_2~q ) # ((\state.INIT_PLAYER_1~q  & !\Selector3~1_combout ))))

	.dataa(\state.DRAW_PLAYER_2~q ),
	.datab(\state.INIT_PLAYER_1~q ),
	.datac(\SW[0]~input_o ),
	.datad(\Selector3~1_combout ),
	.cin(gnd),
	.combout(\p1_y[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \p1_y[7]~22 .lut_mask = 16'h0A0E;
defparam \p1_y[7]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N12
cycloneive_lcell_comb \Selector54~0 (
// Equation(s):
// \Selector54~0_combout  = (!\state.IDLE~q  & (!\state.ERASE_PLAYER_1~q  & (\state.RESET_BLACK~q  & !\SW[0]~input_o )))

	.dataa(\state.IDLE~q ),
	.datab(\state.ERASE_PLAYER_1~q ),
	.datac(\state.RESET_BLACK~q ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\Selector54~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector54~0 .lut_mask = 16'h0010;
defparam \Selector54~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N22
cycloneive_lcell_comb \p2_y[0]~34 (
// Equation(s):
// \p2_y[0]~34_combout  = (\Selector54~0_combout  & ((\SW[0]~input_o ) # ((!\state.DRAW_PLAYER_1~q  & !\state.ERASE_PLAYER_2~q ))))

	.dataa(\state.DRAW_PLAYER_1~q ),
	.datab(\Selector54~0_combout ),
	.datac(\state.ERASE_PLAYER_2~q ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\p2_y[0]~34_combout ),
	.cout());
// synopsys translate_off
defparam \p2_y[0]~34 .lut_mask = 16'hCC04;
defparam \p2_y[0]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N0
cycloneive_lcell_comb \p1_y[7]~23 (
// Equation(s):
// \p1_y[7]~23_combout  = (\state~27_combout  & (!\state~25_combout  & (!\p1_y[7]~22_combout  & \p2_y[0]~34_combout )))

	.dataa(\state~27_combout ),
	.datab(\state~25_combout ),
	.datac(\p1_y[7]~22_combout ),
	.datad(\p2_y[0]~34_combout ),
	.cin(gnd),
	.combout(\p1_y[7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \p1_y[7]~23 .lut_mask = 16'h0200;
defparam \p1_y[7]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y44_N23
dffeas \p1_y[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\p1_y[7]~24_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\state~26_combout ),
	.ena(\p1_y[7]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(p1_y[7]),
	.prn(vcc));
// synopsys translate_off
defparam \p1_y[7] .is_wysiwyg = "true";
defparam \p1_y[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N16
cycloneive_lcell_comb \always0~1 (
// Equation(s):
// \always0~1_combout  = (!\KEY[0]~input_o  & (!p1_y[7] & ((\always0~0_combout ) # (!p1_y[6]))))

	.dataa(\always0~0_combout ),
	.datab(p1_y[6]),
	.datac(\KEY[0]~input_o ),
	.datad(p1_y[7]),
	.cin(gnd),
	.combout(\always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \always0~1 .lut_mask = 16'h000B;
defparam \always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N0
cycloneive_lcell_comb \Add5~0 (
// Equation(s):
// \Add5~0_combout  = (p1_y[0] & (\always0~1_combout  $ (VCC))) # (!p1_y[0] & (\always0~1_combout  & VCC))
// \Add5~1  = CARRY((p1_y[0] & \always0~1_combout ))

	.dataa(p1_y[0]),
	.datab(\always0~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add5~0_combout ),
	.cout(\Add5~1 ));
// synopsys translate_off
defparam \Add5~0 .lut_mask = 16'h6688;
defparam \Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y44_N9
dffeas \p1_y[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\p1_y[0]~8_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\state~26_combout ),
	.ena(\p1_y[7]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(p1_y[0]),
	.prn(vcc));
// synopsys translate_off
defparam \p1_y[0] .is_wysiwyg = "true";
defparam \p1_y[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N2
cycloneive_lcell_comb \Add5~2 (
// Equation(s):
// \Add5~2_combout  = (p1_y[1] & (!\Add5~1 )) # (!p1_y[1] & ((\Add5~1 ) # (GND)))
// \Add5~3  = CARRY((!\Add5~1 ) # (!p1_y[1]))

	.dataa(p1_y[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~1 ),
	.combout(\Add5~2_combout ),
	.cout(\Add5~3 ));
// synopsys translate_off
defparam \Add5~2 .lut_mask = 16'h5A5F;
defparam \Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y44_N11
dffeas \p1_y[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\p1_y[1]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\state~26_combout ),
	.ena(\p1_y[7]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(p1_y[1]),
	.prn(vcc));
// synopsys translate_off
defparam \p1_y[1] .is_wysiwyg = "true";
defparam \p1_y[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N4
cycloneive_lcell_comb \Add5~4 (
// Equation(s):
// \Add5~4_combout  = (p1_y[2] & (\Add5~3  $ (GND))) # (!p1_y[2] & (!\Add5~3  & VCC))
// \Add5~5  = CARRY((p1_y[2] & !\Add5~3 ))

	.dataa(p1_y[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~3 ),
	.combout(\Add5~4_combout ),
	.cout(\Add5~5 ));
// synopsys translate_off
defparam \Add5~4 .lut_mask = 16'hA50A;
defparam \Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y44_N13
dffeas \p1_y[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\p1_y[2]~12_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\state~26_combout ),
	.ena(\p1_y[7]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(p1_y[2]),
	.prn(vcc));
// synopsys translate_off
defparam \p1_y[2] .is_wysiwyg = "true";
defparam \p1_y[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N6
cycloneive_lcell_comb \Add5~6 (
// Equation(s):
// \Add5~6_combout  = (p1_y[3] & (!\Add5~5 )) # (!p1_y[3] & ((\Add5~5 ) # (GND)))
// \Add5~7  = CARRY((!\Add5~5 ) # (!p1_y[3]))

	.dataa(p1_y[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~5 ),
	.combout(\Add5~6_combout ),
	.cout(\Add5~7 ));
// synopsys translate_off
defparam \Add5~6 .lut_mask = 16'h5A5F;
defparam \Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y44_N15
dffeas \p1_y[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\p1_y[3]~14_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\state~26_combout ),
	.ena(\p1_y[7]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(p1_y[3]),
	.prn(vcc));
// synopsys translate_off
defparam \p1_y[3] .is_wysiwyg = "true";
defparam \p1_y[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N8
cycloneive_lcell_comb \Add5~8 (
// Equation(s):
// \Add5~8_combout  = (p1_y[4] & (\Add5~7  $ (GND))) # (!p1_y[4] & (!\Add5~7  & VCC))
// \Add5~9  = CARRY((p1_y[4] & !\Add5~7 ))

	.dataa(p1_y[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~7 ),
	.combout(\Add5~8_combout ),
	.cout(\Add5~9 ));
// synopsys translate_off
defparam \Add5~8 .lut_mask = 16'hA50A;
defparam \Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y44_N17
dffeas \p1_y[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\p1_y[4]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\state~26_combout ),
	.ena(\p1_y[7]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(p1_y[4]),
	.prn(vcc));
// synopsys translate_off
defparam \p1_y[4] .is_wysiwyg = "true";
defparam \p1_y[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N10
cycloneive_lcell_comb \Add5~10 (
// Equation(s):
// \Add5~10_combout  = (p1_y[5] & (!\Add5~9 )) # (!p1_y[5] & ((\Add5~9 ) # (GND)))
// \Add5~11  = CARRY((!\Add5~9 ) # (!p1_y[5]))

	.dataa(gnd),
	.datab(p1_y[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~9 ),
	.combout(\Add5~10_combout ),
	.cout(\Add5~11 ));
// synopsys translate_off
defparam \Add5~10 .lut_mask = 16'h3C3F;
defparam \Add5~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y44_N19
dffeas \p1_y[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\p1_y[5]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\state~26_combout ),
	.ena(\p1_y[7]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(p1_y[5]),
	.prn(vcc));
// synopsys translate_off
defparam \p1_y[5] .is_wysiwyg = "true";
defparam \p1_y[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N26
cycloneive_lcell_comb \always0~2 (
// Equation(s):
// \always0~2_combout  = (\Add5~12_combout ) # ((\Add5~8_combout ) # (\Add5~10_combout ))

	.dataa(gnd),
	.datab(\Add5~12_combout ),
	.datac(\Add5~8_combout ),
	.datad(\Add5~10_combout ),
	.cin(gnd),
	.combout(\always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \always0~2 .lut_mask = 16'hFFFC;
defparam \always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N28
cycloneive_lcell_comb \always0~3 (
// Equation(s):
// \always0~3_combout  = (\Add5~6_combout  & ((\Add5~4_combout ) # ((\Add5~2_combout  & \Add5~0_combout ))))

	.dataa(\Add5~2_combout ),
	.datab(\Add5~4_combout ),
	.datac(\Add5~0_combout ),
	.datad(\Add5~6_combout ),
	.cin(gnd),
	.combout(\always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \always0~3 .lut_mask = 16'hEC00;
defparam \always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y53_N15
cycloneive_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N30
cycloneive_lcell_comb \always0~4 (
// Equation(s):
// \always0~4_combout  = (!\KEY[1]~input_o  & ((\always0~2_combout ) # ((\always0~3_combout ) # (\Add5~14_combout ))))

	.dataa(\always0~2_combout ),
	.datab(\always0~3_combout ),
	.datac(\Add5~14_combout ),
	.datad(\KEY[1]~input_o ),
	.cin(gnd),
	.combout(\always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \always0~4 .lut_mask = 16'h00FE;
defparam \always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y44_N21
dffeas \p1_y[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\p1_y[6]~20_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\state~26_combout ),
	.ena(\p1_y[7]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(p1_y[6]),
	.prn(vcc));
// synopsys translate_off
defparam \p1_y[6] .is_wysiwyg = "true";
defparam \p1_y[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N18
cycloneive_lcell_comb \Add4~0 (
// Equation(s):
// \Add4~0_combout  = (p1_y[0] & (draw_counter[0] $ (VCC))) # (!p1_y[0] & (draw_counter[0] & VCC))
// \Add4~1  = CARRY((p1_y[0] & draw_counter[0]))

	.dataa(p1_y[0]),
	.datab(draw_counter[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add4~0_combout ),
	.cout(\Add4~1 ));
// synopsys translate_off
defparam \Add4~0 .lut_mask = 16'h6688;
defparam \Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N20
cycloneive_lcell_comb \Add4~2 (
// Equation(s):
// \Add4~2_combout  = (p1_y[1] & ((draw_counter[1] & (\Add4~1  & VCC)) # (!draw_counter[1] & (!\Add4~1 )))) # (!p1_y[1] & ((draw_counter[1] & (!\Add4~1 )) # (!draw_counter[1] & ((\Add4~1 ) # (GND)))))
// \Add4~3  = CARRY((p1_y[1] & (!draw_counter[1] & !\Add4~1 )) # (!p1_y[1] & ((!\Add4~1 ) # (!draw_counter[1]))))

	.dataa(p1_y[1]),
	.datab(draw_counter[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~1 ),
	.combout(\Add4~2_combout ),
	.cout(\Add4~3 ));
// synopsys translate_off
defparam \Add4~2 .lut_mask = 16'h9617;
defparam \Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N22
cycloneive_lcell_comb \Add4~4 (
// Equation(s):
// \Add4~4_combout  = ((draw_counter[2] $ (p1_y[2] $ (!\Add4~3 )))) # (GND)
// \Add4~5  = CARRY((draw_counter[2] & ((p1_y[2]) # (!\Add4~3 ))) # (!draw_counter[2] & (p1_y[2] & !\Add4~3 )))

	.dataa(draw_counter[2]),
	.datab(p1_y[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~3 ),
	.combout(\Add4~4_combout ),
	.cout(\Add4~5 ));
// synopsys translate_off
defparam \Add4~4 .lut_mask = 16'h698E;
defparam \Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N24
cycloneive_lcell_comb \Add4~6 (
// Equation(s):
// \Add4~6_combout  = (p1_y[3] & ((draw_counter[3] & (\Add4~5  & VCC)) # (!draw_counter[3] & (!\Add4~5 )))) # (!p1_y[3] & ((draw_counter[3] & (!\Add4~5 )) # (!draw_counter[3] & ((\Add4~5 ) # (GND)))))
// \Add4~7  = CARRY((p1_y[3] & (!draw_counter[3] & !\Add4~5 )) # (!p1_y[3] & ((!\Add4~5 ) # (!draw_counter[3]))))

	.dataa(p1_y[3]),
	.datab(draw_counter[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~5 ),
	.combout(\Add4~6_combout ),
	.cout(\Add4~7 ));
// synopsys translate_off
defparam \Add4~6 .lut_mask = 16'h9617;
defparam \Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N26
cycloneive_lcell_comb \Add4~8 (
// Equation(s):
// \Add4~8_combout  = (p1_y[4] & (\Add4~7  $ (GND))) # (!p1_y[4] & (!\Add4~7  & VCC))
// \Add4~9  = CARRY((p1_y[4] & !\Add4~7 ))

	.dataa(p1_y[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~7 ),
	.combout(\Add4~8_combout ),
	.cout(\Add4~9 ));
// synopsys translate_off
defparam \Add4~8 .lut_mask = 16'hA50A;
defparam \Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N28
cycloneive_lcell_comb \Add4~10 (
// Equation(s):
// \Add4~10_combout  = (p1_y[5] & (!\Add4~9 )) # (!p1_y[5] & ((\Add4~9 ) # (GND)))
// \Add4~11  = CARRY((!\Add4~9 ) # (!p1_y[5]))

	.dataa(gnd),
	.datab(p1_y[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~9 ),
	.combout(\Add4~10_combout ),
	.cout(\Add4~11 ));
// synopsys translate_off
defparam \Add4~10 .lut_mask = 16'h3C3F;
defparam \Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N30
cycloneive_lcell_comb \Add4~12 (
// Equation(s):
// \Add4~12_combout  = \Add4~11  $ (!p1_y[6])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(p1_y[6]),
	.cin(\Add4~11 ),
	.combout(\Add4~12_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~12 .lut_mask = 16'hF00F;
defparam \Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N18
cycloneive_lcell_comb \y[1]~5 (
// Equation(s):
// \y[1]~5_combout  = (!\SW[0]~input_o  & ((\state.DRAW_PLAYER_1~q ) # ((\state.ERASE_PLAYER_1~q ) # (!\WideOr3~0_combout ))))

	.dataa(\state.DRAW_PLAYER_1~q ),
	.datab(\SW[0]~input_o ),
	.datac(\WideOr3~0_combout ),
	.datad(\state.ERASE_PLAYER_1~q ),
	.cin(gnd),
	.combout(\y[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \y[1]~5 .lut_mask = 16'h3323;
defparam \y[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N10
cycloneive_lcell_comb \Selector9~0 (
// Equation(s):
// \Selector9~0_combout  = (\y[1]~4_combout  & (((\y[1]~5_combout )))) # (!\y[1]~4_combout  & ((\y[1]~5_combout  & ((\Add4~12_combout ))) # (!\y[1]~5_combout  & (draw_counter[14]))))

	.dataa(\y[1]~4_combout ),
	.datab(draw_counter[14]),
	.datac(\Add4~12_combout ),
	.datad(\y[1]~5_combout ),
	.cin(gnd),
	.combout(\Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~0 .lut_mask = 16'hFA44;
defparam \Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N24
cycloneive_lcell_comb \Add1~0 (
// Equation(s):
// \Add1~0_combout  = ((!draw_counter[3]) # (!draw_counter[1])) # (!draw_counter[2])

	.dataa(gnd),
	.datab(draw_counter[2]),
	.datac(draw_counter[1]),
	.datad(draw_counter[3]),
	.cin(gnd),
	.combout(\Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~0 .lut_mask = 16'h3FFF;
defparam \Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N10
cycloneive_lcell_comb \always0~5 (
// Equation(s):
// \always0~5_combout  = ((!p2_y[2] & (!p2_y[3] & !p2_y[4]))) # (!p2_y[5])

	.dataa(p2_y[5]),
	.datab(p2_y[2]),
	.datac(p2_y[3]),
	.datad(p2_y[4]),
	.cin(gnd),
	.combout(\always0~5_combout ),
	.cout());
// synopsys translate_off
defparam \always0~5 .lut_mask = 16'h5557;
defparam \always0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N4
cycloneive_lcell_comb \always0~6 (
// Equation(s):
// \always0~6_combout  = (!\KEY[2]~input_o  & (!p2_y[7] & ((\always0~5_combout ) # (!p2_y[6]))))

	.dataa(\always0~5_combout ),
	.datab(\KEY[2]~input_o ),
	.datac(p2_y[7]),
	.datad(p2_y[6]),
	.cin(gnd),
	.combout(\always0~6_combout ),
	.cout());
// synopsys translate_off
defparam \always0~6 .lut_mask = 16'h0203;
defparam \always0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N14
cycloneive_lcell_comb \Add9~0 (
// Equation(s):
// \Add9~0_combout  = (\always0~6_combout  & (p2_y[0] $ (VCC))) # (!\always0~6_combout  & (p2_y[0] & VCC))
// \Add9~1  = CARRY((\always0~6_combout  & p2_y[0]))

	.dataa(\always0~6_combout ),
	.datab(p2_y[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add9~0_combout ),
	.cout(\Add9~1 ));
// synopsys translate_off
defparam \Add9~0 .lut_mask = 16'h6688;
defparam \Add9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N16
cycloneive_lcell_comb \p2_y[0]~16 (
// Equation(s):
// \p2_y[0]~16_combout  = (\Add9~0_combout  & (\always0~9_combout  $ (VCC))) # (!\Add9~0_combout  & (\always0~9_combout  & VCC))
// \p2_y[0]~17  = CARRY((\Add9~0_combout  & \always0~9_combout ))

	.dataa(\Add9~0_combout ),
	.datab(\always0~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\p2_y[0]~16_combout ),
	.cout(\p2_y[0]~17 ));
// synopsys translate_off
defparam \p2_y[0]~16 .lut_mask = 16'h6688;
defparam \p2_y[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N12
cycloneive_lcell_comb \p2_y[0]~30 (
// Equation(s):
// \p2_y[0]~30_combout  = (!\SW[0]~input_o  & ((\state.INIT_PLAYER_1~q ) # ((\state.DRAW_PLAYER_2~q ) # (\state.UPDATE_PLAYER_1~q ))))

	.dataa(\state.INIT_PLAYER_1~q ),
	.datab(\state.DRAW_PLAYER_2~q ),
	.datac(\state.UPDATE_PLAYER_1~q ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\p2_y[0]~30_combout ),
	.cout());
// synopsys translate_off
defparam \p2_y[0]~30 .lut_mask = 16'h00FE;
defparam \p2_y[0]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N12
cycloneive_lcell_comb \p2_y[0]~31 (
// Equation(s):
// \p2_y[0]~31_combout  = (!\p2_y[0]~30_combout  & (\p2_y[0]~34_combout  & ((\Selector3~1_combout ) # (!\state~25_combout ))))

	.dataa(\Selector3~1_combout ),
	.datab(\state~25_combout ),
	.datac(\p2_y[0]~30_combout ),
	.datad(\p2_y[0]~34_combout ),
	.cin(gnd),
	.combout(\p2_y[0]~31_combout ),
	.cout());
// synopsys translate_off
defparam \p2_y[0]~31 .lut_mask = 16'h0B00;
defparam \p2_y[0]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y43_N17
dffeas \p2_y[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\p2_y[0]~16_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\state~27_combout ),
	.ena(\p2_y[0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(p2_y[0]),
	.prn(vcc));
// synopsys translate_off
defparam \p2_y[0] .is_wysiwyg = "true";
defparam \p2_y[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N16
cycloneive_lcell_comb \Add9~2 (
// Equation(s):
// \Add9~2_combout  = (p2_y[1] & (!\Add9~1 )) # (!p2_y[1] & ((\Add9~1 ) # (GND)))
// \Add9~3  = CARRY((!\Add9~1 ) # (!p2_y[1]))

	.dataa(gnd),
	.datab(p2_y[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~1 ),
	.combout(\Add9~2_combout ),
	.cout(\Add9~3 ));
// synopsys translate_off
defparam \Add9~2 .lut_mask = 16'h3C3F;
defparam \Add9~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N18
cycloneive_lcell_comb \p2_y[1]~18 (
// Equation(s):
// \p2_y[1]~18_combout  = (\Add9~2_combout  & ((\always0~9_combout  & (\p2_y[0]~17  & VCC)) # (!\always0~9_combout  & (!\p2_y[0]~17 )))) # (!\Add9~2_combout  & ((\always0~9_combout  & (!\p2_y[0]~17 )) # (!\always0~9_combout  & ((\p2_y[0]~17 ) # (GND)))))
// \p2_y[1]~19  = CARRY((\Add9~2_combout  & (!\always0~9_combout  & !\p2_y[0]~17 )) # (!\Add9~2_combout  & ((!\p2_y[0]~17 ) # (!\always0~9_combout ))))

	.dataa(\Add9~2_combout ),
	.datab(\always0~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p2_y[0]~17 ),
	.combout(\p2_y[1]~18_combout ),
	.cout(\p2_y[1]~19 ));
// synopsys translate_off
defparam \p2_y[1]~18 .lut_mask = 16'h9617;
defparam \p2_y[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y43_N19
dffeas \p2_y[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\p2_y[1]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\state~27_combout ),
	.ena(\p2_y[0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(p2_y[1]),
	.prn(vcc));
// synopsys translate_off
defparam \p2_y[1] .is_wysiwyg = "true";
defparam \p2_y[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N18
cycloneive_lcell_comb \Add9~4 (
// Equation(s):
// \Add9~4_combout  = (p2_y[2] & (\Add9~3  $ (GND))) # (!p2_y[2] & (!\Add9~3  & VCC))
// \Add9~5  = CARRY((p2_y[2] & !\Add9~3 ))

	.dataa(p2_y[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~3 ),
	.combout(\Add9~4_combout ),
	.cout(\Add9~5 ));
// synopsys translate_off
defparam \Add9~4 .lut_mask = 16'hA50A;
defparam \Add9~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N20
cycloneive_lcell_comb \p2_y[2]~20 (
// Equation(s):
// \p2_y[2]~20_combout  = ((\always0~9_combout  $ (\Add9~4_combout  $ (!\p2_y[1]~19 )))) # (GND)
// \p2_y[2]~21  = CARRY((\always0~9_combout  & ((\Add9~4_combout ) # (!\p2_y[1]~19 ))) # (!\always0~9_combout  & (\Add9~4_combout  & !\p2_y[1]~19 )))

	.dataa(\always0~9_combout ),
	.datab(\Add9~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p2_y[1]~19 ),
	.combout(\p2_y[2]~20_combout ),
	.cout(\p2_y[2]~21 ));
// synopsys translate_off
defparam \p2_y[2]~20 .lut_mask = 16'h698E;
defparam \p2_y[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y43_N21
dffeas \p2_y[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\p2_y[2]~20_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\state~27_combout ),
	.ena(\p2_y[0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(p2_y[2]),
	.prn(vcc));
// synopsys translate_off
defparam \p2_y[2] .is_wysiwyg = "true";
defparam \p2_y[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N20
cycloneive_lcell_comb \Add9~6 (
// Equation(s):
// \Add9~6_combout  = (p2_y[3] & (!\Add9~5 )) # (!p2_y[3] & ((\Add9~5 ) # (GND)))
// \Add9~7  = CARRY((!\Add9~5 ) # (!p2_y[3]))

	.dataa(gnd),
	.datab(p2_y[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~5 ),
	.combout(\Add9~6_combout ),
	.cout(\Add9~7 ));
// synopsys translate_off
defparam \Add9~6 .lut_mask = 16'h3C3F;
defparam \Add9~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N22
cycloneive_lcell_comb \p2_y[3]~22 (
// Equation(s):
// \p2_y[3]~22_combout  = (\Add9~6_combout  & ((\always0~9_combout  & (\p2_y[2]~21  & VCC)) # (!\always0~9_combout  & (!\p2_y[2]~21 )))) # (!\Add9~6_combout  & ((\always0~9_combout  & (!\p2_y[2]~21 )) # (!\always0~9_combout  & ((\p2_y[2]~21 ) # (GND)))))
// \p2_y[3]~23  = CARRY((\Add9~6_combout  & (!\always0~9_combout  & !\p2_y[2]~21 )) # (!\Add9~6_combout  & ((!\p2_y[2]~21 ) # (!\always0~9_combout ))))

	.dataa(\Add9~6_combout ),
	.datab(\always0~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p2_y[2]~21 ),
	.combout(\p2_y[3]~22_combout ),
	.cout(\p2_y[3]~23 ));
// synopsys translate_off
defparam \p2_y[3]~22 .lut_mask = 16'h9617;
defparam \p2_y[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y43_N23
dffeas \p2_y[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\p2_y[3]~22_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\state~27_combout ),
	.ena(\p2_y[0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(p2_y[3]),
	.prn(vcc));
// synopsys translate_off
defparam \p2_y[3] .is_wysiwyg = "true";
defparam \p2_y[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N22
cycloneive_lcell_comb \Add9~8 (
// Equation(s):
// \Add9~8_combout  = (p2_y[4] & (\Add9~7  $ (GND))) # (!p2_y[4] & (!\Add9~7  & VCC))
// \Add9~9  = CARRY((p2_y[4] & !\Add9~7 ))

	.dataa(gnd),
	.datab(p2_y[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~7 ),
	.combout(\Add9~8_combout ),
	.cout(\Add9~9 ));
// synopsys translate_off
defparam \Add9~8 .lut_mask = 16'hC30C;
defparam \Add9~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N24
cycloneive_lcell_comb \p2_y[4]~24 (
// Equation(s):
// \p2_y[4]~24_combout  = ((\always0~9_combout  $ (\Add9~8_combout  $ (!\p2_y[3]~23 )))) # (GND)
// \p2_y[4]~25  = CARRY((\always0~9_combout  & ((\Add9~8_combout ) # (!\p2_y[3]~23 ))) # (!\always0~9_combout  & (\Add9~8_combout  & !\p2_y[3]~23 )))

	.dataa(\always0~9_combout ),
	.datab(\Add9~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p2_y[3]~23 ),
	.combout(\p2_y[4]~24_combout ),
	.cout(\p2_y[4]~25 ));
// synopsys translate_off
defparam \p2_y[4]~24 .lut_mask = 16'h698E;
defparam \p2_y[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N26
cycloneive_lcell_comb \p2_y[5]~26 (
// Equation(s):
// \p2_y[5]~26_combout  = (\Add9~10_combout  & ((\always0~9_combout  & (\p2_y[4]~25  & VCC)) # (!\always0~9_combout  & (!\p2_y[4]~25 )))) # (!\Add9~10_combout  & ((\always0~9_combout  & (!\p2_y[4]~25 )) # (!\always0~9_combout  & ((\p2_y[4]~25 ) # (GND)))))
// \p2_y[5]~27  = CARRY((\Add9~10_combout  & (!\always0~9_combout  & !\p2_y[4]~25 )) # (!\Add9~10_combout  & ((!\p2_y[4]~25 ) # (!\always0~9_combout ))))

	.dataa(\Add9~10_combout ),
	.datab(\always0~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p2_y[4]~25 ),
	.combout(\p2_y[5]~26_combout ),
	.cout(\p2_y[5]~27 ));
// synopsys translate_off
defparam \p2_y[5]~26 .lut_mask = 16'h9617;
defparam \p2_y[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N28
cycloneive_lcell_comb \p2_y[6]~28 (
// Equation(s):
// \p2_y[6]~28_combout  = ((\Add9~12_combout  $ (\always0~9_combout  $ (!\p2_y[5]~27 )))) # (GND)
// \p2_y[6]~29  = CARRY((\Add9~12_combout  & ((\always0~9_combout ) # (!\p2_y[5]~27 ))) # (!\Add9~12_combout  & (\always0~9_combout  & !\p2_y[5]~27 )))

	.dataa(\Add9~12_combout ),
	.datab(\always0~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p2_y[5]~27 ),
	.combout(\p2_y[6]~28_combout ),
	.cout(\p2_y[6]~29 ));
// synopsys translate_off
defparam \p2_y[6]~28 .lut_mask = 16'h698E;
defparam \p2_y[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N30
cycloneive_lcell_comb \p2_y[7]~32 (
// Equation(s):
// \p2_y[7]~32_combout  = \Add9~14_combout  $ (\p2_y[6]~29  $ (\always0~9_combout ))

	.dataa(gnd),
	.datab(\Add9~14_combout ),
	.datac(gnd),
	.datad(\always0~9_combout ),
	.cin(\p2_y[6]~29 ),
	.combout(\p2_y[7]~32_combout ),
	.cout());
// synopsys translate_off
defparam \p2_y[7]~32 .lut_mask = 16'hC33C;
defparam \p2_y[7]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y43_N31
dffeas \p2_y[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\p2_y[7]~32_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\state~27_combout ),
	.ena(\p2_y[0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(p2_y[7]),
	.prn(vcc));
// synopsys translate_off
defparam \p2_y[7] .is_wysiwyg = "true";
defparam \p2_y[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N26
cycloneive_lcell_comb \Add9~12 (
// Equation(s):
// \Add9~12_combout  = (p2_y[6] & (\Add9~11  $ (GND))) # (!p2_y[6] & (!\Add9~11  & VCC))
// \Add9~13  = CARRY((p2_y[6] & !\Add9~11 ))

	.dataa(gnd),
	.datab(p2_y[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~11 ),
	.combout(\Add9~12_combout ),
	.cout(\Add9~13 ));
// synopsys translate_off
defparam \Add9~12 .lut_mask = 16'hC30C;
defparam \Add9~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N28
cycloneive_lcell_comb \Add9~14 (
// Equation(s):
// \Add9~14_combout  = p2_y[7] $ (\Add9~13 )

	.dataa(p2_y[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add9~13 ),
	.combout(\Add9~14_combout ),
	.cout());
// synopsys translate_off
defparam \Add9~14 .lut_mask = 16'h5A5A;
defparam \Add9~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N6
cycloneive_lcell_comb \always0~7 (
// Equation(s):
// \always0~7_combout  = (\Add9~14_combout ) # ((\Add9~12_combout ) # (\Add9~10_combout ))

	.dataa(gnd),
	.datab(\Add9~14_combout ),
	.datac(\Add9~12_combout ),
	.datad(\Add9~10_combout ),
	.cin(gnd),
	.combout(\always0~7_combout ),
	.cout());
// synopsys translate_off
defparam \always0~7 .lut_mask = 16'hFFFC;
defparam \always0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N8
cycloneive_lcell_comb \always0~8 (
// Equation(s):
// \always0~8_combout  = (\Add9~6_combout  & ((\Add9~4_combout ) # ((\Add9~0_combout  & \Add9~2_combout ))))

	.dataa(\Add9~0_combout ),
	.datab(\Add9~6_combout ),
	.datac(\Add9~2_combout ),
	.datad(\Add9~4_combout ),
	.cin(gnd),
	.combout(\always0~8_combout ),
	.cout());
// synopsys translate_off
defparam \always0~8 .lut_mask = 16'hCC80;
defparam \always0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N2
cycloneive_lcell_comb \always0~9 (
// Equation(s):
// \always0~9_combout  = (!\KEY[3]~input_o  & ((\always0~7_combout ) # ((\Add9~8_combout ) # (\always0~8_combout ))))

	.dataa(\always0~7_combout ),
	.datab(\Add9~8_combout ),
	.datac(\always0~8_combout ),
	.datad(\KEY[3]~input_o ),
	.cin(gnd),
	.combout(\always0~9_combout ),
	.cout());
// synopsys translate_off
defparam \always0~9 .lut_mask = 16'h00FE;
defparam \always0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y43_N25
dffeas \p2_y[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\p2_y[4]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\state~27_combout ),
	.ena(\p2_y[0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(p2_y[4]),
	.prn(vcc));
// synopsys translate_off
defparam \p2_y[4] .is_wysiwyg = "true";
defparam \p2_y[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N24
cycloneive_lcell_comb \Add9~10 (
// Equation(s):
// \Add9~10_combout  = (p2_y[5] & (!\Add9~9 )) # (!p2_y[5] & ((\Add9~9 ) # (GND)))
// \Add9~11  = CARRY((!\Add9~9 ) # (!p2_y[5]))

	.dataa(p2_y[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~9 ),
	.combout(\Add9~10_combout ),
	.cout(\Add9~11 ));
// synopsys translate_off
defparam \Add9~10 .lut_mask = 16'h5A5F;
defparam \Add9~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y43_N27
dffeas \p2_y[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\p2_y[5]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\state~27_combout ),
	.ena(\p2_y[0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(p2_y[5]),
	.prn(vcc));
// synopsys translate_off
defparam \p2_y[5] .is_wysiwyg = "true";
defparam \p2_y[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y43_N29
dffeas \p2_y[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\p2_y[6]~28_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\state~27_combout ),
	.ena(\p2_y[0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(p2_y[6]),
	.prn(vcc));
// synopsys translate_off
defparam \p2_y[6] .is_wysiwyg = "true";
defparam \p2_y[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N0
cycloneive_lcell_comb \Add8~0 (
// Equation(s):
// \Add8~0_combout  = (draw_counter[0] & (p2_y[0] $ (VCC))) # (!draw_counter[0] & (p2_y[0] & VCC))
// \Add8~1  = CARRY((draw_counter[0] & p2_y[0]))

	.dataa(draw_counter[0]),
	.datab(p2_y[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add8~0_combout ),
	.cout(\Add8~1 ));
// synopsys translate_off
defparam \Add8~0 .lut_mask = 16'h6688;
defparam \Add8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N2
cycloneive_lcell_comb \Add8~2 (
// Equation(s):
// \Add8~2_combout  = (draw_counter[1] & ((p2_y[1] & (\Add8~1  & VCC)) # (!p2_y[1] & (!\Add8~1 )))) # (!draw_counter[1] & ((p2_y[1] & (!\Add8~1 )) # (!p2_y[1] & ((\Add8~1 ) # (GND)))))
// \Add8~3  = CARRY((draw_counter[1] & (!p2_y[1] & !\Add8~1 )) # (!draw_counter[1] & ((!\Add8~1 ) # (!p2_y[1]))))

	.dataa(draw_counter[1]),
	.datab(p2_y[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add8~1 ),
	.combout(\Add8~2_combout ),
	.cout(\Add8~3 ));
// synopsys translate_off
defparam \Add8~2 .lut_mask = 16'h9617;
defparam \Add8~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N4
cycloneive_lcell_comb \Add8~4 (
// Equation(s):
// \Add8~4_combout  = ((p2_y[2] $ (draw_counter[2] $ (!\Add8~3 )))) # (GND)
// \Add8~5  = CARRY((p2_y[2] & ((draw_counter[2]) # (!\Add8~3 ))) # (!p2_y[2] & (draw_counter[2] & !\Add8~3 )))

	.dataa(p2_y[2]),
	.datab(draw_counter[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add8~3 ),
	.combout(\Add8~4_combout ),
	.cout(\Add8~5 ));
// synopsys translate_off
defparam \Add8~4 .lut_mask = 16'h698E;
defparam \Add8~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N6
cycloneive_lcell_comb \Add8~6 (
// Equation(s):
// \Add8~6_combout  = (draw_counter[3] & ((p2_y[3] & (\Add8~5  & VCC)) # (!p2_y[3] & (!\Add8~5 )))) # (!draw_counter[3] & ((p2_y[3] & (!\Add8~5 )) # (!p2_y[3] & ((\Add8~5 ) # (GND)))))
// \Add8~7  = CARRY((draw_counter[3] & (!p2_y[3] & !\Add8~5 )) # (!draw_counter[3] & ((!\Add8~5 ) # (!p2_y[3]))))

	.dataa(draw_counter[3]),
	.datab(p2_y[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add8~5 ),
	.combout(\Add8~6_combout ),
	.cout(\Add8~7 ));
// synopsys translate_off
defparam \Add8~6 .lut_mask = 16'h9617;
defparam \Add8~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N8
cycloneive_lcell_comb \Add8~8 (
// Equation(s):
// \Add8~8_combout  = (p2_y[4] & (\Add8~7  $ (GND))) # (!p2_y[4] & (!\Add8~7  & VCC))
// \Add8~9  = CARRY((p2_y[4] & !\Add8~7 ))

	.dataa(gnd),
	.datab(p2_y[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add8~7 ),
	.combout(\Add8~8_combout ),
	.cout(\Add8~9 ));
// synopsys translate_off
defparam \Add8~8 .lut_mask = 16'hC30C;
defparam \Add8~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N10
cycloneive_lcell_comb \Add8~10 (
// Equation(s):
// \Add8~10_combout  = (p2_y[5] & (!\Add8~9 )) # (!p2_y[5] & ((\Add8~9 ) # (GND)))
// \Add8~11  = CARRY((!\Add8~9 ) # (!p2_y[5]))

	.dataa(p2_y[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add8~9 ),
	.combout(\Add8~10_combout ),
	.cout(\Add8~11 ));
// synopsys translate_off
defparam \Add8~10 .lut_mask = 16'h5A5F;
defparam \Add8~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N12
cycloneive_lcell_comb \Add8~12 (
// Equation(s):
// \Add8~12_combout  = \Add8~11  $ (!p2_y[6])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(p2_y[6]),
	.cin(\Add8~11 ),
	.combout(\Add8~12_combout ),
	.cout());
// synopsys translate_off
defparam \Add8~12 .lut_mask = 16'hF00F;
defparam \Add8~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N4
cycloneive_lcell_comb \Selector9~1 (
// Equation(s):
// \Selector9~1_combout  = (\Selector9~0_combout  & (((\Add8~12_combout ) # (!\y[1]~4_combout )))) # (!\Selector9~0_combout  & (!\Add1~0_combout  & ((\y[1]~4_combout ))))

	.dataa(\Selector9~0_combout ),
	.datab(\Add1~0_combout ),
	.datac(\Add8~12_combout ),
	.datad(\y[1]~4_combout ),
	.cin(gnd),
	.combout(\Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~1 .lut_mask = 16'hB1AA;
defparam \Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N30
cycloneive_lcell_comb \y[1]~6 (
// Equation(s):
// \y[1]~6_combout  = (((!\WideOr3~0_combout  & !\SW[0]~input_o )) # (!\y[1]~2_combout )) # (!\y[1]~3_combout )

	.dataa(\y[1]~3_combout ),
	.datab(\y[1]~2_combout ),
	.datac(\WideOr3~0_combout ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\y[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \y[1]~6 .lut_mask = 16'h777F;
defparam \y[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N16
cycloneive_lcell_comb \y[1]~7 (
// Equation(s):
// \y[1]~7_combout  = (!\SW[0]~input_o  & ((draw_counter[15]) # ((\LessThan1~0_combout ) # (\LessThan1~1_combout ))))

	.dataa(draw_counter[15]),
	.datab(\LessThan1~0_combout ),
	.datac(\SW[0]~input_o ),
	.datad(\LessThan1~1_combout ),
	.cin(gnd),
	.combout(\y[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \y[1]~7 .lut_mask = 16'h0F0E;
defparam \y[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N18
cycloneive_lcell_comb \y[1]~8 (
// Equation(s):
// \y[1]~8_combout  = (((\y[1]~6_combout  & \y[1]~7_combout )) # (!\Selector3~0_combout )) # (!\WideOr6~combout )

	.dataa(\y[1]~6_combout ),
	.datab(\y[1]~7_combout ),
	.datac(\WideOr6~combout ),
	.datad(\Selector3~0_combout ),
	.cin(gnd),
	.combout(\y[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \y[1]~8 .lut_mask = 16'h8FFF;
defparam \y[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N24
cycloneive_lcell_comb \Selector9~2 (
// Equation(s):
// \Selector9~2_combout  = (\Selector9~1_combout  & !\y[1]~8_combout )

	.dataa(\Selector9~1_combout ),
	.datab(gnd),
	.datac(\y[1]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector9~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~2 .lut_mask = 16'h0A0A;
defparam \Selector9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y47_N25
dffeas \y[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Selector9~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y[6]),
	.prn(vcc));
// synopsys translate_off
defparam \y[6] .is_wysiwyg = "true";
defparam \y[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N12
cycloneive_lcell_comb \y~10 (
// Equation(s):
// \y~10_combout  = (\Selector3~1_combout  & (((!draw_counter[1]) # (!draw_counter[3])) # (!draw_counter[2])))

	.dataa(draw_counter[2]),
	.datab(draw_counter[3]),
	.datac(draw_counter[1]),
	.datad(\Selector3~1_combout ),
	.cin(gnd),
	.combout(\y~10_combout ),
	.cout());
// synopsys translate_off
defparam \y~10 .lut_mask = 16'h7F00;
defparam \y~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N28
cycloneive_lcell_comb \y[5]~9 (
// Equation(s):
// \y[5]~9_combout  = (\SW[0]~input_o ) # ((\y[1]~2_combout  & ((!\state.RESET_BLACK~q ))) # (!\y[1]~2_combout  & (!\WideOr3~0_combout )))

	.dataa(\y[1]~2_combout ),
	.datab(\WideOr3~0_combout ),
	.datac(\state.RESET_BLACK~q ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\y[5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \y[5]~9 .lut_mask = 16'hFF1B;
defparam \y[5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N30
cycloneive_lcell_comb \y[5]~11 (
// Equation(s):
// \y[5]~11_combout  = (!\y[1]~5_combout  & (((!draw_counter[16] & !draw_counter[17])) # (!\y[5]~9_combout )))

	.dataa(draw_counter[16]),
	.datab(\y[5]~9_combout ),
	.datac(\y[1]~5_combout ),
	.datad(draw_counter[17]),
	.cin(gnd),
	.combout(\y[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \y[5]~11 .lut_mask = 16'h0307;
defparam \y[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N26
cycloneive_lcell_comb \Selector10~0 (
// Equation(s):
// \Selector10~0_combout  = (\y[1]~5_combout  & ((\Add8~10_combout ) # (!\y[5]~9_combout )))

	.dataa(\Add8~10_combout ),
	.datab(gnd),
	.datac(\y[1]~5_combout ),
	.datad(\y[5]~9_combout ),
	.cin(gnd),
	.combout(\Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~0 .lut_mask = 16'hA0F0;
defparam \Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N12
cycloneive_lcell_comb \Selector10~1 (
// Equation(s):
// \Selector10~1_combout  = (\Selector10~0_combout  & (((!\Add4~10_combout  & !\y[5]~9_combout )) # (!\Selector3~1_combout ))) # (!\Selector10~0_combout  & (((\y[5]~9_combout ))))

	.dataa(\Selector10~0_combout ),
	.datab(\Selector3~1_combout ),
	.datac(\Add4~10_combout ),
	.datad(\y[5]~9_combout ),
	.cin(gnd),
	.combout(\Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~1 .lut_mask = 16'h772A;
defparam \Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N14
cycloneive_lcell_comb \Selector10~2 (
// Equation(s):
// \Selector10~2_combout  = (\y[5]~11_combout  & ((\Selector10~1_combout ) # (!\y~10_combout )))

	.dataa(\y~10_combout ),
	.datab(gnd),
	.datac(\y[5]~11_combout ),
	.datad(\Selector10~1_combout ),
	.cin(gnd),
	.combout(\Selector10~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~2 .lut_mask = 16'hF050;
defparam \Selector10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N8
cycloneive_lcell_comb \Selector10~3 (
// Equation(s):
// \Selector10~3_combout  = (\WideOr6~combout  & ((\Selector10~2_combout  & (draw_counter[13] & \Selector10~1_combout )) # (!\Selector10~2_combout  & ((!\Selector10~1_combout )))))

	.dataa(draw_counter[13]),
	.datab(\Selector10~2_combout ),
	.datac(\WideOr6~combout ),
	.datad(\Selector10~1_combout ),
	.cin(gnd),
	.combout(\Selector10~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~3 .lut_mask = 16'h8030;
defparam \Selector10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y45_N9
dffeas \y[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Selector10~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y[5]),
	.prn(vcc));
// synopsys translate_off
defparam \y[5] .is_wysiwyg = "true";
defparam \y[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N16
cycloneive_lcell_comb \Selector11~0 (
// Equation(s):
// \Selector11~0_combout  = (\y[1]~5_combout  & ((\Add8~8_combout ) # (!\y[5]~9_combout )))

	.dataa(\Add8~8_combout ),
	.datab(\y[5]~9_combout ),
	.datac(\y[1]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~0 .lut_mask = 16'hB0B0;
defparam \Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N18
cycloneive_lcell_comb \Selector11~1 (
// Equation(s):
// \Selector11~1_combout  = (\Selector11~0_combout  & (((!\Add4~8_combout  & !\y[5]~9_combout )) # (!\Selector3~1_combout ))) # (!\Selector11~0_combout  & (((\y[5]~9_combout ))))

	.dataa(\Selector3~1_combout ),
	.datab(\Selector11~0_combout ),
	.datac(\Add4~8_combout ),
	.datad(\y[5]~9_combout ),
	.cin(gnd),
	.combout(\Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~1 .lut_mask = 16'h774C;
defparam \Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N28
cycloneive_lcell_comb \Selector11~2 (
// Equation(s):
// \Selector11~2_combout  = (\y[5]~11_combout  & ((\Selector11~1_combout ) # (!\y~10_combout )))

	.dataa(\y~10_combout ),
	.datab(gnd),
	.datac(\y[5]~11_combout ),
	.datad(\Selector11~1_combout ),
	.cin(gnd),
	.combout(\Selector11~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~2 .lut_mask = 16'hF050;
defparam \Selector11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N22
cycloneive_lcell_comb \Selector11~3 (
// Equation(s):
// \Selector11~3_combout  = (\WideOr6~combout  & ((\Selector11~2_combout  & (draw_counter[12] & \Selector11~1_combout )) # (!\Selector11~2_combout  & ((!\Selector11~1_combout )))))

	.dataa(draw_counter[12]),
	.datab(\Selector11~2_combout ),
	.datac(\WideOr6~combout ),
	.datad(\Selector11~1_combout ),
	.cin(gnd),
	.combout(\Selector11~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~3 .lut_mask = 16'h8030;
defparam \Selector11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y45_N23
dffeas \y[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Selector11~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y[4]),
	.prn(vcc));
// synopsys translate_off
defparam \y[4] .is_wysiwyg = "true";
defparam \y[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N8
cycloneive_lcell_comb \Selector12~0 (
// Equation(s):
// \Selector12~0_combout  = (\y[1]~4_combout  & (((\y[1]~5_combout )))) # (!\y[1]~4_combout  & ((\y[1]~5_combout  & (\Add4~6_combout )) # (!\y[1]~5_combout  & ((draw_counter[11])))))

	.dataa(\y[1]~4_combout ),
	.datab(\Add4~6_combout ),
	.datac(\y[1]~5_combout ),
	.datad(draw_counter[11]),
	.cin(gnd),
	.combout(\Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~0 .lut_mask = 16'hE5E0;
defparam \Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N22
cycloneive_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_combout  = draw_counter[3] $ (((draw_counter[2] & draw_counter[1])))

	.dataa(gnd),
	.datab(draw_counter[2]),
	.datac(draw_counter[1]),
	.datad(draw_counter[3]),
	.cin(gnd),
	.combout(\Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~1 .lut_mask = 16'h3FC0;
defparam \Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N26
cycloneive_lcell_comb \Selector12~1 (
// Equation(s):
// \Selector12~1_combout  = (\Selector12~0_combout  & ((\Add8~6_combout ) # ((!\y[1]~4_combout )))) # (!\Selector12~0_combout  & (((\Add1~1_combout  & \y[1]~4_combout ))))

	.dataa(\Add8~6_combout ),
	.datab(\Selector12~0_combout ),
	.datac(\Add1~1_combout ),
	.datad(\y[1]~4_combout ),
	.cin(gnd),
	.combout(\Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~1 .lut_mask = 16'hB8CC;
defparam \Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N26
cycloneive_lcell_comb \Selector12~2 (
// Equation(s):
// \Selector12~2_combout  = (\Selector12~1_combout  & !\y[1]~8_combout )

	.dataa(gnd),
	.datab(\Selector12~1_combout ),
	.datac(\y[1]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector12~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~2 .lut_mask = 16'h0C0C;
defparam \Selector12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y47_N27
dffeas \y[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Selector12~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y[3]),
	.prn(vcc));
// synopsys translate_off
defparam \y[3] .is_wysiwyg = "true";
defparam \y[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N12
cycloneive_lcell_comb \Selector13~0 (
// Equation(s):
// \Selector13~0_combout  = (\y[1]~4_combout  & (((\y[1]~5_combout )))) # (!\y[1]~4_combout  & ((\y[1]~5_combout  & (\Add4~4_combout )) # (!\y[1]~5_combout  & ((draw_counter[10])))))

	.dataa(\y[1]~4_combout ),
	.datab(\Add4~4_combout ),
	.datac(draw_counter[10]),
	.datad(\y[1]~5_combout ),
	.cin(gnd),
	.combout(\Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~0 .lut_mask = 16'hEE50;
defparam \Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N28
cycloneive_lcell_comb \Selector13~1 (
// Equation(s):
// \Selector13~1_combout  = (\y[1]~8_combout  & (((\Selector13~0_combout )))) # (!\y[1]~8_combout  & (\y[1]~4_combout  & ((!\Selector13~0_combout ) # (!\Add8~4_combout ))))

	.dataa(\Add8~4_combout ),
	.datab(\y[1]~8_combout ),
	.datac(\Selector13~0_combout ),
	.datad(\y[1]~4_combout ),
	.cin(gnd),
	.combout(\Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~1 .lut_mask = 16'hD3C0;
defparam \Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N4
cycloneive_lcell_comb \Selector13~2 (
// Equation(s):
// \Selector13~2_combout  = (\Selector13~0_combout  & (((!\Selector13~1_combout )))) # (!\Selector13~0_combout  & (\Selector13~1_combout  & (draw_counter[2] $ (draw_counter[1]))))

	.dataa(draw_counter[2]),
	.datab(draw_counter[1]),
	.datac(\Selector13~0_combout ),
	.datad(\Selector13~1_combout ),
	.cin(gnd),
	.combout(\Selector13~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~2 .lut_mask = 16'h06F0;
defparam \Selector13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y47_N5
dffeas \y[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Selector13~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y[2]),
	.prn(vcc));
// synopsys translate_off
defparam \y[2] .is_wysiwyg = "true";
defparam \y[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N6
cycloneive_lcell_comb \Selector14~0 (
// Equation(s):
// \Selector14~0_combout  = (\y[1]~4_combout  & (((\y[1]~5_combout )))) # (!\y[1]~4_combout  & ((\y[1]~5_combout  & (\Add4~2_combout )) # (!\y[1]~5_combout  & ((draw_counter[9])))))

	.dataa(\y[1]~4_combout ),
	.datab(\Add4~2_combout ),
	.datac(draw_counter[9]),
	.datad(\y[1]~5_combout ),
	.cin(gnd),
	.combout(\Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~0 .lut_mask = 16'hEE50;
defparam \Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N16
cycloneive_lcell_comb \Selector14~1 (
// Equation(s):
// \Selector14~1_combout  = (\Selector14~0_combout  & ((\Add8~2_combout ) # ((!\y[1]~4_combout )))) # (!\Selector14~0_combout  & (((!draw_counter[1] & \y[1]~4_combout ))))

	.dataa(\Selector14~0_combout ),
	.datab(\Add8~2_combout ),
	.datac(draw_counter[1]),
	.datad(\y[1]~4_combout ),
	.cin(gnd),
	.combout(\Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~1 .lut_mask = 16'h8DAA;
defparam \Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N6
cycloneive_lcell_comb \Selector14~2 (
// Equation(s):
// \Selector14~2_combout  = (\Selector14~1_combout  & !\y[1]~8_combout )

	.dataa(gnd),
	.datab(\Selector14~1_combout ),
	.datac(\y[1]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector14~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~2 .lut_mask = 16'h0C0C;
defparam \Selector14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y47_N7
dffeas \y[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Selector14~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y[1]),
	.prn(vcc));
// synopsys translate_off
defparam \y[1] .is_wysiwyg = "true";
defparam \y[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N18
cycloneive_lcell_comb \Selector15~0 (
// Equation(s):
// \Selector15~0_combout  = (\y[1]~4_combout  & (((\y[1]~5_combout )))) # (!\y[1]~4_combout  & ((\y[1]~5_combout  & ((\Add4~0_combout ))) # (!\y[1]~5_combout  & (draw_counter[8]))))

	.dataa(\y[1]~4_combout ),
	.datab(draw_counter[8]),
	.datac(\Add4~0_combout ),
	.datad(\y[1]~5_combout ),
	.cin(gnd),
	.combout(\Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector15~0 .lut_mask = 16'hFA44;
defparam \Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N20
cycloneive_lcell_comb \Selector15~1 (
// Equation(s):
// \Selector15~1_combout  = (\y[1]~4_combout  & ((\Selector15~0_combout  & (\Add8~0_combout )) # (!\Selector15~0_combout  & ((draw_counter[0]))))) # (!\y[1]~4_combout  & (((\Selector15~0_combout ))))

	.dataa(\y[1]~4_combout ),
	.datab(\Add8~0_combout ),
	.datac(draw_counter[0]),
	.datad(\Selector15~0_combout ),
	.cin(gnd),
	.combout(\Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector15~1 .lut_mask = 16'hDDA0;
defparam \Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N0
cycloneive_lcell_comb \Selector15~2 (
// Equation(s):
// \Selector15~2_combout  = (!\y[1]~8_combout  & \Selector15~1_combout )

	.dataa(gnd),
	.datab(\y[1]~8_combout ),
	.datac(\Selector15~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector15~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector15~2 .lut_mask = 16'h3030;
defparam \Selector15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y47_N1
dffeas \y[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Selector15~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y[0]),
	.prn(vcc));
// synopsys translate_off
defparam \y[0] .is_wysiwyg = "true";
defparam \y[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N8
cycloneive_lcell_comb \VGA|user_input_translator|Add0~0 (
// Equation(s):
// \VGA|user_input_translator|Add0~0_combout  = (y[0] & (y[2] $ (VCC))) # (!y[0] & (y[2] & VCC))
// \VGA|user_input_translator|Add0~1  = CARRY((y[0] & y[2]))

	.dataa(y[0]),
	.datab(y[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|user_input_translator|Add0~0_combout ),
	.cout(\VGA|user_input_translator|Add0~1 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~0 .lut_mask = 16'h6688;
defparam \VGA|user_input_translator|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N10
cycloneive_lcell_comb \VGA|user_input_translator|Add0~2 (
// Equation(s):
// \VGA|user_input_translator|Add0~2_combout  = (y[3] & ((y[1] & (\VGA|user_input_translator|Add0~1  & VCC)) # (!y[1] & (!\VGA|user_input_translator|Add0~1 )))) # (!y[3] & ((y[1] & (!\VGA|user_input_translator|Add0~1 )) # (!y[1] & 
// ((\VGA|user_input_translator|Add0~1 ) # (GND)))))
// \VGA|user_input_translator|Add0~3  = CARRY((y[3] & (!y[1] & !\VGA|user_input_translator|Add0~1 )) # (!y[3] & ((!\VGA|user_input_translator|Add0~1 ) # (!y[1]))))

	.dataa(y[3]),
	.datab(y[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~1 ),
	.combout(\VGA|user_input_translator|Add0~2_combout ),
	.cout(\VGA|user_input_translator|Add0~3 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~2 .lut_mask = 16'h9617;
defparam \VGA|user_input_translator|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N12
cycloneive_lcell_comb \VGA|user_input_translator|Add0~4 (
// Equation(s):
// \VGA|user_input_translator|Add0~4_combout  = ((y[4] $ (y[2] $ (!\VGA|user_input_translator|Add0~3 )))) # (GND)
// \VGA|user_input_translator|Add0~5  = CARRY((y[4] & ((y[2]) # (!\VGA|user_input_translator|Add0~3 ))) # (!y[4] & (y[2] & !\VGA|user_input_translator|Add0~3 )))

	.dataa(y[4]),
	.datab(y[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~3 ),
	.combout(\VGA|user_input_translator|Add0~4_combout ),
	.cout(\VGA|user_input_translator|Add0~5 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~4 .lut_mask = 16'h698E;
defparam \VGA|user_input_translator|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N14
cycloneive_lcell_comb \VGA|user_input_translator|Add0~6 (
// Equation(s):
// \VGA|user_input_translator|Add0~6_combout  = (y[3] & ((y[5] & (\VGA|user_input_translator|Add0~5  & VCC)) # (!y[5] & (!\VGA|user_input_translator|Add0~5 )))) # (!y[3] & ((y[5] & (!\VGA|user_input_translator|Add0~5 )) # (!y[5] & 
// ((\VGA|user_input_translator|Add0~5 ) # (GND)))))
// \VGA|user_input_translator|Add0~7  = CARRY((y[3] & (!y[5] & !\VGA|user_input_translator|Add0~5 )) # (!y[3] & ((!\VGA|user_input_translator|Add0~5 ) # (!y[5]))))

	.dataa(y[3]),
	.datab(y[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~5 ),
	.combout(\VGA|user_input_translator|Add0~6_combout ),
	.cout(\VGA|user_input_translator|Add0~7 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~6 .lut_mask = 16'h9617;
defparam \VGA|user_input_translator|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N16
cycloneive_lcell_comb \VGA|user_input_translator|Add0~8 (
// Equation(s):
// \VGA|user_input_translator|Add0~8_combout  = ((y[6] $ (y[4] $ (!\VGA|user_input_translator|Add0~7 )))) # (GND)
// \VGA|user_input_translator|Add0~9  = CARRY((y[6] & ((y[4]) # (!\VGA|user_input_translator|Add0~7 ))) # (!y[6] & (y[4] & !\VGA|user_input_translator|Add0~7 )))

	.dataa(y[6]),
	.datab(y[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~7 ),
	.combout(\VGA|user_input_translator|Add0~8_combout ),
	.cout(\VGA|user_input_translator|Add0~9 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~8 .lut_mask = 16'h698E;
defparam \VGA|user_input_translator|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N18
cycloneive_lcell_comb \VGA|user_input_translator|Add0~10 (
// Equation(s):
// \VGA|user_input_translator|Add0~10_combout  = (y[5] & (!\VGA|user_input_translator|Add0~9 )) # (!y[5] & ((\VGA|user_input_translator|Add0~9 ) # (GND)))
// \VGA|user_input_translator|Add0~11  = CARRY((!\VGA|user_input_translator|Add0~9 ) # (!y[5]))

	.dataa(gnd),
	.datab(y[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~9 ),
	.combout(\VGA|user_input_translator|Add0~10_combout ),
	.cout(\VGA|user_input_translator|Add0~11 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~10 .lut_mask = 16'h3C3F;
defparam \VGA|user_input_translator|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N20
cycloneive_lcell_comb \VGA|user_input_translator|Add0~12 (
// Equation(s):
// \VGA|user_input_translator|Add0~12_combout  = (y[6] & (\VGA|user_input_translator|Add0~11  $ (GND))) # (!y[6] & (!\VGA|user_input_translator|Add0~11  & VCC))
// \VGA|user_input_translator|Add0~13  = CARRY((y[6] & !\VGA|user_input_translator|Add0~11 ))

	.dataa(gnd),
	.datab(y[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~11 ),
	.combout(\VGA|user_input_translator|Add0~12_combout ),
	.cout(\VGA|user_input_translator|Add0~13 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~12 .lut_mask = 16'hC30C;
defparam \VGA|user_input_translator|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N6
cycloneive_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = (!\SW[0]~input_o  & ((\state.ERASE_PLAYER_1~q ) # ((\state.INIT_PLAYER_1~q ) # (\state.DRAW_PLAYER_1~q ))))

	.dataa(\state.ERASE_PLAYER_1~q ),
	.datab(\SW[0]~input_o ),
	.datac(\state.INIT_PLAYER_1~q ),
	.datad(\state.DRAW_PLAYER_1~q ),
	.cin(gnd),
	.combout(\Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~0 .lut_mask = 16'h3332;
defparam \Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N0
cycloneive_lcell_comb \Selector0~1 (
// Equation(s):
// \Selector0~1_combout  = (\Selector3~1_combout  & ((\Selector0~0_combout ) # ((\Selector3~2_combout  & draw_counter[7])))) # (!\Selector3~1_combout  & (\Selector3~2_combout  & (draw_counter[7])))

	.dataa(\Selector3~1_combout ),
	.datab(\Selector3~2_combout ),
	.datac(draw_counter[7]),
	.datad(\Selector0~0_combout ),
	.cin(gnd),
	.combout(\Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~1 .lut_mask = 16'hEAC0;
defparam \Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y46_N1
dffeas \x[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Selector0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x[7]),
	.prn(vcc));
// synopsys translate_off
defparam \x[7] .is_wysiwyg = "true";
defparam \x[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y47_N0
cycloneive_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = (draw_counter[6] & \Selector3~2_combout )

	.dataa(draw_counter[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector3~2_combout ),
	.cin(gnd),
	.combout(\Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~0 .lut_mask = 16'hAA00;
defparam \Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y47_N1
dffeas \x[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x[6]),
	.prn(vcc));
// synopsys translate_off
defparam \x[6] .is_wysiwyg = "true";
defparam \x[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y47_N2
cycloneive_lcell_comb \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = (draw_counter[5] & \Selector3~2_combout )

	.dataa(draw_counter[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector3~2_combout ),
	.cin(gnd),
	.combout(\Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~0 .lut_mask = 16'hAA00;
defparam \Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y47_N3
dffeas \x[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x[5]),
	.prn(vcc));
// synopsys translate_off
defparam \x[5] .is_wysiwyg = "true";
defparam \x[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y47_N8
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[5]~0 (
// Equation(s):
// \VGA|user_input_translator|mem_address[5]~0_combout  = (x[5] & (y[0] $ (VCC))) # (!x[5] & (y[0] & VCC))
// \VGA|user_input_translator|mem_address[5]~1  = CARRY((x[5] & y[0]))

	.dataa(x[5]),
	.datab(y[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|user_input_translator|mem_address[5]~0_combout ),
	.cout(\VGA|user_input_translator|mem_address[5]~1 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[5]~0 .lut_mask = 16'h6688;
defparam \VGA|user_input_translator|mem_address[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y47_N10
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[6]~2 (
// Equation(s):
// \VGA|user_input_translator|mem_address[6]~2_combout  = (y[1] & ((x[6] & (\VGA|user_input_translator|mem_address[5]~1  & VCC)) # (!x[6] & (!\VGA|user_input_translator|mem_address[5]~1 )))) # (!y[1] & ((x[6] & (!\VGA|user_input_translator|mem_address[5]~1 
// )) # (!x[6] & ((\VGA|user_input_translator|mem_address[5]~1 ) # (GND)))))
// \VGA|user_input_translator|mem_address[6]~3  = CARRY((y[1] & (!x[6] & !\VGA|user_input_translator|mem_address[5]~1 )) # (!y[1] & ((!\VGA|user_input_translator|mem_address[5]~1 ) # (!x[6]))))

	.dataa(y[1]),
	.datab(x[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[5]~1 ),
	.combout(\VGA|user_input_translator|mem_address[6]~2_combout ),
	.cout(\VGA|user_input_translator|mem_address[6]~3 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[6]~2 .lut_mask = 16'h9617;
defparam \VGA|user_input_translator|mem_address[6]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y47_N12
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[7]~4 (
// Equation(s):
// \VGA|user_input_translator|mem_address[7]~4_combout  = ((\VGA|user_input_translator|Add0~0_combout  $ (x[7] $ (!\VGA|user_input_translator|mem_address[6]~3 )))) # (GND)
// \VGA|user_input_translator|mem_address[7]~5  = CARRY((\VGA|user_input_translator|Add0~0_combout  & ((x[7]) # (!\VGA|user_input_translator|mem_address[6]~3 ))) # (!\VGA|user_input_translator|Add0~0_combout  & (x[7] & 
// !\VGA|user_input_translator|mem_address[6]~3 )))

	.dataa(\VGA|user_input_translator|Add0~0_combout ),
	.datab(x[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[6]~3 ),
	.combout(\VGA|user_input_translator|mem_address[7]~4_combout ),
	.cout(\VGA|user_input_translator|mem_address[7]~5 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[7]~4 .lut_mask = 16'h698E;
defparam \VGA|user_input_translator|mem_address[7]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y47_N14
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[8]~6 (
// Equation(s):
// \VGA|user_input_translator|mem_address[8]~6_combout  = (\VGA|user_input_translator|Add0~2_combout  & (!\VGA|user_input_translator|mem_address[7]~5 )) # (!\VGA|user_input_translator|Add0~2_combout  & ((\VGA|user_input_translator|mem_address[7]~5 ) # 
// (GND)))
// \VGA|user_input_translator|mem_address[8]~7  = CARRY((!\VGA|user_input_translator|mem_address[7]~5 ) # (!\VGA|user_input_translator|Add0~2_combout ))

	.dataa(gnd),
	.datab(\VGA|user_input_translator|Add0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[7]~5 ),
	.combout(\VGA|user_input_translator|mem_address[8]~6_combout ),
	.cout(\VGA|user_input_translator|mem_address[8]~7 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[8]~6 .lut_mask = 16'h3C3F;
defparam \VGA|user_input_translator|mem_address[8]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y47_N16
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[9]~8 (
// Equation(s):
// \VGA|user_input_translator|mem_address[9]~8_combout  = (\VGA|user_input_translator|Add0~4_combout  & (\VGA|user_input_translator|mem_address[8]~7  $ (GND))) # (!\VGA|user_input_translator|Add0~4_combout  & (!\VGA|user_input_translator|mem_address[8]~7  & 
// VCC))
// \VGA|user_input_translator|mem_address[9]~9  = CARRY((\VGA|user_input_translator|Add0~4_combout  & !\VGA|user_input_translator|mem_address[8]~7 ))

	.dataa(gnd),
	.datab(\VGA|user_input_translator|Add0~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[8]~7 ),
	.combout(\VGA|user_input_translator|mem_address[9]~8_combout ),
	.cout(\VGA|user_input_translator|mem_address[9]~9 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[9]~8 .lut_mask = 16'hC30C;
defparam \VGA|user_input_translator|mem_address[9]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y47_N18
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[10]~10 (
// Equation(s):
// \VGA|user_input_translator|mem_address[10]~10_combout  = (\VGA|user_input_translator|Add0~6_combout  & (!\VGA|user_input_translator|mem_address[9]~9 )) # (!\VGA|user_input_translator|Add0~6_combout  & ((\VGA|user_input_translator|mem_address[9]~9 ) # 
// (GND)))
// \VGA|user_input_translator|mem_address[10]~11  = CARRY((!\VGA|user_input_translator|mem_address[9]~9 ) # (!\VGA|user_input_translator|Add0~6_combout ))

	.dataa(gnd),
	.datab(\VGA|user_input_translator|Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[9]~9 ),
	.combout(\VGA|user_input_translator|mem_address[10]~10_combout ),
	.cout(\VGA|user_input_translator|mem_address[10]~11 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[10]~10 .lut_mask = 16'h3C3F;
defparam \VGA|user_input_translator|mem_address[10]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y47_N20
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[11]~12 (
// Equation(s):
// \VGA|user_input_translator|mem_address[11]~12_combout  = (\VGA|user_input_translator|Add0~8_combout  & (\VGA|user_input_translator|mem_address[10]~11  $ (GND))) # (!\VGA|user_input_translator|Add0~8_combout  & 
// (!\VGA|user_input_translator|mem_address[10]~11  & VCC))
// \VGA|user_input_translator|mem_address[11]~13  = CARRY((\VGA|user_input_translator|Add0~8_combout  & !\VGA|user_input_translator|mem_address[10]~11 ))

	.dataa(gnd),
	.datab(\VGA|user_input_translator|Add0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[10]~11 ),
	.combout(\VGA|user_input_translator|mem_address[11]~12_combout ),
	.cout(\VGA|user_input_translator|mem_address[11]~13 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[11]~12 .lut_mask = 16'hC30C;
defparam \VGA|user_input_translator|mem_address[11]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y47_N22
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[12]~14 (
// Equation(s):
// \VGA|user_input_translator|mem_address[12]~14_combout  = (\VGA|user_input_translator|Add0~10_combout  & (!\VGA|user_input_translator|mem_address[11]~13 )) # (!\VGA|user_input_translator|Add0~10_combout  & ((\VGA|user_input_translator|mem_address[11]~13 ) 
// # (GND)))
// \VGA|user_input_translator|mem_address[12]~15  = CARRY((!\VGA|user_input_translator|mem_address[11]~13 ) # (!\VGA|user_input_translator|Add0~10_combout ))

	.dataa(gnd),
	.datab(\VGA|user_input_translator|Add0~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[11]~13 ),
	.combout(\VGA|user_input_translator|mem_address[12]~14_combout ),
	.cout(\VGA|user_input_translator|mem_address[12]~15 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[12]~14 .lut_mask = 16'h3C3F;
defparam \VGA|user_input_translator|mem_address[12]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y47_N24
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[13]~16 (
// Equation(s):
// \VGA|user_input_translator|mem_address[13]~16_combout  = (\VGA|user_input_translator|Add0~12_combout  & (\VGA|user_input_translator|mem_address[12]~15  $ (GND))) # (!\VGA|user_input_translator|Add0~12_combout  & 
// (!\VGA|user_input_translator|mem_address[12]~15  & VCC))
// \VGA|user_input_translator|mem_address[13]~17  = CARRY((\VGA|user_input_translator|Add0~12_combout  & !\VGA|user_input_translator|mem_address[12]~15 ))

	.dataa(\VGA|user_input_translator|Add0~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[12]~15 ),
	.combout(\VGA|user_input_translator|mem_address[13]~16_combout ),
	.cout(\VGA|user_input_translator|mem_address[13]~17 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[13]~16 .lut_mask = 16'hA50A;
defparam \VGA|user_input_translator|mem_address[13]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N22
cycloneive_lcell_comb \VGA|user_input_translator|Add0~14 (
// Equation(s):
// \VGA|user_input_translator|Add0~14_combout  = \VGA|user_input_translator|Add0~13 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\VGA|user_input_translator|Add0~13 ),
	.combout(\VGA|user_input_translator|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~14 .lut_mask = 16'hF0F0;
defparam \VGA|user_input_translator|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y47_N26
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[14]~18 (
// Equation(s):
// \VGA|user_input_translator|mem_address[14]~18_combout  = \VGA|user_input_translator|mem_address[13]~17  $ (\VGA|user_input_translator|Add0~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|user_input_translator|Add0~14_combout ),
	.cin(\VGA|user_input_translator|mem_address[13]~17 ),
	.combout(\VGA|user_input_translator|mem_address[14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[14]~18 .lut_mask = 16'h0FF0;
defparam \VGA|user_input_translator|mem_address[14]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N2
cycloneive_lcell_comb \VGA|LessThan3~0 (
// Equation(s):
// \VGA|LessThan3~0_combout  = (((!y[6]) # (!y[5])) # (!y[4])) # (!y[3])

	.dataa(y[3]),
	.datab(y[4]),
	.datac(y[5]),
	.datad(y[6]),
	.cin(gnd),
	.combout(\VGA|LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|LessThan3~0 .lut_mask = 16'h7FFF;
defparam \VGA|LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y47_N28
cycloneive_lcell_comb \VGA|valid_160x120~0 (
// Equation(s):
// \VGA|valid_160x120~0_combout  = (\VGA|LessThan3~0_combout  & (((!x[6] & !x[5])) # (!x[7])))

	.dataa(\VGA|LessThan3~0_combout ),
	.datab(x[6]),
	.datac(x[5]),
	.datad(x[7]),
	.cin(gnd),
	.combout(\VGA|valid_160x120~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|valid_160x120~0 .lut_mask = 16'h02AA;
defparam \VGA|valid_160x120~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y47_N4
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode105w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode105w [2] = (!\VGA|user_input_translator|mem_address[13]~16_combout  & (!\VGA|user_input_translator|mem_address[14]~18_combout  & \VGA|valid_160x120~0_combout ))

	.dataa(gnd),
	.datab(\VGA|user_input_translator|mem_address[13]~16_combout ),
	.datac(\VGA|user_input_translator|mem_address[14]~18_combout ),
	.datad(\VGA|valid_160x120~0_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode105w[2] .lut_mask = 16'h0300;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode105w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y50_N22
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2] = (!\VGA|controller|controller_translator|mem_address[14]~18_combout  & !\VGA|controller|controller_translator|mem_address[13]~16_combout )

	.dataa(gnd),
	.datab(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.datac(gnd),
	.datad(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] .lut_mask = 16'h0033;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N10
cycloneive_lcell_comb \Selector54~1 (
// Equation(s):
// \Selector54~1_combout  = (!\state~24_combout  & (\WideOr6~0_combout  & (\Selector3~1_combout  & \Selector54~0_combout )))

	.dataa(\state~24_combout ),
	.datab(\WideOr6~0_combout ),
	.datac(\Selector3~1_combout ),
	.datad(\Selector54~0_combout ),
	.cin(gnd),
	.combout(\Selector54~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector54~1 .lut_mask = 16'h4000;
defparam \Selector54~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N4
cycloneive_lcell_comb \Selector53~8 (
// Equation(s):
// \Selector53~8_combout  = (\Selector54~1_combout  & ((\SW[0]~input_o ) # ((!\state.DRAW_PLAYER_1~q  & !\state.INIT_PLAYER_1~q ))))

	.dataa(\state.DRAW_PLAYER_1~q ),
	.datab(\state.INIT_PLAYER_1~q ),
	.datac(\Selector54~1_combout ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\Selector53~8_combout ),
	.cout());
// synopsys translate_off
defparam \Selector53~8 .lut_mask = 16'hF010;
defparam \Selector53~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y46_N5
dffeas \colour[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Selector53~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(colour[2]),
	.prn(vcc));
// synopsys translate_off
defparam \colour[2] .is_wysiwyg = "true";
defparam \colour[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N24
cycloneive_lcell_comb \Selector7~0 (
// Equation(s):
// \Selector7~0_combout  = (draw_counter[4] & (!\SW[0]~input_o  & ((!\y[1]~2_combout ) # (!\y[1]~3_combout ))))

	.dataa(\y[1]~3_combout ),
	.datab(\y[1]~2_combout ),
	.datac(draw_counter[4]),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~0 .lut_mask = 16'h0070;
defparam \Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N18
cycloneive_lcell_comb \Selector7~1 (
// Equation(s):
// \Selector7~1_combout  = (\Selector3~1_combout  & ((\Selector7~0_combout ) # ((draw_counter[0] & \Selector3~2_combout )))) # (!\Selector3~1_combout  & (((draw_counter[0] & \Selector3~2_combout ))))

	.dataa(\Selector3~1_combout ),
	.datab(\Selector7~0_combout ),
	.datac(draw_counter[0]),
	.datad(\Selector3~2_combout ),
	.cin(gnd),
	.combout(\Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~1 .lut_mask = 16'hF888;
defparam \Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y46_N19
dffeas \x[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Selector7~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x[0]),
	.prn(vcc));
// synopsys translate_off
defparam \x[0] .is_wysiwyg = "true";
defparam \x[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N22
cycloneive_lcell_comb \Selector6~0 (
// Equation(s):
// \Selector6~0_combout  = (draw_counter[1] & (!draw_counter[17] & !draw_counter[16]))

	.dataa(gnd),
	.datab(draw_counter[1]),
	.datac(draw_counter[17]),
	.datad(draw_counter[16]),
	.cin(gnd),
	.combout(\Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~0 .lut_mask = 16'h000C;
defparam \Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N2
cycloneive_lcell_comb \x[3]~0 (
// Equation(s):
// \x[3]~0_combout  = (\SW[0]~input_o  & (\Selector0~0_combout )) # (!\SW[0]~input_o  & ((\state.INIT_PLAYER_2~q ) # ((\Selector0~0_combout  & \WideOr3~0_combout ))))

	.dataa(\Selector0~0_combout ),
	.datab(\WideOr3~0_combout ),
	.datac(\state.INIT_PLAYER_2~q ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\x[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \x[3]~0 .lut_mask = 16'hAAF8;
defparam \x[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N8
cycloneive_lcell_comb \x[3]~1 (
// Equation(s):
// \x[3]~1_combout  = (!\SW[0]~input_o  & ((\state.INIT_PLAYER_2~q ) # ((\state.DRAW_PLAYER_2~q ) # (\state.ERASE_PLAYER_2~q ))))

	.dataa(\state.INIT_PLAYER_2~q ),
	.datab(\state.DRAW_PLAYER_2~q ),
	.datac(\state.ERASE_PLAYER_2~q ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\x[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \x[3]~1 .lut_mask = 16'h00FE;
defparam \x[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N18
cycloneive_lcell_comb \Selector6~1 (
// Equation(s):
// \Selector6~1_combout  = (\x[3]~1_combout  & (!draw_counter[5] & ((\Selector3~1_combout )))) # (!\x[3]~1_combout  & (((!\x[3]~0_combout ))))

	.dataa(draw_counter[5]),
	.datab(\x[3]~0_combout ),
	.datac(\x[3]~1_combout ),
	.datad(\Selector3~1_combout ),
	.cin(gnd),
	.combout(\Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~1 .lut_mask = 16'h5303;
defparam \Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N8
cycloneive_lcell_comb \x[3]~2 (
// Equation(s):
// \x[3]~2_combout  = (!\x[3]~1_combout  & ((\Selector3~1_combout ) # (!\x[3]~0_combout )))

	.dataa(gnd),
	.datab(\x[3]~0_combout ),
	.datac(\x[3]~1_combout ),
	.datad(\Selector3~1_combout ),
	.cin(gnd),
	.combout(\x[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \x[3]~2 .lut_mask = 16'h0F03;
defparam \x[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N12
cycloneive_lcell_comb \Selector6~2 (
// Equation(s):
// \Selector6~2_combout  = (\Selector6~1_combout  & ((\Selector6~0_combout ) # ((!\x[3]~2_combout )))) # (!\Selector6~1_combout  & (((\x[3]~2_combout  & draw_counter[5]))))

	.dataa(\Selector6~0_combout ),
	.datab(\Selector6~1_combout ),
	.datac(\x[3]~2_combout ),
	.datad(draw_counter[5]),
	.cin(gnd),
	.combout(\Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~2 .lut_mask = 16'hBC8C;
defparam \Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N0
cycloneive_lcell_comb \Selector6~3 (
// Equation(s):
// \Selector6~3_combout  = (\WideOr6~combout  & \Selector6~2_combout )

	.dataa(\WideOr6~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector6~2_combout ),
	.cin(gnd),
	.combout(\Selector6~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~3 .lut_mask = 16'hAA00;
defparam \Selector6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y47_N1
dffeas \x[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Selector6~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x[1]),
	.prn(vcc));
// synopsys translate_off
defparam \x[1] .is_wysiwyg = "true";
defparam \x[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N24
cycloneive_lcell_comb \Add2~0 (
// Equation(s):
// \Add2~0_combout  = draw_counter[5] $ (draw_counter[6])

	.dataa(draw_counter[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(draw_counter[6]),
	.cin(gnd),
	.combout(\Add2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~0 .lut_mask = 16'h55AA;
defparam \Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N26
cycloneive_lcell_comb \Selector5~1 (
// Equation(s):
// \Selector5~1_combout  = (\x[3]~1_combout  & (\Selector3~1_combout  & ((\Add2~0_combout )))) # (!\x[3]~1_combout  & (((!\x[3]~0_combout ))))

	.dataa(\Selector3~1_combout ),
	.datab(\x[3]~0_combout ),
	.datac(\x[3]~1_combout ),
	.datad(\Add2~0_combout ),
	.cin(gnd),
	.combout(\Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~1 .lut_mask = 16'hA303;
defparam \Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N6
cycloneive_lcell_comb \Selector5~0 (
// Equation(s):
// \Selector5~0_combout  = (draw_counter[2] & (!draw_counter[17] & !draw_counter[16]))

	.dataa(gnd),
	.datab(draw_counter[2]),
	.datac(draw_counter[17]),
	.datad(draw_counter[16]),
	.cin(gnd),
	.combout(\Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~0 .lut_mask = 16'h000C;
defparam \Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N4
cycloneive_lcell_comb \Selector5~2 (
// Equation(s):
// \Selector5~2_combout  = (\x[3]~2_combout  & ((\Selector5~1_combout  & ((\Selector5~0_combout ))) # (!\Selector5~1_combout  & (draw_counter[6])))) # (!\x[3]~2_combout  & (((\Selector5~1_combout ))))

	.dataa(draw_counter[6]),
	.datab(\x[3]~2_combout ),
	.datac(\Selector5~1_combout ),
	.datad(\Selector5~0_combout ),
	.cin(gnd),
	.combout(\Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~2 .lut_mask = 16'hF838;
defparam \Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N10
cycloneive_lcell_comb \Selector5~3 (
// Equation(s):
// \Selector5~3_combout  = (\Selector5~2_combout  & \WideOr6~combout )

	.dataa(gnd),
	.datab(\Selector5~2_combout ),
	.datac(gnd),
	.datad(\WideOr6~combout ),
	.cin(gnd),
	.combout(\Selector5~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~3 .lut_mask = 16'hCC00;
defparam \Selector5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y47_N11
dffeas \x[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Selector5~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x[2]),
	.prn(vcc));
// synopsys translate_off
defparam \x[2] .is_wysiwyg = "true";
defparam \x[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N14
cycloneive_lcell_comb \Selector4~0 (
// Equation(s):
// \Selector4~0_combout  = (draw_counter[3] & (!draw_counter[17] & !draw_counter[16]))

	.dataa(draw_counter[3]),
	.datab(gnd),
	.datac(draw_counter[17]),
	.datad(draw_counter[16]),
	.cin(gnd),
	.combout(\Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~0 .lut_mask = 16'h000A;
defparam \Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N16
cycloneive_lcell_comb \Add2~1 (
// Equation(s):
// \Add2~1_combout  = draw_counter[7] $ (((draw_counter[5] & draw_counter[6])))

	.dataa(draw_counter[5]),
	.datab(gnd),
	.datac(draw_counter[6]),
	.datad(draw_counter[7]),
	.cin(gnd),
	.combout(\Add2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~1 .lut_mask = 16'h5FA0;
defparam \Add2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N2
cycloneive_lcell_comb \Selector4~1 (
// Equation(s):
// \Selector4~1_combout  = (\x[3]~1_combout  & (\Selector3~1_combout  & ((!\Add2~1_combout )))) # (!\x[3]~1_combout  & (((!\x[3]~0_combout ))))

	.dataa(\Selector3~1_combout ),
	.datab(\x[3]~0_combout ),
	.datac(\x[3]~1_combout ),
	.datad(\Add2~1_combout ),
	.cin(gnd),
	.combout(\Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~1 .lut_mask = 16'h03A3;
defparam \Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N28
cycloneive_lcell_comb \Selector4~2 (
// Equation(s):
// \Selector4~2_combout  = (\x[3]~2_combout  & ((\Selector4~1_combout  & ((\Selector4~0_combout ))) # (!\Selector4~1_combout  & (draw_counter[7])))) # (!\x[3]~2_combout  & (((\Selector4~1_combout ))))

	.dataa(draw_counter[7]),
	.datab(\Selector4~0_combout ),
	.datac(\x[3]~2_combout ),
	.datad(\Selector4~1_combout ),
	.cin(gnd),
	.combout(\Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~2 .lut_mask = 16'hCFA0;
defparam \Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N20
cycloneive_lcell_comb \Selector4~3 (
// Equation(s):
// \Selector4~3_combout  = (\WideOr6~combout  & \Selector4~2_combout )

	.dataa(\WideOr6~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector4~2_combout ),
	.cin(gnd),
	.combout(\Selector4~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~3 .lut_mask = 16'hAA00;
defparam \Selector4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y47_N21
dffeas \x[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Selector4~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x[3]),
	.prn(vcc));
// synopsys translate_off
defparam \x[3] .is_wysiwyg = "true";
defparam \x[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N30
cycloneive_lcell_comb \Selector3~3 (
// Equation(s):
// \Selector3~3_combout  = (draw_counter[7]) # ((draw_counter[5] & draw_counter[6]))

	.dataa(draw_counter[5]),
	.datab(gnd),
	.datac(draw_counter[6]),
	.datad(draw_counter[7]),
	.cin(gnd),
	.combout(\Selector3~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~3 .lut_mask = 16'hFFA0;
defparam \Selector3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N2
cycloneive_lcell_comb \Selector3~4 (
// Equation(s):
// \Selector3~4_combout  = (!\SW[0]~input_o  & ((\state.DRAW_PLAYER_2~q ) # (\state.ERASE_PLAYER_2~q )))

	.dataa(gnd),
	.datab(\state.DRAW_PLAYER_2~q ),
	.datac(\state.ERASE_PLAYER_2~q ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\Selector3~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~4 .lut_mask = 16'h00FC;
defparam \Selector3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N4
cycloneive_lcell_comb \Selector3~5 (
// Equation(s):
// \Selector3~5_combout  = (\Selector3~1_combout  & (\Selector3~3_combout  & ((\state~25_combout ) # (\Selector3~4_combout ))))

	.dataa(\Selector3~1_combout ),
	.datab(\state~25_combout ),
	.datac(\Selector3~3_combout ),
	.datad(\Selector3~4_combout ),
	.cin(gnd),
	.combout(\Selector3~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~5 .lut_mask = 16'hA080;
defparam \Selector3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N22
cycloneive_lcell_comb \Selector3~6 (
// Equation(s):
// \Selector3~6_combout  = (\Selector3~1_combout  & ((\Selector0~0_combout ) # ((\Selector3~2_combout  & draw_counter[4])))) # (!\Selector3~1_combout  & (\Selector3~2_combout  & (draw_counter[4])))

	.dataa(\Selector3~1_combout ),
	.datab(\Selector3~2_combout ),
	.datac(draw_counter[4]),
	.datad(\Selector0~0_combout ),
	.cin(gnd),
	.combout(\Selector3~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~6 .lut_mask = 16'hEAC0;
defparam \Selector3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N12
cycloneive_lcell_comb \Selector3~7 (
// Equation(s):
// \Selector3~7_combout  = (\Selector3~5_combout ) # (\Selector3~6_combout )

	.dataa(gnd),
	.datab(\Selector3~5_combout ),
	.datac(\Selector3~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector3~7_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~7 .lut_mask = 16'hFCFC;
defparam \Selector3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y46_N13
dffeas \x[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Selector3~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x[4]),
	.prn(vcc));
// synopsys translate_off
defparam \x[4] .is_wysiwyg = "true";
defparam \x[4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y46_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a2 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({colour[2]}),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: FF_X40_Y50_N19
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[0] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y50_N11
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[0] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA|VideoMemory|auto_generated|address_reg_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y47_N6
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode118w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode118w [2] = (\VGA|user_input_translator|mem_address[13]~16_combout  & (!\VGA|user_input_translator|mem_address[14]~18_combout  & \VGA|valid_160x120~0_combout ))

	.dataa(gnd),
	.datab(\VGA|user_input_translator|mem_address[13]~16_combout ),
	.datac(\VGA|user_input_translator|mem_address[14]~18_combout ),
	.datad(\VGA|valid_160x120~0_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode118w[2] .lut_mask = 16'h0C00;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode118w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y50_N28
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2] = (!\VGA|controller|controller_translator|mem_address[14]~18_combout  & \VGA|controller|controller_translator|mem_address[13]~16_combout )

	.dataa(gnd),
	.datab(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.datac(gnd),
	.datad(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] .lut_mask = 16'h3300;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y48_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a5 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({colour[2]}),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X43_Y49_N0
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout  = (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ))) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ))))

	.dataa(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datab(\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ),
	.datac(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datad(\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 .lut_mask = 16'h5404;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y47_N30
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode126w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode126w [2] = (!\VGA|user_input_translator|mem_address[13]~16_combout  & (\VGA|user_input_translator|mem_address[14]~18_combout  & \VGA|valid_160x120~0_combout ))

	.dataa(gnd),
	.datab(\VGA|user_input_translator|mem_address[13]~16_combout ),
	.datac(\VGA|user_input_translator|mem_address[14]~18_combout ),
	.datad(\VGA|valid_160x120~0_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode126w[2] .lut_mask = 16'h3000;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode126w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y50_N26
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2] = (\VGA|controller|controller_translator|mem_address[14]~18_combout  & !\VGA|controller|controller_translator|mem_address[13]~16_combout )

	.dataa(gnd),
	.datab(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.datac(gnd),
	.datad(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] .lut_mask = 16'h00CC;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y46_N11
dffeas \colour[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Selector54~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(colour[0]),
	.prn(vcc));
// synopsys translate_off
defparam \colour[0] .is_wysiwyg = "true";
defparam \colour[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y49_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a7 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({colour[2],colour[0]}),
	.portaaddr({\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,\VGA|user_input_translator|mem_address[8]~6_combout ,
\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X43_Y49_N2
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[2]~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout  = (\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ) # ((\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & \VGA|VideoMemory|auto_generated|ram_block1a8 ))

	.dataa(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datab(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a8 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[2]~1 .lut_mask = 16'hECEC;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y48_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a4 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({colour[0]}),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y47_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a1 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({colour[0]}),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X43_Y49_N12
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[1]~2 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[1]~2_combout  = (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout )) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout )))))

	.dataa(\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ),
	.datab(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[1]~2 .lut_mask = 16'h00B8;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y49_N22
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[1]~3 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout  = (\VGA|VideoMemory|auto_generated|mux3|result_node[1]~2_combout ) # ((\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ))

	.dataa(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datab(gnd),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~2_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[1]~3 .lut_mask = 16'hFFA0;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y49_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a3 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({colour[0]}),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y46_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a0 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({colour[0]}),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X43_Y49_N24
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[0]~4 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[0]~4_combout  = (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout )) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout )))))

	.dataa(\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ),
	.datab(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[0]~4 .lut_mask = 16'h00B8;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y47_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a6 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,colour[0]}),
	.portaaddr({\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,\VGA|user_input_translator|mem_address[8]~6_combout ,
\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X43_Y49_N18
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[0]~5 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout  = (\VGA|VideoMemory|auto_generated|mux3|result_node[0]~4_combout ) # ((\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ))

	.dataa(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datab(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~4_combout ),
	.datac(gnd),
	.datad(\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[0]~5 .lut_mask = 16'hEECC;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
