

================================================================
== Vitis HLS Report for 'Self_attention_Pipeline_l_norm_i2_l_j1'
================================================================
* Date:           Mon Sep  4 23:51:25 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.746 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      152|      152|  1.520 us|  1.520 us|  152|  152|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_norm_i2_l_j1  |      150|      150|         8|          1|          1|   144|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     85|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     20|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|     447|    160|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     447|    337|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------+---------------+---------+----+---+----+-----+
    |       Instance      |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+---------------+---------+----+---+----+-----+
    |mux_42_32_1_1_U2847  |mux_42_32_1_1  |        0|   0|  0|  20|    0|
    +---------------------+---------------+---------+----+---+----+-----+
    |Total                |               |        0|   0|  0|  20|    0|
    +---------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln46_1_fu_169_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln46_fu_181_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln47_fu_223_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln49_fu_271_p2       |         +|   0|  0|   7|           6|           6|
    |sub_ln49_fu_262_p2       |         -|   0|  0|   7|           6|           6|
    |icmp_ln46_fu_163_p2      |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln47_fu_187_p2      |      icmp|   0|  0|   9|           4|           4|
    |select_ln46_1_fu_201_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln46_fu_193_p3    |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|  85|          43|          34|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i2_load                |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten19_load  |   9|          2|    8|         16|
    |ap_sig_allocacmp_j1_load                |   9|          2|    4|          8|
    |i2_fu_64                                |   9|          2|    4|          8|
    |indvar_flatten19_fu_68                  |   9|          2|    8|         16|
    |j1_fu_60                                |   9|          2|    4|          8|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   34|         68|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |i2_fu_64                          |   4|   0|    4|          0|
    |indvar_flatten19_fu_68            |   8|   0|    8|          0|
    |j1_fu_60                          |   4|   0|    4|          0|
    |p_cast9_mid2_v_reg_333            |   2|   0|    2|          0|
    |select_ln46_reg_323               |   4|   0|    4|          0|
    |trunc_ln46_reg_328                |   2|   0|    2|          0|
    |v36_reg_363                       |  32|   0|   32|          0|
    |v37_reg_368                       |  32|   0|   32|          0|
    |v84_1_addr_reg_345                |   6|   0|    6|          0|
    |v84_2_addr_reg_351                |   6|   0|    6|          0|
    |v84_3_addr_reg_357                |   6|   0|    6|          0|
    |v84_addr_reg_339                  |   6|   0|    6|          0|
    |trunc_ln46_reg_328                |  64|  32|    2|          0|
    |v84_1_addr_reg_345                |  64|  32|    6|          0|
    |v84_2_addr_reg_351                |  64|  32|    6|          0|
    |v84_3_addr_reg_357                |  64|  32|    6|          0|
    |v84_addr_reg_339                  |  64|  32|    6|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 447| 160|  153|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+----------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+--------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_norm_i2_l_j1|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_norm_i2_l_j1|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_norm_i2_l_j1|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_norm_i2_l_j1|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_norm_i2_l_j1|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_norm_i2_l_j1|  return value|
|grp_fu_633_p_din0   |  out|   32|  ap_ctrl_hs|  Self_attention_Pipeline_l_norm_i2_l_j1|  return value|
|grp_fu_633_p_din1   |  out|   32|  ap_ctrl_hs|  Self_attention_Pipeline_l_norm_i2_l_j1|  return value|
|grp_fu_633_p_dout0  |   in|   32|  ap_ctrl_hs|  Self_attention_Pipeline_l_norm_i2_l_j1|  return value|
|grp_fu_633_p_ce     |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_norm_i2_l_j1|  return value|
|v84_address0        |  out|    6|   ap_memory|                                     v84|         array|
|v84_ce0             |  out|    1|   ap_memory|                                     v84|         array|
|v84_we0             |  out|    1|   ap_memory|                                     v84|         array|
|v84_d0              |  out|   32|   ap_memory|                                     v84|         array|
|v84_address1        |  out|    6|   ap_memory|                                     v84|         array|
|v84_ce1             |  out|    1|   ap_memory|                                     v84|         array|
|v84_q1              |   in|   32|   ap_memory|                                     v84|         array|
|v84_1_address0      |  out|    6|   ap_memory|                                   v84_1|         array|
|v84_1_ce0           |  out|    1|   ap_memory|                                   v84_1|         array|
|v84_1_we0           |  out|    1|   ap_memory|                                   v84_1|         array|
|v84_1_d0            |  out|   32|   ap_memory|                                   v84_1|         array|
|v84_1_address1      |  out|    6|   ap_memory|                                   v84_1|         array|
|v84_1_ce1           |  out|    1|   ap_memory|                                   v84_1|         array|
|v84_1_q1            |   in|   32|   ap_memory|                                   v84_1|         array|
|v84_2_address0      |  out|    6|   ap_memory|                                   v84_2|         array|
|v84_2_ce0           |  out|    1|   ap_memory|                                   v84_2|         array|
|v84_2_we0           |  out|    1|   ap_memory|                                   v84_2|         array|
|v84_2_d0            |  out|   32|   ap_memory|                                   v84_2|         array|
|v84_2_address1      |  out|    6|   ap_memory|                                   v84_2|         array|
|v84_2_ce1           |  out|    1|   ap_memory|                                   v84_2|         array|
|v84_2_q1            |   in|   32|   ap_memory|                                   v84_2|         array|
|v84_3_address0      |  out|    6|   ap_memory|                                   v84_3|         array|
|v84_3_ce0           |  out|    1|   ap_memory|                                   v84_3|         array|
|v84_3_we0           |  out|    1|   ap_memory|                                   v84_3|         array|
|v84_3_d0            |  out|   32|   ap_memory|                                   v84_3|         array|
|v84_3_address1      |  out|    6|   ap_memory|                                   v84_3|         array|
|v84_3_ce1           |  out|    1|   ap_memory|                                   v84_3|         array|
|v84_3_q1            |   in|   32|   ap_memory|                                   v84_3|         array|
+--------------------+-----+-----+------------+----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.64>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%j1 = alloca i32 1"   --->   Operation 11 'alloca' 'j1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i2 = alloca i32 1"   --->   Operation 12 'alloca' 'i2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten19 = alloca i32 1"   --->   Operation 13 'alloca' 'indvar_flatten19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten19"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i2"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %j1"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc27.i"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten19_load = load i8 %indvar_flatten19" [bert_layer.cpp:46]   --->   Operation 18 'load' 'indvar_flatten19_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.55ns)   --->   "%icmp_ln46 = icmp_eq  i8 %indvar_flatten19_load, i8 144" [bert_layer.cpp:46]   --->   Operation 19 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.91ns)   --->   "%add_ln46_1 = add i8 %indvar_flatten19_load, i8 1" [bert_layer.cpp:46]   --->   Operation 20 'add' 'add_ln46_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %icmp_ln46, void %for.inc30.i, void %for.inc.i17.preheader.exitStub" [bert_layer.cpp:46]   --->   Operation 21 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%j1_load = load i4 %j1" [bert_layer.cpp:47]   --->   Operation 22 'load' 'j1_load' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i2_load = load i4 %i2" [bert_layer.cpp:46]   --->   Operation 23 'load' 'i2_load' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.73ns)   --->   "%add_ln46 = add i4 %i2_load, i4 1" [bert_layer.cpp:46]   --->   Operation 24 'add' 'add_ln46' <Predicate = (!icmp_ln46)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.30ns)   --->   "%icmp_ln47 = icmp_eq  i4 %j1_load, i4 12" [bert_layer.cpp:47]   --->   Operation 25 'icmp' 'icmp_ln47' <Predicate = (!icmp_ln46)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.02ns)   --->   "%select_ln46 = select i1 %icmp_ln47, i4 0, i4 %j1_load" [bert_layer.cpp:46]   --->   Operation 26 'select' 'select_ln46' <Predicate = (!icmp_ln46)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.02ns)   --->   "%select_ln46_1 = select i1 %icmp_ln47, i4 %add_ln46, i4 %i2_load" [bert_layer.cpp:46]   --->   Operation 27 'select' 'select_ln46_1' <Predicate = (!icmp_ln46)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i4 %select_ln46_1" [bert_layer.cpp:46]   --->   Operation 28 'trunc' 'trunc_ln46' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_cast9_mid2_v = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %select_ln46_1, i32 2, i32 3" [bert_layer.cpp:46]   --->   Operation 29 'partselect' 'p_cast9_mid2_v' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.95ns)   --->   "%switch_ln51 = switch i2 %trunc_ln46, void %arrayidx211.i30.case.3, i2 0, void %arrayidx211.i30.case.0, i2 1, void %arrayidx211.i30.case.1, i2 2, void %arrayidx211.i30.case.2" [bert_layer.cpp:51]   --->   Operation 30 'switch' 'switch_ln51' <Predicate = (!icmp_ln46)> <Delay = 0.95>
ST_1 : Operation 31 [1/1] (1.73ns)   --->   "%add_ln47 = add i4 %select_ln46, i4 1" [bert_layer.cpp:47]   --->   Operation 31 'add' 'add_ln47' <Predicate = (!icmp_ln46)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln47 = store i8 %add_ln46_1, i8 %indvar_flatten19" [bert_layer.cpp:47]   --->   Operation 32 'store' 'store_ln47' <Predicate = (!icmp_ln46)> <Delay = 1.58>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln47 = store i4 %select_ln46_1, i4 %i2" [bert_layer.cpp:47]   --->   Operation 33 'store' 'store_ln47' <Predicate = (!icmp_ln46)> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln47 = store i4 %add_ln47, i4 %j1" [bert_layer.cpp:47]   --->   Operation 34 'store' 'store_ln47' <Predicate = (!icmp_ln46)> <Delay = 1.58>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln47 = br void %for.inc27.i" [bert_layer.cpp:47]   --->   Operation 35 'br' 'br_ln47' <Predicate = (!icmp_ln46)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.74>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %p_cast9_mid2_v, i4 0" [bert_layer.cpp:49]   --->   Operation 36 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_28 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %p_cast9_mid2_v, i2 0" [bert_layer.cpp:49]   --->   Operation 37 'bitconcatenate' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i4 %tmp_28" [bert_layer.cpp:49]   --->   Operation 38 'zext' 'zext_ln49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln49 = sub i6 %tmp_s, i6 %zext_ln49" [bert_layer.cpp:49]   --->   Operation 39 'sub' 'sub_ln49' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.74> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln49_1 = zext i4 %select_ln46" [bert_layer.cpp:49]   --->   Operation 40 'zext' 'zext_ln49_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (3.49ns) (root node of TernaryAdder)   --->   "%add_ln49 = add i6 %sub_ln49, i6 %zext_ln49_1" [bert_layer.cpp:49]   --->   Operation 41 'add' 'add_ln49' <Predicate = true> <Delay = 3.49> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.74> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln49_2 = zext i6 %add_ln49" [bert_layer.cpp:49]   --->   Operation 42 'zext' 'zext_ln49_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%v84_addr = getelementptr i32 %v84, i64 0, i64 %zext_ln49_2" [bert_layer.cpp:49]   --->   Operation 43 'getelementptr' 'v84_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%v84_1_addr = getelementptr i32 %v84_1, i64 0, i64 %zext_ln49_2" [bert_layer.cpp:49]   --->   Operation 44 'getelementptr' 'v84_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%v84_2_addr = getelementptr i32 %v84_2, i64 0, i64 %zext_ln49_2" [bert_layer.cpp:49]   --->   Operation 45 'getelementptr' 'v84_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%v84_3_addr = getelementptr i32 %v84_3, i64 0, i64 %zext_ln49_2" [bert_layer.cpp:49]   --->   Operation 46 'getelementptr' 'v84_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [2/2] (3.25ns)   --->   "%v84_load = load i6 %v84_addr" [bert_layer.cpp:49]   --->   Operation 47 'load' 'v84_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 48 [2/2] (3.25ns)   --->   "%v84_1_load = load i6 %v84_1_addr" [bert_layer.cpp:49]   --->   Operation 48 'load' 'v84_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 49 [2/2] (3.25ns)   --->   "%v84_2_load = load i6 %v84_2_addr" [bert_layer.cpp:49]   --->   Operation 49 'load' 'v84_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 50 [2/2] (3.25ns)   --->   "%v84_3_load = load i6 %v84_3_addr" [bert_layer.cpp:49]   --->   Operation 50 'load' 'v84_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 3 <SV = 2> <Delay = 5.08>
ST_3 : Operation 51 [1/2] (3.25ns)   --->   "%v84_load = load i6 %v84_addr" [bert_layer.cpp:49]   --->   Operation 51 'load' 'v84_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 52 [1/2] (3.25ns)   --->   "%v84_1_load = load i6 %v84_1_addr" [bert_layer.cpp:49]   --->   Operation 52 'load' 'v84_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 53 [1/2] (3.25ns)   --->   "%v84_2_load = load i6 %v84_2_addr" [bert_layer.cpp:49]   --->   Operation 53 'load' 'v84_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 54 [1/2] (3.25ns)   --->   "%v84_3_load = load i6 %v84_3_addr" [bert_layer.cpp:49]   --->   Operation 54 'load' 'v84_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 55 [1/1] (1.82ns)   --->   "%v36 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %v84_load, i32 %v84_1_load, i32 %v84_2_load, i32 %v84_3_load, i2 %trunc_ln46" [bert_layer.cpp:50]   --->   Operation 55 'mux' 'v36' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 56 [4/4] (5.70ns)   --->   "%v37 = fmul i32 %v36, i32 0.125" [bert_layer.cpp:50]   --->   Operation 56 'fmul' 'v37' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 57 [3/4] (5.70ns)   --->   "%v37 = fmul i32 %v36, i32 0.125" [bert_layer.cpp:50]   --->   Operation 57 'fmul' 'v37' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 58 [2/4] (5.70ns)   --->   "%v37 = fmul i32 %v36, i32 0.125" [bert_layer.cpp:50]   --->   Operation 58 'fmul' 'v37' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_norm_i2_l_j1_str"   --->   Operation 59 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 144, i64 144, i64 144"   --->   Operation 60 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%specpipeline_ln48 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_31" [bert_layer.cpp:48]   --->   Operation 61 'specpipeline' 'specpipeline_ln48' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%specloopname_ln47 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [bert_layer.cpp:47]   --->   Operation 62 'specloopname' 'specloopname_ln47' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/4] (5.70ns)   --->   "%v37 = fmul i32 %v36, i32 0.125" [bert_layer.cpp:50]   --->   Operation 63 'fmul' 'v37' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 72 'ret' 'ret_ln0' <Predicate = (icmp_ln46)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 64 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %v37, i6 %v84_2_addr" [bert_layer.cpp:51]   --->   Operation 64 'store' 'store_ln51' <Predicate = (trunc_ln46 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx211.i30.exit" [bert_layer.cpp:51]   --->   Operation 65 'br' 'br_ln51' <Predicate = (trunc_ln46 == 2)> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %v37, i6 %v84_1_addr" [bert_layer.cpp:51]   --->   Operation 66 'store' 'store_ln51' <Predicate = (trunc_ln46 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx211.i30.exit" [bert_layer.cpp:51]   --->   Operation 67 'br' 'br_ln51' <Predicate = (trunc_ln46 == 1)> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %v37, i6 %v84_addr" [bert_layer.cpp:51]   --->   Operation 68 'store' 'store_ln51' <Predicate = (trunc_ln46 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx211.i30.exit" [bert_layer.cpp:51]   --->   Operation 69 'br' 'br_ln51' <Predicate = (trunc_ln46 == 0)> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %v37, i6 %v84_3_addr" [bert_layer.cpp:51]   --->   Operation 70 'store' 'store_ln51' <Predicate = (trunc_ln46 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx211.i30.exit" [bert_layer.cpp:51]   --->   Operation 71 'br' 'br_ln51' <Predicate = (trunc_ln46 == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v84]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ v84_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ v84_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ v84_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j1                    (alloca           ) [ 010000000]
i2                    (alloca           ) [ 010000000]
indvar_flatten19      (alloca           ) [ 010000000]
store_ln0             (store            ) [ 000000000]
store_ln0             (store            ) [ 000000000]
store_ln0             (store            ) [ 000000000]
br_ln0                (br               ) [ 000000000]
indvar_flatten19_load (load             ) [ 000000000]
icmp_ln46             (icmp             ) [ 011111110]
add_ln46_1            (add              ) [ 000000000]
br_ln46               (br               ) [ 000000000]
j1_load               (load             ) [ 000000000]
i2_load               (load             ) [ 000000000]
add_ln46              (add              ) [ 000000000]
icmp_ln47             (icmp             ) [ 000000000]
select_ln46           (select           ) [ 011000000]
select_ln46_1         (select           ) [ 000000000]
trunc_ln46            (trunc            ) [ 011111111]
p_cast9_mid2_v        (partselect       ) [ 011000000]
switch_ln51           (switch           ) [ 000000000]
add_ln47              (add              ) [ 000000000]
store_ln47            (store            ) [ 000000000]
store_ln47            (store            ) [ 000000000]
store_ln47            (store            ) [ 000000000]
br_ln47               (br               ) [ 000000000]
tmp_s                 (bitconcatenate   ) [ 000000000]
tmp_28                (bitconcatenate   ) [ 000000000]
zext_ln49             (zext             ) [ 000000000]
sub_ln49              (sub              ) [ 000000000]
zext_ln49_1           (zext             ) [ 000000000]
add_ln49              (add              ) [ 000000000]
zext_ln49_2           (zext             ) [ 000000000]
v84_addr              (getelementptr    ) [ 010111111]
v84_1_addr            (getelementptr    ) [ 010111111]
v84_2_addr            (getelementptr    ) [ 010111111]
v84_3_addr            (getelementptr    ) [ 010111111]
v84_load              (load             ) [ 000000000]
v84_1_load            (load             ) [ 000000000]
v84_2_load            (load             ) [ 000000000]
v84_3_load            (load             ) [ 000000000]
v36                   (mux              ) [ 010011110]
specloopname_ln0      (specloopname     ) [ 000000000]
empty                 (speclooptripcount) [ 000000000]
specpipeline_ln48     (specpipeline     ) [ 000000000]
specloopname_ln47     (specloopname     ) [ 000000000]
v37                   (fmul             ) [ 010000001]
store_ln51            (store            ) [ 000000000]
br_ln51               (br               ) [ 000000000]
store_ln51            (store            ) [ 000000000]
br_ln51               (br               ) [ 000000000]
store_ln51            (store            ) [ 000000000]
br_ln51               (br               ) [ 000000000]
store_ln51            (store            ) [ 000000000]
br_ln51               (br               ) [ 000000000]
ret_ln0               (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v84">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v84"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v84_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v84_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v84_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v84_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="v84_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v84_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i2.i4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4float.i2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_norm_i2_l_j1_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="j1_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j1/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="i2_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i2/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="indvar_flatten19_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten19/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="v84_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="6" slack="0"/>
<pin id="76" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v84_addr/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="v84_1_addr_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="32" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="6" slack="0"/>
<pin id="83" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v84_1_addr/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="v84_2_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="6" slack="0"/>
<pin id="90" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v84_2_addr/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="v84_3_addr_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="6" slack="0"/>
<pin id="97" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v84_3_addr/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_access_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="6" slack="6"/>
<pin id="102" dir="0" index="1" bw="32" slack="1"/>
<pin id="103" dir="0" index="2" bw="0" slack="0"/>
<pin id="105" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="106" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="107" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="108" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="v84_load/2 store_ln51/8 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_access_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="6" slack="6"/>
<pin id="112" dir="0" index="1" bw="32" slack="1"/>
<pin id="113" dir="0" index="2" bw="0" slack="0"/>
<pin id="115" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="116" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="117" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="118" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="v84_1_load/2 store_ln51/8 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_access_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="6" slack="6"/>
<pin id="122" dir="0" index="1" bw="32" slack="1"/>
<pin id="123" dir="0" index="2" bw="0" slack="0"/>
<pin id="125" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="126" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="127" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="128" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="v84_2_load/2 store_ln51/8 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="6" slack="6"/>
<pin id="132" dir="0" index="1" bw="32" slack="1"/>
<pin id="133" dir="0" index="2" bw="0" slack="0"/>
<pin id="135" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="136" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="137" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="138" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="v84_3_load/2 store_ln51/8 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="1"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="v37/4 "/>
</bind>
</comp>

<comp id="145" class="1004" name="store_ln0_store_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="0"/>
<pin id="147" dir="0" index="1" bw="8" slack="0"/>
<pin id="148" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="store_ln0_store_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="0" index="1" bw="4" slack="0"/>
<pin id="153" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="store_ln0_store_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="0"/>
<pin id="157" dir="0" index="1" bw="4" slack="0"/>
<pin id="158" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="indvar_flatten19_load_load_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="0"/>
<pin id="162" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten19_load/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="icmp_ln46_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="8" slack="0"/>
<pin id="165" dir="0" index="1" bw="8" slack="0"/>
<pin id="166" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="add_ln46_1_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="8" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46_1/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="j1_load_load_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="4" slack="0"/>
<pin id="177" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j1_load/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="i2_load_load_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="4" slack="0"/>
<pin id="180" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i2_load/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="add_ln46_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="4" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="icmp_ln47_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="4" slack="0"/>
<pin id="189" dir="0" index="1" bw="4" slack="0"/>
<pin id="190" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln47/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="select_ln46_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="0"/>
<pin id="195" dir="0" index="1" bw="4" slack="0"/>
<pin id="196" dir="0" index="2" bw="4" slack="0"/>
<pin id="197" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln46/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="select_ln46_1_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="0"/>
<pin id="203" dir="0" index="1" bw="4" slack="0"/>
<pin id="204" dir="0" index="2" bw="4" slack="0"/>
<pin id="205" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln46_1/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="trunc_ln46_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="4" slack="0"/>
<pin id="211" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln46/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="p_cast9_mid2_v_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="2" slack="0"/>
<pin id="215" dir="0" index="1" bw="4" slack="0"/>
<pin id="216" dir="0" index="2" bw="3" slack="0"/>
<pin id="217" dir="0" index="3" bw="3" slack="0"/>
<pin id="218" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast9_mid2_v/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="add_ln47_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="4" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="store_ln47_store_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="8" slack="0"/>
<pin id="231" dir="0" index="1" bw="8" slack="0"/>
<pin id="232" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="store_ln47_store_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="4" slack="0"/>
<pin id="236" dir="0" index="1" bw="4" slack="0"/>
<pin id="237" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="store_ln47_store_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="4" slack="0"/>
<pin id="241" dir="0" index="1" bw="4" slack="0"/>
<pin id="242" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_s_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="6" slack="0"/>
<pin id="246" dir="0" index="1" bw="2" slack="1"/>
<pin id="247" dir="0" index="2" bw="1" slack="0"/>
<pin id="248" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmp_28_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="4" slack="0"/>
<pin id="253" dir="0" index="1" bw="2" slack="1"/>
<pin id="254" dir="0" index="2" bw="1" slack="0"/>
<pin id="255" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_28/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="zext_ln49_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="4" slack="0"/>
<pin id="260" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="sub_ln49_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="6" slack="0"/>
<pin id="264" dir="0" index="1" bw="4" slack="0"/>
<pin id="265" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln49/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="zext_ln49_1_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="4" slack="1"/>
<pin id="270" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49_1/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="add_ln49_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="6" slack="0"/>
<pin id="273" dir="0" index="1" bw="4" slack="0"/>
<pin id="274" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="zext_ln49_2_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="6" slack="0"/>
<pin id="279" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49_2/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="v36_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="0"/>
<pin id="287" dir="0" index="1" bw="32" slack="0"/>
<pin id="288" dir="0" index="2" bw="32" slack="0"/>
<pin id="289" dir="0" index="3" bw="32" slack="0"/>
<pin id="290" dir="0" index="4" bw="32" slack="0"/>
<pin id="291" dir="0" index="5" bw="2" slack="2"/>
<pin id="292" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="v36/3 "/>
</bind>
</comp>

<comp id="298" class="1005" name="j1_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="4" slack="0"/>
<pin id="300" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j1 "/>
</bind>
</comp>

<comp id="305" class="1005" name="i2_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="4" slack="0"/>
<pin id="307" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i2 "/>
</bind>
</comp>

<comp id="312" class="1005" name="indvar_flatten19_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="8" slack="0"/>
<pin id="314" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten19 "/>
</bind>
</comp>

<comp id="319" class="1005" name="icmp_ln46_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="6"/>
<pin id="321" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln46 "/>
</bind>
</comp>

<comp id="323" class="1005" name="select_ln46_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="4" slack="1"/>
<pin id="325" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln46 "/>
</bind>
</comp>

<comp id="328" class="1005" name="trunc_ln46_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="2" slack="2"/>
<pin id="330" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln46 "/>
</bind>
</comp>

<comp id="333" class="1005" name="p_cast9_mid2_v_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="2" slack="1"/>
<pin id="335" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_cast9_mid2_v "/>
</bind>
</comp>

<comp id="339" class="1005" name="v84_addr_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="6" slack="1"/>
<pin id="341" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="v84_addr "/>
</bind>
</comp>

<comp id="345" class="1005" name="v84_1_addr_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="6" slack="1"/>
<pin id="347" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="v84_1_addr "/>
</bind>
</comp>

<comp id="351" class="1005" name="v84_2_addr_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="6" slack="1"/>
<pin id="353" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="v84_2_addr "/>
</bind>
</comp>

<comp id="357" class="1005" name="v84_3_addr_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="6" slack="1"/>
<pin id="359" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="v84_3_addr "/>
</bind>
</comp>

<comp id="363" class="1005" name="v36_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="1"/>
<pin id="365" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v36 "/>
</bind>
</comp>

<comp id="368" class="1005" name="v37_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="1"/>
<pin id="370" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v37 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="8" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="8" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="8" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="38" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="2" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="38" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="38" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="6" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="38" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="109"><net_src comp="72" pin="3"/><net_sink comp="100" pin=2"/></net>

<net id="119"><net_src comp="79" pin="3"/><net_sink comp="110" pin=2"/></net>

<net id="129"><net_src comp="86" pin="3"/><net_sink comp="120" pin=2"/></net>

<net id="139"><net_src comp="93" pin="3"/><net_sink comp="130" pin=2"/></net>

<net id="144"><net_src comp="42" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="149"><net_src comp="10" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="154"><net_src comp="12" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="159"><net_src comp="12" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="167"><net_src comp="160" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="14" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="173"><net_src comp="160" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="16" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="185"><net_src comp="178" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="18" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="175" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="20" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="198"><net_src comp="187" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="12" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="200"><net_src comp="175" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="206"><net_src comp="187" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="181" pin="2"/><net_sink comp="201" pin=1"/></net>

<net id="208"><net_src comp="178" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="212"><net_src comp="201" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="22" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="220"><net_src comp="201" pin="3"/><net_sink comp="213" pin=1"/></net>

<net id="221"><net_src comp="24" pin="0"/><net_sink comp="213" pin=2"/></net>

<net id="222"><net_src comp="26" pin="0"/><net_sink comp="213" pin=3"/></net>

<net id="227"><net_src comp="193" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="18" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="169" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="238"><net_src comp="201" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="243"><net_src comp="223" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="249"><net_src comp="34" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="12" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="256"><net_src comp="36" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="28" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="261"><net_src comp="251" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="266"><net_src comp="244" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="258" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="275"><net_src comp="262" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="268" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="280"><net_src comp="271" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="282"><net_src comp="277" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="283"><net_src comp="277" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="284"><net_src comp="277" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="293"><net_src comp="40" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="294"><net_src comp="100" pin="7"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="110" pin="7"/><net_sink comp="285" pin=2"/></net>

<net id="296"><net_src comp="120" pin="7"/><net_sink comp="285" pin=3"/></net>

<net id="297"><net_src comp="130" pin="7"/><net_sink comp="285" pin=4"/></net>

<net id="301"><net_src comp="60" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="303"><net_src comp="298" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="304"><net_src comp="298" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="308"><net_src comp="64" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="310"><net_src comp="305" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="311"><net_src comp="305" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="315"><net_src comp="68" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="317"><net_src comp="312" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="318"><net_src comp="312" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="322"><net_src comp="163" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="326"><net_src comp="193" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="331"><net_src comp="209" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="285" pin=5"/></net>

<net id="336"><net_src comp="213" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="338"><net_src comp="333" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="342"><net_src comp="72" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="344"><net_src comp="339" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="348"><net_src comp="79" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="350"><net_src comp="345" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="354"><net_src comp="86" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="356"><net_src comp="351" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="360"><net_src comp="93" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="362"><net_src comp="357" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="366"><net_src comp="285" pin="6"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="371"><net_src comp="140" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="373"><net_src comp="368" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="374"><net_src comp="368" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="375"><net_src comp="368" pin="1"/><net_sink comp="130" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v84 | {8 }
	Port: v84_1 | {8 }
	Port: v84_2 | {8 }
	Port: v84_3 | {8 }
 - Input state : 
	Port: Self_attention_Pipeline_l_norm_i2_l_j1 : v84 | {2 3 }
	Port: Self_attention_Pipeline_l_norm_i2_l_j1 : v84_1 | {2 3 }
	Port: Self_attention_Pipeline_l_norm_i2_l_j1 : v84_2 | {2 3 }
	Port: Self_attention_Pipeline_l_norm_i2_l_j1 : v84_3 | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten19_load : 1
		icmp_ln46 : 2
		add_ln46_1 : 2
		br_ln46 : 3
		j1_load : 1
		i2_load : 1
		add_ln46 : 2
		icmp_ln47 : 2
		select_ln46 : 3
		select_ln46_1 : 3
		trunc_ln46 : 4
		p_cast9_mid2_v : 4
		switch_ln51 : 5
		add_ln47 : 4
		store_ln47 : 3
		store_ln47 : 4
		store_ln47 : 5
	State 2
		zext_ln49 : 1
		sub_ln49 : 2
		add_ln49 : 3
		zext_ln49_2 : 4
		v84_addr : 5
		v84_1_addr : 5
		v84_2_addr : 5
		v84_3_addr : 5
		v84_load : 6
		v84_1_load : 6
		v84_2_load : 6
		v84_3_load : 6
	State 3
		v36 : 1
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|   fmul   |       grp_fu_140      |    3    |   143   |   321   |
|----------|-----------------------|---------|---------|---------|
|          |   add_ln46_1_fu_169   |    0    |    0    |    15   |
|    add   |    add_ln46_fu_181    |    0    |    0    |    13   |
|          |    add_ln47_fu_223    |    0    |    0    |    13   |
|          |    add_ln49_fu_271    |    0    |    0    |    7    |
|----------|-----------------------|---------|---------|---------|
|   icmp   |    icmp_ln46_fu_163   |    0    |    0    |    11   |
|          |    icmp_ln47_fu_187   |    0    |    0    |    9    |
|----------|-----------------------|---------|---------|---------|
|    mux   |       v36_fu_285      |    0    |    0    |    20   |
|----------|-----------------------|---------|---------|---------|
|  select  |   select_ln46_fu_193  |    0    |    0    |    4    |
|          |  select_ln46_1_fu_201 |    0    |    0    |    4    |
|----------|-----------------------|---------|---------|---------|
|    sub   |    sub_ln49_fu_262    |    0    |    0    |    7    |
|----------|-----------------------|---------|---------|---------|
|   trunc  |   trunc_ln46_fu_209   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|partselect| p_cast9_mid2_v_fu_213 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|bitconcatenate|      tmp_s_fu_244     |    0    |    0    |    0    |
|          |     tmp_28_fu_251     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |    zext_ln49_fu_258   |    0    |    0    |    0    |
|   zext   |   zext_ln49_1_fu_268  |    0    |    0    |    0    |
|          |   zext_ln49_2_fu_277  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    3    |   143   |   424   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|       i2_reg_305       |    4   |
|    icmp_ln46_reg_319   |    1   |
|indvar_flatten19_reg_312|    8   |
|       j1_reg_298       |    4   |
| p_cast9_mid2_v_reg_333 |    2   |
|   select_ln46_reg_323  |    4   |
|   trunc_ln46_reg_328   |    2   |
|       v36_reg_363      |   32   |
|       v37_reg_368      |   32   |
|   v84_1_addr_reg_345   |    6   |
|   v84_2_addr_reg_351   |    6   |
|   v84_3_addr_reg_357   |    6   |
|    v84_addr_reg_339    |    6   |
+------------------------+--------+
|          Total         |   113  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_100 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_110 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_120 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_130 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |    0   ||  6.352  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   143  |   424  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   36   |
|  Register |    -   |    -   |   113  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    6   |   256  |   460  |
+-----------+--------+--------+--------+--------+
