Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: Main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Main.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Main"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : Main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\KMITL\2D_1\DSF\Project1\Children1\MUXFIXED2.vf" into library work
Parsing module <M4_1E_HXILINX_MUXFIXED2>.
Parsing module <MUXFIXED2>.
Analyzing Verilog file "C:\KMITL\2D_1\DSF\Project1\Children1\Egde_detector.vf" into library work
Parsing module <Egde_detector>.
Analyzing Verilog file "C:\KMITL\2D_1\DSF\Project1\Children1\div_10.vf" into library work
Parsing module <FJKC_HXILINX_div_10>.
Parsing module <div_10>.
Analyzing Verilog file "C:\KMITL\2D_1\DSF\Project1\Children1\Main.vf" into library work
Parsing module <ACC8_HXILINX_Main>.
Parsing module <M4_1E_HXILINX_Main>.
Parsing module <FJKC_HXILINX_Main>.
Parsing module <D2_4E_HXILINX_Main>.
Parsing module <CB2CE_HXILINX_Main>.
Parsing module <MUXFIXED2_MUSER_Main>.
Parsing module <Egde_detector_MUSER_Main>.
Parsing module <div_10_MUSER_Main>.
Parsing module <Main>.
Parsing VHDL file "C:\KMITL\2D_1\DSF\Project1\Children1\MORETHEN21.vhd" into library work
Parsing entity <MORETHEN21>.
Parsing architecture <Behavioral> of entity <morethen21>.
Parsing VHDL file "C:\KMITL\2D_1\DSF\Project1\Children1\Conv_7seg.vhd" into library work
Parsing entity <Conv_7seg>.
Parsing architecture <arch_Con7s> of entity <conv_7seg>.
Parsing VHDL file "C:\KMITL\2D_1\DSF\Project1\Children1\BCDconvertor.vhd" into library work
Parsing entity <BCDconvertor>.
Parsing architecture <rtl> of entity <bcdconvertor>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Main>.

Elaborating module <div_10_MUSER_Main>.

Elaborating module <FJKC_HXILINX_Main>.

Elaborating module <VCC>.

Elaborating module <INV>.

Elaborating module <AND2>.

Elaborating module <CB2CE_HXILINX_Main>.
WARNING:HDLCompiler:413 - "C:\KMITL\2D_1\DSF\Project1\Children1\Main.vf" Line 201: Result of 3-bit expression is truncated to fit in 2-bit target.

Elaborating module <Egde_detector_MUSER_Main>.

Elaborating module <FD(INIT=1'b0)>.
Going to vhdl side to elaborate module BCDconvertor

Elaborating entity <BCDconvertor> (architecture <rtl>) from library <work>.
Back to verilog to continue elaboration

Elaborating module <BUF>.

Elaborating module <D2_4E_HXILINX_Main>.

Elaborating module <MUXFIXED2_MUSER_Main>.

Elaborating module <M4_1E_HXILINX_Main>.
WARNING:HDLCompiler:552 - "C:\KMITL\2D_1\DSF\Project1\Children1\Main.vf" Line 231: Input port D2 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\KMITL\2D_1\DSF\Project1\Children1\Main.vf" Line 240: Input port D2 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\KMITL\2D_1\DSF\Project1\Children1\Main.vf" Line 249: Input port D2 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\KMITL\2D_1\DSF\Project1\Children1\Main.vf" Line 258: Input port D2 is not connected on this instance

Elaborating module <ACC8_HXILINX_Main>.
Going to vhdl side to elaborate module Conv_7seg

Elaborating entity <Conv_7seg> (architecture <arch_Con7s>) from library <work>.
WARNING:HDLCompiler:92 - "C:\KMITL\2D_1\DSF\Project1\Children1\Conv_7seg.vhd" Line 40: x should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\KMITL\2D_1\DSF\Project1\Children1\Conv_7seg.vhd" Line 42: x should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\KMITL\2D_1\DSF\Project1\Children1\Conv_7seg.vhd" Line 44: x should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\KMITL\2D_1\DSF\Project1\Children1\Conv_7seg.vhd" Line 46: x should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\KMITL\2D_1\DSF\Project1\Children1\Conv_7seg.vhd" Line 48: x should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\KMITL\2D_1\DSF\Project1\Children1\Conv_7seg.vhd" Line 50: x should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\KMITL\2D_1\DSF\Project1\Children1\Conv_7seg.vhd" Line 52: x should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\KMITL\2D_1\DSF\Project1\Children1\Conv_7seg.vhd" Line 54: x should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\KMITL\2D_1\DSF\Project1\Children1\Conv_7seg.vhd" Line 56: x should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\KMITL\2D_1\DSF\Project1\Children1\Conv_7seg.vhd" Line 58: x should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\KMITL\2D_1\DSF\Project1\Children1\Conv_7seg.vhd" Line 60: x should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\KMITL\2D_1\DSF\Project1\Children1\Conv_7seg.vhd" Line 62: x should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\KMITL\2D_1\DSF\Project1\Children1\Conv_7seg.vhd" Line 64: x should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\KMITL\2D_1\DSF\Project1\Children1\Conv_7seg.vhd" Line 66: x should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\KMITL\2D_1\DSF\Project1\Children1\Conv_7seg.vhd" Line 68: x should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\KMITL\2D_1\DSF\Project1\Children1\Conv_7seg.vhd" Line 74: y should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\KMITL\2D_1\DSF\Project1\Children1\Conv_7seg.vhd" Line 76: y should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\KMITL\2D_1\DSF\Project1\Children1\Conv_7seg.vhd" Line 78: y should be on the sensitivity list of the process
Back to verilog to continue elaboration
Going to vhdl side to elaborate module MORETHEN21

Elaborating entity <MORETHEN21> (architecture <Behavioral>) from library <work>.
Back to verilog to continue elaboration
WARNING:HDLCompiler:552 - "C:\KMITL\2D_1\DSF\Project1\Children1\Main.vf" Line 435: Input port CLR is not connected on this instance
WARNING:HDLCompiler:552 - "C:\KMITL\2D_1\DSF\Project1\Children1\Main.vf" Line 525: Input port Hidecard[3] is not connected on this instance
WARNING:HDLCompiler:552 - "C:\KMITL\2D_1\DSF\Project1\Children1\Main.vf" Line 534: Input port CI is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Main>.
    Related source file is "C:\KMITL\2D_1\DSF\Project1\Children1\Main.vf".
    Set property "HU_SET = XLXI_37_8" for instance <XLXI_37>.
    Set property "HU_SET = XLXI_181_9" for instance <XLXI_181>.
    Set property "HU_SET = XLXI_245_10" for instance <XLXI_245>.
WARNING:Xst:2898 - Port 'CLR', unconnected in block instance 'XLXI_37', is tied to GND.
WARNING:Xst:2898 - Port 'Hidecard', unconnected in block instance 'XLXI_211', is tied to GND.
WARNING:Xst:2898 - Port 'D', unconnected in block instance 'XLXI_245', is tied to GND.
WARNING:Xst:2898 - Port 'CI', unconnected in block instance 'XLXI_245', is tied to GND.
WARNING:Xst:2898 - Port 'L', unconnected in block instance 'XLXI_245', is tied to GND.
WARNING:Xst:2898 - Port 'R', unconnected in block instance 'XLXI_245', is tied to GND.
INFO:Xst:3210 - "C:\KMITL\2D_1\DSF\Project1\Children1\Main.vf" line 435: Output port <CEO> of the instance <XLXI_37> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\KMITL\2D_1\DSF\Project1\Children1\Main.vf" line 435: Output port <TC> of the instance <XLXI_37> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\KMITL\2D_1\DSF\Project1\Children1\Main.vf" line 452: Output port <bcd3> of the instance <XLXI_156> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\KMITL\2D_1\DSF\Project1\Children1\Main.vf" line 534: Output port <CO> of the instance <XLXI_245> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\KMITL\2D_1\DSF\Project1\Children1\Main.vf" line 534: Output port <OFL> of the instance <XLXI_245> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Main> synthesized.

Synthesizing Unit <div_10_MUSER_Main>.
    Related source file is "C:\KMITL\2D_1\DSF\Project1\Children1\Main.vf".
    Set property "HU_SET = XLXI_1_4" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_2_5" for instance <XLXI_2>.
    Set property "HU_SET = XLXI_3_6" for instance <XLXI_3>.
    Set property "HU_SET = XLXI_4_7" for instance <XLXI_4>.
    Summary:
	no macro.
Unit <div_10_MUSER_Main> synthesized.

Synthesizing Unit <FJKC_HXILINX_Main>.
    Related source file is "C:\KMITL\2D_1\DSF\Project1\Children1\Main.vf".
        INIT = 1'b0
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FJKC_HXILINX_Main> synthesized.

Synthesizing Unit <CB2CE_HXILINX_Main>.
    Related source file is "C:\KMITL\2D_1\DSF\Project1\Children1\Main.vf".
    Found 1-bit register for signal <Q1>.
    Found 1-bit register for signal <Q0>.
    Found 2-bit adder for signal <Q1_GND_7_o_add_0_OUT> created at line 201.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
Unit <CB2CE_HXILINX_Main> synthesized.

Synthesizing Unit <Egde_detector_MUSER_Main>.
    Related source file is "C:\KMITL\2D_1\DSF\Project1\Children1\Main.vf".
    Summary:
	no macro.
Unit <Egde_detector_MUSER_Main> synthesized.

Synthesizing Unit <BCDconvertor>.
    Related source file is "C:\KMITL\2D_1\DSF\Project1\Children1\BCDconvertor.vhd".
    Found 4-bit adder for signal <GND_13_o_GND_13_o_add_1_OUT> created at line 42.
    Found 4-bit adder for signal <n0065> created at line 46.
    Found 4-bit adder for signal <GND_13_o_GND_13_o_add_6_OUT> created at line 42.
    Found 4-bit adder for signal <GND_13_o_GND_13_o_add_8_OUT> created at line 46.
    Found 4-bit adder for signal <GND_13_o_GND_13_o_add_10_OUT> created at line 42.
    Found 4-bit adder for signal <GND_13_o_GND_13_o_add_12_OUT> created at line 46.
    Found 4-bit adder for signal <GND_13_o_GND_13_o_add_14_OUT> created at line 42.
    Found 4-bit adder for signal <GND_13_o_GND_13_o_add_16_OUT> created at line 46.
    Found 4-bit adder for signal <bin[4]_GND_13_o_add_18_OUT> created at line 42.
    Found 4-bit adder for signal <GND_13_o_GND_13_o_add_20_OUT> created at line 46.
    Found 3-bit comparator greater for signal <PWR_13_o_bin[7]_LessThan_1_o> created at line 41
    Found 4-bit comparator greater for signal <GND_13_o_GND_13_o_LessThan_4_o> created at line 45
    Found 4-bit comparator greater for signal <GND_13_o_GND_13_o_LessThan_6_o> created at line 41
    Found 4-bit comparator greater for signal <GND_13_o_GND_13_o_LessThan_8_o> created at line 45
    Found 4-bit comparator greater for signal <GND_13_o_GND_13_o_LessThan_10_o> created at line 41
    Found 4-bit comparator greater for signal <GND_13_o_GND_13_o_LessThan_12_o> created at line 45
    Found 4-bit comparator greater for signal <GND_13_o_GND_13_o_LessThan_14_o> created at line 41
    Found 4-bit comparator greater for signal <GND_13_o_GND_13_o_LessThan_16_o> created at line 45
    Found 4-bit comparator greater for signal <GND_13_o_bin[4]_LessThan_18_o> created at line 41
    Found 4-bit comparator greater for signal <GND_13_o_GND_13_o_LessThan_20_o> created at line 45
    Summary:
	inferred  10 Adder/Subtractor(s).
	inferred  10 Comparator(s).
	inferred  36 Multiplexer(s).
Unit <BCDconvertor> synthesized.

Synthesizing Unit <D2_4E_HXILINX_Main>.
    Related source file is "C:\KMITL\2D_1\DSF\Project1\Children1\Main.vf".
    Summary:
	inferred   4 Multiplexer(s).
Unit <D2_4E_HXILINX_Main> synthesized.

Synthesizing Unit <MUXFIXED2_MUSER_Main>.
    Related source file is "C:\KMITL\2D_1\DSF\Project1\Children1\Main.vf".
    Set property "HU_SET = XLXI_19_0" for instance <XLXI_19>.
    Set property "HU_SET = XLXI_20_1" for instance <XLXI_20>.
    Set property "HU_SET = XLXI_21_2" for instance <XLXI_21>.
    Set property "HU_SET = XLXI_22_3" for instance <XLXI_22>.
WARNING:Xst:2898 - Port 'D2', unconnected in block instance 'XLXI_19', is tied to GND.
WARNING:Xst:2898 - Port 'D2', unconnected in block instance 'XLXI_20', is tied to GND.
WARNING:Xst:2898 - Port 'D2', unconnected in block instance 'XLXI_21', is tied to GND.
WARNING:Xst:2898 - Port 'D2', unconnected in block instance 'XLXI_22', is tied to GND.
    Summary:
	no macro.
Unit <MUXFIXED2_MUSER_Main> synthesized.

Synthesizing Unit <M4_1E_HXILINX_Main>.
    Related source file is "C:\KMITL\2D_1\DSF\Project1\Children1\Main.vf".
    Found 1-bit 4-to-1 multiplexer for signal <S1_D3_Mux_0_o> created at line 96.
    Summary:
	inferred   2 Multiplexer(s).
Unit <M4_1E_HXILINX_Main> synthesized.

Synthesizing Unit <ACC8_HXILINX_Main>.
    Related source file is "C:\KMITL\2D_1\DSF\Project1\Children1\Main.vf".
    Found 9-bit register for signal <adsu_tmp>.
    Found 1-bit register for signal <sign>.
    Found 8-bit register for signal <Q>.
    Found 9-bit subtractor for signal <GND_18_o_GND_18_o_sub_4_OUT> created at line 63.
    Found 9-bit subtractor for signal <GND_18_o_GND_18_o_sub_5_OUT> created at line 63.
    Found 9-bit adder for signal <BUS_0001_GND_18_o_add_2_OUT> created at line 57.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <ACC8_HXILINX_Main> synthesized.

Synthesizing Unit <Conv_7seg>.
    Related source file is "C:\KMITL\2D_1\DSF\Project1\Children1\Conv_7seg.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <display<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <display<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <display<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <display<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <display<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <display<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <display<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   7 Latch(s).
	inferred  52 Multiplexer(s).
Unit <Conv_7seg> synthesized.

Synthesizing Unit <MORETHEN21>.
    Related source file is "C:\KMITL\2D_1\DSF\Project1\Children1\MORETHEN21.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <result<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <selector>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 8-bit comparator greater for signal <GND_28_o_x[7]_LessThan_1_o> created at line 43
    Found 8-bit comparator greater for signal <x[7]_GND_28_o_LessThan_2_o> created at line 46
    Summary:
	inferred   9 Latch(s).
	inferred   2 Comparator(s).
Unit <MORETHEN21> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 14
 2-bit adder                                           : 1
 4-bit adder                                           : 10
 9-bit adder                                           : 1
 9-bit subtractor                                      : 2
# Registers                                            : 16
 1-bit register                                        : 13
 2-bit register                                        : 1
 8-bit register                                        : 1
 9-bit register                                        : 1
# Latches                                              : 16
 1-bit latch                                           : 16
# Comparators                                          : 12
 3-bit comparator greater                              : 1
 4-bit comparator greater                              : 9
 8-bit comparator greater                              : 2
# Multiplexers                                         : 128
 1-bit 2-to-1 multiplexer                              : 121
 1-bit 4-to-1 multiplexer                              : 4
 12-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <CB2CE_HXILINX_Main>.
The following registers are absorbed into counter <Q0_Q1>: 1 register on signal <Q0_Q1>.
Unit <CB2CE_HXILINX_Main> synthesized (advanced).
WARNING:Xst:2677 - Node <adsu_tmp_0> of sequential type is unconnected in block <ACC8_HXILINX_Main>.
WARNING:Xst:2677 - Node <adsu_tmp_1> of sequential type is unconnected in block <ACC8_HXILINX_Main>.
WARNING:Xst:2677 - Node <adsu_tmp_2> of sequential type is unconnected in block <ACC8_HXILINX_Main>.
WARNING:Xst:2677 - Node <adsu_tmp_3> of sequential type is unconnected in block <ACC8_HXILINX_Main>.
WARNING:Xst:2677 - Node <adsu_tmp_4> of sequential type is unconnected in block <ACC8_HXILINX_Main>.
WARNING:Xst:2677 - Node <adsu_tmp_5> of sequential type is unconnected in block <ACC8_HXILINX_Main>.
WARNING:Xst:2677 - Node <adsu_tmp_6> of sequential type is unconnected in block <ACC8_HXILINX_Main>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 13
 3-bit adder                                           : 1
 4-bit adder                                           : 9
 9-bit adder                                           : 1
 9-bit subtractor                                      : 2
# Counters                                             : 1
 2-bit up counter                                      : 1
# Registers                                            : 25
 Flip-Flops                                            : 25
# Comparators                                          : 12
 3-bit comparator greater                              : 1
 4-bit comparator greater                              : 9
 8-bit comparator greater                              : 2
# Multiplexers                                         : 128
 1-bit 2-to-1 multiplexer                              : 121
 1-bit 4-to-1 multiplexer                              : 4
 12-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <Q_7> in Unit <ACC8_HXILINX_Main> is equivalent to the following FF/Latch, which will be removed : <adsu_tmp_7> 
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    selector in unit <MORETHEN21>


Optimizing unit <Main> ...

Optimizing unit <div_10_MUSER_Main> ...

Optimizing unit <ACC8_HXILINX_Main> ...

Optimizing unit <FJKC_HXILINX_Main> ...

Optimizing unit <Conv_7seg> ...

Optimizing unit <BCDconvertor> ...

Optimizing unit <MORETHEN21> ...

Optimizing unit <CB2CE_HXILINX_Main> ...

Optimizing unit <D2_4E_HXILINX_Main> ...

Optimizing unit <M4_1E_HXILINX_Main> ...
WARNING:Xst:2677 - Node <sign> of sequential type is unconnected in block <XLXI_245>.
WARNING:Xst:2677 - Node <adsu_tmp_8> of sequential type is unconnected in block <XLXI_245>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Main, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 24
 Flip-Flops                                            : 24

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Main.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 124
#      AND2                        : 15
#      BUF                         : 10
#      GND                         : 2
#      INV                         : 30
#      LUT2                        : 14
#      LUT3                        : 4
#      LUT4                        : 7
#      LUT5                        : 10
#      LUT6                        : 15
#      MUXCY                       : 7
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 8
# FlipFlops/Latches                : 40
#      FD                          : 2
#      FDC                         : 12
#      FDE                         : 10
#      LD                          : 1
#      LDC                         : 14
#      LDP                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 37
#      IBUF                        : 15
#      OBUF                        : 22

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              32  out of  11440     0%  
 Number of Slice LUTs:                   80  out of   5720     1%  
    Number used as Logic:                80  out of   5720     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    112
   Number with an unused Flip Flop:      80  out of    112    71%  
   Number with an unused LUT:            32  out of    112    28%  
   Number of fully used LUT-FF pairs:     0  out of    112     0%  
   Number of unique control sets:        18

IO Utilization: 
 Number of IOs:                          38
 Number of bonded IOBs:                  38  out of    102    37%  
    IOB Flip Flops/Latches:               8

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------------------------+----------------------------+-------+
Clock Signal                                                                | Clock buffer(FF name)      | Load  |
----------------------------------------------------------------------------+----------------------------+-------+
XLXN_724(XLXI_58/XLXI_13:O)                                                 | NONE(*)(XLXI_135/XLXI_2)   | 4     |
XLXN_855(XLXI_135/XLXI_4:O)                                                 | NONE(*)(XLXI_245/Q_0)      | 8     |
XLXI_36/XLXI_2/Q                                                            | NONE(XLXI_36/XLXI_3/Q)     | 1     |
XLXI_36/XLXI_4/Q                                                            | NONE(XLXI_36/XLXI_2/Q)     | 1     |
XLXI_36/XLXI_1/Q                                                            | NONE(XLXI_36/XLXI_4/Q)     | 1     |
P1231                                                                       | BUFGP                      | 1     |
XLXI_57/XLXI_2/Q                                                            | NONE(XLXI_57/XLXI_3/Q)     | 1     |
XLXI_57/XLXI_4/Q                                                            | NONE(XLXI_57/XLXI_2/Q)     | 1     |
XLXI_57/XLXI_1/Q                                                            | NONE(XLXI_57/XLXI_4/Q)     | 1     |
XLXN_208(XLXI_36/XLXI_13:O)                                                 | NONE(*)(XLXI_57/XLXI_1/Q)  | 1     |
XLXI_58/XLXI_2/Q                                                            | NONE(XLXI_58/XLXI_3/Q)     | 1     |
XLXI_58/XLXI_4/Q                                                            | NONE(XLXI_58/XLXI_2/Q)     | 1     |
XLXI_58/XLXI_1/Q                                                            | NONE(XLXI_58/XLXI_4/Q)     | 1     |
XLXN_209(XLXI_57/XLXI_13:O)                                                 | NONE(*)(XLXI_58/XLXI_1/Q)  | 1     |
XLXI_246/selector_GND_19_o_OR_11_o(XLXI_246/selector_GND_19_o_OR_11_o1:O)   | NONE(*)(XLXI_246/display_6)| 7     |
XLXI_247/GND_28_o_GND_28_o_AND_11_o2(XLXI_247/GND_28_o_GND_28_o_AND_11_o2:O)| NONE(*)(XLXI_247/result_0) | 8     |
XLXI_247/selector_G(XLXI_247/selector_G:O)                                  | NONE(*)(XLXI_247/selector) | 1     |
----------------------------------------------------------------------------+----------------------------+-------+
(*) These 7 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.897ns (Maximum Frequency: 345.208MHz)
   Minimum input arrival time before clock: 4.871ns
   Maximum output required time after clock: 5.908ns
   Maximum combinational path delay: 6.011ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXN_724'
  Clock period: 2.190ns (frequency: 456.663MHz)
  Total number of paths / destination ports: 4 / 3
-------------------------------------------------------------------------
Delay:               2.190ns (Levels of Logic = 1)
  Source:            XLXI_37/Q0_Q1_1 (FF)
  Destination:       XLXI_37/Q0_Q1_1 (FF)
  Source Clock:      XLXN_724 rising
  Destination Clock: XLXN_724 rising

  Data Path: XLXI_37/Q0_Q1_1 to XLXI_37/Q0_Q1_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             10   0.447   0.856  Q0_Q1_1 (Q0_Q1_1)
     INV:I->O              1   0.206   0.579  Mcount_Q0_Q1_xor<0>11_INV_0 (Result<0>)
     FDE:D                     0.102          Q0_Q1_1
    ----------------------------------------
    Total                      2.190ns (0.755ns logic, 1.435ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXN_855'
  Clock period: 2.242ns (frequency: 446.010MHz)
  Total number of paths / destination ports: 64 / 8
-------------------------------------------------------------------------
Delay:               2.242ns (Levels of Logic = 7)
  Source:            XLXI_245/Q_2 (FF)
  Destination:       XLXI_245/Q_7 (FF)
  Source Clock:      XLXN_855 rising
  Destination Clock: XLXN_855 rising

  Data Path: XLXI_245/Q_2 to XLXI_245/Q_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             14   0.447   1.062  Q_2 (Q_2)
     LUT2:I0->O            1   0.203   0.000  Madd_BUS_0001_GND_18_o_add_2_OUT_lut<2> (Madd_BUS_0001_GND_18_o_add_2_OUT_lut<2>)
     MUXCY:S->O            1   0.172   0.000  Madd_BUS_0001_GND_18_o_add_2_OUT_cy<2> (Madd_BUS_0001_GND_18_o_add_2_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Madd_BUS_0001_GND_18_o_add_2_OUT_cy<3> (Madd_BUS_0001_GND_18_o_add_2_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Madd_BUS_0001_GND_18_o_add_2_OUT_cy<4> (Madd_BUS_0001_GND_18_o_add_2_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Madd_BUS_0001_GND_18_o_add_2_OUT_cy<5> (Madd_BUS_0001_GND_18_o_add_2_OUT_cy<5>)
     MUXCY:CI->O           0   0.019   0.000  Madd_BUS_0001_GND_18_o_add_2_OUT_cy<6> (Madd_BUS_0001_GND_18_o_add_2_OUT_cy<6>)
     XORCY:CI->O           1   0.180   0.000  Madd_BUS_0001_GND_18_o_add_2_OUT_xor<7> (BUS_0001_GND_18_o_add_2_OUT<7>)
     FDE:D                     0.102          Q_7
    ----------------------------------------
    Total                      2.242ns (1.180ns logic, 1.062ns route)
                                       (52.6% logic, 47.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_36/XLXI_2/Q'
  Clock period: 2.775ns (frequency: 360.328MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.775ns (Levels of Logic = 2)
  Source:            XLXI_36/XLXI_3/Q (FF)
  Destination:       XLXI_36/XLXI_3/Q (FF)
  Source Clock:      XLXI_36/XLXI_2/Q falling
  Destination Clock: XLXI_36/XLXI_2/Q falling

  Data Path: XLXI_36/XLXI_3/Q to XLXI_36/XLXI_3/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.981  Q (Q)
     end scope: 'XLXI_36/XLXI_3:Q'
     AND2:I0->O            5   0.203   0.714  XLXI_36/XLXI_13 (XLXN_208)
     begin scope: 'XLXI_36/XLXI_3:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      2.775ns (1.080ns logic, 1.695ns route)
                                       (38.9% logic, 61.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_36/XLXI_4/Q'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_36/XLXI_2/Q (FF)
  Destination:       XLXI_36/XLXI_2/Q (FF)
  Source Clock:      XLXI_36/XLXI_4/Q falling
  Destination Clock: XLXI_36/XLXI_4/Q falling

  Data Path: XLXI_36/XLXI_2/Q to XLXI_36/XLXI_2/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  Q (Q)
     INV:I->O              1   0.206   0.579  Mmux_Q_Q_MUX_3_o11_INV_0 (Q_Q_MUX_3_o)
     FDC:D                     0.102          Q
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_36/XLXI_1/Q'
  Clock period: 2.809ns (frequency: 355.967MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.809ns (Levels of Logic = 2)
  Source:            XLXI_36/XLXI_4/Q (FF)
  Destination:       XLXI_36/XLXI_4/Q (FF)
  Source Clock:      XLXI_36/XLXI_1/Q falling
  Destination Clock: XLXI_36/XLXI_1/Q falling

  Data Path: XLXI_36/XLXI_4/Q to XLXI_36/XLXI_4/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.995  Q (Q)
     end scope: 'XLXI_36/XLXI_4:Q'
     AND2:I1->O            5   0.223   0.714  XLXI_36/XLXI_13 (XLXN_208)
     begin scope: 'XLXI_36/XLXI_4:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      2.809ns (1.100ns logic, 1.709ns route)
                                       (39.2% logic, 60.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'P1231'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_36/XLXI_1/Q (FF)
  Destination:       XLXI_36/XLXI_1/Q (FF)
  Source Clock:      P1231 falling
  Destination Clock: P1231 falling

  Data Path: XLXI_36/XLXI_1/Q to XLXI_36/XLXI_1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  Q (Q)
     INV:I->O              1   0.206   0.579  Mmux_Q_Q_MUX_3_o11_INV_0 (Q_Q_MUX_3_o)
     FDC:D                     0.102          Q
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_57/XLXI_2/Q'
  Clock period: 2.775ns (frequency: 360.328MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.775ns (Levels of Logic = 2)
  Source:            XLXI_57/XLXI_3/Q (FF)
  Destination:       XLXI_57/XLXI_3/Q (FF)
  Source Clock:      XLXI_57/XLXI_2/Q falling
  Destination Clock: XLXI_57/XLXI_2/Q falling

  Data Path: XLXI_57/XLXI_3/Q to XLXI_57/XLXI_3/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.981  Q (Q)
     end scope: 'XLXI_57/XLXI_3:Q'
     AND2:I0->O            5   0.203   0.714  XLXI_57/XLXI_13 (XLXN_209)
     begin scope: 'XLXI_57/XLXI_3:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      2.775ns (1.080ns logic, 1.695ns route)
                                       (38.9% logic, 61.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_57/XLXI_4/Q'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_57/XLXI_2/Q (FF)
  Destination:       XLXI_57/XLXI_2/Q (FF)
  Source Clock:      XLXI_57/XLXI_4/Q falling
  Destination Clock: XLXI_57/XLXI_4/Q falling

  Data Path: XLXI_57/XLXI_2/Q to XLXI_57/XLXI_2/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  Q (Q)
     INV:I->O              1   0.206   0.579  Mmux_Q_Q_MUX_3_o11_INV_0 (Q_Q_MUX_3_o)
     FDC:D                     0.102          Q
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_57/XLXI_1/Q'
  Clock period: 2.809ns (frequency: 355.967MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.809ns (Levels of Logic = 2)
  Source:            XLXI_57/XLXI_4/Q (FF)
  Destination:       XLXI_57/XLXI_4/Q (FF)
  Source Clock:      XLXI_57/XLXI_1/Q falling
  Destination Clock: XLXI_57/XLXI_1/Q falling

  Data Path: XLXI_57/XLXI_4/Q to XLXI_57/XLXI_4/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.995  Q (Q)
     end scope: 'XLXI_57/XLXI_4:Q'
     AND2:I1->O            5   0.223   0.714  XLXI_57/XLXI_13 (XLXN_209)
     begin scope: 'XLXI_57/XLXI_4:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      2.809ns (1.100ns logic, 1.709ns route)
                                       (39.2% logic, 60.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXN_208'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_57/XLXI_1/Q (FF)
  Destination:       XLXI_57/XLXI_1/Q (FF)
  Source Clock:      XLXN_208 falling
  Destination Clock: XLXN_208 falling

  Data Path: XLXI_57/XLXI_1/Q to XLXI_57/XLXI_1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  Q (Q)
     INV:I->O              1   0.206   0.579  Mmux_Q_Q_MUX_3_o11_INV_0 (Q_Q_MUX_3_o)
     FDC:D                     0.102          Q
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_58/XLXI_2/Q'
  Clock period: 2.863ns (frequency: 349.308MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.863ns (Levels of Logic = 2)
  Source:            XLXI_58/XLXI_3/Q (FF)
  Destination:       XLXI_58/XLXI_3/Q (FF)
  Source Clock:      XLXI_58/XLXI_2/Q falling
  Destination Clock: XLXI_58/XLXI_2/Q falling

  Data Path: XLXI_58/XLXI_3/Q to XLXI_58/XLXI_3/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.981  Q (Q)
     end scope: 'XLXI_58/XLXI_3:Q'
     AND2:I0->O            8   0.203   0.802  XLXI_58/XLXI_13 (XLXN_724)
     begin scope: 'XLXI_58/XLXI_3:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      2.863ns (1.080ns logic, 1.783ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_58/XLXI_4/Q'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_58/XLXI_2/Q (FF)
  Destination:       XLXI_58/XLXI_2/Q (FF)
  Source Clock:      XLXI_58/XLXI_4/Q falling
  Destination Clock: XLXI_58/XLXI_4/Q falling

  Data Path: XLXI_58/XLXI_2/Q to XLXI_58/XLXI_2/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  Q (Q)
     INV:I->O              1   0.206   0.579  Mmux_Q_Q_MUX_3_o11_INV_0 (Q_Q_MUX_3_o)
     FDC:D                     0.102          Q
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_58/XLXI_1/Q'
  Clock period: 2.897ns (frequency: 345.208MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.897ns (Levels of Logic = 2)
  Source:            XLXI_58/XLXI_4/Q (FF)
  Destination:       XLXI_58/XLXI_4/Q (FF)
  Source Clock:      XLXI_58/XLXI_1/Q falling
  Destination Clock: XLXI_58/XLXI_1/Q falling

  Data Path: XLXI_58/XLXI_4/Q to XLXI_58/XLXI_4/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.995  Q (Q)
     end scope: 'XLXI_58/XLXI_4:Q'
     AND2:I1->O            8   0.223   0.802  XLXI_58/XLXI_13 (XLXN_724)
     begin scope: 'XLXI_58/XLXI_4:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      2.897ns (1.100ns logic, 1.797ns route)
                                       (38.0% logic, 62.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXN_209'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_58/XLXI_1/Q (FF)
  Destination:       XLXI_58/XLXI_1/Q (FF)
  Source Clock:      XLXN_209 falling
  Destination Clock: XLXN_209 falling

  Data Path: XLXI_58/XLXI_1/Q to XLXI_58/XLXI_1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  Q (Q)
     INV:I->O              1   0.206   0.579  Mmux_Q_Q_MUX_3_o11_INV_0 (Q_Q_MUX_3_o)
     FDC:D                     0.102          Q
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXN_724'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.940ns (Levels of Logic = 1)
  Source:            PB1 (PAD)
  Destination:       XLXI_135/XLXI_1 (FF)
  Destination Clock: XLXN_724 rising

  Data Path: PB1 to XLXI_135/XLXI_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.616  PB1_IBUF (PB1_IBUF)
     FD:D                      0.102          XLXI_135/XLXI_1
    ----------------------------------------
    Total                      1.940ns (1.324ns logic, 0.616ns route)
                                       (68.2% logic, 31.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXN_855'
  Total number of paths / destination ports: 36 / 8
-------------------------------------------------------------------------
Offset:              2.575ns (Levels of Logic = 11)
  Source:            B1<0> (PAD)
  Destination:       XLXI_245/Q_7 (FF)
  Destination Clock: XLXN_855 rising

  Data Path: B1<0> to XLXI_245/Q_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.580  B1_0_IBUF (B1_0_IBUF)
     begin scope: 'XLXI_245:B<0>'
     LUT2:I1->O            1   0.205   0.000  Madd_BUS_0001_GND_18_o_add_2_OUT_lut<0> (Madd_BUS_0001_GND_18_o_add_2_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Madd_BUS_0001_GND_18_o_add_2_OUT_cy<0> (Madd_BUS_0001_GND_18_o_add_2_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Madd_BUS_0001_GND_18_o_add_2_OUT_cy<1> (Madd_BUS_0001_GND_18_o_add_2_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Madd_BUS_0001_GND_18_o_add_2_OUT_cy<2> (Madd_BUS_0001_GND_18_o_add_2_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Madd_BUS_0001_GND_18_o_add_2_OUT_cy<3> (Madd_BUS_0001_GND_18_o_add_2_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Madd_BUS_0001_GND_18_o_add_2_OUT_cy<4> (Madd_BUS_0001_GND_18_o_add_2_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Madd_BUS_0001_GND_18_o_add_2_OUT_cy<5> (Madd_BUS_0001_GND_18_o_add_2_OUT_cy<5>)
     MUXCY:CI->O           0   0.019   0.000  Madd_BUS_0001_GND_18_o_add_2_OUT_cy<6> (Madd_BUS_0001_GND_18_o_add_2_OUT_cy<6>)
     XORCY:CI->O           1   0.180   0.000  Madd_BUS_0001_GND_18_o_add_2_OUT_xor<7> (BUS_0001_GND_18_o_add_2_OUT<7>)
     FDE:D                     0.102          Q_7
    ----------------------------------------
    Total                      2.575ns (1.995ns logic, 0.580ns route)
                                       (77.5% logic, 22.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_246/selector_GND_19_o_OR_11_o'
  Total number of paths / destination ports: 44 / 14
-------------------------------------------------------------------------
Offset:              4.871ns (Levels of Logic = 4)
  Source:            SW7 (PAD)
  Destination:       XLXI_246/display_6 (LATCH)
  Destination Clock: XLXI_246/selector_GND_19_o_OR_11_o falling

  Data Path: SW7 to XLXI_246/display_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            19   1.222   1.416  SW7_IBUF (SW7_IBUF)
     AND2:I1->O            4   0.223   0.912  XLXI_175 (X<2>)
     LUT3:I0->O            3   0.205   0.651  XLXI_246/GND_19_o_y[2]_equal_31_o1 (XLXI_246/GND_19_o_y[2]_equal_31_o_mmx_out)
     LUT6:I5->O            1   0.205   0.000  XLXI_246/Mmux_display[6]_GND_19_o_MUX_105_o11 (XLXI_246/display[6]_GND_19_o_MUX_105_o)
     LDC:D                     0.037          XLXI_246/display_5
    ----------------------------------------
    Total                      4.871ns (1.892ns logic, 2.979ns route)
                                       (38.8% logic, 61.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_246/selector_GND_19_o_OR_11_o'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            XLXI_246/display_6 (LATCH)
  Destination:       DP<6> (PAD)
  Source Clock:      XLXI_246/selector_GND_19_o_OR_11_o falling

  Data Path: XLXI_246/display_6 to DP<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDP:G->Q              1   0.498   0.579  XLXI_246/display_6 (XLXI_246/display_6)
     OBUF:I->O                 2.571          DP_6_OBUF (DP<6>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_247/selector_G'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            XLXI_247/selector (LATCH)
  Destination:       Buzzer (PAD)
  Source Clock:      XLXI_247/selector_G falling

  Data Path: XLXI_247/selector to Buzzer
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  XLXI_247/selector (XLXI_247/selector)
     OBUF:I->O                 2.571          Buzzer_OBUF (Buzzer)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXN_724'
  Total number of paths / destination ports: 8 / 4
-------------------------------------------------------------------------
Offset:              5.908ns (Levels of Logic = 5)
  Source:            XLXI_37/Q0_Q1_1 (FF)
  Destination:       com2 (PAD)
  Source Clock:      XLXN_724 rising

  Data Path: XLXI_37/Q0_Q1_1 to com2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             10   0.447   0.961  Q0_Q1_1 (Q0_Q1_1)
     end scope: 'XLXI_37:Q0'
     begin scope: 'XLXI_181:A0'
     LUT2:I0->O            1   0.203   0.579  Mmux_D211 (D2)
     end scope: 'XLXI_181:D2'
     INV:I->O              1   0.568   0.579  XLXI_186 (com2_OBUF)
     OBUF:I->O                 2.571          com2_OBUF (com2)
    ----------------------------------------
    Total                      5.908ns (3.789ns logic, 2.119ns route)
                                       (64.1% logic, 35.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_247/GND_28_o_GND_28_o_AND_11_o2'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.795ns (Levels of Logic = 2)
  Source:            XLXI_247/result_0 (LATCH)
  Destination:       K60 (PAD)
  Source Clock:      XLXI_247/GND_28_o_GND_28_o_AND_11_o2 falling

  Data Path: XLXI_247/result_0 to K60
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.944  XLXI_247/result_0 (XLXI_247/result_0)
     AND2:I0->O            1   0.203   0.579  XLXI_169 (K60_OBUF)
     OBUF:I->O                 2.571          K60_OBUF (K60)
    ----------------------------------------
    Total                      4.795ns (3.272ns logic, 1.523ns route)
                                       (68.2% logic, 31.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Delay:               6.011ns (Levels of Logic = 3)
  Source:            SW7 (PAD)
  Destination:       K60 (PAD)

  Data Path: SW7 to K60
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            19   1.222   1.416  SW7_IBUF (SW7_IBUF)
     AND2:I1->O            1   0.223   0.579  XLXI_166 (K63_OBUF)
     OBUF:I->O                 2.571          K63_OBUF (K63)
    ----------------------------------------
    Total                      6.011ns (4.016ns logic, 1.995ns route)
                                       (66.8% logic, 33.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock P1231
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
P1231           |         |         |    1.950|         |
XLXI_36/XLXI_1/Q|         |         |    2.809|         |
XLXI_36/XLXI_2/Q|         |         |    2.775|         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_246/selector_GND_19_o_OR_11_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXN_724       |         |         |    3.782|         |
XLXN_855       |         |         |    8.523|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_247/GND_28_o_GND_28_o_AND_11_o2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXN_855       |         |         |    4.028|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_247/selector_G
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXN_855       |         |         |    4.178|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_36/XLXI_1/Q
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
XLXI_36/XLXI_1/Q|         |         |    2.809|         |
XLXI_36/XLXI_2/Q|         |         |    2.775|         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_36/XLXI_2/Q
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
XLXI_36/XLXI_1/Q|         |         |    2.809|         |
XLXI_36/XLXI_2/Q|         |         |    2.775|         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_36/XLXI_4/Q
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
XLXI_36/XLXI_1/Q|         |         |    2.809|         |
XLXI_36/XLXI_2/Q|         |         |    2.775|         |
XLXI_36/XLXI_4/Q|         |         |    1.950|         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_57/XLXI_1/Q
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
XLXI_57/XLXI_1/Q|         |         |    2.809|         |
XLXI_57/XLXI_2/Q|         |         |    2.775|         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_57/XLXI_2/Q
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
XLXI_57/XLXI_1/Q|         |         |    2.809|         |
XLXI_57/XLXI_2/Q|         |         |    2.775|         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_57/XLXI_4/Q
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
XLXI_57/XLXI_1/Q|         |         |    2.809|         |
XLXI_57/XLXI_2/Q|         |         |    2.775|         |
XLXI_57/XLXI_4/Q|         |         |    1.950|         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_58/XLXI_1/Q
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
XLXI_58/XLXI_1/Q|         |         |    2.897|         |
XLXI_58/XLXI_2/Q|         |         |    2.863|         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_58/XLXI_2/Q
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
XLXI_58/XLXI_1/Q|         |         |    2.897|         |
XLXI_58/XLXI_2/Q|         |         |    2.863|         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_58/XLXI_4/Q
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
XLXI_58/XLXI_1/Q|         |         |    2.897|         |
XLXI_58/XLXI_2/Q|         |         |    2.863|         |
XLXI_58/XLXI_4/Q|         |         |    1.950|         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXN_208
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
XLXI_57/XLXI_1/Q|         |         |    2.809|         |
XLXI_57/XLXI_2/Q|         |         |    2.775|         |
XLXN_208        |         |         |    1.950|         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXN_209
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
XLXI_58/XLXI_1/Q|         |         |    2.897|         |
XLXI_58/XLXI_2/Q|         |         |    2.863|         |
XLXN_209        |         |         |    1.950|         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXN_724
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXN_724       |    2.190|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXN_855
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXN_855       |    2.242|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.46 secs
 
--> 

Total memory usage is 4503312 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   62 (   0 filtered)
Number of infos    :    7 (   0 filtered)

