Verilator Tree Dump (format 0x3900) from <e602> to <e603>
     NETLIST 0x555556de8000 <e1> {a0aa}  $root [1ps/1ps]
    1: MODULE 0x555556de8240 <e603#> {c1ai}  ALU32_Test  L0 [1ps]
    1:2: VAR 0x555556df4180 <e445> {c2al} @dt=0@  sub_add INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556dfa680 <e25> {c2al} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556df4300 <e450> {c3as} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556dfaa90 <e46> {c3al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556e3c0b0 <e44> {c3al}
    1:2:1:1:1: CONST 0x555556e16200 <e36> {c3am} @dt=0x555556dfa750@(G/swu32/5)  ?32?sh1f
    1:2:1:1:2: CONST 0x555556e16300 <e37> {c3ap} @dt=0x555556dfa820@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556df4480 <e455> {c4as} @dt=0@  b INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556dfaea0 <e76> {c4al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556e3c210 <e74> {c4al}
    1:2:1:1:1: CONST 0x555556e16600 <e66> {c4am} @dt=0x555556dfa750@(G/swu32/5)  ?32?sh1f
    1:2:1:1:2: CONST 0x555556e16700 <e67> {c4ap} @dt=0x555556dfa820@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556df4600 <e460> {c5aw} @dt=0@  carry OUTPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556dfb1e0 <e102> {c5am} @dt=this@(w1)  logic kwd=logic
    1:2:1:1: RANGE 0x555556e3c370 <e100> {c5aq}
    1:2:1:1:1: CONST 0x555556e16a00 <e98> {c5ar} @dt=0x555556dfa820@(G/swu32/1)  ?32?sh0
    1:2:1:1:2: CONST 0x555556e16b00 <e99> {c5at} @dt=0x555556dfa820@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556df4780 <e465> {c6aq} @dt=0@  zero OUTPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556dfb380 <e112> {c6am} @dt=this@(w1)  logic kwd=logic
    1:2: VAR 0x555556df4900 <e470> {c6aw} @dt=0@  overflow OUTPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556dfb450 <e114> {c6am} @dt=this@(w1)  logic kwd=logic
    1:2: VAR 0x555556df4a80 <e475> {c7ax} @dt=0@  result OUTPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556dfb790 <e138> {c7am} @dt=this@(w1)  logic kwd=logic
    1:2:1:1: RANGE 0x555556e3c4d0 <e136> {c7aq}
    1:2:1:1:1: CONST 0x555556e16e00 <e134> {c7ar} @dt=0x555556dfa750@(G/swu32/5)  ?32?sh1f
    1:2:1:1:2: CONST 0x555556e16f00 <e135> {c7au} @dt=0x555556dfa820@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556df4c00 <e165> {c8aq} @dt=0@  b_withCin [VSTATIC]  VAR
    1:2:1: BASICDTYPE 0x555556dfbad0 <e164> {c8af} @dt=this@(w1)  logic kwd=logic
    1:2:1:1: RANGE 0x555556e3c630 <e157> {c8aj}
    1:2:1:1:1: CONST 0x555556e17200 <e155> {c8ak} @dt=0x555556dfa750@(G/swu32/5)  ?32?sh1f
    1:2:1:1:2: CONST 0x555556e17300 <e156> {c8an} @dt=0x555556dfa820@(G/swu32/1)  ?32?sh0
    1:2: ALWAYS 0x555556e3d760 <e327> {c10af}
    1:2:2: BEGIN 0x555556e142a0 <e441> {c12af} [UNNAMED]
    1:2:2:1: ASSIGN 0x555556e3c8f0 <e191> {c13aj} @dt=0@
    1:2:2:1:1: ADD 0x555556e3c840 <e192> {c13bu} @dt=0x555556dfbe10@(G/w0)
    1:2:2:1:1:1: XOR 0x555556e3c790 <e188> {c13bq} @dt=0x555556dfbe10@(G/w0)
    1:2:2:1:1:1:1: REPLICATE 0x555556e3c6e0 <e183> {c13bg} @dt=0x555556dfbe10@(G/w0)
    1:2:2:1:1:1:1:1: VARREF 0x555556de8360 <e482> {c13bh} @dt=0@  sub_add [RV] <- VAR 0x555556df4180 <e445> {c2al} @dt=0@  sub_add INPUT [VSTATIC]  PORT
    1:2:2:1:1:1:1:2: CONST 0x555556e17400 <e176> {c13be} @dt=0x555556dfbc70@(G/swu32/6)  ?32?sh20
    1:2:2:1:1:1:2: VARREF 0x555556de8480 <e485> {c13br} @dt=0@  b [RV] <- VAR 0x555556df4480 <e455> {c4as} @dt=0@  b INPUT [VSTATIC]  PORT
    1:2:2:1:1:2: VARREF 0x555556de85a0 <e488> {c13bw} @dt=0@  sub_add [RV] <- VAR 0x555556df4180 <e445> {c2al} @dt=0@  sub_add INPUT [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x555556de86c0 <e491> {c13aq} @dt=0@  b_withCin [LV] => VAR 0x555556df4c00 <e165> {c8aq} @dt=0@  b_withCin [VSTATIC]  VAR
    1:2:2:1: ASSIGN 0x555556e3ca50 <e203> {c14aj} @dt=0@
    1:2:2:1:1: ADD 0x555556e3c9a0 <e201> {c14bb} @dt=0@
    1:2:2:1:1:1: VARREF 0x555556de87e0 <e494> {c14az} @dt=0@  a [RV] <- VAR 0x555556df4300 <e450> {c3as} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:2:1:1:2: VARREF 0x555556de8900 <e497> {c14bd} @dt=0@  b_withCin [RV] <- VAR 0x555556df4c00 <e165> {c8aq} @dt=0@  b_withCin [VSTATIC]  VAR
    1:2:2:1:2: VARREF 0x555556de8a20 <e500> {c14aq} @dt=0@  result [LV] => VAR 0x555556df4a80 <e475> {c7ax} @dt=0@  result OUTPUT [VSTATIC]  PORT
    1:2:2:1: ASSIGN 0x555556e3ce70 <e255> {c15aj} @dt=0@
    1:2:2:1:1: LOGAND 0x555556e3cdc0 <e253> {c15bj} @dt=0x555556e3e680@(G/w1)
    1:2:2:1:1:1: EQ 0x555556e3cbb0 <e249> {c15be} @dt=0x555556e3e680@(G/w1)
    1:2:2:1:1:1:1: SELBIT 0x555556e3cb00 <e222> {c15az} @dt=0@
    1:2:2:1:1:1:1:1: VARREF 0x555556de8b40 <e503> {c15ay} @dt=0@  a [RV] <- VAR 0x555556df4300 <e450> {c3as} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:2:1:1:1:1:2: CONST 0x555556e17500 <e214> {c15ba} @dt=0x555556dfa750@(G/swu32/5)  ?32?sh1e
    1:2:2:1:1:1:1:4: ATTROF 0x555556e3dd90 <e587> {c15az} @dt=0@ [VAR_BASE]
    1:2:2:1:1:1:1:4:1: VARREF 0x555556de9b00 <e586> {c15ay} @dt=0@  a [RV] <- VAR 0x555556df4300 <e450> {c3as} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:2:1:1:1:2: CONST 0x555556e17600 <e223> {c15bh} @dt=0x555556dfa820@(G/swu32/1)  ?32?sh1
    1:2:2:1:1:2: EQ 0x555556e3cd10 <e250> {c15bs} @dt=0x555556e3e680@(G/w1)
    1:2:2:1:1:2:1: SELBIT 0x555556e3cc60 <e245> {c15bn} @dt=0@
    1:2:2:1:1:2:1:1: VARREF 0x555556de8c60 <e506> {c15bm} @dt=0@  b [RV] <- VAR 0x555556df4480 <e455> {c4as} @dt=0@  b INPUT [VSTATIC]  PORT
    1:2:2:1:1:2:1:2: CONST 0x555556e17700 <e237> {c15bo} @dt=0x555556dfa750@(G/swu32/5)  ?32?sh1e
    1:2:2:1:1:2:1:4: ATTROF 0x555556e3de40 <e590> {c15bn} @dt=0@ [VAR_BASE]
    1:2:2:1:1:2:1:4:1: VARREF 0x555556de9c20 <e589> {c15bm} @dt=0@  b [RV] <- VAR 0x555556df4480 <e455> {c4as} @dt=0@  b INPUT [VSTATIC]  PORT
    1:2:2:1:1:2:2: CONST 0x555556e17800 <e246> {c15bv} @dt=0x555556dfa820@(G/swu32/1)  ?32?sh1
    1:2:2:1:2: VARREF 0x555556de8d80 <e509> {c15aq} @dt=0@  carry [LV] => VAR 0x555556df4600 <e460> {c5aw} @dt=0@  carry OUTPUT [VSTATIC]  PORT
    1:2:2:1: ASSIGN 0x555556e3d3f0 <e312> {c16aj} @dt=0@
    1:2:2:1:1: LOGAND 0x555556e3d340 <e310> {c16bz} @dt=0x555556e3e680@(G/w1)
    1:2:2:1:1:1: EQ 0x555556e3d080 <e306> {c16bi} @dt=0x555556e3e680@(G/w1)
    1:2:2:1:1:1:1: SELBIT 0x555556e3cf20 <e278> {c16bd} @dt=0@
    1:2:2:1:1:1:1:1: VARREF 0x555556de8ea0 <e512> {c16bc} @dt=0@  a [RV] <- VAR 0x555556df4300 <e450> {c3as} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:2:1:1:1:1:2: CONST 0x555556e17900 <e266> {c16be} @dt=0x555556dfa750@(G/swu32/5)  ?32?sh1f
    1:2:2:1:1:1:1:4: ATTROF 0x555556e3def0 <e593> {c16bd} @dt=0@ [VAR_BASE]
    1:2:2:1:1:1:1:4:1: VARREF 0x555556de9d40 <e592> {c16bc} @dt=0@  a [RV] <- VAR 0x555556df4300 <e450> {c3as} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:2:1:1:1:2: SELBIT 0x555556e3cfd0 <e279> {c16bu} @dt=0@
    1:2:2:1:1:1:2:1: VARREF 0x555556de8fc0 <e515> {c16bl} @dt=0@  b_withCin [RV] <- VAR 0x555556df4c00 <e165> {c8aq} @dt=0@  b_withCin [VSTATIC]  VAR
    1:2:2:1:1:1:2:2: CONST 0x555556e17a00 <e276> {c16bv} @dt=0x555556dfa750@(G/swu32/5)  ?32?sh1f
    1:2:2:1:1:1:2:4: ATTROF 0x555556e50000 <e596> {c16bu} @dt=0@ [VAR_BASE]
    1:2:2:1:1:1:2:4:1: VARREF 0x555556de9e60 <e595> {c16bl} @dt=0@  b_withCin [RV] <- VAR 0x555556df4c00 <e165> {c8aq} @dt=0@  b_withCin [VSTATIC]  VAR
    1:2:2:1:1:2: NEQ 0x555556e3d290 <e307> {c16cn} @dt=0x555556e3e680@(G/w1)
    1:2:2:1:1:2:1: SELBIT 0x555556e3d130 <e302> {c16ci} @dt=0@
    1:2:2:1:1:2:1:1: VARREF 0x555556de90e0 <e518> {c16cc} @dt=0@  result [RV] <- VAR 0x555556df4a80 <e475> {c7ax} @dt=0@  result OUTPUT [VSTATIC]  PORT
    1:2:2:1:1:2:1:2: CONST 0x555556e17b00 <e290> {c16cj} @dt=0x555556dfa750@(G/swu32/5)  ?32?sh1f
    1:2:2:1:1:2:1:4: ATTROF 0x555556e500b0 <e599> {c16ci} @dt=0@ [VAR_BASE]
    1:2:2:1:1:2:1:4:1: VARREF 0x555556e52000 <e598> {c16cc} @dt=0@  result [RV] <- VAR 0x555556df4a80 <e475> {c7ax} @dt=0@  result OUTPUT [VSTATIC]  PORT
    1:2:2:1:1:2:2: SELBIT 0x555556e3d1e0 <e303> {c16cr} @dt=0@
    1:2:2:1:1:2:2:1: VARREF 0x555556de9200 <e521> {c16cq} @dt=0@  a [RV] <- VAR 0x555556df4300 <e450> {c3as} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:2:1:1:2:2:2: CONST 0x555556e17c00 <e300> {c16cs} @dt=0x555556dfa750@(G/swu32/5)  ?32?sh1f
    1:2:2:1:1:2:2:4: ATTROF 0x555556e50160 <e602#> {c16cr} @dt=0@ [VAR_BASE]
    1:2:2:1:1:2:2:4:1: VARREF 0x555556e52120 <e601> {c16cq} @dt=0@  a [RV] <- VAR 0x555556df4300 <e450> {c3as} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x555556de9320 <e524> {c16aq} @dt=0@  overflow [LV] => VAR 0x555556df4900 <e470> {c6aw} @dt=0@  overflow OUTPUT [VSTATIC]  PORT
    1:2:2:1: ASSIGN 0x555556e3d600 <e324> {c17aj} @dt=0@
    1:2:2:1:1: NOT 0x555556e3d550 <e322> {c17ax} @dt=0x555556e3e680@(G/w1)
    1:2:2:1:1:1: REDOR 0x555556e3d4a0 <e320> {c17az} @dt=0x555556e3e680@(G/w1)
    1:2:2:1:1:1:1: VARREF 0x555556de9440 <e527> {c17bb} @dt=0@  result [RV] <- VAR 0x555556df4a80 <e475> {c7ax} @dt=0@  result OUTPUT [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x555556de9560 <e530> {c17aq} @dt=0@  zero [LV] => VAR 0x555556df4780 <e465> {c6aq} @dt=0@  zero OUTPUT [VSTATIC]  PORT
    1:2: VAR 0x555556df4d80 <e353> {c22aq} @dt=0@  testF1S2B1T1_expected_result [VSTATIC]  VAR
    1:2:1: BASICDTYPE 0x555556e3f520 <e352> {c22af} @dt=this@(w1)  logic kwd=logic
    1:2:1:1: RANGE 0x555556e3d8c0 <e345> {c22aj}
    1:2:1:1:1: CONST 0x555556e17f00 <e343> {c22ak} @dt=0x555556dfa750@(G/swu32/5)  ?32?sh1f
    1:2:1:1:2: CONST 0x555556e42000 <e344> {c22an} @dt=0x555556dfa820@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556df4f00 <e379> {c23ap} @dt=0@  testF1S2B1T1_expected_carry [VSTATIC]  VAR
    1:2:1: BASICDTYPE 0x555556e3f860 <e378> {c23af} @dt=this@(w1)  logic kwd=logic
    1:2:1:1: RANGE 0x555556e3da20 <e371> {c23aj}
    1:2:1:1:1: CONST 0x555556e42300 <e369> {c23ak} @dt=0x555556dfa820@(G/swu32/1)  ?32?sh0
    1:2:1:1:2: CONST 0x555556e42400 <e370> {c23am} @dt=0x555556dfa820@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556df5080 <e392> {c24aj} @dt=0@  testF1S2B1T1_expected_zero [VSTATIC]  VAR
    1:2:1: BASICDTYPE 0x555556e3fa00 <e388> {c24af} @dt=this@(w1)  logic kwd=logic
    1:2: VAR 0x555556df5200 <e391> {c24bl} @dt=0@  testF1S2B1T1_expected_overflow [VSTATIC]  VAR
    1:2:1: BASICDTYPE 0x555556e3fad0 <e390> {c24af} @dt=this@(w1)  logic kwd=logic
    1:2: ASSIGNW 0x555556e3dad0 <e402> {c25bp} @dt=0@
    1:2:1: CONST 0x555556e42500 <e400> {c25br} @dt=0x555556e3fc70@(G/w32)  32'h46aea154
    1:2:2: VARREF 0x555556de9680 <e533> {c25am} @dt=0@  testF1S2B1T1_expected_result [LV] => VAR 0x555556df4d80 <e353> {c22aq} @dt=0@  testF1S2B1T1_expected_result [VSTATIC]  VAR
    1:2: ASSIGNW 0x555556e3db80 <e413> {c26bo} @dt=0@
    1:2:1: CONST 0x555556e42600 <e411> {c26bq} @dt=0x555556e3e680@(G/w1)  1'h0
    1:2:2: VARREF 0x555556de97a0 <e536> {c26am} @dt=0@  testF1S2B1T1_expected_carry [LV] => VAR 0x555556df4f00 <e379> {c23ap} @dt=0@  testF1S2B1T1_expected_carry [VSTATIC]  VAR
    1:2: ASSIGNW 0x555556e3dc30 <e424> {c27br} @dt=0@
    1:2:1: CONST 0x555556e42700 <e422> {c27bt} @dt=0x555556dfa820@(G/swu32/1)  ?32?sh0
    1:2:2: VARREF 0x555556de98c0 <e539> {c27am} @dt=0@  testF1S2B1T1_expected_overflow [LV] => VAR 0x555556df5200 <e391> {c24bl} @dt=0@  testF1S2B1T1_expected_overflow [VSTATIC]  VAR
    1:2: ASSIGNW 0x555556e3dce0 <e435> {c28bn} @dt=0@
    1:2:1: CONST 0x555556e42800 <e433> {c28bp} @dt=0x555556dfa820@(G/swu32/1)  ?32?sh0
    1:2:2: VARREF 0x555556de99e0 <e542> {c28am} @dt=0@  testF1S2B1T1_expected_zero [LV] => VAR 0x555556df5080 <e392> {c24aj} @dt=0@  testF1S2B1T1_expected_zero [VSTATIC]  VAR
    3: TYPETABLE 0x555556df2000 <e2> {a0aa}
		   logic  -> BASICDTYPE 0x555556e3e680 <e226> {c15be} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x555556dfbe10 <e179> {c13bg} @dt=this@(G/w0)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x555556e3e680 <e226> {c15be} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x555556dfa820 <e33> {c3ap} @dt=this@(G/swu32/1)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x555556dfa750 <e28> {c3am} @dt=this@(G/swu32/5)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x555556dfbc70 <e171> {c13be} @dt=this@(G/swu32/6)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x555556e3fc70 <e397> {c25br} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555556dfa750 <e28> {c3am} @dt=this@(G/swu32/5)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555556dfa820 <e33> {c3ap} @dt=this@(G/swu32/1)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555556dfbc70 <e171> {c13be} @dt=this@(G/swu32/6)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555556dfbe10 <e179> {c13bg} @dt=this@(G/w0)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x555556e3e680 <e226> {c15be} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x555556e3fc70 <e397> {c25br} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3: CONSTPOOL 0x555556df4000 <e7> {a0aa}
    3:1: MODULE 0x555556de8120 <e6> {a0aa}  @CONST-POOL@  L0 [NONE]
    3:1:2: SCOPE 0x555556df6000 <e5> {a0aa}  @CONST-POOL@ [abovep=0] [cellp=0] [modp=0x555556de8120]
