Running: F:\installed\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o F:/verilog/CHAPTER_THREE/inverter/inverter_tb_isim_beh.exe -prj F:/verilog/CHAPTER_THREE/inverter/inverter_tb_beh.prj work.inverter_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "F:/verilog/CHAPTER_THREE/inverter/inverter.vhd" into library work
Parsing VHDL file "F:/verilog/CHAPTER_THREE/inverter/inverter_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity inverter [inverter_default]
Compiling architecture behavior of entity inverter_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable F:/verilog/CHAPTER_THREE/inverter/inverter_tb_isim_beh.exe
Fuse Memory Usage: 29916 KB
Fuse CPU Usage: 389 ms
