INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Laborator-CN/HalfAdder/HalfAdder.ip_user_files/bd/design_halfAdder/ip/design_halfAdder_util_vector_logic_1_0/sim/design_halfAdder_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_halfAdder_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Laborator-CN/HalfAdder/HalfAdder.ip_user_files/bd/design_halfAdder/ip/design_halfAdder_util_vector_logic_0_2/sim/design_halfAdder_util_vector_logic_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_halfAdder_util_vector_logic_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Laborator-CN/HalfAdder/HalfAdder.ip_user_files/bd/design_halfAdder/sim/design_halfAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_halfAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Laborator-CN/HalfAdder/HalfAdder.gen/sources_1/bd/design_halfAdder/hdl/design_halfAdder_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_halfAdder_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Laborator-CN/HalfAdder/HalfAdder.srcs/sim_1/new/SIMULARE_HALFADDER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SIMULARE_HALFADDER
