                                                                                                                                       PI4IOE5V6416
                                                                                     Low-Voltage Translating 16-bit I2C-bus I/O Expander
Features                                                                              Description


    

    
    











    
    
Notes:
1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS), 2011/65/EU (RoHS 2) & 2015/863/EU (RoHS 3) compliant.
2. See https://www.diodes.com/quality/lead-free/ for more information about Diodes Incorporated’s definitions of Halogen- and Antimony-free, "Green" and Lead-free.
3. Halogen- and Antimony-free "Green” products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm
antimony compounds.
PI4IOE5V6416                                                                www.diodes.com                                                       September 2018
Document Number DS40821 Rev 3-2                                                       1                                                          © Diodes Incorporated


                                                                         PI4IOE5V6416
Pin Configuration
                      Fig.1 24-pin TSSOP                Fig.2 24-pin TQFN
PI4IOE5V6416                             www.diodes.com                      September 2018
Document Number DS40821 Rev 3-2                2                             © Diodes Incorporated


                                                                                                PI4IOE5V6416
Pin Description
                  24-pin        24-pin  24-pin
  Pin Name                                                                     Description
                  TSSOP         TQFN   VFBGA
                                                  Interrupt output. Connect to VDD(I2C-bus) or VDD(P) through a pull-up
    INT              1           22      A3
                                                  resistor.
                                                  Supply voltage of I2C-bus. Connect directly to the VDD of the
  VDD(I2C_bus)       2           23      B3
                                                  external I2C master. Provides voltage-level translation.
                                                  Active LOW reset input. Connect to VDD(I2C-bus) through a pull-up
   RESET             3           24      A2
                                                  resistor if no active connection is used.
     P0_0            4            1      A1       Port 0 input/output 0.
     P0_1            5            2      C3       Port 0 input/output 1.
     P0_2            6            3      B1       Port 0 input/output 2.
     P0_3            7            4      C1       Port 0 input/output 3.
     P0_4            8            5      C2       Port 0 input/output 4.
     P0_5            9            6      D1       Port 0 input/output 5.
     P0_6           10            7      E1       Port 0 input/output 6.
     P0_7           11            8      D2       Port 0 input/output 7.
      VSS           12            9      E2       Ground
     P1_0           13           10      E3       Port 1 input/output 0.
     P1_1           14           11      E4       Port 1 input/output 1.
     P1_2           15           12      D3       Port 1 input/output 2.
     P1_3           16           13      E5       Port 1 input/output 3.
     P1_4           17           14      D4       Port 1 input/output 4.
     P1_5           18           15      D5       Port 1 input/output 5.
     P1_6           19           16      C5       Port 1 input/output 6.
     P1_7           20           17      C4       Port 1 input/output 7.
    ADDR            21           18      B5       Address input. Connect directly to VDD(P) or ground.
                                                  Serial clock bus. Connect to VDD(I2C-bus) through a
     SCL            22           19      A5
                                                  pull-up resistor.
                                                  Serial data bus. Connect to VDD(I2C-bus) through a
     SDA            23           20      A4
                                                  pull-up resistor.
    VDD(P)          24           21      B4       Supply voltage of PI4IOE5V6416 for Port P.
PI4IOE5V6416                                   www.diodes.com                                         September 2018
Document Number DS40821 Rev 3-2                       3                                               © Diodes Incorporated


                                                                                                                                                                          PI4IOE5V6416
Maximum Ratings
                                                                                                                                          Note:
  Power supply......................................................................................................-0.5V to +6.0V        Stresses greater than those listed under MAXIMUM
  Voltage on an I/O pin (Input / Output ).......................................................-0.5V to +6.0V                            RATINGS may cause permanent damage to the
  Input current.....................................................................................................................±20mA device. This is a stress rating only and functional
  Output current on an I/O pin ......................................................................................±50mA                operation of the device at these or any other
  Supply current through VDD(P)...................................................................................... 160mA               conditions above those indicated in the operational
  Ground supply current................................................................................................... 200mA          sections of this specification is not implied.
  Operation temperature............................................................................................... -40~85℃            Exposure to absolute maximum rating conditions
  Storage temperature ................................................................................................-65~150℃            for extended periods may affect reliability.
  Maximum junction temperature ,T j(max) .................................................................125℃
  ESD ( HBM ) ........................................................................................................................2kV
Recommended Operating Conditions
Symbol                  Parameter                                                              Conditions                                            Min.        Typ.         Max.             Unit
                            2
VDD(I2C-bus)              I C-bus supply voltage                                                                                                     1.65          -           5.5               V
VDD(P)                    GPIO port supply voltage                                                                                                   1.65          -           5.5               V
                          Input voltage on ADDR,
                                                                                                                                                      0            -          VDD(P)             V
                          P1_7 to P0_0
VIN
                           Input voltage on SCL, SDA,
                                                                                                                                                      0            -       VDD(I2C_BUS)          V
                           RESET
IOH                       High-Level Output Current                                                                                                    -           -           10              mA
IOL                       Low-Level Output Current                                                                                                     -           -           25              mA
PI4IOE5V6416                                                                                                            www.diodes.com                                         September 2018
Document Number DS40821 Rev 3-2                                                                                                       4                                        © Diodes Incorporated


                                                                                                           PI4IOE5V6416
Static Characteristics
VDD(I2C_bus) = 1.65 V to 5.5 V; Temp = -40°C to +85°C; unless otherwise specified. Typical values are at Temp = 25°C.
   Symbol               Parameter                            Condition                    Min.       Typ.     Max.             Unit
 Power supply
                                                                     VDD(P)=3.6-5.5V                  1.5        7
                                           Standby mode I/O =
                                          inputs; fSCL = 0 kHz
                                                                     VDD(P)=2.3-3.6V        -          1       3.2
                                                                     VDD(P)=1.65-2.3V                 0.5      1.7
                                                                     VDD(P)=3.6-5.5V                  10        25
                                           Standby mode I/O =
     IDD        Supply current            inputs; fSCL = 400 kHz
                                                                     VDD(P)=2.3-3.6V        -         6.5       15              μA
                                                                     VDD(P)=1.65-2.3V                  4         9
                                           Active mode I/O =         VDD(P)=3.6-5.5V                  60       125
                                          inputs; fSCL = 400 kHz,    VDD(P)=2.3-3.6V        -         40        75
                                          continuous register read   VDD(P)=1.65-2.3V                 20        45
                                           Rising                                           -        1.1-      1.4
     VPOR       Power-on reset voltage                                                                                           V
                                           Falling                                         0.5         -          -
                                           Time of VDD(P) drop to VPOR(min)  50 mV for
     Td(rst)    Reset time                                                                  1          -          -              μs
                                           successful Power-on reset
 Input SCL, input/output SDA
                                                                                                               0.3
     VIL        Low level input voltage                                                   -0.5         -                         V
                                                                                                            VDD(I2C-bus)
                                                                                           0.7
     VIH        High level input voltage                                                               -        5.5              V
                                                                                        VDD(I2C-bus)
                SDA Low level output
      IOL                                  VOL= 0.4 V                                       3          -          -            mA
                current
       IL       Leakage current             VIN = VDD(I2C_bus) or VSS                      -1          -         1              μA
      Ci        Input capacitance           VIN = VSS                                       -          7         8              pF
 Interrupt INT
     IOL        Low level output current    VOL=0.4V                                        3          -          -            mA
      Co        Output capacitance                                                          -          7         8              pF
 Select inputs ADDR and RESET
                RESET Low level input                                                                          0.3
                                                                                          -0.5         -
                voltage                                                                                     VDD(I2C-bus)
     VIL                                                                                                                         V
                ADDR Low level input                                                                           0.3
                                                                                          -0.5         -
                voltage                                                                                       VDD(P)
                RESET High level input                                                     0.7
                                                                                                       -       5.5
                voltage                                                                 VDD(I2C-bus)
     VIH                                                                                                                         V
                ADDR High level input                                                      0.7
                                                                                                       -       5.5
                voltage                                                                  VDD(P)
      IL        Input leakage current                                                      -1          -         1              μA
      Ci        Input capacitance                                                           -          6         7              pF
PI4IOE5V6416                                                 www.diodes.com                                    September 2018
Document Number DS40821 Rev 3-2                                      5                                          © Diodes Incorporated


                                                                                          PI4IOE5V6416
   Symbol               Parameter                       Condition           Min.    Typ.    Max.              Unit
 I/Os
     VIL       Low-level input voltage     P0 – P7                          -0.5     -   +0.3*VDD(P)            V
     VIH       High-level input voltage    P0 – P7                       0.7*VDD(P)  -       5.5                V
                                           IOH = -2.5mA; CCX.X=00b
                                           IOH = -5mA; CCX.X=01b
                                           IOH = -7.5mA; CCX.X=10b
                                           IOH = -10mA; CCX.X=11b
     VOH       High-level output voltage   VDD(P) = 1.65 V                   1.1     -        -
                                           VDD(P) = 2.3 V                    1.7     -        -
                                                                                                                V
                                           VDD(P) = 3 V                      2.5     -        -
                                           VDD(P) = 4.5 V                    4.0     -        -
                                           IOL = 2.5mA; CCX.X=00b
                                           IOL = 5mA; CCX.X=01b
                                           IOL = 7.5mA; CCX.X=10b
                                           IOL = 10mA; CCX.X=11b
     VOL       Low-level output voltage    VDD(P) = 1.65 V                    -      -       0.5
                                           VDD(P) = 2.3 V                     -      -       0.3
                                                                                                                V
                                           VDD(P) = 3 V                       -      -      0.25
                                           VDD(P) = 4.5 V                     -      -       0.2
     IIH       High-level input current    P port; VI = VDD(P)                -      -        1                μA
     IIL       Low-level input current     P port; VI = VSS                   -      -        1                μA
    Rpu(int)   Internal pull-up resistance Input/Output                      50     100      150               kΩ
                Internal pull-down
    Rpd(int)                               Input/Output                      50     100      150               kΩ
                resistance
PI4IOE5V6416                                              www.diodes.com                       September 2018
Document Number DS40821 Rev 3-2                                  6                              © Diodes Incorporated


                                                                                                 PI4IOE5V6416
Dynamic Characteristics
                                                                        Standard mode I2C   Fast mode I2C            Unit
  Symbol                             Parameter
                                                                          Min      Max      Min       Max
      fSCL   SCL clock frequency                                           0        100       0       400            kHz
      tBUF   Bus free time between a STOP and START condition             4.7         -      1.3         -             μs
   tHD;STA   Hold time (repeated) START condition                         4.0         -      0.6         -             μs
    tSU;STA  Set-up time for a repeated START condition                   4.7         -      0.6         -             μs
    tSU;STO  Set-up time for STOP condition                               4.0         -      0.6         -             μs
   tVD;ACK   Data valid acknowledge time                                    -      3.45       -        0.9             μs
   tHD;DAT   Data hold time                                                0          -       0          -             ns
   tVD;DAT   Data valid time                                                -      3.45       -        0.9             ns
   tSU;DAT   Data set-up time                                             250         -     100          -             ns
     tLOW    LOW period of the SCL clock                                  4.7         -      1.3         -             μs
     tHIGH   HIGH period of the SCL clock                                 4.0         -      0.6         -             μs
                                                                                            20 x
        tf   Fall time of both SDA and SCL signals                          -       300   (VDD/5.     300              ns
                                                                                            5V)
        tr   Rise time of both SDA and SCL signals                          -      1000      20       300              ns
             Pulse width of spikes that must be suppressed by the
       tSP                                                                 0         50       0         50             ns
             input filter
Interrupt timing
  tV(INT)    Valid time on pin INT                                          -         1       -          1             μs
  tRST(INT)  Reset time on pin INT                                          -         1       -          1             μs
Reset timing
tw(rst)      Reset pulse width                                             30         -      30          -             ns
trst_rec     Reset recovery time                                          200         -     200          -             ns
trst         Reset time                                                   600         -     600          -             ns
P Port timing
tV(Q)        Data output valid time (from SCL to P Port)                    -       400       -       400              ns
tSU(D)       Data input setup time (from P Port to SCL)                    0          -       0          -             ns
th(D)        Data input hold time (from P Port to SCL)                    300         -     300          -             ns
PI4IOE5V6416                                              www.diodes.com                              September 2018
Document Number DS40821 Rev 3-2                                   7                                   © Diodes Incorporated


                                                                  PI4IOE5V6416
Block Diagram
                                                                     P0_0 to P0_7
                                                                     P1_0 to P1_7
  Note: All I/Os are set to inputs at reset.
                                             Fig7: Block diagram
PI4IOE5V6416                                       www.diodes.com     September 2018
Document Number DS40821 Rev 3-2                            8          © Diodes Incorporated


                                                                                                  PI4IOE5V6416
Functional Description
I2C Read /Write Procedures
                                  Fig 6. I2C Write Sequence
         Note : if register is not specified , the master reads from the current register
                                           Fig 7. I2C Read Sequence
       S Start     P Stop       NA Not Acknowledge        A Acknowledge     WR Write      RD Read
 a.    Slave Address
    Fig. 10: PI4IOE5V6416 address
 b. Register Address
PI4IOE5V6416                                                   www.diodes.com                         September 2018
Document Number DS40821 Rev 3-2                                        9                              © Diodes Incorporated


                                                                                            PI4IOE5V6416
     Table 3: Interface definition
           Register Address Bits                                                     Power-up
                                                  Register              Protocol
B7    B6    B5    B4     B3     B2 B1 B0                                              default
 0    0      0     0     0      0  0  0         Input port 0            read byte    xxxx xxxx
 0    0      0     0     0      0  0  1         Input port 1            read byte    xxxx xxxx
 0    0      0     0     0      0  1  0        Output port 0         read/write byte 1111 1111
 0    0      0     0     0      0  1  1        Output port 1         read/write byte 1111 1111
 0    0      0     0     0      1  0  0  Polarity Inversion port 0   read/write byte 0000 0000
 0    0      0     0     0      1  0  1  Polarity Inversion port 1   read/write byte 0000 0000
 0    0      0     0     0      1  1  0    Configuration port 0      read/write byte 1111 1111
 0    0      0     0     0      1  1  1    Configuration port 1      read/write byte 1111 1111
 0    1      0     0     0      0  0  0    Output drive strength     read/write byte 1111 1111
                                                  register 0
 0    1      0     0     0      0  0  1    Output drive strength     read/write byte 1111 1111
                                                  register 0
 0    1      0     0     0      0  1  0    Output drive strength     read/write byte 1111 1111
                                                  register 1
 0    1      0     0     0      0  1  1    Output drive strength     read/write byte 1111 1111
                                                  register 1
 0    1      0     0     0      1  0  0    Input latch register 0    read/write byte 0000 0000
 0    1      0     0     0      1  0  1    Input latch register 1    read/write byte 0000 0000
 0    1      0     0     0      1  1  0  Pull-up/pull-down enable    read/write byte 0000 0000
                                                  register 0
 0    1      0     0     0      1  1  1  Pull-up/pull-down enable    read/write byte 0000 0000
                                                  register 1
 0    1      0     0     1      0  0  0      Pull-up/pull-down       read/write byte 1111 1111
                                            selection register 0
 0    1      0     0     1      0  0  1      Pull-up/pull-down       read/write byte 1111 1111
                                            selection register 1
 0    1      0     0     1      0  1  0  Interrupt mask register 0   read/write byte 1111 1111
 0    1      0     0     1      0  1  1  Interrupt mask register 1   read/write byte 1111 1111
 0    1      0     0     1      1  0  0  Interrupt status register 0    read byte    0000 0000
 0    1      0     0     1      1  0  1  Interrupt status register 1    read byte    0000 0000
 0    1      0     0     1      1  1  1  Output port configuration   read/write byte 0000 0000
                                                   register
PI4IOE5V6416                                        www.diodes.com                              September 2018
Document Number DS40821 Rev 3-2                             10                                  © Diodes Incorporated


                                                                                       PI4IOE5V6416
 c. Register Description
   i.     Input Port Register Pair (00h, 01h)
    Table 4: Input port 0 register (address 00h)
       Bit            7               6             5             4           3    2    1                  0
     Name            I0.7            I0.6          I0.5          I0.4        I0.3 I0.2 I0.1              I0.0
    Default           X               X             X             X           X    X    X                 X
    Table 5: Input port 1 register (address 01h)
       Bit            7               6             5             4           3    2    1                  0
     Name            I1.7            I1.6          I1.5          I1.4        I1.3 I1.2 I1.1              I1.0
    Default           X               X             X             X           X    X    X                 X
   ii.    Output Port Register Pair (02h, 03h)
    Table 6: Output port 0 register (address 02h)
       Bit            7               6             5             4           3    2    1                  0
     Name           O0.7            O0.6           O0.5         O0.4         O0.3 O0.2 O0.1             O0.0
    Default           1               1             1             1           1    1    1                  1
    Table 7: Output port 1 register (address 03h)
       Bit            7               6             5             4           3    2    1                  0
     Name           O1.7            O1.6           O1.5         O1.4         O1.3 O1.2 O1.1             O1.0
    Default           1               1             1             1           1    1    1                  1
   iii. Polarity Inversion Register Pair (04h, 05h)
    Table 8: Polarity inversion port 0 register (address 04h)
       Bit            7               6             5             4           3    2    1                  0
     Name           N0.7            N0.6           N0.5         N0.4         N0.3 N0.2 N0.1             N0.0
    Default           0               0             0             0           0    0    0                  0
PI4IOE5V6416                                                  www.diodes.com                September 2018
Document Number DS40821 Rev 3-2                                     11                      © Diodes Incorporated


                                                                                             PI4IOE5V6416
    Table 9: Polarity inversion port 1 register (address 05h)
      Bit             7              6              5             4           3          2    1                  0
    Name            N1.7           N1.6            N1.5         N1.4         N1.3       N1.2 N1.1             N1.0
    Default           0              0              0             0           0          0    0                  0
   iv. Configuration Register Pair (06h, 07h)
    Table 10: Configuration port 0 register (address 06h)
      Bit             7              6              5             4           3          2    1                  0
    Name            C0.7           C0.6            C0.5          C0.4        C0.3       C0.2 C0.1             C0.0
    Default           1              1              1             1           1          1    1                  1
    Table 11: Configuration port 1 register (address 07h)
      Bit             7              6              5             4           3          2    1                  0
    Name            C1.7           C1.6            C1.5          C1.4        C1.3       C1.2 C1.1             C1.0
    Default           1              1              1             1           1          1    1                  1
   v.    Output Drive Strength Register Pairs (40h, 41h, 42h, 43h)
    Table 12: Current control port 0 register (address 40h)
      Bit             7              6              5             4           3          2    1                  0
    Name                   CC0.3                         CC0.2                    CC0.1           CC0.0
    Default           1              1              1             1           1          1    1                  1
    Table 13: Current control port 0 register (address 41h)
      Bit             7              6              5             4           3          2    1                  0
    Name                   CC0.7                         CC0.6                    CC0.5           CC0.4
    Default           1              1              1             1           1          1    1                  1
l
    Table 14: Current control port 1 register (address 42h)
      Bit             7              6              5             4           3          2    1                  0
    Name                   CC1.3                         CC1.2                    CC1.1           CC1.0
    Default           1              1              1             1           1          1    1                  1
l
    Table 15: Current control port 1 register (address 43h)
      Bit             7              6              5             4           3          2    1                  0
    Name                   CC1.7                         CC1.6                    CC1.5           CC1.4
    Default           1              1              1             1           1          1    1                  1
PI4IOE5V6416                                                  www.diodes.com                      September 2018
Document Number DS40821 Rev 3-2                                     12                            © Diodes Incorporated


                                                                                       PI4IOE5V6416
   vi. Input Latch Register Pair (44h, 45h)
    Table 16: Input latch port 0 register (address 44h)
      Bit             7              6              5            4          3     2     1                  0
    Name            L0.7           L0.6            L0.5         L0.4      L0.3  L0.2  L0.1              L0.0
    Default           0              0              0            0          0     0     0                  0
    Table 17: Input latch port 1 register (address 45h)
      Bit             7              6              5            4          3     2     1                  0
    Name            L1.7           L1.6            L1.5         L1.4      L1.3  L1.2  L1.1              L1.0
    Default           0              0              0            0          0     0     0                  0
   vii. Pull-up/Pull-down Enable Register Pair (46h, 47h)
    Table 18: Pull-up/pull-down enable port 0 register (address 46h)
      Bit             7              6              5            4          3     2     1                  0
    Name           PE0.7           PE0.6          PE0.5        PE0.4      PE0.3 PE0.2 PE0.1            PE0.0
    Default           0              0              0            0          0     0     0                  0
PI4IOE5V6416                                               www.diodes.com                   September 2018
Document Number DS40821 Rev 3-2                                    13                       © Diodes Incorporated


                                                                                           PI4IOE5V6416
    Table 19: Pull-up/pull-down enable port 1 register (address 47h)
      Bit             7             6              5              4           3      2      1                  0
    Name           PE1.7          PE1.6          PE1.5          PE1.4       PE1.3  PE1.2  PE1.1            PE1.0
    Default           0             0              0              0           0      0      0                  0
   viii. Pull-up/pull-down Selection Register Pair (48h, 49h)
    Table 20: Pull-up/pull-down selection port 0 register (address 48h)
      Bit             7             6              5              4           3      2      1                  0
    Name          PUD0.7        PUD0.6          PUD0.5         PUD0.4      PUD0.3 PUD0.2 PUD0.1           PUD0.0
    Default           1             1              1              1           1      1      1                  1
    Table 21: Pull-up/pull-down selection port 1 register (address 49h)
      Bit             7             6              5              4           3      2      1                  0
    Name          PUD1.7        PUD1.6          PUD1.5         PUD1.4      PUD1.3 PUD1.2 PUD1.1           PUD1.0
    Default           1             1              1              1           1      1      1                  1
   ix. Interrupt Mask Register Pair (4Ah, 4Bh)
    Table 22: Interrupt mask port 0 register (address 4Ah) bit description
      Bit             7             6              5              4           3      2      1                  0
    Name            M0.7          M0.6           M0.5           M0.4        M0.3   M0.2   M0.1              M0.0
    Default           1             1              1              1           1      1      1                  1
    Table 23: Interrupt mask port 1 register (address 4Bh) bit description
      Bit             7             6              5              4           3      2      1                  0
    Name            M1.7          M1.6           M1.5           M1.4        M1.3   M1.2   M1.1              M1.0
    Default           1             1              1              1           1      1      1                  1
   x.    Interrupt Status Register Pair (4Ch, 4Dh)
PI4IOE5V6416                                                www.diodes.com                      September 2018
Document Number DS40821 Rev 3-2                                     14                          © Diodes Incorporated


                                                                                        PI4IOE5V6416
    Table 24: Interrupt status port 0 register (address 4Ch) bit description
      Bit             7               6              5              4         3    2     1                  0
    Name            S0.7            S0.6           S0.5           S0.4       S0.3 S0.2  S0.1             S0.0
    Default           0               0              0              0         0    0     0                  0
    Table 25: Interrupt status port 1 register (address 4Dh) bit description
      Bit             7               6              5              4         3    2     1                  0
    Name            S1.7            S1.6           S1.5           S1.4       S1.3 S1.2  S1.1             S1.0
    Default           0               0              0              0         0    0     0                  0
   xi. Output Port Configuration Register (4Fh)
    Table 25: Output port configuration register (address 4Fh)
      Bit             7               6              5              4         3    2     1                  0
    Name                                                 Reserved                      ODEN1           ODEN0
    Default           0               0              0              0         0    0     0                  0
 d. I/O Port
 e. Power-on Reset
 f. Reset Input (RESET)
PI4IOE5V6416                                                  www.diodes.com                 September 2018
Document Number DS40821 Rev 3-2                                       15                     © Diodes Incorporated


                                                                                                                       PI4IOE5V6416
 g. Interrupt Output (INT)
Part Marking
Top mark not available at this time. To obtain advance information regarding the top mark, please contact your local sales representative.
PI4IOE5V6416                                                     www.diodes.com                                               September 2018
Document Number DS40821 Rev 3-2                                          16                                                   © Diodes Incorporated


                                               PI4IOE5V6416
Packaging Mechanical
24-TQFN (ZD)
PI4IOE5V6416                    www.diodes.com     September 2018
Document Number DS40821 Rev 3-2       17           © Diodes Incorporated


                                                                                                                                  PI4IOE5V6416
24-TSSOP (L)
Ordering Information
Part No.                               Package Code             Package
PI4IOE5V6416ZDEX                             ZD                 24-Contact, Very Thin Quad Flat No-Lead (TQFN)
PI4IOE5V6416LEX                                L                24-Pin, 173mil Wide (TSSOP)
Notes:
1.   No purposely added lead. Fully EU Directive 2002/95/EC (RoHS), 2011/65/EU (RoHS 2) & 2015/863/EU (RoHS 3) compliant.
2.   See https://www.diodes.com/quality/lead-free/ for more information about Diodes Incorporated’s definitions of Halogen- and Antimony-free, "Green" and
     Lead-free.
3.   Halogen- and Antimony-free "Green” products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and
     <1000ppm antimony compounds.
4.   E = Pb-free and Green
5.   X suffix = Tape/Reel
PI4IOE5V6416                                                           www.diodes.com                                                  September 2018
Document Number DS40821 Rev 3-2                                                18                                                      © Diodes Incorporated


                                                                                                                                                              PI4IOE5V6416
                                                                                   IMPORTANT NOTICE
DIODES INCORPORATED MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO THIS DOCUMENT, INCLUDING, BUT NOT LIMITED
TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY
JURISDICTION).
Diodes Incorporated and its subsidiaries reserve the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and
any product described herein. Diodes Incorporated does not assume any liability arising out of the application or use of this document or any product described herein; neither does Diodes
Incorporated convey any license under its patent or trademark rights, nor the rights of others. Any Customer or user of this document or products described herein in such applications
shall assume all risks of such use and will agree to hold Diodes Incorporated and all the companies whose products are represented on Diodes Incorporated website, harmless against all
damages.
Diodes Incorporated does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.
Should Customers purchase or use Diodes Incorporated products for any unintended or unauthorized application, Customers shall indemnify and hold Diodes Incorporated and its
representatives harmless against all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such
unintended or unauthorized application.
Products described herein may be covered by one or more United States, international or foreign patents pending. Product names and markings noted herein may also be covered by one
or more United States, international or foreign trademarks.
This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released
by Diodes Incorporated.
                                                                                      LIFE SUPPORT
Diodes Incorporated products are specifically not authorized for use as critical components in life support devices or systems without the express written approval of the Chief Executive
Officer of Diodes Incorporated. As used herein:
A. Life support devices or systems are devices or systems which:
      1. are intended to implant into the body, or
2. support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in
significant injury to the user.
B. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the
    failure of the life support device or to affect its safety or effectiveness.
Customers represent that they have all necessary expertise in the safety and regulatory ramifications of their life support devices or systems, and acknowledge and agree that they are
solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of Diodes Incorporated products in such safety-critical, life support
devices or systems, notwithstanding any devices- or systems-related information or support that may be provided by Diodes Incorporated. Further, Customers must fully indemnify
Diodes Incorporated and its representatives against any damages arising out of the use of Diodes Incorporated products in such safety-critical, life support devices or systems.
Copyright © 2016, Diodes Incorporated
www.diodes.com
PI4IOE5V6416                                                                          www.diodes.com                                                                 September 2018
Document Number DS40821 Rev 3-2                                                                  19                                                                   © Diodes Incorporated


Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
Diodes Incorporated:
 PI4IOE5V6416LEX PI4IOE5V6416ZDEX
