m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dF:/FPGA/Project/communicate/2ASK/quartus_prj/simulation/modelsim
T_opt
!s110 1740154351
V=GLK271fYKKG;V0khL;`>1
04 20 4 work tb_double_ask_tx_top fast 0
=1-0058cdcae1d1-67b8a5ef-26-7340
Z1 o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
n@_opt
Z2 OL;O;10.4;61
R0
T_opt1
!s110 1740215024
VDc7QMob]W;OUM[GF=@aoZ2
04 17 4 work tb_top_double_ask fast 0
=1-0058cdcae1d1-67b992f0-35-7268
R1
n@_opt1
R2
vdouble_ask_rx
Z3 !s110 1740215021
!i10b 1
!s100 ?>ML?Y@5>A2M_Eb4M;:hZ3
I2oJ`j9>01[`?6[jh;X2lU0
Z4 VDg1SIo80bB@j0V0VzS_@n1
R0
w1740214359
8F:/FPGA/Project/communicate/2ASK/rtl/double_ask_rx.v
FF:/FPGA/Project/communicate/2ASK/rtl/double_ask_rx.v
L0 1
Z5 OL;L;10.4;61
r1
!s85 0
31
!s108 1740215021.860000
!s107 F:/FPGA/Project/communicate/2ASK/rtl/double_ask_rx.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+F:/FPGA/Project/communicate/2ASK/rtl|F:/FPGA/Project/communicate/2ASK/rtl/double_ask_rx.v|
!i113 0
Z6 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z7 !s92 -vlog01compat -work work +incdir+F:/FPGA/Project/communicate/2ASK/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
vdouble_ask_tx
Z8 !s110 1740215022
!i10b 1
!s100 0W:[jXMY[BdU>N<5?D]j[2
IKGU8oY2ieC_P>@JlaW:^T2
R4
R0
w1740214941
8F:/FPGA/Project/communicate/2ASK/rtl/double_ask_tx.v
FF:/FPGA/Project/communicate/2ASK/rtl/double_ask_tx.v
L0 1
R5
r1
!s85 0
31
!s108 1740215022.139000
!s107 F:/FPGA/Project/communicate/2ASK/rtl/double_ask_tx.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+F:/FPGA/Project/communicate/2ASK/rtl|F:/FPGA/Project/communicate/2ASK/rtl/double_ask_tx.v|
!i113 0
R6
R7
vdouble_ask_tx_top
R8
!i10b 1
!s100 I16Lbo7l09_jKfbJKiX8T2
IQ2WnIE9PcPn0mB:0I?=@93
R4
R0
w1740215014
8F:/FPGA/Project/communicate/2ASK/rtl/double_ask_tx_top.v
FF:/FPGA/Project/communicate/2ASK/rtl/double_ask_tx_top.v
L0 1
R5
r1
!s85 0
31
!s108 1740215022.048000
!s107 F:/FPGA/Project/communicate/2ASK/rtl/double_ask_tx_top.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+F:/FPGA/Project/communicate/2ASK/rtl|F:/FPGA/Project/communicate/2ASK/rtl/double_ask_tx_top.v|
!i113 0
R6
R7
vfull_wave_rectifier
R3
!i10b 1
!s100 ggQmj3aInE<zAUBL?Zl3?1
IWgP6<jh:SG8N5<j:Z;m0j3
R4
R0
w1740206950
8F:/FPGA/Project/communicate/2ASK/rtl/full_wave_rectifier.v
FF:/FPGA/Project/communicate/2ASK/rtl/full_wave_rectifier.v
L0 1
R5
r1
!s85 0
31
!s108 1740215021.953000
!s107 F:/FPGA/Project/communicate/2ASK/rtl/full_wave_rectifier.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+F:/FPGA/Project/communicate/2ASK/rtl|F:/FPGA/Project/communicate/2ASK/rtl/full_wave_rectifier.v|
!i113 0
R6
R7
vsine_lut
R8
!i10b 1
!s100 8aCRCRbUnc>HOWZVXRldo3
I6oC_]]j=KL8Gd`^LLAA[T0
R4
R0
w1740214875
8F:/FPGA/Project/communicate/2ASK/rtl/sine_lut.v
FF:/FPGA/Project/communicate/2ASK/rtl/sine_lut.v
L0 1
R5
r1
!s85 0
31
!s108 1740215022.244000
!s107 F:/FPGA/Project/communicate/2ASK/rtl/sine_lut.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+F:/FPGA/Project/communicate/2ASK/rtl|F:/FPGA/Project/communicate/2ASK/rtl/sine_lut.v|
!i113 0
R6
R7
vtb_top_double_ask
R8
!i10b 1
!s100 [2dBTWSIELiO=m[olJL643
Il?QoRKlXZcbYkPAYC9JO[0
R4
R0
w1740214607
8F:/FPGA/Project/communicate/2ASK/quartus_prj/../sim/tb_top_double_ask.v
FF:/FPGA/Project/communicate/2ASK/quartus_prj/../sim/tb_top_double_ask.v
L0 2
R5
r1
!s85 0
31
!s108 1740215022.365000
!s107 F:/FPGA/Project/communicate/2ASK/quartus_prj/../sim/tb_top_double_ask.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+F:/FPGA/Project/communicate/2ASK/quartus_prj/../sim|F:/FPGA/Project/communicate/2ASK/quartus_prj/../sim/tb_top_double_ask.v|
!i113 0
R6
!s92 -vlog01compat -work work +incdir+F:/FPGA/Project/communicate/2ASK/quartus_prj/../sim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
vtop_double_ask
R3
!i10b 1
!s100 S<LO:DD29jO>JAAO48OS]2
I]@O42om9HVH_5f<SV:DH30
R4
R0
w1740212278
8F:/FPGA/Project/communicate/2ASK/rtl/top_double_ask.v
FF:/FPGA/Project/communicate/2ASK/rtl/top_double_ask.v
L0 1
R5
r1
!s85 0
31
!s108 1740215021.769000
!s107 F:/FPGA/Project/communicate/2ASK/rtl/top_double_ask.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+F:/FPGA/Project/communicate/2ASK/rtl|F:/FPGA/Project/communicate/2ASK/rtl/top_double_ask.v|
!i113 0
R6
R7
