vendor_name = ModelSim
source_file = 1, G:/My Drive/Year 3/Semester 2/ADD/rtl-design-and-verification/05_EC3102_Advanced_Digital_Design/HDL 101/andgate/andgate_tb.v
source_file = 1, G:/My Drive/Year 3/Semester 2/ADD/rtl-design-and-verification/05_EC3102_Advanced_Digital_Design/HDL 101/andgate/db/andgate.cbx.xml
source_file = 1, G:/My Drive/Year 3/Semester 2/ADD/rtl-design-and-verification/05_EC3102_Advanced_Digital_Design/HDL 101/andgate/andgate.v
design_name = andgate
instance = comp, \a~I , a, andgate, 1
instance = comp, \b~I , b, andgate, 1
instance = comp, \c~0 , c~0, andgate, 1
instance = comp, \c~I , c, andgate, 1
