 ==  Bambu executed with: bambu -O2 -finline-functions -fno-omit-frame-pointer -fschedule-insns -fno-split-ivs-in-unroller -fno-tree-sink -funroll-all-loops -I/home/ubuntu/Desktop/SLIDE-x-Repository/SLIDE-x/SLIDE-x-AGGR/RECIPE_DECIMAL/fdct/includes/values_1 --simulate --simulator=VERILATOR --clock-period=5 --device-name=xc7a100t-1csg324-VVD /home/ubuntu/Desktop/SLIDE-x-Repository/SLIDE-x//SLIDE-x-BENCH/RECIPE/fdct/frst.c 


********************************************************************************
                    ____                  _
                   | __ )  __ _ _ __ ___ | |_   _   _
                   |  _ \ / _` | '_ ` _ \| '_ \| | | |
                   | |_) | (_| | | | | | | |_) | |_| |
                   |____/ \__,_|_| |_| |_|_.__/ \__,_|

********************************************************************************
                         High-Level Synthesis Tool

                         Politecnico di Milano - DEIB
                          System Architectures Group
********************************************************************************
                Copyright (C) 2004-2020 Politecnico di Milano
Version: PandA 0.9.7-dev - Revision 151822f6eb6b28b68ef7cde4c7c3c0add185ed9d-panda-0.9.7-dev

Target technology = FPGA
  @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
  The top function inferred from the specification is: main
  @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

  Functions to be synthesized:
    __float64_addif
    __float64_mulif
    fdct
    main


  Memory allocation information:
    BRAM bitsize: 32
    Spec may not exploit DATA bus width
    All the data have a known address
    Internal data may be accessed
    DATA bus bitsize: 64
    ADDRESS bus bitsize: 12
    SIZE bus bitsize: 7
    ALL pointers have been resolved
    Internally allocated memory (no private memories): 2048
    Internally allocated memory: 2560
  Time to perform memory allocation: 0.00 seconds


  Module allocation information for function __float64_addif:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.83 seconds


  Module allocation information for function __float64_mulif:
    Number of complex operations: 12
    Number of complex operations: 12
  Time to perform module allocation: 0.30 seconds


  Scheduling Information of function __float64_addif:
    Number of control steps: 14
    Minimum slack: 0.042599993000033476
    Estimated max frequency (MHz): 201.71864255213947
  Time to perform scheduling: 0.77 seconds


  State Transition Graph Information of function __float64_addif:
    Number of states: 13
    Minimum number of cycles: 13
    Maximum number of cycles 13
    Parameters are registered
    Done port is registered
  Time to perform creation of STG: 0.05 seconds


  Scheduling Information of function __float64_mulif:
    Number of control steps: 12
    Minimum slack: 0.11469999800000796
    Estimated max frequency (MHz): 204.69571972869838
  Time to perform scheduling: 0.08 seconds


  State Transition Graph Information of function __float64_mulif:
    Number of states: 11
    Minimum number of cycles: 10
    Maximum number of cycles 10
    Parameters are registered
    Done port is registered
  Time to perform creation of STG: 0.01 seconds


  Easy binding information for function __float64_addif:
    Bound operations:232/409
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function __float64_mulif:
    Bound operations:88/132
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function __float64_addif:
    Number of storage values inserted: 122
  Time to compute storage value information: 0.00 seconds


  Register binding information for function __float64_addif:
    Register allocation algorithm obtains a sub-optimal result: 116 registers(LB:70)
  Time to perform register binding: 0.03 seconds


  Register binding information for function __float64_addif:
    Register allocation algorithm obtains a sub-optimal result: 122 registers(LB:70)
  Time to perform register binding: 0.03 seconds


  Module binding information for function __float64_addif:
    Number of modules instantiated: 409
    Number of possible conflicts for possible false paths introduced by resource sharing: 306
    Estimated resources area (no Muxes and address logic): 4758
    Estimated area of MUX21: 0
    Total estimated area: 4758
    Estimated number of DSPs: 0
    Slack computed in 0.01 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.03 seconds
    Clique covering computation completed in 0.03 seconds
  Time to perform module binding: 0.08 seconds


  Storage Value Information of function __float64_mulif:
    Number of storage values inserted: 29
  Time to compute storage value information: 0.00 seconds


  Register binding information for function __float64_mulif:
    Register allocation algorithm obtains a sub-optimal result: 28 registers(LB:13)
  Time to perform register binding: 0.00 seconds


  Register binding information for function __float64_mulif:
    Register allocation algorithm obtains a sub-optimal result: 29 registers(LB:13)
  Time to perform register binding: 0.00 seconds


  Module binding information for function __float64_mulif:
    Number of modules instantiated: 132
    Number of possible conflicts for possible false paths introduced by resource sharing: 11
    Estimated resources area (no Muxes and address logic): 1319
    Estimated area of MUX21: 0
    Total estimated area: 1319
    Estimated number of DSPs: 12
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.00 seconds
    Clique covering computation completed in 0.00 seconds
  Time to perform module binding: 0.00 seconds


  Register binding information for function __float64_addif:
    Register allocation algorithm obtains a sub-optimal result: 122 registers(LB:70)
  Time to perform register binding: 0.03 seconds

  Total number of flip-flops in function __float64_addif: 2471

  Register binding information for function __float64_mulif:
    Register allocation algorithm obtains a sub-optimal result: 29 registers(LB:13)
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function __float64_mulif:
    Number of allocated multiplexers (2-to-1 equivalent): 1
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function __float64_mulif: 873

  Module allocation information for function fdct:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.89 seconds


  Scheduling Information of function fdct:
    Number of control steps: 270
    Minimum slack: 1.8873791418627661e-15
    Estimated max frequency (MHz): 200.00000000000009
  Time to perform scheduling: 0.49 seconds


  State Transition Graph Information of function fdct:
    Number of states: 522
    Done port is registered
  Time to perform creation of STG: 0.03 seconds


  Easy binding information for function fdct:
    Bound operations:67/434
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function fdct:
    Number of storage values inserted: 317
  Time to compute storage value information: 0.00 seconds


  Register binding information for function fdct:
    Register allocation algorithm obtains a sub-optimal result: 55 registers(LB:33)
  Time to perform register binding: 1.53 seconds


  Register binding information for function fdct:
    Register allocation algorithm obtains a sub-optimal result: 71 registers(LB:33)
  Time to perform register binding: 2.80 seconds


  Register binding information for function fdct:
    Register allocation algorithm obtains a sub-optimal result: 71 registers(LB:33)
  Time to perform register binding: 2.79 seconds


  Module binding information for function fdct:
    Number of modules instantiated: 154
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 8152
    Estimated area of MUX21: 1181.6666666666665
    Total estimated area: 9333.6666666666661
    Estimated number of DSPs: 0
    Slack computed in 0.01 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 1.61 seconds
    Clique covering computation completed in 6.32 seconds
  Time to perform module binding: 7.96 seconds


  Register binding information for function fdct:
    Register allocation algorithm obtains a sub-optimal result: 71 registers(LB:33)
  Time to perform register binding: 2.79 seconds


  Connection Binding Information for function fdct:
    Number of allocated multiplexers (2-to-1 equivalent): 94
  Time to perform interconnection binding: 0.03 seconds

  Total number of flip-flops in function fdct: 2214

  Module allocation information for function main:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.02 seconds


  Scheduling Information of function main:
    Number of control steps: 4
    Minimum slack: 1.1102230246251565e-16
    Estimated max frequency (MHz): 200
  Time to perform scheduling: 0.00 seconds


  State Transition Graph Information of function main:
    Number of states: 3
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function main:
    Bound operations:4/4
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function main:
    Number of storage values inserted: 0
  Time to compute storage value information: 0.00 seconds


  Module binding information for function main:
    Number of modules instantiated: 4
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 2000
    Estimated area of MUX21: 0
    Total estimated area: 2000
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
  Time to perform module binding: 0.00 seconds


  Register binding information for function main:
    Register allocation algorithm obtains an optimal result: 0 registers
  Time to perform register binding: 0.00 seconds

  Total number of flip-flops in function main: 0
[0mWarning: XML file "/home/ubuntu/Desktop/SLIDE-x-Repository/SLIDE-x/SLIDE-x-AGGR/RECIPE_DECIMAL/fdct/files/values_1/test.xml" cannot be opened, creating a stub with random values
Warning: Simulation completed but it is not possible to determine if it is correct!
  Total cycles             : 23635 cycles
  Number of executions     : 1
  Average execution        : 23635 cycles
