<?xml version="1.0" encoding="UTF-8"?>
<module root_context_id="vsl: group8 between_blocks schematic vl: auCdl schematic symbol" close_brace="&gt;" hierarchy_delimiter="." name="" open_brace="&lt;" version="1">
    <scope name="ModuleDir">
        <forward>
            <mapping src="vsl: group8 nor schematic vl: auCdl schematic symbol" dst="nor"/>
            <mapping src="vsl: group8 nand schematic vl: auCdl schematic symbol" dst="nand"/>
            <mapping src="vsl: group8 inv schematic vl: auCdl schematic symbol" dst="inv"/>
            <mapping src="vsl: group8 between_blocks schematic vl: auCdl schematic symbol" dst="between_blocks"/>
            <mapping src="vsl: NCSU_TechLib_FreePDK3 pmos auCdl" dst="pmos"/>
            <mapping src="vsl: NCSU_TechLib_FreePDK3 nmos auCdl" dst="nmos"/>
        </forward>
        <reverse>
            <mapping src="nor" dst="vsl: group8 nor schematic vl: auCdl schematic symbol"/>
            <mapping src="nand" dst="vsl: group8 nand schematic vl: auCdl schematic symbol"/>
            <mapping src="inv" dst="vsl: group8 inv schematic vl: auCdl schematic symbol"/>
            <mapping src="between_blocks" dst="vsl: group8 between_blocks schematic vl: auCdl schematic symbol"/>
            <mapping src="pmos" dst="vsl: NCSU_TechLib_FreePDK3 pmos auCdl"/>
            <mapping src="nmos" dst="vsl: NCSU_TechLib_FreePDK3 nmos auCdl"/>
        </reverse>
    </scope>
    <scope name="ModuleName">
        <forward>
            <mapping src="vsl: group8 nor schematic vl: auCdl schematic symbol" dst="nor"/>
            <mapping src="vsl: group8 nand schematic vl: auCdl schematic symbol" dst="nand"/>
            <mapping src="vsl: group8 inv schematic vl: auCdl schematic symbol" dst="inv"/>
            <mapping src="vsl: group8 between_blocks schematic vl: auCdl schematic symbol" dst="between_blocks"/>
            <mapping src="vsl: NCSU_TechLib_FreePDK3 pmos auCdl" dst="pmos"/>
            <mapping src="vsl: NCSU_TechLib_FreePDK3 nmos auCdl" dst="nmos"/>
        </forward>
        <reverse>
            <mapping src="nor" dst="vsl: group8 nor schematic vl: auCdl schematic symbol"/>
            <mapping src="nand" dst="vsl: group8 nand schematic vl: auCdl schematic symbol"/>
            <mapping src="inv" dst="vsl: group8 inv schematic vl: auCdl schematic symbol"/>
            <mapping src="between_blocks" dst="vsl: group8 between_blocks schematic vl: auCdl schematic symbol"/>
            <mapping src="pmos" dst="vsl: NCSU_TechLib_FreePDK3 pmos auCdl"/>
            <mapping src="nmos" dst="vsl: NCSU_TechLib_FreePDK3 nmos auCdl"/>
        </reverse>
    </scope>
    <scope name="Net">
        <forward/>
        <reverse/>
    </scope>
    <scope name="Terminal">
        <forward/>
        <reverse/>
    </scope>
    <root_context version="1">
        <top_cell_view>
            <lib>group8</lib>
            <cell>between_blocks</cell>
            <view>schematic</view>
        </top_cell_view>
        <view_search_list>auCdl schematic symbol</view_search_list>
        <view_stop_list>auCdl</view_stop_list>
    </root_context>
</module>
