|top
CLOCK_50 => CLOCK_50.IN1
KEY[0] => rst.IN1
KEY[1] => ~NO_FANOUT~
KEY[2] => GPU_re.IN1
KEY[3] => ~NO_FANOUT~
SW[0] => GPU_addr[0].DATAA
SW[1] => GPU_addr[1].DATAA
SW[2] => GPU_addr[2].DATAA
SW[3] => GPU_addr[3].DATAA
SW[4] => GPU_addr[4].DATAA
SW[5] => GPU_addr[5].DATAA
SW[6] => GPU_addr[6].DATAA
SW[7] => GPU_addr[7].DATAA
SW[8] => GPU_addr[8].DATAA
SW[9] => GPU_addr[9].DATAA
SW[10] => GPU_addr[10].DATAA
SW[11] => GPU_addr[11].DATAA
SW[12] => GPU_addr[12].DATAA
SW[13] => GPU_addr[13].DATAA
SW[14] => GPU_addr[14].DATAA
SW[15] => GPU_addr[15].DATAA
SW[16] => GPU_addr[16].DATAA
SW[17] => GPU_addr[17].DATAA
SRAM_DQ[0] <> SRAM_DQ[0]
SRAM_DQ[1] <> SRAM_DQ[1]
SRAM_DQ[2] <> SRAM_DQ[2]
SRAM_DQ[3] <> SRAM_DQ[3]
SRAM_DQ[4] <> SRAM_DQ[4]
SRAM_DQ[5] <> SRAM_DQ[5]
SRAM_DQ[6] <> SRAM_DQ[6]
SRAM_DQ[7] <> SRAM_DQ[7]
SRAM_DQ[8] <> SRAM_DQ[8]
SRAM_DQ[9] <> SRAM_DQ[9]
SRAM_DQ[10] <> SRAM_DQ[10]
SRAM_DQ[11] <> SRAM_DQ[11]
SRAM_DQ[12] <> SRAM_DQ[12]
SRAM_DQ[13] <> SRAM_DQ[13]
SRAM_DQ[14] <> SRAM_DQ[14]
SRAM_DQ[15] <> SRAM_DQ[15]
VGA_HS <= display_out:dc.VGA_HS
VGA_VS <= display_out:dc.VGA_VS
VGA_BLANK_N <= display_out:dc.VGA_BLANK_N
VGA_SYNC_N <= display_out:dc.VGA_SYNC_N
VGA_CLK <= display_out:dc.VGA_CLK
VGA_R[0] <= display_out:dc.VGA_R[0]
VGA_R[1] <= display_out:dc.VGA_R[1]
VGA_R[2] <= display_out:dc.VGA_R[2]
VGA_R[3] <= display_out:dc.VGA_R[3]
VGA_R[4] <= display_out:dc.VGA_R[4]
VGA_R[5] <= display_out:dc.VGA_R[5]
VGA_R[6] <= display_out:dc.VGA_R[6]
VGA_R[7] <= display_out:dc.VGA_R[7]
VGA_G[0] <= display_out:dc.VGA_G[0]
VGA_G[1] <= display_out:dc.VGA_G[1]
VGA_G[2] <= display_out:dc.VGA_G[2]
VGA_G[3] <= display_out:dc.VGA_G[3]
VGA_G[4] <= display_out:dc.VGA_G[4]
VGA_G[5] <= display_out:dc.VGA_G[5]
VGA_G[6] <= display_out:dc.VGA_G[6]
VGA_G[7] <= display_out:dc.VGA_G[7]
VGA_B[0] <= display_out:dc.VGA_B[0]
VGA_B[1] <= display_out:dc.VGA_B[1]
VGA_B[2] <= display_out:dc.VGA_B[2]
VGA_B[3] <= display_out:dc.VGA_B[3]
VGA_B[4] <= display_out:dc.VGA_B[4]
VGA_B[5] <= display_out:dc.VGA_B[5]
VGA_B[6] <= display_out:dc.VGA_B[6]
VGA_B[7] <= display_out:dc.VGA_B[7]
LEDR[0] <= vram_control:vc.GPU_data_out[0]
LEDR[1] <= vram_control:vc.GPU_data_out[1]
LEDR[2] <= vram_control:vc.GPU_data_out[2]
LEDR[3] <= vram_control:vc.GPU_data_out[3]
LEDR[4] <= vram_control:vc.GPU_data_out[4]
LEDR[5] <= vram_control:vc.GPU_data_out[5]
LEDR[6] <= vram_control:vc.GPU_data_out[6]
LEDR[7] <= vram_control:vc.GPU_data_out[7]
LEDR[8] <= vram_control:vc.GPU_data_out[8]
LEDR[9] <= vram_control:vc.GPU_data_out[9]
LEDR[10] <= vram_control:vc.GPU_data_out[10]
LEDR[11] <= vram_control:vc.GPU_data_out[11]
LEDR[12] <= vram_control:vc.GPU_data_out[12]
LEDR[13] <= vram_control:vc.GPU_data_out[13]
LEDR[14] <= vram_control:vc.GPU_data_out[14]
LEDR[15] <= vram_control:vc.GPU_data_out[15]
LEDR[16] <= <GND>
LEDR[17] <= <GND>
SRAM_CE_N <= vram_control:vc.SRAM_CE_N
SRAM_OE_N <= vram_control:vc.SRAM_OE_N
SRAM_WE_N <= vram_control:vc.SRAM_WE_N
SRAM_LB_N <= vram_control:vc.SRAM_LB_N
SRAM_UB_N <= vram_control:vc.SRAM_UB_N
SRAM_ADDR[0] <= vram_control:vc.SRAM_ADDR[0]
SRAM_ADDR[1] <= vram_control:vc.SRAM_ADDR[1]
SRAM_ADDR[2] <= vram_control:vc.SRAM_ADDR[2]
SRAM_ADDR[3] <= vram_control:vc.SRAM_ADDR[3]
SRAM_ADDR[4] <= vram_control:vc.SRAM_ADDR[4]
SRAM_ADDR[5] <= vram_control:vc.SRAM_ADDR[5]
SRAM_ADDR[6] <= vram_control:vc.SRAM_ADDR[6]
SRAM_ADDR[7] <= vram_control:vc.SRAM_ADDR[7]
SRAM_ADDR[8] <= vram_control:vc.SRAM_ADDR[8]
SRAM_ADDR[9] <= vram_control:vc.SRAM_ADDR[9]
SRAM_ADDR[10] <= vram_control:vc.SRAM_ADDR[10]
SRAM_ADDR[11] <= vram_control:vc.SRAM_ADDR[11]
SRAM_ADDR[12] <= vram_control:vc.SRAM_ADDR[12]
SRAM_ADDR[13] <= vram_control:vc.SRAM_ADDR[13]
SRAM_ADDR[14] <= vram_control:vc.SRAM_ADDR[14]
SRAM_ADDR[15] <= vram_control:vc.SRAM_ADDR[15]
SRAM_ADDR[16] <= vram_control:vc.SRAM_ADDR[16]
SRAM_ADDR[17] <= vram_control:vc.SRAM_ADDR[17]
SRAM_ADDR[18] <= vram_control:vc.SRAM_ADDR[18]
SRAM_ADDR[19] <= vram_control:vc.SRAM_ADDR[19]


|top|vram_control:vc
clk_100MHz => count_24[0].CLK
clk_100MHz => count_24[1].CLK
clk_100MHz => GPU_en~reg0.CLK
clk_100MHz => VGA_data_hold[0].CLK
clk_100MHz => VGA_data_hold[1].CLK
clk_100MHz => VGA_data_hold[2].CLK
clk_100MHz => VGA_data_hold[3].CLK
clk_100MHz => VGA_data_hold[4].CLK
clk_100MHz => VGA_data_hold[5].CLK
clk_100MHz => VGA_data_hold[6].CLK
clk_100MHz => VGA_data_hold[7].CLK
clk_100MHz => VGA_data_hold[8].CLK
clk_100MHz => VGA_data_hold[9].CLK
clk_100MHz => VGA_data_hold[10].CLK
clk_100MHz => VGA_data_hold[11].CLK
clk_100MHz => VGA_data_hold[12].CLK
clk_100MHz => VGA_data_hold[13].CLK
clk_100MHz => VGA_data_hold[14].CLK
clk_100MHz => VGA_data_hold[15].CLK
clk_100MHz => VGA_data_hold[16].CLK
clk_100MHz => VGA_data_hold[17].CLK
clk_100MHz => VGA_data_hold[18].CLK
clk_100MHz => VGA_data_hold[19].CLK
clk_100MHz => VGA_data_hold[20].CLK
clk_100MHz => VGA_data_hold[21].CLK
clk_100MHz => VGA_data_hold[22].CLK
clk_100MHz => VGA_data_hold[23].CLK
clk_100MHz => VGA_data_hold[24].CLK
clk_100MHz => VGA_data_hold[25].CLK
clk_100MHz => VGA_data_hold[26].CLK
clk_100MHz => VGA_data_hold[27].CLK
clk_100MHz => VGA_data_hold[28].CLK
clk_100MHz => VGA_data_hold[29].CLK
clk_100MHz => VGA_data_hold[30].CLK
clk_100MHz => VGA_data_hold[31].CLK
clk_100MHz => GPU_data_out[0]~reg0.CLK
clk_100MHz => GPU_data_out[1]~reg0.CLK
clk_100MHz => GPU_data_out[2]~reg0.CLK
clk_100MHz => GPU_data_out[3]~reg0.CLK
clk_100MHz => GPU_data_out[4]~reg0.CLK
clk_100MHz => GPU_data_out[5]~reg0.CLK
clk_100MHz => GPU_data_out[6]~reg0.CLK
clk_100MHz => GPU_data_out[7]~reg0.CLK
clk_100MHz => GPU_data_out[8]~reg0.CLK
clk_100MHz => GPU_data_out[9]~reg0.CLK
clk_100MHz => GPU_data_out[10]~reg0.CLK
clk_100MHz => GPU_data_out[11]~reg0.CLK
clk_100MHz => GPU_data_out[12]~reg0.CLK
clk_100MHz => GPU_data_out[13]~reg0.CLK
clk_100MHz => GPU_data_out[14]~reg0.CLK
clk_100MHz => GPU_data_out[15]~reg0.CLK
clk_100MHz => counter[0].CLK
clk_100MHz => counter[1].CLK
clk_100MHz => counter[2].CLK
rst => count_24[0].ACLR
rst => count_24[1].ACLR
rst => GPU_en~reg0.PRESET
rst => VGA_data_hold[0].ACLR
rst => VGA_data_hold[1].ACLR
rst => VGA_data_hold[2].ACLR
rst => VGA_data_hold[3].ACLR
rst => VGA_data_hold[4].ACLR
rst => VGA_data_hold[5].ACLR
rst => VGA_data_hold[6].ACLR
rst => VGA_data_hold[7].ACLR
rst => VGA_data_hold[8].ACLR
rst => VGA_data_hold[9].ACLR
rst => VGA_data_hold[10].ACLR
rst => VGA_data_hold[11].ACLR
rst => VGA_data_hold[12].ACLR
rst => VGA_data_hold[13].ACLR
rst => VGA_data_hold[14].ACLR
rst => VGA_data_hold[15].ACLR
rst => VGA_data_hold[16].ACLR
rst => VGA_data_hold[17].ACLR
rst => VGA_data_hold[18].ACLR
rst => VGA_data_hold[19].ACLR
rst => VGA_data_hold[20].ACLR
rst => VGA_data_hold[21].ACLR
rst => VGA_data_hold[22].ACLR
rst => VGA_data_hold[23].ACLR
rst => VGA_data_hold[24].ACLR
rst => VGA_data_hold[25].ACLR
rst => VGA_data_hold[26].ACLR
rst => VGA_data_hold[27].ACLR
rst => VGA_data_hold[28].ACLR
rst => VGA_data_hold[29].ACLR
rst => VGA_data_hold[30].ACLR
rst => VGA_data_hold[31].ACLR
rst => GPU_data_out[0]~reg0.ACLR
rst => GPU_data_out[1]~reg0.ACLR
rst => GPU_data_out[2]~reg0.ACLR
rst => GPU_data_out[3]~reg0.ACLR
rst => GPU_data_out[4]~reg0.ACLR
rst => GPU_data_out[5]~reg0.ACLR
rst => GPU_data_out[6]~reg0.ACLR
rst => GPU_data_out[7]~reg0.ACLR
rst => GPU_data_out[8]~reg0.ACLR
rst => GPU_data_out[9]~reg0.ACLR
rst => GPU_data_out[10]~reg0.ACLR
rst => GPU_data_out[11]~reg0.ACLR
rst => GPU_data_out[12]~reg0.ACLR
rst => GPU_data_out[13]~reg0.ACLR
rst => GPU_data_out[14]~reg0.ACLR
rst => GPU_data_out[15]~reg0.ACLR
rst => counter[0].ACLR
rst => counter[1].ACLR
rst => counter[2].ACLR
color_mode => VGA_data.OUTPUTSELECT
color_mode => VGA_data.OUTPUTSELECT
color_mode => VGA_data.OUTPUTSELECT
color_mode => VGA_data.OUTPUTSELECT
color_mode => VGA_data.OUTPUTSELECT
color_mode => VGA_data.OUTPUTSELECT
color_mode => VGA_data.OUTPUTSELECT
color_mode => VGA_data.OUTPUTSELECT
color_mode => VGA_data.OUTPUTSELECT
color_mode => VGA_data.OUTPUTSELECT
color_mode => VGA_data.OUTPUTSELECT
color_mode => VGA_data.OUTPUTSELECT
color_mode => VGA_data.OUTPUTSELECT
color_mode => VGA_data.OUTPUTSELECT
color_mode => VGA_data.OUTPUTSELECT
color_mode => VGA_data.OUTPUTSELECT
color_mode => VGA_data.OUTPUTSELECT
color_mode => VGA_data.OUTPUTSELECT
color_mode => VGA_data.OUTPUTSELECT
color_mode => VGA_data.OUTPUTSELECT
color_mode => VGA_data.OUTPUTSELECT
color_mode => VGA_data.OUTPUTSELECT
color_mode => VGA_data.OUTPUTSELECT
color_mode => VGA_data.OUTPUTSELECT
color_mode => VGA_data_low_ld.OUTPUTSELECT
color_mode => SRAM_ADDR.OUTPUTSELECT
color_mode => SRAM_ADDR.OUTPUTSELECT
color_mode => SRAM_ADDR.OUTPUTSELECT
color_mode => SRAM_ADDR.OUTPUTSELECT
color_mode => SRAM_ADDR.OUTPUTSELECT
color_mode => SRAM_ADDR.OUTPUTSELECT
color_mode => SRAM_ADDR.OUTPUTSELECT
color_mode => SRAM_ADDR.OUTPUTSELECT
color_mode => SRAM_ADDR.OUTPUTSELECT
color_mode => SRAM_ADDR.OUTPUTSELECT
color_mode => count_24_next.OUTPUTSELECT
color_mode => count_24_next.OUTPUTSELECT
color_mode => VGA_data_high_ld.OUTPUTSELECT
GPU_we => SRAM_ADDR.OUTPUTSELECT
GPU_we => SRAM_ADDR.OUTPUTSELECT
GPU_we => SRAM_ADDR.OUTPUTSELECT
GPU_we => SRAM_ADDR.OUTPUTSELECT
GPU_we => SRAM_ADDR.OUTPUTSELECT
GPU_we => SRAM_ADDR.OUTPUTSELECT
GPU_we => SRAM_ADDR.OUTPUTSELECT
GPU_we => SRAM_ADDR.OUTPUTSELECT
GPU_we => SRAM_ADDR.OUTPUTSELECT
GPU_we => SRAM_ADDR.OUTPUTSELECT
GPU_we => SRAM_ADDR.OUTPUTSELECT
GPU_we => SRAM_ADDR.OUTPUTSELECT
GPU_we => SRAM_ADDR.OUTPUTSELECT
GPU_we => SRAM_ADDR.OUTPUTSELECT
GPU_we => SRAM_ADDR.OUTPUTSELECT
GPU_we => SRAM_ADDR.OUTPUTSELECT
GPU_we => SRAM_ADDR.OUTPUTSELECT
GPU_we => SRAM_ADDR.OUTPUTSELECT
GPU_we => SRAM_ADDR.OUTPUTSELECT
GPU_we => sram_dq_out.OUTPUTSELECT
GPU_we => sram_dq_out.OUTPUTSELECT
GPU_we => sram_dq_out.OUTPUTSELECT
GPU_we => sram_dq_out.OUTPUTSELECT
GPU_we => sram_dq_out.OUTPUTSELECT
GPU_we => sram_dq_out.OUTPUTSELECT
GPU_we => sram_dq_out.OUTPUTSELECT
GPU_we => sram_dq_out.OUTPUTSELECT
GPU_we => sram_dq_out.OUTPUTSELECT
GPU_we => sram_dq_out.OUTPUTSELECT
GPU_we => sram_dq_out.OUTPUTSELECT
GPU_we => sram_dq_out.OUTPUTSELECT
GPU_we => sram_dq_out.OUTPUTSELECT
GPU_we => sram_dq_out.OUTPUTSELECT
GPU_we => sram_dq_out.OUTPUTSELECT
GPU_we => sram_dq_out.OUTPUTSELECT
GPU_we => SRAM_WE_N.DATAA
GPU_re => SRAM_ADDR.OUTPUTSELECT
GPU_re => SRAM_ADDR.OUTPUTSELECT
GPU_re => SRAM_ADDR.OUTPUTSELECT
GPU_re => SRAM_ADDR.OUTPUTSELECT
GPU_re => SRAM_ADDR.OUTPUTSELECT
GPU_re => SRAM_ADDR.OUTPUTSELECT
GPU_re => SRAM_ADDR.OUTPUTSELECT
GPU_re => SRAM_ADDR.OUTPUTSELECT
GPU_re => SRAM_ADDR.OUTPUTSELECT
GPU_re => SRAM_ADDR.OUTPUTSELECT
GPU_re => SRAM_ADDR.OUTPUTSELECT
GPU_re => SRAM_ADDR.OUTPUTSELECT
GPU_re => SRAM_ADDR.OUTPUTSELECT
GPU_re => SRAM_ADDR.OUTPUTSELECT
GPU_re => SRAM_ADDR.OUTPUTSELECT
GPU_re => SRAM_ADDR.OUTPUTSELECT
GPU_re => SRAM_ADDR.OUTPUTSELECT
GPU_re => SRAM_ADDR.OUTPUTSELECT
GPU_re => SRAM_ADDR.OUTPUTSELECT
GPU_re => SRAM_WE_N.OUTPUTSELECT
GPU_re => sram_dq_out.OUTPUTSELECT
GPU_re => sram_dq_out.OUTPUTSELECT
GPU_re => sram_dq_out.OUTPUTSELECT
GPU_re => sram_dq_out.OUTPUTSELECT
GPU_re => sram_dq_out.OUTPUTSELECT
GPU_re => sram_dq_out.OUTPUTSELECT
GPU_re => sram_dq_out.OUTPUTSELECT
GPU_re => sram_dq_out.OUTPUTSELECT
GPU_re => sram_dq_out.OUTPUTSELECT
GPU_re => sram_dq_out.OUTPUTSELECT
GPU_re => sram_dq_out.OUTPUTSELECT
GPU_re => sram_dq_out.OUTPUTSELECT
GPU_re => sram_dq_out.OUTPUTSELECT
GPU_re => sram_dq_out.OUTPUTSELECT
GPU_re => sram_dq_out.OUTPUTSELECT
GPU_re => sram_dq_out.OUTPUTSELECT
GPU_re => Mux0.IN2
GPU_re => Mux0.IN3
GPU_re => Mux20.IN2
GPU_re => Mux20.IN3
VGA_re => VGA_data_low_ld.OUTPUTSELECT
VGA_re => SRAM_ADDR.OUTPUTSELECT
VGA_re => SRAM_ADDR.OUTPUTSELECT
VGA_re => SRAM_ADDR.OUTPUTSELECT
VGA_re => SRAM_ADDR.OUTPUTSELECT
VGA_re => SRAM_ADDR.OUTPUTSELECT
VGA_re => SRAM_ADDR.OUTPUTSELECT
VGA_re => SRAM_ADDR.OUTPUTSELECT
VGA_re => SRAM_ADDR.OUTPUTSELECT
VGA_re => SRAM_ADDR.OUTPUTSELECT
VGA_re => SRAM_ADDR.OUTPUTSELECT
VGA_re => SRAM_ADDR.OUTPUTSELECT
VGA_re => SRAM_ADDR.OUTPUTSELECT
VGA_re => SRAM_ADDR.OUTPUTSELECT
VGA_re => SRAM_ADDR.OUTPUTSELECT
VGA_re => SRAM_ADDR.OUTPUTSELECT
VGA_re => SRAM_ADDR.OUTPUTSELECT
VGA_re => SRAM_ADDR.OUTPUTSELECT
VGA_re => SRAM_ADDR.OUTPUTSELECT
VGA_re => SRAM_ADDR.OUTPUTSELECT
VGA_re => SRAM_OE_N.OUTPUTSELECT
VGA_re => count_24_next[1].OUTPUTSELECT
VGA_re => count_24_next[0].OUTPUTSELECT
VGA_re => VGA_data_high_ld.OUTPUTSELECT
VGA_re => GPU_data_ld.OUTPUTSELECT
VGA_re => SRAM_WE_N.OUTPUTSELECT
VGA_re => sram_dq_out.OUTPUTSELECT
VGA_re => sram_dq_out.OUTPUTSELECT
VGA_re => sram_dq_out.OUTPUTSELECT
VGA_re => sram_dq_out.OUTPUTSELECT
VGA_re => sram_dq_out.OUTPUTSELECT
VGA_re => sram_dq_out.OUTPUTSELECT
VGA_re => sram_dq_out.OUTPUTSELECT
VGA_re => sram_dq_out.OUTPUTSELECT
VGA_re => sram_dq_out.OUTPUTSELECT
VGA_re => sram_dq_out.OUTPUTSELECT
VGA_re => sram_dq_out.OUTPUTSELECT
VGA_re => sram_dq_out.OUTPUTSELECT
VGA_re => sram_dq_out.OUTPUTSELECT
VGA_re => sram_dq_out.OUTPUTSELECT
VGA_re => sram_dq_out.OUTPUTSELECT
VGA_re => sram_dq_out.OUTPUTSELECT
VGA_ctrl => always5.IN1
VGA_ctrl => GPU_en_next.OUTPUTSELECT
x_tl[0] => ~NO_FANOUT~
x_tl[1] => ~NO_FANOUT~
x_tl[2] => ~NO_FANOUT~
x_tl[3] => ~NO_FANOUT~
x_tl[4] => ~NO_FANOUT~
x_tl[5] => ~NO_FANOUT~
x_tl[6] => ~NO_FANOUT~
x_tl[7] => ~NO_FANOUT~
x_tl[8] => ~NO_FANOUT~
x_tl[9] => ~NO_FANOUT~
y_tl[0] => ~NO_FANOUT~
y_tl[1] => ~NO_FANOUT~
y_tl[2] => ~NO_FANOUT~
y_tl[3] => ~NO_FANOUT~
y_tl[4] => ~NO_FANOUT~
y_tl[5] => ~NO_FANOUT~
y_tl[6] => ~NO_FANOUT~
y_tl[7] => ~NO_FANOUT~
y_tl[8] => ~NO_FANOUT~
y_tl[9] => ~NO_FANOUT~
dis_w[0] => ~NO_FANOUT~
dis_w[1] => ~NO_FANOUT~
dis_w[2] => ~NO_FANOUT~
dis_w[3] => ~NO_FANOUT~
dis_w[4] => ~NO_FANOUT~
dis_w[5] => ~NO_FANOUT~
dis_w[6] => ~NO_FANOUT~
dis_w[7] => ~NO_FANOUT~
dis_w[8] => ~NO_FANOUT~
dis_w[9] => ~NO_FANOUT~
GPU_addr[0] => SRAM_ADDR.DATAB
GPU_addr[0] => SRAM_ADDR.DATAB
GPU_addr[1] => SRAM_ADDR.DATAB
GPU_addr[1] => SRAM_ADDR.DATAB
GPU_addr[2] => SRAM_ADDR.DATAB
GPU_addr[2] => SRAM_ADDR.DATAB
GPU_addr[3] => SRAM_ADDR.DATAB
GPU_addr[3] => SRAM_ADDR.DATAB
GPU_addr[4] => SRAM_ADDR.DATAB
GPU_addr[4] => SRAM_ADDR.DATAB
GPU_addr[5] => SRAM_ADDR.DATAB
GPU_addr[5] => SRAM_ADDR.DATAB
GPU_addr[6] => SRAM_ADDR.DATAB
GPU_addr[6] => SRAM_ADDR.DATAB
GPU_addr[7] => SRAM_ADDR.DATAB
GPU_addr[7] => SRAM_ADDR.DATAB
GPU_addr[8] => SRAM_ADDR.DATAB
GPU_addr[8] => SRAM_ADDR.DATAB
GPU_addr[9] => SRAM_ADDR.DATAB
GPU_addr[9] => SRAM_ADDR.DATAB
GPU_addr[10] => SRAM_ADDR.DATAB
GPU_addr[10] => SRAM_ADDR.DATAB
GPU_addr[11] => SRAM_ADDR.DATAB
GPU_addr[11] => SRAM_ADDR.DATAB
GPU_addr[12] => SRAM_ADDR.DATAB
GPU_addr[12] => SRAM_ADDR.DATAB
GPU_addr[13] => SRAM_ADDR.DATAB
GPU_addr[13] => SRAM_ADDR.DATAB
GPU_addr[14] => SRAM_ADDR.DATAB
GPU_addr[14] => SRAM_ADDR.DATAB
GPU_addr[15] => SRAM_ADDR.DATAB
GPU_addr[15] => SRAM_ADDR.DATAB
GPU_addr[16] => SRAM_ADDR.DATAB
GPU_addr[16] => SRAM_ADDR.DATAB
GPU_addr[17] => SRAM_ADDR.DATAB
GPU_addr[17] => SRAM_ADDR.DATAB
GPU_addr[18] => SRAM_ADDR.DATAB
GPU_addr[18] => SRAM_ADDR.DATAB
VGA_addr[0] => VGA_data.OUTPUTSELECT
VGA_addr[0] => VGA_data.OUTPUTSELECT
VGA_addr[0] => VGA_data.OUTPUTSELECT
VGA_addr[0] => VGA_data.OUTPUTSELECT
VGA_addr[0] => VGA_data.OUTPUTSELECT
VGA_addr[0] => VGA_data.OUTPUTSELECT
VGA_addr[0] => VGA_data.OUTPUTSELECT
VGA_addr[0] => VGA_data.OUTPUTSELECT
VGA_addr[0] => VGA_data.OUTPUTSELECT
VGA_addr[0] => VGA_data.OUTPUTSELECT
VGA_addr[0] => VGA_data.OUTPUTSELECT
VGA_addr[0] => VGA_data.OUTPUTSELECT
VGA_addr[0] => VGA_data.OUTPUTSELECT
VGA_addr[0] => VGA_data.OUTPUTSELECT
VGA_addr[0] => VGA_data.OUTPUTSELECT
VGA_addr[0] => VGA_data.OUTPUTSELECT
VGA_addr[0] => VGA_data.OUTPUTSELECT
VGA_addr[0] => VGA_data.OUTPUTSELECT
VGA_addr[0] => VGA_data.OUTPUTSELECT
VGA_addr[0] => VGA_data.OUTPUTSELECT
VGA_addr[0] => VGA_data.OUTPUTSELECT
VGA_addr[0] => VGA_data.OUTPUTSELECT
VGA_addr[0] => VGA_data.OUTPUTSELECT
VGA_addr[0] => VGA_data.OUTPUTSELECT
VGA_addr[0] => Add2.IN20
VGA_addr[0] => SRAM_ADDR.DATAB
VGA_addr[1] => Add2.IN18
VGA_addr[1] => Add2.IN19
VGA_addr[1] => SRAM_ADDR.DATAB
VGA_addr[2] => Add2.IN16
VGA_addr[2] => Add2.IN17
VGA_addr[2] => SRAM_ADDR.DATAB
VGA_addr[3] => Add2.IN14
VGA_addr[3] => Add2.IN15
VGA_addr[3] => SRAM_ADDR.DATAB
VGA_addr[4] => Add2.IN12
VGA_addr[4] => Add2.IN13
VGA_addr[4] => SRAM_ADDR.DATAB
VGA_addr[5] => Add2.IN10
VGA_addr[5] => Add2.IN11
VGA_addr[5] => SRAM_ADDR.DATAB
VGA_addr[6] => Add2.IN8
VGA_addr[6] => Add2.IN9
VGA_addr[6] => SRAM_ADDR.DATAB
VGA_addr[7] => Add2.IN6
VGA_addr[7] => Add2.IN7
VGA_addr[7] => SRAM_ADDR.DATAB
VGA_addr[8] => Add2.IN4
VGA_addr[8] => Add2.IN5
VGA_addr[8] => SRAM_ADDR.DATAB
VGA_addr[9] => Add2.IN2
VGA_addr[9] => Add2.IN3
VGA_addr[9] => SRAM_ADDR.DATAB
VGA_addr[10] => SRAM_ADDR.DATAB
VGA_addr[11] => SRAM_ADDR.DATAB
VGA_addr[12] => SRAM_ADDR.DATAB
VGA_addr[13] => SRAM_ADDR.DATAB
VGA_addr[14] => SRAM_ADDR.DATAB
VGA_addr[15] => SRAM_ADDR.DATAB
VGA_addr[16] => SRAM_ADDR.DATAB
VGA_addr[17] => SRAM_ADDR.DATAB
VGA_addr[18] => SRAM_ADDR.DATAB
GPU_data_in[0] => sram_dq_out.DATAB
GPU_data_in[1] => sram_dq_out.DATAB
GPU_data_in[2] => sram_dq_out.DATAB
GPU_data_in[3] => sram_dq_out.DATAB
GPU_data_in[4] => sram_dq_out.DATAB
GPU_data_in[5] => sram_dq_out.DATAB
GPU_data_in[6] => sram_dq_out.DATAB
GPU_data_in[7] => sram_dq_out.DATAB
GPU_data_in[8] => sram_dq_out.DATAB
GPU_data_in[9] => sram_dq_out.DATAB
GPU_data_in[10] => sram_dq_out.DATAB
GPU_data_in[11] => sram_dq_out.DATAB
GPU_data_in[12] => sram_dq_out.DATAB
GPU_data_in[13] => sram_dq_out.DATAB
GPU_data_in[14] => sram_dq_out.DATAB
GPU_data_in[15] => sram_dq_out.DATAB
sram_dq_in[0] => GPU_data_out[0]~reg0.DATAIN
sram_dq_in[0] => VGA_data_hold[16].DATAIN
sram_dq_in[0] => VGA_data_hold[0].DATAIN
sram_dq_in[1] => GPU_data_out[1]~reg0.DATAIN
sram_dq_in[1] => VGA_data_hold[17].DATAIN
sram_dq_in[1] => VGA_data_hold[1].DATAIN
sram_dq_in[2] => GPU_data_out[2]~reg0.DATAIN
sram_dq_in[2] => VGA_data_hold[18].DATAIN
sram_dq_in[2] => VGA_data_hold[2].DATAIN
sram_dq_in[3] => GPU_data_out[3]~reg0.DATAIN
sram_dq_in[3] => VGA_data_hold[19].DATAIN
sram_dq_in[3] => VGA_data_hold[3].DATAIN
sram_dq_in[4] => GPU_data_out[4]~reg0.DATAIN
sram_dq_in[4] => VGA_data_hold[20].DATAIN
sram_dq_in[4] => VGA_data_hold[4].DATAIN
sram_dq_in[5] => GPU_data_out[5]~reg0.DATAIN
sram_dq_in[5] => VGA_data_hold[21].DATAIN
sram_dq_in[5] => VGA_data_hold[5].DATAIN
sram_dq_in[6] => GPU_data_out[6]~reg0.DATAIN
sram_dq_in[6] => VGA_data_hold[22].DATAIN
sram_dq_in[6] => VGA_data_hold[6].DATAIN
sram_dq_in[7] => GPU_data_out[7]~reg0.DATAIN
sram_dq_in[7] => VGA_data_hold[23].DATAIN
sram_dq_in[7] => VGA_data_hold[7].DATAIN
sram_dq_in[8] => GPU_data_out[8]~reg0.DATAIN
sram_dq_in[8] => VGA_data_hold[24].DATAIN
sram_dq_in[8] => VGA_data_hold[8].DATAIN
sram_dq_in[9] => GPU_data_out[9]~reg0.DATAIN
sram_dq_in[9] => VGA_data_hold[25].DATAIN
sram_dq_in[9] => VGA_data_hold[9].DATAIN
sram_dq_in[10] => GPU_data_out[10]~reg0.DATAIN
sram_dq_in[10] => VGA_data_hold[26].DATAIN
sram_dq_in[10] => VGA_data_hold[10].DATAIN
sram_dq_in[11] => GPU_data_out[11]~reg0.DATAIN
sram_dq_in[11] => VGA_data_hold[27].DATAIN
sram_dq_in[11] => VGA_data_hold[11].DATAIN
sram_dq_in[12] => GPU_data_out[12]~reg0.DATAIN
sram_dq_in[12] => VGA_data_hold[28].DATAIN
sram_dq_in[12] => VGA_data_hold[12].DATAIN
sram_dq_in[13] => GPU_data_out[13]~reg0.DATAIN
sram_dq_in[13] => VGA_data_hold[29].DATAIN
sram_dq_in[13] => VGA_data_hold[13].DATAIN
sram_dq_in[14] => GPU_data_out[14]~reg0.DATAIN
sram_dq_in[14] => VGA_data_hold[30].DATAIN
sram_dq_in[14] => VGA_data_hold[14].DATAIN
sram_dq_in[15] => GPU_data_out[15]~reg0.DATAIN
sram_dq_in[15] => VGA_data_hold[31].DATAIN
sram_dq_in[15] => VGA_data_hold[15].DATAIN
sram_dq_out[0] <= sram_dq_out.DB_MAX_OUTPUT_PORT_TYPE
sram_dq_out[1] <= sram_dq_out.DB_MAX_OUTPUT_PORT_TYPE
sram_dq_out[2] <= sram_dq_out.DB_MAX_OUTPUT_PORT_TYPE
sram_dq_out[3] <= sram_dq_out.DB_MAX_OUTPUT_PORT_TYPE
sram_dq_out[4] <= sram_dq_out.DB_MAX_OUTPUT_PORT_TYPE
sram_dq_out[5] <= sram_dq_out.DB_MAX_OUTPUT_PORT_TYPE
sram_dq_out[6] <= sram_dq_out.DB_MAX_OUTPUT_PORT_TYPE
sram_dq_out[7] <= sram_dq_out.DB_MAX_OUTPUT_PORT_TYPE
sram_dq_out[8] <= sram_dq_out.DB_MAX_OUTPUT_PORT_TYPE
sram_dq_out[9] <= sram_dq_out.DB_MAX_OUTPUT_PORT_TYPE
sram_dq_out[10] <= sram_dq_out.DB_MAX_OUTPUT_PORT_TYPE
sram_dq_out[11] <= sram_dq_out.DB_MAX_OUTPUT_PORT_TYPE
sram_dq_out[12] <= sram_dq_out.DB_MAX_OUTPUT_PORT_TYPE
sram_dq_out[13] <= sram_dq_out.DB_MAX_OUTPUT_PORT_TYPE
sram_dq_out[14] <= sram_dq_out.DB_MAX_OUTPUT_PORT_TYPE
sram_dq_out[15] <= sram_dq_out.DB_MAX_OUTPUT_PORT_TYPE
GPU_data_out[0] <= GPU_data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPU_data_out[1] <= GPU_data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPU_data_out[2] <= GPU_data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPU_data_out[3] <= GPU_data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPU_data_out[4] <= GPU_data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPU_data_out[5] <= GPU_data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPU_data_out[6] <= GPU_data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPU_data_out[7] <= GPU_data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPU_data_out[8] <= GPU_data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPU_data_out[9] <= GPU_data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPU_data_out[10] <= GPU_data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPU_data_out[11] <= GPU_data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPU_data_out[12] <= GPU_data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPU_data_out[13] <= GPU_data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPU_data_out[14] <= GPU_data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPU_data_out[15] <= GPU_data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_data[0] <= VGA_data.DB_MAX_OUTPUT_PORT_TYPE
VGA_data[1] <= VGA_data.DB_MAX_OUTPUT_PORT_TYPE
VGA_data[2] <= VGA_data.DB_MAX_OUTPUT_PORT_TYPE
VGA_data[3] <= VGA_data.DB_MAX_OUTPUT_PORT_TYPE
VGA_data[4] <= VGA_data.DB_MAX_OUTPUT_PORT_TYPE
VGA_data[5] <= VGA_data.DB_MAX_OUTPUT_PORT_TYPE
VGA_data[6] <= VGA_data.DB_MAX_OUTPUT_PORT_TYPE
VGA_data[7] <= VGA_data.DB_MAX_OUTPUT_PORT_TYPE
VGA_data[8] <= VGA_data.DB_MAX_OUTPUT_PORT_TYPE
VGA_data[9] <= VGA_data.DB_MAX_OUTPUT_PORT_TYPE
VGA_data[10] <= VGA_data.DB_MAX_OUTPUT_PORT_TYPE
VGA_data[11] <= VGA_data.DB_MAX_OUTPUT_PORT_TYPE
VGA_data[12] <= VGA_data.DB_MAX_OUTPUT_PORT_TYPE
VGA_data[13] <= VGA_data.DB_MAX_OUTPUT_PORT_TYPE
VGA_data[14] <= VGA_data.DB_MAX_OUTPUT_PORT_TYPE
VGA_data[15] <= VGA_data.DB_MAX_OUTPUT_PORT_TYPE
VGA_data[16] <= VGA_data.DB_MAX_OUTPUT_PORT_TYPE
VGA_data[17] <= VGA_data.DB_MAX_OUTPUT_PORT_TYPE
VGA_data[18] <= VGA_data.DB_MAX_OUTPUT_PORT_TYPE
VGA_data[19] <= VGA_data.DB_MAX_OUTPUT_PORT_TYPE
VGA_data[20] <= VGA_data.DB_MAX_OUTPUT_PORT_TYPE
VGA_data[21] <= VGA_data.DB_MAX_OUTPUT_PORT_TYPE
VGA_data[22] <= VGA_data.DB_MAX_OUTPUT_PORT_TYPE
VGA_data[23] <= VGA_data.DB_MAX_OUTPUT_PORT_TYPE
GPU_en <= GPU_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[0] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[1] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[2] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[3] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[4] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[5] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[6] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[7] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[8] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[9] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[10] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[11] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[12] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[13] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[14] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[15] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[16] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[17] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[18] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[19] <= <GND>
SRAM_CE_N <= <GND>
SRAM_OE_N <= SRAM_OE_N.DB_MAX_OUTPUT_PORT_TYPE
SRAM_LB_N <= <GND>
SRAM_UB_N <= <GND>
SRAM_WE_N <= SRAM_WE_N.DB_MAX_OUTPUT_PORT_TYPE


|top|display_out:dc
clk_50MHz => clk_50MHz.IN2
rst => rst.IN1
enable => VGA_R.OUTPUTSELECT
enable => VGA_R.OUTPUTSELECT
enable => VGA_R.OUTPUTSELECT
enable => VGA_R.OUTPUTSELECT
enable => VGA_R.OUTPUTSELECT
enable => VGA_R.OUTPUTSELECT
enable => VGA_R.OUTPUTSELECT
enable => VGA_R.OUTPUTSELECT
enable => VGA_G.OUTPUTSELECT
enable => VGA_G.OUTPUTSELECT
enable => VGA_G.OUTPUTSELECT
enable => VGA_G.OUTPUTSELECT
enable => VGA_G.OUTPUTSELECT
enable => VGA_G.OUTPUTSELECT
enable => VGA_G.OUTPUTSELECT
enable => VGA_G.OUTPUTSELECT
enable => VGA_B.OUTPUTSELECT
enable => VGA_B.OUTPUTSELECT
enable => VGA_B.OUTPUTSELECT
enable => VGA_B.OUTPUTSELECT
enable => VGA_B.OUTPUTSELECT
enable => VGA_B.OUTPUTSELECT
enable => VGA_B.OUTPUTSELECT
enable => VGA_B.OUTPUTSELECT
vram_out[0] => VGA_R.DATAB
vram_out[0] => storing_color_next[0].DATAB
vram_out[1] => VGA_R.DATAB
vram_out[1] => storing_color_next[1].DATAB
vram_out[2] => VGA_R.DATAB
vram_out[2] => storing_color_next[2].DATAB
vram_out[3] => VGA_R.DATAB
vram_out[3] => storing_color_next[3].DATAB
vram_out[4] => VGA_R.DATAB
vram_out[4] => storing_color_next[4].DATAB
vram_out[5] => VGA_R.DATAB
vram_out[5] => storing_color_next[5].DATAB
vram_out[6] => VGA_R.DATAB
vram_out[6] => storing_color_next[6].DATAB
vram_out[7] => VGA_R.DATAB
vram_out[7] => storing_color_next[7].DATAB
vram_out[8] => VGA_G.DATAB
vram_out[8] => storing_color_next[8].DATAB
vram_out[9] => VGA_G.DATAB
vram_out[9] => storing_color_next[9].DATAB
vram_out[10] => VGA_G.DATAB
vram_out[10] => storing_color_next[10].DATAB
vram_out[11] => VGA_G.DATAB
vram_out[11] => storing_color_next[11].DATAB
vram_out[12] => VGA_G.DATAB
vram_out[12] => storing_color_next[12].DATAB
vram_out[13] => VGA_G.DATAB
vram_out[13] => storing_color_next[13].DATAB
vram_out[14] => VGA_G.DATAB
vram_out[14] => storing_color_next[14].DATAB
vram_out[15] => VGA_G.DATAB
vram_out[15] => storing_color_next[15].DATAB
vram_out[16] => VGA_B.DATAB
vram_out[16] => storing_color_next[16].DATAB
vram_out[17] => VGA_B.DATAB
vram_out[17] => storing_color_next[17].DATAB
vram_out[18] => VGA_B.DATAB
vram_out[18] => storing_color_next[18].DATAB
vram_out[19] => VGA_B.DATAB
vram_out[19] => storing_color_next[19].DATAB
vram_out[20] => VGA_B.DATAB
vram_out[20] => storing_color_next[20].DATAB
vram_out[21] => VGA_B.DATAB
vram_out[21] => storing_color_next[21].DATAB
vram_out[22] => VGA_B.DATAB
vram_out[22] => storing_color_next[22].DATAB
vram_out[23] => VGA_B.DATAB
vram_out[23] => storing_color_next[23].DATAB
x_tl[0] => x_tl_hold[0].DATAIN
x_tl[1] => x_tl_hold[1].DATAIN
x_tl[2] => x_tl_hold[2].DATAIN
x_tl[3] => x_tl_hold[3].DATAIN
x_tl[4] => x_tl_hold[4].DATAIN
x_tl[5] => x_tl_hold[5].DATAIN
x_tl[6] => x_tl_hold[6].DATAIN
x_tl[7] => x_tl_hold[7].DATAIN
x_tl[8] => x_tl_hold[8].DATAIN
x_tl[9] => x_tl_hold[9].DATAIN
y_tl[0] => y_tl_hold[0].DATAIN
y_tl[1] => y_tl_hold[1].DATAIN
y_tl[2] => y_tl_hold[2].DATAIN
y_tl[3] => y_tl_hold[3].DATAIN
y_tl[4] => y_tl_hold[4].DATAIN
y_tl[5] => y_tl_hold[5].DATAIN
y_tl[6] => y_tl_hold[6].DATAIN
y_tl[7] => y_tl_hold[7].DATAIN
y_tl[8] => y_tl_hold[8].DATAIN
y_tl[9] => y_tl_hold[9].DATAIN
dis_w[0] => dis_w_hold[0].DATAIN
dis_w[1] => dis_w_hold[1].DATAIN
dis_w[2] => dis_w_hold[2].DATAIN
dis_w[3] => dis_w_hold[3].DATAIN
dis_w[4] => dis_w_hold[4].DATAIN
dis_w[5] => dis_w_hold[5].DATAIN
dis_w[6] => dis_w_hold[6].DATAIN
dis_w[7] => dis_w_hold[7].DATAIN
dis_w[8] => dis_w_hold[8].DATAIN
dis_w[9] => dis_w_hold[9].DATAIN
dis_h[0] => dis_h_hold[0].DATAIN
dis_h[1] => dis_h_hold[1].DATAIN
dis_h[2] => dis_h_hold[2].DATAIN
dis_h[3] => dis_h_hold[3].DATAIN
dis_h[4] => dis_h_hold[4].DATAIN
dis_h[5] => dis_h_hold[5].DATAIN
dis_h[6] => dis_h_hold[6].DATAIN
dis_h[7] => dis_h_hold[7].DATAIN
dis_h[8] => dis_h_hold[8].DATAIN
dis_h[9] => dis_h_hold[9].DATAIN
vram_xy[0] <= vram_xy.DB_MAX_OUTPUT_PORT_TYPE
vram_xy[1] <= vram_xy.DB_MAX_OUTPUT_PORT_TYPE
vram_xy[2] <= vram_xy.DB_MAX_OUTPUT_PORT_TYPE
vram_xy[3] <= vram_xy.DB_MAX_OUTPUT_PORT_TYPE
vram_xy[4] <= vram_xy.DB_MAX_OUTPUT_PORT_TYPE
vram_xy[5] <= vram_xy.DB_MAX_OUTPUT_PORT_TYPE
vram_xy[6] <= vram_xy.DB_MAX_OUTPUT_PORT_TYPE
vram_xy[7] <= vram_xy.DB_MAX_OUTPUT_PORT_TYPE
vram_xy[8] <= vram_xy.DB_MAX_OUTPUT_PORT_TYPE
vram_xy[9] <= vram_xy.DB_MAX_OUTPUT_PORT_TYPE
vram_xy[10] <= vram_xy.DB_MAX_OUTPUT_PORT_TYPE
vram_xy[11] <= vram_xy.DB_MAX_OUTPUT_PORT_TYPE
vram_xy[12] <= vram_xy.DB_MAX_OUTPUT_PORT_TYPE
vram_xy[13] <= vram_xy.DB_MAX_OUTPUT_PORT_TYPE
vram_xy[14] <= vram_xy.DB_MAX_OUTPUT_PORT_TYPE
vram_xy[15] <= vram_xy.DB_MAX_OUTPUT_PORT_TYPE
vram_xy[16] <= vram_xy.DB_MAX_OUTPUT_PORT_TYPE
vram_xy[17] <= vram_xy.DB_MAX_OUTPUT_PORT_TYPE
vram_xy[18] <= vram_xy.DB_MAX_OUTPUT_PORT_TYPE
vram_re <= always1.DB_MAX_OUTPUT_PORT_TYPE
blk <= blk.DB_MAX_OUTPUT_PORT_TYPE
vram_ctrl <= vram_ctrl.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[0] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[4] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[5] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[6] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[7] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[4] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[5] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[6] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[7] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[4] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[5] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[6] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[7] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= vga:v.HS
VGA_VS <= vga:v.VS
VGA_CLK <= clk_50MHz.DB_MAX_OUTPUT_PORT_TYPE
VGA_BLANK_N <= blk.DB_MAX_OUTPUT_PORT_TYPE
VGA_SYNC_N <= <GND>


|top|display_out:dc|vga:v
CLOCK_50 => CLOCK_50.IN2
reset => reset.IN2
HS <= HS.DB_MAX_OUTPUT_PORT_TYPE
VS <= VS.DB_MAX_OUTPUT_PORT_TYPE
v_blank <= LessThan3.DB_MAX_OUTPUT_PORT_TYPE
h_blank <= LessThan8.DB_MAX_OUTPUT_PORT_TYPE
col_porch <= LessThan5.DB_MAX_OUTPUT_PORT_TYPE
row[0] <= simple_counter:row_counter.Q
row[1] <= simple_counter:row_counter.Q
row[2] <= simple_counter:row_counter.Q
row[3] <= simple_counter:row_counter.Q
row[4] <= simple_counter:row_counter.Q
row[5] <= simple_counter:row_counter.Q
row[6] <= simple_counter:row_counter.Q
row[7] <= simple_counter:row_counter.Q
row[8] <= simple_counter:row_counter.Q
row[9] <= simple_counter:row_counter.Q
col[0] <= simple_counter:col_counter.Q
col[1] <= simple_counter:col_counter.Q
col[2] <= simple_counter:col_counter.Q
col[3] <= simple_counter:col_counter.Q
col[4] <= simple_counter:col_counter.Q
col[5] <= simple_counter:col_counter.Q
col[6] <= simple_counter:col_counter.Q
col[7] <= simple_counter:col_counter.Q
col[8] <= simple_counter:col_counter.Q
col[9] <= simple_counter:col_counter.Q


|top|display_out:dc|vga:v|simple_counter:row_counter
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
reset => Q[3]~reg0.ACLR
reset => Q[4]~reg0.ACLR
reset => Q[5]~reg0.ACLR
reset => Q[6]~reg0.ACLR
reset => Q[7]~reg0.ACLR
reset => Q[8]~reg0.ACLR
reset => Q[9]~reg0.ACLR
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|display_out:dc|vga:v|simple_counter:col_counter
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
reset => Q[3]~reg0.ACLR
reset => Q[4]~reg0.ACLR
reset => Q[5]~reg0.ACLR
reset => Q[6]~reg0.ACLR
reset => Q[7]~reg0.ACLR
reset => Q[8]~reg0.ACLR
reset => Q[9]~reg0.ACLR
reset => Q[10]~reg0.ACLR
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|display_out:dc|row_hold:rh
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a


|top|display_out:dc|row_hold:rh|altsyncram:altsyncram_component
wren_a => altsyncram_3dh1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_3dh1:auto_generated.data_a[0]
data_a[1] => altsyncram_3dh1:auto_generated.data_a[1]
data_a[2] => altsyncram_3dh1:auto_generated.data_a[2]
data_a[3] => altsyncram_3dh1:auto_generated.data_a[3]
data_a[4] => altsyncram_3dh1:auto_generated.data_a[4]
data_a[5] => altsyncram_3dh1:auto_generated.data_a[5]
data_a[6] => altsyncram_3dh1:auto_generated.data_a[6]
data_a[7] => altsyncram_3dh1:auto_generated.data_a[7]
data_a[8] => altsyncram_3dh1:auto_generated.data_a[8]
data_a[9] => altsyncram_3dh1:auto_generated.data_a[9]
data_a[10] => altsyncram_3dh1:auto_generated.data_a[10]
data_a[11] => altsyncram_3dh1:auto_generated.data_a[11]
data_a[12] => altsyncram_3dh1:auto_generated.data_a[12]
data_a[13] => altsyncram_3dh1:auto_generated.data_a[13]
data_a[14] => altsyncram_3dh1:auto_generated.data_a[14]
data_a[15] => altsyncram_3dh1:auto_generated.data_a[15]
data_a[16] => altsyncram_3dh1:auto_generated.data_a[16]
data_a[17] => altsyncram_3dh1:auto_generated.data_a[17]
data_a[18] => altsyncram_3dh1:auto_generated.data_a[18]
data_a[19] => altsyncram_3dh1:auto_generated.data_a[19]
data_a[20] => altsyncram_3dh1:auto_generated.data_a[20]
data_a[21] => altsyncram_3dh1:auto_generated.data_a[21]
data_a[22] => altsyncram_3dh1:auto_generated.data_a[22]
data_a[23] => altsyncram_3dh1:auto_generated.data_a[23]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_3dh1:auto_generated.address_a[0]
address_a[1] => altsyncram_3dh1:auto_generated.address_a[1]
address_a[2] => altsyncram_3dh1:auto_generated.address_a[2]
address_a[3] => altsyncram_3dh1:auto_generated.address_a[3]
address_a[4] => altsyncram_3dh1:auto_generated.address_a[4]
address_a[5] => altsyncram_3dh1:auto_generated.address_a[5]
address_a[6] => altsyncram_3dh1:auto_generated.address_a[6]
address_a[7] => altsyncram_3dh1:auto_generated.address_a[7]
address_a[8] => altsyncram_3dh1:auto_generated.address_a[8]
address_a[9] => altsyncram_3dh1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_3dh1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_3dh1:auto_generated.q_a[0]
q_a[1] <= altsyncram_3dh1:auto_generated.q_a[1]
q_a[2] <= altsyncram_3dh1:auto_generated.q_a[2]
q_a[3] <= altsyncram_3dh1:auto_generated.q_a[3]
q_a[4] <= altsyncram_3dh1:auto_generated.q_a[4]
q_a[5] <= altsyncram_3dh1:auto_generated.q_a[5]
q_a[6] <= altsyncram_3dh1:auto_generated.q_a[6]
q_a[7] <= altsyncram_3dh1:auto_generated.q_a[7]
q_a[8] <= altsyncram_3dh1:auto_generated.q_a[8]
q_a[9] <= altsyncram_3dh1:auto_generated.q_a[9]
q_a[10] <= altsyncram_3dh1:auto_generated.q_a[10]
q_a[11] <= altsyncram_3dh1:auto_generated.q_a[11]
q_a[12] <= altsyncram_3dh1:auto_generated.q_a[12]
q_a[13] <= altsyncram_3dh1:auto_generated.q_a[13]
q_a[14] <= altsyncram_3dh1:auto_generated.q_a[14]
q_a[15] <= altsyncram_3dh1:auto_generated.q_a[15]
q_a[16] <= altsyncram_3dh1:auto_generated.q_a[16]
q_a[17] <= altsyncram_3dh1:auto_generated.q_a[17]
q_a[18] <= altsyncram_3dh1:auto_generated.q_a[18]
q_a[19] <= altsyncram_3dh1:auto_generated.q_a[19]
q_a[20] <= altsyncram_3dh1:auto_generated.q_a[20]
q_a[21] <= altsyncram_3dh1:auto_generated.q_a[21]
q_a[22] <= altsyncram_3dh1:auto_generated.q_a[22]
q_a[23] <= altsyncram_3dh1:auto_generated.q_a[23]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|display_out:dc|row_hold:rh|altsyncram:altsyncram_component|altsyncram_3dh1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE


|top|pll_psx:pl
areset => areset.IN1
inclk0 => sub_wire6[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|top|pll_psx:pl|altpll:altpll_component
inclk[0] => pll_psx_altpll:auto_generated.inclk[0]
inclk[1] => pll_psx_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll_psx_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll_psx_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|top|pll_psx:pl|altpll:altpll_component|pll_psx_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


