<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>AXI_STREAM_data_generator_AXI4_lite</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">128</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_CLK.ASSOCIATED_BUSIF">M00_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_CLK.ASSOCIATED_RESET">m00_axis_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>interrupt_out</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>INTERRUPT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>interrupt_out</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>SENSITIVITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.INTERRUPT_OUT.SENSITIVITY" spirit:choiceRef="choice_list_99a1d2b9">LEVEL_HIGH</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>AXI_STREAM_data_generator_AXI4_lite_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>644c10b2</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>AXI_STREAM_data_generator_AXI4_lite_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>644c10b2</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>2c00c372</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>849481e8</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>45a2f450</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">8</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">8</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S01_AXIS_TVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S01_AXIS_TDATA</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S01_AXIS_TLAST</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S01_AXIS_TREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>interrupt_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_M00_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXIS TDATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXIS_START_COUNT</spirit:name>
        <spirit:displayName>C M00 AXIS START COUNT</spirit:displayName>
        <spirit:description>Start count is the number of clock cycles the master will wait before initiating/issuing any transaction.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXIS_START_COUNT" spirit:order="4" spirit:minimum="1" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="5" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="6" spirit:rangeType="long">9</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_99a1d2b9</spirit:name>
      <spirit:enumeration>LEVEL_HIGH</spirit:enumeration>
      <spirit:enumeration>LEVEL_LOW</spirit:enumeration>
      <spirit:enumeration>EDGE_RISING</spirit:enumeration>
      <spirit:enumeration>EDGE_FALLING</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/AXI_STREAM_data_generator_AXI4_lite_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/xgen_axistream_32.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/AXI_STREAM_data_generator_AXI4_lite_v1_0_M00_AXIS.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/AXI_STREAM_data_generator_AXI4_lite_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_ab6687cd</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/AXI_STREAM_data_generator_AXI4_lite_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/xgen_axistream_32.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/AXI_STREAM_data_generator_AXI4_lite_v1_0_M00_AXIS.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/AXI_STREAM_data_generator_AXI4_lite_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/AXI_STREAM_data_generator_AXI4_lite_v1_0/data/AXI_STREAM_data_generator_AXI4_lite.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/AXI_STREAM_data_generator_AXI4_lite_v1_0/data/AXI_STREAM_data_generator_AXI4_lite.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/AXI_STREAM_data_generator_AXI4_lite_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/AXI_STREAM_data_generator_AXI4_lite_v1_0/src/AXI_STREAM_data_generator_AXI4_lite.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/AXI_STREAM_data_generator_AXI4_lite_v1_0/src/AXI_STREAM_data_generator_AXI4_lite.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/AXI_STREAM_data_generator_AXI4_lite_v1_0/src/AXI_STREAM_data_generator_AXI4_lite_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/AXI_STREAM_data_generator_AXI4_lite_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_849481e8</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_M00_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXIS TDATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXIS_TDATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_M00_AXIS_TDATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXIS_START_COUNT</spirit:name>
      <spirit:displayName>C M00 AXIS START COUNT</spirit:displayName>
      <spirit:description>Start count is the number of clock cycles the master will wait before initiating/issuing any transaction.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXIS_START_COUNT" spirit:order="4" spirit:minimum="1" spirit:rangeType="long">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="5">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="6" spirit:rangeType="long">9</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="7" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="8" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">AXI_STREAM_data_generator_AXI4_lite_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>AXI_STREAM_data_generator_AXI4_lite_v1.0</xilinx:displayName>
      <xilinx:coreRevision>19</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2022-06-22T21:51:46Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b8b68bd_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b11f9cb_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17723457_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cdf94b9_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bec8c_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f48243a_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@631526cd_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6226b8db_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76fc906b_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23297dc1_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32421700_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24662d24_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@617ec75c_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74a8b09c_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20e18f5d_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f8f9b40_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f241820_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fab9944_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19b5affb_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19f7dcab_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7438aa97_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26209bfb_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f0af1be_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@226e9133_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b0e3e00_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@335b647d_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59d7fdc_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fbec7b1_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@579653e2_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ca50108_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f7dad07_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f5ef455_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3472c3fc_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37e7005d_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38488570_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17a2c120_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11114076_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@577fa2b7_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53b21dc0_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@627573a2_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51fe30a5_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f885de_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cf683c2_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c8ab790_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@490f5d8_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4503f82b_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5023d500_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27a05da8_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4db37eec_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77815a28_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@410cb489_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ecf6980_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21765cd8_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63f93dc6_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6364db83_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2eb6754e_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e80b0d9_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55bf2eef_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bf0d907_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32546204_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@549e3415_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a28faa7_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@eeb50c9_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3931c9bc_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5caace3c_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@620dbb21_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29037bc3_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d72cf7a_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@177d7326_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45262afe_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3148fff3_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a66c022_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61a45485_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c93caeb_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b8745cc_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13ecc394_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@370626c0_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72dc83f7_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56d75675_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@885b8f6_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10ffc4e3_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@394b39e_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d26e05c_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15f676de_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4af896ef_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b6881c2_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10bb06d1_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45c1726a_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78676fae_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58dcd06b_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f1d3147_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5587e700_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bcb2c9f_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c684892_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ea652f2_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2242f58d_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@670c142a_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64f1d206_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54132001_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19b118d8_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5445dcde_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40d5c85a_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31f4ae6_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f640ef0_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f78e661_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30495ed0_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b63ed6_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b01388a_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5701cdc9_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d0dafcd_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45f9511e_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@684b8693_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c6d1b80_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d87c7ef_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7189b93e_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d1d0790_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44e8e539_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53455ab7_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72a24b67_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6109f46c_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d8c13c1_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4225c8b5_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37856caa_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a4a9440_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59634818_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34c9dfb3_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53a87364_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@594e28d6_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a9f738d_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bb1b217_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cbf32ac_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6552a884_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73902d2f_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c265ecd_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@567d942f_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71dcdbbb_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c745759_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@747e200d_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67d599df_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19acf47f_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cf87a1d_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ed53aeb_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ac52edc_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@107a645b_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6875daad_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cc55534_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a0d0d43_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76e6910d_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1da61f61_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fdae932_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51b1b4a1_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e34811a_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30524dec_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@186472d8_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7965d80b_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ddfb62_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f8e100e_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d4cf6bb_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bc0f5b4_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dec6a31_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c6f3dac_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c034f72_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f82faa4_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58592d75_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ebe990f_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79bcebf8_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5caeb882_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@108c4ed9_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@124a705e_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5478772f_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58965e95_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c47f205_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51a6cced_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ec582a8_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47d8e1a0_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2525f953_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42b31879_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13952500_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ce99c46_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bfa5c31_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@144d1084_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3be30220_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@97ecbc6_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a4b971b_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@493e99db_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@486bf382_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48ce2eee_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24d0b9f3_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@554c8a36_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bacf1bc_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53503aee_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32abe250_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38aa8913_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3eb95294_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bcf2916_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5439b4b6_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7219ab24_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28c19a6b_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dce922a_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b3af73d_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2388eb10_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b358149_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bc77dc4_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cf3c2fe_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21e873d_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1091954a_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@699fc506_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19f76456_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71a4d8c9_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e9bcce3_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e8d5456_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65b8820c_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@458b7427_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62955c41_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@111a9682_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e592be5_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cf6a202_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59661d5c_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c0dd165_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@213bfcdb_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4428678b_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15b25bc8_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ae80c45_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49b813cd_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4eeed833_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b797a53_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1920731f_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4307a79_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69346435_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13c65f5d_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2727dacf_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f1dac41_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76f65dea_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@515acad2_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d74a21c_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@603ef257_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9a0ad87_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f6e97f8_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17e72bb2_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a320fc4_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c3e788a_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e44fd83_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@398bbd23_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28d75ef8_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8ae5b_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3415692d_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25c4a635_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fbca8c5_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29690d24_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57ed17c0_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fc1dd4c_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4527646f_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49415119_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ec13a1c_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@399bebbf_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71cf56ee_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@365bb11f_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@797ea812_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@320f7139_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a452336_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51296f5a_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2de3d5ea_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@254f4eaf_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48a82f6e_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e31cad6_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2158b59a_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47bbc181_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70342b7d_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3216e731_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73b8d6ee_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cf1d7c4_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@641fc5ef_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5600877c_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@770f3ddd_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@539b4b4a_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fbe20b3_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c484f58_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42862f0c_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4be70ab5_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@595a7506_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@119b2175_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39fd6bca_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@410da44_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ac199d_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ac7331a_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57b99aec_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41c45611_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ddde20_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78299521_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ea3fff2_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3661f1f1_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e239e71_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ebce6a8_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18507a87_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5513f528_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8383a16_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14e464d2_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@667141af_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@489a3c34_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@278cac78_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d5673bb_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@296aad7e_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18f32d53_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bcdcf1b_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@169027e6_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@364f0e88_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f49e944_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a05f7fb_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e536665_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6797317d_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61c63cdf_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2741b75d_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@235414f0_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@448291a3_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1090062e_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@669a6ee5_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d9e69a6_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a36c2b1_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c3cabf6_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69519b83_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e52bcc3_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b368165_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41ec6e71_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72fbe088_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3467669d_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a962a11_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3992f9d6_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c1d58b2_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@613c6225_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71e53072_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1796c127_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24ecd4ed_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7436ed60_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c4cb754_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7baade5e_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ad359b_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5010e749_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27787372_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3da140ce_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15e49f70_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e70b37c_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@391d7906_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35518da1_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@757287b6_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ade9ee8_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3efdf690_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23e501bc_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14ccd2e2_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9ca7edd_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60414b2b_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48882ec_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29f9374c_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48d64d5e_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65ebcc98_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18bc95f0_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76eb913b_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1470e3c5_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25456a18_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ae61d48_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21b4866_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58a401ab_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cf9ea7c_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53bf25a1_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ee7169_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e17566b_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b3a3b43_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5060a64_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a7040cf_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ad3c2fa_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39c9edea_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b403367_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@260b2637_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5eedbdb6_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c507ec4_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75721286_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2213551c_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60756cc1_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34c87f72_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@780a3ab2_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6867b9d0_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12d94de9_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15be377a_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33cc67f_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@329f38a0_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d59b600_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e68c9e8_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29f06abe_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6adb302c_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72e960ed_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74c6ff9d_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@133e8e66_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b4270b9_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e2b1b99_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4455a768_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10cccfb2_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75cdbfbd_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29fc6d64_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31c5bc26_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42f9e25d_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7388bb03_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@603c2ed7_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e306c89_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3003a5ed_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ae607a0_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fd86333_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24725978_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b927977_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3af5d899_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@372c8c76_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24611df6_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55fd3a20_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@547f0071_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7893463_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@300bc70e_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f7db3d9_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54af0246_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58c75699_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a0c0e3d_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a163066_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30bd84fb_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cd791b_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@732830da_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29c55cea_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d48059c_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45cea35f_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@714c07ef_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12d2a8ae_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2108a278_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bf0c722_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@315a429_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f7782e4_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_AXI4_lite_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="7e4117f0"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="a81f60b3"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="de71d120"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="f8fd9e85"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="4cf6e5aa"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
