// Seed: 877414557
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  specify
    (posedge id_7 => (id_8 +: id_8)) = (1, 1);
  endspecify
endmodule
module module_1 ();
  assign id_1 = 1'b0 - id_1;
  module_0(
      id_1, id_1, id_1, id_1, id_1, id_1
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_3 = id_5;
  module_0(
      id_3, id_5, id_3, id_3, id_1, id_3
  );
endmodule
