```
 *  Copyright: Sybe Feitsma
 *  This work is licensed under CC BY-SA 4.0 
```

## Background Information:

<img src="../../concat.svg" style="background-color:white;margin:5px;max-width:100%;">

## TASK: Convert the diagram to verilog.
Building a signal from a set of smaller width signals is done with the `concat` operator.
<img src="diagram.svg" style="background-color:white;margin:5px;max-width:100%;">