ARM GAS  C:\Users\Trenton\AppData\Local\Temp\cc2zHw4r.s 			page 1


   1              		.cpu cortex-m0
   2              		.fpu softvfp
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 6
  10              		.eabi_attribute 34, 0
  11              		.eabi_attribute 18, 4
  12              		.code	16
  13              		.file	"GLCD_SPIM_SCB_SPI.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.GLCD_SPIM_SCB_SpiInit,"ax",%progbits
  18              		.align	2
  19              		.global	GLCD_SPIM_SCB_SpiInit
  20              		.code	16
  21              		.thumb_func
  22              		.type	GLCD_SPIM_SCB_SpiInit, %function
  23              	GLCD_SPIM_SCB_SpiInit:
  24              	.LFB0:
  25              		.file 1 ".\\Generated_Source\\PSoC4\\GLCD_SPIM_SCB_SPI.c"
   1:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** /*******************************************************************************
   2:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** * File Name: GLCD_SPIM_SCB_SPI.c
   3:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** * Version 1.0
   4:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** *
   5:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** * Description:
   6:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** *  This file provides the source code to the API for the SCB Component in
   7:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** *  SPI mode.
   8:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** *
   9:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** * Note:
  10:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** *
  11:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** *******************************************************************************
  12:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** * Copyright 2013, Cypress Semiconductor Corporation.  All rights reserved.
  13:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** * You may use this file only in accordance with the license, terms, conditions,
  14:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** * disclaimers, and limitations in the end user license agreement accompanying
  15:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** * the software package with which this file was provided.
  16:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** *******************************************************************************/
  17:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** 
  18:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** #include "GLCD_SPIM_SCB_PVT.h"
  19:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** #include "GLCD_SPIM_SCB_SPI_UART_PVT.h"
  20:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** 
  21:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** #if(GLCD_SPIM_SCB_SCB_MODE_UNCONFIG_CONST_CFG)
  22:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** 
  23:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****     /***************************************
  24:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****     *  Config Structure Initialization
  25:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****     ***************************************/
  26:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** 
  27:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****     const GLCD_SPIM_SCB_SPI_INIT_STRUCT GLCD_SPIM_SCB_configSpi =
  28:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****     {
  29:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****         GLCD_SPIM_SCB_SPI_MODE,
  30:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****         GLCD_SPIM_SCB_SPI_SUB_MODE,
  31:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****         GLCD_SPIM_SCB_SPI_CLOCK_MODE,
  32:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****         GLCD_SPIM_SCB_SPI_OVS_FACTOR,
ARM GAS  C:\Users\Trenton\AppData\Local\Temp\cc2zHw4r.s 			page 2


  33:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****         GLCD_SPIM_SCB_SPI_MEDIAN_FILTER_ENABLE,
  34:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****         GLCD_SPIM_SCB_SPI_LATE_MISO_SAMPLE_ENABLE,
  35:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****         GLCD_SPIM_SCB_SPI_WAKE_ENABLE,
  36:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****         GLCD_SPIM_SCB_SPI_RX_DATA_BITS_NUM,
  37:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****         GLCD_SPIM_SCB_SPI_TX_DATA_BITS_NUM,
  38:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****         GLCD_SPIM_SCB_SPI_BITS_ORDER,
  39:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****         GLCD_SPIM_SCB_SPI_TRANSFER_SEPARATION,
  40:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****         0u,
  41:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****         NULL,
  42:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****         0u,
  43:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****         NULL,
  44:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****         GLCD_SPIM_SCB_SPI_INTERRUPT_ENABLE,
  45:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****         GLCD_SPIM_SCB_SPI_INTR_RX_MASK,
  46:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****         GLCD_SPIM_SCB_SPI_RX_TRIGGER_LEVEL,
  47:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****         GLCD_SPIM_SCB_SPI_INTR_TX_MASK,
  48:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****         GLCD_SPIM_SCB_SPI_TX_TRIGGER_LEVEL
  49:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****     };
  50:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** 
  51:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** 
  52:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****     /*******************************************************************************
  53:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****     * Function Name: GLCD_SPIM_SCB_SpiInit
  54:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****     ********************************************************************************
  55:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****     *
  56:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****     * Summary:
  57:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****     *  Configures the SCB for SPI operation.
  58:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****     *
  59:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****     * Parameters:
  60:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****     *  config:  Pointer to a structure that contains the following ordered list of
  61:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****     *           fields. These fields match the selections available in the
  62:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****     *           customizer.
  63:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****     *
  64:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****     * Return:
  65:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****     *  None
  66:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****     *
  67:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****     *******************************************************************************/
  68:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****     void GLCD_SPIM_SCB_SpiInit(const GLCD_SPIM_SCB_SPI_INIT_STRUCT *config)
  69:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****     {
  70:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****         if(NULL == config)
  71:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****         {
  72:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****             CYASSERT(0u != 0u); /* Halt execution due bad fucntion parameter */
  73:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****         }
  74:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****         else
  75:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****         {
  76:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****             /* Configure pins */
  77:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****             GLCD_SPIM_SCB_SetPins(GLCD_SPIM_SCB_SCB_MODE_SPI, config->mode, GLCD_SPIM_SCB_DUMMY_PAR
  78:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** 
  79:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****             /* Store internal configuration */
  80:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****             GLCD_SPIM_SCB_scbMode       = (uint8) GLCD_SPIM_SCB_SCB_MODE_SPI;
  81:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****             GLCD_SPIM_SCB_scbEnableWake = (uint8) config->enableWake;
  82:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** 
  83:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****             /* Set RX direction internal variables */
  84:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****             GLCD_SPIM_SCB_rxBuffer      =         config->rxBuffer;
  85:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****             GLCD_SPIM_SCB_rxDataBits    = (uint8) config->rxDataBits;
  86:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****             GLCD_SPIM_SCB_rxBufferSize  = (uint8) config->rxBufferSize;
  87:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** 
  88:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****             /* Set TX direction internal variables */
  89:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****             GLCD_SPIM_SCB_txBuffer      =         config->txBuffer;
ARM GAS  C:\Users\Trenton\AppData\Local\Temp\cc2zHw4r.s 			page 3


  90:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****             GLCD_SPIM_SCB_txDataBits    = (uint8) config->txDataBits;
  91:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****             GLCD_SPIM_SCB_txBufferSize  = (uint8) config->txBufferSize;
  92:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** 
  93:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** 
  94:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****             /* Configure SPI interface */
  95:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****             GLCD_SPIM_SCB_CTRL_REG     = GLCD_SPIM_SCB_GET_CTRL_OVS(config->oversample)        |
  96:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****                                             GLCD_SPIM_SCB_GET_CTRL_EC_AM_MODE(config->enableWake) |
  97:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****                                             GLCD_SPIM_SCB_CTRL_SPI;
  98:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** 
  99:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****             GLCD_SPIM_SCB_SPI_CTRL_REG = GLCD_SPIM_SCB_GET_SPI_CTRL_CONTINUOUS    (config->transfer
 100:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****                                             GLCD_SPIM_SCB_GET_SPI_CTRL_SELECT_PRECEDE(config->submo
 101:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****                                                                           GLCD_SPIM_SCB_SPI_MODE_TI
 102:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****                                             GLCD_SPIM_SCB_GET_SPI_CTRL_SCLK_MODE     (config->sclkM
 103:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****                                             GLCD_SPIM_SCB_GET_SPI_CTRL_LATE_MISO_SAMPLE(config->ena
 104:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****                                             GLCD_SPIM_SCB_GET_SPI_CTRL_SUB_MODE      (config->submo
 105:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****                                             GLCD_SPIM_SCB_GET_SPI_CTRL_MASTER_MODE   (config->mode)
 106:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** 
 107:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****             /* Configure RX direction */
 108:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****             GLCD_SPIM_SCB_RX_CTRL_REG     =  GLCD_SPIM_SCB_GET_RX_CTRL_DATA_WIDTH(config->rxDataBit
 109:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****                                                 GLCD_SPIM_SCB_GET_RX_CTRL_BIT_ORDER (config->bitOrd
 110:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****                                                 GLCD_SPIM_SCB_GET_RX_CTRL_MEDIAN    (config->enable
 111:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****                                                 GLCD_SPIM_SCB_SPI_RX_CTRL;
 112:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** 
 113:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****             GLCD_SPIM_SCB_RX_FIFO_CTRL_REG = GLCD_SPIM_SCB_GET_RX_FIFO_CTRL_TRIGGER_LEVEL(config->r
 114:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** 
 115:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****             /* Configure TX direction */
 116:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****             GLCD_SPIM_SCB_TX_CTRL_REG      = GLCD_SPIM_SCB_GET_TX_CTRL_DATA_WIDTH(config->txDataBit
 117:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****                                                 GLCD_SPIM_SCB_GET_TX_CTRL_BIT_ORDER (config->bitOrd
 118:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****                                                 GLCD_SPIM_SCB_SPI_TX_CTRL;
 119:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** 
 120:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****             GLCD_SPIM_SCB_TX_FIFO_CTRL_REG = GLCD_SPIM_SCB_GET_TX_FIFO_CTRL_TRIGGER_LEVEL(config->t
 121:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** 
 122:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****             /* Configure interrupt sources */
 123:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****             GLCD_SPIM_SCB_INTR_I2C_EC_MASK_REG = GLCD_SPIM_SCB_NO_INTR_SOURCES;
 124:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****             GLCD_SPIM_SCB_INTR_SPI_EC_MASK_REG = GLCD_SPIM_SCB_NO_INTR_SOURCES;
 125:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****             GLCD_SPIM_SCB_INTR_SLAVE_MASK_REG  = GLCD_SPIM_SCB_GET_SPI_INTR_SLAVE_MASK(config->rxIn
 126:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****             GLCD_SPIM_SCB_INTR_MASTER_MASK_REG = GLCD_SPIM_SCB_GET_SPI_INTR_MASTER_MASK(config->txI
 127:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****             GLCD_SPIM_SCB_INTR_RX_MASK_REG     = GLCD_SPIM_SCB_GET_SPI_INTR_RX_MASK(config->rxInter
 128:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****             GLCD_SPIM_SCB_INTR_TX_MASK_REG     = GLCD_SPIM_SCB_GET_SPI_INTR_TX_MASK(config->txInter
 129:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** 
 130:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****             /* Configure interrupt source */
 131:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****             GLCD_SPIM_SCB_SCB_IRQ_StartEx(&GLCD_SPIM_SCB_SPI_UART_ISR);
 132:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****             if(0u == config->enableInterrupt)
 133:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****             {
 134:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****                 GLCD_SPIM_SCB_SCB_IRQ_Disable();
 135:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****             }
 136:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** 
 137:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** 
 138:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****             /* Clear RX buffer indexes */
 139:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****             GLCD_SPIM_SCB_rxBufferHead     = 0u;
 140:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****             GLCD_SPIM_SCB_rxBufferTail     = 0u;
 141:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****             GLCD_SPIM_SCB_rxBufferOverflow = 0u;
 142:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** 
 143:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****             /* Clrea TX buffer indexes */
 144:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****             GLCD_SPIM_SCB_txBufferHead = 0u;
 145:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****             GLCD_SPIM_SCB_txBufferTail = 0u;
 146:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****         }
ARM GAS  C:\Users\Trenton\AppData\Local\Temp\cc2zHw4r.s 			page 4


 147:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****     }
 148:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** 
 149:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** #else
 150:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** 
 151:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****     /*******************************************************************************
 152:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****     * Function Name: GLCD_SPIM_SCB_SpiInit
 153:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****     ********************************************************************************
 154:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****     *
 155:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****     * Summary:
 156:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****     *  Configures the SCB for SPI operation.
 157:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****     *
 158:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****     * Parameters:
 159:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****     *  None
 160:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****     *
 161:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****     * Return:
 162:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****     *  None
 163:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****     *
 164:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****     *******************************************************************************/
 165:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****     void GLCD_SPIM_SCB_SpiInit(void)
 166:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****     {
  26              		.loc 1 166 0
  27              		.cfi_startproc
  28 0000 80B5     		push	{r7, lr}
  29              	.LCFI0:
  30              		.cfi_def_cfa_offset 8
  31              		.cfi_offset 7, -8
  32              		.cfi_offset 14, -4
  33 0002 00AF     		add	r7, sp, #0
  34              	.LCFI1:
  35              		.cfi_def_cfa_register 7
 167:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****         /* Configure SPI interface */
 168:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****         GLCD_SPIM_SCB_CTRL_REG     = GLCD_SPIM_SCB_SPI_DEFAULT_CTRL;
  36              		.loc 1 168 0
  37 0004 124B     		ldr	r3, .L2
  38 0006 134A     		ldr	r2, .L2+4
  39 0008 1A60     		str	r2, [r3]
 169:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****         GLCD_SPIM_SCB_SPI_CTRL_REG = GLCD_SPIM_SCB_SPI_DEFAULT_SPI_CTRL;
  40              		.loc 1 169 0
  41 000a 134B     		ldr	r3, .L2+8
  42 000c 134A     		ldr	r2, .L2+12
  43 000e 1A60     		str	r2, [r3]
 170:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** 
 171:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****         /* Configure TX and RX direction */
 172:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****         GLCD_SPIM_SCB_RX_CTRL_REG      = GLCD_SPIM_SCB_SPI_DEFAULT_RX_CTRL;
  44              		.loc 1 172 0
  45 0010 134B     		ldr	r3, .L2+16
  46 0012 144A     		ldr	r2, .L2+20
  47 0014 1A60     		str	r2, [r3]
 173:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****         GLCD_SPIM_SCB_RX_FIFO_CTRL_REG = GLCD_SPIM_SCB_SPI_DEFAULT_RX_FIFO_CTRL;
  48              		.loc 1 173 0
  49 0016 144B     		ldr	r3, .L2+24
  50 0018 0722     		mov	r2, #7
  51 001a 1A60     		str	r2, [r3]
 174:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** 
 175:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****         /* Configure TX and RX direction */
 176:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****         GLCD_SPIM_SCB_TX_CTRL_REG      = GLCD_SPIM_SCB_SPI_DEFAULT_TX_CTRL;
  52              		.loc 1 176 0
ARM GAS  C:\Users\Trenton\AppData\Local\Temp\cc2zHw4r.s 			page 5


  53 001c 134B     		ldr	r3, .L2+28
  54 001e 144A     		ldr	r2, .L2+32
  55 0020 1A60     		str	r2, [r3]
 177:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****         GLCD_SPIM_SCB_TX_FIFO_CTRL_REG = GLCD_SPIM_SCB_SPI_DEFAULT_TX_FIFO_CTRL;
  56              		.loc 1 177 0
  57 0022 144B     		ldr	r3, .L2+36
  58 0024 0022     		mov	r2, #0
  59 0026 1A60     		str	r2, [r3]
 178:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** 
 179:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****         /* Configure interrupt sources */
 180:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****         GLCD_SPIM_SCB_INTR_I2C_EC_MASK_REG = GLCD_SPIM_SCB_SPI_DEFAULT_INTR_I2C_EC_MASK;
  60              		.loc 1 180 0
  61 0028 134B     		ldr	r3, .L2+40
  62 002a 0022     		mov	r2, #0
  63 002c 1A60     		str	r2, [r3]
 181:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****         GLCD_SPIM_SCB_INTR_SPI_EC_MASK_REG = GLCD_SPIM_SCB_SPI_DEFAULT_INTR_SPI_EC_MASK;
  64              		.loc 1 181 0
  65 002e 134B     		ldr	r3, .L2+44
  66 0030 0022     		mov	r2, #0
  67 0032 1A60     		str	r2, [r3]
 182:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****         GLCD_SPIM_SCB_INTR_SLAVE_MASK_REG  = GLCD_SPIM_SCB_SPI_DEFAULT_INTR_SLAVE_MASK;
  68              		.loc 1 182 0
  69 0034 124B     		ldr	r3, .L2+48
  70 0036 0022     		mov	r2, #0
  71 0038 1A60     		str	r2, [r3]
 183:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****         GLCD_SPIM_SCB_INTR_MASTER_MASK_REG = GLCD_SPIM_SCB_SPI_DEFAULT_INTR_MASTER_MASK;
  72              		.loc 1 183 0
  73 003a 124B     		ldr	r3, .L2+52
  74 003c 0022     		mov	r2, #0
  75 003e 1A60     		str	r2, [r3]
 184:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****         GLCD_SPIM_SCB_INTR_RX_MASK_REG     = GLCD_SPIM_SCB_SPI_DEFAULT_INTR_RX_MASK;
  76              		.loc 1 184 0
  77 0040 114B     		ldr	r3, .L2+56
  78 0042 0022     		mov	r2, #0
  79 0044 1A60     		str	r2, [r3]
 185:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****         GLCD_SPIM_SCB_INTR_TX_MASK_REG     = GLCD_SPIM_SCB_SPI_DEFAULT_INTR_TX_MASK;
  80              		.loc 1 185 0
  81 0046 114B     		ldr	r3, .L2+60
  82 0048 0022     		mov	r2, #0
  83 004a 1A60     		str	r2, [r3]
 186:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** 
 187:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** 
 188:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****         /* Configure interrupt source */
 189:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****         #if(GLCD_SPIM_SCB_SCB_IRQ_INTERNAL)
 190:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****             GLCD_SPIM_SCB_SCB_IRQ_StartEx(&GLCD_SPIM_SCB_SPI_UART_ISR);
 191:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** 
 192:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****             #if(GLCD_SPIM_SCB_SPI_INTERRUPT_DISABLE)
 193:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****                 GLCD_SPIM_SCB_SCB_IRQ_Disable();
 194:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****             #endif /* (GLCD_SPIM_SCB_SPI_INTERRUPT_DISABLE) */
 195:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****         #endif /* (GLCD_SPIM_SCB_SCB_IRQ_INTERNAL) */
 196:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** 
 197:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** 
 198:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****         #if(GLCD_SPIM_SCB_INTERNAL_RX_SW_BUFFER_CONST)
 199:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****             GLCD_SPIM_SCB_rxBufferHead     = 0u;
 200:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****             GLCD_SPIM_SCB_rxBufferTail     = 0u;
 201:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****             GLCD_SPIM_SCB_rxBufferOverflow = 0u;
 202:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****         #endif /* (GLCD_SPIM_SCB_INTERNAL_RX_SW_BUFFER_CONST) */
ARM GAS  C:\Users\Trenton\AppData\Local\Temp\cc2zHw4r.s 			page 6


 203:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** 
 204:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****         #if(GLCD_SPIM_SCB_INTERNAL_TX_SW_BUFFER_CONST)
 205:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****             GLCD_SPIM_SCB_txBufferHead = 0u;
 206:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****             GLCD_SPIM_SCB_txBufferTail = 0u;
 207:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****         #endif /* (GLCD_SPIM_SCB_INTERNAL_TX_SW_BUFFER_CONST) */
 208:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****     }
  84              		.loc 1 208 0
  85 004c BD46     		mov	sp, r7
  86              		@ sp needed for prologue
  87 004e 80BD     		pop	{r7, pc}
  88              	.L3:
  89              		.align	2
  90              	.L2:
  91 0050 00000740 		.word	1074200576
  92 0054 03000001 		.word	16777219
  93 0058 20000740 		.word	1074200608
  94 005c 10000080 		.word	-2147483632
  95 0060 00030740 		.word	1074201344
  96 0064 08030080 		.word	-2147482872
  97 0068 04030740 		.word	1074201348
  98 006c 00020740 		.word	1074201088
  99 0070 08010080 		.word	-2147483384
 100 0074 04020740 		.word	1074201092
 101 0078 880E0740 		.word	1074204296
 102 007c C80E0740 		.word	1074204360
 103 0080 480F0740 		.word	1074204488
 104 0084 080F0740 		.word	1074204424
 105 0088 C80F0740 		.word	1074204616
 106 008c 880F0740 		.word	1074204552
 107              		.cfi_endproc
 108              	.LFE0:
 109              		.size	GLCD_SPIM_SCB_SpiInit, .-GLCD_SPIM_SCB_SpiInit
 110              		.section	.text.GLCD_SPIM_SCB_SpiSetActiveSlaveSelect,"ax",%progbits
 111              		.align	2
 112              		.global	GLCD_SPIM_SCB_SpiSetActiveSlaveSelect
 113              		.code	16
 114              		.thumb_func
 115              		.type	GLCD_SPIM_SCB_SpiSetActiveSlaveSelect, %function
 116              	GLCD_SPIM_SCB_SpiSetActiveSlaveSelect:
 117              	.LFB1:
 209:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** 
 210:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** #endif /* (GLCD_SPIM_SCB_SCB_MODE_UNCONFIG_CONST_CFG) */
 211:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** 
 212:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** 
 213:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** /*******************************************************************************
 214:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** * Function Name: GLCD_SPIM_SCB_SetActiveSlaveSelect
 215:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** ********************************************************************************
 216:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** *
 217:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** * Summary:
 218:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** *  Selects one of the four SPI slave select signals.
 219:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** *  The component should be in one of the following states to change the active
 220:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** *  slave select signal source correctly:
 221:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** *   - the component is disabled
 222:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** *   - the component has completed all transactions (TX FIFO is empty and the
 223:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** *     SpiDone flag is set)
 224:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** *  This function does not check that these conditions are met.
 225:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** *  At initialization time the active slave select line is slave select 0.
ARM GAS  C:\Users\Trenton\AppData\Local\Temp\cc2zHw4r.s 			page 7


 226:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** *
 227:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** * Parameters:
 228:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** *  activeSelect: The four lines available to utilize Slave Select function.
 229:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** *
 230:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** * Return:
 231:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** *  None
 232:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** *
 233:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** *******************************************************************************/
 234:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** void GLCD_SPIM_SCB_SpiSetActiveSlaveSelect(uint32 activeSelect)
 235:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** {
 118              		.loc 1 235 0
 119              		.cfi_startproc
 120 0000 80B5     		push	{r7, lr}
 121              	.LCFI2:
 122              		.cfi_def_cfa_offset 8
 123              		.cfi_offset 7, -8
 124              		.cfi_offset 14, -4
 125 0002 84B0     		sub	sp, sp, #16
 126              	.LCFI3:
 127              		.cfi_def_cfa_offset 24
 128 0004 00AF     		add	r7, sp, #0
 129              	.LCFI4:
 130              		.cfi_def_cfa_register 7
 131 0006 7860     		str	r0, [r7, #4]
 236:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****     uint32 spiCtrl;
 237:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****     
 238:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****     spiCtrl = GLCD_SPIM_SCB_SPI_CTRL_REG;
 132              		.loc 1 238 0
 133 0008 0A4B     		ldr	r3, .L5
 134 000a 1B68     		ldr	r3, [r3]
 135 000c FB60     		str	r3, [r7, #12]
 239:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****     
 240:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****     spiCtrl &= (uint32) ~GLCD_SPIM_SCB_SPI_CTRL_SLAVE_SELECT_MASK; /* Clear SS bits */
 136              		.loc 1 240 0
 137 000e FA68     		ldr	r2, [r7, #12]
 138 0010 094B     		ldr	r3, .L5+4
 139 0012 1340     		and	r3, r2
 140 0014 FB60     		str	r3, [r7, #12]
 241:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****     spiCtrl |= (uint32)  GLCD_SPIM_SCB_GET_SPI_CTRL_SS(activeSelect);
 141              		.loc 1 241 0
 142 0016 7B68     		ldr	r3, [r7, #4]
 143 0018 9A06     		lsl	r2, r3, #26
 144 001a C023     		mov	r3, #192
 145 001c 1B05     		lsl	r3, r3, #20
 146 001e 1340     		and	r3, r2
 147 0020 FA68     		ldr	r2, [r7, #12]
 148 0022 1343     		orr	r3, r2
 149 0024 FB60     		str	r3, [r7, #12]
 242:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****     
 243:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****     GLCD_SPIM_SCB_SPI_CTRL_REG = spiCtrl;
 150              		.loc 1 243 0
 151 0026 034B     		ldr	r3, .L5
 152 0028 FA68     		ldr	r2, [r7, #12]
 153 002a 1A60     		str	r2, [r3]
 244:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** }
 154              		.loc 1 244 0
 155 002c BD46     		mov	sp, r7
ARM GAS  C:\Users\Trenton\AppData\Local\Temp\cc2zHw4r.s 			page 8


 156 002e 04B0     		add	sp, sp, #16
 157              		@ sp needed for prologue
 158 0030 80BD     		pop	{r7, pc}
 159              	.L6:
 160 0032 C046     		.align	2
 161              	.L5:
 162 0034 20000740 		.word	1074200608
 163 0038 FFFFFFF3 		.word	-201326593
 164              		.cfi_endproc
 165              	.LFE1:
 166              		.size	GLCD_SPIM_SCB_SpiSetActiveSlaveSelect, .-GLCD_SPIM_SCB_SpiSetActiveSlaveSelect
 167              		.section	.text.GLCD_SPIM_SCB_SpiSaveConfig,"ax",%progbits
 168              		.align	2
 169              		.global	GLCD_SPIM_SCB_SpiSaveConfig
 170              		.code	16
 171              		.thumb_func
 172              		.type	GLCD_SPIM_SCB_SpiSaveConfig, %function
 173              	GLCD_SPIM_SCB_SpiSaveConfig:
 174              	.LFB2:
 245:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** 
 246:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** 
 247:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** /*******************************************************************************
 248:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** * Function Name: GLCD_SPIM_SCB_SpiSaveConfig
 249:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** ********************************************************************************
 250:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** *
 251:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** * Summary:
 252:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** *  Wakeup disabled: does nothing.
 253:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** *  Wakeup  enabled: clears SCB_backup.enableState to keep component enabled
 254:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** *  while DeepSleep. The SCB_INTR_SPI_EC_WAKE_UP enabled while initialization
 255:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** *  and tracks in active mode therefore it does not require to be cleared.
 256:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** *
 257:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** * Parameters:
 258:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** *  None
 259:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** *
 260:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** * Return:
 261:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** *  None
 262:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** *
 263:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** * Global variables:
 264:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** *  None
 265:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** *
 266:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** *******************************************************************************/
 267:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** void GLCD_SPIM_SCB_SpiSaveConfig(void)
 268:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** {
 175              		.loc 1 268 0
 176              		.cfi_startproc
 177 0000 80B5     		push	{r7, lr}
 178              	.LCFI5:
 179              		.cfi_def_cfa_offset 8
 180              		.cfi_offset 7, -8
 181              		.cfi_offset 14, -4
 182 0002 00AF     		add	r7, sp, #0
 183              	.LCFI6:
 184              		.cfi_def_cfa_register 7
 269:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****     #if(GLCD_SPIM_SCB_CHECK_SPI_WAKE_ENABLE)
 270:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****     {
 271:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****         GLCD_SPIM_SCB_backup.enableState = 0u; /* Keep SCB enabled */
 272:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****         
ARM GAS  C:\Users\Trenton\AppData\Local\Temp\cc2zHw4r.s 			page 9


 273:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****         /* Clear wake-up before enable */
 274:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****         GLCD_SPIM_SCB_ClearSpiExtClkInterruptSource(GLCD_SPIM_SCB_INTR_SPI_EC_WAKE_UP);
 275:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****         
 276:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****         /* Enable interrupt to wakeup the device */
 277:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****         GLCD_SPIM_SCB_SetSpiExtClkInterruptMode(GLCD_SPIM_SCB_INTR_SPI_EC_WAKE_UP);
 278:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****     }
 279:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****     #endif
 280:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** }
 185              		.loc 1 280 0
 186 0004 BD46     		mov	sp, r7
 187              		@ sp needed for prologue
 188 0006 80BD     		pop	{r7, pc}
 189              		.cfi_endproc
 190              	.LFE2:
 191              		.size	GLCD_SPIM_SCB_SpiSaveConfig, .-GLCD_SPIM_SCB_SpiSaveConfig
 192              		.section	.text.GLCD_SPIM_SCB_SpiRestoreConfig,"ax",%progbits
 193              		.align	2
 194              		.global	GLCD_SPIM_SCB_SpiRestoreConfig
 195              		.code	16
 196              		.thumb_func
 197              		.type	GLCD_SPIM_SCB_SpiRestoreConfig, %function
 198              	GLCD_SPIM_SCB_SpiRestoreConfig:
 199              	.LFB3:
 281:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** 
 282:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** 
 283:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** /*******************************************************************************
 284:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** * Function Name: GLCD_SPIM_SCB_SpiRestoreConfig
 285:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** ********************************************************************************
 286:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** *
 287:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** * Summary:
 288:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** *  Does nothing.
 289:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** *
 290:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** * Parameters:
 291:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** *  None
 292:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** *
 293:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** * Return:
 294:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** *  None
 295:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** *
 296:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** * Global variables:
 297:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** *  None
 298:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** *
 299:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** *******************************************************************************/
 300:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** void GLCD_SPIM_SCB_SpiRestoreConfig(void)
 301:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** {
 200              		.loc 1 301 0
 201              		.cfi_startproc
 202 0000 80B5     		push	{r7, lr}
 203              	.LCFI7:
 204              		.cfi_def_cfa_offset 8
 205              		.cfi_offset 7, -8
 206              		.cfi_offset 14, -4
 207 0002 00AF     		add	r7, sp, #0
 208              	.LCFI8:
 209              		.cfi_def_cfa_register 7
 302:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****     #if(GLCD_SPIM_SCB_CHECK_SPI_WAKE_ENABLE)
 303:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****     {
 304:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****         /* Disable interrupt to wakeup the device */
ARM GAS  C:\Users\Trenton\AppData\Local\Temp\cc2zHw4r.s 			page 10


 305:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****         GLCD_SPIM_SCB_SetSpiExtClkInterruptMode(GLCD_SPIM_SCB_NO_INTR_SOURCES);
 306:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****     }
 307:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c ****     #endif
 308:.\Generated_Source\PSoC4/GLCD_SPIM_SCB_SPI.c **** }
 210              		.loc 1 308 0
 211 0004 BD46     		mov	sp, r7
 212              		@ sp needed for prologue
 213 0006 80BD     		pop	{r7, pc}
 214              		.cfi_endproc
 215              	.LFE3:
 216              		.size	GLCD_SPIM_SCB_SpiRestoreConfig, .-GLCD_SPIM_SCB_SpiRestoreConfig
 217              		.text
 218              	.Letext0:
 219              		.file 2 ".\\Generated_Source\\PSoC4\\cytypes.h"
 220              		.section	.debug_info,"",%progbits
 221              	.Ldebug_info0:
 222 0000 1E010000 		.4byte	0x11e
 223 0004 0200     		.2byte	0x2
 224 0006 00000000 		.4byte	.Ldebug_abbrev0
 225 000a 04       		.byte	0x4
 226 000b 01       		.uleb128 0x1
 227 000c 41000000 		.4byte	.LASF18
 228 0010 01       		.byte	0x1
 229 0011 19010000 		.4byte	.LASF19
 230 0015 46010000 		.4byte	.LASF20
 231 0019 00000000 		.4byte	.Ldebug_ranges0+0
 232 001d 00000000 		.4byte	0
 233 0021 00000000 		.4byte	0
 234 0025 00000000 		.4byte	.Ldebug_line0
 235 0029 02       		.uleb128 0x2
 236 002a 01       		.byte	0x1
 237 002b 06       		.byte	0x6
 238 002c D6010000 		.4byte	.LASF0
 239 0030 02       		.uleb128 0x2
 240 0031 01       		.byte	0x1
 241 0032 08       		.byte	0x8
 242 0033 E2010000 		.4byte	.LASF1
 243 0037 02       		.uleb128 0x2
 244 0038 02       		.byte	0x2
 245 0039 05       		.byte	0x5
 246 003a 0B020000 		.4byte	.LASF2
 247 003e 02       		.uleb128 0x2
 248 003f 02       		.byte	0x2
 249 0040 07       		.byte	0x7
 250 0041 C3010000 		.4byte	.LASF3
 251 0045 02       		.uleb128 0x2
 252 0046 04       		.byte	0x4
 253 0047 05       		.byte	0x5
 254 0048 10010000 		.4byte	.LASF4
 255 004c 02       		.uleb128 0x2
 256 004d 04       		.byte	0x4
 257 004e 07       		.byte	0x7
 258 004f 8A000000 		.4byte	.LASF5
 259 0053 02       		.uleb128 0x2
 260 0054 08       		.byte	0x8
 261 0055 05       		.byte	0x5
 262 0056 00000000 		.4byte	.LASF6
ARM GAS  C:\Users\Trenton\AppData\Local\Temp\cc2zHw4r.s 			page 11


 263 005a 02       		.uleb128 0x2
 264 005b 08       		.byte	0x8
 265 005c 07       		.byte	0x7
 266 005d 9C000000 		.4byte	.LASF7
 267 0061 03       		.uleb128 0x3
 268 0062 04       		.byte	0x4
 269 0063 05       		.byte	0x5
 270 0064 696E7400 		.ascii	"int\000"
 271 0068 02       		.uleb128 0x2
 272 0069 04       		.byte	0x4
 273 006a 07       		.byte	0x7
 274 006b 15000000 		.4byte	.LASF8
 275 006f 04       		.uleb128 0x4
 276 0070 0E000000 		.4byte	.LASF12
 277 0074 02       		.byte	0x2
 278 0075 5D       		.byte	0x5d
 279 0076 4C000000 		.4byte	0x4c
 280 007a 02       		.uleb128 0x2
 281 007b 04       		.byte	0x4
 282 007c 04       		.byte	0x4
 283 007d FD010000 		.4byte	.LASF9
 284 0081 02       		.uleb128 0x2
 285 0082 08       		.byte	0x8
 286 0083 04       		.byte	0x4
 287 0084 B6010000 		.4byte	.LASF10
 288 0088 02       		.uleb128 0x2
 289 0089 01       		.byte	0x1
 290 008a 08       		.byte	0x8
 291 008b F5000000 		.4byte	.LASF11
 292 008f 04       		.uleb128 0x4
 293 0090 BD010000 		.4byte	.LASF13
 294 0094 02       		.byte	0x2
 295 0095 F2       		.byte	0xf2
 296 0096 9A000000 		.4byte	0x9a
 297 009a 05       		.uleb128 0x5
 298 009b 6F000000 		.4byte	0x6f
 299 009f 02       		.uleb128 0x2
 300 00a0 04       		.byte	0x4
 301 00a1 07       		.byte	0x7
 302 00a2 15020000 		.4byte	.LASF14
 303 00a6 06       		.uleb128 0x6
 304 00a7 01       		.byte	0x1
 305 00a8 FA000000 		.4byte	.LASF15
 306 00ac 01       		.byte	0x1
 307 00ad A5       		.byte	0xa5
 308 00ae 01       		.byte	0x1
 309 00af 00000000 		.4byte	.LFB0
 310 00b3 90000000 		.4byte	.LFE0
 311 00b7 00000000 		.4byte	.LLST0
 312 00bb 01       		.byte	0x1
 313 00bc 07       		.uleb128 0x7
 314 00bd 01       		.byte	0x1
 315 00be B3000000 		.4byte	.LASF21
 316 00c2 01       		.byte	0x1
 317 00c3 EA       		.byte	0xea
 318 00c4 01       		.byte	0x1
 319 00c5 00000000 		.4byte	.LFB1
ARM GAS  C:\Users\Trenton\AppData\Local\Temp\cc2zHw4r.s 			page 12


 320 00c9 3C000000 		.4byte	.LFE1
 321 00cd 2C000000 		.4byte	.LLST1
 322 00d1 01       		.byte	0x1
 323 00d2 F3000000 		.4byte	0xf3
 324 00d6 08       		.uleb128 0x8
 325 00d7 F0010000 		.4byte	.LASF22
 326 00db 01       		.byte	0x1
 327 00dc EA       		.byte	0xea
 328 00dd 6F000000 		.4byte	0x6f
 329 00e1 02       		.byte	0x2
 330 00e2 91       		.byte	0x91
 331 00e3 6C       		.sleb128 -20
 332 00e4 09       		.uleb128 0x9
 333 00e5 03020000 		.4byte	.LASF23
 334 00e9 01       		.byte	0x1
 335 00ea EC       		.byte	0xec
 336 00eb 6F000000 		.4byte	0x6f
 337 00ef 02       		.byte	0x2
 338 00f0 91       		.byte	0x91
 339 00f1 74       		.sleb128 -12
 340 00f2 00       		.byte	0
 341 00f3 0A       		.uleb128 0xa
 342 00f4 01       		.byte	0x1
 343 00f5 D9000000 		.4byte	.LASF16
 344 00f9 01       		.byte	0x1
 345 00fa 0B01     		.2byte	0x10b
 346 00fc 01       		.byte	0x1
 347 00fd 00000000 		.4byte	.LFB2
 348 0101 08000000 		.4byte	.LFE2
 349 0105 64000000 		.4byte	.LLST2
 350 0109 01       		.byte	0x1
 351 010a 0A       		.uleb128 0xa
 352 010b 01       		.byte	0x1
 353 010c 22000000 		.4byte	.LASF17
 354 0110 01       		.byte	0x1
 355 0111 2C01     		.2byte	0x12c
 356 0113 01       		.byte	0x1
 357 0114 00000000 		.4byte	.LFB3
 358 0118 08000000 		.4byte	.LFE3
 359 011c 90000000 		.4byte	.LLST3
 360 0120 01       		.byte	0x1
 361 0121 00       		.byte	0
 362              		.section	.debug_abbrev,"",%progbits
 363              	.Ldebug_abbrev0:
 364 0000 01       		.uleb128 0x1
 365 0001 11       		.uleb128 0x11
 366 0002 01       		.byte	0x1
 367 0003 25       		.uleb128 0x25
 368 0004 0E       		.uleb128 0xe
 369 0005 13       		.uleb128 0x13
 370 0006 0B       		.uleb128 0xb
 371 0007 03       		.uleb128 0x3
 372 0008 0E       		.uleb128 0xe
 373 0009 1B       		.uleb128 0x1b
 374 000a 0E       		.uleb128 0xe
 375 000b 55       		.uleb128 0x55
 376 000c 06       		.uleb128 0x6
ARM GAS  C:\Users\Trenton\AppData\Local\Temp\cc2zHw4r.s 			page 13


 377 000d 11       		.uleb128 0x11
 378 000e 01       		.uleb128 0x1
 379 000f 52       		.uleb128 0x52
 380 0010 01       		.uleb128 0x1
 381 0011 10       		.uleb128 0x10
 382 0012 06       		.uleb128 0x6
 383 0013 00       		.byte	0
 384 0014 00       		.byte	0
 385 0015 02       		.uleb128 0x2
 386 0016 24       		.uleb128 0x24
 387 0017 00       		.byte	0
 388 0018 0B       		.uleb128 0xb
 389 0019 0B       		.uleb128 0xb
 390 001a 3E       		.uleb128 0x3e
 391 001b 0B       		.uleb128 0xb
 392 001c 03       		.uleb128 0x3
 393 001d 0E       		.uleb128 0xe
 394 001e 00       		.byte	0
 395 001f 00       		.byte	0
 396 0020 03       		.uleb128 0x3
 397 0021 24       		.uleb128 0x24
 398 0022 00       		.byte	0
 399 0023 0B       		.uleb128 0xb
 400 0024 0B       		.uleb128 0xb
 401 0025 3E       		.uleb128 0x3e
 402 0026 0B       		.uleb128 0xb
 403 0027 03       		.uleb128 0x3
 404 0028 08       		.uleb128 0x8
 405 0029 00       		.byte	0
 406 002a 00       		.byte	0
 407 002b 04       		.uleb128 0x4
 408 002c 16       		.uleb128 0x16
 409 002d 00       		.byte	0
 410 002e 03       		.uleb128 0x3
 411 002f 0E       		.uleb128 0xe
 412 0030 3A       		.uleb128 0x3a
 413 0031 0B       		.uleb128 0xb
 414 0032 3B       		.uleb128 0x3b
 415 0033 0B       		.uleb128 0xb
 416 0034 49       		.uleb128 0x49
 417 0035 13       		.uleb128 0x13
 418 0036 00       		.byte	0
 419 0037 00       		.byte	0
 420 0038 05       		.uleb128 0x5
 421 0039 35       		.uleb128 0x35
 422 003a 00       		.byte	0
 423 003b 49       		.uleb128 0x49
 424 003c 13       		.uleb128 0x13
 425 003d 00       		.byte	0
 426 003e 00       		.byte	0
 427 003f 06       		.uleb128 0x6
 428 0040 2E       		.uleb128 0x2e
 429 0041 00       		.byte	0
 430 0042 3F       		.uleb128 0x3f
 431 0043 0C       		.uleb128 0xc
 432 0044 03       		.uleb128 0x3
 433 0045 0E       		.uleb128 0xe
ARM GAS  C:\Users\Trenton\AppData\Local\Temp\cc2zHw4r.s 			page 14


 434 0046 3A       		.uleb128 0x3a
 435 0047 0B       		.uleb128 0xb
 436 0048 3B       		.uleb128 0x3b
 437 0049 0B       		.uleb128 0xb
 438 004a 27       		.uleb128 0x27
 439 004b 0C       		.uleb128 0xc
 440 004c 11       		.uleb128 0x11
 441 004d 01       		.uleb128 0x1
 442 004e 12       		.uleb128 0x12
 443 004f 01       		.uleb128 0x1
 444 0050 40       		.uleb128 0x40
 445 0051 06       		.uleb128 0x6
 446 0052 9742     		.uleb128 0x2117
 447 0054 0C       		.uleb128 0xc
 448 0055 00       		.byte	0
 449 0056 00       		.byte	0
 450 0057 07       		.uleb128 0x7
 451 0058 2E       		.uleb128 0x2e
 452 0059 01       		.byte	0x1
 453 005a 3F       		.uleb128 0x3f
 454 005b 0C       		.uleb128 0xc
 455 005c 03       		.uleb128 0x3
 456 005d 0E       		.uleb128 0xe
 457 005e 3A       		.uleb128 0x3a
 458 005f 0B       		.uleb128 0xb
 459 0060 3B       		.uleb128 0x3b
 460 0061 0B       		.uleb128 0xb
 461 0062 27       		.uleb128 0x27
 462 0063 0C       		.uleb128 0xc
 463 0064 11       		.uleb128 0x11
 464 0065 01       		.uleb128 0x1
 465 0066 12       		.uleb128 0x12
 466 0067 01       		.uleb128 0x1
 467 0068 40       		.uleb128 0x40
 468 0069 06       		.uleb128 0x6
 469 006a 9742     		.uleb128 0x2117
 470 006c 0C       		.uleb128 0xc
 471 006d 01       		.uleb128 0x1
 472 006e 13       		.uleb128 0x13
 473 006f 00       		.byte	0
 474 0070 00       		.byte	0
 475 0071 08       		.uleb128 0x8
 476 0072 05       		.uleb128 0x5
 477 0073 00       		.byte	0
 478 0074 03       		.uleb128 0x3
 479 0075 0E       		.uleb128 0xe
 480 0076 3A       		.uleb128 0x3a
 481 0077 0B       		.uleb128 0xb
 482 0078 3B       		.uleb128 0x3b
 483 0079 0B       		.uleb128 0xb
 484 007a 49       		.uleb128 0x49
 485 007b 13       		.uleb128 0x13
 486 007c 02       		.uleb128 0x2
 487 007d 0A       		.uleb128 0xa
 488 007e 00       		.byte	0
 489 007f 00       		.byte	0
 490 0080 09       		.uleb128 0x9
ARM GAS  C:\Users\Trenton\AppData\Local\Temp\cc2zHw4r.s 			page 15


 491 0081 34       		.uleb128 0x34
 492 0082 00       		.byte	0
 493 0083 03       		.uleb128 0x3
 494 0084 0E       		.uleb128 0xe
 495 0085 3A       		.uleb128 0x3a
 496 0086 0B       		.uleb128 0xb
 497 0087 3B       		.uleb128 0x3b
 498 0088 0B       		.uleb128 0xb
 499 0089 49       		.uleb128 0x49
 500 008a 13       		.uleb128 0x13
 501 008b 02       		.uleb128 0x2
 502 008c 0A       		.uleb128 0xa
 503 008d 00       		.byte	0
 504 008e 00       		.byte	0
 505 008f 0A       		.uleb128 0xa
 506 0090 2E       		.uleb128 0x2e
 507 0091 00       		.byte	0
 508 0092 3F       		.uleb128 0x3f
 509 0093 0C       		.uleb128 0xc
 510 0094 03       		.uleb128 0x3
 511 0095 0E       		.uleb128 0xe
 512 0096 3A       		.uleb128 0x3a
 513 0097 0B       		.uleb128 0xb
 514 0098 3B       		.uleb128 0x3b
 515 0099 05       		.uleb128 0x5
 516 009a 27       		.uleb128 0x27
 517 009b 0C       		.uleb128 0xc
 518 009c 11       		.uleb128 0x11
 519 009d 01       		.uleb128 0x1
 520 009e 12       		.uleb128 0x12
 521 009f 01       		.uleb128 0x1
 522 00a0 40       		.uleb128 0x40
 523 00a1 06       		.uleb128 0x6
 524 00a2 9742     		.uleb128 0x2117
 525 00a4 0C       		.uleb128 0xc
 526 00a5 00       		.byte	0
 527 00a6 00       		.byte	0
 528 00a7 00       		.byte	0
 529              		.section	.debug_loc,"",%progbits
 530              	.Ldebug_loc0:
 531              	.LLST0:
 532 0000 00000000 		.4byte	.LFB0
 533 0004 02000000 		.4byte	.LCFI0
 534 0008 0200     		.2byte	0x2
 535 000a 7D       		.byte	0x7d
 536 000b 00       		.sleb128 0
 537 000c 02000000 		.4byte	.LCFI0
 538 0010 04000000 		.4byte	.LCFI1
 539 0014 0200     		.2byte	0x2
 540 0016 7D       		.byte	0x7d
 541 0017 08       		.sleb128 8
 542 0018 04000000 		.4byte	.LCFI1
 543 001c 90000000 		.4byte	.LFE0
 544 0020 0200     		.2byte	0x2
 545 0022 77       		.byte	0x77
 546 0023 08       		.sleb128 8
 547 0024 00000000 		.4byte	0
ARM GAS  C:\Users\Trenton\AppData\Local\Temp\cc2zHw4r.s 			page 16


 548 0028 00000000 		.4byte	0
 549              	.LLST1:
 550 002c 00000000 		.4byte	.LFB1
 551 0030 02000000 		.4byte	.LCFI2
 552 0034 0200     		.2byte	0x2
 553 0036 7D       		.byte	0x7d
 554 0037 00       		.sleb128 0
 555 0038 02000000 		.4byte	.LCFI2
 556 003c 04000000 		.4byte	.LCFI3
 557 0040 0200     		.2byte	0x2
 558 0042 7D       		.byte	0x7d
 559 0043 08       		.sleb128 8
 560 0044 04000000 		.4byte	.LCFI3
 561 0048 06000000 		.4byte	.LCFI4
 562 004c 0200     		.2byte	0x2
 563 004e 7D       		.byte	0x7d
 564 004f 18       		.sleb128 24
 565 0050 06000000 		.4byte	.LCFI4
 566 0054 3C000000 		.4byte	.LFE1
 567 0058 0200     		.2byte	0x2
 568 005a 77       		.byte	0x77
 569 005b 18       		.sleb128 24
 570 005c 00000000 		.4byte	0
 571 0060 00000000 		.4byte	0
 572              	.LLST2:
 573 0064 00000000 		.4byte	.LFB2
 574 0068 02000000 		.4byte	.LCFI5
 575 006c 0200     		.2byte	0x2
 576 006e 7D       		.byte	0x7d
 577 006f 00       		.sleb128 0
 578 0070 02000000 		.4byte	.LCFI5
 579 0074 04000000 		.4byte	.LCFI6
 580 0078 0200     		.2byte	0x2
 581 007a 7D       		.byte	0x7d
 582 007b 08       		.sleb128 8
 583 007c 04000000 		.4byte	.LCFI6
 584 0080 08000000 		.4byte	.LFE2
 585 0084 0200     		.2byte	0x2
 586 0086 77       		.byte	0x77
 587 0087 08       		.sleb128 8
 588 0088 00000000 		.4byte	0
 589 008c 00000000 		.4byte	0
 590              	.LLST3:
 591 0090 00000000 		.4byte	.LFB3
 592 0094 02000000 		.4byte	.LCFI7
 593 0098 0200     		.2byte	0x2
 594 009a 7D       		.byte	0x7d
 595 009b 00       		.sleb128 0
 596 009c 02000000 		.4byte	.LCFI7
 597 00a0 04000000 		.4byte	.LCFI8
 598 00a4 0200     		.2byte	0x2
 599 00a6 7D       		.byte	0x7d
 600 00a7 08       		.sleb128 8
 601 00a8 04000000 		.4byte	.LCFI8
 602 00ac 08000000 		.4byte	.LFE3
 603 00b0 0200     		.2byte	0x2
 604 00b2 77       		.byte	0x77
ARM GAS  C:\Users\Trenton\AppData\Local\Temp\cc2zHw4r.s 			page 17


 605 00b3 08       		.sleb128 8
 606 00b4 00000000 		.4byte	0
 607 00b8 00000000 		.4byte	0
 608              		.section	.debug_aranges,"",%progbits
 609 0000 34000000 		.4byte	0x34
 610 0004 0200     		.2byte	0x2
 611 0006 00000000 		.4byte	.Ldebug_info0
 612 000a 04       		.byte	0x4
 613 000b 00       		.byte	0
 614 000c 0000     		.2byte	0
 615 000e 0000     		.2byte	0
 616 0010 00000000 		.4byte	.LFB0
 617 0014 90000000 		.4byte	.LFE0-.LFB0
 618 0018 00000000 		.4byte	.LFB1
 619 001c 3C000000 		.4byte	.LFE1-.LFB1
 620 0020 00000000 		.4byte	.LFB2
 621 0024 08000000 		.4byte	.LFE2-.LFB2
 622 0028 00000000 		.4byte	.LFB3
 623 002c 08000000 		.4byte	.LFE3-.LFB3
 624 0030 00000000 		.4byte	0
 625 0034 00000000 		.4byte	0
 626              		.section	.debug_ranges,"",%progbits
 627              	.Ldebug_ranges0:
 628 0000 00000000 		.4byte	.LFB0
 629 0004 90000000 		.4byte	.LFE0
 630 0008 00000000 		.4byte	.LFB1
 631 000c 3C000000 		.4byte	.LFE1
 632 0010 00000000 		.4byte	.LFB2
 633 0014 08000000 		.4byte	.LFE2
 634 0018 00000000 		.4byte	.LFB3
 635 001c 08000000 		.4byte	.LFE3
 636 0020 00000000 		.4byte	0
 637 0024 00000000 		.4byte	0
 638              		.section	.debug_line,"",%progbits
 639              	.Ldebug_line0:
 640 0000 AE000000 		.section	.debug_str,"MS",%progbits,1
 640      02005000 
 640      00000201 
 640      FB0E0D00 
 640      01010101 
 641              	.LASF6:
 642 0000 6C6F6E67 		.ascii	"long long int\000"
 642      206C6F6E 
 642      6720696E 
 642      7400
 643              	.LASF12:
 644 000e 75696E74 		.ascii	"uint32\000"
 644      333200
 645              	.LASF8:
 646 0015 756E7369 		.ascii	"unsigned int\000"
 646      676E6564 
 646      20696E74 
 646      00
 647              	.LASF17:
 648 0022 474C4344 		.ascii	"GLCD_SPIM_SCB_SpiRestoreConfig\000"
 648      5F535049 
 648      4D5F5343 
ARM GAS  C:\Users\Trenton\AppData\Local\Temp\cc2zHw4r.s 			page 18


 648      425F5370 
 648      69526573 
 649              	.LASF18:
 650 0041 474E5520 		.ascii	"GNU C 4.7.3 20130312 (release) [ARM/embedded-4_7-br"
 650      4320342E 
 650      372E3320 
 650      32303133 
 650      30333132 
 651 0074 616E6368 		.ascii	"anch revision 196615]\000"
 651      20726576 
 651      6973696F 
 651      6E203139 
 651      36363135 
 652              	.LASF5:
 653 008a 6C6F6E67 		.ascii	"long unsigned int\000"
 653      20756E73 
 653      69676E65 
 653      6420696E 
 653      7400
 654              	.LASF7:
 655 009c 6C6F6E67 		.ascii	"long long unsigned int\000"
 655      206C6F6E 
 655      6720756E 
 655      7369676E 
 655      65642069 
 656              	.LASF21:
 657 00b3 474C4344 		.ascii	"GLCD_SPIM_SCB_SpiSetActiveSlaveSelect\000"
 657      5F535049 
 657      4D5F5343 
 657      425F5370 
 657      69536574 
 658              	.LASF16:
 659 00d9 474C4344 		.ascii	"GLCD_SPIM_SCB_SpiSaveConfig\000"
 659      5F535049 
 659      4D5F5343 
 659      425F5370 
 659      69536176 
 660              	.LASF11:
 661 00f5 63686172 		.ascii	"char\000"
 661      00
 662              	.LASF15:
 663 00fa 474C4344 		.ascii	"GLCD_SPIM_SCB_SpiInit\000"
 663      5F535049 
 663      4D5F5343 
 663      425F5370 
 663      69496E69 
 664              	.LASF4:
 665 0110 6C6F6E67 		.ascii	"long int\000"
 665      20696E74 
 665      00
 666              	.LASF19:
 667 0119 2E5C4765 		.ascii	".\\Generated_Source\\PSoC4\\GLCD_SPIM_SCB_SPI.c\000"
 667      6E657261 
 667      7465645F 
 667      536F7572 
 667      63655C50 
 668              	.LASF20:
ARM GAS  C:\Users\Trenton\AppData\Local\Temp\cc2zHw4r.s 			page 19


 669 0146 433A5C55 		.ascii	"C:\\Users\\Trenton\\Desktop\\School Stuff\\Junior Y"
 669      73657273 
 669      5C547265 
 669      6E746F6E 
 669      5C446573 
 670 0174 65617220 		.ascii	"ear (2013-2014)\\Spring 2014\\Microcontrollers\\Dua"
 670      28323031 
 670      332D3230 
 670      3134295C 
 670      53707269 
 671 01a4 6C5F5374 		.ascii	"l_Starblast.cydsn\000"
 671      6172626C 
 671      6173742E 
 671      63796473 
 671      6E00
 672              	.LASF10:
 673 01b6 646F7562 		.ascii	"double\000"
 673      6C6500
 674              	.LASF13:
 675 01bd 72656733 		.ascii	"reg32\000"
 675      3200
 676              	.LASF3:
 677 01c3 73686F72 		.ascii	"short unsigned int\000"
 677      7420756E 
 677      7369676E 
 677      65642069 
 677      6E7400
 678              	.LASF0:
 679 01d6 7369676E 		.ascii	"signed char\000"
 679      65642063 
 679      68617200 
 680              	.LASF1:
 681 01e2 756E7369 		.ascii	"unsigned char\000"
 681      676E6564 
 681      20636861 
 681      7200
 682              	.LASF22:
 683 01f0 61637469 		.ascii	"activeSelect\000"
 683      76655365 
 683      6C656374 
 683      00
 684              	.LASF9:
 685 01fd 666C6F61 		.ascii	"float\000"
 685      7400
 686              	.LASF23:
 687 0203 73706943 		.ascii	"spiCtrl\000"
 687      74726C00 
 688              	.LASF2:
 689 020b 73686F72 		.ascii	"short int\000"
 689      7420696E 
 689      7400
 690              	.LASF14:
 691 0215 73697A65 		.ascii	"sizetype\000"
 691      74797065 
 691      00
 692              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 4.7.3 20130312 (release) [ARM/embedded-4_7-br
