{
  "columns":
  ["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"]
  , "debug_enabled":"true"
  , "type":"module"
  , "total_percent":
  [44.9301, 23.6577, 22.7367, 20.7519, 14.4269]
  , "total":
  [198991, 388525, 563, 219, 157]
  , "name":"Kernel System"
  , "max_resources":
  [854400, 1708800, 2713, 1518, 42720]
  , "children":
  [
    {
      "name":"Static Partition"
      , "type":"partition"
      , "children":
      [
        {
          "name":"Board interface"
          , "type":"resource"
          , "data":
          [179950, 358572, 492, 123, 0]
          , "details":
          [
            {
              "type":"text"
              , "text":"Platform interface logic."
            }
          ]
        }
      ]
    }
    , {
      "name":"Global interconnect"
      , "type":"resource"
      , "data":
      [5034, 9568, 52, 0, 0]
      , "details":
      [
        {
          "type":"text"
          , "text":"Global interconnect for 1 global load and 1 global store."
        }
        , {
          "type":"brief"
          , "text":"For 1 global load and 1 global store."
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Global Memory Interconnect"
              , "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/hnj1476724450050.html"
            }
          ]
        }
      ]
    }
    , {
      "name":"System description ROM"
      , "type":"resource"
      , "data":
      [0, 67, 2, 0, 0]
      , "details":
      [
        {
          "type":"text"
          , "text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program."
        }
        , {
          "type":"brief"
          , "text":"Contains information for the host."
        }
      ]
    }
    , {
      "name":"SimpleMath"
      , "compute_units":1
      , "type":"function"
      , "total_percent":
      [2.99774, 2.00691, 1.18902, 0.626613, 6.32411]
      , "total_kernel_resources":
      [14007, 20318, 17, 96, 157]
      , "details":
      [
        {
          "type":"text"
          , "text":"Number of compute units: 1"
        }
        , {
          "type":"brief"
          , "text":"1 compute unit."
        }
      ]
      , "children":
      [
        {
          "name":"Function overhead"
          , "type":"resource"
          , "data":
          [1338, 2411, 0, 0, 10]
          , "details":
          [
            {
              "type":"text"
              , "text":"Kernel dispatch logic."
            }
            , {
              "type":"brief"
              , "text":"Kernel dispatch logic."
            }
          ]
        }
        , {
          "name":"Coalesced Private Variables: \n - 'LinearIndex' (accessor.hpp:1537)\n - 'LinearIndex' (accessor.hpp:1523)\n - 'i' (fpga_reg.cpp:97)"
          , "type":"resource"
          , "data":
          [7, 69, 0, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"accessor.hpp"
                , "line":1523
              }
            ]
            , [
              {
                "filename":"accessor.hpp"
                , "line":1537
              }
            ]
            , [
              {
                "filename":"fpga_reg.cpp"
                , "line":97
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Type: Register"
            }
            , {
              "type":"text"
              , "text":"1 register of width 65 bits and depth 1"
            }
            , {
              "type":"brief"
              , "text":"Register,\n1 reg, 65 width by 1 depth"
            }
          ]
        }
        , {
          "name":"Coalesced Private Variables: \n - 'coeff' (fpga_reg.cpp:91)\n - 'tmp' (fpga_reg.cpp:131)"
          , "type":"resource"
          , "data":
          [7, 36, 0, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"fpga_reg.cpp"
                , "line":91
              }
            ]
            , [
              {
                "filename":"fpga_reg.cpp"
                , "line":131
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Type: Register"
            }
            , {
              "type":"text"
              , "text":"1 register of width 32 bits and depth 1"
            }
            , {
              "type":"brief"
              , "text":"Register,\n1 reg, 32 width by 1 depth"
            }
          ]
        }
        , {
          "name":"Private Variable: \n - 'coeff' (fpga_reg.cpp:91)"
          , "type":"resource"
          , "data":
          [1824, 8147, 0, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"fpga_reg.cpp"
                , "line":91
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Type: Register"
            }
            , {
              "type":"text"
              , "text":"127 registers of width 32 bits and depth 1"
            }
            , {
              "type":"brief"
              , "text":"Register,\n127 regs, 32 width by 1 depth"
            }
          ]
        }
        , {
          "name":"Private Variable: \n - 'i' (fpga_reg.cpp:92)"
          , "type":"resource"
          , "data":
          [14, 79, 0, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"fpga_reg.cpp"
                , "line":92
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Type: Register"
            }
            , {
              "type":"text"
              , "text":"1 register of width 7 bits and depth 1"
            }
            , {
              "type":"text"
              , "text":"1 register of width 64 bits and depth 1"
            }
            , {
              "type":"brief"
              , "text":"Register,\n1 reg, 7 width by 1 depth,\n1 reg, 64 width by 1 depth"
            }
          ]
        }
        , {
          "name":"Private Variable: \n - 'i' (fpga_reg.cpp:97)"
          , "type":"resource"
          , "data":
          [7, 68, 0, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"fpga_reg.cpp"
                , "line":97
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Type: Register"
            }
            , {
              "type":"text"
              , "text":"1 register of width 64 bits and depth 1"
            }
            , {
              "type":"brief"
              , "text":"Register,\n1 reg, 64 width by 1 depth"
            }
          ]
        }
        , {
          "name":"SimpleMath.B0"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [8, 2, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [8, 2, 0, 0, 0]
                }
              ]
            }
          ]
        }
        , {
          "name":"SimpleMath.B1"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [1, 66, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"fpga_reg.cpp:97"
                  , "type":"resource"
                  , "data":
                  [1, 66, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/fpga_reg/build/src/fpga_reg.cpp"
                        , "line":97
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"fpga_reg.cpp:97"
                  , "type":"resource"
                  , "data":
                  [152, 65, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/fpga_reg/build/src/fpga_reg.cpp"
                        , "line":97
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"64-bit Integer Compare"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [88, 1, 0, 0, 0]
                    }
                    , {
                      "name":"64-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [64, 64, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"SimpleMath.B2"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [0, 2051, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [0, 3, 0, 0, 0]
                }
                , {
                  "name":"fpga_reg.cpp:93"
                  , "type":"resource"
                  , "data":
                  [0, 2048, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/fpga_reg/build/src/fpga_reg.cpp"
                        , "line":93
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [105, 35, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"fpga_reg.cpp:91"
                  , "type":"resource"
                  , "data":
                  [65, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/fpga_reg/build/src/fpga_reg.cpp"
                        , "line":91
                      }
                    ]
                  ]
                }
                , {
                  "name":"fpga_reg.cpp:92"
                  , "type":"resource"
                  , "data":
                  [40, 35, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/fpga_reg/build/src/fpga_reg.cpp"
                        , "line":92
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [8, 6, 0, 0, 1]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"fpga_reg.cpp:92"
                  , "type":"resource"
                  , "data":
                  [8, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/fpga_reg/build/src/fpga_reg.cpp"
                        , "line":92
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"fpga_reg.cpp:93"
                  , "type":"resource"
                  , "data":
                  [3022, 7, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/fpga_reg/build/src/fpga_reg.cpp"
                        , "line":93
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":64
                      , "data":
                      [1664, 0, 0, 0, 0]
                    }
                    , {
                      "name":"64-bit Integer Compare"
                      , "type":"resource"
                      , "count":64
                      , "data":
                      [1344, 0, 0, 0, 0]
                    }
                    , {
                      "name":"On-chip Read-Only Memory Lookup"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [14, 7, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"Read from 2048 bit ROM. "
                        }
                        , {
                          "type":"text"
                          , "text":"Read from 2048 bit ROM. A copy of the ROM is created for each access."
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"SimpleMath.B3"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [732, 4201, 3, 0, 108]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [732, 4201, 3, 0, 108]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [105, 35, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [31, 0, 0, 0, 0]
                }
                , {
                  "name":"fpga_reg.cpp:91"
                  , "type":"resource"
                  , "data":
                  [34, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/fpga_reg/build/src/fpga_reg.cpp"
                        , "line":91
                      }
                    ]
                  ]
                }
                , {
                  "name":"fpga_reg.cpp:97"
                  , "type":"resource"
                  , "data":
                  [40, 35, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/fpga_reg/build/src/fpga_reg.cpp"
                        , "line":97
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [20, 16, 1, 0, 7]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [866, 320, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/fpga_reg/build/src/fpga_reg.cpp"
                        , "line":0
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":31
                      , "data":
                      [866, 320, 0, 0, 0]
                    }
                  ]
                }
                , {
                  "name":"fpga_reg.cpp:91"
                  , "type":"resource"
                  , "data":
                  [934, 128, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/fpga_reg/build/src/fpga_reg.cpp"
                        , "line":91
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":33
                      , "data":
                      [882, 128, 0, 0, 0]
                    }
                    , {
                      "name":"65-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [52, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"fpga_reg.cpp:97"
                  , "type":"resource"
                  , "data":
                  [30, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/fpga_reg/build/src/fpga_reg.cpp"
                        , "line":97
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":5
                      , "data":
                      [3, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                    , {
                      "name":"65-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [22, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"fpga_reg.cpp:99"
                  , "type":"resource"
                  , "data":
                  [360, 440, 13, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/fpga_reg/build/src/fpga_reg.cpp"
                        , "line":99
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [360, 440, 13, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Prefetching LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Prefetching LSU"
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"fpga_reg.cpp:117"
                  , "type":"resource"
                  , "data":
                  [4064, 0, 0, 96, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/fpga_reg/build/src/fpga_reg.cpp"
                        , "line":117
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":128
                      , "data":
                      [2016, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Multiply"
                      , "type":"resource"
                      , "count":64
                      , "data":
                      [2048, 0, 0, 96, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"fpga_reg.cpp:139"
                  , "type":"resource"
                  , "data":
                  [390, 2128, 0, 0, 31]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/fpga_reg/build/src/fpga_reg.cpp"
                        , "line":139
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [390, 2128, 0, 0, 31]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"SimpleMath.B4"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [5, 8, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [5, 8, 0, 0, 0]
                }
              ]
            }
          ]
        }
      ]
    }
  ]
}
