Info: Generated by version: 18.0 build 219
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /export/home/stoy/altera/work/ex1/osc1/pll2.ip --block-symbol-file --output-directory=/export/home/stoy/altera/work/ex1/osc1/pll2 --family="Arria 10" --part=10AX115S2F45I1SG
Info: pll2.iopll_0: Able to implement PLL with user settings
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /export/home/stoy/altera/work/ex1/osc1/pll2.ip --synthesis=VERILOG --output-directory=/export/home/stoy/altera/work/ex1/osc1/pll2 --family="Arria 10" --part=10AX115S2F45I1SG
Info: pll2.iopll_0: Able to implement PLL with user settings
Info: pll2: "Transforming system: pll2"
Info: pll2: Running transform generation_view_transform
Info: pll2: Running transform generation_view_transform took 0.000s
Info: iopll_0: Running transform generation_view_transform
Info: iopll_0: Running transform generation_view_transform took 0.000s
Info: pll2: Running transform interconnect_transform_chooser
Info: pll2: Running transform interconnect_transform_chooser took 0.009s
Info: pll2: "Naming system components in system: pll2"
Info: pll2: "Processing generation queue"
Info: pll2: "Generating: pll2"
Info: pll2: "Generating: pll2_altera_iopll_180_boj57la"
Info: pll2: Done "pll2" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in pll2. No files generated.
Info: Finished: Generate IP Core Documentation
