|SEG7_Controller_testbench
FPGA_clk => FPGA_clk.IN3
incr_btn => incr_btn.IN1
decr_btn => decr_btn.IN1
rst => rst.IN1
LED_segments[0] <= LED_7SEG_Controller:U_controller.LED_7SEG
LED_segments[1] <= LED_7SEG_Controller:U_controller.LED_7SEG
LED_segments[2] <= LED_7SEG_Controller:U_controller.LED_7SEG
LED_segments[3] <= LED_7SEG_Controller:U_controller.LED_7SEG
LED_segments[4] <= LED_7SEG_Controller:U_controller.LED_7SEG
LED_segments[5] <= LED_7SEG_Controller:U_controller.LED_7SEG
LED_segments[6] <= LED_7SEG_Controller:U_controller.LED_7SEG
LED_dot <= LED_7SEG_Controller:U_controller.LED_dot
LED_en[0] <= LED_7SEG_Controller:U_controller.LED_enables
LED_en[1] <= LED_7SEG_Controller:U_controller.LED_enables
LED_en[2] <= LED_7SEG_Controller:U_controller.LED_enables
LED_en[3] <= LED_7SEG_Controller:U_controller.LED_enables


|SEG7_Controller_testbench|btn_debouncer:debouncer_incr
btn => counter.OUTPUTSELECT
btn => counter.OUTPUTSELECT
btn => counter.OUTPUTSELECT
btn => counter.OUTPUTSELECT
btn => counter.OUTPUTSELECT
btn => counter.OUTPUTSELECT
btn => counter.OUTPUTSELECT
btn => counter.OUTPUTSELECT
btn => counter.OUTPUTSELECT
btn => counter.OUTPUTSELECT
btn => counter.OUTPUTSELECT
btn => counter.OUTPUTSELECT
btn => counter.OUTPUTSELECT
btn => counter.OUTPUTSELECT
btn => counter.OUTPUTSELECT
btn => counter.OUTPUTSELECT
btn => counter.OUTPUTSELECT
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => counter[14].CLK
clk => counter[15].CLK
clk => counter[16].CLK
debounced_btn <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|SEG7_Controller_testbench|btn_debouncer:debouncer_decr
btn => counter.OUTPUTSELECT
btn => counter.OUTPUTSELECT
btn => counter.OUTPUTSELECT
btn => counter.OUTPUTSELECT
btn => counter.OUTPUTSELECT
btn => counter.OUTPUTSELECT
btn => counter.OUTPUTSELECT
btn => counter.OUTPUTSELECT
btn => counter.OUTPUTSELECT
btn => counter.OUTPUTSELECT
btn => counter.OUTPUTSELECT
btn => counter.OUTPUTSELECT
btn => counter.OUTPUTSELECT
btn => counter.OUTPUTSELECT
btn => counter.OUTPUTSELECT
btn => counter.OUTPUTSELECT
btn => counter.OUTPUTSELECT
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => counter[14].CLK
clk => counter[15].CLK
clk => counter[16].CLK
debounced_btn <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|SEG7_Controller_testbench|from_BCD_to_7SEG:bcd_to_7seg
bin[0] => Decoder0.IN3
bin[1] => Decoder0.IN2
bin[2] => Decoder0.IN1
bin[3] => Decoder0.IN0
LED_7[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
LED_7[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
LED_7[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
LED_7[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
LED_7[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
LED_7[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
LED_7[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|SEG7_Controller_testbench|LED_7SEG_Controller:U_controller
en_w => LED_regs[0][7].ENA
en_w => LED_regs[0][6].ENA
en_w => LED_regs[0][5].ENA
en_w => LED_regs[0][4].ENA
en_w => LED_regs[0][3].ENA
en_w => LED_regs[0][2].ENA
en_w => LED_regs[0][1].ENA
en_w => LED_regs[0][0].ENA
en_w => LED_regs[1][7].ENA
en_w => LED_regs[1][6].ENA
en_w => LED_regs[1][5].ENA
en_w => LED_regs[1][4].ENA
en_w => LED_regs[1][3].ENA
en_w => LED_regs[1][2].ENA
en_w => LED_regs[1][1].ENA
en_w => LED_regs[1][0].ENA
en_w => LED_regs[2][7].ENA
en_w => LED_regs[2][6].ENA
en_w => LED_regs[2][5].ENA
en_w => LED_regs[2][4].ENA
en_w => LED_regs[2][3].ENA
en_w => LED_regs[2][2].ENA
en_w => LED_regs[2][1].ENA
en_w => LED_regs[2][0].ENA
en_w => LED_regs[3][7].ENA
en_w => LED_regs[3][6].ENA
en_w => LED_regs[3][5].ENA
en_w => LED_regs[3][4].ENA
en_w => LED_regs[3][3].ENA
en_w => LED_regs[3][2].ENA
en_w => LED_regs[3][1].ENA
en_w => LED_regs[3][0].ENA
waddr[0] => Decoder0.IN1
waddr[1] => Decoder0.IN0
data[0] => LED_regs.DATAB
data[0] => LED_regs.DATAB
data[0] => LED_regs.DATAB
data[0] => LED_regs.DATAB
data[1] => LED_regs.DATAB
data[1] => LED_regs.DATAB
data[1] => LED_regs.DATAB
data[1] => LED_regs.DATAB
data[2] => LED_regs.DATAB
data[2] => LED_regs.DATAB
data[2] => LED_regs.DATAB
data[2] => LED_regs.DATAB
data[3] => LED_regs.DATAB
data[3] => LED_regs.DATAB
data[3] => LED_regs.DATAB
data[3] => LED_regs.DATAB
data[4] => LED_regs.DATAB
data[4] => LED_regs.DATAB
data[4] => LED_regs.DATAB
data[4] => LED_regs.DATAB
data[5] => LED_regs.DATAB
data[5] => LED_regs.DATAB
data[5] => LED_regs.DATAB
data[5] => LED_regs.DATAB
data[6] => LED_regs.DATAB
data[6] => LED_regs.DATAB
data[6] => LED_regs.DATAB
data[6] => LED_regs.DATAB
data[7] => LED_regs.DATAB
data[7] => LED_regs.DATAB
data[7] => LED_regs.DATAB
data[7] => LED_regs.DATAB
clk => clk.IN1
rst => rst.IN1
LED_enables[0] <= LED_enables.DB_MAX_OUTPUT_PORT_TYPE
LED_enables[1] <= LED_enables.DB_MAX_OUTPUT_PORT_TYPE
LED_enables[2] <= LED_enables.DB_MAX_OUTPUT_PORT_TYPE
LED_enables[3] <= LED_enables.DB_MAX_OUTPUT_PORT_TYPE
LED_7SEG[0] <= LED_7SEG.DB_MAX_OUTPUT_PORT_TYPE
LED_7SEG[1] <= LED_7SEG.DB_MAX_OUTPUT_PORT_TYPE
LED_7SEG[2] <= LED_7SEG.DB_MAX_OUTPUT_PORT_TYPE
LED_7SEG[3] <= LED_7SEG.DB_MAX_OUTPUT_PORT_TYPE
LED_7SEG[4] <= LED_7SEG.DB_MAX_OUTPUT_PORT_TYPE
LED_7SEG[5] <= LED_7SEG.DB_MAX_OUTPUT_PORT_TYPE
LED_7SEG[6] <= LED_7SEG.DB_MAX_OUTPUT_PORT_TYPE
LED_dot <= LED_dot.DB_MAX_OUTPUT_PORT_TYPE


|SEG7_Controller_testbench|LED_7SEG_Controller:U_controller|clk_divider:clk_div
clk => clk_div~reg0.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => counter[14].CLK
clk => counter[15].CLK
clk => counter[16].CLK
clk => counter[17].CLK
clk => counter[18].CLK
clk => counter[19].CLK
clk => counter[20].CLK
clk => counter[21].CLK
clk => counter[22].CLK
clk => counter[23].CLK
clk => counter[24].CLK
clk => counter[25].CLK
clk => counter[26].CLK
clk => counter[27].CLK
clk => counter[28].CLK
clk => counter[29].CLK
clk => counter[30].CLK
clk => counter[31].CLK
rst => clk_div~reg0.ACLR
rst => counter[0].ACLR
rst => counter[1].ACLR
rst => counter[2].ACLR
rst => counter[3].ACLR
rst => counter[4].ACLR
rst => counter[5].ACLR
rst => counter[6].ACLR
rst => counter[7].ACLR
rst => counter[8].ACLR
rst => counter[9].ACLR
rst => counter[10].ACLR
rst => counter[11].ACLR
rst => counter[12].ACLR
rst => counter[13].ACLR
rst => counter[14].ACLR
rst => counter[15].ACLR
rst => counter[16].ACLR
rst => counter[17].ACLR
rst => counter[18].ACLR
rst => counter[19].ACLR
rst => counter[20].ACLR
rst => counter[21].ACLR
rst => counter[22].ACLR
rst => counter[23].ACLR
rst => counter[24].ACLR
rst => counter[25].ACLR
rst => counter[26].ACLR
rst => counter[27].ACLR
rst => counter[28].ACLR
rst => counter[29].ACLR
rst => counter[30].ACLR
rst => counter[31].ACLR
clk_div <= clk_div~reg0.DB_MAX_OUTPUT_PORT_TYPE


