|MIPS_Processor
iCLK => mem:IMem.clk
iCLK => mem:DMem.clk
iCLK => regFile:X_RegFile.i_CLK
iCLK => pc:X_PC.i_CLK
iRST => regFile:X_RegFile.i_RST
iRST => pc:X_PC.i_RST
iInstLd => mem:IMem.we
iInstLd => s_IMemAddr[11].OUTPUTSELECT
iInstLd => s_IMemAddr[10].OUTPUTSELECT
iInstLd => s_IMemAddr[9].OUTPUTSELECT
iInstLd => s_IMemAddr[8].OUTPUTSELECT
iInstLd => s_IMemAddr[7].OUTPUTSELECT
iInstLd => s_IMemAddr[6].OUTPUTSELECT
iInstLd => s_IMemAddr[5].OUTPUTSELECT
iInstLd => s_IMemAddr[4].OUTPUTSELECT
iInstLd => s_IMemAddr[3].OUTPUTSELECT
iInstLd => s_IMemAddr[2].OUTPUTSELECT
iInstAddr[0] => ~NO_FANOUT~
iInstAddr[1] => ~NO_FANOUT~
iInstAddr[2] => s_IMemAddr[2].DATAA
iInstAddr[3] => s_IMemAddr[3].DATAA
iInstAddr[4] => s_IMemAddr[4].DATAA
iInstAddr[5] => s_IMemAddr[5].DATAA
iInstAddr[6] => s_IMemAddr[6].DATAA
iInstAddr[7] => s_IMemAddr[7].DATAA
iInstAddr[8] => s_IMemAddr[8].DATAA
iInstAddr[9] => s_IMemAddr[9].DATAA
iInstAddr[10] => s_IMemAddr[10].DATAA
iInstAddr[11] => s_IMemAddr[11].DATAA
iInstAddr[12] => ~NO_FANOUT~
iInstAddr[13] => ~NO_FANOUT~
iInstAddr[14] => ~NO_FANOUT~
iInstAddr[15] => ~NO_FANOUT~
iInstAddr[16] => ~NO_FANOUT~
iInstAddr[17] => ~NO_FANOUT~
iInstAddr[18] => ~NO_FANOUT~
iInstAddr[19] => ~NO_FANOUT~
iInstAddr[20] => ~NO_FANOUT~
iInstAddr[21] => ~NO_FANOUT~
iInstAddr[22] => ~NO_FANOUT~
iInstAddr[23] => ~NO_FANOUT~
iInstAddr[24] => ~NO_FANOUT~
iInstAddr[25] => ~NO_FANOUT~
iInstAddr[26] => ~NO_FANOUT~
iInstAddr[27] => ~NO_FANOUT~
iInstAddr[28] => ~NO_FANOUT~
iInstAddr[29] => ~NO_FANOUT~
iInstAddr[30] => ~NO_FANOUT~
iInstAddr[31] => ~NO_FANOUT~
iInstExt[0] => mem:IMem.data[0]
iInstExt[1] => mem:IMem.data[1]
iInstExt[2] => mem:IMem.data[2]
iInstExt[3] => mem:IMem.data[3]
iInstExt[4] => mem:IMem.data[4]
iInstExt[5] => mem:IMem.data[5]
iInstExt[6] => mem:IMem.data[6]
iInstExt[7] => mem:IMem.data[7]
iInstExt[8] => mem:IMem.data[8]
iInstExt[9] => mem:IMem.data[9]
iInstExt[10] => mem:IMem.data[10]
iInstExt[11] => mem:IMem.data[11]
iInstExt[12] => mem:IMem.data[12]
iInstExt[13] => mem:IMem.data[13]
iInstExt[14] => mem:IMem.data[14]
iInstExt[15] => mem:IMem.data[15]
iInstExt[16] => mem:IMem.data[16]
iInstExt[17] => mem:IMem.data[17]
iInstExt[18] => mem:IMem.data[18]
iInstExt[19] => mem:IMem.data[19]
iInstExt[20] => mem:IMem.data[20]
iInstExt[21] => mem:IMem.data[21]
iInstExt[22] => mem:IMem.data[22]
iInstExt[23] => mem:IMem.data[23]
iInstExt[24] => mem:IMem.data[24]
iInstExt[25] => mem:IMem.data[25]
iInstExt[26] => mem:IMem.data[26]
iInstExt[27] => mem:IMem.data[27]
iInstExt[28] => mem:IMem.data[28]
iInstExt[29] => mem:IMem.data[29]
iInstExt[30] => mem:IMem.data[30]
iInstExt[31] => mem:IMem.data[31]
oALUOut[0] <= ALU:X_ALU.o_Out1[0]
oALUOut[1] <= ALU:X_ALU.o_Out1[1]
oALUOut[2] <= ALU:X_ALU.o_Out1[2]
oALUOut[3] <= ALU:X_ALU.o_Out1[3]
oALUOut[4] <= ALU:X_ALU.o_Out1[4]
oALUOut[5] <= ALU:X_ALU.o_Out1[5]
oALUOut[6] <= ALU:X_ALU.o_Out1[6]
oALUOut[7] <= ALU:X_ALU.o_Out1[7]
oALUOut[8] <= ALU:X_ALU.o_Out1[8]
oALUOut[9] <= ALU:X_ALU.o_Out1[9]
oALUOut[10] <= ALU:X_ALU.o_Out1[10]
oALUOut[11] <= ALU:X_ALU.o_Out1[11]
oALUOut[12] <= ALU:X_ALU.o_Out1[12]
oALUOut[13] <= ALU:X_ALU.o_Out1[13]
oALUOut[14] <= ALU:X_ALU.o_Out1[14]
oALUOut[15] <= ALU:X_ALU.o_Out1[15]
oALUOut[16] <= ALU:X_ALU.o_Out1[16]
oALUOut[17] <= ALU:X_ALU.o_Out1[17]
oALUOut[18] <= ALU:X_ALU.o_Out1[18]
oALUOut[19] <= ALU:X_ALU.o_Out1[19]
oALUOut[20] <= ALU:X_ALU.o_Out1[20]
oALUOut[21] <= ALU:X_ALU.o_Out1[21]
oALUOut[22] <= ALU:X_ALU.o_Out1[22]
oALUOut[23] <= ALU:X_ALU.o_Out1[23]
oALUOut[24] <= ALU:X_ALU.o_Out1[24]
oALUOut[25] <= ALU:X_ALU.o_Out1[25]
oALUOut[26] <= ALU:X_ALU.o_Out1[26]
oALUOut[27] <= ALU:X_ALU.o_Out1[27]
oALUOut[28] <= ALU:X_ALU.o_Out1[28]
oALUOut[29] <= ALU:X_ALU.o_Out1[29]
oALUOut[30] <= ALU:X_ALU.o_Out1[30]
oALUOut[31] <= ALU:X_ALU.o_Out1[31]


|MIPS_Processor|mem:IMem
clk => ram~42.CLK
clk => ram~0.CLK
clk => ram~1.CLK
clk => ram~2.CLK
clk => ram~3.CLK
clk => ram~4.CLK
clk => ram~5.CLK
clk => ram~6.CLK
clk => ram~7.CLK
clk => ram~8.CLK
clk => ram~9.CLK
clk => ram~10.CLK
clk => ram~11.CLK
clk => ram~12.CLK
clk => ram~13.CLK
clk => ram~14.CLK
clk => ram~15.CLK
clk => ram~16.CLK
clk => ram~17.CLK
clk => ram~18.CLK
clk => ram~19.CLK
clk => ram~20.CLK
clk => ram~21.CLK
clk => ram~22.CLK
clk => ram~23.CLK
clk => ram~24.CLK
clk => ram~25.CLK
clk => ram~26.CLK
clk => ram~27.CLK
clk => ram~28.CLK
clk => ram~29.CLK
clk => ram~30.CLK
clk => ram~31.CLK
clk => ram~32.CLK
clk => ram~33.CLK
clk => ram~34.CLK
clk => ram~35.CLK
clk => ram~36.CLK
clk => ram~37.CLK
clk => ram~38.CLK
clk => ram~39.CLK
clk => ram~40.CLK
clk => ram~41.CLK
clk => ram.CLK0
addr[0] => ram~9.DATAIN
addr[0] => ram.WADDR
addr[0] => ram.RADDR
addr[1] => ram~8.DATAIN
addr[1] => ram.WADDR1
addr[1] => ram.RADDR1
addr[2] => ram~7.DATAIN
addr[2] => ram.WADDR2
addr[2] => ram.RADDR2
addr[3] => ram~6.DATAIN
addr[3] => ram.WADDR3
addr[3] => ram.RADDR3
addr[4] => ram~5.DATAIN
addr[4] => ram.WADDR4
addr[4] => ram.RADDR4
addr[5] => ram~4.DATAIN
addr[5] => ram.WADDR5
addr[5] => ram.RADDR5
addr[6] => ram~3.DATAIN
addr[6] => ram.WADDR6
addr[6] => ram.RADDR6
addr[7] => ram~2.DATAIN
addr[7] => ram.WADDR7
addr[7] => ram.RADDR7
addr[8] => ram~1.DATAIN
addr[8] => ram.WADDR8
addr[8] => ram.RADDR8
addr[9] => ram~0.DATAIN
addr[9] => ram.WADDR9
addr[9] => ram.RADDR9
data[0] => ram~41.DATAIN
data[0] => ram.DATAIN
data[1] => ram~40.DATAIN
data[1] => ram.DATAIN1
data[2] => ram~39.DATAIN
data[2] => ram.DATAIN2
data[3] => ram~38.DATAIN
data[3] => ram.DATAIN3
data[4] => ram~37.DATAIN
data[4] => ram.DATAIN4
data[5] => ram~36.DATAIN
data[5] => ram.DATAIN5
data[6] => ram~35.DATAIN
data[6] => ram.DATAIN6
data[7] => ram~34.DATAIN
data[7] => ram.DATAIN7
data[8] => ram~33.DATAIN
data[8] => ram.DATAIN8
data[9] => ram~32.DATAIN
data[9] => ram.DATAIN9
data[10] => ram~31.DATAIN
data[10] => ram.DATAIN10
data[11] => ram~30.DATAIN
data[11] => ram.DATAIN11
data[12] => ram~29.DATAIN
data[12] => ram.DATAIN12
data[13] => ram~28.DATAIN
data[13] => ram.DATAIN13
data[14] => ram~27.DATAIN
data[14] => ram.DATAIN14
data[15] => ram~26.DATAIN
data[15] => ram.DATAIN15
data[16] => ram~25.DATAIN
data[16] => ram.DATAIN16
data[17] => ram~24.DATAIN
data[17] => ram.DATAIN17
data[18] => ram~23.DATAIN
data[18] => ram.DATAIN18
data[19] => ram~22.DATAIN
data[19] => ram.DATAIN19
data[20] => ram~21.DATAIN
data[20] => ram.DATAIN20
data[21] => ram~20.DATAIN
data[21] => ram.DATAIN21
data[22] => ram~19.DATAIN
data[22] => ram.DATAIN22
data[23] => ram~18.DATAIN
data[23] => ram.DATAIN23
data[24] => ram~17.DATAIN
data[24] => ram.DATAIN24
data[25] => ram~16.DATAIN
data[25] => ram.DATAIN25
data[26] => ram~15.DATAIN
data[26] => ram.DATAIN26
data[27] => ram~14.DATAIN
data[27] => ram.DATAIN27
data[28] => ram~13.DATAIN
data[28] => ram.DATAIN28
data[29] => ram~12.DATAIN
data[29] => ram.DATAIN29
data[30] => ram~11.DATAIN
data[30] => ram.DATAIN30
data[31] => ram~10.DATAIN
data[31] => ram.DATAIN31
we => ram~42.DATAIN
we => ram.WE
q[0] <= ram.DATAOUT
q[1] <= ram.DATAOUT1
q[2] <= ram.DATAOUT2
q[3] <= ram.DATAOUT3
q[4] <= ram.DATAOUT4
q[5] <= ram.DATAOUT5
q[6] <= ram.DATAOUT6
q[7] <= ram.DATAOUT7
q[8] <= ram.DATAOUT8
q[9] <= ram.DATAOUT9
q[10] <= ram.DATAOUT10
q[11] <= ram.DATAOUT11
q[12] <= ram.DATAOUT12
q[13] <= ram.DATAOUT13
q[14] <= ram.DATAOUT14
q[15] <= ram.DATAOUT15
q[16] <= ram.DATAOUT16
q[17] <= ram.DATAOUT17
q[18] <= ram.DATAOUT18
q[19] <= ram.DATAOUT19
q[20] <= ram.DATAOUT20
q[21] <= ram.DATAOUT21
q[22] <= ram.DATAOUT22
q[23] <= ram.DATAOUT23
q[24] <= ram.DATAOUT24
q[25] <= ram.DATAOUT25
q[26] <= ram.DATAOUT26
q[27] <= ram.DATAOUT27
q[28] <= ram.DATAOUT28
q[29] <= ram.DATAOUT29
q[30] <= ram.DATAOUT30
q[31] <= ram.DATAOUT31


|MIPS_Processor|mem:DMem
clk => ram~42.CLK
clk => ram~0.CLK
clk => ram~1.CLK
clk => ram~2.CLK
clk => ram~3.CLK
clk => ram~4.CLK
clk => ram~5.CLK
clk => ram~6.CLK
clk => ram~7.CLK
clk => ram~8.CLK
clk => ram~9.CLK
clk => ram~10.CLK
clk => ram~11.CLK
clk => ram~12.CLK
clk => ram~13.CLK
clk => ram~14.CLK
clk => ram~15.CLK
clk => ram~16.CLK
clk => ram~17.CLK
clk => ram~18.CLK
clk => ram~19.CLK
clk => ram~20.CLK
clk => ram~21.CLK
clk => ram~22.CLK
clk => ram~23.CLK
clk => ram~24.CLK
clk => ram~25.CLK
clk => ram~26.CLK
clk => ram~27.CLK
clk => ram~28.CLK
clk => ram~29.CLK
clk => ram~30.CLK
clk => ram~31.CLK
clk => ram~32.CLK
clk => ram~33.CLK
clk => ram~34.CLK
clk => ram~35.CLK
clk => ram~36.CLK
clk => ram~37.CLK
clk => ram~38.CLK
clk => ram~39.CLK
clk => ram~40.CLK
clk => ram~41.CLK
clk => ram.CLK0
addr[0] => ram~9.DATAIN
addr[0] => ram.WADDR
addr[0] => ram.RADDR
addr[1] => ram~8.DATAIN
addr[1] => ram.WADDR1
addr[1] => ram.RADDR1
addr[2] => ram~7.DATAIN
addr[2] => ram.WADDR2
addr[2] => ram.RADDR2
addr[3] => ram~6.DATAIN
addr[3] => ram.WADDR3
addr[3] => ram.RADDR3
addr[4] => ram~5.DATAIN
addr[4] => ram.WADDR4
addr[4] => ram.RADDR4
addr[5] => ram~4.DATAIN
addr[5] => ram.WADDR5
addr[5] => ram.RADDR5
addr[6] => ram~3.DATAIN
addr[6] => ram.WADDR6
addr[6] => ram.RADDR6
addr[7] => ram~2.DATAIN
addr[7] => ram.WADDR7
addr[7] => ram.RADDR7
addr[8] => ram~1.DATAIN
addr[8] => ram.WADDR8
addr[8] => ram.RADDR8
addr[9] => ram~0.DATAIN
addr[9] => ram.WADDR9
addr[9] => ram.RADDR9
data[0] => ram~41.DATAIN
data[0] => ram.DATAIN
data[1] => ram~40.DATAIN
data[1] => ram.DATAIN1
data[2] => ram~39.DATAIN
data[2] => ram.DATAIN2
data[3] => ram~38.DATAIN
data[3] => ram.DATAIN3
data[4] => ram~37.DATAIN
data[4] => ram.DATAIN4
data[5] => ram~36.DATAIN
data[5] => ram.DATAIN5
data[6] => ram~35.DATAIN
data[6] => ram.DATAIN6
data[7] => ram~34.DATAIN
data[7] => ram.DATAIN7
data[8] => ram~33.DATAIN
data[8] => ram.DATAIN8
data[9] => ram~32.DATAIN
data[9] => ram.DATAIN9
data[10] => ram~31.DATAIN
data[10] => ram.DATAIN10
data[11] => ram~30.DATAIN
data[11] => ram.DATAIN11
data[12] => ram~29.DATAIN
data[12] => ram.DATAIN12
data[13] => ram~28.DATAIN
data[13] => ram.DATAIN13
data[14] => ram~27.DATAIN
data[14] => ram.DATAIN14
data[15] => ram~26.DATAIN
data[15] => ram.DATAIN15
data[16] => ram~25.DATAIN
data[16] => ram.DATAIN16
data[17] => ram~24.DATAIN
data[17] => ram.DATAIN17
data[18] => ram~23.DATAIN
data[18] => ram.DATAIN18
data[19] => ram~22.DATAIN
data[19] => ram.DATAIN19
data[20] => ram~21.DATAIN
data[20] => ram.DATAIN20
data[21] => ram~20.DATAIN
data[21] => ram.DATAIN21
data[22] => ram~19.DATAIN
data[22] => ram.DATAIN22
data[23] => ram~18.DATAIN
data[23] => ram.DATAIN23
data[24] => ram~17.DATAIN
data[24] => ram.DATAIN24
data[25] => ram~16.DATAIN
data[25] => ram.DATAIN25
data[26] => ram~15.DATAIN
data[26] => ram.DATAIN26
data[27] => ram~14.DATAIN
data[27] => ram.DATAIN27
data[28] => ram~13.DATAIN
data[28] => ram.DATAIN28
data[29] => ram~12.DATAIN
data[29] => ram.DATAIN29
data[30] => ram~11.DATAIN
data[30] => ram.DATAIN30
data[31] => ram~10.DATAIN
data[31] => ram.DATAIN31
we => ram~42.DATAIN
we => ram.WE
q[0] <= ram.DATAOUT
q[1] <= ram.DATAOUT1
q[2] <= ram.DATAOUT2
q[3] <= ram.DATAOUT3
q[4] <= ram.DATAOUT4
q[5] <= ram.DATAOUT5
q[6] <= ram.DATAOUT6
q[7] <= ram.DATAOUT7
q[8] <= ram.DATAOUT8
q[9] <= ram.DATAOUT9
q[10] <= ram.DATAOUT10
q[11] <= ram.DATAOUT11
q[12] <= ram.DATAOUT12
q[13] <= ram.DATAOUT13
q[14] <= ram.DATAOUT14
q[15] <= ram.DATAOUT15
q[16] <= ram.DATAOUT16
q[17] <= ram.DATAOUT17
q[18] <= ram.DATAOUT18
q[19] <= ram.DATAOUT19
q[20] <= ram.DATAOUT20
q[21] <= ram.DATAOUT21
q[22] <= ram.DATAOUT22
q[23] <= ram.DATAOUT23
q[24] <= ram.DATAOUT24
q[25] <= ram.DATAOUT25
q[26] <= ram.DATAOUT26
q[27] <= ram.DATAOUT27
q[28] <= ram.DATAOUT28
q[29] <= ram.DATAOUT29
q[30] <= ram.DATAOUT30
q[31] <= ram.DATAOUT31


|MIPS_Processor|regFile:X_RegFile
i_CLK => reg_N:REG0.i_CLK
i_CLK => reg_N:G_NBit_REG:1:REGI.i_CLK
i_CLK => reg_N:G_NBit_REG:2:REGI.i_CLK
i_CLK => reg_N:G_NBit_REG:3:REGI.i_CLK
i_CLK => reg_N:G_NBit_REG:4:REGI.i_CLK
i_CLK => reg_N:G_NBit_REG:5:REGI.i_CLK
i_CLK => reg_N:G_NBit_REG:6:REGI.i_CLK
i_CLK => reg_N:G_NBit_REG:7:REGI.i_CLK
i_CLK => reg_N:G_NBit_REG:8:REGI.i_CLK
i_CLK => reg_N:G_NBit_REG:9:REGI.i_CLK
i_CLK => reg_N:G_NBit_REG:10:REGI.i_CLK
i_CLK => reg_N:G_NBit_REG:11:REGI.i_CLK
i_CLK => reg_N:G_NBit_REG:12:REGI.i_CLK
i_CLK => reg_N:G_NBit_REG:13:REGI.i_CLK
i_CLK => reg_N:G_NBit_REG:14:REGI.i_CLK
i_CLK => reg_N:G_NBit_REG:15:REGI.i_CLK
i_CLK => reg_N:G_NBit_REG:16:REGI.i_CLK
i_CLK => reg_N:G_NBit_REG:17:REGI.i_CLK
i_CLK => reg_N:G_NBit_REG:18:REGI.i_CLK
i_CLK => reg_N:G_NBit_REG:19:REGI.i_CLK
i_CLK => reg_N:G_NBit_REG:20:REGI.i_CLK
i_CLK => reg_N:G_NBit_REG:21:REGI.i_CLK
i_CLK => reg_N:G_NBit_REG:22:REGI.i_CLK
i_CLK => reg_N:G_NBit_REG:23:REGI.i_CLK
i_CLK => reg_N:G_NBit_REG:24:REGI.i_CLK
i_CLK => reg_N:G_NBit_REG:25:REGI.i_CLK
i_CLK => reg_N:G_NBit_REG:26:REGI.i_CLK
i_CLK => reg_N:G_NBit_REG:27:REGI.i_CLK
i_CLK => reg_N:G_NBit_REG:28:REGI.i_CLK
i_CLK => reg_N:G_NBit_REG:29:REGI.i_CLK
i_CLK => reg_N:G_NBit_REG:30:REGI.i_CLK
i_CLK => reg_N:G_NBit_REG:31:REGI.i_CLK
i_S[0] => decode5to1:G_Decode.i_S[0]
i_S[1] => decode5to1:G_Decode.i_S[1]
i_S[2] => decode5to1:G_Decode.i_S[2]
i_S[3] => decode5to1:G_Decode.i_S[3]
i_S[4] => decode5to1:G_Decode.i_S[4]
i_R1[0] => mux32t1_32:MUX1.i_S[0]
i_R1[1] => mux32t1_32:MUX1.i_S[1]
i_R1[2] => mux32t1_32:MUX1.i_S[2]
i_R1[3] => mux32t1_32:MUX1.i_S[3]
i_R1[4] => mux32t1_32:MUX1.i_S[4]
i_R2[0] => mux32t1_32:MUX2.i_S[0]
i_R2[1] => mux32t1_32:MUX2.i_S[1]
i_R2[2] => mux32t1_32:MUX2.i_S[2]
i_R2[3] => mux32t1_32:MUX2.i_S[3]
i_R2[4] => mux32t1_32:MUX2.i_S[4]
i_WE => decode5to1:G_Decode.i_E
i_RST => reg_N:G_NBit_REG:1:REGI.i_RST
i_RST => reg_N:G_NBit_REG:2:REGI.i_RST
i_RST => reg_N:G_NBit_REG:3:REGI.i_RST
i_RST => reg_N:G_NBit_REG:4:REGI.i_RST
i_RST => reg_N:G_NBit_REG:5:REGI.i_RST
i_RST => reg_N:G_NBit_REG:6:REGI.i_RST
i_RST => reg_N:G_NBit_REG:7:REGI.i_RST
i_RST => reg_N:G_NBit_REG:8:REGI.i_RST
i_RST => reg_N:G_NBit_REG:9:REGI.i_RST
i_RST => reg_N:G_NBit_REG:10:REGI.i_RST
i_RST => reg_N:G_NBit_REG:11:REGI.i_RST
i_RST => reg_N:G_NBit_REG:12:REGI.i_RST
i_RST => reg_N:G_NBit_REG:13:REGI.i_RST
i_RST => reg_N:G_NBit_REG:14:REGI.i_RST
i_RST => reg_N:G_NBit_REG:15:REGI.i_RST
i_RST => reg_N:G_NBit_REG:16:REGI.i_RST
i_RST => reg_N:G_NBit_REG:17:REGI.i_RST
i_RST => reg_N:G_NBit_REG:18:REGI.i_RST
i_RST => reg_N:G_NBit_REG:19:REGI.i_RST
i_RST => reg_N:G_NBit_REG:20:REGI.i_RST
i_RST => reg_N:G_NBit_REG:21:REGI.i_RST
i_RST => reg_N:G_NBit_REG:22:REGI.i_RST
i_RST => reg_N:G_NBit_REG:23:REGI.i_RST
i_RST => reg_N:G_NBit_REG:24:REGI.i_RST
i_RST => reg_N:G_NBit_REG:25:REGI.i_RST
i_RST => reg_N:G_NBit_REG:26:REGI.i_RST
i_RST => reg_N:G_NBit_REG:27:REGI.i_RST
i_RST => reg_N:G_NBit_REG:28:REGI.i_RST
i_RST => reg_N:G_NBit_REG:29:REGI.i_RST
i_RST => reg_N:G_NBit_REG:30:REGI.i_RST
i_RST => reg_N:G_NBit_REG:31:REGI.i_RST
i_D[0] => reg_N:REG0.i_D[0]
i_D[0] => reg_N:G_NBit_REG:1:REGI.i_D[0]
i_D[0] => reg_N:G_NBit_REG:2:REGI.i_D[0]
i_D[0] => reg_N:G_NBit_REG:3:REGI.i_D[0]
i_D[0] => reg_N:G_NBit_REG:4:REGI.i_D[0]
i_D[0] => reg_N:G_NBit_REG:5:REGI.i_D[0]
i_D[0] => reg_N:G_NBit_REG:6:REGI.i_D[0]
i_D[0] => reg_N:G_NBit_REG:7:REGI.i_D[0]
i_D[0] => reg_N:G_NBit_REG:8:REGI.i_D[0]
i_D[0] => reg_N:G_NBit_REG:9:REGI.i_D[0]
i_D[0] => reg_N:G_NBit_REG:10:REGI.i_D[0]
i_D[0] => reg_N:G_NBit_REG:11:REGI.i_D[0]
i_D[0] => reg_N:G_NBit_REG:12:REGI.i_D[0]
i_D[0] => reg_N:G_NBit_REG:13:REGI.i_D[0]
i_D[0] => reg_N:G_NBit_REG:14:REGI.i_D[0]
i_D[0] => reg_N:G_NBit_REG:15:REGI.i_D[0]
i_D[0] => reg_N:G_NBit_REG:16:REGI.i_D[0]
i_D[0] => reg_N:G_NBit_REG:17:REGI.i_D[0]
i_D[0] => reg_N:G_NBit_REG:18:REGI.i_D[0]
i_D[0] => reg_N:G_NBit_REG:19:REGI.i_D[0]
i_D[0] => reg_N:G_NBit_REG:20:REGI.i_D[0]
i_D[0] => reg_N:G_NBit_REG:21:REGI.i_D[0]
i_D[0] => reg_N:G_NBit_REG:22:REGI.i_D[0]
i_D[0] => reg_N:G_NBit_REG:23:REGI.i_D[0]
i_D[0] => reg_N:G_NBit_REG:24:REGI.i_D[0]
i_D[0] => reg_N:G_NBit_REG:25:REGI.i_D[0]
i_D[0] => reg_N:G_NBit_REG:26:REGI.i_D[0]
i_D[0] => reg_N:G_NBit_REG:27:REGI.i_D[0]
i_D[0] => reg_N:G_NBit_REG:28:REGI.i_D[0]
i_D[0] => reg_N:G_NBit_REG:29:REGI.i_D[0]
i_D[0] => reg_N:G_NBit_REG:30:REGI.i_D[0]
i_D[0] => reg_N:G_NBit_REG:31:REGI.i_D[0]
i_D[1] => reg_N:REG0.i_D[1]
i_D[1] => reg_N:G_NBit_REG:1:REGI.i_D[1]
i_D[1] => reg_N:G_NBit_REG:2:REGI.i_D[1]
i_D[1] => reg_N:G_NBit_REG:3:REGI.i_D[1]
i_D[1] => reg_N:G_NBit_REG:4:REGI.i_D[1]
i_D[1] => reg_N:G_NBit_REG:5:REGI.i_D[1]
i_D[1] => reg_N:G_NBit_REG:6:REGI.i_D[1]
i_D[1] => reg_N:G_NBit_REG:7:REGI.i_D[1]
i_D[1] => reg_N:G_NBit_REG:8:REGI.i_D[1]
i_D[1] => reg_N:G_NBit_REG:9:REGI.i_D[1]
i_D[1] => reg_N:G_NBit_REG:10:REGI.i_D[1]
i_D[1] => reg_N:G_NBit_REG:11:REGI.i_D[1]
i_D[1] => reg_N:G_NBit_REG:12:REGI.i_D[1]
i_D[1] => reg_N:G_NBit_REG:13:REGI.i_D[1]
i_D[1] => reg_N:G_NBit_REG:14:REGI.i_D[1]
i_D[1] => reg_N:G_NBit_REG:15:REGI.i_D[1]
i_D[1] => reg_N:G_NBit_REG:16:REGI.i_D[1]
i_D[1] => reg_N:G_NBit_REG:17:REGI.i_D[1]
i_D[1] => reg_N:G_NBit_REG:18:REGI.i_D[1]
i_D[1] => reg_N:G_NBit_REG:19:REGI.i_D[1]
i_D[1] => reg_N:G_NBit_REG:20:REGI.i_D[1]
i_D[1] => reg_N:G_NBit_REG:21:REGI.i_D[1]
i_D[1] => reg_N:G_NBit_REG:22:REGI.i_D[1]
i_D[1] => reg_N:G_NBit_REG:23:REGI.i_D[1]
i_D[1] => reg_N:G_NBit_REG:24:REGI.i_D[1]
i_D[1] => reg_N:G_NBit_REG:25:REGI.i_D[1]
i_D[1] => reg_N:G_NBit_REG:26:REGI.i_D[1]
i_D[1] => reg_N:G_NBit_REG:27:REGI.i_D[1]
i_D[1] => reg_N:G_NBit_REG:28:REGI.i_D[1]
i_D[1] => reg_N:G_NBit_REG:29:REGI.i_D[1]
i_D[1] => reg_N:G_NBit_REG:30:REGI.i_D[1]
i_D[1] => reg_N:G_NBit_REG:31:REGI.i_D[1]
i_D[2] => reg_N:REG0.i_D[2]
i_D[2] => reg_N:G_NBit_REG:1:REGI.i_D[2]
i_D[2] => reg_N:G_NBit_REG:2:REGI.i_D[2]
i_D[2] => reg_N:G_NBit_REG:3:REGI.i_D[2]
i_D[2] => reg_N:G_NBit_REG:4:REGI.i_D[2]
i_D[2] => reg_N:G_NBit_REG:5:REGI.i_D[2]
i_D[2] => reg_N:G_NBit_REG:6:REGI.i_D[2]
i_D[2] => reg_N:G_NBit_REG:7:REGI.i_D[2]
i_D[2] => reg_N:G_NBit_REG:8:REGI.i_D[2]
i_D[2] => reg_N:G_NBit_REG:9:REGI.i_D[2]
i_D[2] => reg_N:G_NBit_REG:10:REGI.i_D[2]
i_D[2] => reg_N:G_NBit_REG:11:REGI.i_D[2]
i_D[2] => reg_N:G_NBit_REG:12:REGI.i_D[2]
i_D[2] => reg_N:G_NBit_REG:13:REGI.i_D[2]
i_D[2] => reg_N:G_NBit_REG:14:REGI.i_D[2]
i_D[2] => reg_N:G_NBit_REG:15:REGI.i_D[2]
i_D[2] => reg_N:G_NBit_REG:16:REGI.i_D[2]
i_D[2] => reg_N:G_NBit_REG:17:REGI.i_D[2]
i_D[2] => reg_N:G_NBit_REG:18:REGI.i_D[2]
i_D[2] => reg_N:G_NBit_REG:19:REGI.i_D[2]
i_D[2] => reg_N:G_NBit_REG:20:REGI.i_D[2]
i_D[2] => reg_N:G_NBit_REG:21:REGI.i_D[2]
i_D[2] => reg_N:G_NBit_REG:22:REGI.i_D[2]
i_D[2] => reg_N:G_NBit_REG:23:REGI.i_D[2]
i_D[2] => reg_N:G_NBit_REG:24:REGI.i_D[2]
i_D[2] => reg_N:G_NBit_REG:25:REGI.i_D[2]
i_D[2] => reg_N:G_NBit_REG:26:REGI.i_D[2]
i_D[2] => reg_N:G_NBit_REG:27:REGI.i_D[2]
i_D[2] => reg_N:G_NBit_REG:28:REGI.i_D[2]
i_D[2] => reg_N:G_NBit_REG:29:REGI.i_D[2]
i_D[2] => reg_N:G_NBit_REG:30:REGI.i_D[2]
i_D[2] => reg_N:G_NBit_REG:31:REGI.i_D[2]
i_D[3] => reg_N:REG0.i_D[3]
i_D[3] => reg_N:G_NBit_REG:1:REGI.i_D[3]
i_D[3] => reg_N:G_NBit_REG:2:REGI.i_D[3]
i_D[3] => reg_N:G_NBit_REG:3:REGI.i_D[3]
i_D[3] => reg_N:G_NBit_REG:4:REGI.i_D[3]
i_D[3] => reg_N:G_NBit_REG:5:REGI.i_D[3]
i_D[3] => reg_N:G_NBit_REG:6:REGI.i_D[3]
i_D[3] => reg_N:G_NBit_REG:7:REGI.i_D[3]
i_D[3] => reg_N:G_NBit_REG:8:REGI.i_D[3]
i_D[3] => reg_N:G_NBit_REG:9:REGI.i_D[3]
i_D[3] => reg_N:G_NBit_REG:10:REGI.i_D[3]
i_D[3] => reg_N:G_NBit_REG:11:REGI.i_D[3]
i_D[3] => reg_N:G_NBit_REG:12:REGI.i_D[3]
i_D[3] => reg_N:G_NBit_REG:13:REGI.i_D[3]
i_D[3] => reg_N:G_NBit_REG:14:REGI.i_D[3]
i_D[3] => reg_N:G_NBit_REG:15:REGI.i_D[3]
i_D[3] => reg_N:G_NBit_REG:16:REGI.i_D[3]
i_D[3] => reg_N:G_NBit_REG:17:REGI.i_D[3]
i_D[3] => reg_N:G_NBit_REG:18:REGI.i_D[3]
i_D[3] => reg_N:G_NBit_REG:19:REGI.i_D[3]
i_D[3] => reg_N:G_NBit_REG:20:REGI.i_D[3]
i_D[3] => reg_N:G_NBit_REG:21:REGI.i_D[3]
i_D[3] => reg_N:G_NBit_REG:22:REGI.i_D[3]
i_D[3] => reg_N:G_NBit_REG:23:REGI.i_D[3]
i_D[3] => reg_N:G_NBit_REG:24:REGI.i_D[3]
i_D[3] => reg_N:G_NBit_REG:25:REGI.i_D[3]
i_D[3] => reg_N:G_NBit_REG:26:REGI.i_D[3]
i_D[3] => reg_N:G_NBit_REG:27:REGI.i_D[3]
i_D[3] => reg_N:G_NBit_REG:28:REGI.i_D[3]
i_D[3] => reg_N:G_NBit_REG:29:REGI.i_D[3]
i_D[3] => reg_N:G_NBit_REG:30:REGI.i_D[3]
i_D[3] => reg_N:G_NBit_REG:31:REGI.i_D[3]
i_D[4] => reg_N:REG0.i_D[4]
i_D[4] => reg_N:G_NBit_REG:1:REGI.i_D[4]
i_D[4] => reg_N:G_NBit_REG:2:REGI.i_D[4]
i_D[4] => reg_N:G_NBit_REG:3:REGI.i_D[4]
i_D[4] => reg_N:G_NBit_REG:4:REGI.i_D[4]
i_D[4] => reg_N:G_NBit_REG:5:REGI.i_D[4]
i_D[4] => reg_N:G_NBit_REG:6:REGI.i_D[4]
i_D[4] => reg_N:G_NBit_REG:7:REGI.i_D[4]
i_D[4] => reg_N:G_NBit_REG:8:REGI.i_D[4]
i_D[4] => reg_N:G_NBit_REG:9:REGI.i_D[4]
i_D[4] => reg_N:G_NBit_REG:10:REGI.i_D[4]
i_D[4] => reg_N:G_NBit_REG:11:REGI.i_D[4]
i_D[4] => reg_N:G_NBit_REG:12:REGI.i_D[4]
i_D[4] => reg_N:G_NBit_REG:13:REGI.i_D[4]
i_D[4] => reg_N:G_NBit_REG:14:REGI.i_D[4]
i_D[4] => reg_N:G_NBit_REG:15:REGI.i_D[4]
i_D[4] => reg_N:G_NBit_REG:16:REGI.i_D[4]
i_D[4] => reg_N:G_NBit_REG:17:REGI.i_D[4]
i_D[4] => reg_N:G_NBit_REG:18:REGI.i_D[4]
i_D[4] => reg_N:G_NBit_REG:19:REGI.i_D[4]
i_D[4] => reg_N:G_NBit_REG:20:REGI.i_D[4]
i_D[4] => reg_N:G_NBit_REG:21:REGI.i_D[4]
i_D[4] => reg_N:G_NBit_REG:22:REGI.i_D[4]
i_D[4] => reg_N:G_NBit_REG:23:REGI.i_D[4]
i_D[4] => reg_N:G_NBit_REG:24:REGI.i_D[4]
i_D[4] => reg_N:G_NBit_REG:25:REGI.i_D[4]
i_D[4] => reg_N:G_NBit_REG:26:REGI.i_D[4]
i_D[4] => reg_N:G_NBit_REG:27:REGI.i_D[4]
i_D[4] => reg_N:G_NBit_REG:28:REGI.i_D[4]
i_D[4] => reg_N:G_NBit_REG:29:REGI.i_D[4]
i_D[4] => reg_N:G_NBit_REG:30:REGI.i_D[4]
i_D[4] => reg_N:G_NBit_REG:31:REGI.i_D[4]
i_D[5] => reg_N:REG0.i_D[5]
i_D[5] => reg_N:G_NBit_REG:1:REGI.i_D[5]
i_D[5] => reg_N:G_NBit_REG:2:REGI.i_D[5]
i_D[5] => reg_N:G_NBit_REG:3:REGI.i_D[5]
i_D[5] => reg_N:G_NBit_REG:4:REGI.i_D[5]
i_D[5] => reg_N:G_NBit_REG:5:REGI.i_D[5]
i_D[5] => reg_N:G_NBit_REG:6:REGI.i_D[5]
i_D[5] => reg_N:G_NBit_REG:7:REGI.i_D[5]
i_D[5] => reg_N:G_NBit_REG:8:REGI.i_D[5]
i_D[5] => reg_N:G_NBit_REG:9:REGI.i_D[5]
i_D[5] => reg_N:G_NBit_REG:10:REGI.i_D[5]
i_D[5] => reg_N:G_NBit_REG:11:REGI.i_D[5]
i_D[5] => reg_N:G_NBit_REG:12:REGI.i_D[5]
i_D[5] => reg_N:G_NBit_REG:13:REGI.i_D[5]
i_D[5] => reg_N:G_NBit_REG:14:REGI.i_D[5]
i_D[5] => reg_N:G_NBit_REG:15:REGI.i_D[5]
i_D[5] => reg_N:G_NBit_REG:16:REGI.i_D[5]
i_D[5] => reg_N:G_NBit_REG:17:REGI.i_D[5]
i_D[5] => reg_N:G_NBit_REG:18:REGI.i_D[5]
i_D[5] => reg_N:G_NBit_REG:19:REGI.i_D[5]
i_D[5] => reg_N:G_NBit_REG:20:REGI.i_D[5]
i_D[5] => reg_N:G_NBit_REG:21:REGI.i_D[5]
i_D[5] => reg_N:G_NBit_REG:22:REGI.i_D[5]
i_D[5] => reg_N:G_NBit_REG:23:REGI.i_D[5]
i_D[5] => reg_N:G_NBit_REG:24:REGI.i_D[5]
i_D[5] => reg_N:G_NBit_REG:25:REGI.i_D[5]
i_D[5] => reg_N:G_NBit_REG:26:REGI.i_D[5]
i_D[5] => reg_N:G_NBit_REG:27:REGI.i_D[5]
i_D[5] => reg_N:G_NBit_REG:28:REGI.i_D[5]
i_D[5] => reg_N:G_NBit_REG:29:REGI.i_D[5]
i_D[5] => reg_N:G_NBit_REG:30:REGI.i_D[5]
i_D[5] => reg_N:G_NBit_REG:31:REGI.i_D[5]
i_D[6] => reg_N:REG0.i_D[6]
i_D[6] => reg_N:G_NBit_REG:1:REGI.i_D[6]
i_D[6] => reg_N:G_NBit_REG:2:REGI.i_D[6]
i_D[6] => reg_N:G_NBit_REG:3:REGI.i_D[6]
i_D[6] => reg_N:G_NBit_REG:4:REGI.i_D[6]
i_D[6] => reg_N:G_NBit_REG:5:REGI.i_D[6]
i_D[6] => reg_N:G_NBit_REG:6:REGI.i_D[6]
i_D[6] => reg_N:G_NBit_REG:7:REGI.i_D[6]
i_D[6] => reg_N:G_NBit_REG:8:REGI.i_D[6]
i_D[6] => reg_N:G_NBit_REG:9:REGI.i_D[6]
i_D[6] => reg_N:G_NBit_REG:10:REGI.i_D[6]
i_D[6] => reg_N:G_NBit_REG:11:REGI.i_D[6]
i_D[6] => reg_N:G_NBit_REG:12:REGI.i_D[6]
i_D[6] => reg_N:G_NBit_REG:13:REGI.i_D[6]
i_D[6] => reg_N:G_NBit_REG:14:REGI.i_D[6]
i_D[6] => reg_N:G_NBit_REG:15:REGI.i_D[6]
i_D[6] => reg_N:G_NBit_REG:16:REGI.i_D[6]
i_D[6] => reg_N:G_NBit_REG:17:REGI.i_D[6]
i_D[6] => reg_N:G_NBit_REG:18:REGI.i_D[6]
i_D[6] => reg_N:G_NBit_REG:19:REGI.i_D[6]
i_D[6] => reg_N:G_NBit_REG:20:REGI.i_D[6]
i_D[6] => reg_N:G_NBit_REG:21:REGI.i_D[6]
i_D[6] => reg_N:G_NBit_REG:22:REGI.i_D[6]
i_D[6] => reg_N:G_NBit_REG:23:REGI.i_D[6]
i_D[6] => reg_N:G_NBit_REG:24:REGI.i_D[6]
i_D[6] => reg_N:G_NBit_REG:25:REGI.i_D[6]
i_D[6] => reg_N:G_NBit_REG:26:REGI.i_D[6]
i_D[6] => reg_N:G_NBit_REG:27:REGI.i_D[6]
i_D[6] => reg_N:G_NBit_REG:28:REGI.i_D[6]
i_D[6] => reg_N:G_NBit_REG:29:REGI.i_D[6]
i_D[6] => reg_N:G_NBit_REG:30:REGI.i_D[6]
i_D[6] => reg_N:G_NBit_REG:31:REGI.i_D[6]
i_D[7] => reg_N:REG0.i_D[7]
i_D[7] => reg_N:G_NBit_REG:1:REGI.i_D[7]
i_D[7] => reg_N:G_NBit_REG:2:REGI.i_D[7]
i_D[7] => reg_N:G_NBit_REG:3:REGI.i_D[7]
i_D[7] => reg_N:G_NBit_REG:4:REGI.i_D[7]
i_D[7] => reg_N:G_NBit_REG:5:REGI.i_D[7]
i_D[7] => reg_N:G_NBit_REG:6:REGI.i_D[7]
i_D[7] => reg_N:G_NBit_REG:7:REGI.i_D[7]
i_D[7] => reg_N:G_NBit_REG:8:REGI.i_D[7]
i_D[7] => reg_N:G_NBit_REG:9:REGI.i_D[7]
i_D[7] => reg_N:G_NBit_REG:10:REGI.i_D[7]
i_D[7] => reg_N:G_NBit_REG:11:REGI.i_D[7]
i_D[7] => reg_N:G_NBit_REG:12:REGI.i_D[7]
i_D[7] => reg_N:G_NBit_REG:13:REGI.i_D[7]
i_D[7] => reg_N:G_NBit_REG:14:REGI.i_D[7]
i_D[7] => reg_N:G_NBit_REG:15:REGI.i_D[7]
i_D[7] => reg_N:G_NBit_REG:16:REGI.i_D[7]
i_D[7] => reg_N:G_NBit_REG:17:REGI.i_D[7]
i_D[7] => reg_N:G_NBit_REG:18:REGI.i_D[7]
i_D[7] => reg_N:G_NBit_REG:19:REGI.i_D[7]
i_D[7] => reg_N:G_NBit_REG:20:REGI.i_D[7]
i_D[7] => reg_N:G_NBit_REG:21:REGI.i_D[7]
i_D[7] => reg_N:G_NBit_REG:22:REGI.i_D[7]
i_D[7] => reg_N:G_NBit_REG:23:REGI.i_D[7]
i_D[7] => reg_N:G_NBit_REG:24:REGI.i_D[7]
i_D[7] => reg_N:G_NBit_REG:25:REGI.i_D[7]
i_D[7] => reg_N:G_NBit_REG:26:REGI.i_D[7]
i_D[7] => reg_N:G_NBit_REG:27:REGI.i_D[7]
i_D[7] => reg_N:G_NBit_REG:28:REGI.i_D[7]
i_D[7] => reg_N:G_NBit_REG:29:REGI.i_D[7]
i_D[7] => reg_N:G_NBit_REG:30:REGI.i_D[7]
i_D[7] => reg_N:G_NBit_REG:31:REGI.i_D[7]
i_D[8] => reg_N:REG0.i_D[8]
i_D[8] => reg_N:G_NBit_REG:1:REGI.i_D[8]
i_D[8] => reg_N:G_NBit_REG:2:REGI.i_D[8]
i_D[8] => reg_N:G_NBit_REG:3:REGI.i_D[8]
i_D[8] => reg_N:G_NBit_REG:4:REGI.i_D[8]
i_D[8] => reg_N:G_NBit_REG:5:REGI.i_D[8]
i_D[8] => reg_N:G_NBit_REG:6:REGI.i_D[8]
i_D[8] => reg_N:G_NBit_REG:7:REGI.i_D[8]
i_D[8] => reg_N:G_NBit_REG:8:REGI.i_D[8]
i_D[8] => reg_N:G_NBit_REG:9:REGI.i_D[8]
i_D[8] => reg_N:G_NBit_REG:10:REGI.i_D[8]
i_D[8] => reg_N:G_NBit_REG:11:REGI.i_D[8]
i_D[8] => reg_N:G_NBit_REG:12:REGI.i_D[8]
i_D[8] => reg_N:G_NBit_REG:13:REGI.i_D[8]
i_D[8] => reg_N:G_NBit_REG:14:REGI.i_D[8]
i_D[8] => reg_N:G_NBit_REG:15:REGI.i_D[8]
i_D[8] => reg_N:G_NBit_REG:16:REGI.i_D[8]
i_D[8] => reg_N:G_NBit_REG:17:REGI.i_D[8]
i_D[8] => reg_N:G_NBit_REG:18:REGI.i_D[8]
i_D[8] => reg_N:G_NBit_REG:19:REGI.i_D[8]
i_D[8] => reg_N:G_NBit_REG:20:REGI.i_D[8]
i_D[8] => reg_N:G_NBit_REG:21:REGI.i_D[8]
i_D[8] => reg_N:G_NBit_REG:22:REGI.i_D[8]
i_D[8] => reg_N:G_NBit_REG:23:REGI.i_D[8]
i_D[8] => reg_N:G_NBit_REG:24:REGI.i_D[8]
i_D[8] => reg_N:G_NBit_REG:25:REGI.i_D[8]
i_D[8] => reg_N:G_NBit_REG:26:REGI.i_D[8]
i_D[8] => reg_N:G_NBit_REG:27:REGI.i_D[8]
i_D[8] => reg_N:G_NBit_REG:28:REGI.i_D[8]
i_D[8] => reg_N:G_NBit_REG:29:REGI.i_D[8]
i_D[8] => reg_N:G_NBit_REG:30:REGI.i_D[8]
i_D[8] => reg_N:G_NBit_REG:31:REGI.i_D[8]
i_D[9] => reg_N:REG0.i_D[9]
i_D[9] => reg_N:G_NBit_REG:1:REGI.i_D[9]
i_D[9] => reg_N:G_NBit_REG:2:REGI.i_D[9]
i_D[9] => reg_N:G_NBit_REG:3:REGI.i_D[9]
i_D[9] => reg_N:G_NBit_REG:4:REGI.i_D[9]
i_D[9] => reg_N:G_NBit_REG:5:REGI.i_D[9]
i_D[9] => reg_N:G_NBit_REG:6:REGI.i_D[9]
i_D[9] => reg_N:G_NBit_REG:7:REGI.i_D[9]
i_D[9] => reg_N:G_NBit_REG:8:REGI.i_D[9]
i_D[9] => reg_N:G_NBit_REG:9:REGI.i_D[9]
i_D[9] => reg_N:G_NBit_REG:10:REGI.i_D[9]
i_D[9] => reg_N:G_NBit_REG:11:REGI.i_D[9]
i_D[9] => reg_N:G_NBit_REG:12:REGI.i_D[9]
i_D[9] => reg_N:G_NBit_REG:13:REGI.i_D[9]
i_D[9] => reg_N:G_NBit_REG:14:REGI.i_D[9]
i_D[9] => reg_N:G_NBit_REG:15:REGI.i_D[9]
i_D[9] => reg_N:G_NBit_REG:16:REGI.i_D[9]
i_D[9] => reg_N:G_NBit_REG:17:REGI.i_D[9]
i_D[9] => reg_N:G_NBit_REG:18:REGI.i_D[9]
i_D[9] => reg_N:G_NBit_REG:19:REGI.i_D[9]
i_D[9] => reg_N:G_NBit_REG:20:REGI.i_D[9]
i_D[9] => reg_N:G_NBit_REG:21:REGI.i_D[9]
i_D[9] => reg_N:G_NBit_REG:22:REGI.i_D[9]
i_D[9] => reg_N:G_NBit_REG:23:REGI.i_D[9]
i_D[9] => reg_N:G_NBit_REG:24:REGI.i_D[9]
i_D[9] => reg_N:G_NBit_REG:25:REGI.i_D[9]
i_D[9] => reg_N:G_NBit_REG:26:REGI.i_D[9]
i_D[9] => reg_N:G_NBit_REG:27:REGI.i_D[9]
i_D[9] => reg_N:G_NBit_REG:28:REGI.i_D[9]
i_D[9] => reg_N:G_NBit_REG:29:REGI.i_D[9]
i_D[9] => reg_N:G_NBit_REG:30:REGI.i_D[9]
i_D[9] => reg_N:G_NBit_REG:31:REGI.i_D[9]
i_D[10] => reg_N:REG0.i_D[10]
i_D[10] => reg_N:G_NBit_REG:1:REGI.i_D[10]
i_D[10] => reg_N:G_NBit_REG:2:REGI.i_D[10]
i_D[10] => reg_N:G_NBit_REG:3:REGI.i_D[10]
i_D[10] => reg_N:G_NBit_REG:4:REGI.i_D[10]
i_D[10] => reg_N:G_NBit_REG:5:REGI.i_D[10]
i_D[10] => reg_N:G_NBit_REG:6:REGI.i_D[10]
i_D[10] => reg_N:G_NBit_REG:7:REGI.i_D[10]
i_D[10] => reg_N:G_NBit_REG:8:REGI.i_D[10]
i_D[10] => reg_N:G_NBit_REG:9:REGI.i_D[10]
i_D[10] => reg_N:G_NBit_REG:10:REGI.i_D[10]
i_D[10] => reg_N:G_NBit_REG:11:REGI.i_D[10]
i_D[10] => reg_N:G_NBit_REG:12:REGI.i_D[10]
i_D[10] => reg_N:G_NBit_REG:13:REGI.i_D[10]
i_D[10] => reg_N:G_NBit_REG:14:REGI.i_D[10]
i_D[10] => reg_N:G_NBit_REG:15:REGI.i_D[10]
i_D[10] => reg_N:G_NBit_REG:16:REGI.i_D[10]
i_D[10] => reg_N:G_NBit_REG:17:REGI.i_D[10]
i_D[10] => reg_N:G_NBit_REG:18:REGI.i_D[10]
i_D[10] => reg_N:G_NBit_REG:19:REGI.i_D[10]
i_D[10] => reg_N:G_NBit_REG:20:REGI.i_D[10]
i_D[10] => reg_N:G_NBit_REG:21:REGI.i_D[10]
i_D[10] => reg_N:G_NBit_REG:22:REGI.i_D[10]
i_D[10] => reg_N:G_NBit_REG:23:REGI.i_D[10]
i_D[10] => reg_N:G_NBit_REG:24:REGI.i_D[10]
i_D[10] => reg_N:G_NBit_REG:25:REGI.i_D[10]
i_D[10] => reg_N:G_NBit_REG:26:REGI.i_D[10]
i_D[10] => reg_N:G_NBit_REG:27:REGI.i_D[10]
i_D[10] => reg_N:G_NBit_REG:28:REGI.i_D[10]
i_D[10] => reg_N:G_NBit_REG:29:REGI.i_D[10]
i_D[10] => reg_N:G_NBit_REG:30:REGI.i_D[10]
i_D[10] => reg_N:G_NBit_REG:31:REGI.i_D[10]
i_D[11] => reg_N:REG0.i_D[11]
i_D[11] => reg_N:G_NBit_REG:1:REGI.i_D[11]
i_D[11] => reg_N:G_NBit_REG:2:REGI.i_D[11]
i_D[11] => reg_N:G_NBit_REG:3:REGI.i_D[11]
i_D[11] => reg_N:G_NBit_REG:4:REGI.i_D[11]
i_D[11] => reg_N:G_NBit_REG:5:REGI.i_D[11]
i_D[11] => reg_N:G_NBit_REG:6:REGI.i_D[11]
i_D[11] => reg_N:G_NBit_REG:7:REGI.i_D[11]
i_D[11] => reg_N:G_NBit_REG:8:REGI.i_D[11]
i_D[11] => reg_N:G_NBit_REG:9:REGI.i_D[11]
i_D[11] => reg_N:G_NBit_REG:10:REGI.i_D[11]
i_D[11] => reg_N:G_NBit_REG:11:REGI.i_D[11]
i_D[11] => reg_N:G_NBit_REG:12:REGI.i_D[11]
i_D[11] => reg_N:G_NBit_REG:13:REGI.i_D[11]
i_D[11] => reg_N:G_NBit_REG:14:REGI.i_D[11]
i_D[11] => reg_N:G_NBit_REG:15:REGI.i_D[11]
i_D[11] => reg_N:G_NBit_REG:16:REGI.i_D[11]
i_D[11] => reg_N:G_NBit_REG:17:REGI.i_D[11]
i_D[11] => reg_N:G_NBit_REG:18:REGI.i_D[11]
i_D[11] => reg_N:G_NBit_REG:19:REGI.i_D[11]
i_D[11] => reg_N:G_NBit_REG:20:REGI.i_D[11]
i_D[11] => reg_N:G_NBit_REG:21:REGI.i_D[11]
i_D[11] => reg_N:G_NBit_REG:22:REGI.i_D[11]
i_D[11] => reg_N:G_NBit_REG:23:REGI.i_D[11]
i_D[11] => reg_N:G_NBit_REG:24:REGI.i_D[11]
i_D[11] => reg_N:G_NBit_REG:25:REGI.i_D[11]
i_D[11] => reg_N:G_NBit_REG:26:REGI.i_D[11]
i_D[11] => reg_N:G_NBit_REG:27:REGI.i_D[11]
i_D[11] => reg_N:G_NBit_REG:28:REGI.i_D[11]
i_D[11] => reg_N:G_NBit_REG:29:REGI.i_D[11]
i_D[11] => reg_N:G_NBit_REG:30:REGI.i_D[11]
i_D[11] => reg_N:G_NBit_REG:31:REGI.i_D[11]
i_D[12] => reg_N:REG0.i_D[12]
i_D[12] => reg_N:G_NBit_REG:1:REGI.i_D[12]
i_D[12] => reg_N:G_NBit_REG:2:REGI.i_D[12]
i_D[12] => reg_N:G_NBit_REG:3:REGI.i_D[12]
i_D[12] => reg_N:G_NBit_REG:4:REGI.i_D[12]
i_D[12] => reg_N:G_NBit_REG:5:REGI.i_D[12]
i_D[12] => reg_N:G_NBit_REG:6:REGI.i_D[12]
i_D[12] => reg_N:G_NBit_REG:7:REGI.i_D[12]
i_D[12] => reg_N:G_NBit_REG:8:REGI.i_D[12]
i_D[12] => reg_N:G_NBit_REG:9:REGI.i_D[12]
i_D[12] => reg_N:G_NBit_REG:10:REGI.i_D[12]
i_D[12] => reg_N:G_NBit_REG:11:REGI.i_D[12]
i_D[12] => reg_N:G_NBit_REG:12:REGI.i_D[12]
i_D[12] => reg_N:G_NBit_REG:13:REGI.i_D[12]
i_D[12] => reg_N:G_NBit_REG:14:REGI.i_D[12]
i_D[12] => reg_N:G_NBit_REG:15:REGI.i_D[12]
i_D[12] => reg_N:G_NBit_REG:16:REGI.i_D[12]
i_D[12] => reg_N:G_NBit_REG:17:REGI.i_D[12]
i_D[12] => reg_N:G_NBit_REG:18:REGI.i_D[12]
i_D[12] => reg_N:G_NBit_REG:19:REGI.i_D[12]
i_D[12] => reg_N:G_NBit_REG:20:REGI.i_D[12]
i_D[12] => reg_N:G_NBit_REG:21:REGI.i_D[12]
i_D[12] => reg_N:G_NBit_REG:22:REGI.i_D[12]
i_D[12] => reg_N:G_NBit_REG:23:REGI.i_D[12]
i_D[12] => reg_N:G_NBit_REG:24:REGI.i_D[12]
i_D[12] => reg_N:G_NBit_REG:25:REGI.i_D[12]
i_D[12] => reg_N:G_NBit_REG:26:REGI.i_D[12]
i_D[12] => reg_N:G_NBit_REG:27:REGI.i_D[12]
i_D[12] => reg_N:G_NBit_REG:28:REGI.i_D[12]
i_D[12] => reg_N:G_NBit_REG:29:REGI.i_D[12]
i_D[12] => reg_N:G_NBit_REG:30:REGI.i_D[12]
i_D[12] => reg_N:G_NBit_REG:31:REGI.i_D[12]
i_D[13] => reg_N:REG0.i_D[13]
i_D[13] => reg_N:G_NBit_REG:1:REGI.i_D[13]
i_D[13] => reg_N:G_NBit_REG:2:REGI.i_D[13]
i_D[13] => reg_N:G_NBit_REG:3:REGI.i_D[13]
i_D[13] => reg_N:G_NBit_REG:4:REGI.i_D[13]
i_D[13] => reg_N:G_NBit_REG:5:REGI.i_D[13]
i_D[13] => reg_N:G_NBit_REG:6:REGI.i_D[13]
i_D[13] => reg_N:G_NBit_REG:7:REGI.i_D[13]
i_D[13] => reg_N:G_NBit_REG:8:REGI.i_D[13]
i_D[13] => reg_N:G_NBit_REG:9:REGI.i_D[13]
i_D[13] => reg_N:G_NBit_REG:10:REGI.i_D[13]
i_D[13] => reg_N:G_NBit_REG:11:REGI.i_D[13]
i_D[13] => reg_N:G_NBit_REG:12:REGI.i_D[13]
i_D[13] => reg_N:G_NBit_REG:13:REGI.i_D[13]
i_D[13] => reg_N:G_NBit_REG:14:REGI.i_D[13]
i_D[13] => reg_N:G_NBit_REG:15:REGI.i_D[13]
i_D[13] => reg_N:G_NBit_REG:16:REGI.i_D[13]
i_D[13] => reg_N:G_NBit_REG:17:REGI.i_D[13]
i_D[13] => reg_N:G_NBit_REG:18:REGI.i_D[13]
i_D[13] => reg_N:G_NBit_REG:19:REGI.i_D[13]
i_D[13] => reg_N:G_NBit_REG:20:REGI.i_D[13]
i_D[13] => reg_N:G_NBit_REG:21:REGI.i_D[13]
i_D[13] => reg_N:G_NBit_REG:22:REGI.i_D[13]
i_D[13] => reg_N:G_NBit_REG:23:REGI.i_D[13]
i_D[13] => reg_N:G_NBit_REG:24:REGI.i_D[13]
i_D[13] => reg_N:G_NBit_REG:25:REGI.i_D[13]
i_D[13] => reg_N:G_NBit_REG:26:REGI.i_D[13]
i_D[13] => reg_N:G_NBit_REG:27:REGI.i_D[13]
i_D[13] => reg_N:G_NBit_REG:28:REGI.i_D[13]
i_D[13] => reg_N:G_NBit_REG:29:REGI.i_D[13]
i_D[13] => reg_N:G_NBit_REG:30:REGI.i_D[13]
i_D[13] => reg_N:G_NBit_REG:31:REGI.i_D[13]
i_D[14] => reg_N:REG0.i_D[14]
i_D[14] => reg_N:G_NBit_REG:1:REGI.i_D[14]
i_D[14] => reg_N:G_NBit_REG:2:REGI.i_D[14]
i_D[14] => reg_N:G_NBit_REG:3:REGI.i_D[14]
i_D[14] => reg_N:G_NBit_REG:4:REGI.i_D[14]
i_D[14] => reg_N:G_NBit_REG:5:REGI.i_D[14]
i_D[14] => reg_N:G_NBit_REG:6:REGI.i_D[14]
i_D[14] => reg_N:G_NBit_REG:7:REGI.i_D[14]
i_D[14] => reg_N:G_NBit_REG:8:REGI.i_D[14]
i_D[14] => reg_N:G_NBit_REG:9:REGI.i_D[14]
i_D[14] => reg_N:G_NBit_REG:10:REGI.i_D[14]
i_D[14] => reg_N:G_NBit_REG:11:REGI.i_D[14]
i_D[14] => reg_N:G_NBit_REG:12:REGI.i_D[14]
i_D[14] => reg_N:G_NBit_REG:13:REGI.i_D[14]
i_D[14] => reg_N:G_NBit_REG:14:REGI.i_D[14]
i_D[14] => reg_N:G_NBit_REG:15:REGI.i_D[14]
i_D[14] => reg_N:G_NBit_REG:16:REGI.i_D[14]
i_D[14] => reg_N:G_NBit_REG:17:REGI.i_D[14]
i_D[14] => reg_N:G_NBit_REG:18:REGI.i_D[14]
i_D[14] => reg_N:G_NBit_REG:19:REGI.i_D[14]
i_D[14] => reg_N:G_NBit_REG:20:REGI.i_D[14]
i_D[14] => reg_N:G_NBit_REG:21:REGI.i_D[14]
i_D[14] => reg_N:G_NBit_REG:22:REGI.i_D[14]
i_D[14] => reg_N:G_NBit_REG:23:REGI.i_D[14]
i_D[14] => reg_N:G_NBit_REG:24:REGI.i_D[14]
i_D[14] => reg_N:G_NBit_REG:25:REGI.i_D[14]
i_D[14] => reg_N:G_NBit_REG:26:REGI.i_D[14]
i_D[14] => reg_N:G_NBit_REG:27:REGI.i_D[14]
i_D[14] => reg_N:G_NBit_REG:28:REGI.i_D[14]
i_D[14] => reg_N:G_NBit_REG:29:REGI.i_D[14]
i_D[14] => reg_N:G_NBit_REG:30:REGI.i_D[14]
i_D[14] => reg_N:G_NBit_REG:31:REGI.i_D[14]
i_D[15] => reg_N:REG0.i_D[15]
i_D[15] => reg_N:G_NBit_REG:1:REGI.i_D[15]
i_D[15] => reg_N:G_NBit_REG:2:REGI.i_D[15]
i_D[15] => reg_N:G_NBit_REG:3:REGI.i_D[15]
i_D[15] => reg_N:G_NBit_REG:4:REGI.i_D[15]
i_D[15] => reg_N:G_NBit_REG:5:REGI.i_D[15]
i_D[15] => reg_N:G_NBit_REG:6:REGI.i_D[15]
i_D[15] => reg_N:G_NBit_REG:7:REGI.i_D[15]
i_D[15] => reg_N:G_NBit_REG:8:REGI.i_D[15]
i_D[15] => reg_N:G_NBit_REG:9:REGI.i_D[15]
i_D[15] => reg_N:G_NBit_REG:10:REGI.i_D[15]
i_D[15] => reg_N:G_NBit_REG:11:REGI.i_D[15]
i_D[15] => reg_N:G_NBit_REG:12:REGI.i_D[15]
i_D[15] => reg_N:G_NBit_REG:13:REGI.i_D[15]
i_D[15] => reg_N:G_NBit_REG:14:REGI.i_D[15]
i_D[15] => reg_N:G_NBit_REG:15:REGI.i_D[15]
i_D[15] => reg_N:G_NBit_REG:16:REGI.i_D[15]
i_D[15] => reg_N:G_NBit_REG:17:REGI.i_D[15]
i_D[15] => reg_N:G_NBit_REG:18:REGI.i_D[15]
i_D[15] => reg_N:G_NBit_REG:19:REGI.i_D[15]
i_D[15] => reg_N:G_NBit_REG:20:REGI.i_D[15]
i_D[15] => reg_N:G_NBit_REG:21:REGI.i_D[15]
i_D[15] => reg_N:G_NBit_REG:22:REGI.i_D[15]
i_D[15] => reg_N:G_NBit_REG:23:REGI.i_D[15]
i_D[15] => reg_N:G_NBit_REG:24:REGI.i_D[15]
i_D[15] => reg_N:G_NBit_REG:25:REGI.i_D[15]
i_D[15] => reg_N:G_NBit_REG:26:REGI.i_D[15]
i_D[15] => reg_N:G_NBit_REG:27:REGI.i_D[15]
i_D[15] => reg_N:G_NBit_REG:28:REGI.i_D[15]
i_D[15] => reg_N:G_NBit_REG:29:REGI.i_D[15]
i_D[15] => reg_N:G_NBit_REG:30:REGI.i_D[15]
i_D[15] => reg_N:G_NBit_REG:31:REGI.i_D[15]
i_D[16] => reg_N:REG0.i_D[16]
i_D[16] => reg_N:G_NBit_REG:1:REGI.i_D[16]
i_D[16] => reg_N:G_NBit_REG:2:REGI.i_D[16]
i_D[16] => reg_N:G_NBit_REG:3:REGI.i_D[16]
i_D[16] => reg_N:G_NBit_REG:4:REGI.i_D[16]
i_D[16] => reg_N:G_NBit_REG:5:REGI.i_D[16]
i_D[16] => reg_N:G_NBit_REG:6:REGI.i_D[16]
i_D[16] => reg_N:G_NBit_REG:7:REGI.i_D[16]
i_D[16] => reg_N:G_NBit_REG:8:REGI.i_D[16]
i_D[16] => reg_N:G_NBit_REG:9:REGI.i_D[16]
i_D[16] => reg_N:G_NBit_REG:10:REGI.i_D[16]
i_D[16] => reg_N:G_NBit_REG:11:REGI.i_D[16]
i_D[16] => reg_N:G_NBit_REG:12:REGI.i_D[16]
i_D[16] => reg_N:G_NBit_REG:13:REGI.i_D[16]
i_D[16] => reg_N:G_NBit_REG:14:REGI.i_D[16]
i_D[16] => reg_N:G_NBit_REG:15:REGI.i_D[16]
i_D[16] => reg_N:G_NBit_REG:16:REGI.i_D[16]
i_D[16] => reg_N:G_NBit_REG:17:REGI.i_D[16]
i_D[16] => reg_N:G_NBit_REG:18:REGI.i_D[16]
i_D[16] => reg_N:G_NBit_REG:19:REGI.i_D[16]
i_D[16] => reg_N:G_NBit_REG:20:REGI.i_D[16]
i_D[16] => reg_N:G_NBit_REG:21:REGI.i_D[16]
i_D[16] => reg_N:G_NBit_REG:22:REGI.i_D[16]
i_D[16] => reg_N:G_NBit_REG:23:REGI.i_D[16]
i_D[16] => reg_N:G_NBit_REG:24:REGI.i_D[16]
i_D[16] => reg_N:G_NBit_REG:25:REGI.i_D[16]
i_D[16] => reg_N:G_NBit_REG:26:REGI.i_D[16]
i_D[16] => reg_N:G_NBit_REG:27:REGI.i_D[16]
i_D[16] => reg_N:G_NBit_REG:28:REGI.i_D[16]
i_D[16] => reg_N:G_NBit_REG:29:REGI.i_D[16]
i_D[16] => reg_N:G_NBit_REG:30:REGI.i_D[16]
i_D[16] => reg_N:G_NBit_REG:31:REGI.i_D[16]
i_D[17] => reg_N:REG0.i_D[17]
i_D[17] => reg_N:G_NBit_REG:1:REGI.i_D[17]
i_D[17] => reg_N:G_NBit_REG:2:REGI.i_D[17]
i_D[17] => reg_N:G_NBit_REG:3:REGI.i_D[17]
i_D[17] => reg_N:G_NBit_REG:4:REGI.i_D[17]
i_D[17] => reg_N:G_NBit_REG:5:REGI.i_D[17]
i_D[17] => reg_N:G_NBit_REG:6:REGI.i_D[17]
i_D[17] => reg_N:G_NBit_REG:7:REGI.i_D[17]
i_D[17] => reg_N:G_NBit_REG:8:REGI.i_D[17]
i_D[17] => reg_N:G_NBit_REG:9:REGI.i_D[17]
i_D[17] => reg_N:G_NBit_REG:10:REGI.i_D[17]
i_D[17] => reg_N:G_NBit_REG:11:REGI.i_D[17]
i_D[17] => reg_N:G_NBit_REG:12:REGI.i_D[17]
i_D[17] => reg_N:G_NBit_REG:13:REGI.i_D[17]
i_D[17] => reg_N:G_NBit_REG:14:REGI.i_D[17]
i_D[17] => reg_N:G_NBit_REG:15:REGI.i_D[17]
i_D[17] => reg_N:G_NBit_REG:16:REGI.i_D[17]
i_D[17] => reg_N:G_NBit_REG:17:REGI.i_D[17]
i_D[17] => reg_N:G_NBit_REG:18:REGI.i_D[17]
i_D[17] => reg_N:G_NBit_REG:19:REGI.i_D[17]
i_D[17] => reg_N:G_NBit_REG:20:REGI.i_D[17]
i_D[17] => reg_N:G_NBit_REG:21:REGI.i_D[17]
i_D[17] => reg_N:G_NBit_REG:22:REGI.i_D[17]
i_D[17] => reg_N:G_NBit_REG:23:REGI.i_D[17]
i_D[17] => reg_N:G_NBit_REG:24:REGI.i_D[17]
i_D[17] => reg_N:G_NBit_REG:25:REGI.i_D[17]
i_D[17] => reg_N:G_NBit_REG:26:REGI.i_D[17]
i_D[17] => reg_N:G_NBit_REG:27:REGI.i_D[17]
i_D[17] => reg_N:G_NBit_REG:28:REGI.i_D[17]
i_D[17] => reg_N:G_NBit_REG:29:REGI.i_D[17]
i_D[17] => reg_N:G_NBit_REG:30:REGI.i_D[17]
i_D[17] => reg_N:G_NBit_REG:31:REGI.i_D[17]
i_D[18] => reg_N:REG0.i_D[18]
i_D[18] => reg_N:G_NBit_REG:1:REGI.i_D[18]
i_D[18] => reg_N:G_NBit_REG:2:REGI.i_D[18]
i_D[18] => reg_N:G_NBit_REG:3:REGI.i_D[18]
i_D[18] => reg_N:G_NBit_REG:4:REGI.i_D[18]
i_D[18] => reg_N:G_NBit_REG:5:REGI.i_D[18]
i_D[18] => reg_N:G_NBit_REG:6:REGI.i_D[18]
i_D[18] => reg_N:G_NBit_REG:7:REGI.i_D[18]
i_D[18] => reg_N:G_NBit_REG:8:REGI.i_D[18]
i_D[18] => reg_N:G_NBit_REG:9:REGI.i_D[18]
i_D[18] => reg_N:G_NBit_REG:10:REGI.i_D[18]
i_D[18] => reg_N:G_NBit_REG:11:REGI.i_D[18]
i_D[18] => reg_N:G_NBit_REG:12:REGI.i_D[18]
i_D[18] => reg_N:G_NBit_REG:13:REGI.i_D[18]
i_D[18] => reg_N:G_NBit_REG:14:REGI.i_D[18]
i_D[18] => reg_N:G_NBit_REG:15:REGI.i_D[18]
i_D[18] => reg_N:G_NBit_REG:16:REGI.i_D[18]
i_D[18] => reg_N:G_NBit_REG:17:REGI.i_D[18]
i_D[18] => reg_N:G_NBit_REG:18:REGI.i_D[18]
i_D[18] => reg_N:G_NBit_REG:19:REGI.i_D[18]
i_D[18] => reg_N:G_NBit_REG:20:REGI.i_D[18]
i_D[18] => reg_N:G_NBit_REG:21:REGI.i_D[18]
i_D[18] => reg_N:G_NBit_REG:22:REGI.i_D[18]
i_D[18] => reg_N:G_NBit_REG:23:REGI.i_D[18]
i_D[18] => reg_N:G_NBit_REG:24:REGI.i_D[18]
i_D[18] => reg_N:G_NBit_REG:25:REGI.i_D[18]
i_D[18] => reg_N:G_NBit_REG:26:REGI.i_D[18]
i_D[18] => reg_N:G_NBit_REG:27:REGI.i_D[18]
i_D[18] => reg_N:G_NBit_REG:28:REGI.i_D[18]
i_D[18] => reg_N:G_NBit_REG:29:REGI.i_D[18]
i_D[18] => reg_N:G_NBit_REG:30:REGI.i_D[18]
i_D[18] => reg_N:G_NBit_REG:31:REGI.i_D[18]
i_D[19] => reg_N:REG0.i_D[19]
i_D[19] => reg_N:G_NBit_REG:1:REGI.i_D[19]
i_D[19] => reg_N:G_NBit_REG:2:REGI.i_D[19]
i_D[19] => reg_N:G_NBit_REG:3:REGI.i_D[19]
i_D[19] => reg_N:G_NBit_REG:4:REGI.i_D[19]
i_D[19] => reg_N:G_NBit_REG:5:REGI.i_D[19]
i_D[19] => reg_N:G_NBit_REG:6:REGI.i_D[19]
i_D[19] => reg_N:G_NBit_REG:7:REGI.i_D[19]
i_D[19] => reg_N:G_NBit_REG:8:REGI.i_D[19]
i_D[19] => reg_N:G_NBit_REG:9:REGI.i_D[19]
i_D[19] => reg_N:G_NBit_REG:10:REGI.i_D[19]
i_D[19] => reg_N:G_NBit_REG:11:REGI.i_D[19]
i_D[19] => reg_N:G_NBit_REG:12:REGI.i_D[19]
i_D[19] => reg_N:G_NBit_REG:13:REGI.i_D[19]
i_D[19] => reg_N:G_NBit_REG:14:REGI.i_D[19]
i_D[19] => reg_N:G_NBit_REG:15:REGI.i_D[19]
i_D[19] => reg_N:G_NBit_REG:16:REGI.i_D[19]
i_D[19] => reg_N:G_NBit_REG:17:REGI.i_D[19]
i_D[19] => reg_N:G_NBit_REG:18:REGI.i_D[19]
i_D[19] => reg_N:G_NBit_REG:19:REGI.i_D[19]
i_D[19] => reg_N:G_NBit_REG:20:REGI.i_D[19]
i_D[19] => reg_N:G_NBit_REG:21:REGI.i_D[19]
i_D[19] => reg_N:G_NBit_REG:22:REGI.i_D[19]
i_D[19] => reg_N:G_NBit_REG:23:REGI.i_D[19]
i_D[19] => reg_N:G_NBit_REG:24:REGI.i_D[19]
i_D[19] => reg_N:G_NBit_REG:25:REGI.i_D[19]
i_D[19] => reg_N:G_NBit_REG:26:REGI.i_D[19]
i_D[19] => reg_N:G_NBit_REG:27:REGI.i_D[19]
i_D[19] => reg_N:G_NBit_REG:28:REGI.i_D[19]
i_D[19] => reg_N:G_NBit_REG:29:REGI.i_D[19]
i_D[19] => reg_N:G_NBit_REG:30:REGI.i_D[19]
i_D[19] => reg_N:G_NBit_REG:31:REGI.i_D[19]
i_D[20] => reg_N:REG0.i_D[20]
i_D[20] => reg_N:G_NBit_REG:1:REGI.i_D[20]
i_D[20] => reg_N:G_NBit_REG:2:REGI.i_D[20]
i_D[20] => reg_N:G_NBit_REG:3:REGI.i_D[20]
i_D[20] => reg_N:G_NBit_REG:4:REGI.i_D[20]
i_D[20] => reg_N:G_NBit_REG:5:REGI.i_D[20]
i_D[20] => reg_N:G_NBit_REG:6:REGI.i_D[20]
i_D[20] => reg_N:G_NBit_REG:7:REGI.i_D[20]
i_D[20] => reg_N:G_NBit_REG:8:REGI.i_D[20]
i_D[20] => reg_N:G_NBit_REG:9:REGI.i_D[20]
i_D[20] => reg_N:G_NBit_REG:10:REGI.i_D[20]
i_D[20] => reg_N:G_NBit_REG:11:REGI.i_D[20]
i_D[20] => reg_N:G_NBit_REG:12:REGI.i_D[20]
i_D[20] => reg_N:G_NBit_REG:13:REGI.i_D[20]
i_D[20] => reg_N:G_NBit_REG:14:REGI.i_D[20]
i_D[20] => reg_N:G_NBit_REG:15:REGI.i_D[20]
i_D[20] => reg_N:G_NBit_REG:16:REGI.i_D[20]
i_D[20] => reg_N:G_NBit_REG:17:REGI.i_D[20]
i_D[20] => reg_N:G_NBit_REG:18:REGI.i_D[20]
i_D[20] => reg_N:G_NBit_REG:19:REGI.i_D[20]
i_D[20] => reg_N:G_NBit_REG:20:REGI.i_D[20]
i_D[20] => reg_N:G_NBit_REG:21:REGI.i_D[20]
i_D[20] => reg_N:G_NBit_REG:22:REGI.i_D[20]
i_D[20] => reg_N:G_NBit_REG:23:REGI.i_D[20]
i_D[20] => reg_N:G_NBit_REG:24:REGI.i_D[20]
i_D[20] => reg_N:G_NBit_REG:25:REGI.i_D[20]
i_D[20] => reg_N:G_NBit_REG:26:REGI.i_D[20]
i_D[20] => reg_N:G_NBit_REG:27:REGI.i_D[20]
i_D[20] => reg_N:G_NBit_REG:28:REGI.i_D[20]
i_D[20] => reg_N:G_NBit_REG:29:REGI.i_D[20]
i_D[20] => reg_N:G_NBit_REG:30:REGI.i_D[20]
i_D[20] => reg_N:G_NBit_REG:31:REGI.i_D[20]
i_D[21] => reg_N:REG0.i_D[21]
i_D[21] => reg_N:G_NBit_REG:1:REGI.i_D[21]
i_D[21] => reg_N:G_NBit_REG:2:REGI.i_D[21]
i_D[21] => reg_N:G_NBit_REG:3:REGI.i_D[21]
i_D[21] => reg_N:G_NBit_REG:4:REGI.i_D[21]
i_D[21] => reg_N:G_NBit_REG:5:REGI.i_D[21]
i_D[21] => reg_N:G_NBit_REG:6:REGI.i_D[21]
i_D[21] => reg_N:G_NBit_REG:7:REGI.i_D[21]
i_D[21] => reg_N:G_NBit_REG:8:REGI.i_D[21]
i_D[21] => reg_N:G_NBit_REG:9:REGI.i_D[21]
i_D[21] => reg_N:G_NBit_REG:10:REGI.i_D[21]
i_D[21] => reg_N:G_NBit_REG:11:REGI.i_D[21]
i_D[21] => reg_N:G_NBit_REG:12:REGI.i_D[21]
i_D[21] => reg_N:G_NBit_REG:13:REGI.i_D[21]
i_D[21] => reg_N:G_NBit_REG:14:REGI.i_D[21]
i_D[21] => reg_N:G_NBit_REG:15:REGI.i_D[21]
i_D[21] => reg_N:G_NBit_REG:16:REGI.i_D[21]
i_D[21] => reg_N:G_NBit_REG:17:REGI.i_D[21]
i_D[21] => reg_N:G_NBit_REG:18:REGI.i_D[21]
i_D[21] => reg_N:G_NBit_REG:19:REGI.i_D[21]
i_D[21] => reg_N:G_NBit_REG:20:REGI.i_D[21]
i_D[21] => reg_N:G_NBit_REG:21:REGI.i_D[21]
i_D[21] => reg_N:G_NBit_REG:22:REGI.i_D[21]
i_D[21] => reg_N:G_NBit_REG:23:REGI.i_D[21]
i_D[21] => reg_N:G_NBit_REG:24:REGI.i_D[21]
i_D[21] => reg_N:G_NBit_REG:25:REGI.i_D[21]
i_D[21] => reg_N:G_NBit_REG:26:REGI.i_D[21]
i_D[21] => reg_N:G_NBit_REG:27:REGI.i_D[21]
i_D[21] => reg_N:G_NBit_REG:28:REGI.i_D[21]
i_D[21] => reg_N:G_NBit_REG:29:REGI.i_D[21]
i_D[21] => reg_N:G_NBit_REG:30:REGI.i_D[21]
i_D[21] => reg_N:G_NBit_REG:31:REGI.i_D[21]
i_D[22] => reg_N:REG0.i_D[22]
i_D[22] => reg_N:G_NBit_REG:1:REGI.i_D[22]
i_D[22] => reg_N:G_NBit_REG:2:REGI.i_D[22]
i_D[22] => reg_N:G_NBit_REG:3:REGI.i_D[22]
i_D[22] => reg_N:G_NBit_REG:4:REGI.i_D[22]
i_D[22] => reg_N:G_NBit_REG:5:REGI.i_D[22]
i_D[22] => reg_N:G_NBit_REG:6:REGI.i_D[22]
i_D[22] => reg_N:G_NBit_REG:7:REGI.i_D[22]
i_D[22] => reg_N:G_NBit_REG:8:REGI.i_D[22]
i_D[22] => reg_N:G_NBit_REG:9:REGI.i_D[22]
i_D[22] => reg_N:G_NBit_REG:10:REGI.i_D[22]
i_D[22] => reg_N:G_NBit_REG:11:REGI.i_D[22]
i_D[22] => reg_N:G_NBit_REG:12:REGI.i_D[22]
i_D[22] => reg_N:G_NBit_REG:13:REGI.i_D[22]
i_D[22] => reg_N:G_NBit_REG:14:REGI.i_D[22]
i_D[22] => reg_N:G_NBit_REG:15:REGI.i_D[22]
i_D[22] => reg_N:G_NBit_REG:16:REGI.i_D[22]
i_D[22] => reg_N:G_NBit_REG:17:REGI.i_D[22]
i_D[22] => reg_N:G_NBit_REG:18:REGI.i_D[22]
i_D[22] => reg_N:G_NBit_REG:19:REGI.i_D[22]
i_D[22] => reg_N:G_NBit_REG:20:REGI.i_D[22]
i_D[22] => reg_N:G_NBit_REG:21:REGI.i_D[22]
i_D[22] => reg_N:G_NBit_REG:22:REGI.i_D[22]
i_D[22] => reg_N:G_NBit_REG:23:REGI.i_D[22]
i_D[22] => reg_N:G_NBit_REG:24:REGI.i_D[22]
i_D[22] => reg_N:G_NBit_REG:25:REGI.i_D[22]
i_D[22] => reg_N:G_NBit_REG:26:REGI.i_D[22]
i_D[22] => reg_N:G_NBit_REG:27:REGI.i_D[22]
i_D[22] => reg_N:G_NBit_REG:28:REGI.i_D[22]
i_D[22] => reg_N:G_NBit_REG:29:REGI.i_D[22]
i_D[22] => reg_N:G_NBit_REG:30:REGI.i_D[22]
i_D[22] => reg_N:G_NBit_REG:31:REGI.i_D[22]
i_D[23] => reg_N:REG0.i_D[23]
i_D[23] => reg_N:G_NBit_REG:1:REGI.i_D[23]
i_D[23] => reg_N:G_NBit_REG:2:REGI.i_D[23]
i_D[23] => reg_N:G_NBit_REG:3:REGI.i_D[23]
i_D[23] => reg_N:G_NBit_REG:4:REGI.i_D[23]
i_D[23] => reg_N:G_NBit_REG:5:REGI.i_D[23]
i_D[23] => reg_N:G_NBit_REG:6:REGI.i_D[23]
i_D[23] => reg_N:G_NBit_REG:7:REGI.i_D[23]
i_D[23] => reg_N:G_NBit_REG:8:REGI.i_D[23]
i_D[23] => reg_N:G_NBit_REG:9:REGI.i_D[23]
i_D[23] => reg_N:G_NBit_REG:10:REGI.i_D[23]
i_D[23] => reg_N:G_NBit_REG:11:REGI.i_D[23]
i_D[23] => reg_N:G_NBit_REG:12:REGI.i_D[23]
i_D[23] => reg_N:G_NBit_REG:13:REGI.i_D[23]
i_D[23] => reg_N:G_NBit_REG:14:REGI.i_D[23]
i_D[23] => reg_N:G_NBit_REG:15:REGI.i_D[23]
i_D[23] => reg_N:G_NBit_REG:16:REGI.i_D[23]
i_D[23] => reg_N:G_NBit_REG:17:REGI.i_D[23]
i_D[23] => reg_N:G_NBit_REG:18:REGI.i_D[23]
i_D[23] => reg_N:G_NBit_REG:19:REGI.i_D[23]
i_D[23] => reg_N:G_NBit_REG:20:REGI.i_D[23]
i_D[23] => reg_N:G_NBit_REG:21:REGI.i_D[23]
i_D[23] => reg_N:G_NBit_REG:22:REGI.i_D[23]
i_D[23] => reg_N:G_NBit_REG:23:REGI.i_D[23]
i_D[23] => reg_N:G_NBit_REG:24:REGI.i_D[23]
i_D[23] => reg_N:G_NBit_REG:25:REGI.i_D[23]
i_D[23] => reg_N:G_NBit_REG:26:REGI.i_D[23]
i_D[23] => reg_N:G_NBit_REG:27:REGI.i_D[23]
i_D[23] => reg_N:G_NBit_REG:28:REGI.i_D[23]
i_D[23] => reg_N:G_NBit_REG:29:REGI.i_D[23]
i_D[23] => reg_N:G_NBit_REG:30:REGI.i_D[23]
i_D[23] => reg_N:G_NBit_REG:31:REGI.i_D[23]
i_D[24] => reg_N:REG0.i_D[24]
i_D[24] => reg_N:G_NBit_REG:1:REGI.i_D[24]
i_D[24] => reg_N:G_NBit_REG:2:REGI.i_D[24]
i_D[24] => reg_N:G_NBit_REG:3:REGI.i_D[24]
i_D[24] => reg_N:G_NBit_REG:4:REGI.i_D[24]
i_D[24] => reg_N:G_NBit_REG:5:REGI.i_D[24]
i_D[24] => reg_N:G_NBit_REG:6:REGI.i_D[24]
i_D[24] => reg_N:G_NBit_REG:7:REGI.i_D[24]
i_D[24] => reg_N:G_NBit_REG:8:REGI.i_D[24]
i_D[24] => reg_N:G_NBit_REG:9:REGI.i_D[24]
i_D[24] => reg_N:G_NBit_REG:10:REGI.i_D[24]
i_D[24] => reg_N:G_NBit_REG:11:REGI.i_D[24]
i_D[24] => reg_N:G_NBit_REG:12:REGI.i_D[24]
i_D[24] => reg_N:G_NBit_REG:13:REGI.i_D[24]
i_D[24] => reg_N:G_NBit_REG:14:REGI.i_D[24]
i_D[24] => reg_N:G_NBit_REG:15:REGI.i_D[24]
i_D[24] => reg_N:G_NBit_REG:16:REGI.i_D[24]
i_D[24] => reg_N:G_NBit_REG:17:REGI.i_D[24]
i_D[24] => reg_N:G_NBit_REG:18:REGI.i_D[24]
i_D[24] => reg_N:G_NBit_REG:19:REGI.i_D[24]
i_D[24] => reg_N:G_NBit_REG:20:REGI.i_D[24]
i_D[24] => reg_N:G_NBit_REG:21:REGI.i_D[24]
i_D[24] => reg_N:G_NBit_REG:22:REGI.i_D[24]
i_D[24] => reg_N:G_NBit_REG:23:REGI.i_D[24]
i_D[24] => reg_N:G_NBit_REG:24:REGI.i_D[24]
i_D[24] => reg_N:G_NBit_REG:25:REGI.i_D[24]
i_D[24] => reg_N:G_NBit_REG:26:REGI.i_D[24]
i_D[24] => reg_N:G_NBit_REG:27:REGI.i_D[24]
i_D[24] => reg_N:G_NBit_REG:28:REGI.i_D[24]
i_D[24] => reg_N:G_NBit_REG:29:REGI.i_D[24]
i_D[24] => reg_N:G_NBit_REG:30:REGI.i_D[24]
i_D[24] => reg_N:G_NBit_REG:31:REGI.i_D[24]
i_D[25] => reg_N:REG0.i_D[25]
i_D[25] => reg_N:G_NBit_REG:1:REGI.i_D[25]
i_D[25] => reg_N:G_NBit_REG:2:REGI.i_D[25]
i_D[25] => reg_N:G_NBit_REG:3:REGI.i_D[25]
i_D[25] => reg_N:G_NBit_REG:4:REGI.i_D[25]
i_D[25] => reg_N:G_NBit_REG:5:REGI.i_D[25]
i_D[25] => reg_N:G_NBit_REG:6:REGI.i_D[25]
i_D[25] => reg_N:G_NBit_REG:7:REGI.i_D[25]
i_D[25] => reg_N:G_NBit_REG:8:REGI.i_D[25]
i_D[25] => reg_N:G_NBit_REG:9:REGI.i_D[25]
i_D[25] => reg_N:G_NBit_REG:10:REGI.i_D[25]
i_D[25] => reg_N:G_NBit_REG:11:REGI.i_D[25]
i_D[25] => reg_N:G_NBit_REG:12:REGI.i_D[25]
i_D[25] => reg_N:G_NBit_REG:13:REGI.i_D[25]
i_D[25] => reg_N:G_NBit_REG:14:REGI.i_D[25]
i_D[25] => reg_N:G_NBit_REG:15:REGI.i_D[25]
i_D[25] => reg_N:G_NBit_REG:16:REGI.i_D[25]
i_D[25] => reg_N:G_NBit_REG:17:REGI.i_D[25]
i_D[25] => reg_N:G_NBit_REG:18:REGI.i_D[25]
i_D[25] => reg_N:G_NBit_REG:19:REGI.i_D[25]
i_D[25] => reg_N:G_NBit_REG:20:REGI.i_D[25]
i_D[25] => reg_N:G_NBit_REG:21:REGI.i_D[25]
i_D[25] => reg_N:G_NBit_REG:22:REGI.i_D[25]
i_D[25] => reg_N:G_NBit_REG:23:REGI.i_D[25]
i_D[25] => reg_N:G_NBit_REG:24:REGI.i_D[25]
i_D[25] => reg_N:G_NBit_REG:25:REGI.i_D[25]
i_D[25] => reg_N:G_NBit_REG:26:REGI.i_D[25]
i_D[25] => reg_N:G_NBit_REG:27:REGI.i_D[25]
i_D[25] => reg_N:G_NBit_REG:28:REGI.i_D[25]
i_D[25] => reg_N:G_NBit_REG:29:REGI.i_D[25]
i_D[25] => reg_N:G_NBit_REG:30:REGI.i_D[25]
i_D[25] => reg_N:G_NBit_REG:31:REGI.i_D[25]
i_D[26] => reg_N:REG0.i_D[26]
i_D[26] => reg_N:G_NBit_REG:1:REGI.i_D[26]
i_D[26] => reg_N:G_NBit_REG:2:REGI.i_D[26]
i_D[26] => reg_N:G_NBit_REG:3:REGI.i_D[26]
i_D[26] => reg_N:G_NBit_REG:4:REGI.i_D[26]
i_D[26] => reg_N:G_NBit_REG:5:REGI.i_D[26]
i_D[26] => reg_N:G_NBit_REG:6:REGI.i_D[26]
i_D[26] => reg_N:G_NBit_REG:7:REGI.i_D[26]
i_D[26] => reg_N:G_NBit_REG:8:REGI.i_D[26]
i_D[26] => reg_N:G_NBit_REG:9:REGI.i_D[26]
i_D[26] => reg_N:G_NBit_REG:10:REGI.i_D[26]
i_D[26] => reg_N:G_NBit_REG:11:REGI.i_D[26]
i_D[26] => reg_N:G_NBit_REG:12:REGI.i_D[26]
i_D[26] => reg_N:G_NBit_REG:13:REGI.i_D[26]
i_D[26] => reg_N:G_NBit_REG:14:REGI.i_D[26]
i_D[26] => reg_N:G_NBit_REG:15:REGI.i_D[26]
i_D[26] => reg_N:G_NBit_REG:16:REGI.i_D[26]
i_D[26] => reg_N:G_NBit_REG:17:REGI.i_D[26]
i_D[26] => reg_N:G_NBit_REG:18:REGI.i_D[26]
i_D[26] => reg_N:G_NBit_REG:19:REGI.i_D[26]
i_D[26] => reg_N:G_NBit_REG:20:REGI.i_D[26]
i_D[26] => reg_N:G_NBit_REG:21:REGI.i_D[26]
i_D[26] => reg_N:G_NBit_REG:22:REGI.i_D[26]
i_D[26] => reg_N:G_NBit_REG:23:REGI.i_D[26]
i_D[26] => reg_N:G_NBit_REG:24:REGI.i_D[26]
i_D[26] => reg_N:G_NBit_REG:25:REGI.i_D[26]
i_D[26] => reg_N:G_NBit_REG:26:REGI.i_D[26]
i_D[26] => reg_N:G_NBit_REG:27:REGI.i_D[26]
i_D[26] => reg_N:G_NBit_REG:28:REGI.i_D[26]
i_D[26] => reg_N:G_NBit_REG:29:REGI.i_D[26]
i_D[26] => reg_N:G_NBit_REG:30:REGI.i_D[26]
i_D[26] => reg_N:G_NBit_REG:31:REGI.i_D[26]
i_D[27] => reg_N:REG0.i_D[27]
i_D[27] => reg_N:G_NBit_REG:1:REGI.i_D[27]
i_D[27] => reg_N:G_NBit_REG:2:REGI.i_D[27]
i_D[27] => reg_N:G_NBit_REG:3:REGI.i_D[27]
i_D[27] => reg_N:G_NBit_REG:4:REGI.i_D[27]
i_D[27] => reg_N:G_NBit_REG:5:REGI.i_D[27]
i_D[27] => reg_N:G_NBit_REG:6:REGI.i_D[27]
i_D[27] => reg_N:G_NBit_REG:7:REGI.i_D[27]
i_D[27] => reg_N:G_NBit_REG:8:REGI.i_D[27]
i_D[27] => reg_N:G_NBit_REG:9:REGI.i_D[27]
i_D[27] => reg_N:G_NBit_REG:10:REGI.i_D[27]
i_D[27] => reg_N:G_NBit_REG:11:REGI.i_D[27]
i_D[27] => reg_N:G_NBit_REG:12:REGI.i_D[27]
i_D[27] => reg_N:G_NBit_REG:13:REGI.i_D[27]
i_D[27] => reg_N:G_NBit_REG:14:REGI.i_D[27]
i_D[27] => reg_N:G_NBit_REG:15:REGI.i_D[27]
i_D[27] => reg_N:G_NBit_REG:16:REGI.i_D[27]
i_D[27] => reg_N:G_NBit_REG:17:REGI.i_D[27]
i_D[27] => reg_N:G_NBit_REG:18:REGI.i_D[27]
i_D[27] => reg_N:G_NBit_REG:19:REGI.i_D[27]
i_D[27] => reg_N:G_NBit_REG:20:REGI.i_D[27]
i_D[27] => reg_N:G_NBit_REG:21:REGI.i_D[27]
i_D[27] => reg_N:G_NBit_REG:22:REGI.i_D[27]
i_D[27] => reg_N:G_NBit_REG:23:REGI.i_D[27]
i_D[27] => reg_N:G_NBit_REG:24:REGI.i_D[27]
i_D[27] => reg_N:G_NBit_REG:25:REGI.i_D[27]
i_D[27] => reg_N:G_NBit_REG:26:REGI.i_D[27]
i_D[27] => reg_N:G_NBit_REG:27:REGI.i_D[27]
i_D[27] => reg_N:G_NBit_REG:28:REGI.i_D[27]
i_D[27] => reg_N:G_NBit_REG:29:REGI.i_D[27]
i_D[27] => reg_N:G_NBit_REG:30:REGI.i_D[27]
i_D[27] => reg_N:G_NBit_REG:31:REGI.i_D[27]
i_D[28] => reg_N:REG0.i_D[28]
i_D[28] => reg_N:G_NBit_REG:1:REGI.i_D[28]
i_D[28] => reg_N:G_NBit_REG:2:REGI.i_D[28]
i_D[28] => reg_N:G_NBit_REG:3:REGI.i_D[28]
i_D[28] => reg_N:G_NBit_REG:4:REGI.i_D[28]
i_D[28] => reg_N:G_NBit_REG:5:REGI.i_D[28]
i_D[28] => reg_N:G_NBit_REG:6:REGI.i_D[28]
i_D[28] => reg_N:G_NBit_REG:7:REGI.i_D[28]
i_D[28] => reg_N:G_NBit_REG:8:REGI.i_D[28]
i_D[28] => reg_N:G_NBit_REG:9:REGI.i_D[28]
i_D[28] => reg_N:G_NBit_REG:10:REGI.i_D[28]
i_D[28] => reg_N:G_NBit_REG:11:REGI.i_D[28]
i_D[28] => reg_N:G_NBit_REG:12:REGI.i_D[28]
i_D[28] => reg_N:G_NBit_REG:13:REGI.i_D[28]
i_D[28] => reg_N:G_NBit_REG:14:REGI.i_D[28]
i_D[28] => reg_N:G_NBit_REG:15:REGI.i_D[28]
i_D[28] => reg_N:G_NBit_REG:16:REGI.i_D[28]
i_D[28] => reg_N:G_NBit_REG:17:REGI.i_D[28]
i_D[28] => reg_N:G_NBit_REG:18:REGI.i_D[28]
i_D[28] => reg_N:G_NBit_REG:19:REGI.i_D[28]
i_D[28] => reg_N:G_NBit_REG:20:REGI.i_D[28]
i_D[28] => reg_N:G_NBit_REG:21:REGI.i_D[28]
i_D[28] => reg_N:G_NBit_REG:22:REGI.i_D[28]
i_D[28] => reg_N:G_NBit_REG:23:REGI.i_D[28]
i_D[28] => reg_N:G_NBit_REG:24:REGI.i_D[28]
i_D[28] => reg_N:G_NBit_REG:25:REGI.i_D[28]
i_D[28] => reg_N:G_NBit_REG:26:REGI.i_D[28]
i_D[28] => reg_N:G_NBit_REG:27:REGI.i_D[28]
i_D[28] => reg_N:G_NBit_REG:28:REGI.i_D[28]
i_D[28] => reg_N:G_NBit_REG:29:REGI.i_D[28]
i_D[28] => reg_N:G_NBit_REG:30:REGI.i_D[28]
i_D[28] => reg_N:G_NBit_REG:31:REGI.i_D[28]
i_D[29] => reg_N:REG0.i_D[29]
i_D[29] => reg_N:G_NBit_REG:1:REGI.i_D[29]
i_D[29] => reg_N:G_NBit_REG:2:REGI.i_D[29]
i_D[29] => reg_N:G_NBit_REG:3:REGI.i_D[29]
i_D[29] => reg_N:G_NBit_REG:4:REGI.i_D[29]
i_D[29] => reg_N:G_NBit_REG:5:REGI.i_D[29]
i_D[29] => reg_N:G_NBit_REG:6:REGI.i_D[29]
i_D[29] => reg_N:G_NBit_REG:7:REGI.i_D[29]
i_D[29] => reg_N:G_NBit_REG:8:REGI.i_D[29]
i_D[29] => reg_N:G_NBit_REG:9:REGI.i_D[29]
i_D[29] => reg_N:G_NBit_REG:10:REGI.i_D[29]
i_D[29] => reg_N:G_NBit_REG:11:REGI.i_D[29]
i_D[29] => reg_N:G_NBit_REG:12:REGI.i_D[29]
i_D[29] => reg_N:G_NBit_REG:13:REGI.i_D[29]
i_D[29] => reg_N:G_NBit_REG:14:REGI.i_D[29]
i_D[29] => reg_N:G_NBit_REG:15:REGI.i_D[29]
i_D[29] => reg_N:G_NBit_REG:16:REGI.i_D[29]
i_D[29] => reg_N:G_NBit_REG:17:REGI.i_D[29]
i_D[29] => reg_N:G_NBit_REG:18:REGI.i_D[29]
i_D[29] => reg_N:G_NBit_REG:19:REGI.i_D[29]
i_D[29] => reg_N:G_NBit_REG:20:REGI.i_D[29]
i_D[29] => reg_N:G_NBit_REG:21:REGI.i_D[29]
i_D[29] => reg_N:G_NBit_REG:22:REGI.i_D[29]
i_D[29] => reg_N:G_NBit_REG:23:REGI.i_D[29]
i_D[29] => reg_N:G_NBit_REG:24:REGI.i_D[29]
i_D[29] => reg_N:G_NBit_REG:25:REGI.i_D[29]
i_D[29] => reg_N:G_NBit_REG:26:REGI.i_D[29]
i_D[29] => reg_N:G_NBit_REG:27:REGI.i_D[29]
i_D[29] => reg_N:G_NBit_REG:28:REGI.i_D[29]
i_D[29] => reg_N:G_NBit_REG:29:REGI.i_D[29]
i_D[29] => reg_N:G_NBit_REG:30:REGI.i_D[29]
i_D[29] => reg_N:G_NBit_REG:31:REGI.i_D[29]
i_D[30] => reg_N:REG0.i_D[30]
i_D[30] => reg_N:G_NBit_REG:1:REGI.i_D[30]
i_D[30] => reg_N:G_NBit_REG:2:REGI.i_D[30]
i_D[30] => reg_N:G_NBit_REG:3:REGI.i_D[30]
i_D[30] => reg_N:G_NBit_REG:4:REGI.i_D[30]
i_D[30] => reg_N:G_NBit_REG:5:REGI.i_D[30]
i_D[30] => reg_N:G_NBit_REG:6:REGI.i_D[30]
i_D[30] => reg_N:G_NBit_REG:7:REGI.i_D[30]
i_D[30] => reg_N:G_NBit_REG:8:REGI.i_D[30]
i_D[30] => reg_N:G_NBit_REG:9:REGI.i_D[30]
i_D[30] => reg_N:G_NBit_REG:10:REGI.i_D[30]
i_D[30] => reg_N:G_NBit_REG:11:REGI.i_D[30]
i_D[30] => reg_N:G_NBit_REG:12:REGI.i_D[30]
i_D[30] => reg_N:G_NBit_REG:13:REGI.i_D[30]
i_D[30] => reg_N:G_NBit_REG:14:REGI.i_D[30]
i_D[30] => reg_N:G_NBit_REG:15:REGI.i_D[30]
i_D[30] => reg_N:G_NBit_REG:16:REGI.i_D[30]
i_D[30] => reg_N:G_NBit_REG:17:REGI.i_D[30]
i_D[30] => reg_N:G_NBit_REG:18:REGI.i_D[30]
i_D[30] => reg_N:G_NBit_REG:19:REGI.i_D[30]
i_D[30] => reg_N:G_NBit_REG:20:REGI.i_D[30]
i_D[30] => reg_N:G_NBit_REG:21:REGI.i_D[30]
i_D[30] => reg_N:G_NBit_REG:22:REGI.i_D[30]
i_D[30] => reg_N:G_NBit_REG:23:REGI.i_D[30]
i_D[30] => reg_N:G_NBit_REG:24:REGI.i_D[30]
i_D[30] => reg_N:G_NBit_REG:25:REGI.i_D[30]
i_D[30] => reg_N:G_NBit_REG:26:REGI.i_D[30]
i_D[30] => reg_N:G_NBit_REG:27:REGI.i_D[30]
i_D[30] => reg_N:G_NBit_REG:28:REGI.i_D[30]
i_D[30] => reg_N:G_NBit_REG:29:REGI.i_D[30]
i_D[30] => reg_N:G_NBit_REG:30:REGI.i_D[30]
i_D[30] => reg_N:G_NBit_REG:31:REGI.i_D[30]
i_D[31] => reg_N:REG0.i_D[31]
i_D[31] => reg_N:G_NBit_REG:1:REGI.i_D[31]
i_D[31] => reg_N:G_NBit_REG:2:REGI.i_D[31]
i_D[31] => reg_N:G_NBit_REG:3:REGI.i_D[31]
i_D[31] => reg_N:G_NBit_REG:4:REGI.i_D[31]
i_D[31] => reg_N:G_NBit_REG:5:REGI.i_D[31]
i_D[31] => reg_N:G_NBit_REG:6:REGI.i_D[31]
i_D[31] => reg_N:G_NBit_REG:7:REGI.i_D[31]
i_D[31] => reg_N:G_NBit_REG:8:REGI.i_D[31]
i_D[31] => reg_N:G_NBit_REG:9:REGI.i_D[31]
i_D[31] => reg_N:G_NBit_REG:10:REGI.i_D[31]
i_D[31] => reg_N:G_NBit_REG:11:REGI.i_D[31]
i_D[31] => reg_N:G_NBit_REG:12:REGI.i_D[31]
i_D[31] => reg_N:G_NBit_REG:13:REGI.i_D[31]
i_D[31] => reg_N:G_NBit_REG:14:REGI.i_D[31]
i_D[31] => reg_N:G_NBit_REG:15:REGI.i_D[31]
i_D[31] => reg_N:G_NBit_REG:16:REGI.i_D[31]
i_D[31] => reg_N:G_NBit_REG:17:REGI.i_D[31]
i_D[31] => reg_N:G_NBit_REG:18:REGI.i_D[31]
i_D[31] => reg_N:G_NBit_REG:19:REGI.i_D[31]
i_D[31] => reg_N:G_NBit_REG:20:REGI.i_D[31]
i_D[31] => reg_N:G_NBit_REG:21:REGI.i_D[31]
i_D[31] => reg_N:G_NBit_REG:22:REGI.i_D[31]
i_D[31] => reg_N:G_NBit_REG:23:REGI.i_D[31]
i_D[31] => reg_N:G_NBit_REG:24:REGI.i_D[31]
i_D[31] => reg_N:G_NBit_REG:25:REGI.i_D[31]
i_D[31] => reg_N:G_NBit_REG:26:REGI.i_D[31]
i_D[31] => reg_N:G_NBit_REG:27:REGI.i_D[31]
i_D[31] => reg_N:G_NBit_REG:28:REGI.i_D[31]
i_D[31] => reg_N:G_NBit_REG:29:REGI.i_D[31]
i_D[31] => reg_N:G_NBit_REG:30:REGI.i_D[31]
i_D[31] => reg_N:G_NBit_REG:31:REGI.i_D[31]
o_Q1[0] <= mux32t1_32:MUX1.o_Q[0]
o_Q1[1] <= mux32t1_32:MUX1.o_Q[1]
o_Q1[2] <= mux32t1_32:MUX1.o_Q[2]
o_Q1[3] <= mux32t1_32:MUX1.o_Q[3]
o_Q1[4] <= mux32t1_32:MUX1.o_Q[4]
o_Q1[5] <= mux32t1_32:MUX1.o_Q[5]
o_Q1[6] <= mux32t1_32:MUX1.o_Q[6]
o_Q1[7] <= mux32t1_32:MUX1.o_Q[7]
o_Q1[8] <= mux32t1_32:MUX1.o_Q[8]
o_Q1[9] <= mux32t1_32:MUX1.o_Q[9]
o_Q1[10] <= mux32t1_32:MUX1.o_Q[10]
o_Q1[11] <= mux32t1_32:MUX1.o_Q[11]
o_Q1[12] <= mux32t1_32:MUX1.o_Q[12]
o_Q1[13] <= mux32t1_32:MUX1.o_Q[13]
o_Q1[14] <= mux32t1_32:MUX1.o_Q[14]
o_Q1[15] <= mux32t1_32:MUX1.o_Q[15]
o_Q1[16] <= mux32t1_32:MUX1.o_Q[16]
o_Q1[17] <= mux32t1_32:MUX1.o_Q[17]
o_Q1[18] <= mux32t1_32:MUX1.o_Q[18]
o_Q1[19] <= mux32t1_32:MUX1.o_Q[19]
o_Q1[20] <= mux32t1_32:MUX1.o_Q[20]
o_Q1[21] <= mux32t1_32:MUX1.o_Q[21]
o_Q1[22] <= mux32t1_32:MUX1.o_Q[22]
o_Q1[23] <= mux32t1_32:MUX1.o_Q[23]
o_Q1[24] <= mux32t1_32:MUX1.o_Q[24]
o_Q1[25] <= mux32t1_32:MUX1.o_Q[25]
o_Q1[26] <= mux32t1_32:MUX1.o_Q[26]
o_Q1[27] <= mux32t1_32:MUX1.o_Q[27]
o_Q1[28] <= mux32t1_32:MUX1.o_Q[28]
o_Q1[29] <= mux32t1_32:MUX1.o_Q[29]
o_Q1[30] <= mux32t1_32:MUX1.o_Q[30]
o_Q1[31] <= mux32t1_32:MUX1.o_Q[31]
o_Q2[0] <= mux32t1_32:MUX2.o_Q[0]
o_Q2[1] <= mux32t1_32:MUX2.o_Q[1]
o_Q2[2] <= mux32t1_32:MUX2.o_Q[2]
o_Q2[3] <= mux32t1_32:MUX2.o_Q[3]
o_Q2[4] <= mux32t1_32:MUX2.o_Q[4]
o_Q2[5] <= mux32t1_32:MUX2.o_Q[5]
o_Q2[6] <= mux32t1_32:MUX2.o_Q[6]
o_Q2[7] <= mux32t1_32:MUX2.o_Q[7]
o_Q2[8] <= mux32t1_32:MUX2.o_Q[8]
o_Q2[9] <= mux32t1_32:MUX2.o_Q[9]
o_Q2[10] <= mux32t1_32:MUX2.o_Q[10]
o_Q2[11] <= mux32t1_32:MUX2.o_Q[11]
o_Q2[12] <= mux32t1_32:MUX2.o_Q[12]
o_Q2[13] <= mux32t1_32:MUX2.o_Q[13]
o_Q2[14] <= mux32t1_32:MUX2.o_Q[14]
o_Q2[15] <= mux32t1_32:MUX2.o_Q[15]
o_Q2[16] <= mux32t1_32:MUX2.o_Q[16]
o_Q2[17] <= mux32t1_32:MUX2.o_Q[17]
o_Q2[18] <= mux32t1_32:MUX2.o_Q[18]
o_Q2[19] <= mux32t1_32:MUX2.o_Q[19]
o_Q2[20] <= mux32t1_32:MUX2.o_Q[20]
o_Q2[21] <= mux32t1_32:MUX2.o_Q[21]
o_Q2[22] <= mux32t1_32:MUX2.o_Q[22]
o_Q2[23] <= mux32t1_32:MUX2.o_Q[23]
o_Q2[24] <= mux32t1_32:MUX2.o_Q[24]
o_Q2[25] <= mux32t1_32:MUX2.o_Q[25]
o_Q2[26] <= mux32t1_32:MUX2.o_Q[26]
o_Q2[27] <= mux32t1_32:MUX2.o_Q[27]
o_Q2[28] <= mux32t1_32:MUX2.o_Q[28]
o_Q2[29] <= mux32t1_32:MUX2.o_Q[29]
o_Q2[30] <= mux32t1_32:MUX2.o_Q[30]
o_Q2[31] <= mux32t1_32:MUX2.o_Q[31]


|MIPS_Processor|regFile:X_RegFile|decode5to1:G_Decode
i_S[0] => Mux0.IN69
i_S[0] => Mux1.IN69
i_S[0] => Mux2.IN69
i_S[0] => Mux3.IN69
i_S[0] => Mux4.IN69
i_S[0] => Mux5.IN69
i_S[0] => Mux6.IN69
i_S[0] => Mux7.IN69
i_S[0] => Mux8.IN69
i_S[0] => Mux9.IN69
i_S[0] => Mux10.IN69
i_S[0] => Mux11.IN69
i_S[0] => Mux12.IN69
i_S[0] => Mux13.IN69
i_S[0] => Mux14.IN69
i_S[0] => Mux15.IN69
i_S[0] => Mux16.IN69
i_S[0] => Mux17.IN69
i_S[0] => Mux18.IN69
i_S[0] => Mux19.IN69
i_S[0] => Mux20.IN69
i_S[0] => Mux21.IN69
i_S[0] => Mux22.IN69
i_S[0] => Mux23.IN69
i_S[0] => Mux24.IN69
i_S[0] => Mux25.IN69
i_S[0] => Mux26.IN69
i_S[0] => Mux27.IN69
i_S[0] => Mux28.IN69
i_S[0] => Mux29.IN69
i_S[0] => Mux30.IN69
i_S[0] => Mux31.IN69
i_S[1] => Mux0.IN68
i_S[1] => Mux1.IN68
i_S[1] => Mux2.IN68
i_S[1] => Mux3.IN68
i_S[1] => Mux4.IN68
i_S[1] => Mux5.IN68
i_S[1] => Mux6.IN68
i_S[1] => Mux7.IN68
i_S[1] => Mux8.IN68
i_S[1] => Mux9.IN68
i_S[1] => Mux10.IN68
i_S[1] => Mux11.IN68
i_S[1] => Mux12.IN68
i_S[1] => Mux13.IN68
i_S[1] => Mux14.IN68
i_S[1] => Mux15.IN68
i_S[1] => Mux16.IN68
i_S[1] => Mux17.IN68
i_S[1] => Mux18.IN68
i_S[1] => Mux19.IN68
i_S[1] => Mux20.IN68
i_S[1] => Mux21.IN68
i_S[1] => Mux22.IN68
i_S[1] => Mux23.IN68
i_S[1] => Mux24.IN68
i_S[1] => Mux25.IN68
i_S[1] => Mux26.IN68
i_S[1] => Mux27.IN68
i_S[1] => Mux28.IN68
i_S[1] => Mux29.IN68
i_S[1] => Mux30.IN68
i_S[1] => Mux31.IN68
i_S[2] => Mux0.IN67
i_S[2] => Mux1.IN67
i_S[2] => Mux2.IN67
i_S[2] => Mux3.IN67
i_S[2] => Mux4.IN67
i_S[2] => Mux5.IN67
i_S[2] => Mux6.IN67
i_S[2] => Mux7.IN67
i_S[2] => Mux8.IN67
i_S[2] => Mux9.IN67
i_S[2] => Mux10.IN67
i_S[2] => Mux11.IN67
i_S[2] => Mux12.IN67
i_S[2] => Mux13.IN67
i_S[2] => Mux14.IN67
i_S[2] => Mux15.IN67
i_S[2] => Mux16.IN67
i_S[2] => Mux17.IN67
i_S[2] => Mux18.IN67
i_S[2] => Mux19.IN67
i_S[2] => Mux20.IN67
i_S[2] => Mux21.IN67
i_S[2] => Mux22.IN67
i_S[2] => Mux23.IN67
i_S[2] => Mux24.IN67
i_S[2] => Mux25.IN67
i_S[2] => Mux26.IN67
i_S[2] => Mux27.IN67
i_S[2] => Mux28.IN67
i_S[2] => Mux29.IN67
i_S[2] => Mux30.IN67
i_S[2] => Mux31.IN67
i_S[3] => Mux0.IN66
i_S[3] => Mux1.IN66
i_S[3] => Mux2.IN66
i_S[3] => Mux3.IN66
i_S[3] => Mux4.IN66
i_S[3] => Mux5.IN66
i_S[3] => Mux6.IN66
i_S[3] => Mux7.IN66
i_S[3] => Mux8.IN66
i_S[3] => Mux9.IN66
i_S[3] => Mux10.IN66
i_S[3] => Mux11.IN66
i_S[3] => Mux12.IN66
i_S[3] => Mux13.IN66
i_S[3] => Mux14.IN66
i_S[3] => Mux15.IN66
i_S[3] => Mux16.IN66
i_S[3] => Mux17.IN66
i_S[3] => Mux18.IN66
i_S[3] => Mux19.IN66
i_S[3] => Mux20.IN66
i_S[3] => Mux21.IN66
i_S[3] => Mux22.IN66
i_S[3] => Mux23.IN66
i_S[3] => Mux24.IN66
i_S[3] => Mux25.IN66
i_S[3] => Mux26.IN66
i_S[3] => Mux27.IN66
i_S[3] => Mux28.IN66
i_S[3] => Mux29.IN66
i_S[3] => Mux30.IN66
i_S[3] => Mux31.IN66
i_S[4] => Mux0.IN65
i_S[4] => Mux1.IN65
i_S[4] => Mux2.IN65
i_S[4] => Mux3.IN65
i_S[4] => Mux4.IN65
i_S[4] => Mux5.IN65
i_S[4] => Mux6.IN65
i_S[4] => Mux7.IN65
i_S[4] => Mux8.IN65
i_S[4] => Mux9.IN65
i_S[4] => Mux10.IN65
i_S[4] => Mux11.IN65
i_S[4] => Mux12.IN65
i_S[4] => Mux13.IN65
i_S[4] => Mux14.IN65
i_S[4] => Mux15.IN65
i_S[4] => Mux16.IN65
i_S[4] => Mux17.IN65
i_S[4] => Mux18.IN65
i_S[4] => Mux19.IN65
i_S[4] => Mux20.IN65
i_S[4] => Mux21.IN65
i_S[4] => Mux22.IN65
i_S[4] => Mux23.IN65
i_S[4] => Mux24.IN65
i_S[4] => Mux25.IN65
i_S[4] => Mux26.IN65
i_S[4] => Mux27.IN65
i_S[4] => Mux28.IN65
i_S[4] => Mux29.IN65
i_S[4] => Mux30.IN65
i_S[4] => Mux31.IN65
i_E => Mux0.IN64
i_E => Mux1.IN64
i_E => Mux2.IN64
i_E => Mux3.IN64
i_E => Mux4.IN64
i_E => Mux5.IN64
i_E => Mux6.IN64
i_E => Mux7.IN64
i_E => Mux8.IN64
i_E => Mux9.IN64
i_E => Mux10.IN64
i_E => Mux11.IN64
i_E => Mux12.IN64
i_E => Mux13.IN64
i_E => Mux14.IN64
i_E => Mux15.IN64
i_E => Mux16.IN64
i_E => Mux17.IN64
i_E => Mux18.IN64
i_E => Mux19.IN64
i_E => Mux20.IN64
i_E => Mux21.IN64
i_E => Mux22.IN64
i_E => Mux23.IN64
i_E => Mux24.IN64
i_E => Mux25.IN64
i_E => Mux26.IN64
i_E => Mux27.IN64
i_E => Mux28.IN64
i_E => Mux29.IN64
i_E => Mux30.IN64
i_E => Mux31.IN64
o_O[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
o_O[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
o_O[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
o_O[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
o_O[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
o_O[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
o_O[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
o_O[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
o_O[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
o_O[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
o_O[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
o_O[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
o_O[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
o_O[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
o_O[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
o_O[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
o_O[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
o_O[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o_O[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o_O[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o_O[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o_O[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o_O[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_O[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_O[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:REG0
i_CLK => dffg:G_NBit_REG:0:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:1:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:2:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:3:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:4:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:5:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:6:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:7:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:8:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:9:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:10:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:11:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:12:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:13:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:14:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:15:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:16:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:17:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:18:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:19:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:20:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:21:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:22:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:23:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:24:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:25:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:26:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:27:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:28:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:29:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:30:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:31:REGI.i_CLK
i_RST => dffg:G_NBit_REG:0:REGI.i_RST
i_RST => dffg:G_NBit_REG:1:REGI.i_RST
i_RST => dffg:G_NBit_REG:2:REGI.i_RST
i_RST => dffg:G_NBit_REG:3:REGI.i_RST
i_RST => dffg:G_NBit_REG:4:REGI.i_RST
i_RST => dffg:G_NBit_REG:5:REGI.i_RST
i_RST => dffg:G_NBit_REG:6:REGI.i_RST
i_RST => dffg:G_NBit_REG:7:REGI.i_RST
i_RST => dffg:G_NBit_REG:8:REGI.i_RST
i_RST => dffg:G_NBit_REG:9:REGI.i_RST
i_RST => dffg:G_NBit_REG:10:REGI.i_RST
i_RST => dffg:G_NBit_REG:11:REGI.i_RST
i_RST => dffg:G_NBit_REG:12:REGI.i_RST
i_RST => dffg:G_NBit_REG:13:REGI.i_RST
i_RST => dffg:G_NBit_REG:14:REGI.i_RST
i_RST => dffg:G_NBit_REG:15:REGI.i_RST
i_RST => dffg:G_NBit_REG:16:REGI.i_RST
i_RST => dffg:G_NBit_REG:17:REGI.i_RST
i_RST => dffg:G_NBit_REG:18:REGI.i_RST
i_RST => dffg:G_NBit_REG:19:REGI.i_RST
i_RST => dffg:G_NBit_REG:20:REGI.i_RST
i_RST => dffg:G_NBit_REG:21:REGI.i_RST
i_RST => dffg:G_NBit_REG:22:REGI.i_RST
i_RST => dffg:G_NBit_REG:23:REGI.i_RST
i_RST => dffg:G_NBit_REG:24:REGI.i_RST
i_RST => dffg:G_NBit_REG:25:REGI.i_RST
i_RST => dffg:G_NBit_REG:26:REGI.i_RST
i_RST => dffg:G_NBit_REG:27:REGI.i_RST
i_RST => dffg:G_NBit_REG:28:REGI.i_RST
i_RST => dffg:G_NBit_REG:29:REGI.i_RST
i_RST => dffg:G_NBit_REG:30:REGI.i_RST
i_RST => dffg:G_NBit_REG:31:REGI.i_RST
i_WE => dffg:G_NBit_REG:0:REGI.i_WE
i_WE => dffg:G_NBit_REG:1:REGI.i_WE
i_WE => dffg:G_NBit_REG:2:REGI.i_WE
i_WE => dffg:G_NBit_REG:3:REGI.i_WE
i_WE => dffg:G_NBit_REG:4:REGI.i_WE
i_WE => dffg:G_NBit_REG:5:REGI.i_WE
i_WE => dffg:G_NBit_REG:6:REGI.i_WE
i_WE => dffg:G_NBit_REG:7:REGI.i_WE
i_WE => dffg:G_NBit_REG:8:REGI.i_WE
i_WE => dffg:G_NBit_REG:9:REGI.i_WE
i_WE => dffg:G_NBit_REG:10:REGI.i_WE
i_WE => dffg:G_NBit_REG:11:REGI.i_WE
i_WE => dffg:G_NBit_REG:12:REGI.i_WE
i_WE => dffg:G_NBit_REG:13:REGI.i_WE
i_WE => dffg:G_NBit_REG:14:REGI.i_WE
i_WE => dffg:G_NBit_REG:15:REGI.i_WE
i_WE => dffg:G_NBit_REG:16:REGI.i_WE
i_WE => dffg:G_NBit_REG:17:REGI.i_WE
i_WE => dffg:G_NBit_REG:18:REGI.i_WE
i_WE => dffg:G_NBit_REG:19:REGI.i_WE
i_WE => dffg:G_NBit_REG:20:REGI.i_WE
i_WE => dffg:G_NBit_REG:21:REGI.i_WE
i_WE => dffg:G_NBit_REG:22:REGI.i_WE
i_WE => dffg:G_NBit_REG:23:REGI.i_WE
i_WE => dffg:G_NBit_REG:24:REGI.i_WE
i_WE => dffg:G_NBit_REG:25:REGI.i_WE
i_WE => dffg:G_NBit_REG:26:REGI.i_WE
i_WE => dffg:G_NBit_REG:27:REGI.i_WE
i_WE => dffg:G_NBit_REG:28:REGI.i_WE
i_WE => dffg:G_NBit_REG:29:REGI.i_WE
i_WE => dffg:G_NBit_REG:30:REGI.i_WE
i_WE => dffg:G_NBit_REG:31:REGI.i_WE
i_D[0] => dffg:G_NBit_REG:0:REGI.i_D
i_D[1] => dffg:G_NBit_REG:1:REGI.i_D
i_D[2] => dffg:G_NBit_REG:2:REGI.i_D
i_D[3] => dffg:G_NBit_REG:3:REGI.i_D
i_D[4] => dffg:G_NBit_REG:4:REGI.i_D
i_D[5] => dffg:G_NBit_REG:5:REGI.i_D
i_D[6] => dffg:G_NBit_REG:6:REGI.i_D
i_D[7] => dffg:G_NBit_REG:7:REGI.i_D
i_D[8] => dffg:G_NBit_REG:8:REGI.i_D
i_D[9] => dffg:G_NBit_REG:9:REGI.i_D
i_D[10] => dffg:G_NBit_REG:10:REGI.i_D
i_D[11] => dffg:G_NBit_REG:11:REGI.i_D
i_D[12] => dffg:G_NBit_REG:12:REGI.i_D
i_D[13] => dffg:G_NBit_REG:13:REGI.i_D
i_D[14] => dffg:G_NBit_REG:14:REGI.i_D
i_D[15] => dffg:G_NBit_REG:15:REGI.i_D
i_D[16] => dffg:G_NBit_REG:16:REGI.i_D
i_D[17] => dffg:G_NBit_REG:17:REGI.i_D
i_D[18] => dffg:G_NBit_REG:18:REGI.i_D
i_D[19] => dffg:G_NBit_REG:19:REGI.i_D
i_D[20] => dffg:G_NBit_REG:20:REGI.i_D
i_D[21] => dffg:G_NBit_REG:21:REGI.i_D
i_D[22] => dffg:G_NBit_REG:22:REGI.i_D
i_D[23] => dffg:G_NBit_REG:23:REGI.i_D
i_D[24] => dffg:G_NBit_REG:24:REGI.i_D
i_D[25] => dffg:G_NBit_REG:25:REGI.i_D
i_D[26] => dffg:G_NBit_REG:26:REGI.i_D
i_D[27] => dffg:G_NBit_REG:27:REGI.i_D
i_D[28] => dffg:G_NBit_REG:28:REGI.i_D
i_D[29] => dffg:G_NBit_REG:29:REGI.i_D
i_D[30] => dffg:G_NBit_REG:30:REGI.i_D
i_D[31] => dffg:G_NBit_REG:31:REGI.i_D
o_Q[0] <= dffg:G_NBit_REG:0:REGI.o_Q
o_Q[1] <= dffg:G_NBit_REG:1:REGI.o_Q
o_Q[2] <= dffg:G_NBit_REG:2:REGI.o_Q
o_Q[3] <= dffg:G_NBit_REG:3:REGI.o_Q
o_Q[4] <= dffg:G_NBit_REG:4:REGI.o_Q
o_Q[5] <= dffg:G_NBit_REG:5:REGI.o_Q
o_Q[6] <= dffg:G_NBit_REG:6:REGI.o_Q
o_Q[7] <= dffg:G_NBit_REG:7:REGI.o_Q
o_Q[8] <= dffg:G_NBit_REG:8:REGI.o_Q
o_Q[9] <= dffg:G_NBit_REG:9:REGI.o_Q
o_Q[10] <= dffg:G_NBit_REG:10:REGI.o_Q
o_Q[11] <= dffg:G_NBit_REG:11:REGI.o_Q
o_Q[12] <= dffg:G_NBit_REG:12:REGI.o_Q
o_Q[13] <= dffg:G_NBit_REG:13:REGI.o_Q
o_Q[14] <= dffg:G_NBit_REG:14:REGI.o_Q
o_Q[15] <= dffg:G_NBit_REG:15:REGI.o_Q
o_Q[16] <= dffg:G_NBit_REG:16:REGI.o_Q
o_Q[17] <= dffg:G_NBit_REG:17:REGI.o_Q
o_Q[18] <= dffg:G_NBit_REG:18:REGI.o_Q
o_Q[19] <= dffg:G_NBit_REG:19:REGI.o_Q
o_Q[20] <= dffg:G_NBit_REG:20:REGI.o_Q
o_Q[21] <= dffg:G_NBit_REG:21:REGI.o_Q
o_Q[22] <= dffg:G_NBit_REG:22:REGI.o_Q
o_Q[23] <= dffg:G_NBit_REG:23:REGI.o_Q
o_Q[24] <= dffg:G_NBit_REG:24:REGI.o_Q
o_Q[25] <= dffg:G_NBit_REG:25:REGI.o_Q
o_Q[26] <= dffg:G_NBit_REG:26:REGI.o_Q
o_Q[27] <= dffg:G_NBit_REG:27:REGI.o_Q
o_Q[28] <= dffg:G_NBit_REG:28:REGI.o_Q
o_Q[29] <= dffg:G_NBit_REG:29:REGI.o_Q
o_Q[30] <= dffg:G_NBit_REG:30:REGI.o_Q
o_Q[31] <= dffg:G_NBit_REG:31:REGI.o_Q


|MIPS_Processor|regFile:X_RegFile|reg_N:REG0|dffg:\G_NBit_REG:0:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:REG0|dffg:\G_NBit_REG:1:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:REG0|dffg:\G_NBit_REG:2:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:REG0|dffg:\G_NBit_REG:3:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:REG0|dffg:\G_NBit_REG:4:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:REG0|dffg:\G_NBit_REG:5:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:REG0|dffg:\G_NBit_REG:6:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:REG0|dffg:\G_NBit_REG:7:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:REG0|dffg:\G_NBit_REG:8:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:REG0|dffg:\G_NBit_REG:9:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:REG0|dffg:\G_NBit_REG:10:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:REG0|dffg:\G_NBit_REG:11:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:REG0|dffg:\G_NBit_REG:12:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:REG0|dffg:\G_NBit_REG:13:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:REG0|dffg:\G_NBit_REG:14:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:REG0|dffg:\G_NBit_REG:15:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:REG0|dffg:\G_NBit_REG:16:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:REG0|dffg:\G_NBit_REG:17:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:REG0|dffg:\G_NBit_REG:18:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:REG0|dffg:\G_NBit_REG:19:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:REG0|dffg:\G_NBit_REG:20:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:REG0|dffg:\G_NBit_REG:21:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:REG0|dffg:\G_NBit_REG:22:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:REG0|dffg:\G_NBit_REG:23:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:REG0|dffg:\G_NBit_REG:24:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:REG0|dffg:\G_NBit_REG:25:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:REG0|dffg:\G_NBit_REG:26:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:REG0|dffg:\G_NBit_REG:27:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:REG0|dffg:\G_NBit_REG:28:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:REG0|dffg:\G_NBit_REG:29:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:REG0|dffg:\G_NBit_REG:30:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:REG0|dffg:\G_NBit_REG:31:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:1:REGI
i_CLK => dffg:G_NBit_REG:0:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:1:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:2:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:3:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:4:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:5:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:6:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:7:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:8:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:9:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:10:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:11:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:12:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:13:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:14:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:15:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:16:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:17:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:18:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:19:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:20:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:21:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:22:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:23:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:24:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:25:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:26:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:27:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:28:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:29:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:30:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:31:REGI.i_CLK
i_RST => dffg:G_NBit_REG:0:REGI.i_RST
i_RST => dffg:G_NBit_REG:1:REGI.i_RST
i_RST => dffg:G_NBit_REG:2:REGI.i_RST
i_RST => dffg:G_NBit_REG:3:REGI.i_RST
i_RST => dffg:G_NBit_REG:4:REGI.i_RST
i_RST => dffg:G_NBit_REG:5:REGI.i_RST
i_RST => dffg:G_NBit_REG:6:REGI.i_RST
i_RST => dffg:G_NBit_REG:7:REGI.i_RST
i_RST => dffg:G_NBit_REG:8:REGI.i_RST
i_RST => dffg:G_NBit_REG:9:REGI.i_RST
i_RST => dffg:G_NBit_REG:10:REGI.i_RST
i_RST => dffg:G_NBit_REG:11:REGI.i_RST
i_RST => dffg:G_NBit_REG:12:REGI.i_RST
i_RST => dffg:G_NBit_REG:13:REGI.i_RST
i_RST => dffg:G_NBit_REG:14:REGI.i_RST
i_RST => dffg:G_NBit_REG:15:REGI.i_RST
i_RST => dffg:G_NBit_REG:16:REGI.i_RST
i_RST => dffg:G_NBit_REG:17:REGI.i_RST
i_RST => dffg:G_NBit_REG:18:REGI.i_RST
i_RST => dffg:G_NBit_REG:19:REGI.i_RST
i_RST => dffg:G_NBit_REG:20:REGI.i_RST
i_RST => dffg:G_NBit_REG:21:REGI.i_RST
i_RST => dffg:G_NBit_REG:22:REGI.i_RST
i_RST => dffg:G_NBit_REG:23:REGI.i_RST
i_RST => dffg:G_NBit_REG:24:REGI.i_RST
i_RST => dffg:G_NBit_REG:25:REGI.i_RST
i_RST => dffg:G_NBit_REG:26:REGI.i_RST
i_RST => dffg:G_NBit_REG:27:REGI.i_RST
i_RST => dffg:G_NBit_REG:28:REGI.i_RST
i_RST => dffg:G_NBit_REG:29:REGI.i_RST
i_RST => dffg:G_NBit_REG:30:REGI.i_RST
i_RST => dffg:G_NBit_REG:31:REGI.i_RST
i_WE => dffg:G_NBit_REG:0:REGI.i_WE
i_WE => dffg:G_NBit_REG:1:REGI.i_WE
i_WE => dffg:G_NBit_REG:2:REGI.i_WE
i_WE => dffg:G_NBit_REG:3:REGI.i_WE
i_WE => dffg:G_NBit_REG:4:REGI.i_WE
i_WE => dffg:G_NBit_REG:5:REGI.i_WE
i_WE => dffg:G_NBit_REG:6:REGI.i_WE
i_WE => dffg:G_NBit_REG:7:REGI.i_WE
i_WE => dffg:G_NBit_REG:8:REGI.i_WE
i_WE => dffg:G_NBit_REG:9:REGI.i_WE
i_WE => dffg:G_NBit_REG:10:REGI.i_WE
i_WE => dffg:G_NBit_REG:11:REGI.i_WE
i_WE => dffg:G_NBit_REG:12:REGI.i_WE
i_WE => dffg:G_NBit_REG:13:REGI.i_WE
i_WE => dffg:G_NBit_REG:14:REGI.i_WE
i_WE => dffg:G_NBit_REG:15:REGI.i_WE
i_WE => dffg:G_NBit_REG:16:REGI.i_WE
i_WE => dffg:G_NBit_REG:17:REGI.i_WE
i_WE => dffg:G_NBit_REG:18:REGI.i_WE
i_WE => dffg:G_NBit_REG:19:REGI.i_WE
i_WE => dffg:G_NBit_REG:20:REGI.i_WE
i_WE => dffg:G_NBit_REG:21:REGI.i_WE
i_WE => dffg:G_NBit_REG:22:REGI.i_WE
i_WE => dffg:G_NBit_REG:23:REGI.i_WE
i_WE => dffg:G_NBit_REG:24:REGI.i_WE
i_WE => dffg:G_NBit_REG:25:REGI.i_WE
i_WE => dffg:G_NBit_REG:26:REGI.i_WE
i_WE => dffg:G_NBit_REG:27:REGI.i_WE
i_WE => dffg:G_NBit_REG:28:REGI.i_WE
i_WE => dffg:G_NBit_REG:29:REGI.i_WE
i_WE => dffg:G_NBit_REG:30:REGI.i_WE
i_WE => dffg:G_NBit_REG:31:REGI.i_WE
i_D[0] => dffg:G_NBit_REG:0:REGI.i_D
i_D[1] => dffg:G_NBit_REG:1:REGI.i_D
i_D[2] => dffg:G_NBit_REG:2:REGI.i_D
i_D[3] => dffg:G_NBit_REG:3:REGI.i_D
i_D[4] => dffg:G_NBit_REG:4:REGI.i_D
i_D[5] => dffg:G_NBit_REG:5:REGI.i_D
i_D[6] => dffg:G_NBit_REG:6:REGI.i_D
i_D[7] => dffg:G_NBit_REG:7:REGI.i_D
i_D[8] => dffg:G_NBit_REG:8:REGI.i_D
i_D[9] => dffg:G_NBit_REG:9:REGI.i_D
i_D[10] => dffg:G_NBit_REG:10:REGI.i_D
i_D[11] => dffg:G_NBit_REG:11:REGI.i_D
i_D[12] => dffg:G_NBit_REG:12:REGI.i_D
i_D[13] => dffg:G_NBit_REG:13:REGI.i_D
i_D[14] => dffg:G_NBit_REG:14:REGI.i_D
i_D[15] => dffg:G_NBit_REG:15:REGI.i_D
i_D[16] => dffg:G_NBit_REG:16:REGI.i_D
i_D[17] => dffg:G_NBit_REG:17:REGI.i_D
i_D[18] => dffg:G_NBit_REG:18:REGI.i_D
i_D[19] => dffg:G_NBit_REG:19:REGI.i_D
i_D[20] => dffg:G_NBit_REG:20:REGI.i_D
i_D[21] => dffg:G_NBit_REG:21:REGI.i_D
i_D[22] => dffg:G_NBit_REG:22:REGI.i_D
i_D[23] => dffg:G_NBit_REG:23:REGI.i_D
i_D[24] => dffg:G_NBit_REG:24:REGI.i_D
i_D[25] => dffg:G_NBit_REG:25:REGI.i_D
i_D[26] => dffg:G_NBit_REG:26:REGI.i_D
i_D[27] => dffg:G_NBit_REG:27:REGI.i_D
i_D[28] => dffg:G_NBit_REG:28:REGI.i_D
i_D[29] => dffg:G_NBit_REG:29:REGI.i_D
i_D[30] => dffg:G_NBit_REG:30:REGI.i_D
i_D[31] => dffg:G_NBit_REG:31:REGI.i_D
o_Q[0] <= dffg:G_NBit_REG:0:REGI.o_Q
o_Q[1] <= dffg:G_NBit_REG:1:REGI.o_Q
o_Q[2] <= dffg:G_NBit_REG:2:REGI.o_Q
o_Q[3] <= dffg:G_NBit_REG:3:REGI.o_Q
o_Q[4] <= dffg:G_NBit_REG:4:REGI.o_Q
o_Q[5] <= dffg:G_NBit_REG:5:REGI.o_Q
o_Q[6] <= dffg:G_NBit_REG:6:REGI.o_Q
o_Q[7] <= dffg:G_NBit_REG:7:REGI.o_Q
o_Q[8] <= dffg:G_NBit_REG:8:REGI.o_Q
o_Q[9] <= dffg:G_NBit_REG:9:REGI.o_Q
o_Q[10] <= dffg:G_NBit_REG:10:REGI.o_Q
o_Q[11] <= dffg:G_NBit_REG:11:REGI.o_Q
o_Q[12] <= dffg:G_NBit_REG:12:REGI.o_Q
o_Q[13] <= dffg:G_NBit_REG:13:REGI.o_Q
o_Q[14] <= dffg:G_NBit_REG:14:REGI.o_Q
o_Q[15] <= dffg:G_NBit_REG:15:REGI.o_Q
o_Q[16] <= dffg:G_NBit_REG:16:REGI.o_Q
o_Q[17] <= dffg:G_NBit_REG:17:REGI.o_Q
o_Q[18] <= dffg:G_NBit_REG:18:REGI.o_Q
o_Q[19] <= dffg:G_NBit_REG:19:REGI.o_Q
o_Q[20] <= dffg:G_NBit_REG:20:REGI.o_Q
o_Q[21] <= dffg:G_NBit_REG:21:REGI.o_Q
o_Q[22] <= dffg:G_NBit_REG:22:REGI.o_Q
o_Q[23] <= dffg:G_NBit_REG:23:REGI.o_Q
o_Q[24] <= dffg:G_NBit_REG:24:REGI.o_Q
o_Q[25] <= dffg:G_NBit_REG:25:REGI.o_Q
o_Q[26] <= dffg:G_NBit_REG:26:REGI.o_Q
o_Q[27] <= dffg:G_NBit_REG:27:REGI.o_Q
o_Q[28] <= dffg:G_NBit_REG:28:REGI.o_Q
o_Q[29] <= dffg:G_NBit_REG:29:REGI.o_Q
o_Q[30] <= dffg:G_NBit_REG:30:REGI.o_Q
o_Q[31] <= dffg:G_NBit_REG:31:REGI.o_Q


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:1:REGI|dffg:\G_NBit_REG:0:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:1:REGI|dffg:\G_NBit_REG:1:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:1:REGI|dffg:\G_NBit_REG:2:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:1:REGI|dffg:\G_NBit_REG:3:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:1:REGI|dffg:\G_NBit_REG:4:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:1:REGI|dffg:\G_NBit_REG:5:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:1:REGI|dffg:\G_NBit_REG:6:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:1:REGI|dffg:\G_NBit_REG:7:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:1:REGI|dffg:\G_NBit_REG:8:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:1:REGI|dffg:\G_NBit_REG:9:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:1:REGI|dffg:\G_NBit_REG:10:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:1:REGI|dffg:\G_NBit_REG:11:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:1:REGI|dffg:\G_NBit_REG:12:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:1:REGI|dffg:\G_NBit_REG:13:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:1:REGI|dffg:\G_NBit_REG:14:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:1:REGI|dffg:\G_NBit_REG:15:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:1:REGI|dffg:\G_NBit_REG:16:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:1:REGI|dffg:\G_NBit_REG:17:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:1:REGI|dffg:\G_NBit_REG:18:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:1:REGI|dffg:\G_NBit_REG:19:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:1:REGI|dffg:\G_NBit_REG:20:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:1:REGI|dffg:\G_NBit_REG:21:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:1:REGI|dffg:\G_NBit_REG:22:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:1:REGI|dffg:\G_NBit_REG:23:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:1:REGI|dffg:\G_NBit_REG:24:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:1:REGI|dffg:\G_NBit_REG:25:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:1:REGI|dffg:\G_NBit_REG:26:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:1:REGI|dffg:\G_NBit_REG:27:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:1:REGI|dffg:\G_NBit_REG:28:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:1:REGI|dffg:\G_NBit_REG:29:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:1:REGI|dffg:\G_NBit_REG:30:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:1:REGI|dffg:\G_NBit_REG:31:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:2:REGI
i_CLK => dffg:G_NBit_REG:0:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:1:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:2:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:3:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:4:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:5:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:6:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:7:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:8:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:9:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:10:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:11:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:12:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:13:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:14:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:15:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:16:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:17:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:18:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:19:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:20:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:21:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:22:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:23:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:24:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:25:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:26:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:27:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:28:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:29:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:30:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:31:REGI.i_CLK
i_RST => dffg:G_NBit_REG:0:REGI.i_RST
i_RST => dffg:G_NBit_REG:1:REGI.i_RST
i_RST => dffg:G_NBit_REG:2:REGI.i_RST
i_RST => dffg:G_NBit_REG:3:REGI.i_RST
i_RST => dffg:G_NBit_REG:4:REGI.i_RST
i_RST => dffg:G_NBit_REG:5:REGI.i_RST
i_RST => dffg:G_NBit_REG:6:REGI.i_RST
i_RST => dffg:G_NBit_REG:7:REGI.i_RST
i_RST => dffg:G_NBit_REG:8:REGI.i_RST
i_RST => dffg:G_NBit_REG:9:REGI.i_RST
i_RST => dffg:G_NBit_REG:10:REGI.i_RST
i_RST => dffg:G_NBit_REG:11:REGI.i_RST
i_RST => dffg:G_NBit_REG:12:REGI.i_RST
i_RST => dffg:G_NBit_REG:13:REGI.i_RST
i_RST => dffg:G_NBit_REG:14:REGI.i_RST
i_RST => dffg:G_NBit_REG:15:REGI.i_RST
i_RST => dffg:G_NBit_REG:16:REGI.i_RST
i_RST => dffg:G_NBit_REG:17:REGI.i_RST
i_RST => dffg:G_NBit_REG:18:REGI.i_RST
i_RST => dffg:G_NBit_REG:19:REGI.i_RST
i_RST => dffg:G_NBit_REG:20:REGI.i_RST
i_RST => dffg:G_NBit_REG:21:REGI.i_RST
i_RST => dffg:G_NBit_REG:22:REGI.i_RST
i_RST => dffg:G_NBit_REG:23:REGI.i_RST
i_RST => dffg:G_NBit_REG:24:REGI.i_RST
i_RST => dffg:G_NBit_REG:25:REGI.i_RST
i_RST => dffg:G_NBit_REG:26:REGI.i_RST
i_RST => dffg:G_NBit_REG:27:REGI.i_RST
i_RST => dffg:G_NBit_REG:28:REGI.i_RST
i_RST => dffg:G_NBit_REG:29:REGI.i_RST
i_RST => dffg:G_NBit_REG:30:REGI.i_RST
i_RST => dffg:G_NBit_REG:31:REGI.i_RST
i_WE => dffg:G_NBit_REG:0:REGI.i_WE
i_WE => dffg:G_NBit_REG:1:REGI.i_WE
i_WE => dffg:G_NBit_REG:2:REGI.i_WE
i_WE => dffg:G_NBit_REG:3:REGI.i_WE
i_WE => dffg:G_NBit_REG:4:REGI.i_WE
i_WE => dffg:G_NBit_REG:5:REGI.i_WE
i_WE => dffg:G_NBit_REG:6:REGI.i_WE
i_WE => dffg:G_NBit_REG:7:REGI.i_WE
i_WE => dffg:G_NBit_REG:8:REGI.i_WE
i_WE => dffg:G_NBit_REG:9:REGI.i_WE
i_WE => dffg:G_NBit_REG:10:REGI.i_WE
i_WE => dffg:G_NBit_REG:11:REGI.i_WE
i_WE => dffg:G_NBit_REG:12:REGI.i_WE
i_WE => dffg:G_NBit_REG:13:REGI.i_WE
i_WE => dffg:G_NBit_REG:14:REGI.i_WE
i_WE => dffg:G_NBit_REG:15:REGI.i_WE
i_WE => dffg:G_NBit_REG:16:REGI.i_WE
i_WE => dffg:G_NBit_REG:17:REGI.i_WE
i_WE => dffg:G_NBit_REG:18:REGI.i_WE
i_WE => dffg:G_NBit_REG:19:REGI.i_WE
i_WE => dffg:G_NBit_REG:20:REGI.i_WE
i_WE => dffg:G_NBit_REG:21:REGI.i_WE
i_WE => dffg:G_NBit_REG:22:REGI.i_WE
i_WE => dffg:G_NBit_REG:23:REGI.i_WE
i_WE => dffg:G_NBit_REG:24:REGI.i_WE
i_WE => dffg:G_NBit_REG:25:REGI.i_WE
i_WE => dffg:G_NBit_REG:26:REGI.i_WE
i_WE => dffg:G_NBit_REG:27:REGI.i_WE
i_WE => dffg:G_NBit_REG:28:REGI.i_WE
i_WE => dffg:G_NBit_REG:29:REGI.i_WE
i_WE => dffg:G_NBit_REG:30:REGI.i_WE
i_WE => dffg:G_NBit_REG:31:REGI.i_WE
i_D[0] => dffg:G_NBit_REG:0:REGI.i_D
i_D[1] => dffg:G_NBit_REG:1:REGI.i_D
i_D[2] => dffg:G_NBit_REG:2:REGI.i_D
i_D[3] => dffg:G_NBit_REG:3:REGI.i_D
i_D[4] => dffg:G_NBit_REG:4:REGI.i_D
i_D[5] => dffg:G_NBit_REG:5:REGI.i_D
i_D[6] => dffg:G_NBit_REG:6:REGI.i_D
i_D[7] => dffg:G_NBit_REG:7:REGI.i_D
i_D[8] => dffg:G_NBit_REG:8:REGI.i_D
i_D[9] => dffg:G_NBit_REG:9:REGI.i_D
i_D[10] => dffg:G_NBit_REG:10:REGI.i_D
i_D[11] => dffg:G_NBit_REG:11:REGI.i_D
i_D[12] => dffg:G_NBit_REG:12:REGI.i_D
i_D[13] => dffg:G_NBit_REG:13:REGI.i_D
i_D[14] => dffg:G_NBit_REG:14:REGI.i_D
i_D[15] => dffg:G_NBit_REG:15:REGI.i_D
i_D[16] => dffg:G_NBit_REG:16:REGI.i_D
i_D[17] => dffg:G_NBit_REG:17:REGI.i_D
i_D[18] => dffg:G_NBit_REG:18:REGI.i_D
i_D[19] => dffg:G_NBit_REG:19:REGI.i_D
i_D[20] => dffg:G_NBit_REG:20:REGI.i_D
i_D[21] => dffg:G_NBit_REG:21:REGI.i_D
i_D[22] => dffg:G_NBit_REG:22:REGI.i_D
i_D[23] => dffg:G_NBit_REG:23:REGI.i_D
i_D[24] => dffg:G_NBit_REG:24:REGI.i_D
i_D[25] => dffg:G_NBit_REG:25:REGI.i_D
i_D[26] => dffg:G_NBit_REG:26:REGI.i_D
i_D[27] => dffg:G_NBit_REG:27:REGI.i_D
i_D[28] => dffg:G_NBit_REG:28:REGI.i_D
i_D[29] => dffg:G_NBit_REG:29:REGI.i_D
i_D[30] => dffg:G_NBit_REG:30:REGI.i_D
i_D[31] => dffg:G_NBit_REG:31:REGI.i_D
o_Q[0] <= dffg:G_NBit_REG:0:REGI.o_Q
o_Q[1] <= dffg:G_NBit_REG:1:REGI.o_Q
o_Q[2] <= dffg:G_NBit_REG:2:REGI.o_Q
o_Q[3] <= dffg:G_NBit_REG:3:REGI.o_Q
o_Q[4] <= dffg:G_NBit_REG:4:REGI.o_Q
o_Q[5] <= dffg:G_NBit_REG:5:REGI.o_Q
o_Q[6] <= dffg:G_NBit_REG:6:REGI.o_Q
o_Q[7] <= dffg:G_NBit_REG:7:REGI.o_Q
o_Q[8] <= dffg:G_NBit_REG:8:REGI.o_Q
o_Q[9] <= dffg:G_NBit_REG:9:REGI.o_Q
o_Q[10] <= dffg:G_NBit_REG:10:REGI.o_Q
o_Q[11] <= dffg:G_NBit_REG:11:REGI.o_Q
o_Q[12] <= dffg:G_NBit_REG:12:REGI.o_Q
o_Q[13] <= dffg:G_NBit_REG:13:REGI.o_Q
o_Q[14] <= dffg:G_NBit_REG:14:REGI.o_Q
o_Q[15] <= dffg:G_NBit_REG:15:REGI.o_Q
o_Q[16] <= dffg:G_NBit_REG:16:REGI.o_Q
o_Q[17] <= dffg:G_NBit_REG:17:REGI.o_Q
o_Q[18] <= dffg:G_NBit_REG:18:REGI.o_Q
o_Q[19] <= dffg:G_NBit_REG:19:REGI.o_Q
o_Q[20] <= dffg:G_NBit_REG:20:REGI.o_Q
o_Q[21] <= dffg:G_NBit_REG:21:REGI.o_Q
o_Q[22] <= dffg:G_NBit_REG:22:REGI.o_Q
o_Q[23] <= dffg:G_NBit_REG:23:REGI.o_Q
o_Q[24] <= dffg:G_NBit_REG:24:REGI.o_Q
o_Q[25] <= dffg:G_NBit_REG:25:REGI.o_Q
o_Q[26] <= dffg:G_NBit_REG:26:REGI.o_Q
o_Q[27] <= dffg:G_NBit_REG:27:REGI.o_Q
o_Q[28] <= dffg:G_NBit_REG:28:REGI.o_Q
o_Q[29] <= dffg:G_NBit_REG:29:REGI.o_Q
o_Q[30] <= dffg:G_NBit_REG:30:REGI.o_Q
o_Q[31] <= dffg:G_NBit_REG:31:REGI.o_Q


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:2:REGI|dffg:\G_NBit_REG:0:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:2:REGI|dffg:\G_NBit_REG:1:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:2:REGI|dffg:\G_NBit_REG:2:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:2:REGI|dffg:\G_NBit_REG:3:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:2:REGI|dffg:\G_NBit_REG:4:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:2:REGI|dffg:\G_NBit_REG:5:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:2:REGI|dffg:\G_NBit_REG:6:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:2:REGI|dffg:\G_NBit_REG:7:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:2:REGI|dffg:\G_NBit_REG:8:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:2:REGI|dffg:\G_NBit_REG:9:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:2:REGI|dffg:\G_NBit_REG:10:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:2:REGI|dffg:\G_NBit_REG:11:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:2:REGI|dffg:\G_NBit_REG:12:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:2:REGI|dffg:\G_NBit_REG:13:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:2:REGI|dffg:\G_NBit_REG:14:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:2:REGI|dffg:\G_NBit_REG:15:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:2:REGI|dffg:\G_NBit_REG:16:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:2:REGI|dffg:\G_NBit_REG:17:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:2:REGI|dffg:\G_NBit_REG:18:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:2:REGI|dffg:\G_NBit_REG:19:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:2:REGI|dffg:\G_NBit_REG:20:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:2:REGI|dffg:\G_NBit_REG:21:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:2:REGI|dffg:\G_NBit_REG:22:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:2:REGI|dffg:\G_NBit_REG:23:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:2:REGI|dffg:\G_NBit_REG:24:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:2:REGI|dffg:\G_NBit_REG:25:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:2:REGI|dffg:\G_NBit_REG:26:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:2:REGI|dffg:\G_NBit_REG:27:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:2:REGI|dffg:\G_NBit_REG:28:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:2:REGI|dffg:\G_NBit_REG:29:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:2:REGI|dffg:\G_NBit_REG:30:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:2:REGI|dffg:\G_NBit_REG:31:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:3:REGI
i_CLK => dffg:G_NBit_REG:0:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:1:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:2:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:3:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:4:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:5:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:6:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:7:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:8:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:9:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:10:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:11:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:12:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:13:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:14:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:15:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:16:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:17:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:18:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:19:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:20:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:21:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:22:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:23:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:24:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:25:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:26:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:27:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:28:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:29:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:30:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:31:REGI.i_CLK
i_RST => dffg:G_NBit_REG:0:REGI.i_RST
i_RST => dffg:G_NBit_REG:1:REGI.i_RST
i_RST => dffg:G_NBit_REG:2:REGI.i_RST
i_RST => dffg:G_NBit_REG:3:REGI.i_RST
i_RST => dffg:G_NBit_REG:4:REGI.i_RST
i_RST => dffg:G_NBit_REG:5:REGI.i_RST
i_RST => dffg:G_NBit_REG:6:REGI.i_RST
i_RST => dffg:G_NBit_REG:7:REGI.i_RST
i_RST => dffg:G_NBit_REG:8:REGI.i_RST
i_RST => dffg:G_NBit_REG:9:REGI.i_RST
i_RST => dffg:G_NBit_REG:10:REGI.i_RST
i_RST => dffg:G_NBit_REG:11:REGI.i_RST
i_RST => dffg:G_NBit_REG:12:REGI.i_RST
i_RST => dffg:G_NBit_REG:13:REGI.i_RST
i_RST => dffg:G_NBit_REG:14:REGI.i_RST
i_RST => dffg:G_NBit_REG:15:REGI.i_RST
i_RST => dffg:G_NBit_REG:16:REGI.i_RST
i_RST => dffg:G_NBit_REG:17:REGI.i_RST
i_RST => dffg:G_NBit_REG:18:REGI.i_RST
i_RST => dffg:G_NBit_REG:19:REGI.i_RST
i_RST => dffg:G_NBit_REG:20:REGI.i_RST
i_RST => dffg:G_NBit_REG:21:REGI.i_RST
i_RST => dffg:G_NBit_REG:22:REGI.i_RST
i_RST => dffg:G_NBit_REG:23:REGI.i_RST
i_RST => dffg:G_NBit_REG:24:REGI.i_RST
i_RST => dffg:G_NBit_REG:25:REGI.i_RST
i_RST => dffg:G_NBit_REG:26:REGI.i_RST
i_RST => dffg:G_NBit_REG:27:REGI.i_RST
i_RST => dffg:G_NBit_REG:28:REGI.i_RST
i_RST => dffg:G_NBit_REG:29:REGI.i_RST
i_RST => dffg:G_NBit_REG:30:REGI.i_RST
i_RST => dffg:G_NBit_REG:31:REGI.i_RST
i_WE => dffg:G_NBit_REG:0:REGI.i_WE
i_WE => dffg:G_NBit_REG:1:REGI.i_WE
i_WE => dffg:G_NBit_REG:2:REGI.i_WE
i_WE => dffg:G_NBit_REG:3:REGI.i_WE
i_WE => dffg:G_NBit_REG:4:REGI.i_WE
i_WE => dffg:G_NBit_REG:5:REGI.i_WE
i_WE => dffg:G_NBit_REG:6:REGI.i_WE
i_WE => dffg:G_NBit_REG:7:REGI.i_WE
i_WE => dffg:G_NBit_REG:8:REGI.i_WE
i_WE => dffg:G_NBit_REG:9:REGI.i_WE
i_WE => dffg:G_NBit_REG:10:REGI.i_WE
i_WE => dffg:G_NBit_REG:11:REGI.i_WE
i_WE => dffg:G_NBit_REG:12:REGI.i_WE
i_WE => dffg:G_NBit_REG:13:REGI.i_WE
i_WE => dffg:G_NBit_REG:14:REGI.i_WE
i_WE => dffg:G_NBit_REG:15:REGI.i_WE
i_WE => dffg:G_NBit_REG:16:REGI.i_WE
i_WE => dffg:G_NBit_REG:17:REGI.i_WE
i_WE => dffg:G_NBit_REG:18:REGI.i_WE
i_WE => dffg:G_NBit_REG:19:REGI.i_WE
i_WE => dffg:G_NBit_REG:20:REGI.i_WE
i_WE => dffg:G_NBit_REG:21:REGI.i_WE
i_WE => dffg:G_NBit_REG:22:REGI.i_WE
i_WE => dffg:G_NBit_REG:23:REGI.i_WE
i_WE => dffg:G_NBit_REG:24:REGI.i_WE
i_WE => dffg:G_NBit_REG:25:REGI.i_WE
i_WE => dffg:G_NBit_REG:26:REGI.i_WE
i_WE => dffg:G_NBit_REG:27:REGI.i_WE
i_WE => dffg:G_NBit_REG:28:REGI.i_WE
i_WE => dffg:G_NBit_REG:29:REGI.i_WE
i_WE => dffg:G_NBit_REG:30:REGI.i_WE
i_WE => dffg:G_NBit_REG:31:REGI.i_WE
i_D[0] => dffg:G_NBit_REG:0:REGI.i_D
i_D[1] => dffg:G_NBit_REG:1:REGI.i_D
i_D[2] => dffg:G_NBit_REG:2:REGI.i_D
i_D[3] => dffg:G_NBit_REG:3:REGI.i_D
i_D[4] => dffg:G_NBit_REG:4:REGI.i_D
i_D[5] => dffg:G_NBit_REG:5:REGI.i_D
i_D[6] => dffg:G_NBit_REG:6:REGI.i_D
i_D[7] => dffg:G_NBit_REG:7:REGI.i_D
i_D[8] => dffg:G_NBit_REG:8:REGI.i_D
i_D[9] => dffg:G_NBit_REG:9:REGI.i_D
i_D[10] => dffg:G_NBit_REG:10:REGI.i_D
i_D[11] => dffg:G_NBit_REG:11:REGI.i_D
i_D[12] => dffg:G_NBit_REG:12:REGI.i_D
i_D[13] => dffg:G_NBit_REG:13:REGI.i_D
i_D[14] => dffg:G_NBit_REG:14:REGI.i_D
i_D[15] => dffg:G_NBit_REG:15:REGI.i_D
i_D[16] => dffg:G_NBit_REG:16:REGI.i_D
i_D[17] => dffg:G_NBit_REG:17:REGI.i_D
i_D[18] => dffg:G_NBit_REG:18:REGI.i_D
i_D[19] => dffg:G_NBit_REG:19:REGI.i_D
i_D[20] => dffg:G_NBit_REG:20:REGI.i_D
i_D[21] => dffg:G_NBit_REG:21:REGI.i_D
i_D[22] => dffg:G_NBit_REG:22:REGI.i_D
i_D[23] => dffg:G_NBit_REG:23:REGI.i_D
i_D[24] => dffg:G_NBit_REG:24:REGI.i_D
i_D[25] => dffg:G_NBit_REG:25:REGI.i_D
i_D[26] => dffg:G_NBit_REG:26:REGI.i_D
i_D[27] => dffg:G_NBit_REG:27:REGI.i_D
i_D[28] => dffg:G_NBit_REG:28:REGI.i_D
i_D[29] => dffg:G_NBit_REG:29:REGI.i_D
i_D[30] => dffg:G_NBit_REG:30:REGI.i_D
i_D[31] => dffg:G_NBit_REG:31:REGI.i_D
o_Q[0] <= dffg:G_NBit_REG:0:REGI.o_Q
o_Q[1] <= dffg:G_NBit_REG:1:REGI.o_Q
o_Q[2] <= dffg:G_NBit_REG:2:REGI.o_Q
o_Q[3] <= dffg:G_NBit_REG:3:REGI.o_Q
o_Q[4] <= dffg:G_NBit_REG:4:REGI.o_Q
o_Q[5] <= dffg:G_NBit_REG:5:REGI.o_Q
o_Q[6] <= dffg:G_NBit_REG:6:REGI.o_Q
o_Q[7] <= dffg:G_NBit_REG:7:REGI.o_Q
o_Q[8] <= dffg:G_NBit_REG:8:REGI.o_Q
o_Q[9] <= dffg:G_NBit_REG:9:REGI.o_Q
o_Q[10] <= dffg:G_NBit_REG:10:REGI.o_Q
o_Q[11] <= dffg:G_NBit_REG:11:REGI.o_Q
o_Q[12] <= dffg:G_NBit_REG:12:REGI.o_Q
o_Q[13] <= dffg:G_NBit_REG:13:REGI.o_Q
o_Q[14] <= dffg:G_NBit_REG:14:REGI.o_Q
o_Q[15] <= dffg:G_NBit_REG:15:REGI.o_Q
o_Q[16] <= dffg:G_NBit_REG:16:REGI.o_Q
o_Q[17] <= dffg:G_NBit_REG:17:REGI.o_Q
o_Q[18] <= dffg:G_NBit_REG:18:REGI.o_Q
o_Q[19] <= dffg:G_NBit_REG:19:REGI.o_Q
o_Q[20] <= dffg:G_NBit_REG:20:REGI.o_Q
o_Q[21] <= dffg:G_NBit_REG:21:REGI.o_Q
o_Q[22] <= dffg:G_NBit_REG:22:REGI.o_Q
o_Q[23] <= dffg:G_NBit_REG:23:REGI.o_Q
o_Q[24] <= dffg:G_NBit_REG:24:REGI.o_Q
o_Q[25] <= dffg:G_NBit_REG:25:REGI.o_Q
o_Q[26] <= dffg:G_NBit_REG:26:REGI.o_Q
o_Q[27] <= dffg:G_NBit_REG:27:REGI.o_Q
o_Q[28] <= dffg:G_NBit_REG:28:REGI.o_Q
o_Q[29] <= dffg:G_NBit_REG:29:REGI.o_Q
o_Q[30] <= dffg:G_NBit_REG:30:REGI.o_Q
o_Q[31] <= dffg:G_NBit_REG:31:REGI.o_Q


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:3:REGI|dffg:\G_NBit_REG:0:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:3:REGI|dffg:\G_NBit_REG:1:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:3:REGI|dffg:\G_NBit_REG:2:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:3:REGI|dffg:\G_NBit_REG:3:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:3:REGI|dffg:\G_NBit_REG:4:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:3:REGI|dffg:\G_NBit_REG:5:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:3:REGI|dffg:\G_NBit_REG:6:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:3:REGI|dffg:\G_NBit_REG:7:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:3:REGI|dffg:\G_NBit_REG:8:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:3:REGI|dffg:\G_NBit_REG:9:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:3:REGI|dffg:\G_NBit_REG:10:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:3:REGI|dffg:\G_NBit_REG:11:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:3:REGI|dffg:\G_NBit_REG:12:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:3:REGI|dffg:\G_NBit_REG:13:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:3:REGI|dffg:\G_NBit_REG:14:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:3:REGI|dffg:\G_NBit_REG:15:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:3:REGI|dffg:\G_NBit_REG:16:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:3:REGI|dffg:\G_NBit_REG:17:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:3:REGI|dffg:\G_NBit_REG:18:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:3:REGI|dffg:\G_NBit_REG:19:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:3:REGI|dffg:\G_NBit_REG:20:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:3:REGI|dffg:\G_NBit_REG:21:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:3:REGI|dffg:\G_NBit_REG:22:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:3:REGI|dffg:\G_NBit_REG:23:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:3:REGI|dffg:\G_NBit_REG:24:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:3:REGI|dffg:\G_NBit_REG:25:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:3:REGI|dffg:\G_NBit_REG:26:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:3:REGI|dffg:\G_NBit_REG:27:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:3:REGI|dffg:\G_NBit_REG:28:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:3:REGI|dffg:\G_NBit_REG:29:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:3:REGI|dffg:\G_NBit_REG:30:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:3:REGI|dffg:\G_NBit_REG:31:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:4:REGI
i_CLK => dffg:G_NBit_REG:0:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:1:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:2:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:3:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:4:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:5:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:6:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:7:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:8:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:9:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:10:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:11:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:12:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:13:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:14:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:15:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:16:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:17:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:18:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:19:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:20:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:21:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:22:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:23:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:24:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:25:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:26:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:27:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:28:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:29:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:30:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:31:REGI.i_CLK
i_RST => dffg:G_NBit_REG:0:REGI.i_RST
i_RST => dffg:G_NBit_REG:1:REGI.i_RST
i_RST => dffg:G_NBit_REG:2:REGI.i_RST
i_RST => dffg:G_NBit_REG:3:REGI.i_RST
i_RST => dffg:G_NBit_REG:4:REGI.i_RST
i_RST => dffg:G_NBit_REG:5:REGI.i_RST
i_RST => dffg:G_NBit_REG:6:REGI.i_RST
i_RST => dffg:G_NBit_REG:7:REGI.i_RST
i_RST => dffg:G_NBit_REG:8:REGI.i_RST
i_RST => dffg:G_NBit_REG:9:REGI.i_RST
i_RST => dffg:G_NBit_REG:10:REGI.i_RST
i_RST => dffg:G_NBit_REG:11:REGI.i_RST
i_RST => dffg:G_NBit_REG:12:REGI.i_RST
i_RST => dffg:G_NBit_REG:13:REGI.i_RST
i_RST => dffg:G_NBit_REG:14:REGI.i_RST
i_RST => dffg:G_NBit_REG:15:REGI.i_RST
i_RST => dffg:G_NBit_REG:16:REGI.i_RST
i_RST => dffg:G_NBit_REG:17:REGI.i_RST
i_RST => dffg:G_NBit_REG:18:REGI.i_RST
i_RST => dffg:G_NBit_REG:19:REGI.i_RST
i_RST => dffg:G_NBit_REG:20:REGI.i_RST
i_RST => dffg:G_NBit_REG:21:REGI.i_RST
i_RST => dffg:G_NBit_REG:22:REGI.i_RST
i_RST => dffg:G_NBit_REG:23:REGI.i_RST
i_RST => dffg:G_NBit_REG:24:REGI.i_RST
i_RST => dffg:G_NBit_REG:25:REGI.i_RST
i_RST => dffg:G_NBit_REG:26:REGI.i_RST
i_RST => dffg:G_NBit_REG:27:REGI.i_RST
i_RST => dffg:G_NBit_REG:28:REGI.i_RST
i_RST => dffg:G_NBit_REG:29:REGI.i_RST
i_RST => dffg:G_NBit_REG:30:REGI.i_RST
i_RST => dffg:G_NBit_REG:31:REGI.i_RST
i_WE => dffg:G_NBit_REG:0:REGI.i_WE
i_WE => dffg:G_NBit_REG:1:REGI.i_WE
i_WE => dffg:G_NBit_REG:2:REGI.i_WE
i_WE => dffg:G_NBit_REG:3:REGI.i_WE
i_WE => dffg:G_NBit_REG:4:REGI.i_WE
i_WE => dffg:G_NBit_REG:5:REGI.i_WE
i_WE => dffg:G_NBit_REG:6:REGI.i_WE
i_WE => dffg:G_NBit_REG:7:REGI.i_WE
i_WE => dffg:G_NBit_REG:8:REGI.i_WE
i_WE => dffg:G_NBit_REG:9:REGI.i_WE
i_WE => dffg:G_NBit_REG:10:REGI.i_WE
i_WE => dffg:G_NBit_REG:11:REGI.i_WE
i_WE => dffg:G_NBit_REG:12:REGI.i_WE
i_WE => dffg:G_NBit_REG:13:REGI.i_WE
i_WE => dffg:G_NBit_REG:14:REGI.i_WE
i_WE => dffg:G_NBit_REG:15:REGI.i_WE
i_WE => dffg:G_NBit_REG:16:REGI.i_WE
i_WE => dffg:G_NBit_REG:17:REGI.i_WE
i_WE => dffg:G_NBit_REG:18:REGI.i_WE
i_WE => dffg:G_NBit_REG:19:REGI.i_WE
i_WE => dffg:G_NBit_REG:20:REGI.i_WE
i_WE => dffg:G_NBit_REG:21:REGI.i_WE
i_WE => dffg:G_NBit_REG:22:REGI.i_WE
i_WE => dffg:G_NBit_REG:23:REGI.i_WE
i_WE => dffg:G_NBit_REG:24:REGI.i_WE
i_WE => dffg:G_NBit_REG:25:REGI.i_WE
i_WE => dffg:G_NBit_REG:26:REGI.i_WE
i_WE => dffg:G_NBit_REG:27:REGI.i_WE
i_WE => dffg:G_NBit_REG:28:REGI.i_WE
i_WE => dffg:G_NBit_REG:29:REGI.i_WE
i_WE => dffg:G_NBit_REG:30:REGI.i_WE
i_WE => dffg:G_NBit_REG:31:REGI.i_WE
i_D[0] => dffg:G_NBit_REG:0:REGI.i_D
i_D[1] => dffg:G_NBit_REG:1:REGI.i_D
i_D[2] => dffg:G_NBit_REG:2:REGI.i_D
i_D[3] => dffg:G_NBit_REG:3:REGI.i_D
i_D[4] => dffg:G_NBit_REG:4:REGI.i_D
i_D[5] => dffg:G_NBit_REG:5:REGI.i_D
i_D[6] => dffg:G_NBit_REG:6:REGI.i_D
i_D[7] => dffg:G_NBit_REG:7:REGI.i_D
i_D[8] => dffg:G_NBit_REG:8:REGI.i_D
i_D[9] => dffg:G_NBit_REG:9:REGI.i_D
i_D[10] => dffg:G_NBit_REG:10:REGI.i_D
i_D[11] => dffg:G_NBit_REG:11:REGI.i_D
i_D[12] => dffg:G_NBit_REG:12:REGI.i_D
i_D[13] => dffg:G_NBit_REG:13:REGI.i_D
i_D[14] => dffg:G_NBit_REG:14:REGI.i_D
i_D[15] => dffg:G_NBit_REG:15:REGI.i_D
i_D[16] => dffg:G_NBit_REG:16:REGI.i_D
i_D[17] => dffg:G_NBit_REG:17:REGI.i_D
i_D[18] => dffg:G_NBit_REG:18:REGI.i_D
i_D[19] => dffg:G_NBit_REG:19:REGI.i_D
i_D[20] => dffg:G_NBit_REG:20:REGI.i_D
i_D[21] => dffg:G_NBit_REG:21:REGI.i_D
i_D[22] => dffg:G_NBit_REG:22:REGI.i_D
i_D[23] => dffg:G_NBit_REG:23:REGI.i_D
i_D[24] => dffg:G_NBit_REG:24:REGI.i_D
i_D[25] => dffg:G_NBit_REG:25:REGI.i_D
i_D[26] => dffg:G_NBit_REG:26:REGI.i_D
i_D[27] => dffg:G_NBit_REG:27:REGI.i_D
i_D[28] => dffg:G_NBit_REG:28:REGI.i_D
i_D[29] => dffg:G_NBit_REG:29:REGI.i_D
i_D[30] => dffg:G_NBit_REG:30:REGI.i_D
i_D[31] => dffg:G_NBit_REG:31:REGI.i_D
o_Q[0] <= dffg:G_NBit_REG:0:REGI.o_Q
o_Q[1] <= dffg:G_NBit_REG:1:REGI.o_Q
o_Q[2] <= dffg:G_NBit_REG:2:REGI.o_Q
o_Q[3] <= dffg:G_NBit_REG:3:REGI.o_Q
o_Q[4] <= dffg:G_NBit_REG:4:REGI.o_Q
o_Q[5] <= dffg:G_NBit_REG:5:REGI.o_Q
o_Q[6] <= dffg:G_NBit_REG:6:REGI.o_Q
o_Q[7] <= dffg:G_NBit_REG:7:REGI.o_Q
o_Q[8] <= dffg:G_NBit_REG:8:REGI.o_Q
o_Q[9] <= dffg:G_NBit_REG:9:REGI.o_Q
o_Q[10] <= dffg:G_NBit_REG:10:REGI.o_Q
o_Q[11] <= dffg:G_NBit_REG:11:REGI.o_Q
o_Q[12] <= dffg:G_NBit_REG:12:REGI.o_Q
o_Q[13] <= dffg:G_NBit_REG:13:REGI.o_Q
o_Q[14] <= dffg:G_NBit_REG:14:REGI.o_Q
o_Q[15] <= dffg:G_NBit_REG:15:REGI.o_Q
o_Q[16] <= dffg:G_NBit_REG:16:REGI.o_Q
o_Q[17] <= dffg:G_NBit_REG:17:REGI.o_Q
o_Q[18] <= dffg:G_NBit_REG:18:REGI.o_Q
o_Q[19] <= dffg:G_NBit_REG:19:REGI.o_Q
o_Q[20] <= dffg:G_NBit_REG:20:REGI.o_Q
o_Q[21] <= dffg:G_NBit_REG:21:REGI.o_Q
o_Q[22] <= dffg:G_NBit_REG:22:REGI.o_Q
o_Q[23] <= dffg:G_NBit_REG:23:REGI.o_Q
o_Q[24] <= dffg:G_NBit_REG:24:REGI.o_Q
o_Q[25] <= dffg:G_NBit_REG:25:REGI.o_Q
o_Q[26] <= dffg:G_NBit_REG:26:REGI.o_Q
o_Q[27] <= dffg:G_NBit_REG:27:REGI.o_Q
o_Q[28] <= dffg:G_NBit_REG:28:REGI.o_Q
o_Q[29] <= dffg:G_NBit_REG:29:REGI.o_Q
o_Q[30] <= dffg:G_NBit_REG:30:REGI.o_Q
o_Q[31] <= dffg:G_NBit_REG:31:REGI.o_Q


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:4:REGI|dffg:\G_NBit_REG:0:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:4:REGI|dffg:\G_NBit_REG:1:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:4:REGI|dffg:\G_NBit_REG:2:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:4:REGI|dffg:\G_NBit_REG:3:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:4:REGI|dffg:\G_NBit_REG:4:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:4:REGI|dffg:\G_NBit_REG:5:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:4:REGI|dffg:\G_NBit_REG:6:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:4:REGI|dffg:\G_NBit_REG:7:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:4:REGI|dffg:\G_NBit_REG:8:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:4:REGI|dffg:\G_NBit_REG:9:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:4:REGI|dffg:\G_NBit_REG:10:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:4:REGI|dffg:\G_NBit_REG:11:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:4:REGI|dffg:\G_NBit_REG:12:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:4:REGI|dffg:\G_NBit_REG:13:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:4:REGI|dffg:\G_NBit_REG:14:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:4:REGI|dffg:\G_NBit_REG:15:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:4:REGI|dffg:\G_NBit_REG:16:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:4:REGI|dffg:\G_NBit_REG:17:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:4:REGI|dffg:\G_NBit_REG:18:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:4:REGI|dffg:\G_NBit_REG:19:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:4:REGI|dffg:\G_NBit_REG:20:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:4:REGI|dffg:\G_NBit_REG:21:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:4:REGI|dffg:\G_NBit_REG:22:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:4:REGI|dffg:\G_NBit_REG:23:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:4:REGI|dffg:\G_NBit_REG:24:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:4:REGI|dffg:\G_NBit_REG:25:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:4:REGI|dffg:\G_NBit_REG:26:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:4:REGI|dffg:\G_NBit_REG:27:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:4:REGI|dffg:\G_NBit_REG:28:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:4:REGI|dffg:\G_NBit_REG:29:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:4:REGI|dffg:\G_NBit_REG:30:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:4:REGI|dffg:\G_NBit_REG:31:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:5:REGI
i_CLK => dffg:G_NBit_REG:0:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:1:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:2:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:3:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:4:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:5:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:6:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:7:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:8:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:9:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:10:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:11:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:12:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:13:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:14:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:15:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:16:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:17:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:18:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:19:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:20:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:21:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:22:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:23:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:24:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:25:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:26:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:27:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:28:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:29:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:30:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:31:REGI.i_CLK
i_RST => dffg:G_NBit_REG:0:REGI.i_RST
i_RST => dffg:G_NBit_REG:1:REGI.i_RST
i_RST => dffg:G_NBit_REG:2:REGI.i_RST
i_RST => dffg:G_NBit_REG:3:REGI.i_RST
i_RST => dffg:G_NBit_REG:4:REGI.i_RST
i_RST => dffg:G_NBit_REG:5:REGI.i_RST
i_RST => dffg:G_NBit_REG:6:REGI.i_RST
i_RST => dffg:G_NBit_REG:7:REGI.i_RST
i_RST => dffg:G_NBit_REG:8:REGI.i_RST
i_RST => dffg:G_NBit_REG:9:REGI.i_RST
i_RST => dffg:G_NBit_REG:10:REGI.i_RST
i_RST => dffg:G_NBit_REG:11:REGI.i_RST
i_RST => dffg:G_NBit_REG:12:REGI.i_RST
i_RST => dffg:G_NBit_REG:13:REGI.i_RST
i_RST => dffg:G_NBit_REG:14:REGI.i_RST
i_RST => dffg:G_NBit_REG:15:REGI.i_RST
i_RST => dffg:G_NBit_REG:16:REGI.i_RST
i_RST => dffg:G_NBit_REG:17:REGI.i_RST
i_RST => dffg:G_NBit_REG:18:REGI.i_RST
i_RST => dffg:G_NBit_REG:19:REGI.i_RST
i_RST => dffg:G_NBit_REG:20:REGI.i_RST
i_RST => dffg:G_NBit_REG:21:REGI.i_RST
i_RST => dffg:G_NBit_REG:22:REGI.i_RST
i_RST => dffg:G_NBit_REG:23:REGI.i_RST
i_RST => dffg:G_NBit_REG:24:REGI.i_RST
i_RST => dffg:G_NBit_REG:25:REGI.i_RST
i_RST => dffg:G_NBit_REG:26:REGI.i_RST
i_RST => dffg:G_NBit_REG:27:REGI.i_RST
i_RST => dffg:G_NBit_REG:28:REGI.i_RST
i_RST => dffg:G_NBit_REG:29:REGI.i_RST
i_RST => dffg:G_NBit_REG:30:REGI.i_RST
i_RST => dffg:G_NBit_REG:31:REGI.i_RST
i_WE => dffg:G_NBit_REG:0:REGI.i_WE
i_WE => dffg:G_NBit_REG:1:REGI.i_WE
i_WE => dffg:G_NBit_REG:2:REGI.i_WE
i_WE => dffg:G_NBit_REG:3:REGI.i_WE
i_WE => dffg:G_NBit_REG:4:REGI.i_WE
i_WE => dffg:G_NBit_REG:5:REGI.i_WE
i_WE => dffg:G_NBit_REG:6:REGI.i_WE
i_WE => dffg:G_NBit_REG:7:REGI.i_WE
i_WE => dffg:G_NBit_REG:8:REGI.i_WE
i_WE => dffg:G_NBit_REG:9:REGI.i_WE
i_WE => dffg:G_NBit_REG:10:REGI.i_WE
i_WE => dffg:G_NBit_REG:11:REGI.i_WE
i_WE => dffg:G_NBit_REG:12:REGI.i_WE
i_WE => dffg:G_NBit_REG:13:REGI.i_WE
i_WE => dffg:G_NBit_REG:14:REGI.i_WE
i_WE => dffg:G_NBit_REG:15:REGI.i_WE
i_WE => dffg:G_NBit_REG:16:REGI.i_WE
i_WE => dffg:G_NBit_REG:17:REGI.i_WE
i_WE => dffg:G_NBit_REG:18:REGI.i_WE
i_WE => dffg:G_NBit_REG:19:REGI.i_WE
i_WE => dffg:G_NBit_REG:20:REGI.i_WE
i_WE => dffg:G_NBit_REG:21:REGI.i_WE
i_WE => dffg:G_NBit_REG:22:REGI.i_WE
i_WE => dffg:G_NBit_REG:23:REGI.i_WE
i_WE => dffg:G_NBit_REG:24:REGI.i_WE
i_WE => dffg:G_NBit_REG:25:REGI.i_WE
i_WE => dffg:G_NBit_REG:26:REGI.i_WE
i_WE => dffg:G_NBit_REG:27:REGI.i_WE
i_WE => dffg:G_NBit_REG:28:REGI.i_WE
i_WE => dffg:G_NBit_REG:29:REGI.i_WE
i_WE => dffg:G_NBit_REG:30:REGI.i_WE
i_WE => dffg:G_NBit_REG:31:REGI.i_WE
i_D[0] => dffg:G_NBit_REG:0:REGI.i_D
i_D[1] => dffg:G_NBit_REG:1:REGI.i_D
i_D[2] => dffg:G_NBit_REG:2:REGI.i_D
i_D[3] => dffg:G_NBit_REG:3:REGI.i_D
i_D[4] => dffg:G_NBit_REG:4:REGI.i_D
i_D[5] => dffg:G_NBit_REG:5:REGI.i_D
i_D[6] => dffg:G_NBit_REG:6:REGI.i_D
i_D[7] => dffg:G_NBit_REG:7:REGI.i_D
i_D[8] => dffg:G_NBit_REG:8:REGI.i_D
i_D[9] => dffg:G_NBit_REG:9:REGI.i_D
i_D[10] => dffg:G_NBit_REG:10:REGI.i_D
i_D[11] => dffg:G_NBit_REG:11:REGI.i_D
i_D[12] => dffg:G_NBit_REG:12:REGI.i_D
i_D[13] => dffg:G_NBit_REG:13:REGI.i_D
i_D[14] => dffg:G_NBit_REG:14:REGI.i_D
i_D[15] => dffg:G_NBit_REG:15:REGI.i_D
i_D[16] => dffg:G_NBit_REG:16:REGI.i_D
i_D[17] => dffg:G_NBit_REG:17:REGI.i_D
i_D[18] => dffg:G_NBit_REG:18:REGI.i_D
i_D[19] => dffg:G_NBit_REG:19:REGI.i_D
i_D[20] => dffg:G_NBit_REG:20:REGI.i_D
i_D[21] => dffg:G_NBit_REG:21:REGI.i_D
i_D[22] => dffg:G_NBit_REG:22:REGI.i_D
i_D[23] => dffg:G_NBit_REG:23:REGI.i_D
i_D[24] => dffg:G_NBit_REG:24:REGI.i_D
i_D[25] => dffg:G_NBit_REG:25:REGI.i_D
i_D[26] => dffg:G_NBit_REG:26:REGI.i_D
i_D[27] => dffg:G_NBit_REG:27:REGI.i_D
i_D[28] => dffg:G_NBit_REG:28:REGI.i_D
i_D[29] => dffg:G_NBit_REG:29:REGI.i_D
i_D[30] => dffg:G_NBit_REG:30:REGI.i_D
i_D[31] => dffg:G_NBit_REG:31:REGI.i_D
o_Q[0] <= dffg:G_NBit_REG:0:REGI.o_Q
o_Q[1] <= dffg:G_NBit_REG:1:REGI.o_Q
o_Q[2] <= dffg:G_NBit_REG:2:REGI.o_Q
o_Q[3] <= dffg:G_NBit_REG:3:REGI.o_Q
o_Q[4] <= dffg:G_NBit_REG:4:REGI.o_Q
o_Q[5] <= dffg:G_NBit_REG:5:REGI.o_Q
o_Q[6] <= dffg:G_NBit_REG:6:REGI.o_Q
o_Q[7] <= dffg:G_NBit_REG:7:REGI.o_Q
o_Q[8] <= dffg:G_NBit_REG:8:REGI.o_Q
o_Q[9] <= dffg:G_NBit_REG:9:REGI.o_Q
o_Q[10] <= dffg:G_NBit_REG:10:REGI.o_Q
o_Q[11] <= dffg:G_NBit_REG:11:REGI.o_Q
o_Q[12] <= dffg:G_NBit_REG:12:REGI.o_Q
o_Q[13] <= dffg:G_NBit_REG:13:REGI.o_Q
o_Q[14] <= dffg:G_NBit_REG:14:REGI.o_Q
o_Q[15] <= dffg:G_NBit_REG:15:REGI.o_Q
o_Q[16] <= dffg:G_NBit_REG:16:REGI.o_Q
o_Q[17] <= dffg:G_NBit_REG:17:REGI.o_Q
o_Q[18] <= dffg:G_NBit_REG:18:REGI.o_Q
o_Q[19] <= dffg:G_NBit_REG:19:REGI.o_Q
o_Q[20] <= dffg:G_NBit_REG:20:REGI.o_Q
o_Q[21] <= dffg:G_NBit_REG:21:REGI.o_Q
o_Q[22] <= dffg:G_NBit_REG:22:REGI.o_Q
o_Q[23] <= dffg:G_NBit_REG:23:REGI.o_Q
o_Q[24] <= dffg:G_NBit_REG:24:REGI.o_Q
o_Q[25] <= dffg:G_NBit_REG:25:REGI.o_Q
o_Q[26] <= dffg:G_NBit_REG:26:REGI.o_Q
o_Q[27] <= dffg:G_NBit_REG:27:REGI.o_Q
o_Q[28] <= dffg:G_NBit_REG:28:REGI.o_Q
o_Q[29] <= dffg:G_NBit_REG:29:REGI.o_Q
o_Q[30] <= dffg:G_NBit_REG:30:REGI.o_Q
o_Q[31] <= dffg:G_NBit_REG:31:REGI.o_Q


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:5:REGI|dffg:\G_NBit_REG:0:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:5:REGI|dffg:\G_NBit_REG:1:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:5:REGI|dffg:\G_NBit_REG:2:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:5:REGI|dffg:\G_NBit_REG:3:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:5:REGI|dffg:\G_NBit_REG:4:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:5:REGI|dffg:\G_NBit_REG:5:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:5:REGI|dffg:\G_NBit_REG:6:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:5:REGI|dffg:\G_NBit_REG:7:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:5:REGI|dffg:\G_NBit_REG:8:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:5:REGI|dffg:\G_NBit_REG:9:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:5:REGI|dffg:\G_NBit_REG:10:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:5:REGI|dffg:\G_NBit_REG:11:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:5:REGI|dffg:\G_NBit_REG:12:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:5:REGI|dffg:\G_NBit_REG:13:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:5:REGI|dffg:\G_NBit_REG:14:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:5:REGI|dffg:\G_NBit_REG:15:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:5:REGI|dffg:\G_NBit_REG:16:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:5:REGI|dffg:\G_NBit_REG:17:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:5:REGI|dffg:\G_NBit_REG:18:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:5:REGI|dffg:\G_NBit_REG:19:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:5:REGI|dffg:\G_NBit_REG:20:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:5:REGI|dffg:\G_NBit_REG:21:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:5:REGI|dffg:\G_NBit_REG:22:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:5:REGI|dffg:\G_NBit_REG:23:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:5:REGI|dffg:\G_NBit_REG:24:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:5:REGI|dffg:\G_NBit_REG:25:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:5:REGI|dffg:\G_NBit_REG:26:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:5:REGI|dffg:\G_NBit_REG:27:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:5:REGI|dffg:\G_NBit_REG:28:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:5:REGI|dffg:\G_NBit_REG:29:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:5:REGI|dffg:\G_NBit_REG:30:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:5:REGI|dffg:\G_NBit_REG:31:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:6:REGI
i_CLK => dffg:G_NBit_REG:0:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:1:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:2:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:3:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:4:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:5:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:6:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:7:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:8:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:9:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:10:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:11:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:12:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:13:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:14:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:15:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:16:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:17:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:18:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:19:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:20:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:21:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:22:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:23:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:24:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:25:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:26:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:27:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:28:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:29:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:30:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:31:REGI.i_CLK
i_RST => dffg:G_NBit_REG:0:REGI.i_RST
i_RST => dffg:G_NBit_REG:1:REGI.i_RST
i_RST => dffg:G_NBit_REG:2:REGI.i_RST
i_RST => dffg:G_NBit_REG:3:REGI.i_RST
i_RST => dffg:G_NBit_REG:4:REGI.i_RST
i_RST => dffg:G_NBit_REG:5:REGI.i_RST
i_RST => dffg:G_NBit_REG:6:REGI.i_RST
i_RST => dffg:G_NBit_REG:7:REGI.i_RST
i_RST => dffg:G_NBit_REG:8:REGI.i_RST
i_RST => dffg:G_NBit_REG:9:REGI.i_RST
i_RST => dffg:G_NBit_REG:10:REGI.i_RST
i_RST => dffg:G_NBit_REG:11:REGI.i_RST
i_RST => dffg:G_NBit_REG:12:REGI.i_RST
i_RST => dffg:G_NBit_REG:13:REGI.i_RST
i_RST => dffg:G_NBit_REG:14:REGI.i_RST
i_RST => dffg:G_NBit_REG:15:REGI.i_RST
i_RST => dffg:G_NBit_REG:16:REGI.i_RST
i_RST => dffg:G_NBit_REG:17:REGI.i_RST
i_RST => dffg:G_NBit_REG:18:REGI.i_RST
i_RST => dffg:G_NBit_REG:19:REGI.i_RST
i_RST => dffg:G_NBit_REG:20:REGI.i_RST
i_RST => dffg:G_NBit_REG:21:REGI.i_RST
i_RST => dffg:G_NBit_REG:22:REGI.i_RST
i_RST => dffg:G_NBit_REG:23:REGI.i_RST
i_RST => dffg:G_NBit_REG:24:REGI.i_RST
i_RST => dffg:G_NBit_REG:25:REGI.i_RST
i_RST => dffg:G_NBit_REG:26:REGI.i_RST
i_RST => dffg:G_NBit_REG:27:REGI.i_RST
i_RST => dffg:G_NBit_REG:28:REGI.i_RST
i_RST => dffg:G_NBit_REG:29:REGI.i_RST
i_RST => dffg:G_NBit_REG:30:REGI.i_RST
i_RST => dffg:G_NBit_REG:31:REGI.i_RST
i_WE => dffg:G_NBit_REG:0:REGI.i_WE
i_WE => dffg:G_NBit_REG:1:REGI.i_WE
i_WE => dffg:G_NBit_REG:2:REGI.i_WE
i_WE => dffg:G_NBit_REG:3:REGI.i_WE
i_WE => dffg:G_NBit_REG:4:REGI.i_WE
i_WE => dffg:G_NBit_REG:5:REGI.i_WE
i_WE => dffg:G_NBit_REG:6:REGI.i_WE
i_WE => dffg:G_NBit_REG:7:REGI.i_WE
i_WE => dffg:G_NBit_REG:8:REGI.i_WE
i_WE => dffg:G_NBit_REG:9:REGI.i_WE
i_WE => dffg:G_NBit_REG:10:REGI.i_WE
i_WE => dffg:G_NBit_REG:11:REGI.i_WE
i_WE => dffg:G_NBit_REG:12:REGI.i_WE
i_WE => dffg:G_NBit_REG:13:REGI.i_WE
i_WE => dffg:G_NBit_REG:14:REGI.i_WE
i_WE => dffg:G_NBit_REG:15:REGI.i_WE
i_WE => dffg:G_NBit_REG:16:REGI.i_WE
i_WE => dffg:G_NBit_REG:17:REGI.i_WE
i_WE => dffg:G_NBit_REG:18:REGI.i_WE
i_WE => dffg:G_NBit_REG:19:REGI.i_WE
i_WE => dffg:G_NBit_REG:20:REGI.i_WE
i_WE => dffg:G_NBit_REG:21:REGI.i_WE
i_WE => dffg:G_NBit_REG:22:REGI.i_WE
i_WE => dffg:G_NBit_REG:23:REGI.i_WE
i_WE => dffg:G_NBit_REG:24:REGI.i_WE
i_WE => dffg:G_NBit_REG:25:REGI.i_WE
i_WE => dffg:G_NBit_REG:26:REGI.i_WE
i_WE => dffg:G_NBit_REG:27:REGI.i_WE
i_WE => dffg:G_NBit_REG:28:REGI.i_WE
i_WE => dffg:G_NBit_REG:29:REGI.i_WE
i_WE => dffg:G_NBit_REG:30:REGI.i_WE
i_WE => dffg:G_NBit_REG:31:REGI.i_WE
i_D[0] => dffg:G_NBit_REG:0:REGI.i_D
i_D[1] => dffg:G_NBit_REG:1:REGI.i_D
i_D[2] => dffg:G_NBit_REG:2:REGI.i_D
i_D[3] => dffg:G_NBit_REG:3:REGI.i_D
i_D[4] => dffg:G_NBit_REG:4:REGI.i_D
i_D[5] => dffg:G_NBit_REG:5:REGI.i_D
i_D[6] => dffg:G_NBit_REG:6:REGI.i_D
i_D[7] => dffg:G_NBit_REG:7:REGI.i_D
i_D[8] => dffg:G_NBit_REG:8:REGI.i_D
i_D[9] => dffg:G_NBit_REG:9:REGI.i_D
i_D[10] => dffg:G_NBit_REG:10:REGI.i_D
i_D[11] => dffg:G_NBit_REG:11:REGI.i_D
i_D[12] => dffg:G_NBit_REG:12:REGI.i_D
i_D[13] => dffg:G_NBit_REG:13:REGI.i_D
i_D[14] => dffg:G_NBit_REG:14:REGI.i_D
i_D[15] => dffg:G_NBit_REG:15:REGI.i_D
i_D[16] => dffg:G_NBit_REG:16:REGI.i_D
i_D[17] => dffg:G_NBit_REG:17:REGI.i_D
i_D[18] => dffg:G_NBit_REG:18:REGI.i_D
i_D[19] => dffg:G_NBit_REG:19:REGI.i_D
i_D[20] => dffg:G_NBit_REG:20:REGI.i_D
i_D[21] => dffg:G_NBit_REG:21:REGI.i_D
i_D[22] => dffg:G_NBit_REG:22:REGI.i_D
i_D[23] => dffg:G_NBit_REG:23:REGI.i_D
i_D[24] => dffg:G_NBit_REG:24:REGI.i_D
i_D[25] => dffg:G_NBit_REG:25:REGI.i_D
i_D[26] => dffg:G_NBit_REG:26:REGI.i_D
i_D[27] => dffg:G_NBit_REG:27:REGI.i_D
i_D[28] => dffg:G_NBit_REG:28:REGI.i_D
i_D[29] => dffg:G_NBit_REG:29:REGI.i_D
i_D[30] => dffg:G_NBit_REG:30:REGI.i_D
i_D[31] => dffg:G_NBit_REG:31:REGI.i_D
o_Q[0] <= dffg:G_NBit_REG:0:REGI.o_Q
o_Q[1] <= dffg:G_NBit_REG:1:REGI.o_Q
o_Q[2] <= dffg:G_NBit_REG:2:REGI.o_Q
o_Q[3] <= dffg:G_NBit_REG:3:REGI.o_Q
o_Q[4] <= dffg:G_NBit_REG:4:REGI.o_Q
o_Q[5] <= dffg:G_NBit_REG:5:REGI.o_Q
o_Q[6] <= dffg:G_NBit_REG:6:REGI.o_Q
o_Q[7] <= dffg:G_NBit_REG:7:REGI.o_Q
o_Q[8] <= dffg:G_NBit_REG:8:REGI.o_Q
o_Q[9] <= dffg:G_NBit_REG:9:REGI.o_Q
o_Q[10] <= dffg:G_NBit_REG:10:REGI.o_Q
o_Q[11] <= dffg:G_NBit_REG:11:REGI.o_Q
o_Q[12] <= dffg:G_NBit_REG:12:REGI.o_Q
o_Q[13] <= dffg:G_NBit_REG:13:REGI.o_Q
o_Q[14] <= dffg:G_NBit_REG:14:REGI.o_Q
o_Q[15] <= dffg:G_NBit_REG:15:REGI.o_Q
o_Q[16] <= dffg:G_NBit_REG:16:REGI.o_Q
o_Q[17] <= dffg:G_NBit_REG:17:REGI.o_Q
o_Q[18] <= dffg:G_NBit_REG:18:REGI.o_Q
o_Q[19] <= dffg:G_NBit_REG:19:REGI.o_Q
o_Q[20] <= dffg:G_NBit_REG:20:REGI.o_Q
o_Q[21] <= dffg:G_NBit_REG:21:REGI.o_Q
o_Q[22] <= dffg:G_NBit_REG:22:REGI.o_Q
o_Q[23] <= dffg:G_NBit_REG:23:REGI.o_Q
o_Q[24] <= dffg:G_NBit_REG:24:REGI.o_Q
o_Q[25] <= dffg:G_NBit_REG:25:REGI.o_Q
o_Q[26] <= dffg:G_NBit_REG:26:REGI.o_Q
o_Q[27] <= dffg:G_NBit_REG:27:REGI.o_Q
o_Q[28] <= dffg:G_NBit_REG:28:REGI.o_Q
o_Q[29] <= dffg:G_NBit_REG:29:REGI.o_Q
o_Q[30] <= dffg:G_NBit_REG:30:REGI.o_Q
o_Q[31] <= dffg:G_NBit_REG:31:REGI.o_Q


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:6:REGI|dffg:\G_NBit_REG:0:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:6:REGI|dffg:\G_NBit_REG:1:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:6:REGI|dffg:\G_NBit_REG:2:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:6:REGI|dffg:\G_NBit_REG:3:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:6:REGI|dffg:\G_NBit_REG:4:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:6:REGI|dffg:\G_NBit_REG:5:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:6:REGI|dffg:\G_NBit_REG:6:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:6:REGI|dffg:\G_NBit_REG:7:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:6:REGI|dffg:\G_NBit_REG:8:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:6:REGI|dffg:\G_NBit_REG:9:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:6:REGI|dffg:\G_NBit_REG:10:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:6:REGI|dffg:\G_NBit_REG:11:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:6:REGI|dffg:\G_NBit_REG:12:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:6:REGI|dffg:\G_NBit_REG:13:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:6:REGI|dffg:\G_NBit_REG:14:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:6:REGI|dffg:\G_NBit_REG:15:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:6:REGI|dffg:\G_NBit_REG:16:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:6:REGI|dffg:\G_NBit_REG:17:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:6:REGI|dffg:\G_NBit_REG:18:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:6:REGI|dffg:\G_NBit_REG:19:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:6:REGI|dffg:\G_NBit_REG:20:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:6:REGI|dffg:\G_NBit_REG:21:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:6:REGI|dffg:\G_NBit_REG:22:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:6:REGI|dffg:\G_NBit_REG:23:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:6:REGI|dffg:\G_NBit_REG:24:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:6:REGI|dffg:\G_NBit_REG:25:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:6:REGI|dffg:\G_NBit_REG:26:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:6:REGI|dffg:\G_NBit_REG:27:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:6:REGI|dffg:\G_NBit_REG:28:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:6:REGI|dffg:\G_NBit_REG:29:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:6:REGI|dffg:\G_NBit_REG:30:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:6:REGI|dffg:\G_NBit_REG:31:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:7:REGI
i_CLK => dffg:G_NBit_REG:0:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:1:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:2:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:3:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:4:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:5:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:6:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:7:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:8:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:9:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:10:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:11:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:12:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:13:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:14:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:15:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:16:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:17:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:18:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:19:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:20:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:21:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:22:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:23:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:24:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:25:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:26:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:27:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:28:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:29:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:30:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:31:REGI.i_CLK
i_RST => dffg:G_NBit_REG:0:REGI.i_RST
i_RST => dffg:G_NBit_REG:1:REGI.i_RST
i_RST => dffg:G_NBit_REG:2:REGI.i_RST
i_RST => dffg:G_NBit_REG:3:REGI.i_RST
i_RST => dffg:G_NBit_REG:4:REGI.i_RST
i_RST => dffg:G_NBit_REG:5:REGI.i_RST
i_RST => dffg:G_NBit_REG:6:REGI.i_RST
i_RST => dffg:G_NBit_REG:7:REGI.i_RST
i_RST => dffg:G_NBit_REG:8:REGI.i_RST
i_RST => dffg:G_NBit_REG:9:REGI.i_RST
i_RST => dffg:G_NBit_REG:10:REGI.i_RST
i_RST => dffg:G_NBit_REG:11:REGI.i_RST
i_RST => dffg:G_NBit_REG:12:REGI.i_RST
i_RST => dffg:G_NBit_REG:13:REGI.i_RST
i_RST => dffg:G_NBit_REG:14:REGI.i_RST
i_RST => dffg:G_NBit_REG:15:REGI.i_RST
i_RST => dffg:G_NBit_REG:16:REGI.i_RST
i_RST => dffg:G_NBit_REG:17:REGI.i_RST
i_RST => dffg:G_NBit_REG:18:REGI.i_RST
i_RST => dffg:G_NBit_REG:19:REGI.i_RST
i_RST => dffg:G_NBit_REG:20:REGI.i_RST
i_RST => dffg:G_NBit_REG:21:REGI.i_RST
i_RST => dffg:G_NBit_REG:22:REGI.i_RST
i_RST => dffg:G_NBit_REG:23:REGI.i_RST
i_RST => dffg:G_NBit_REG:24:REGI.i_RST
i_RST => dffg:G_NBit_REG:25:REGI.i_RST
i_RST => dffg:G_NBit_REG:26:REGI.i_RST
i_RST => dffg:G_NBit_REG:27:REGI.i_RST
i_RST => dffg:G_NBit_REG:28:REGI.i_RST
i_RST => dffg:G_NBit_REG:29:REGI.i_RST
i_RST => dffg:G_NBit_REG:30:REGI.i_RST
i_RST => dffg:G_NBit_REG:31:REGI.i_RST
i_WE => dffg:G_NBit_REG:0:REGI.i_WE
i_WE => dffg:G_NBit_REG:1:REGI.i_WE
i_WE => dffg:G_NBit_REG:2:REGI.i_WE
i_WE => dffg:G_NBit_REG:3:REGI.i_WE
i_WE => dffg:G_NBit_REG:4:REGI.i_WE
i_WE => dffg:G_NBit_REG:5:REGI.i_WE
i_WE => dffg:G_NBit_REG:6:REGI.i_WE
i_WE => dffg:G_NBit_REG:7:REGI.i_WE
i_WE => dffg:G_NBit_REG:8:REGI.i_WE
i_WE => dffg:G_NBit_REG:9:REGI.i_WE
i_WE => dffg:G_NBit_REG:10:REGI.i_WE
i_WE => dffg:G_NBit_REG:11:REGI.i_WE
i_WE => dffg:G_NBit_REG:12:REGI.i_WE
i_WE => dffg:G_NBit_REG:13:REGI.i_WE
i_WE => dffg:G_NBit_REG:14:REGI.i_WE
i_WE => dffg:G_NBit_REG:15:REGI.i_WE
i_WE => dffg:G_NBit_REG:16:REGI.i_WE
i_WE => dffg:G_NBit_REG:17:REGI.i_WE
i_WE => dffg:G_NBit_REG:18:REGI.i_WE
i_WE => dffg:G_NBit_REG:19:REGI.i_WE
i_WE => dffg:G_NBit_REG:20:REGI.i_WE
i_WE => dffg:G_NBit_REG:21:REGI.i_WE
i_WE => dffg:G_NBit_REG:22:REGI.i_WE
i_WE => dffg:G_NBit_REG:23:REGI.i_WE
i_WE => dffg:G_NBit_REG:24:REGI.i_WE
i_WE => dffg:G_NBit_REG:25:REGI.i_WE
i_WE => dffg:G_NBit_REG:26:REGI.i_WE
i_WE => dffg:G_NBit_REG:27:REGI.i_WE
i_WE => dffg:G_NBit_REG:28:REGI.i_WE
i_WE => dffg:G_NBit_REG:29:REGI.i_WE
i_WE => dffg:G_NBit_REG:30:REGI.i_WE
i_WE => dffg:G_NBit_REG:31:REGI.i_WE
i_D[0] => dffg:G_NBit_REG:0:REGI.i_D
i_D[1] => dffg:G_NBit_REG:1:REGI.i_D
i_D[2] => dffg:G_NBit_REG:2:REGI.i_D
i_D[3] => dffg:G_NBit_REG:3:REGI.i_D
i_D[4] => dffg:G_NBit_REG:4:REGI.i_D
i_D[5] => dffg:G_NBit_REG:5:REGI.i_D
i_D[6] => dffg:G_NBit_REG:6:REGI.i_D
i_D[7] => dffg:G_NBit_REG:7:REGI.i_D
i_D[8] => dffg:G_NBit_REG:8:REGI.i_D
i_D[9] => dffg:G_NBit_REG:9:REGI.i_D
i_D[10] => dffg:G_NBit_REG:10:REGI.i_D
i_D[11] => dffg:G_NBit_REG:11:REGI.i_D
i_D[12] => dffg:G_NBit_REG:12:REGI.i_D
i_D[13] => dffg:G_NBit_REG:13:REGI.i_D
i_D[14] => dffg:G_NBit_REG:14:REGI.i_D
i_D[15] => dffg:G_NBit_REG:15:REGI.i_D
i_D[16] => dffg:G_NBit_REG:16:REGI.i_D
i_D[17] => dffg:G_NBit_REG:17:REGI.i_D
i_D[18] => dffg:G_NBit_REG:18:REGI.i_D
i_D[19] => dffg:G_NBit_REG:19:REGI.i_D
i_D[20] => dffg:G_NBit_REG:20:REGI.i_D
i_D[21] => dffg:G_NBit_REG:21:REGI.i_D
i_D[22] => dffg:G_NBit_REG:22:REGI.i_D
i_D[23] => dffg:G_NBit_REG:23:REGI.i_D
i_D[24] => dffg:G_NBit_REG:24:REGI.i_D
i_D[25] => dffg:G_NBit_REG:25:REGI.i_D
i_D[26] => dffg:G_NBit_REG:26:REGI.i_D
i_D[27] => dffg:G_NBit_REG:27:REGI.i_D
i_D[28] => dffg:G_NBit_REG:28:REGI.i_D
i_D[29] => dffg:G_NBit_REG:29:REGI.i_D
i_D[30] => dffg:G_NBit_REG:30:REGI.i_D
i_D[31] => dffg:G_NBit_REG:31:REGI.i_D
o_Q[0] <= dffg:G_NBit_REG:0:REGI.o_Q
o_Q[1] <= dffg:G_NBit_REG:1:REGI.o_Q
o_Q[2] <= dffg:G_NBit_REG:2:REGI.o_Q
o_Q[3] <= dffg:G_NBit_REG:3:REGI.o_Q
o_Q[4] <= dffg:G_NBit_REG:4:REGI.o_Q
o_Q[5] <= dffg:G_NBit_REG:5:REGI.o_Q
o_Q[6] <= dffg:G_NBit_REG:6:REGI.o_Q
o_Q[7] <= dffg:G_NBit_REG:7:REGI.o_Q
o_Q[8] <= dffg:G_NBit_REG:8:REGI.o_Q
o_Q[9] <= dffg:G_NBit_REG:9:REGI.o_Q
o_Q[10] <= dffg:G_NBit_REG:10:REGI.o_Q
o_Q[11] <= dffg:G_NBit_REG:11:REGI.o_Q
o_Q[12] <= dffg:G_NBit_REG:12:REGI.o_Q
o_Q[13] <= dffg:G_NBit_REG:13:REGI.o_Q
o_Q[14] <= dffg:G_NBit_REG:14:REGI.o_Q
o_Q[15] <= dffg:G_NBit_REG:15:REGI.o_Q
o_Q[16] <= dffg:G_NBit_REG:16:REGI.o_Q
o_Q[17] <= dffg:G_NBit_REG:17:REGI.o_Q
o_Q[18] <= dffg:G_NBit_REG:18:REGI.o_Q
o_Q[19] <= dffg:G_NBit_REG:19:REGI.o_Q
o_Q[20] <= dffg:G_NBit_REG:20:REGI.o_Q
o_Q[21] <= dffg:G_NBit_REG:21:REGI.o_Q
o_Q[22] <= dffg:G_NBit_REG:22:REGI.o_Q
o_Q[23] <= dffg:G_NBit_REG:23:REGI.o_Q
o_Q[24] <= dffg:G_NBit_REG:24:REGI.o_Q
o_Q[25] <= dffg:G_NBit_REG:25:REGI.o_Q
o_Q[26] <= dffg:G_NBit_REG:26:REGI.o_Q
o_Q[27] <= dffg:G_NBit_REG:27:REGI.o_Q
o_Q[28] <= dffg:G_NBit_REG:28:REGI.o_Q
o_Q[29] <= dffg:G_NBit_REG:29:REGI.o_Q
o_Q[30] <= dffg:G_NBit_REG:30:REGI.o_Q
o_Q[31] <= dffg:G_NBit_REG:31:REGI.o_Q


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:7:REGI|dffg:\G_NBit_REG:0:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:7:REGI|dffg:\G_NBit_REG:1:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:7:REGI|dffg:\G_NBit_REG:2:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:7:REGI|dffg:\G_NBit_REG:3:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:7:REGI|dffg:\G_NBit_REG:4:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:7:REGI|dffg:\G_NBit_REG:5:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:7:REGI|dffg:\G_NBit_REG:6:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:7:REGI|dffg:\G_NBit_REG:7:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:7:REGI|dffg:\G_NBit_REG:8:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:7:REGI|dffg:\G_NBit_REG:9:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:7:REGI|dffg:\G_NBit_REG:10:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:7:REGI|dffg:\G_NBit_REG:11:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:7:REGI|dffg:\G_NBit_REG:12:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:7:REGI|dffg:\G_NBit_REG:13:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:7:REGI|dffg:\G_NBit_REG:14:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:7:REGI|dffg:\G_NBit_REG:15:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:7:REGI|dffg:\G_NBit_REG:16:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:7:REGI|dffg:\G_NBit_REG:17:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:7:REGI|dffg:\G_NBit_REG:18:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:7:REGI|dffg:\G_NBit_REG:19:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:7:REGI|dffg:\G_NBit_REG:20:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:7:REGI|dffg:\G_NBit_REG:21:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:7:REGI|dffg:\G_NBit_REG:22:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:7:REGI|dffg:\G_NBit_REG:23:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:7:REGI|dffg:\G_NBit_REG:24:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:7:REGI|dffg:\G_NBit_REG:25:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:7:REGI|dffg:\G_NBit_REG:26:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:7:REGI|dffg:\G_NBit_REG:27:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:7:REGI|dffg:\G_NBit_REG:28:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:7:REGI|dffg:\G_NBit_REG:29:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:7:REGI|dffg:\G_NBit_REG:30:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:7:REGI|dffg:\G_NBit_REG:31:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:8:REGI
i_CLK => dffg:G_NBit_REG:0:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:1:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:2:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:3:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:4:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:5:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:6:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:7:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:8:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:9:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:10:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:11:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:12:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:13:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:14:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:15:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:16:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:17:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:18:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:19:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:20:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:21:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:22:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:23:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:24:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:25:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:26:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:27:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:28:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:29:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:30:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:31:REGI.i_CLK
i_RST => dffg:G_NBit_REG:0:REGI.i_RST
i_RST => dffg:G_NBit_REG:1:REGI.i_RST
i_RST => dffg:G_NBit_REG:2:REGI.i_RST
i_RST => dffg:G_NBit_REG:3:REGI.i_RST
i_RST => dffg:G_NBit_REG:4:REGI.i_RST
i_RST => dffg:G_NBit_REG:5:REGI.i_RST
i_RST => dffg:G_NBit_REG:6:REGI.i_RST
i_RST => dffg:G_NBit_REG:7:REGI.i_RST
i_RST => dffg:G_NBit_REG:8:REGI.i_RST
i_RST => dffg:G_NBit_REG:9:REGI.i_RST
i_RST => dffg:G_NBit_REG:10:REGI.i_RST
i_RST => dffg:G_NBit_REG:11:REGI.i_RST
i_RST => dffg:G_NBit_REG:12:REGI.i_RST
i_RST => dffg:G_NBit_REG:13:REGI.i_RST
i_RST => dffg:G_NBit_REG:14:REGI.i_RST
i_RST => dffg:G_NBit_REG:15:REGI.i_RST
i_RST => dffg:G_NBit_REG:16:REGI.i_RST
i_RST => dffg:G_NBit_REG:17:REGI.i_RST
i_RST => dffg:G_NBit_REG:18:REGI.i_RST
i_RST => dffg:G_NBit_REG:19:REGI.i_RST
i_RST => dffg:G_NBit_REG:20:REGI.i_RST
i_RST => dffg:G_NBit_REG:21:REGI.i_RST
i_RST => dffg:G_NBit_REG:22:REGI.i_RST
i_RST => dffg:G_NBit_REG:23:REGI.i_RST
i_RST => dffg:G_NBit_REG:24:REGI.i_RST
i_RST => dffg:G_NBit_REG:25:REGI.i_RST
i_RST => dffg:G_NBit_REG:26:REGI.i_RST
i_RST => dffg:G_NBit_REG:27:REGI.i_RST
i_RST => dffg:G_NBit_REG:28:REGI.i_RST
i_RST => dffg:G_NBit_REG:29:REGI.i_RST
i_RST => dffg:G_NBit_REG:30:REGI.i_RST
i_RST => dffg:G_NBit_REG:31:REGI.i_RST
i_WE => dffg:G_NBit_REG:0:REGI.i_WE
i_WE => dffg:G_NBit_REG:1:REGI.i_WE
i_WE => dffg:G_NBit_REG:2:REGI.i_WE
i_WE => dffg:G_NBit_REG:3:REGI.i_WE
i_WE => dffg:G_NBit_REG:4:REGI.i_WE
i_WE => dffg:G_NBit_REG:5:REGI.i_WE
i_WE => dffg:G_NBit_REG:6:REGI.i_WE
i_WE => dffg:G_NBit_REG:7:REGI.i_WE
i_WE => dffg:G_NBit_REG:8:REGI.i_WE
i_WE => dffg:G_NBit_REG:9:REGI.i_WE
i_WE => dffg:G_NBit_REG:10:REGI.i_WE
i_WE => dffg:G_NBit_REG:11:REGI.i_WE
i_WE => dffg:G_NBit_REG:12:REGI.i_WE
i_WE => dffg:G_NBit_REG:13:REGI.i_WE
i_WE => dffg:G_NBit_REG:14:REGI.i_WE
i_WE => dffg:G_NBit_REG:15:REGI.i_WE
i_WE => dffg:G_NBit_REG:16:REGI.i_WE
i_WE => dffg:G_NBit_REG:17:REGI.i_WE
i_WE => dffg:G_NBit_REG:18:REGI.i_WE
i_WE => dffg:G_NBit_REG:19:REGI.i_WE
i_WE => dffg:G_NBit_REG:20:REGI.i_WE
i_WE => dffg:G_NBit_REG:21:REGI.i_WE
i_WE => dffg:G_NBit_REG:22:REGI.i_WE
i_WE => dffg:G_NBit_REG:23:REGI.i_WE
i_WE => dffg:G_NBit_REG:24:REGI.i_WE
i_WE => dffg:G_NBit_REG:25:REGI.i_WE
i_WE => dffg:G_NBit_REG:26:REGI.i_WE
i_WE => dffg:G_NBit_REG:27:REGI.i_WE
i_WE => dffg:G_NBit_REG:28:REGI.i_WE
i_WE => dffg:G_NBit_REG:29:REGI.i_WE
i_WE => dffg:G_NBit_REG:30:REGI.i_WE
i_WE => dffg:G_NBit_REG:31:REGI.i_WE
i_D[0] => dffg:G_NBit_REG:0:REGI.i_D
i_D[1] => dffg:G_NBit_REG:1:REGI.i_D
i_D[2] => dffg:G_NBit_REG:2:REGI.i_D
i_D[3] => dffg:G_NBit_REG:3:REGI.i_D
i_D[4] => dffg:G_NBit_REG:4:REGI.i_D
i_D[5] => dffg:G_NBit_REG:5:REGI.i_D
i_D[6] => dffg:G_NBit_REG:6:REGI.i_D
i_D[7] => dffg:G_NBit_REG:7:REGI.i_D
i_D[8] => dffg:G_NBit_REG:8:REGI.i_D
i_D[9] => dffg:G_NBit_REG:9:REGI.i_D
i_D[10] => dffg:G_NBit_REG:10:REGI.i_D
i_D[11] => dffg:G_NBit_REG:11:REGI.i_D
i_D[12] => dffg:G_NBit_REG:12:REGI.i_D
i_D[13] => dffg:G_NBit_REG:13:REGI.i_D
i_D[14] => dffg:G_NBit_REG:14:REGI.i_D
i_D[15] => dffg:G_NBit_REG:15:REGI.i_D
i_D[16] => dffg:G_NBit_REG:16:REGI.i_D
i_D[17] => dffg:G_NBit_REG:17:REGI.i_D
i_D[18] => dffg:G_NBit_REG:18:REGI.i_D
i_D[19] => dffg:G_NBit_REG:19:REGI.i_D
i_D[20] => dffg:G_NBit_REG:20:REGI.i_D
i_D[21] => dffg:G_NBit_REG:21:REGI.i_D
i_D[22] => dffg:G_NBit_REG:22:REGI.i_D
i_D[23] => dffg:G_NBit_REG:23:REGI.i_D
i_D[24] => dffg:G_NBit_REG:24:REGI.i_D
i_D[25] => dffg:G_NBit_REG:25:REGI.i_D
i_D[26] => dffg:G_NBit_REG:26:REGI.i_D
i_D[27] => dffg:G_NBit_REG:27:REGI.i_D
i_D[28] => dffg:G_NBit_REG:28:REGI.i_D
i_D[29] => dffg:G_NBit_REG:29:REGI.i_D
i_D[30] => dffg:G_NBit_REG:30:REGI.i_D
i_D[31] => dffg:G_NBit_REG:31:REGI.i_D
o_Q[0] <= dffg:G_NBit_REG:0:REGI.o_Q
o_Q[1] <= dffg:G_NBit_REG:1:REGI.o_Q
o_Q[2] <= dffg:G_NBit_REG:2:REGI.o_Q
o_Q[3] <= dffg:G_NBit_REG:3:REGI.o_Q
o_Q[4] <= dffg:G_NBit_REG:4:REGI.o_Q
o_Q[5] <= dffg:G_NBit_REG:5:REGI.o_Q
o_Q[6] <= dffg:G_NBit_REG:6:REGI.o_Q
o_Q[7] <= dffg:G_NBit_REG:7:REGI.o_Q
o_Q[8] <= dffg:G_NBit_REG:8:REGI.o_Q
o_Q[9] <= dffg:G_NBit_REG:9:REGI.o_Q
o_Q[10] <= dffg:G_NBit_REG:10:REGI.o_Q
o_Q[11] <= dffg:G_NBit_REG:11:REGI.o_Q
o_Q[12] <= dffg:G_NBit_REG:12:REGI.o_Q
o_Q[13] <= dffg:G_NBit_REG:13:REGI.o_Q
o_Q[14] <= dffg:G_NBit_REG:14:REGI.o_Q
o_Q[15] <= dffg:G_NBit_REG:15:REGI.o_Q
o_Q[16] <= dffg:G_NBit_REG:16:REGI.o_Q
o_Q[17] <= dffg:G_NBit_REG:17:REGI.o_Q
o_Q[18] <= dffg:G_NBit_REG:18:REGI.o_Q
o_Q[19] <= dffg:G_NBit_REG:19:REGI.o_Q
o_Q[20] <= dffg:G_NBit_REG:20:REGI.o_Q
o_Q[21] <= dffg:G_NBit_REG:21:REGI.o_Q
o_Q[22] <= dffg:G_NBit_REG:22:REGI.o_Q
o_Q[23] <= dffg:G_NBit_REG:23:REGI.o_Q
o_Q[24] <= dffg:G_NBit_REG:24:REGI.o_Q
o_Q[25] <= dffg:G_NBit_REG:25:REGI.o_Q
o_Q[26] <= dffg:G_NBit_REG:26:REGI.o_Q
o_Q[27] <= dffg:G_NBit_REG:27:REGI.o_Q
o_Q[28] <= dffg:G_NBit_REG:28:REGI.o_Q
o_Q[29] <= dffg:G_NBit_REG:29:REGI.o_Q
o_Q[30] <= dffg:G_NBit_REG:30:REGI.o_Q
o_Q[31] <= dffg:G_NBit_REG:31:REGI.o_Q


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:8:REGI|dffg:\G_NBit_REG:0:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:8:REGI|dffg:\G_NBit_REG:1:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:8:REGI|dffg:\G_NBit_REG:2:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:8:REGI|dffg:\G_NBit_REG:3:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:8:REGI|dffg:\G_NBit_REG:4:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:8:REGI|dffg:\G_NBit_REG:5:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:8:REGI|dffg:\G_NBit_REG:6:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:8:REGI|dffg:\G_NBit_REG:7:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:8:REGI|dffg:\G_NBit_REG:8:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:8:REGI|dffg:\G_NBit_REG:9:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:8:REGI|dffg:\G_NBit_REG:10:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:8:REGI|dffg:\G_NBit_REG:11:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:8:REGI|dffg:\G_NBit_REG:12:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:8:REGI|dffg:\G_NBit_REG:13:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:8:REGI|dffg:\G_NBit_REG:14:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:8:REGI|dffg:\G_NBit_REG:15:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:8:REGI|dffg:\G_NBit_REG:16:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:8:REGI|dffg:\G_NBit_REG:17:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:8:REGI|dffg:\G_NBit_REG:18:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:8:REGI|dffg:\G_NBit_REG:19:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:8:REGI|dffg:\G_NBit_REG:20:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:8:REGI|dffg:\G_NBit_REG:21:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:8:REGI|dffg:\G_NBit_REG:22:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:8:REGI|dffg:\G_NBit_REG:23:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:8:REGI|dffg:\G_NBit_REG:24:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:8:REGI|dffg:\G_NBit_REG:25:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:8:REGI|dffg:\G_NBit_REG:26:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:8:REGI|dffg:\G_NBit_REG:27:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:8:REGI|dffg:\G_NBit_REG:28:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:8:REGI|dffg:\G_NBit_REG:29:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:8:REGI|dffg:\G_NBit_REG:30:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:8:REGI|dffg:\G_NBit_REG:31:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:9:REGI
i_CLK => dffg:G_NBit_REG:0:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:1:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:2:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:3:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:4:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:5:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:6:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:7:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:8:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:9:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:10:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:11:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:12:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:13:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:14:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:15:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:16:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:17:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:18:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:19:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:20:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:21:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:22:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:23:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:24:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:25:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:26:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:27:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:28:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:29:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:30:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:31:REGI.i_CLK
i_RST => dffg:G_NBit_REG:0:REGI.i_RST
i_RST => dffg:G_NBit_REG:1:REGI.i_RST
i_RST => dffg:G_NBit_REG:2:REGI.i_RST
i_RST => dffg:G_NBit_REG:3:REGI.i_RST
i_RST => dffg:G_NBit_REG:4:REGI.i_RST
i_RST => dffg:G_NBit_REG:5:REGI.i_RST
i_RST => dffg:G_NBit_REG:6:REGI.i_RST
i_RST => dffg:G_NBit_REG:7:REGI.i_RST
i_RST => dffg:G_NBit_REG:8:REGI.i_RST
i_RST => dffg:G_NBit_REG:9:REGI.i_RST
i_RST => dffg:G_NBit_REG:10:REGI.i_RST
i_RST => dffg:G_NBit_REG:11:REGI.i_RST
i_RST => dffg:G_NBit_REG:12:REGI.i_RST
i_RST => dffg:G_NBit_REG:13:REGI.i_RST
i_RST => dffg:G_NBit_REG:14:REGI.i_RST
i_RST => dffg:G_NBit_REG:15:REGI.i_RST
i_RST => dffg:G_NBit_REG:16:REGI.i_RST
i_RST => dffg:G_NBit_REG:17:REGI.i_RST
i_RST => dffg:G_NBit_REG:18:REGI.i_RST
i_RST => dffg:G_NBit_REG:19:REGI.i_RST
i_RST => dffg:G_NBit_REG:20:REGI.i_RST
i_RST => dffg:G_NBit_REG:21:REGI.i_RST
i_RST => dffg:G_NBit_REG:22:REGI.i_RST
i_RST => dffg:G_NBit_REG:23:REGI.i_RST
i_RST => dffg:G_NBit_REG:24:REGI.i_RST
i_RST => dffg:G_NBit_REG:25:REGI.i_RST
i_RST => dffg:G_NBit_REG:26:REGI.i_RST
i_RST => dffg:G_NBit_REG:27:REGI.i_RST
i_RST => dffg:G_NBit_REG:28:REGI.i_RST
i_RST => dffg:G_NBit_REG:29:REGI.i_RST
i_RST => dffg:G_NBit_REG:30:REGI.i_RST
i_RST => dffg:G_NBit_REG:31:REGI.i_RST
i_WE => dffg:G_NBit_REG:0:REGI.i_WE
i_WE => dffg:G_NBit_REG:1:REGI.i_WE
i_WE => dffg:G_NBit_REG:2:REGI.i_WE
i_WE => dffg:G_NBit_REG:3:REGI.i_WE
i_WE => dffg:G_NBit_REG:4:REGI.i_WE
i_WE => dffg:G_NBit_REG:5:REGI.i_WE
i_WE => dffg:G_NBit_REG:6:REGI.i_WE
i_WE => dffg:G_NBit_REG:7:REGI.i_WE
i_WE => dffg:G_NBit_REG:8:REGI.i_WE
i_WE => dffg:G_NBit_REG:9:REGI.i_WE
i_WE => dffg:G_NBit_REG:10:REGI.i_WE
i_WE => dffg:G_NBit_REG:11:REGI.i_WE
i_WE => dffg:G_NBit_REG:12:REGI.i_WE
i_WE => dffg:G_NBit_REG:13:REGI.i_WE
i_WE => dffg:G_NBit_REG:14:REGI.i_WE
i_WE => dffg:G_NBit_REG:15:REGI.i_WE
i_WE => dffg:G_NBit_REG:16:REGI.i_WE
i_WE => dffg:G_NBit_REG:17:REGI.i_WE
i_WE => dffg:G_NBit_REG:18:REGI.i_WE
i_WE => dffg:G_NBit_REG:19:REGI.i_WE
i_WE => dffg:G_NBit_REG:20:REGI.i_WE
i_WE => dffg:G_NBit_REG:21:REGI.i_WE
i_WE => dffg:G_NBit_REG:22:REGI.i_WE
i_WE => dffg:G_NBit_REG:23:REGI.i_WE
i_WE => dffg:G_NBit_REG:24:REGI.i_WE
i_WE => dffg:G_NBit_REG:25:REGI.i_WE
i_WE => dffg:G_NBit_REG:26:REGI.i_WE
i_WE => dffg:G_NBit_REG:27:REGI.i_WE
i_WE => dffg:G_NBit_REG:28:REGI.i_WE
i_WE => dffg:G_NBit_REG:29:REGI.i_WE
i_WE => dffg:G_NBit_REG:30:REGI.i_WE
i_WE => dffg:G_NBit_REG:31:REGI.i_WE
i_D[0] => dffg:G_NBit_REG:0:REGI.i_D
i_D[1] => dffg:G_NBit_REG:1:REGI.i_D
i_D[2] => dffg:G_NBit_REG:2:REGI.i_D
i_D[3] => dffg:G_NBit_REG:3:REGI.i_D
i_D[4] => dffg:G_NBit_REG:4:REGI.i_D
i_D[5] => dffg:G_NBit_REG:5:REGI.i_D
i_D[6] => dffg:G_NBit_REG:6:REGI.i_D
i_D[7] => dffg:G_NBit_REG:7:REGI.i_D
i_D[8] => dffg:G_NBit_REG:8:REGI.i_D
i_D[9] => dffg:G_NBit_REG:9:REGI.i_D
i_D[10] => dffg:G_NBit_REG:10:REGI.i_D
i_D[11] => dffg:G_NBit_REG:11:REGI.i_D
i_D[12] => dffg:G_NBit_REG:12:REGI.i_D
i_D[13] => dffg:G_NBit_REG:13:REGI.i_D
i_D[14] => dffg:G_NBit_REG:14:REGI.i_D
i_D[15] => dffg:G_NBit_REG:15:REGI.i_D
i_D[16] => dffg:G_NBit_REG:16:REGI.i_D
i_D[17] => dffg:G_NBit_REG:17:REGI.i_D
i_D[18] => dffg:G_NBit_REG:18:REGI.i_D
i_D[19] => dffg:G_NBit_REG:19:REGI.i_D
i_D[20] => dffg:G_NBit_REG:20:REGI.i_D
i_D[21] => dffg:G_NBit_REG:21:REGI.i_D
i_D[22] => dffg:G_NBit_REG:22:REGI.i_D
i_D[23] => dffg:G_NBit_REG:23:REGI.i_D
i_D[24] => dffg:G_NBit_REG:24:REGI.i_D
i_D[25] => dffg:G_NBit_REG:25:REGI.i_D
i_D[26] => dffg:G_NBit_REG:26:REGI.i_D
i_D[27] => dffg:G_NBit_REG:27:REGI.i_D
i_D[28] => dffg:G_NBit_REG:28:REGI.i_D
i_D[29] => dffg:G_NBit_REG:29:REGI.i_D
i_D[30] => dffg:G_NBit_REG:30:REGI.i_D
i_D[31] => dffg:G_NBit_REG:31:REGI.i_D
o_Q[0] <= dffg:G_NBit_REG:0:REGI.o_Q
o_Q[1] <= dffg:G_NBit_REG:1:REGI.o_Q
o_Q[2] <= dffg:G_NBit_REG:2:REGI.o_Q
o_Q[3] <= dffg:G_NBit_REG:3:REGI.o_Q
o_Q[4] <= dffg:G_NBit_REG:4:REGI.o_Q
o_Q[5] <= dffg:G_NBit_REG:5:REGI.o_Q
o_Q[6] <= dffg:G_NBit_REG:6:REGI.o_Q
o_Q[7] <= dffg:G_NBit_REG:7:REGI.o_Q
o_Q[8] <= dffg:G_NBit_REG:8:REGI.o_Q
o_Q[9] <= dffg:G_NBit_REG:9:REGI.o_Q
o_Q[10] <= dffg:G_NBit_REG:10:REGI.o_Q
o_Q[11] <= dffg:G_NBit_REG:11:REGI.o_Q
o_Q[12] <= dffg:G_NBit_REG:12:REGI.o_Q
o_Q[13] <= dffg:G_NBit_REG:13:REGI.o_Q
o_Q[14] <= dffg:G_NBit_REG:14:REGI.o_Q
o_Q[15] <= dffg:G_NBit_REG:15:REGI.o_Q
o_Q[16] <= dffg:G_NBit_REG:16:REGI.o_Q
o_Q[17] <= dffg:G_NBit_REG:17:REGI.o_Q
o_Q[18] <= dffg:G_NBit_REG:18:REGI.o_Q
o_Q[19] <= dffg:G_NBit_REG:19:REGI.o_Q
o_Q[20] <= dffg:G_NBit_REG:20:REGI.o_Q
o_Q[21] <= dffg:G_NBit_REG:21:REGI.o_Q
o_Q[22] <= dffg:G_NBit_REG:22:REGI.o_Q
o_Q[23] <= dffg:G_NBit_REG:23:REGI.o_Q
o_Q[24] <= dffg:G_NBit_REG:24:REGI.o_Q
o_Q[25] <= dffg:G_NBit_REG:25:REGI.o_Q
o_Q[26] <= dffg:G_NBit_REG:26:REGI.o_Q
o_Q[27] <= dffg:G_NBit_REG:27:REGI.o_Q
o_Q[28] <= dffg:G_NBit_REG:28:REGI.o_Q
o_Q[29] <= dffg:G_NBit_REG:29:REGI.o_Q
o_Q[30] <= dffg:G_NBit_REG:30:REGI.o_Q
o_Q[31] <= dffg:G_NBit_REG:31:REGI.o_Q


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:9:REGI|dffg:\G_NBit_REG:0:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:9:REGI|dffg:\G_NBit_REG:1:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:9:REGI|dffg:\G_NBit_REG:2:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:9:REGI|dffg:\G_NBit_REG:3:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:9:REGI|dffg:\G_NBit_REG:4:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:9:REGI|dffg:\G_NBit_REG:5:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:9:REGI|dffg:\G_NBit_REG:6:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:9:REGI|dffg:\G_NBit_REG:7:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:9:REGI|dffg:\G_NBit_REG:8:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:9:REGI|dffg:\G_NBit_REG:9:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:9:REGI|dffg:\G_NBit_REG:10:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:9:REGI|dffg:\G_NBit_REG:11:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:9:REGI|dffg:\G_NBit_REG:12:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:9:REGI|dffg:\G_NBit_REG:13:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:9:REGI|dffg:\G_NBit_REG:14:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:9:REGI|dffg:\G_NBit_REG:15:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:9:REGI|dffg:\G_NBit_REG:16:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:9:REGI|dffg:\G_NBit_REG:17:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:9:REGI|dffg:\G_NBit_REG:18:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:9:REGI|dffg:\G_NBit_REG:19:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:9:REGI|dffg:\G_NBit_REG:20:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:9:REGI|dffg:\G_NBit_REG:21:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:9:REGI|dffg:\G_NBit_REG:22:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:9:REGI|dffg:\G_NBit_REG:23:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:9:REGI|dffg:\G_NBit_REG:24:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:9:REGI|dffg:\G_NBit_REG:25:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:9:REGI|dffg:\G_NBit_REG:26:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:9:REGI|dffg:\G_NBit_REG:27:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:9:REGI|dffg:\G_NBit_REG:28:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:9:REGI|dffg:\G_NBit_REG:29:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:9:REGI|dffg:\G_NBit_REG:30:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:9:REGI|dffg:\G_NBit_REG:31:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:10:REGI
i_CLK => dffg:G_NBit_REG:0:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:1:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:2:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:3:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:4:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:5:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:6:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:7:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:8:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:9:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:10:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:11:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:12:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:13:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:14:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:15:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:16:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:17:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:18:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:19:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:20:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:21:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:22:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:23:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:24:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:25:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:26:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:27:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:28:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:29:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:30:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:31:REGI.i_CLK
i_RST => dffg:G_NBit_REG:0:REGI.i_RST
i_RST => dffg:G_NBit_REG:1:REGI.i_RST
i_RST => dffg:G_NBit_REG:2:REGI.i_RST
i_RST => dffg:G_NBit_REG:3:REGI.i_RST
i_RST => dffg:G_NBit_REG:4:REGI.i_RST
i_RST => dffg:G_NBit_REG:5:REGI.i_RST
i_RST => dffg:G_NBit_REG:6:REGI.i_RST
i_RST => dffg:G_NBit_REG:7:REGI.i_RST
i_RST => dffg:G_NBit_REG:8:REGI.i_RST
i_RST => dffg:G_NBit_REG:9:REGI.i_RST
i_RST => dffg:G_NBit_REG:10:REGI.i_RST
i_RST => dffg:G_NBit_REG:11:REGI.i_RST
i_RST => dffg:G_NBit_REG:12:REGI.i_RST
i_RST => dffg:G_NBit_REG:13:REGI.i_RST
i_RST => dffg:G_NBit_REG:14:REGI.i_RST
i_RST => dffg:G_NBit_REG:15:REGI.i_RST
i_RST => dffg:G_NBit_REG:16:REGI.i_RST
i_RST => dffg:G_NBit_REG:17:REGI.i_RST
i_RST => dffg:G_NBit_REG:18:REGI.i_RST
i_RST => dffg:G_NBit_REG:19:REGI.i_RST
i_RST => dffg:G_NBit_REG:20:REGI.i_RST
i_RST => dffg:G_NBit_REG:21:REGI.i_RST
i_RST => dffg:G_NBit_REG:22:REGI.i_RST
i_RST => dffg:G_NBit_REG:23:REGI.i_RST
i_RST => dffg:G_NBit_REG:24:REGI.i_RST
i_RST => dffg:G_NBit_REG:25:REGI.i_RST
i_RST => dffg:G_NBit_REG:26:REGI.i_RST
i_RST => dffg:G_NBit_REG:27:REGI.i_RST
i_RST => dffg:G_NBit_REG:28:REGI.i_RST
i_RST => dffg:G_NBit_REG:29:REGI.i_RST
i_RST => dffg:G_NBit_REG:30:REGI.i_RST
i_RST => dffg:G_NBit_REG:31:REGI.i_RST
i_WE => dffg:G_NBit_REG:0:REGI.i_WE
i_WE => dffg:G_NBit_REG:1:REGI.i_WE
i_WE => dffg:G_NBit_REG:2:REGI.i_WE
i_WE => dffg:G_NBit_REG:3:REGI.i_WE
i_WE => dffg:G_NBit_REG:4:REGI.i_WE
i_WE => dffg:G_NBit_REG:5:REGI.i_WE
i_WE => dffg:G_NBit_REG:6:REGI.i_WE
i_WE => dffg:G_NBit_REG:7:REGI.i_WE
i_WE => dffg:G_NBit_REG:8:REGI.i_WE
i_WE => dffg:G_NBit_REG:9:REGI.i_WE
i_WE => dffg:G_NBit_REG:10:REGI.i_WE
i_WE => dffg:G_NBit_REG:11:REGI.i_WE
i_WE => dffg:G_NBit_REG:12:REGI.i_WE
i_WE => dffg:G_NBit_REG:13:REGI.i_WE
i_WE => dffg:G_NBit_REG:14:REGI.i_WE
i_WE => dffg:G_NBit_REG:15:REGI.i_WE
i_WE => dffg:G_NBit_REG:16:REGI.i_WE
i_WE => dffg:G_NBit_REG:17:REGI.i_WE
i_WE => dffg:G_NBit_REG:18:REGI.i_WE
i_WE => dffg:G_NBit_REG:19:REGI.i_WE
i_WE => dffg:G_NBit_REG:20:REGI.i_WE
i_WE => dffg:G_NBit_REG:21:REGI.i_WE
i_WE => dffg:G_NBit_REG:22:REGI.i_WE
i_WE => dffg:G_NBit_REG:23:REGI.i_WE
i_WE => dffg:G_NBit_REG:24:REGI.i_WE
i_WE => dffg:G_NBit_REG:25:REGI.i_WE
i_WE => dffg:G_NBit_REG:26:REGI.i_WE
i_WE => dffg:G_NBit_REG:27:REGI.i_WE
i_WE => dffg:G_NBit_REG:28:REGI.i_WE
i_WE => dffg:G_NBit_REG:29:REGI.i_WE
i_WE => dffg:G_NBit_REG:30:REGI.i_WE
i_WE => dffg:G_NBit_REG:31:REGI.i_WE
i_D[0] => dffg:G_NBit_REG:0:REGI.i_D
i_D[1] => dffg:G_NBit_REG:1:REGI.i_D
i_D[2] => dffg:G_NBit_REG:2:REGI.i_D
i_D[3] => dffg:G_NBit_REG:3:REGI.i_D
i_D[4] => dffg:G_NBit_REG:4:REGI.i_D
i_D[5] => dffg:G_NBit_REG:5:REGI.i_D
i_D[6] => dffg:G_NBit_REG:6:REGI.i_D
i_D[7] => dffg:G_NBit_REG:7:REGI.i_D
i_D[8] => dffg:G_NBit_REG:8:REGI.i_D
i_D[9] => dffg:G_NBit_REG:9:REGI.i_D
i_D[10] => dffg:G_NBit_REG:10:REGI.i_D
i_D[11] => dffg:G_NBit_REG:11:REGI.i_D
i_D[12] => dffg:G_NBit_REG:12:REGI.i_D
i_D[13] => dffg:G_NBit_REG:13:REGI.i_D
i_D[14] => dffg:G_NBit_REG:14:REGI.i_D
i_D[15] => dffg:G_NBit_REG:15:REGI.i_D
i_D[16] => dffg:G_NBit_REG:16:REGI.i_D
i_D[17] => dffg:G_NBit_REG:17:REGI.i_D
i_D[18] => dffg:G_NBit_REG:18:REGI.i_D
i_D[19] => dffg:G_NBit_REG:19:REGI.i_D
i_D[20] => dffg:G_NBit_REG:20:REGI.i_D
i_D[21] => dffg:G_NBit_REG:21:REGI.i_D
i_D[22] => dffg:G_NBit_REG:22:REGI.i_D
i_D[23] => dffg:G_NBit_REG:23:REGI.i_D
i_D[24] => dffg:G_NBit_REG:24:REGI.i_D
i_D[25] => dffg:G_NBit_REG:25:REGI.i_D
i_D[26] => dffg:G_NBit_REG:26:REGI.i_D
i_D[27] => dffg:G_NBit_REG:27:REGI.i_D
i_D[28] => dffg:G_NBit_REG:28:REGI.i_D
i_D[29] => dffg:G_NBit_REG:29:REGI.i_D
i_D[30] => dffg:G_NBit_REG:30:REGI.i_D
i_D[31] => dffg:G_NBit_REG:31:REGI.i_D
o_Q[0] <= dffg:G_NBit_REG:0:REGI.o_Q
o_Q[1] <= dffg:G_NBit_REG:1:REGI.o_Q
o_Q[2] <= dffg:G_NBit_REG:2:REGI.o_Q
o_Q[3] <= dffg:G_NBit_REG:3:REGI.o_Q
o_Q[4] <= dffg:G_NBit_REG:4:REGI.o_Q
o_Q[5] <= dffg:G_NBit_REG:5:REGI.o_Q
o_Q[6] <= dffg:G_NBit_REG:6:REGI.o_Q
o_Q[7] <= dffg:G_NBit_REG:7:REGI.o_Q
o_Q[8] <= dffg:G_NBit_REG:8:REGI.o_Q
o_Q[9] <= dffg:G_NBit_REG:9:REGI.o_Q
o_Q[10] <= dffg:G_NBit_REG:10:REGI.o_Q
o_Q[11] <= dffg:G_NBit_REG:11:REGI.o_Q
o_Q[12] <= dffg:G_NBit_REG:12:REGI.o_Q
o_Q[13] <= dffg:G_NBit_REG:13:REGI.o_Q
o_Q[14] <= dffg:G_NBit_REG:14:REGI.o_Q
o_Q[15] <= dffg:G_NBit_REG:15:REGI.o_Q
o_Q[16] <= dffg:G_NBit_REG:16:REGI.o_Q
o_Q[17] <= dffg:G_NBit_REG:17:REGI.o_Q
o_Q[18] <= dffg:G_NBit_REG:18:REGI.o_Q
o_Q[19] <= dffg:G_NBit_REG:19:REGI.o_Q
o_Q[20] <= dffg:G_NBit_REG:20:REGI.o_Q
o_Q[21] <= dffg:G_NBit_REG:21:REGI.o_Q
o_Q[22] <= dffg:G_NBit_REG:22:REGI.o_Q
o_Q[23] <= dffg:G_NBit_REG:23:REGI.o_Q
o_Q[24] <= dffg:G_NBit_REG:24:REGI.o_Q
o_Q[25] <= dffg:G_NBit_REG:25:REGI.o_Q
o_Q[26] <= dffg:G_NBit_REG:26:REGI.o_Q
o_Q[27] <= dffg:G_NBit_REG:27:REGI.o_Q
o_Q[28] <= dffg:G_NBit_REG:28:REGI.o_Q
o_Q[29] <= dffg:G_NBit_REG:29:REGI.o_Q
o_Q[30] <= dffg:G_NBit_REG:30:REGI.o_Q
o_Q[31] <= dffg:G_NBit_REG:31:REGI.o_Q


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:10:REGI|dffg:\G_NBit_REG:0:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:10:REGI|dffg:\G_NBit_REG:1:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:10:REGI|dffg:\G_NBit_REG:2:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:10:REGI|dffg:\G_NBit_REG:3:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:10:REGI|dffg:\G_NBit_REG:4:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:10:REGI|dffg:\G_NBit_REG:5:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:10:REGI|dffg:\G_NBit_REG:6:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:10:REGI|dffg:\G_NBit_REG:7:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:10:REGI|dffg:\G_NBit_REG:8:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:10:REGI|dffg:\G_NBit_REG:9:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:10:REGI|dffg:\G_NBit_REG:10:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:10:REGI|dffg:\G_NBit_REG:11:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:10:REGI|dffg:\G_NBit_REG:12:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:10:REGI|dffg:\G_NBit_REG:13:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:10:REGI|dffg:\G_NBit_REG:14:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:10:REGI|dffg:\G_NBit_REG:15:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:10:REGI|dffg:\G_NBit_REG:16:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:10:REGI|dffg:\G_NBit_REG:17:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:10:REGI|dffg:\G_NBit_REG:18:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:10:REGI|dffg:\G_NBit_REG:19:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:10:REGI|dffg:\G_NBit_REG:20:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:10:REGI|dffg:\G_NBit_REG:21:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:10:REGI|dffg:\G_NBit_REG:22:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:10:REGI|dffg:\G_NBit_REG:23:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:10:REGI|dffg:\G_NBit_REG:24:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:10:REGI|dffg:\G_NBit_REG:25:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:10:REGI|dffg:\G_NBit_REG:26:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:10:REGI|dffg:\G_NBit_REG:27:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:10:REGI|dffg:\G_NBit_REG:28:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:10:REGI|dffg:\G_NBit_REG:29:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:10:REGI|dffg:\G_NBit_REG:30:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:10:REGI|dffg:\G_NBit_REG:31:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:11:REGI
i_CLK => dffg:G_NBit_REG:0:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:1:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:2:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:3:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:4:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:5:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:6:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:7:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:8:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:9:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:10:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:11:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:12:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:13:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:14:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:15:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:16:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:17:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:18:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:19:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:20:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:21:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:22:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:23:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:24:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:25:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:26:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:27:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:28:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:29:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:30:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:31:REGI.i_CLK
i_RST => dffg:G_NBit_REG:0:REGI.i_RST
i_RST => dffg:G_NBit_REG:1:REGI.i_RST
i_RST => dffg:G_NBit_REG:2:REGI.i_RST
i_RST => dffg:G_NBit_REG:3:REGI.i_RST
i_RST => dffg:G_NBit_REG:4:REGI.i_RST
i_RST => dffg:G_NBit_REG:5:REGI.i_RST
i_RST => dffg:G_NBit_REG:6:REGI.i_RST
i_RST => dffg:G_NBit_REG:7:REGI.i_RST
i_RST => dffg:G_NBit_REG:8:REGI.i_RST
i_RST => dffg:G_NBit_REG:9:REGI.i_RST
i_RST => dffg:G_NBit_REG:10:REGI.i_RST
i_RST => dffg:G_NBit_REG:11:REGI.i_RST
i_RST => dffg:G_NBit_REG:12:REGI.i_RST
i_RST => dffg:G_NBit_REG:13:REGI.i_RST
i_RST => dffg:G_NBit_REG:14:REGI.i_RST
i_RST => dffg:G_NBit_REG:15:REGI.i_RST
i_RST => dffg:G_NBit_REG:16:REGI.i_RST
i_RST => dffg:G_NBit_REG:17:REGI.i_RST
i_RST => dffg:G_NBit_REG:18:REGI.i_RST
i_RST => dffg:G_NBit_REG:19:REGI.i_RST
i_RST => dffg:G_NBit_REG:20:REGI.i_RST
i_RST => dffg:G_NBit_REG:21:REGI.i_RST
i_RST => dffg:G_NBit_REG:22:REGI.i_RST
i_RST => dffg:G_NBit_REG:23:REGI.i_RST
i_RST => dffg:G_NBit_REG:24:REGI.i_RST
i_RST => dffg:G_NBit_REG:25:REGI.i_RST
i_RST => dffg:G_NBit_REG:26:REGI.i_RST
i_RST => dffg:G_NBit_REG:27:REGI.i_RST
i_RST => dffg:G_NBit_REG:28:REGI.i_RST
i_RST => dffg:G_NBit_REG:29:REGI.i_RST
i_RST => dffg:G_NBit_REG:30:REGI.i_RST
i_RST => dffg:G_NBit_REG:31:REGI.i_RST
i_WE => dffg:G_NBit_REG:0:REGI.i_WE
i_WE => dffg:G_NBit_REG:1:REGI.i_WE
i_WE => dffg:G_NBit_REG:2:REGI.i_WE
i_WE => dffg:G_NBit_REG:3:REGI.i_WE
i_WE => dffg:G_NBit_REG:4:REGI.i_WE
i_WE => dffg:G_NBit_REG:5:REGI.i_WE
i_WE => dffg:G_NBit_REG:6:REGI.i_WE
i_WE => dffg:G_NBit_REG:7:REGI.i_WE
i_WE => dffg:G_NBit_REG:8:REGI.i_WE
i_WE => dffg:G_NBit_REG:9:REGI.i_WE
i_WE => dffg:G_NBit_REG:10:REGI.i_WE
i_WE => dffg:G_NBit_REG:11:REGI.i_WE
i_WE => dffg:G_NBit_REG:12:REGI.i_WE
i_WE => dffg:G_NBit_REG:13:REGI.i_WE
i_WE => dffg:G_NBit_REG:14:REGI.i_WE
i_WE => dffg:G_NBit_REG:15:REGI.i_WE
i_WE => dffg:G_NBit_REG:16:REGI.i_WE
i_WE => dffg:G_NBit_REG:17:REGI.i_WE
i_WE => dffg:G_NBit_REG:18:REGI.i_WE
i_WE => dffg:G_NBit_REG:19:REGI.i_WE
i_WE => dffg:G_NBit_REG:20:REGI.i_WE
i_WE => dffg:G_NBit_REG:21:REGI.i_WE
i_WE => dffg:G_NBit_REG:22:REGI.i_WE
i_WE => dffg:G_NBit_REG:23:REGI.i_WE
i_WE => dffg:G_NBit_REG:24:REGI.i_WE
i_WE => dffg:G_NBit_REG:25:REGI.i_WE
i_WE => dffg:G_NBit_REG:26:REGI.i_WE
i_WE => dffg:G_NBit_REG:27:REGI.i_WE
i_WE => dffg:G_NBit_REG:28:REGI.i_WE
i_WE => dffg:G_NBit_REG:29:REGI.i_WE
i_WE => dffg:G_NBit_REG:30:REGI.i_WE
i_WE => dffg:G_NBit_REG:31:REGI.i_WE
i_D[0] => dffg:G_NBit_REG:0:REGI.i_D
i_D[1] => dffg:G_NBit_REG:1:REGI.i_D
i_D[2] => dffg:G_NBit_REG:2:REGI.i_D
i_D[3] => dffg:G_NBit_REG:3:REGI.i_D
i_D[4] => dffg:G_NBit_REG:4:REGI.i_D
i_D[5] => dffg:G_NBit_REG:5:REGI.i_D
i_D[6] => dffg:G_NBit_REG:6:REGI.i_D
i_D[7] => dffg:G_NBit_REG:7:REGI.i_D
i_D[8] => dffg:G_NBit_REG:8:REGI.i_D
i_D[9] => dffg:G_NBit_REG:9:REGI.i_D
i_D[10] => dffg:G_NBit_REG:10:REGI.i_D
i_D[11] => dffg:G_NBit_REG:11:REGI.i_D
i_D[12] => dffg:G_NBit_REG:12:REGI.i_D
i_D[13] => dffg:G_NBit_REG:13:REGI.i_D
i_D[14] => dffg:G_NBit_REG:14:REGI.i_D
i_D[15] => dffg:G_NBit_REG:15:REGI.i_D
i_D[16] => dffg:G_NBit_REG:16:REGI.i_D
i_D[17] => dffg:G_NBit_REG:17:REGI.i_D
i_D[18] => dffg:G_NBit_REG:18:REGI.i_D
i_D[19] => dffg:G_NBit_REG:19:REGI.i_D
i_D[20] => dffg:G_NBit_REG:20:REGI.i_D
i_D[21] => dffg:G_NBit_REG:21:REGI.i_D
i_D[22] => dffg:G_NBit_REG:22:REGI.i_D
i_D[23] => dffg:G_NBit_REG:23:REGI.i_D
i_D[24] => dffg:G_NBit_REG:24:REGI.i_D
i_D[25] => dffg:G_NBit_REG:25:REGI.i_D
i_D[26] => dffg:G_NBit_REG:26:REGI.i_D
i_D[27] => dffg:G_NBit_REG:27:REGI.i_D
i_D[28] => dffg:G_NBit_REG:28:REGI.i_D
i_D[29] => dffg:G_NBit_REG:29:REGI.i_D
i_D[30] => dffg:G_NBit_REG:30:REGI.i_D
i_D[31] => dffg:G_NBit_REG:31:REGI.i_D
o_Q[0] <= dffg:G_NBit_REG:0:REGI.o_Q
o_Q[1] <= dffg:G_NBit_REG:1:REGI.o_Q
o_Q[2] <= dffg:G_NBit_REG:2:REGI.o_Q
o_Q[3] <= dffg:G_NBit_REG:3:REGI.o_Q
o_Q[4] <= dffg:G_NBit_REG:4:REGI.o_Q
o_Q[5] <= dffg:G_NBit_REG:5:REGI.o_Q
o_Q[6] <= dffg:G_NBit_REG:6:REGI.o_Q
o_Q[7] <= dffg:G_NBit_REG:7:REGI.o_Q
o_Q[8] <= dffg:G_NBit_REG:8:REGI.o_Q
o_Q[9] <= dffg:G_NBit_REG:9:REGI.o_Q
o_Q[10] <= dffg:G_NBit_REG:10:REGI.o_Q
o_Q[11] <= dffg:G_NBit_REG:11:REGI.o_Q
o_Q[12] <= dffg:G_NBit_REG:12:REGI.o_Q
o_Q[13] <= dffg:G_NBit_REG:13:REGI.o_Q
o_Q[14] <= dffg:G_NBit_REG:14:REGI.o_Q
o_Q[15] <= dffg:G_NBit_REG:15:REGI.o_Q
o_Q[16] <= dffg:G_NBit_REG:16:REGI.o_Q
o_Q[17] <= dffg:G_NBit_REG:17:REGI.o_Q
o_Q[18] <= dffg:G_NBit_REG:18:REGI.o_Q
o_Q[19] <= dffg:G_NBit_REG:19:REGI.o_Q
o_Q[20] <= dffg:G_NBit_REG:20:REGI.o_Q
o_Q[21] <= dffg:G_NBit_REG:21:REGI.o_Q
o_Q[22] <= dffg:G_NBit_REG:22:REGI.o_Q
o_Q[23] <= dffg:G_NBit_REG:23:REGI.o_Q
o_Q[24] <= dffg:G_NBit_REG:24:REGI.o_Q
o_Q[25] <= dffg:G_NBit_REG:25:REGI.o_Q
o_Q[26] <= dffg:G_NBit_REG:26:REGI.o_Q
o_Q[27] <= dffg:G_NBit_REG:27:REGI.o_Q
o_Q[28] <= dffg:G_NBit_REG:28:REGI.o_Q
o_Q[29] <= dffg:G_NBit_REG:29:REGI.o_Q
o_Q[30] <= dffg:G_NBit_REG:30:REGI.o_Q
o_Q[31] <= dffg:G_NBit_REG:31:REGI.o_Q


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:11:REGI|dffg:\G_NBit_REG:0:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:11:REGI|dffg:\G_NBit_REG:1:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:11:REGI|dffg:\G_NBit_REG:2:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:11:REGI|dffg:\G_NBit_REG:3:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:11:REGI|dffg:\G_NBit_REG:4:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:11:REGI|dffg:\G_NBit_REG:5:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:11:REGI|dffg:\G_NBit_REG:6:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:11:REGI|dffg:\G_NBit_REG:7:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:11:REGI|dffg:\G_NBit_REG:8:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:11:REGI|dffg:\G_NBit_REG:9:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:11:REGI|dffg:\G_NBit_REG:10:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:11:REGI|dffg:\G_NBit_REG:11:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:11:REGI|dffg:\G_NBit_REG:12:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:11:REGI|dffg:\G_NBit_REG:13:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:11:REGI|dffg:\G_NBit_REG:14:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:11:REGI|dffg:\G_NBit_REG:15:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:11:REGI|dffg:\G_NBit_REG:16:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:11:REGI|dffg:\G_NBit_REG:17:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:11:REGI|dffg:\G_NBit_REG:18:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:11:REGI|dffg:\G_NBit_REG:19:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:11:REGI|dffg:\G_NBit_REG:20:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:11:REGI|dffg:\G_NBit_REG:21:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:11:REGI|dffg:\G_NBit_REG:22:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:11:REGI|dffg:\G_NBit_REG:23:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:11:REGI|dffg:\G_NBit_REG:24:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:11:REGI|dffg:\G_NBit_REG:25:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:11:REGI|dffg:\G_NBit_REG:26:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:11:REGI|dffg:\G_NBit_REG:27:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:11:REGI|dffg:\G_NBit_REG:28:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:11:REGI|dffg:\G_NBit_REG:29:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:11:REGI|dffg:\G_NBit_REG:30:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:11:REGI|dffg:\G_NBit_REG:31:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:12:REGI
i_CLK => dffg:G_NBit_REG:0:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:1:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:2:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:3:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:4:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:5:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:6:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:7:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:8:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:9:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:10:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:11:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:12:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:13:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:14:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:15:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:16:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:17:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:18:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:19:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:20:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:21:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:22:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:23:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:24:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:25:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:26:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:27:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:28:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:29:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:30:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:31:REGI.i_CLK
i_RST => dffg:G_NBit_REG:0:REGI.i_RST
i_RST => dffg:G_NBit_REG:1:REGI.i_RST
i_RST => dffg:G_NBit_REG:2:REGI.i_RST
i_RST => dffg:G_NBit_REG:3:REGI.i_RST
i_RST => dffg:G_NBit_REG:4:REGI.i_RST
i_RST => dffg:G_NBit_REG:5:REGI.i_RST
i_RST => dffg:G_NBit_REG:6:REGI.i_RST
i_RST => dffg:G_NBit_REG:7:REGI.i_RST
i_RST => dffg:G_NBit_REG:8:REGI.i_RST
i_RST => dffg:G_NBit_REG:9:REGI.i_RST
i_RST => dffg:G_NBit_REG:10:REGI.i_RST
i_RST => dffg:G_NBit_REG:11:REGI.i_RST
i_RST => dffg:G_NBit_REG:12:REGI.i_RST
i_RST => dffg:G_NBit_REG:13:REGI.i_RST
i_RST => dffg:G_NBit_REG:14:REGI.i_RST
i_RST => dffg:G_NBit_REG:15:REGI.i_RST
i_RST => dffg:G_NBit_REG:16:REGI.i_RST
i_RST => dffg:G_NBit_REG:17:REGI.i_RST
i_RST => dffg:G_NBit_REG:18:REGI.i_RST
i_RST => dffg:G_NBit_REG:19:REGI.i_RST
i_RST => dffg:G_NBit_REG:20:REGI.i_RST
i_RST => dffg:G_NBit_REG:21:REGI.i_RST
i_RST => dffg:G_NBit_REG:22:REGI.i_RST
i_RST => dffg:G_NBit_REG:23:REGI.i_RST
i_RST => dffg:G_NBit_REG:24:REGI.i_RST
i_RST => dffg:G_NBit_REG:25:REGI.i_RST
i_RST => dffg:G_NBit_REG:26:REGI.i_RST
i_RST => dffg:G_NBit_REG:27:REGI.i_RST
i_RST => dffg:G_NBit_REG:28:REGI.i_RST
i_RST => dffg:G_NBit_REG:29:REGI.i_RST
i_RST => dffg:G_NBit_REG:30:REGI.i_RST
i_RST => dffg:G_NBit_REG:31:REGI.i_RST
i_WE => dffg:G_NBit_REG:0:REGI.i_WE
i_WE => dffg:G_NBit_REG:1:REGI.i_WE
i_WE => dffg:G_NBit_REG:2:REGI.i_WE
i_WE => dffg:G_NBit_REG:3:REGI.i_WE
i_WE => dffg:G_NBit_REG:4:REGI.i_WE
i_WE => dffg:G_NBit_REG:5:REGI.i_WE
i_WE => dffg:G_NBit_REG:6:REGI.i_WE
i_WE => dffg:G_NBit_REG:7:REGI.i_WE
i_WE => dffg:G_NBit_REG:8:REGI.i_WE
i_WE => dffg:G_NBit_REG:9:REGI.i_WE
i_WE => dffg:G_NBit_REG:10:REGI.i_WE
i_WE => dffg:G_NBit_REG:11:REGI.i_WE
i_WE => dffg:G_NBit_REG:12:REGI.i_WE
i_WE => dffg:G_NBit_REG:13:REGI.i_WE
i_WE => dffg:G_NBit_REG:14:REGI.i_WE
i_WE => dffg:G_NBit_REG:15:REGI.i_WE
i_WE => dffg:G_NBit_REG:16:REGI.i_WE
i_WE => dffg:G_NBit_REG:17:REGI.i_WE
i_WE => dffg:G_NBit_REG:18:REGI.i_WE
i_WE => dffg:G_NBit_REG:19:REGI.i_WE
i_WE => dffg:G_NBit_REG:20:REGI.i_WE
i_WE => dffg:G_NBit_REG:21:REGI.i_WE
i_WE => dffg:G_NBit_REG:22:REGI.i_WE
i_WE => dffg:G_NBit_REG:23:REGI.i_WE
i_WE => dffg:G_NBit_REG:24:REGI.i_WE
i_WE => dffg:G_NBit_REG:25:REGI.i_WE
i_WE => dffg:G_NBit_REG:26:REGI.i_WE
i_WE => dffg:G_NBit_REG:27:REGI.i_WE
i_WE => dffg:G_NBit_REG:28:REGI.i_WE
i_WE => dffg:G_NBit_REG:29:REGI.i_WE
i_WE => dffg:G_NBit_REG:30:REGI.i_WE
i_WE => dffg:G_NBit_REG:31:REGI.i_WE
i_D[0] => dffg:G_NBit_REG:0:REGI.i_D
i_D[1] => dffg:G_NBit_REG:1:REGI.i_D
i_D[2] => dffg:G_NBit_REG:2:REGI.i_D
i_D[3] => dffg:G_NBit_REG:3:REGI.i_D
i_D[4] => dffg:G_NBit_REG:4:REGI.i_D
i_D[5] => dffg:G_NBit_REG:5:REGI.i_D
i_D[6] => dffg:G_NBit_REG:6:REGI.i_D
i_D[7] => dffg:G_NBit_REG:7:REGI.i_D
i_D[8] => dffg:G_NBit_REG:8:REGI.i_D
i_D[9] => dffg:G_NBit_REG:9:REGI.i_D
i_D[10] => dffg:G_NBit_REG:10:REGI.i_D
i_D[11] => dffg:G_NBit_REG:11:REGI.i_D
i_D[12] => dffg:G_NBit_REG:12:REGI.i_D
i_D[13] => dffg:G_NBit_REG:13:REGI.i_D
i_D[14] => dffg:G_NBit_REG:14:REGI.i_D
i_D[15] => dffg:G_NBit_REG:15:REGI.i_D
i_D[16] => dffg:G_NBit_REG:16:REGI.i_D
i_D[17] => dffg:G_NBit_REG:17:REGI.i_D
i_D[18] => dffg:G_NBit_REG:18:REGI.i_D
i_D[19] => dffg:G_NBit_REG:19:REGI.i_D
i_D[20] => dffg:G_NBit_REG:20:REGI.i_D
i_D[21] => dffg:G_NBit_REG:21:REGI.i_D
i_D[22] => dffg:G_NBit_REG:22:REGI.i_D
i_D[23] => dffg:G_NBit_REG:23:REGI.i_D
i_D[24] => dffg:G_NBit_REG:24:REGI.i_D
i_D[25] => dffg:G_NBit_REG:25:REGI.i_D
i_D[26] => dffg:G_NBit_REG:26:REGI.i_D
i_D[27] => dffg:G_NBit_REG:27:REGI.i_D
i_D[28] => dffg:G_NBit_REG:28:REGI.i_D
i_D[29] => dffg:G_NBit_REG:29:REGI.i_D
i_D[30] => dffg:G_NBit_REG:30:REGI.i_D
i_D[31] => dffg:G_NBit_REG:31:REGI.i_D
o_Q[0] <= dffg:G_NBit_REG:0:REGI.o_Q
o_Q[1] <= dffg:G_NBit_REG:1:REGI.o_Q
o_Q[2] <= dffg:G_NBit_REG:2:REGI.o_Q
o_Q[3] <= dffg:G_NBit_REG:3:REGI.o_Q
o_Q[4] <= dffg:G_NBit_REG:4:REGI.o_Q
o_Q[5] <= dffg:G_NBit_REG:5:REGI.o_Q
o_Q[6] <= dffg:G_NBit_REG:6:REGI.o_Q
o_Q[7] <= dffg:G_NBit_REG:7:REGI.o_Q
o_Q[8] <= dffg:G_NBit_REG:8:REGI.o_Q
o_Q[9] <= dffg:G_NBit_REG:9:REGI.o_Q
o_Q[10] <= dffg:G_NBit_REG:10:REGI.o_Q
o_Q[11] <= dffg:G_NBit_REG:11:REGI.o_Q
o_Q[12] <= dffg:G_NBit_REG:12:REGI.o_Q
o_Q[13] <= dffg:G_NBit_REG:13:REGI.o_Q
o_Q[14] <= dffg:G_NBit_REG:14:REGI.o_Q
o_Q[15] <= dffg:G_NBit_REG:15:REGI.o_Q
o_Q[16] <= dffg:G_NBit_REG:16:REGI.o_Q
o_Q[17] <= dffg:G_NBit_REG:17:REGI.o_Q
o_Q[18] <= dffg:G_NBit_REG:18:REGI.o_Q
o_Q[19] <= dffg:G_NBit_REG:19:REGI.o_Q
o_Q[20] <= dffg:G_NBit_REG:20:REGI.o_Q
o_Q[21] <= dffg:G_NBit_REG:21:REGI.o_Q
o_Q[22] <= dffg:G_NBit_REG:22:REGI.o_Q
o_Q[23] <= dffg:G_NBit_REG:23:REGI.o_Q
o_Q[24] <= dffg:G_NBit_REG:24:REGI.o_Q
o_Q[25] <= dffg:G_NBit_REG:25:REGI.o_Q
o_Q[26] <= dffg:G_NBit_REG:26:REGI.o_Q
o_Q[27] <= dffg:G_NBit_REG:27:REGI.o_Q
o_Q[28] <= dffg:G_NBit_REG:28:REGI.o_Q
o_Q[29] <= dffg:G_NBit_REG:29:REGI.o_Q
o_Q[30] <= dffg:G_NBit_REG:30:REGI.o_Q
o_Q[31] <= dffg:G_NBit_REG:31:REGI.o_Q


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:12:REGI|dffg:\G_NBit_REG:0:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:12:REGI|dffg:\G_NBit_REG:1:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:12:REGI|dffg:\G_NBit_REG:2:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:12:REGI|dffg:\G_NBit_REG:3:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:12:REGI|dffg:\G_NBit_REG:4:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:12:REGI|dffg:\G_NBit_REG:5:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:12:REGI|dffg:\G_NBit_REG:6:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:12:REGI|dffg:\G_NBit_REG:7:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:12:REGI|dffg:\G_NBit_REG:8:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:12:REGI|dffg:\G_NBit_REG:9:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:12:REGI|dffg:\G_NBit_REG:10:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:12:REGI|dffg:\G_NBit_REG:11:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:12:REGI|dffg:\G_NBit_REG:12:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:12:REGI|dffg:\G_NBit_REG:13:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:12:REGI|dffg:\G_NBit_REG:14:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:12:REGI|dffg:\G_NBit_REG:15:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:12:REGI|dffg:\G_NBit_REG:16:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:12:REGI|dffg:\G_NBit_REG:17:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:12:REGI|dffg:\G_NBit_REG:18:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:12:REGI|dffg:\G_NBit_REG:19:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:12:REGI|dffg:\G_NBit_REG:20:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:12:REGI|dffg:\G_NBit_REG:21:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:12:REGI|dffg:\G_NBit_REG:22:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:12:REGI|dffg:\G_NBit_REG:23:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:12:REGI|dffg:\G_NBit_REG:24:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:12:REGI|dffg:\G_NBit_REG:25:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:12:REGI|dffg:\G_NBit_REG:26:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:12:REGI|dffg:\G_NBit_REG:27:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:12:REGI|dffg:\G_NBit_REG:28:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:12:REGI|dffg:\G_NBit_REG:29:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:12:REGI|dffg:\G_NBit_REG:30:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:12:REGI|dffg:\G_NBit_REG:31:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:13:REGI
i_CLK => dffg:G_NBit_REG:0:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:1:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:2:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:3:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:4:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:5:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:6:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:7:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:8:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:9:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:10:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:11:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:12:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:13:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:14:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:15:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:16:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:17:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:18:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:19:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:20:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:21:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:22:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:23:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:24:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:25:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:26:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:27:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:28:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:29:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:30:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:31:REGI.i_CLK
i_RST => dffg:G_NBit_REG:0:REGI.i_RST
i_RST => dffg:G_NBit_REG:1:REGI.i_RST
i_RST => dffg:G_NBit_REG:2:REGI.i_RST
i_RST => dffg:G_NBit_REG:3:REGI.i_RST
i_RST => dffg:G_NBit_REG:4:REGI.i_RST
i_RST => dffg:G_NBit_REG:5:REGI.i_RST
i_RST => dffg:G_NBit_REG:6:REGI.i_RST
i_RST => dffg:G_NBit_REG:7:REGI.i_RST
i_RST => dffg:G_NBit_REG:8:REGI.i_RST
i_RST => dffg:G_NBit_REG:9:REGI.i_RST
i_RST => dffg:G_NBit_REG:10:REGI.i_RST
i_RST => dffg:G_NBit_REG:11:REGI.i_RST
i_RST => dffg:G_NBit_REG:12:REGI.i_RST
i_RST => dffg:G_NBit_REG:13:REGI.i_RST
i_RST => dffg:G_NBit_REG:14:REGI.i_RST
i_RST => dffg:G_NBit_REG:15:REGI.i_RST
i_RST => dffg:G_NBit_REG:16:REGI.i_RST
i_RST => dffg:G_NBit_REG:17:REGI.i_RST
i_RST => dffg:G_NBit_REG:18:REGI.i_RST
i_RST => dffg:G_NBit_REG:19:REGI.i_RST
i_RST => dffg:G_NBit_REG:20:REGI.i_RST
i_RST => dffg:G_NBit_REG:21:REGI.i_RST
i_RST => dffg:G_NBit_REG:22:REGI.i_RST
i_RST => dffg:G_NBit_REG:23:REGI.i_RST
i_RST => dffg:G_NBit_REG:24:REGI.i_RST
i_RST => dffg:G_NBit_REG:25:REGI.i_RST
i_RST => dffg:G_NBit_REG:26:REGI.i_RST
i_RST => dffg:G_NBit_REG:27:REGI.i_RST
i_RST => dffg:G_NBit_REG:28:REGI.i_RST
i_RST => dffg:G_NBit_REG:29:REGI.i_RST
i_RST => dffg:G_NBit_REG:30:REGI.i_RST
i_RST => dffg:G_NBit_REG:31:REGI.i_RST
i_WE => dffg:G_NBit_REG:0:REGI.i_WE
i_WE => dffg:G_NBit_REG:1:REGI.i_WE
i_WE => dffg:G_NBit_REG:2:REGI.i_WE
i_WE => dffg:G_NBit_REG:3:REGI.i_WE
i_WE => dffg:G_NBit_REG:4:REGI.i_WE
i_WE => dffg:G_NBit_REG:5:REGI.i_WE
i_WE => dffg:G_NBit_REG:6:REGI.i_WE
i_WE => dffg:G_NBit_REG:7:REGI.i_WE
i_WE => dffg:G_NBit_REG:8:REGI.i_WE
i_WE => dffg:G_NBit_REG:9:REGI.i_WE
i_WE => dffg:G_NBit_REG:10:REGI.i_WE
i_WE => dffg:G_NBit_REG:11:REGI.i_WE
i_WE => dffg:G_NBit_REG:12:REGI.i_WE
i_WE => dffg:G_NBit_REG:13:REGI.i_WE
i_WE => dffg:G_NBit_REG:14:REGI.i_WE
i_WE => dffg:G_NBit_REG:15:REGI.i_WE
i_WE => dffg:G_NBit_REG:16:REGI.i_WE
i_WE => dffg:G_NBit_REG:17:REGI.i_WE
i_WE => dffg:G_NBit_REG:18:REGI.i_WE
i_WE => dffg:G_NBit_REG:19:REGI.i_WE
i_WE => dffg:G_NBit_REG:20:REGI.i_WE
i_WE => dffg:G_NBit_REG:21:REGI.i_WE
i_WE => dffg:G_NBit_REG:22:REGI.i_WE
i_WE => dffg:G_NBit_REG:23:REGI.i_WE
i_WE => dffg:G_NBit_REG:24:REGI.i_WE
i_WE => dffg:G_NBit_REG:25:REGI.i_WE
i_WE => dffg:G_NBit_REG:26:REGI.i_WE
i_WE => dffg:G_NBit_REG:27:REGI.i_WE
i_WE => dffg:G_NBit_REG:28:REGI.i_WE
i_WE => dffg:G_NBit_REG:29:REGI.i_WE
i_WE => dffg:G_NBit_REG:30:REGI.i_WE
i_WE => dffg:G_NBit_REG:31:REGI.i_WE
i_D[0] => dffg:G_NBit_REG:0:REGI.i_D
i_D[1] => dffg:G_NBit_REG:1:REGI.i_D
i_D[2] => dffg:G_NBit_REG:2:REGI.i_D
i_D[3] => dffg:G_NBit_REG:3:REGI.i_D
i_D[4] => dffg:G_NBit_REG:4:REGI.i_D
i_D[5] => dffg:G_NBit_REG:5:REGI.i_D
i_D[6] => dffg:G_NBit_REG:6:REGI.i_D
i_D[7] => dffg:G_NBit_REG:7:REGI.i_D
i_D[8] => dffg:G_NBit_REG:8:REGI.i_D
i_D[9] => dffg:G_NBit_REG:9:REGI.i_D
i_D[10] => dffg:G_NBit_REG:10:REGI.i_D
i_D[11] => dffg:G_NBit_REG:11:REGI.i_D
i_D[12] => dffg:G_NBit_REG:12:REGI.i_D
i_D[13] => dffg:G_NBit_REG:13:REGI.i_D
i_D[14] => dffg:G_NBit_REG:14:REGI.i_D
i_D[15] => dffg:G_NBit_REG:15:REGI.i_D
i_D[16] => dffg:G_NBit_REG:16:REGI.i_D
i_D[17] => dffg:G_NBit_REG:17:REGI.i_D
i_D[18] => dffg:G_NBit_REG:18:REGI.i_D
i_D[19] => dffg:G_NBit_REG:19:REGI.i_D
i_D[20] => dffg:G_NBit_REG:20:REGI.i_D
i_D[21] => dffg:G_NBit_REG:21:REGI.i_D
i_D[22] => dffg:G_NBit_REG:22:REGI.i_D
i_D[23] => dffg:G_NBit_REG:23:REGI.i_D
i_D[24] => dffg:G_NBit_REG:24:REGI.i_D
i_D[25] => dffg:G_NBit_REG:25:REGI.i_D
i_D[26] => dffg:G_NBit_REG:26:REGI.i_D
i_D[27] => dffg:G_NBit_REG:27:REGI.i_D
i_D[28] => dffg:G_NBit_REG:28:REGI.i_D
i_D[29] => dffg:G_NBit_REG:29:REGI.i_D
i_D[30] => dffg:G_NBit_REG:30:REGI.i_D
i_D[31] => dffg:G_NBit_REG:31:REGI.i_D
o_Q[0] <= dffg:G_NBit_REG:0:REGI.o_Q
o_Q[1] <= dffg:G_NBit_REG:1:REGI.o_Q
o_Q[2] <= dffg:G_NBit_REG:2:REGI.o_Q
o_Q[3] <= dffg:G_NBit_REG:3:REGI.o_Q
o_Q[4] <= dffg:G_NBit_REG:4:REGI.o_Q
o_Q[5] <= dffg:G_NBit_REG:5:REGI.o_Q
o_Q[6] <= dffg:G_NBit_REG:6:REGI.o_Q
o_Q[7] <= dffg:G_NBit_REG:7:REGI.o_Q
o_Q[8] <= dffg:G_NBit_REG:8:REGI.o_Q
o_Q[9] <= dffg:G_NBit_REG:9:REGI.o_Q
o_Q[10] <= dffg:G_NBit_REG:10:REGI.o_Q
o_Q[11] <= dffg:G_NBit_REG:11:REGI.o_Q
o_Q[12] <= dffg:G_NBit_REG:12:REGI.o_Q
o_Q[13] <= dffg:G_NBit_REG:13:REGI.o_Q
o_Q[14] <= dffg:G_NBit_REG:14:REGI.o_Q
o_Q[15] <= dffg:G_NBit_REG:15:REGI.o_Q
o_Q[16] <= dffg:G_NBit_REG:16:REGI.o_Q
o_Q[17] <= dffg:G_NBit_REG:17:REGI.o_Q
o_Q[18] <= dffg:G_NBit_REG:18:REGI.o_Q
o_Q[19] <= dffg:G_NBit_REG:19:REGI.o_Q
o_Q[20] <= dffg:G_NBit_REG:20:REGI.o_Q
o_Q[21] <= dffg:G_NBit_REG:21:REGI.o_Q
o_Q[22] <= dffg:G_NBit_REG:22:REGI.o_Q
o_Q[23] <= dffg:G_NBit_REG:23:REGI.o_Q
o_Q[24] <= dffg:G_NBit_REG:24:REGI.o_Q
o_Q[25] <= dffg:G_NBit_REG:25:REGI.o_Q
o_Q[26] <= dffg:G_NBit_REG:26:REGI.o_Q
o_Q[27] <= dffg:G_NBit_REG:27:REGI.o_Q
o_Q[28] <= dffg:G_NBit_REG:28:REGI.o_Q
o_Q[29] <= dffg:G_NBit_REG:29:REGI.o_Q
o_Q[30] <= dffg:G_NBit_REG:30:REGI.o_Q
o_Q[31] <= dffg:G_NBit_REG:31:REGI.o_Q


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:13:REGI|dffg:\G_NBit_REG:0:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:13:REGI|dffg:\G_NBit_REG:1:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:13:REGI|dffg:\G_NBit_REG:2:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:13:REGI|dffg:\G_NBit_REG:3:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:13:REGI|dffg:\G_NBit_REG:4:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:13:REGI|dffg:\G_NBit_REG:5:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:13:REGI|dffg:\G_NBit_REG:6:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:13:REGI|dffg:\G_NBit_REG:7:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:13:REGI|dffg:\G_NBit_REG:8:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:13:REGI|dffg:\G_NBit_REG:9:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:13:REGI|dffg:\G_NBit_REG:10:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:13:REGI|dffg:\G_NBit_REG:11:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:13:REGI|dffg:\G_NBit_REG:12:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:13:REGI|dffg:\G_NBit_REG:13:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:13:REGI|dffg:\G_NBit_REG:14:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:13:REGI|dffg:\G_NBit_REG:15:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:13:REGI|dffg:\G_NBit_REG:16:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:13:REGI|dffg:\G_NBit_REG:17:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:13:REGI|dffg:\G_NBit_REG:18:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:13:REGI|dffg:\G_NBit_REG:19:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:13:REGI|dffg:\G_NBit_REG:20:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:13:REGI|dffg:\G_NBit_REG:21:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:13:REGI|dffg:\G_NBit_REG:22:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:13:REGI|dffg:\G_NBit_REG:23:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:13:REGI|dffg:\G_NBit_REG:24:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:13:REGI|dffg:\G_NBit_REG:25:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:13:REGI|dffg:\G_NBit_REG:26:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:13:REGI|dffg:\G_NBit_REG:27:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:13:REGI|dffg:\G_NBit_REG:28:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:13:REGI|dffg:\G_NBit_REG:29:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:13:REGI|dffg:\G_NBit_REG:30:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:13:REGI|dffg:\G_NBit_REG:31:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:14:REGI
i_CLK => dffg:G_NBit_REG:0:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:1:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:2:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:3:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:4:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:5:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:6:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:7:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:8:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:9:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:10:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:11:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:12:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:13:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:14:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:15:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:16:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:17:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:18:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:19:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:20:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:21:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:22:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:23:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:24:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:25:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:26:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:27:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:28:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:29:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:30:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:31:REGI.i_CLK
i_RST => dffg:G_NBit_REG:0:REGI.i_RST
i_RST => dffg:G_NBit_REG:1:REGI.i_RST
i_RST => dffg:G_NBit_REG:2:REGI.i_RST
i_RST => dffg:G_NBit_REG:3:REGI.i_RST
i_RST => dffg:G_NBit_REG:4:REGI.i_RST
i_RST => dffg:G_NBit_REG:5:REGI.i_RST
i_RST => dffg:G_NBit_REG:6:REGI.i_RST
i_RST => dffg:G_NBit_REG:7:REGI.i_RST
i_RST => dffg:G_NBit_REG:8:REGI.i_RST
i_RST => dffg:G_NBit_REG:9:REGI.i_RST
i_RST => dffg:G_NBit_REG:10:REGI.i_RST
i_RST => dffg:G_NBit_REG:11:REGI.i_RST
i_RST => dffg:G_NBit_REG:12:REGI.i_RST
i_RST => dffg:G_NBit_REG:13:REGI.i_RST
i_RST => dffg:G_NBit_REG:14:REGI.i_RST
i_RST => dffg:G_NBit_REG:15:REGI.i_RST
i_RST => dffg:G_NBit_REG:16:REGI.i_RST
i_RST => dffg:G_NBit_REG:17:REGI.i_RST
i_RST => dffg:G_NBit_REG:18:REGI.i_RST
i_RST => dffg:G_NBit_REG:19:REGI.i_RST
i_RST => dffg:G_NBit_REG:20:REGI.i_RST
i_RST => dffg:G_NBit_REG:21:REGI.i_RST
i_RST => dffg:G_NBit_REG:22:REGI.i_RST
i_RST => dffg:G_NBit_REG:23:REGI.i_RST
i_RST => dffg:G_NBit_REG:24:REGI.i_RST
i_RST => dffg:G_NBit_REG:25:REGI.i_RST
i_RST => dffg:G_NBit_REG:26:REGI.i_RST
i_RST => dffg:G_NBit_REG:27:REGI.i_RST
i_RST => dffg:G_NBit_REG:28:REGI.i_RST
i_RST => dffg:G_NBit_REG:29:REGI.i_RST
i_RST => dffg:G_NBit_REG:30:REGI.i_RST
i_RST => dffg:G_NBit_REG:31:REGI.i_RST
i_WE => dffg:G_NBit_REG:0:REGI.i_WE
i_WE => dffg:G_NBit_REG:1:REGI.i_WE
i_WE => dffg:G_NBit_REG:2:REGI.i_WE
i_WE => dffg:G_NBit_REG:3:REGI.i_WE
i_WE => dffg:G_NBit_REG:4:REGI.i_WE
i_WE => dffg:G_NBit_REG:5:REGI.i_WE
i_WE => dffg:G_NBit_REG:6:REGI.i_WE
i_WE => dffg:G_NBit_REG:7:REGI.i_WE
i_WE => dffg:G_NBit_REG:8:REGI.i_WE
i_WE => dffg:G_NBit_REG:9:REGI.i_WE
i_WE => dffg:G_NBit_REG:10:REGI.i_WE
i_WE => dffg:G_NBit_REG:11:REGI.i_WE
i_WE => dffg:G_NBit_REG:12:REGI.i_WE
i_WE => dffg:G_NBit_REG:13:REGI.i_WE
i_WE => dffg:G_NBit_REG:14:REGI.i_WE
i_WE => dffg:G_NBit_REG:15:REGI.i_WE
i_WE => dffg:G_NBit_REG:16:REGI.i_WE
i_WE => dffg:G_NBit_REG:17:REGI.i_WE
i_WE => dffg:G_NBit_REG:18:REGI.i_WE
i_WE => dffg:G_NBit_REG:19:REGI.i_WE
i_WE => dffg:G_NBit_REG:20:REGI.i_WE
i_WE => dffg:G_NBit_REG:21:REGI.i_WE
i_WE => dffg:G_NBit_REG:22:REGI.i_WE
i_WE => dffg:G_NBit_REG:23:REGI.i_WE
i_WE => dffg:G_NBit_REG:24:REGI.i_WE
i_WE => dffg:G_NBit_REG:25:REGI.i_WE
i_WE => dffg:G_NBit_REG:26:REGI.i_WE
i_WE => dffg:G_NBit_REG:27:REGI.i_WE
i_WE => dffg:G_NBit_REG:28:REGI.i_WE
i_WE => dffg:G_NBit_REG:29:REGI.i_WE
i_WE => dffg:G_NBit_REG:30:REGI.i_WE
i_WE => dffg:G_NBit_REG:31:REGI.i_WE
i_D[0] => dffg:G_NBit_REG:0:REGI.i_D
i_D[1] => dffg:G_NBit_REG:1:REGI.i_D
i_D[2] => dffg:G_NBit_REG:2:REGI.i_D
i_D[3] => dffg:G_NBit_REG:3:REGI.i_D
i_D[4] => dffg:G_NBit_REG:4:REGI.i_D
i_D[5] => dffg:G_NBit_REG:5:REGI.i_D
i_D[6] => dffg:G_NBit_REG:6:REGI.i_D
i_D[7] => dffg:G_NBit_REG:7:REGI.i_D
i_D[8] => dffg:G_NBit_REG:8:REGI.i_D
i_D[9] => dffg:G_NBit_REG:9:REGI.i_D
i_D[10] => dffg:G_NBit_REG:10:REGI.i_D
i_D[11] => dffg:G_NBit_REG:11:REGI.i_D
i_D[12] => dffg:G_NBit_REG:12:REGI.i_D
i_D[13] => dffg:G_NBit_REG:13:REGI.i_D
i_D[14] => dffg:G_NBit_REG:14:REGI.i_D
i_D[15] => dffg:G_NBit_REG:15:REGI.i_D
i_D[16] => dffg:G_NBit_REG:16:REGI.i_D
i_D[17] => dffg:G_NBit_REG:17:REGI.i_D
i_D[18] => dffg:G_NBit_REG:18:REGI.i_D
i_D[19] => dffg:G_NBit_REG:19:REGI.i_D
i_D[20] => dffg:G_NBit_REG:20:REGI.i_D
i_D[21] => dffg:G_NBit_REG:21:REGI.i_D
i_D[22] => dffg:G_NBit_REG:22:REGI.i_D
i_D[23] => dffg:G_NBit_REG:23:REGI.i_D
i_D[24] => dffg:G_NBit_REG:24:REGI.i_D
i_D[25] => dffg:G_NBit_REG:25:REGI.i_D
i_D[26] => dffg:G_NBit_REG:26:REGI.i_D
i_D[27] => dffg:G_NBit_REG:27:REGI.i_D
i_D[28] => dffg:G_NBit_REG:28:REGI.i_D
i_D[29] => dffg:G_NBit_REG:29:REGI.i_D
i_D[30] => dffg:G_NBit_REG:30:REGI.i_D
i_D[31] => dffg:G_NBit_REG:31:REGI.i_D
o_Q[0] <= dffg:G_NBit_REG:0:REGI.o_Q
o_Q[1] <= dffg:G_NBit_REG:1:REGI.o_Q
o_Q[2] <= dffg:G_NBit_REG:2:REGI.o_Q
o_Q[3] <= dffg:G_NBit_REG:3:REGI.o_Q
o_Q[4] <= dffg:G_NBit_REG:4:REGI.o_Q
o_Q[5] <= dffg:G_NBit_REG:5:REGI.o_Q
o_Q[6] <= dffg:G_NBit_REG:6:REGI.o_Q
o_Q[7] <= dffg:G_NBit_REG:7:REGI.o_Q
o_Q[8] <= dffg:G_NBit_REG:8:REGI.o_Q
o_Q[9] <= dffg:G_NBit_REG:9:REGI.o_Q
o_Q[10] <= dffg:G_NBit_REG:10:REGI.o_Q
o_Q[11] <= dffg:G_NBit_REG:11:REGI.o_Q
o_Q[12] <= dffg:G_NBit_REG:12:REGI.o_Q
o_Q[13] <= dffg:G_NBit_REG:13:REGI.o_Q
o_Q[14] <= dffg:G_NBit_REG:14:REGI.o_Q
o_Q[15] <= dffg:G_NBit_REG:15:REGI.o_Q
o_Q[16] <= dffg:G_NBit_REG:16:REGI.o_Q
o_Q[17] <= dffg:G_NBit_REG:17:REGI.o_Q
o_Q[18] <= dffg:G_NBit_REG:18:REGI.o_Q
o_Q[19] <= dffg:G_NBit_REG:19:REGI.o_Q
o_Q[20] <= dffg:G_NBit_REG:20:REGI.o_Q
o_Q[21] <= dffg:G_NBit_REG:21:REGI.o_Q
o_Q[22] <= dffg:G_NBit_REG:22:REGI.o_Q
o_Q[23] <= dffg:G_NBit_REG:23:REGI.o_Q
o_Q[24] <= dffg:G_NBit_REG:24:REGI.o_Q
o_Q[25] <= dffg:G_NBit_REG:25:REGI.o_Q
o_Q[26] <= dffg:G_NBit_REG:26:REGI.o_Q
o_Q[27] <= dffg:G_NBit_REG:27:REGI.o_Q
o_Q[28] <= dffg:G_NBit_REG:28:REGI.o_Q
o_Q[29] <= dffg:G_NBit_REG:29:REGI.o_Q
o_Q[30] <= dffg:G_NBit_REG:30:REGI.o_Q
o_Q[31] <= dffg:G_NBit_REG:31:REGI.o_Q


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:14:REGI|dffg:\G_NBit_REG:0:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:14:REGI|dffg:\G_NBit_REG:1:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:14:REGI|dffg:\G_NBit_REG:2:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:14:REGI|dffg:\G_NBit_REG:3:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:14:REGI|dffg:\G_NBit_REG:4:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:14:REGI|dffg:\G_NBit_REG:5:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:14:REGI|dffg:\G_NBit_REG:6:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:14:REGI|dffg:\G_NBit_REG:7:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:14:REGI|dffg:\G_NBit_REG:8:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:14:REGI|dffg:\G_NBit_REG:9:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:14:REGI|dffg:\G_NBit_REG:10:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:14:REGI|dffg:\G_NBit_REG:11:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:14:REGI|dffg:\G_NBit_REG:12:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:14:REGI|dffg:\G_NBit_REG:13:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:14:REGI|dffg:\G_NBit_REG:14:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:14:REGI|dffg:\G_NBit_REG:15:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:14:REGI|dffg:\G_NBit_REG:16:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:14:REGI|dffg:\G_NBit_REG:17:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:14:REGI|dffg:\G_NBit_REG:18:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:14:REGI|dffg:\G_NBit_REG:19:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:14:REGI|dffg:\G_NBit_REG:20:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:14:REGI|dffg:\G_NBit_REG:21:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:14:REGI|dffg:\G_NBit_REG:22:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:14:REGI|dffg:\G_NBit_REG:23:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:14:REGI|dffg:\G_NBit_REG:24:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:14:REGI|dffg:\G_NBit_REG:25:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:14:REGI|dffg:\G_NBit_REG:26:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:14:REGI|dffg:\G_NBit_REG:27:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:14:REGI|dffg:\G_NBit_REG:28:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:14:REGI|dffg:\G_NBit_REG:29:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:14:REGI|dffg:\G_NBit_REG:30:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:14:REGI|dffg:\G_NBit_REG:31:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:15:REGI
i_CLK => dffg:G_NBit_REG:0:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:1:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:2:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:3:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:4:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:5:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:6:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:7:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:8:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:9:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:10:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:11:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:12:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:13:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:14:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:15:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:16:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:17:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:18:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:19:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:20:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:21:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:22:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:23:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:24:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:25:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:26:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:27:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:28:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:29:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:30:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:31:REGI.i_CLK
i_RST => dffg:G_NBit_REG:0:REGI.i_RST
i_RST => dffg:G_NBit_REG:1:REGI.i_RST
i_RST => dffg:G_NBit_REG:2:REGI.i_RST
i_RST => dffg:G_NBit_REG:3:REGI.i_RST
i_RST => dffg:G_NBit_REG:4:REGI.i_RST
i_RST => dffg:G_NBit_REG:5:REGI.i_RST
i_RST => dffg:G_NBit_REG:6:REGI.i_RST
i_RST => dffg:G_NBit_REG:7:REGI.i_RST
i_RST => dffg:G_NBit_REG:8:REGI.i_RST
i_RST => dffg:G_NBit_REG:9:REGI.i_RST
i_RST => dffg:G_NBit_REG:10:REGI.i_RST
i_RST => dffg:G_NBit_REG:11:REGI.i_RST
i_RST => dffg:G_NBit_REG:12:REGI.i_RST
i_RST => dffg:G_NBit_REG:13:REGI.i_RST
i_RST => dffg:G_NBit_REG:14:REGI.i_RST
i_RST => dffg:G_NBit_REG:15:REGI.i_RST
i_RST => dffg:G_NBit_REG:16:REGI.i_RST
i_RST => dffg:G_NBit_REG:17:REGI.i_RST
i_RST => dffg:G_NBit_REG:18:REGI.i_RST
i_RST => dffg:G_NBit_REG:19:REGI.i_RST
i_RST => dffg:G_NBit_REG:20:REGI.i_RST
i_RST => dffg:G_NBit_REG:21:REGI.i_RST
i_RST => dffg:G_NBit_REG:22:REGI.i_RST
i_RST => dffg:G_NBit_REG:23:REGI.i_RST
i_RST => dffg:G_NBit_REG:24:REGI.i_RST
i_RST => dffg:G_NBit_REG:25:REGI.i_RST
i_RST => dffg:G_NBit_REG:26:REGI.i_RST
i_RST => dffg:G_NBit_REG:27:REGI.i_RST
i_RST => dffg:G_NBit_REG:28:REGI.i_RST
i_RST => dffg:G_NBit_REG:29:REGI.i_RST
i_RST => dffg:G_NBit_REG:30:REGI.i_RST
i_RST => dffg:G_NBit_REG:31:REGI.i_RST
i_WE => dffg:G_NBit_REG:0:REGI.i_WE
i_WE => dffg:G_NBit_REG:1:REGI.i_WE
i_WE => dffg:G_NBit_REG:2:REGI.i_WE
i_WE => dffg:G_NBit_REG:3:REGI.i_WE
i_WE => dffg:G_NBit_REG:4:REGI.i_WE
i_WE => dffg:G_NBit_REG:5:REGI.i_WE
i_WE => dffg:G_NBit_REG:6:REGI.i_WE
i_WE => dffg:G_NBit_REG:7:REGI.i_WE
i_WE => dffg:G_NBit_REG:8:REGI.i_WE
i_WE => dffg:G_NBit_REG:9:REGI.i_WE
i_WE => dffg:G_NBit_REG:10:REGI.i_WE
i_WE => dffg:G_NBit_REG:11:REGI.i_WE
i_WE => dffg:G_NBit_REG:12:REGI.i_WE
i_WE => dffg:G_NBit_REG:13:REGI.i_WE
i_WE => dffg:G_NBit_REG:14:REGI.i_WE
i_WE => dffg:G_NBit_REG:15:REGI.i_WE
i_WE => dffg:G_NBit_REG:16:REGI.i_WE
i_WE => dffg:G_NBit_REG:17:REGI.i_WE
i_WE => dffg:G_NBit_REG:18:REGI.i_WE
i_WE => dffg:G_NBit_REG:19:REGI.i_WE
i_WE => dffg:G_NBit_REG:20:REGI.i_WE
i_WE => dffg:G_NBit_REG:21:REGI.i_WE
i_WE => dffg:G_NBit_REG:22:REGI.i_WE
i_WE => dffg:G_NBit_REG:23:REGI.i_WE
i_WE => dffg:G_NBit_REG:24:REGI.i_WE
i_WE => dffg:G_NBit_REG:25:REGI.i_WE
i_WE => dffg:G_NBit_REG:26:REGI.i_WE
i_WE => dffg:G_NBit_REG:27:REGI.i_WE
i_WE => dffg:G_NBit_REG:28:REGI.i_WE
i_WE => dffg:G_NBit_REG:29:REGI.i_WE
i_WE => dffg:G_NBit_REG:30:REGI.i_WE
i_WE => dffg:G_NBit_REG:31:REGI.i_WE
i_D[0] => dffg:G_NBit_REG:0:REGI.i_D
i_D[1] => dffg:G_NBit_REG:1:REGI.i_D
i_D[2] => dffg:G_NBit_REG:2:REGI.i_D
i_D[3] => dffg:G_NBit_REG:3:REGI.i_D
i_D[4] => dffg:G_NBit_REG:4:REGI.i_D
i_D[5] => dffg:G_NBit_REG:5:REGI.i_D
i_D[6] => dffg:G_NBit_REG:6:REGI.i_D
i_D[7] => dffg:G_NBit_REG:7:REGI.i_D
i_D[8] => dffg:G_NBit_REG:8:REGI.i_D
i_D[9] => dffg:G_NBit_REG:9:REGI.i_D
i_D[10] => dffg:G_NBit_REG:10:REGI.i_D
i_D[11] => dffg:G_NBit_REG:11:REGI.i_D
i_D[12] => dffg:G_NBit_REG:12:REGI.i_D
i_D[13] => dffg:G_NBit_REG:13:REGI.i_D
i_D[14] => dffg:G_NBit_REG:14:REGI.i_D
i_D[15] => dffg:G_NBit_REG:15:REGI.i_D
i_D[16] => dffg:G_NBit_REG:16:REGI.i_D
i_D[17] => dffg:G_NBit_REG:17:REGI.i_D
i_D[18] => dffg:G_NBit_REG:18:REGI.i_D
i_D[19] => dffg:G_NBit_REG:19:REGI.i_D
i_D[20] => dffg:G_NBit_REG:20:REGI.i_D
i_D[21] => dffg:G_NBit_REG:21:REGI.i_D
i_D[22] => dffg:G_NBit_REG:22:REGI.i_D
i_D[23] => dffg:G_NBit_REG:23:REGI.i_D
i_D[24] => dffg:G_NBit_REG:24:REGI.i_D
i_D[25] => dffg:G_NBit_REG:25:REGI.i_D
i_D[26] => dffg:G_NBit_REG:26:REGI.i_D
i_D[27] => dffg:G_NBit_REG:27:REGI.i_D
i_D[28] => dffg:G_NBit_REG:28:REGI.i_D
i_D[29] => dffg:G_NBit_REG:29:REGI.i_D
i_D[30] => dffg:G_NBit_REG:30:REGI.i_D
i_D[31] => dffg:G_NBit_REG:31:REGI.i_D
o_Q[0] <= dffg:G_NBit_REG:0:REGI.o_Q
o_Q[1] <= dffg:G_NBit_REG:1:REGI.o_Q
o_Q[2] <= dffg:G_NBit_REG:2:REGI.o_Q
o_Q[3] <= dffg:G_NBit_REG:3:REGI.o_Q
o_Q[4] <= dffg:G_NBit_REG:4:REGI.o_Q
o_Q[5] <= dffg:G_NBit_REG:5:REGI.o_Q
o_Q[6] <= dffg:G_NBit_REG:6:REGI.o_Q
o_Q[7] <= dffg:G_NBit_REG:7:REGI.o_Q
o_Q[8] <= dffg:G_NBit_REG:8:REGI.o_Q
o_Q[9] <= dffg:G_NBit_REG:9:REGI.o_Q
o_Q[10] <= dffg:G_NBit_REG:10:REGI.o_Q
o_Q[11] <= dffg:G_NBit_REG:11:REGI.o_Q
o_Q[12] <= dffg:G_NBit_REG:12:REGI.o_Q
o_Q[13] <= dffg:G_NBit_REG:13:REGI.o_Q
o_Q[14] <= dffg:G_NBit_REG:14:REGI.o_Q
o_Q[15] <= dffg:G_NBit_REG:15:REGI.o_Q
o_Q[16] <= dffg:G_NBit_REG:16:REGI.o_Q
o_Q[17] <= dffg:G_NBit_REG:17:REGI.o_Q
o_Q[18] <= dffg:G_NBit_REG:18:REGI.o_Q
o_Q[19] <= dffg:G_NBit_REG:19:REGI.o_Q
o_Q[20] <= dffg:G_NBit_REG:20:REGI.o_Q
o_Q[21] <= dffg:G_NBit_REG:21:REGI.o_Q
o_Q[22] <= dffg:G_NBit_REG:22:REGI.o_Q
o_Q[23] <= dffg:G_NBit_REG:23:REGI.o_Q
o_Q[24] <= dffg:G_NBit_REG:24:REGI.o_Q
o_Q[25] <= dffg:G_NBit_REG:25:REGI.o_Q
o_Q[26] <= dffg:G_NBit_REG:26:REGI.o_Q
o_Q[27] <= dffg:G_NBit_REG:27:REGI.o_Q
o_Q[28] <= dffg:G_NBit_REG:28:REGI.o_Q
o_Q[29] <= dffg:G_NBit_REG:29:REGI.o_Q
o_Q[30] <= dffg:G_NBit_REG:30:REGI.o_Q
o_Q[31] <= dffg:G_NBit_REG:31:REGI.o_Q


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:15:REGI|dffg:\G_NBit_REG:0:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:15:REGI|dffg:\G_NBit_REG:1:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:15:REGI|dffg:\G_NBit_REG:2:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:15:REGI|dffg:\G_NBit_REG:3:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:15:REGI|dffg:\G_NBit_REG:4:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:15:REGI|dffg:\G_NBit_REG:5:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:15:REGI|dffg:\G_NBit_REG:6:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:15:REGI|dffg:\G_NBit_REG:7:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:15:REGI|dffg:\G_NBit_REG:8:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:15:REGI|dffg:\G_NBit_REG:9:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:15:REGI|dffg:\G_NBit_REG:10:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:15:REGI|dffg:\G_NBit_REG:11:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:15:REGI|dffg:\G_NBit_REG:12:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:15:REGI|dffg:\G_NBit_REG:13:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:15:REGI|dffg:\G_NBit_REG:14:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:15:REGI|dffg:\G_NBit_REG:15:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:15:REGI|dffg:\G_NBit_REG:16:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:15:REGI|dffg:\G_NBit_REG:17:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:15:REGI|dffg:\G_NBit_REG:18:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:15:REGI|dffg:\G_NBit_REG:19:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:15:REGI|dffg:\G_NBit_REG:20:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:15:REGI|dffg:\G_NBit_REG:21:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:15:REGI|dffg:\G_NBit_REG:22:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:15:REGI|dffg:\G_NBit_REG:23:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:15:REGI|dffg:\G_NBit_REG:24:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:15:REGI|dffg:\G_NBit_REG:25:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:15:REGI|dffg:\G_NBit_REG:26:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:15:REGI|dffg:\G_NBit_REG:27:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:15:REGI|dffg:\G_NBit_REG:28:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:15:REGI|dffg:\G_NBit_REG:29:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:15:REGI|dffg:\G_NBit_REG:30:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:15:REGI|dffg:\G_NBit_REG:31:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:16:REGI
i_CLK => dffg:G_NBit_REG:0:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:1:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:2:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:3:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:4:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:5:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:6:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:7:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:8:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:9:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:10:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:11:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:12:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:13:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:14:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:15:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:16:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:17:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:18:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:19:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:20:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:21:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:22:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:23:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:24:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:25:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:26:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:27:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:28:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:29:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:30:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:31:REGI.i_CLK
i_RST => dffg:G_NBit_REG:0:REGI.i_RST
i_RST => dffg:G_NBit_REG:1:REGI.i_RST
i_RST => dffg:G_NBit_REG:2:REGI.i_RST
i_RST => dffg:G_NBit_REG:3:REGI.i_RST
i_RST => dffg:G_NBit_REG:4:REGI.i_RST
i_RST => dffg:G_NBit_REG:5:REGI.i_RST
i_RST => dffg:G_NBit_REG:6:REGI.i_RST
i_RST => dffg:G_NBit_REG:7:REGI.i_RST
i_RST => dffg:G_NBit_REG:8:REGI.i_RST
i_RST => dffg:G_NBit_REG:9:REGI.i_RST
i_RST => dffg:G_NBit_REG:10:REGI.i_RST
i_RST => dffg:G_NBit_REG:11:REGI.i_RST
i_RST => dffg:G_NBit_REG:12:REGI.i_RST
i_RST => dffg:G_NBit_REG:13:REGI.i_RST
i_RST => dffg:G_NBit_REG:14:REGI.i_RST
i_RST => dffg:G_NBit_REG:15:REGI.i_RST
i_RST => dffg:G_NBit_REG:16:REGI.i_RST
i_RST => dffg:G_NBit_REG:17:REGI.i_RST
i_RST => dffg:G_NBit_REG:18:REGI.i_RST
i_RST => dffg:G_NBit_REG:19:REGI.i_RST
i_RST => dffg:G_NBit_REG:20:REGI.i_RST
i_RST => dffg:G_NBit_REG:21:REGI.i_RST
i_RST => dffg:G_NBit_REG:22:REGI.i_RST
i_RST => dffg:G_NBit_REG:23:REGI.i_RST
i_RST => dffg:G_NBit_REG:24:REGI.i_RST
i_RST => dffg:G_NBit_REG:25:REGI.i_RST
i_RST => dffg:G_NBit_REG:26:REGI.i_RST
i_RST => dffg:G_NBit_REG:27:REGI.i_RST
i_RST => dffg:G_NBit_REG:28:REGI.i_RST
i_RST => dffg:G_NBit_REG:29:REGI.i_RST
i_RST => dffg:G_NBit_REG:30:REGI.i_RST
i_RST => dffg:G_NBit_REG:31:REGI.i_RST
i_WE => dffg:G_NBit_REG:0:REGI.i_WE
i_WE => dffg:G_NBit_REG:1:REGI.i_WE
i_WE => dffg:G_NBit_REG:2:REGI.i_WE
i_WE => dffg:G_NBit_REG:3:REGI.i_WE
i_WE => dffg:G_NBit_REG:4:REGI.i_WE
i_WE => dffg:G_NBit_REG:5:REGI.i_WE
i_WE => dffg:G_NBit_REG:6:REGI.i_WE
i_WE => dffg:G_NBit_REG:7:REGI.i_WE
i_WE => dffg:G_NBit_REG:8:REGI.i_WE
i_WE => dffg:G_NBit_REG:9:REGI.i_WE
i_WE => dffg:G_NBit_REG:10:REGI.i_WE
i_WE => dffg:G_NBit_REG:11:REGI.i_WE
i_WE => dffg:G_NBit_REG:12:REGI.i_WE
i_WE => dffg:G_NBit_REG:13:REGI.i_WE
i_WE => dffg:G_NBit_REG:14:REGI.i_WE
i_WE => dffg:G_NBit_REG:15:REGI.i_WE
i_WE => dffg:G_NBit_REG:16:REGI.i_WE
i_WE => dffg:G_NBit_REG:17:REGI.i_WE
i_WE => dffg:G_NBit_REG:18:REGI.i_WE
i_WE => dffg:G_NBit_REG:19:REGI.i_WE
i_WE => dffg:G_NBit_REG:20:REGI.i_WE
i_WE => dffg:G_NBit_REG:21:REGI.i_WE
i_WE => dffg:G_NBit_REG:22:REGI.i_WE
i_WE => dffg:G_NBit_REG:23:REGI.i_WE
i_WE => dffg:G_NBit_REG:24:REGI.i_WE
i_WE => dffg:G_NBit_REG:25:REGI.i_WE
i_WE => dffg:G_NBit_REG:26:REGI.i_WE
i_WE => dffg:G_NBit_REG:27:REGI.i_WE
i_WE => dffg:G_NBit_REG:28:REGI.i_WE
i_WE => dffg:G_NBit_REG:29:REGI.i_WE
i_WE => dffg:G_NBit_REG:30:REGI.i_WE
i_WE => dffg:G_NBit_REG:31:REGI.i_WE
i_D[0] => dffg:G_NBit_REG:0:REGI.i_D
i_D[1] => dffg:G_NBit_REG:1:REGI.i_D
i_D[2] => dffg:G_NBit_REG:2:REGI.i_D
i_D[3] => dffg:G_NBit_REG:3:REGI.i_D
i_D[4] => dffg:G_NBit_REG:4:REGI.i_D
i_D[5] => dffg:G_NBit_REG:5:REGI.i_D
i_D[6] => dffg:G_NBit_REG:6:REGI.i_D
i_D[7] => dffg:G_NBit_REG:7:REGI.i_D
i_D[8] => dffg:G_NBit_REG:8:REGI.i_D
i_D[9] => dffg:G_NBit_REG:9:REGI.i_D
i_D[10] => dffg:G_NBit_REG:10:REGI.i_D
i_D[11] => dffg:G_NBit_REG:11:REGI.i_D
i_D[12] => dffg:G_NBit_REG:12:REGI.i_D
i_D[13] => dffg:G_NBit_REG:13:REGI.i_D
i_D[14] => dffg:G_NBit_REG:14:REGI.i_D
i_D[15] => dffg:G_NBit_REG:15:REGI.i_D
i_D[16] => dffg:G_NBit_REG:16:REGI.i_D
i_D[17] => dffg:G_NBit_REG:17:REGI.i_D
i_D[18] => dffg:G_NBit_REG:18:REGI.i_D
i_D[19] => dffg:G_NBit_REG:19:REGI.i_D
i_D[20] => dffg:G_NBit_REG:20:REGI.i_D
i_D[21] => dffg:G_NBit_REG:21:REGI.i_D
i_D[22] => dffg:G_NBit_REG:22:REGI.i_D
i_D[23] => dffg:G_NBit_REG:23:REGI.i_D
i_D[24] => dffg:G_NBit_REG:24:REGI.i_D
i_D[25] => dffg:G_NBit_REG:25:REGI.i_D
i_D[26] => dffg:G_NBit_REG:26:REGI.i_D
i_D[27] => dffg:G_NBit_REG:27:REGI.i_D
i_D[28] => dffg:G_NBit_REG:28:REGI.i_D
i_D[29] => dffg:G_NBit_REG:29:REGI.i_D
i_D[30] => dffg:G_NBit_REG:30:REGI.i_D
i_D[31] => dffg:G_NBit_REG:31:REGI.i_D
o_Q[0] <= dffg:G_NBit_REG:0:REGI.o_Q
o_Q[1] <= dffg:G_NBit_REG:1:REGI.o_Q
o_Q[2] <= dffg:G_NBit_REG:2:REGI.o_Q
o_Q[3] <= dffg:G_NBit_REG:3:REGI.o_Q
o_Q[4] <= dffg:G_NBit_REG:4:REGI.o_Q
o_Q[5] <= dffg:G_NBit_REG:5:REGI.o_Q
o_Q[6] <= dffg:G_NBit_REG:6:REGI.o_Q
o_Q[7] <= dffg:G_NBit_REG:7:REGI.o_Q
o_Q[8] <= dffg:G_NBit_REG:8:REGI.o_Q
o_Q[9] <= dffg:G_NBit_REG:9:REGI.o_Q
o_Q[10] <= dffg:G_NBit_REG:10:REGI.o_Q
o_Q[11] <= dffg:G_NBit_REG:11:REGI.o_Q
o_Q[12] <= dffg:G_NBit_REG:12:REGI.o_Q
o_Q[13] <= dffg:G_NBit_REG:13:REGI.o_Q
o_Q[14] <= dffg:G_NBit_REG:14:REGI.o_Q
o_Q[15] <= dffg:G_NBit_REG:15:REGI.o_Q
o_Q[16] <= dffg:G_NBit_REG:16:REGI.o_Q
o_Q[17] <= dffg:G_NBit_REG:17:REGI.o_Q
o_Q[18] <= dffg:G_NBit_REG:18:REGI.o_Q
o_Q[19] <= dffg:G_NBit_REG:19:REGI.o_Q
o_Q[20] <= dffg:G_NBit_REG:20:REGI.o_Q
o_Q[21] <= dffg:G_NBit_REG:21:REGI.o_Q
o_Q[22] <= dffg:G_NBit_REG:22:REGI.o_Q
o_Q[23] <= dffg:G_NBit_REG:23:REGI.o_Q
o_Q[24] <= dffg:G_NBit_REG:24:REGI.o_Q
o_Q[25] <= dffg:G_NBit_REG:25:REGI.o_Q
o_Q[26] <= dffg:G_NBit_REG:26:REGI.o_Q
o_Q[27] <= dffg:G_NBit_REG:27:REGI.o_Q
o_Q[28] <= dffg:G_NBit_REG:28:REGI.o_Q
o_Q[29] <= dffg:G_NBit_REG:29:REGI.o_Q
o_Q[30] <= dffg:G_NBit_REG:30:REGI.o_Q
o_Q[31] <= dffg:G_NBit_REG:31:REGI.o_Q


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:16:REGI|dffg:\G_NBit_REG:0:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:16:REGI|dffg:\G_NBit_REG:1:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:16:REGI|dffg:\G_NBit_REG:2:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:16:REGI|dffg:\G_NBit_REG:3:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:16:REGI|dffg:\G_NBit_REG:4:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:16:REGI|dffg:\G_NBit_REG:5:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:16:REGI|dffg:\G_NBit_REG:6:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:16:REGI|dffg:\G_NBit_REG:7:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:16:REGI|dffg:\G_NBit_REG:8:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:16:REGI|dffg:\G_NBit_REG:9:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:16:REGI|dffg:\G_NBit_REG:10:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:16:REGI|dffg:\G_NBit_REG:11:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:16:REGI|dffg:\G_NBit_REG:12:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:16:REGI|dffg:\G_NBit_REG:13:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:16:REGI|dffg:\G_NBit_REG:14:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:16:REGI|dffg:\G_NBit_REG:15:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:16:REGI|dffg:\G_NBit_REG:16:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:16:REGI|dffg:\G_NBit_REG:17:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:16:REGI|dffg:\G_NBit_REG:18:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:16:REGI|dffg:\G_NBit_REG:19:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:16:REGI|dffg:\G_NBit_REG:20:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:16:REGI|dffg:\G_NBit_REG:21:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:16:REGI|dffg:\G_NBit_REG:22:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:16:REGI|dffg:\G_NBit_REG:23:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:16:REGI|dffg:\G_NBit_REG:24:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:16:REGI|dffg:\G_NBit_REG:25:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:16:REGI|dffg:\G_NBit_REG:26:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:16:REGI|dffg:\G_NBit_REG:27:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:16:REGI|dffg:\G_NBit_REG:28:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:16:REGI|dffg:\G_NBit_REG:29:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:16:REGI|dffg:\G_NBit_REG:30:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:16:REGI|dffg:\G_NBit_REG:31:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:17:REGI
i_CLK => dffg:G_NBit_REG:0:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:1:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:2:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:3:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:4:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:5:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:6:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:7:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:8:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:9:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:10:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:11:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:12:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:13:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:14:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:15:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:16:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:17:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:18:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:19:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:20:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:21:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:22:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:23:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:24:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:25:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:26:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:27:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:28:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:29:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:30:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:31:REGI.i_CLK
i_RST => dffg:G_NBit_REG:0:REGI.i_RST
i_RST => dffg:G_NBit_REG:1:REGI.i_RST
i_RST => dffg:G_NBit_REG:2:REGI.i_RST
i_RST => dffg:G_NBit_REG:3:REGI.i_RST
i_RST => dffg:G_NBit_REG:4:REGI.i_RST
i_RST => dffg:G_NBit_REG:5:REGI.i_RST
i_RST => dffg:G_NBit_REG:6:REGI.i_RST
i_RST => dffg:G_NBit_REG:7:REGI.i_RST
i_RST => dffg:G_NBit_REG:8:REGI.i_RST
i_RST => dffg:G_NBit_REG:9:REGI.i_RST
i_RST => dffg:G_NBit_REG:10:REGI.i_RST
i_RST => dffg:G_NBit_REG:11:REGI.i_RST
i_RST => dffg:G_NBit_REG:12:REGI.i_RST
i_RST => dffg:G_NBit_REG:13:REGI.i_RST
i_RST => dffg:G_NBit_REG:14:REGI.i_RST
i_RST => dffg:G_NBit_REG:15:REGI.i_RST
i_RST => dffg:G_NBit_REG:16:REGI.i_RST
i_RST => dffg:G_NBit_REG:17:REGI.i_RST
i_RST => dffg:G_NBit_REG:18:REGI.i_RST
i_RST => dffg:G_NBit_REG:19:REGI.i_RST
i_RST => dffg:G_NBit_REG:20:REGI.i_RST
i_RST => dffg:G_NBit_REG:21:REGI.i_RST
i_RST => dffg:G_NBit_REG:22:REGI.i_RST
i_RST => dffg:G_NBit_REG:23:REGI.i_RST
i_RST => dffg:G_NBit_REG:24:REGI.i_RST
i_RST => dffg:G_NBit_REG:25:REGI.i_RST
i_RST => dffg:G_NBit_REG:26:REGI.i_RST
i_RST => dffg:G_NBit_REG:27:REGI.i_RST
i_RST => dffg:G_NBit_REG:28:REGI.i_RST
i_RST => dffg:G_NBit_REG:29:REGI.i_RST
i_RST => dffg:G_NBit_REG:30:REGI.i_RST
i_RST => dffg:G_NBit_REG:31:REGI.i_RST
i_WE => dffg:G_NBit_REG:0:REGI.i_WE
i_WE => dffg:G_NBit_REG:1:REGI.i_WE
i_WE => dffg:G_NBit_REG:2:REGI.i_WE
i_WE => dffg:G_NBit_REG:3:REGI.i_WE
i_WE => dffg:G_NBit_REG:4:REGI.i_WE
i_WE => dffg:G_NBit_REG:5:REGI.i_WE
i_WE => dffg:G_NBit_REG:6:REGI.i_WE
i_WE => dffg:G_NBit_REG:7:REGI.i_WE
i_WE => dffg:G_NBit_REG:8:REGI.i_WE
i_WE => dffg:G_NBit_REG:9:REGI.i_WE
i_WE => dffg:G_NBit_REG:10:REGI.i_WE
i_WE => dffg:G_NBit_REG:11:REGI.i_WE
i_WE => dffg:G_NBit_REG:12:REGI.i_WE
i_WE => dffg:G_NBit_REG:13:REGI.i_WE
i_WE => dffg:G_NBit_REG:14:REGI.i_WE
i_WE => dffg:G_NBit_REG:15:REGI.i_WE
i_WE => dffg:G_NBit_REG:16:REGI.i_WE
i_WE => dffg:G_NBit_REG:17:REGI.i_WE
i_WE => dffg:G_NBit_REG:18:REGI.i_WE
i_WE => dffg:G_NBit_REG:19:REGI.i_WE
i_WE => dffg:G_NBit_REG:20:REGI.i_WE
i_WE => dffg:G_NBit_REG:21:REGI.i_WE
i_WE => dffg:G_NBit_REG:22:REGI.i_WE
i_WE => dffg:G_NBit_REG:23:REGI.i_WE
i_WE => dffg:G_NBit_REG:24:REGI.i_WE
i_WE => dffg:G_NBit_REG:25:REGI.i_WE
i_WE => dffg:G_NBit_REG:26:REGI.i_WE
i_WE => dffg:G_NBit_REG:27:REGI.i_WE
i_WE => dffg:G_NBit_REG:28:REGI.i_WE
i_WE => dffg:G_NBit_REG:29:REGI.i_WE
i_WE => dffg:G_NBit_REG:30:REGI.i_WE
i_WE => dffg:G_NBit_REG:31:REGI.i_WE
i_D[0] => dffg:G_NBit_REG:0:REGI.i_D
i_D[1] => dffg:G_NBit_REG:1:REGI.i_D
i_D[2] => dffg:G_NBit_REG:2:REGI.i_D
i_D[3] => dffg:G_NBit_REG:3:REGI.i_D
i_D[4] => dffg:G_NBit_REG:4:REGI.i_D
i_D[5] => dffg:G_NBit_REG:5:REGI.i_D
i_D[6] => dffg:G_NBit_REG:6:REGI.i_D
i_D[7] => dffg:G_NBit_REG:7:REGI.i_D
i_D[8] => dffg:G_NBit_REG:8:REGI.i_D
i_D[9] => dffg:G_NBit_REG:9:REGI.i_D
i_D[10] => dffg:G_NBit_REG:10:REGI.i_D
i_D[11] => dffg:G_NBit_REG:11:REGI.i_D
i_D[12] => dffg:G_NBit_REG:12:REGI.i_D
i_D[13] => dffg:G_NBit_REG:13:REGI.i_D
i_D[14] => dffg:G_NBit_REG:14:REGI.i_D
i_D[15] => dffg:G_NBit_REG:15:REGI.i_D
i_D[16] => dffg:G_NBit_REG:16:REGI.i_D
i_D[17] => dffg:G_NBit_REG:17:REGI.i_D
i_D[18] => dffg:G_NBit_REG:18:REGI.i_D
i_D[19] => dffg:G_NBit_REG:19:REGI.i_D
i_D[20] => dffg:G_NBit_REG:20:REGI.i_D
i_D[21] => dffg:G_NBit_REG:21:REGI.i_D
i_D[22] => dffg:G_NBit_REG:22:REGI.i_D
i_D[23] => dffg:G_NBit_REG:23:REGI.i_D
i_D[24] => dffg:G_NBit_REG:24:REGI.i_D
i_D[25] => dffg:G_NBit_REG:25:REGI.i_D
i_D[26] => dffg:G_NBit_REG:26:REGI.i_D
i_D[27] => dffg:G_NBit_REG:27:REGI.i_D
i_D[28] => dffg:G_NBit_REG:28:REGI.i_D
i_D[29] => dffg:G_NBit_REG:29:REGI.i_D
i_D[30] => dffg:G_NBit_REG:30:REGI.i_D
i_D[31] => dffg:G_NBit_REG:31:REGI.i_D
o_Q[0] <= dffg:G_NBit_REG:0:REGI.o_Q
o_Q[1] <= dffg:G_NBit_REG:1:REGI.o_Q
o_Q[2] <= dffg:G_NBit_REG:2:REGI.o_Q
o_Q[3] <= dffg:G_NBit_REG:3:REGI.o_Q
o_Q[4] <= dffg:G_NBit_REG:4:REGI.o_Q
o_Q[5] <= dffg:G_NBit_REG:5:REGI.o_Q
o_Q[6] <= dffg:G_NBit_REG:6:REGI.o_Q
o_Q[7] <= dffg:G_NBit_REG:7:REGI.o_Q
o_Q[8] <= dffg:G_NBit_REG:8:REGI.o_Q
o_Q[9] <= dffg:G_NBit_REG:9:REGI.o_Q
o_Q[10] <= dffg:G_NBit_REG:10:REGI.o_Q
o_Q[11] <= dffg:G_NBit_REG:11:REGI.o_Q
o_Q[12] <= dffg:G_NBit_REG:12:REGI.o_Q
o_Q[13] <= dffg:G_NBit_REG:13:REGI.o_Q
o_Q[14] <= dffg:G_NBit_REG:14:REGI.o_Q
o_Q[15] <= dffg:G_NBit_REG:15:REGI.o_Q
o_Q[16] <= dffg:G_NBit_REG:16:REGI.o_Q
o_Q[17] <= dffg:G_NBit_REG:17:REGI.o_Q
o_Q[18] <= dffg:G_NBit_REG:18:REGI.o_Q
o_Q[19] <= dffg:G_NBit_REG:19:REGI.o_Q
o_Q[20] <= dffg:G_NBit_REG:20:REGI.o_Q
o_Q[21] <= dffg:G_NBit_REG:21:REGI.o_Q
o_Q[22] <= dffg:G_NBit_REG:22:REGI.o_Q
o_Q[23] <= dffg:G_NBit_REG:23:REGI.o_Q
o_Q[24] <= dffg:G_NBit_REG:24:REGI.o_Q
o_Q[25] <= dffg:G_NBit_REG:25:REGI.o_Q
o_Q[26] <= dffg:G_NBit_REG:26:REGI.o_Q
o_Q[27] <= dffg:G_NBit_REG:27:REGI.o_Q
o_Q[28] <= dffg:G_NBit_REG:28:REGI.o_Q
o_Q[29] <= dffg:G_NBit_REG:29:REGI.o_Q
o_Q[30] <= dffg:G_NBit_REG:30:REGI.o_Q
o_Q[31] <= dffg:G_NBit_REG:31:REGI.o_Q


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:17:REGI|dffg:\G_NBit_REG:0:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:17:REGI|dffg:\G_NBit_REG:1:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:17:REGI|dffg:\G_NBit_REG:2:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:17:REGI|dffg:\G_NBit_REG:3:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:17:REGI|dffg:\G_NBit_REG:4:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:17:REGI|dffg:\G_NBit_REG:5:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:17:REGI|dffg:\G_NBit_REG:6:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:17:REGI|dffg:\G_NBit_REG:7:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:17:REGI|dffg:\G_NBit_REG:8:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:17:REGI|dffg:\G_NBit_REG:9:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:17:REGI|dffg:\G_NBit_REG:10:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:17:REGI|dffg:\G_NBit_REG:11:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:17:REGI|dffg:\G_NBit_REG:12:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:17:REGI|dffg:\G_NBit_REG:13:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:17:REGI|dffg:\G_NBit_REG:14:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:17:REGI|dffg:\G_NBit_REG:15:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:17:REGI|dffg:\G_NBit_REG:16:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:17:REGI|dffg:\G_NBit_REG:17:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:17:REGI|dffg:\G_NBit_REG:18:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:17:REGI|dffg:\G_NBit_REG:19:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:17:REGI|dffg:\G_NBit_REG:20:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:17:REGI|dffg:\G_NBit_REG:21:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:17:REGI|dffg:\G_NBit_REG:22:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:17:REGI|dffg:\G_NBit_REG:23:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:17:REGI|dffg:\G_NBit_REG:24:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:17:REGI|dffg:\G_NBit_REG:25:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:17:REGI|dffg:\G_NBit_REG:26:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:17:REGI|dffg:\G_NBit_REG:27:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:17:REGI|dffg:\G_NBit_REG:28:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:17:REGI|dffg:\G_NBit_REG:29:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:17:REGI|dffg:\G_NBit_REG:30:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:17:REGI|dffg:\G_NBit_REG:31:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:18:REGI
i_CLK => dffg:G_NBit_REG:0:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:1:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:2:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:3:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:4:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:5:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:6:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:7:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:8:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:9:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:10:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:11:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:12:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:13:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:14:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:15:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:16:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:17:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:18:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:19:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:20:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:21:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:22:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:23:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:24:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:25:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:26:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:27:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:28:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:29:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:30:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:31:REGI.i_CLK
i_RST => dffg:G_NBit_REG:0:REGI.i_RST
i_RST => dffg:G_NBit_REG:1:REGI.i_RST
i_RST => dffg:G_NBit_REG:2:REGI.i_RST
i_RST => dffg:G_NBit_REG:3:REGI.i_RST
i_RST => dffg:G_NBit_REG:4:REGI.i_RST
i_RST => dffg:G_NBit_REG:5:REGI.i_RST
i_RST => dffg:G_NBit_REG:6:REGI.i_RST
i_RST => dffg:G_NBit_REG:7:REGI.i_RST
i_RST => dffg:G_NBit_REG:8:REGI.i_RST
i_RST => dffg:G_NBit_REG:9:REGI.i_RST
i_RST => dffg:G_NBit_REG:10:REGI.i_RST
i_RST => dffg:G_NBit_REG:11:REGI.i_RST
i_RST => dffg:G_NBit_REG:12:REGI.i_RST
i_RST => dffg:G_NBit_REG:13:REGI.i_RST
i_RST => dffg:G_NBit_REG:14:REGI.i_RST
i_RST => dffg:G_NBit_REG:15:REGI.i_RST
i_RST => dffg:G_NBit_REG:16:REGI.i_RST
i_RST => dffg:G_NBit_REG:17:REGI.i_RST
i_RST => dffg:G_NBit_REG:18:REGI.i_RST
i_RST => dffg:G_NBit_REG:19:REGI.i_RST
i_RST => dffg:G_NBit_REG:20:REGI.i_RST
i_RST => dffg:G_NBit_REG:21:REGI.i_RST
i_RST => dffg:G_NBit_REG:22:REGI.i_RST
i_RST => dffg:G_NBit_REG:23:REGI.i_RST
i_RST => dffg:G_NBit_REG:24:REGI.i_RST
i_RST => dffg:G_NBit_REG:25:REGI.i_RST
i_RST => dffg:G_NBit_REG:26:REGI.i_RST
i_RST => dffg:G_NBit_REG:27:REGI.i_RST
i_RST => dffg:G_NBit_REG:28:REGI.i_RST
i_RST => dffg:G_NBit_REG:29:REGI.i_RST
i_RST => dffg:G_NBit_REG:30:REGI.i_RST
i_RST => dffg:G_NBit_REG:31:REGI.i_RST
i_WE => dffg:G_NBit_REG:0:REGI.i_WE
i_WE => dffg:G_NBit_REG:1:REGI.i_WE
i_WE => dffg:G_NBit_REG:2:REGI.i_WE
i_WE => dffg:G_NBit_REG:3:REGI.i_WE
i_WE => dffg:G_NBit_REG:4:REGI.i_WE
i_WE => dffg:G_NBit_REG:5:REGI.i_WE
i_WE => dffg:G_NBit_REG:6:REGI.i_WE
i_WE => dffg:G_NBit_REG:7:REGI.i_WE
i_WE => dffg:G_NBit_REG:8:REGI.i_WE
i_WE => dffg:G_NBit_REG:9:REGI.i_WE
i_WE => dffg:G_NBit_REG:10:REGI.i_WE
i_WE => dffg:G_NBit_REG:11:REGI.i_WE
i_WE => dffg:G_NBit_REG:12:REGI.i_WE
i_WE => dffg:G_NBit_REG:13:REGI.i_WE
i_WE => dffg:G_NBit_REG:14:REGI.i_WE
i_WE => dffg:G_NBit_REG:15:REGI.i_WE
i_WE => dffg:G_NBit_REG:16:REGI.i_WE
i_WE => dffg:G_NBit_REG:17:REGI.i_WE
i_WE => dffg:G_NBit_REG:18:REGI.i_WE
i_WE => dffg:G_NBit_REG:19:REGI.i_WE
i_WE => dffg:G_NBit_REG:20:REGI.i_WE
i_WE => dffg:G_NBit_REG:21:REGI.i_WE
i_WE => dffg:G_NBit_REG:22:REGI.i_WE
i_WE => dffg:G_NBit_REG:23:REGI.i_WE
i_WE => dffg:G_NBit_REG:24:REGI.i_WE
i_WE => dffg:G_NBit_REG:25:REGI.i_WE
i_WE => dffg:G_NBit_REG:26:REGI.i_WE
i_WE => dffg:G_NBit_REG:27:REGI.i_WE
i_WE => dffg:G_NBit_REG:28:REGI.i_WE
i_WE => dffg:G_NBit_REG:29:REGI.i_WE
i_WE => dffg:G_NBit_REG:30:REGI.i_WE
i_WE => dffg:G_NBit_REG:31:REGI.i_WE
i_D[0] => dffg:G_NBit_REG:0:REGI.i_D
i_D[1] => dffg:G_NBit_REG:1:REGI.i_D
i_D[2] => dffg:G_NBit_REG:2:REGI.i_D
i_D[3] => dffg:G_NBit_REG:3:REGI.i_D
i_D[4] => dffg:G_NBit_REG:4:REGI.i_D
i_D[5] => dffg:G_NBit_REG:5:REGI.i_D
i_D[6] => dffg:G_NBit_REG:6:REGI.i_D
i_D[7] => dffg:G_NBit_REG:7:REGI.i_D
i_D[8] => dffg:G_NBit_REG:8:REGI.i_D
i_D[9] => dffg:G_NBit_REG:9:REGI.i_D
i_D[10] => dffg:G_NBit_REG:10:REGI.i_D
i_D[11] => dffg:G_NBit_REG:11:REGI.i_D
i_D[12] => dffg:G_NBit_REG:12:REGI.i_D
i_D[13] => dffg:G_NBit_REG:13:REGI.i_D
i_D[14] => dffg:G_NBit_REG:14:REGI.i_D
i_D[15] => dffg:G_NBit_REG:15:REGI.i_D
i_D[16] => dffg:G_NBit_REG:16:REGI.i_D
i_D[17] => dffg:G_NBit_REG:17:REGI.i_D
i_D[18] => dffg:G_NBit_REG:18:REGI.i_D
i_D[19] => dffg:G_NBit_REG:19:REGI.i_D
i_D[20] => dffg:G_NBit_REG:20:REGI.i_D
i_D[21] => dffg:G_NBit_REG:21:REGI.i_D
i_D[22] => dffg:G_NBit_REG:22:REGI.i_D
i_D[23] => dffg:G_NBit_REG:23:REGI.i_D
i_D[24] => dffg:G_NBit_REG:24:REGI.i_D
i_D[25] => dffg:G_NBit_REG:25:REGI.i_D
i_D[26] => dffg:G_NBit_REG:26:REGI.i_D
i_D[27] => dffg:G_NBit_REG:27:REGI.i_D
i_D[28] => dffg:G_NBit_REG:28:REGI.i_D
i_D[29] => dffg:G_NBit_REG:29:REGI.i_D
i_D[30] => dffg:G_NBit_REG:30:REGI.i_D
i_D[31] => dffg:G_NBit_REG:31:REGI.i_D
o_Q[0] <= dffg:G_NBit_REG:0:REGI.o_Q
o_Q[1] <= dffg:G_NBit_REG:1:REGI.o_Q
o_Q[2] <= dffg:G_NBit_REG:2:REGI.o_Q
o_Q[3] <= dffg:G_NBit_REG:3:REGI.o_Q
o_Q[4] <= dffg:G_NBit_REG:4:REGI.o_Q
o_Q[5] <= dffg:G_NBit_REG:5:REGI.o_Q
o_Q[6] <= dffg:G_NBit_REG:6:REGI.o_Q
o_Q[7] <= dffg:G_NBit_REG:7:REGI.o_Q
o_Q[8] <= dffg:G_NBit_REG:8:REGI.o_Q
o_Q[9] <= dffg:G_NBit_REG:9:REGI.o_Q
o_Q[10] <= dffg:G_NBit_REG:10:REGI.o_Q
o_Q[11] <= dffg:G_NBit_REG:11:REGI.o_Q
o_Q[12] <= dffg:G_NBit_REG:12:REGI.o_Q
o_Q[13] <= dffg:G_NBit_REG:13:REGI.o_Q
o_Q[14] <= dffg:G_NBit_REG:14:REGI.o_Q
o_Q[15] <= dffg:G_NBit_REG:15:REGI.o_Q
o_Q[16] <= dffg:G_NBit_REG:16:REGI.o_Q
o_Q[17] <= dffg:G_NBit_REG:17:REGI.o_Q
o_Q[18] <= dffg:G_NBit_REG:18:REGI.o_Q
o_Q[19] <= dffg:G_NBit_REG:19:REGI.o_Q
o_Q[20] <= dffg:G_NBit_REG:20:REGI.o_Q
o_Q[21] <= dffg:G_NBit_REG:21:REGI.o_Q
o_Q[22] <= dffg:G_NBit_REG:22:REGI.o_Q
o_Q[23] <= dffg:G_NBit_REG:23:REGI.o_Q
o_Q[24] <= dffg:G_NBit_REG:24:REGI.o_Q
o_Q[25] <= dffg:G_NBit_REG:25:REGI.o_Q
o_Q[26] <= dffg:G_NBit_REG:26:REGI.o_Q
o_Q[27] <= dffg:G_NBit_REG:27:REGI.o_Q
o_Q[28] <= dffg:G_NBit_REG:28:REGI.o_Q
o_Q[29] <= dffg:G_NBit_REG:29:REGI.o_Q
o_Q[30] <= dffg:G_NBit_REG:30:REGI.o_Q
o_Q[31] <= dffg:G_NBit_REG:31:REGI.o_Q


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:18:REGI|dffg:\G_NBit_REG:0:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:18:REGI|dffg:\G_NBit_REG:1:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:18:REGI|dffg:\G_NBit_REG:2:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:18:REGI|dffg:\G_NBit_REG:3:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:18:REGI|dffg:\G_NBit_REG:4:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:18:REGI|dffg:\G_NBit_REG:5:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:18:REGI|dffg:\G_NBit_REG:6:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:18:REGI|dffg:\G_NBit_REG:7:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:18:REGI|dffg:\G_NBit_REG:8:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:18:REGI|dffg:\G_NBit_REG:9:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:18:REGI|dffg:\G_NBit_REG:10:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:18:REGI|dffg:\G_NBit_REG:11:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:18:REGI|dffg:\G_NBit_REG:12:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:18:REGI|dffg:\G_NBit_REG:13:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:18:REGI|dffg:\G_NBit_REG:14:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:18:REGI|dffg:\G_NBit_REG:15:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:18:REGI|dffg:\G_NBit_REG:16:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:18:REGI|dffg:\G_NBit_REG:17:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:18:REGI|dffg:\G_NBit_REG:18:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:18:REGI|dffg:\G_NBit_REG:19:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:18:REGI|dffg:\G_NBit_REG:20:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:18:REGI|dffg:\G_NBit_REG:21:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:18:REGI|dffg:\G_NBit_REG:22:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:18:REGI|dffg:\G_NBit_REG:23:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:18:REGI|dffg:\G_NBit_REG:24:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:18:REGI|dffg:\G_NBit_REG:25:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:18:REGI|dffg:\G_NBit_REG:26:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:18:REGI|dffg:\G_NBit_REG:27:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:18:REGI|dffg:\G_NBit_REG:28:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:18:REGI|dffg:\G_NBit_REG:29:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:18:REGI|dffg:\G_NBit_REG:30:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:18:REGI|dffg:\G_NBit_REG:31:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:19:REGI
i_CLK => dffg:G_NBit_REG:0:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:1:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:2:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:3:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:4:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:5:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:6:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:7:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:8:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:9:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:10:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:11:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:12:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:13:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:14:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:15:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:16:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:17:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:18:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:19:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:20:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:21:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:22:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:23:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:24:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:25:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:26:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:27:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:28:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:29:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:30:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:31:REGI.i_CLK
i_RST => dffg:G_NBit_REG:0:REGI.i_RST
i_RST => dffg:G_NBit_REG:1:REGI.i_RST
i_RST => dffg:G_NBit_REG:2:REGI.i_RST
i_RST => dffg:G_NBit_REG:3:REGI.i_RST
i_RST => dffg:G_NBit_REG:4:REGI.i_RST
i_RST => dffg:G_NBit_REG:5:REGI.i_RST
i_RST => dffg:G_NBit_REG:6:REGI.i_RST
i_RST => dffg:G_NBit_REG:7:REGI.i_RST
i_RST => dffg:G_NBit_REG:8:REGI.i_RST
i_RST => dffg:G_NBit_REG:9:REGI.i_RST
i_RST => dffg:G_NBit_REG:10:REGI.i_RST
i_RST => dffg:G_NBit_REG:11:REGI.i_RST
i_RST => dffg:G_NBit_REG:12:REGI.i_RST
i_RST => dffg:G_NBit_REG:13:REGI.i_RST
i_RST => dffg:G_NBit_REG:14:REGI.i_RST
i_RST => dffg:G_NBit_REG:15:REGI.i_RST
i_RST => dffg:G_NBit_REG:16:REGI.i_RST
i_RST => dffg:G_NBit_REG:17:REGI.i_RST
i_RST => dffg:G_NBit_REG:18:REGI.i_RST
i_RST => dffg:G_NBit_REG:19:REGI.i_RST
i_RST => dffg:G_NBit_REG:20:REGI.i_RST
i_RST => dffg:G_NBit_REG:21:REGI.i_RST
i_RST => dffg:G_NBit_REG:22:REGI.i_RST
i_RST => dffg:G_NBit_REG:23:REGI.i_RST
i_RST => dffg:G_NBit_REG:24:REGI.i_RST
i_RST => dffg:G_NBit_REG:25:REGI.i_RST
i_RST => dffg:G_NBit_REG:26:REGI.i_RST
i_RST => dffg:G_NBit_REG:27:REGI.i_RST
i_RST => dffg:G_NBit_REG:28:REGI.i_RST
i_RST => dffg:G_NBit_REG:29:REGI.i_RST
i_RST => dffg:G_NBit_REG:30:REGI.i_RST
i_RST => dffg:G_NBit_REG:31:REGI.i_RST
i_WE => dffg:G_NBit_REG:0:REGI.i_WE
i_WE => dffg:G_NBit_REG:1:REGI.i_WE
i_WE => dffg:G_NBit_REG:2:REGI.i_WE
i_WE => dffg:G_NBit_REG:3:REGI.i_WE
i_WE => dffg:G_NBit_REG:4:REGI.i_WE
i_WE => dffg:G_NBit_REG:5:REGI.i_WE
i_WE => dffg:G_NBit_REG:6:REGI.i_WE
i_WE => dffg:G_NBit_REG:7:REGI.i_WE
i_WE => dffg:G_NBit_REG:8:REGI.i_WE
i_WE => dffg:G_NBit_REG:9:REGI.i_WE
i_WE => dffg:G_NBit_REG:10:REGI.i_WE
i_WE => dffg:G_NBit_REG:11:REGI.i_WE
i_WE => dffg:G_NBit_REG:12:REGI.i_WE
i_WE => dffg:G_NBit_REG:13:REGI.i_WE
i_WE => dffg:G_NBit_REG:14:REGI.i_WE
i_WE => dffg:G_NBit_REG:15:REGI.i_WE
i_WE => dffg:G_NBit_REG:16:REGI.i_WE
i_WE => dffg:G_NBit_REG:17:REGI.i_WE
i_WE => dffg:G_NBit_REG:18:REGI.i_WE
i_WE => dffg:G_NBit_REG:19:REGI.i_WE
i_WE => dffg:G_NBit_REG:20:REGI.i_WE
i_WE => dffg:G_NBit_REG:21:REGI.i_WE
i_WE => dffg:G_NBit_REG:22:REGI.i_WE
i_WE => dffg:G_NBit_REG:23:REGI.i_WE
i_WE => dffg:G_NBit_REG:24:REGI.i_WE
i_WE => dffg:G_NBit_REG:25:REGI.i_WE
i_WE => dffg:G_NBit_REG:26:REGI.i_WE
i_WE => dffg:G_NBit_REG:27:REGI.i_WE
i_WE => dffg:G_NBit_REG:28:REGI.i_WE
i_WE => dffg:G_NBit_REG:29:REGI.i_WE
i_WE => dffg:G_NBit_REG:30:REGI.i_WE
i_WE => dffg:G_NBit_REG:31:REGI.i_WE
i_D[0] => dffg:G_NBit_REG:0:REGI.i_D
i_D[1] => dffg:G_NBit_REG:1:REGI.i_D
i_D[2] => dffg:G_NBit_REG:2:REGI.i_D
i_D[3] => dffg:G_NBit_REG:3:REGI.i_D
i_D[4] => dffg:G_NBit_REG:4:REGI.i_D
i_D[5] => dffg:G_NBit_REG:5:REGI.i_D
i_D[6] => dffg:G_NBit_REG:6:REGI.i_D
i_D[7] => dffg:G_NBit_REG:7:REGI.i_D
i_D[8] => dffg:G_NBit_REG:8:REGI.i_D
i_D[9] => dffg:G_NBit_REG:9:REGI.i_D
i_D[10] => dffg:G_NBit_REG:10:REGI.i_D
i_D[11] => dffg:G_NBit_REG:11:REGI.i_D
i_D[12] => dffg:G_NBit_REG:12:REGI.i_D
i_D[13] => dffg:G_NBit_REG:13:REGI.i_D
i_D[14] => dffg:G_NBit_REG:14:REGI.i_D
i_D[15] => dffg:G_NBit_REG:15:REGI.i_D
i_D[16] => dffg:G_NBit_REG:16:REGI.i_D
i_D[17] => dffg:G_NBit_REG:17:REGI.i_D
i_D[18] => dffg:G_NBit_REG:18:REGI.i_D
i_D[19] => dffg:G_NBit_REG:19:REGI.i_D
i_D[20] => dffg:G_NBit_REG:20:REGI.i_D
i_D[21] => dffg:G_NBit_REG:21:REGI.i_D
i_D[22] => dffg:G_NBit_REG:22:REGI.i_D
i_D[23] => dffg:G_NBit_REG:23:REGI.i_D
i_D[24] => dffg:G_NBit_REG:24:REGI.i_D
i_D[25] => dffg:G_NBit_REG:25:REGI.i_D
i_D[26] => dffg:G_NBit_REG:26:REGI.i_D
i_D[27] => dffg:G_NBit_REG:27:REGI.i_D
i_D[28] => dffg:G_NBit_REG:28:REGI.i_D
i_D[29] => dffg:G_NBit_REG:29:REGI.i_D
i_D[30] => dffg:G_NBit_REG:30:REGI.i_D
i_D[31] => dffg:G_NBit_REG:31:REGI.i_D
o_Q[0] <= dffg:G_NBit_REG:0:REGI.o_Q
o_Q[1] <= dffg:G_NBit_REG:1:REGI.o_Q
o_Q[2] <= dffg:G_NBit_REG:2:REGI.o_Q
o_Q[3] <= dffg:G_NBit_REG:3:REGI.o_Q
o_Q[4] <= dffg:G_NBit_REG:4:REGI.o_Q
o_Q[5] <= dffg:G_NBit_REG:5:REGI.o_Q
o_Q[6] <= dffg:G_NBit_REG:6:REGI.o_Q
o_Q[7] <= dffg:G_NBit_REG:7:REGI.o_Q
o_Q[8] <= dffg:G_NBit_REG:8:REGI.o_Q
o_Q[9] <= dffg:G_NBit_REG:9:REGI.o_Q
o_Q[10] <= dffg:G_NBit_REG:10:REGI.o_Q
o_Q[11] <= dffg:G_NBit_REG:11:REGI.o_Q
o_Q[12] <= dffg:G_NBit_REG:12:REGI.o_Q
o_Q[13] <= dffg:G_NBit_REG:13:REGI.o_Q
o_Q[14] <= dffg:G_NBit_REG:14:REGI.o_Q
o_Q[15] <= dffg:G_NBit_REG:15:REGI.o_Q
o_Q[16] <= dffg:G_NBit_REG:16:REGI.o_Q
o_Q[17] <= dffg:G_NBit_REG:17:REGI.o_Q
o_Q[18] <= dffg:G_NBit_REG:18:REGI.o_Q
o_Q[19] <= dffg:G_NBit_REG:19:REGI.o_Q
o_Q[20] <= dffg:G_NBit_REG:20:REGI.o_Q
o_Q[21] <= dffg:G_NBit_REG:21:REGI.o_Q
o_Q[22] <= dffg:G_NBit_REG:22:REGI.o_Q
o_Q[23] <= dffg:G_NBit_REG:23:REGI.o_Q
o_Q[24] <= dffg:G_NBit_REG:24:REGI.o_Q
o_Q[25] <= dffg:G_NBit_REG:25:REGI.o_Q
o_Q[26] <= dffg:G_NBit_REG:26:REGI.o_Q
o_Q[27] <= dffg:G_NBit_REG:27:REGI.o_Q
o_Q[28] <= dffg:G_NBit_REG:28:REGI.o_Q
o_Q[29] <= dffg:G_NBit_REG:29:REGI.o_Q
o_Q[30] <= dffg:G_NBit_REG:30:REGI.o_Q
o_Q[31] <= dffg:G_NBit_REG:31:REGI.o_Q


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:19:REGI|dffg:\G_NBit_REG:0:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:19:REGI|dffg:\G_NBit_REG:1:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:19:REGI|dffg:\G_NBit_REG:2:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:19:REGI|dffg:\G_NBit_REG:3:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:19:REGI|dffg:\G_NBit_REG:4:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:19:REGI|dffg:\G_NBit_REG:5:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:19:REGI|dffg:\G_NBit_REG:6:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:19:REGI|dffg:\G_NBit_REG:7:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:19:REGI|dffg:\G_NBit_REG:8:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:19:REGI|dffg:\G_NBit_REG:9:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:19:REGI|dffg:\G_NBit_REG:10:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:19:REGI|dffg:\G_NBit_REG:11:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:19:REGI|dffg:\G_NBit_REG:12:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:19:REGI|dffg:\G_NBit_REG:13:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:19:REGI|dffg:\G_NBit_REG:14:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:19:REGI|dffg:\G_NBit_REG:15:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:19:REGI|dffg:\G_NBit_REG:16:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:19:REGI|dffg:\G_NBit_REG:17:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:19:REGI|dffg:\G_NBit_REG:18:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:19:REGI|dffg:\G_NBit_REG:19:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:19:REGI|dffg:\G_NBit_REG:20:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:19:REGI|dffg:\G_NBit_REG:21:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:19:REGI|dffg:\G_NBit_REG:22:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:19:REGI|dffg:\G_NBit_REG:23:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:19:REGI|dffg:\G_NBit_REG:24:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:19:REGI|dffg:\G_NBit_REG:25:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:19:REGI|dffg:\G_NBit_REG:26:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:19:REGI|dffg:\G_NBit_REG:27:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:19:REGI|dffg:\G_NBit_REG:28:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:19:REGI|dffg:\G_NBit_REG:29:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:19:REGI|dffg:\G_NBit_REG:30:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:19:REGI|dffg:\G_NBit_REG:31:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:20:REGI
i_CLK => dffg:G_NBit_REG:0:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:1:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:2:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:3:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:4:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:5:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:6:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:7:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:8:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:9:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:10:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:11:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:12:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:13:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:14:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:15:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:16:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:17:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:18:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:19:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:20:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:21:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:22:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:23:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:24:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:25:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:26:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:27:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:28:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:29:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:30:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:31:REGI.i_CLK
i_RST => dffg:G_NBit_REG:0:REGI.i_RST
i_RST => dffg:G_NBit_REG:1:REGI.i_RST
i_RST => dffg:G_NBit_REG:2:REGI.i_RST
i_RST => dffg:G_NBit_REG:3:REGI.i_RST
i_RST => dffg:G_NBit_REG:4:REGI.i_RST
i_RST => dffg:G_NBit_REG:5:REGI.i_RST
i_RST => dffg:G_NBit_REG:6:REGI.i_RST
i_RST => dffg:G_NBit_REG:7:REGI.i_RST
i_RST => dffg:G_NBit_REG:8:REGI.i_RST
i_RST => dffg:G_NBit_REG:9:REGI.i_RST
i_RST => dffg:G_NBit_REG:10:REGI.i_RST
i_RST => dffg:G_NBit_REG:11:REGI.i_RST
i_RST => dffg:G_NBit_REG:12:REGI.i_RST
i_RST => dffg:G_NBit_REG:13:REGI.i_RST
i_RST => dffg:G_NBit_REG:14:REGI.i_RST
i_RST => dffg:G_NBit_REG:15:REGI.i_RST
i_RST => dffg:G_NBit_REG:16:REGI.i_RST
i_RST => dffg:G_NBit_REG:17:REGI.i_RST
i_RST => dffg:G_NBit_REG:18:REGI.i_RST
i_RST => dffg:G_NBit_REG:19:REGI.i_RST
i_RST => dffg:G_NBit_REG:20:REGI.i_RST
i_RST => dffg:G_NBit_REG:21:REGI.i_RST
i_RST => dffg:G_NBit_REG:22:REGI.i_RST
i_RST => dffg:G_NBit_REG:23:REGI.i_RST
i_RST => dffg:G_NBit_REG:24:REGI.i_RST
i_RST => dffg:G_NBit_REG:25:REGI.i_RST
i_RST => dffg:G_NBit_REG:26:REGI.i_RST
i_RST => dffg:G_NBit_REG:27:REGI.i_RST
i_RST => dffg:G_NBit_REG:28:REGI.i_RST
i_RST => dffg:G_NBit_REG:29:REGI.i_RST
i_RST => dffg:G_NBit_REG:30:REGI.i_RST
i_RST => dffg:G_NBit_REG:31:REGI.i_RST
i_WE => dffg:G_NBit_REG:0:REGI.i_WE
i_WE => dffg:G_NBit_REG:1:REGI.i_WE
i_WE => dffg:G_NBit_REG:2:REGI.i_WE
i_WE => dffg:G_NBit_REG:3:REGI.i_WE
i_WE => dffg:G_NBit_REG:4:REGI.i_WE
i_WE => dffg:G_NBit_REG:5:REGI.i_WE
i_WE => dffg:G_NBit_REG:6:REGI.i_WE
i_WE => dffg:G_NBit_REG:7:REGI.i_WE
i_WE => dffg:G_NBit_REG:8:REGI.i_WE
i_WE => dffg:G_NBit_REG:9:REGI.i_WE
i_WE => dffg:G_NBit_REG:10:REGI.i_WE
i_WE => dffg:G_NBit_REG:11:REGI.i_WE
i_WE => dffg:G_NBit_REG:12:REGI.i_WE
i_WE => dffg:G_NBit_REG:13:REGI.i_WE
i_WE => dffg:G_NBit_REG:14:REGI.i_WE
i_WE => dffg:G_NBit_REG:15:REGI.i_WE
i_WE => dffg:G_NBit_REG:16:REGI.i_WE
i_WE => dffg:G_NBit_REG:17:REGI.i_WE
i_WE => dffg:G_NBit_REG:18:REGI.i_WE
i_WE => dffg:G_NBit_REG:19:REGI.i_WE
i_WE => dffg:G_NBit_REG:20:REGI.i_WE
i_WE => dffg:G_NBit_REG:21:REGI.i_WE
i_WE => dffg:G_NBit_REG:22:REGI.i_WE
i_WE => dffg:G_NBit_REG:23:REGI.i_WE
i_WE => dffg:G_NBit_REG:24:REGI.i_WE
i_WE => dffg:G_NBit_REG:25:REGI.i_WE
i_WE => dffg:G_NBit_REG:26:REGI.i_WE
i_WE => dffg:G_NBit_REG:27:REGI.i_WE
i_WE => dffg:G_NBit_REG:28:REGI.i_WE
i_WE => dffg:G_NBit_REG:29:REGI.i_WE
i_WE => dffg:G_NBit_REG:30:REGI.i_WE
i_WE => dffg:G_NBit_REG:31:REGI.i_WE
i_D[0] => dffg:G_NBit_REG:0:REGI.i_D
i_D[1] => dffg:G_NBit_REG:1:REGI.i_D
i_D[2] => dffg:G_NBit_REG:2:REGI.i_D
i_D[3] => dffg:G_NBit_REG:3:REGI.i_D
i_D[4] => dffg:G_NBit_REG:4:REGI.i_D
i_D[5] => dffg:G_NBit_REG:5:REGI.i_D
i_D[6] => dffg:G_NBit_REG:6:REGI.i_D
i_D[7] => dffg:G_NBit_REG:7:REGI.i_D
i_D[8] => dffg:G_NBit_REG:8:REGI.i_D
i_D[9] => dffg:G_NBit_REG:9:REGI.i_D
i_D[10] => dffg:G_NBit_REG:10:REGI.i_D
i_D[11] => dffg:G_NBit_REG:11:REGI.i_D
i_D[12] => dffg:G_NBit_REG:12:REGI.i_D
i_D[13] => dffg:G_NBit_REG:13:REGI.i_D
i_D[14] => dffg:G_NBit_REG:14:REGI.i_D
i_D[15] => dffg:G_NBit_REG:15:REGI.i_D
i_D[16] => dffg:G_NBit_REG:16:REGI.i_D
i_D[17] => dffg:G_NBit_REG:17:REGI.i_D
i_D[18] => dffg:G_NBit_REG:18:REGI.i_D
i_D[19] => dffg:G_NBit_REG:19:REGI.i_D
i_D[20] => dffg:G_NBit_REG:20:REGI.i_D
i_D[21] => dffg:G_NBit_REG:21:REGI.i_D
i_D[22] => dffg:G_NBit_REG:22:REGI.i_D
i_D[23] => dffg:G_NBit_REG:23:REGI.i_D
i_D[24] => dffg:G_NBit_REG:24:REGI.i_D
i_D[25] => dffg:G_NBit_REG:25:REGI.i_D
i_D[26] => dffg:G_NBit_REG:26:REGI.i_D
i_D[27] => dffg:G_NBit_REG:27:REGI.i_D
i_D[28] => dffg:G_NBit_REG:28:REGI.i_D
i_D[29] => dffg:G_NBit_REG:29:REGI.i_D
i_D[30] => dffg:G_NBit_REG:30:REGI.i_D
i_D[31] => dffg:G_NBit_REG:31:REGI.i_D
o_Q[0] <= dffg:G_NBit_REG:0:REGI.o_Q
o_Q[1] <= dffg:G_NBit_REG:1:REGI.o_Q
o_Q[2] <= dffg:G_NBit_REG:2:REGI.o_Q
o_Q[3] <= dffg:G_NBit_REG:3:REGI.o_Q
o_Q[4] <= dffg:G_NBit_REG:4:REGI.o_Q
o_Q[5] <= dffg:G_NBit_REG:5:REGI.o_Q
o_Q[6] <= dffg:G_NBit_REG:6:REGI.o_Q
o_Q[7] <= dffg:G_NBit_REG:7:REGI.o_Q
o_Q[8] <= dffg:G_NBit_REG:8:REGI.o_Q
o_Q[9] <= dffg:G_NBit_REG:9:REGI.o_Q
o_Q[10] <= dffg:G_NBit_REG:10:REGI.o_Q
o_Q[11] <= dffg:G_NBit_REG:11:REGI.o_Q
o_Q[12] <= dffg:G_NBit_REG:12:REGI.o_Q
o_Q[13] <= dffg:G_NBit_REG:13:REGI.o_Q
o_Q[14] <= dffg:G_NBit_REG:14:REGI.o_Q
o_Q[15] <= dffg:G_NBit_REG:15:REGI.o_Q
o_Q[16] <= dffg:G_NBit_REG:16:REGI.o_Q
o_Q[17] <= dffg:G_NBit_REG:17:REGI.o_Q
o_Q[18] <= dffg:G_NBit_REG:18:REGI.o_Q
o_Q[19] <= dffg:G_NBit_REG:19:REGI.o_Q
o_Q[20] <= dffg:G_NBit_REG:20:REGI.o_Q
o_Q[21] <= dffg:G_NBit_REG:21:REGI.o_Q
o_Q[22] <= dffg:G_NBit_REG:22:REGI.o_Q
o_Q[23] <= dffg:G_NBit_REG:23:REGI.o_Q
o_Q[24] <= dffg:G_NBit_REG:24:REGI.o_Q
o_Q[25] <= dffg:G_NBit_REG:25:REGI.o_Q
o_Q[26] <= dffg:G_NBit_REG:26:REGI.o_Q
o_Q[27] <= dffg:G_NBit_REG:27:REGI.o_Q
o_Q[28] <= dffg:G_NBit_REG:28:REGI.o_Q
o_Q[29] <= dffg:G_NBit_REG:29:REGI.o_Q
o_Q[30] <= dffg:G_NBit_REG:30:REGI.o_Q
o_Q[31] <= dffg:G_NBit_REG:31:REGI.o_Q


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:20:REGI|dffg:\G_NBit_REG:0:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:20:REGI|dffg:\G_NBit_REG:1:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:20:REGI|dffg:\G_NBit_REG:2:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:20:REGI|dffg:\G_NBit_REG:3:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:20:REGI|dffg:\G_NBit_REG:4:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:20:REGI|dffg:\G_NBit_REG:5:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:20:REGI|dffg:\G_NBit_REG:6:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:20:REGI|dffg:\G_NBit_REG:7:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:20:REGI|dffg:\G_NBit_REG:8:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:20:REGI|dffg:\G_NBit_REG:9:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:20:REGI|dffg:\G_NBit_REG:10:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:20:REGI|dffg:\G_NBit_REG:11:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:20:REGI|dffg:\G_NBit_REG:12:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:20:REGI|dffg:\G_NBit_REG:13:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:20:REGI|dffg:\G_NBit_REG:14:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:20:REGI|dffg:\G_NBit_REG:15:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:20:REGI|dffg:\G_NBit_REG:16:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:20:REGI|dffg:\G_NBit_REG:17:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:20:REGI|dffg:\G_NBit_REG:18:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:20:REGI|dffg:\G_NBit_REG:19:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:20:REGI|dffg:\G_NBit_REG:20:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:20:REGI|dffg:\G_NBit_REG:21:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:20:REGI|dffg:\G_NBit_REG:22:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:20:REGI|dffg:\G_NBit_REG:23:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:20:REGI|dffg:\G_NBit_REG:24:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:20:REGI|dffg:\G_NBit_REG:25:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:20:REGI|dffg:\G_NBit_REG:26:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:20:REGI|dffg:\G_NBit_REG:27:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:20:REGI|dffg:\G_NBit_REG:28:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:20:REGI|dffg:\G_NBit_REG:29:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:20:REGI|dffg:\G_NBit_REG:30:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:20:REGI|dffg:\G_NBit_REG:31:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:21:REGI
i_CLK => dffg:G_NBit_REG:0:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:1:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:2:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:3:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:4:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:5:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:6:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:7:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:8:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:9:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:10:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:11:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:12:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:13:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:14:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:15:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:16:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:17:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:18:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:19:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:20:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:21:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:22:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:23:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:24:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:25:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:26:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:27:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:28:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:29:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:30:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:31:REGI.i_CLK
i_RST => dffg:G_NBit_REG:0:REGI.i_RST
i_RST => dffg:G_NBit_REG:1:REGI.i_RST
i_RST => dffg:G_NBit_REG:2:REGI.i_RST
i_RST => dffg:G_NBit_REG:3:REGI.i_RST
i_RST => dffg:G_NBit_REG:4:REGI.i_RST
i_RST => dffg:G_NBit_REG:5:REGI.i_RST
i_RST => dffg:G_NBit_REG:6:REGI.i_RST
i_RST => dffg:G_NBit_REG:7:REGI.i_RST
i_RST => dffg:G_NBit_REG:8:REGI.i_RST
i_RST => dffg:G_NBit_REG:9:REGI.i_RST
i_RST => dffg:G_NBit_REG:10:REGI.i_RST
i_RST => dffg:G_NBit_REG:11:REGI.i_RST
i_RST => dffg:G_NBit_REG:12:REGI.i_RST
i_RST => dffg:G_NBit_REG:13:REGI.i_RST
i_RST => dffg:G_NBit_REG:14:REGI.i_RST
i_RST => dffg:G_NBit_REG:15:REGI.i_RST
i_RST => dffg:G_NBit_REG:16:REGI.i_RST
i_RST => dffg:G_NBit_REG:17:REGI.i_RST
i_RST => dffg:G_NBit_REG:18:REGI.i_RST
i_RST => dffg:G_NBit_REG:19:REGI.i_RST
i_RST => dffg:G_NBit_REG:20:REGI.i_RST
i_RST => dffg:G_NBit_REG:21:REGI.i_RST
i_RST => dffg:G_NBit_REG:22:REGI.i_RST
i_RST => dffg:G_NBit_REG:23:REGI.i_RST
i_RST => dffg:G_NBit_REG:24:REGI.i_RST
i_RST => dffg:G_NBit_REG:25:REGI.i_RST
i_RST => dffg:G_NBit_REG:26:REGI.i_RST
i_RST => dffg:G_NBit_REG:27:REGI.i_RST
i_RST => dffg:G_NBit_REG:28:REGI.i_RST
i_RST => dffg:G_NBit_REG:29:REGI.i_RST
i_RST => dffg:G_NBit_REG:30:REGI.i_RST
i_RST => dffg:G_NBit_REG:31:REGI.i_RST
i_WE => dffg:G_NBit_REG:0:REGI.i_WE
i_WE => dffg:G_NBit_REG:1:REGI.i_WE
i_WE => dffg:G_NBit_REG:2:REGI.i_WE
i_WE => dffg:G_NBit_REG:3:REGI.i_WE
i_WE => dffg:G_NBit_REG:4:REGI.i_WE
i_WE => dffg:G_NBit_REG:5:REGI.i_WE
i_WE => dffg:G_NBit_REG:6:REGI.i_WE
i_WE => dffg:G_NBit_REG:7:REGI.i_WE
i_WE => dffg:G_NBit_REG:8:REGI.i_WE
i_WE => dffg:G_NBit_REG:9:REGI.i_WE
i_WE => dffg:G_NBit_REG:10:REGI.i_WE
i_WE => dffg:G_NBit_REG:11:REGI.i_WE
i_WE => dffg:G_NBit_REG:12:REGI.i_WE
i_WE => dffg:G_NBit_REG:13:REGI.i_WE
i_WE => dffg:G_NBit_REG:14:REGI.i_WE
i_WE => dffg:G_NBit_REG:15:REGI.i_WE
i_WE => dffg:G_NBit_REG:16:REGI.i_WE
i_WE => dffg:G_NBit_REG:17:REGI.i_WE
i_WE => dffg:G_NBit_REG:18:REGI.i_WE
i_WE => dffg:G_NBit_REG:19:REGI.i_WE
i_WE => dffg:G_NBit_REG:20:REGI.i_WE
i_WE => dffg:G_NBit_REG:21:REGI.i_WE
i_WE => dffg:G_NBit_REG:22:REGI.i_WE
i_WE => dffg:G_NBit_REG:23:REGI.i_WE
i_WE => dffg:G_NBit_REG:24:REGI.i_WE
i_WE => dffg:G_NBit_REG:25:REGI.i_WE
i_WE => dffg:G_NBit_REG:26:REGI.i_WE
i_WE => dffg:G_NBit_REG:27:REGI.i_WE
i_WE => dffg:G_NBit_REG:28:REGI.i_WE
i_WE => dffg:G_NBit_REG:29:REGI.i_WE
i_WE => dffg:G_NBit_REG:30:REGI.i_WE
i_WE => dffg:G_NBit_REG:31:REGI.i_WE
i_D[0] => dffg:G_NBit_REG:0:REGI.i_D
i_D[1] => dffg:G_NBit_REG:1:REGI.i_D
i_D[2] => dffg:G_NBit_REG:2:REGI.i_D
i_D[3] => dffg:G_NBit_REG:3:REGI.i_D
i_D[4] => dffg:G_NBit_REG:4:REGI.i_D
i_D[5] => dffg:G_NBit_REG:5:REGI.i_D
i_D[6] => dffg:G_NBit_REG:6:REGI.i_D
i_D[7] => dffg:G_NBit_REG:7:REGI.i_D
i_D[8] => dffg:G_NBit_REG:8:REGI.i_D
i_D[9] => dffg:G_NBit_REG:9:REGI.i_D
i_D[10] => dffg:G_NBit_REG:10:REGI.i_D
i_D[11] => dffg:G_NBit_REG:11:REGI.i_D
i_D[12] => dffg:G_NBit_REG:12:REGI.i_D
i_D[13] => dffg:G_NBit_REG:13:REGI.i_D
i_D[14] => dffg:G_NBit_REG:14:REGI.i_D
i_D[15] => dffg:G_NBit_REG:15:REGI.i_D
i_D[16] => dffg:G_NBit_REG:16:REGI.i_D
i_D[17] => dffg:G_NBit_REG:17:REGI.i_D
i_D[18] => dffg:G_NBit_REG:18:REGI.i_D
i_D[19] => dffg:G_NBit_REG:19:REGI.i_D
i_D[20] => dffg:G_NBit_REG:20:REGI.i_D
i_D[21] => dffg:G_NBit_REG:21:REGI.i_D
i_D[22] => dffg:G_NBit_REG:22:REGI.i_D
i_D[23] => dffg:G_NBit_REG:23:REGI.i_D
i_D[24] => dffg:G_NBit_REG:24:REGI.i_D
i_D[25] => dffg:G_NBit_REG:25:REGI.i_D
i_D[26] => dffg:G_NBit_REG:26:REGI.i_D
i_D[27] => dffg:G_NBit_REG:27:REGI.i_D
i_D[28] => dffg:G_NBit_REG:28:REGI.i_D
i_D[29] => dffg:G_NBit_REG:29:REGI.i_D
i_D[30] => dffg:G_NBit_REG:30:REGI.i_D
i_D[31] => dffg:G_NBit_REG:31:REGI.i_D
o_Q[0] <= dffg:G_NBit_REG:0:REGI.o_Q
o_Q[1] <= dffg:G_NBit_REG:1:REGI.o_Q
o_Q[2] <= dffg:G_NBit_REG:2:REGI.o_Q
o_Q[3] <= dffg:G_NBit_REG:3:REGI.o_Q
o_Q[4] <= dffg:G_NBit_REG:4:REGI.o_Q
o_Q[5] <= dffg:G_NBit_REG:5:REGI.o_Q
o_Q[6] <= dffg:G_NBit_REG:6:REGI.o_Q
o_Q[7] <= dffg:G_NBit_REG:7:REGI.o_Q
o_Q[8] <= dffg:G_NBit_REG:8:REGI.o_Q
o_Q[9] <= dffg:G_NBit_REG:9:REGI.o_Q
o_Q[10] <= dffg:G_NBit_REG:10:REGI.o_Q
o_Q[11] <= dffg:G_NBit_REG:11:REGI.o_Q
o_Q[12] <= dffg:G_NBit_REG:12:REGI.o_Q
o_Q[13] <= dffg:G_NBit_REG:13:REGI.o_Q
o_Q[14] <= dffg:G_NBit_REG:14:REGI.o_Q
o_Q[15] <= dffg:G_NBit_REG:15:REGI.o_Q
o_Q[16] <= dffg:G_NBit_REG:16:REGI.o_Q
o_Q[17] <= dffg:G_NBit_REG:17:REGI.o_Q
o_Q[18] <= dffg:G_NBit_REG:18:REGI.o_Q
o_Q[19] <= dffg:G_NBit_REG:19:REGI.o_Q
o_Q[20] <= dffg:G_NBit_REG:20:REGI.o_Q
o_Q[21] <= dffg:G_NBit_REG:21:REGI.o_Q
o_Q[22] <= dffg:G_NBit_REG:22:REGI.o_Q
o_Q[23] <= dffg:G_NBit_REG:23:REGI.o_Q
o_Q[24] <= dffg:G_NBit_REG:24:REGI.o_Q
o_Q[25] <= dffg:G_NBit_REG:25:REGI.o_Q
o_Q[26] <= dffg:G_NBit_REG:26:REGI.o_Q
o_Q[27] <= dffg:G_NBit_REG:27:REGI.o_Q
o_Q[28] <= dffg:G_NBit_REG:28:REGI.o_Q
o_Q[29] <= dffg:G_NBit_REG:29:REGI.o_Q
o_Q[30] <= dffg:G_NBit_REG:30:REGI.o_Q
o_Q[31] <= dffg:G_NBit_REG:31:REGI.o_Q


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:21:REGI|dffg:\G_NBit_REG:0:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:21:REGI|dffg:\G_NBit_REG:1:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:21:REGI|dffg:\G_NBit_REG:2:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:21:REGI|dffg:\G_NBit_REG:3:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:21:REGI|dffg:\G_NBit_REG:4:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:21:REGI|dffg:\G_NBit_REG:5:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:21:REGI|dffg:\G_NBit_REG:6:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:21:REGI|dffg:\G_NBit_REG:7:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:21:REGI|dffg:\G_NBit_REG:8:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:21:REGI|dffg:\G_NBit_REG:9:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:21:REGI|dffg:\G_NBit_REG:10:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:21:REGI|dffg:\G_NBit_REG:11:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:21:REGI|dffg:\G_NBit_REG:12:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:21:REGI|dffg:\G_NBit_REG:13:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:21:REGI|dffg:\G_NBit_REG:14:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:21:REGI|dffg:\G_NBit_REG:15:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:21:REGI|dffg:\G_NBit_REG:16:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:21:REGI|dffg:\G_NBit_REG:17:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:21:REGI|dffg:\G_NBit_REG:18:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:21:REGI|dffg:\G_NBit_REG:19:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:21:REGI|dffg:\G_NBit_REG:20:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:21:REGI|dffg:\G_NBit_REG:21:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:21:REGI|dffg:\G_NBit_REG:22:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:21:REGI|dffg:\G_NBit_REG:23:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:21:REGI|dffg:\G_NBit_REG:24:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:21:REGI|dffg:\G_NBit_REG:25:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:21:REGI|dffg:\G_NBit_REG:26:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:21:REGI|dffg:\G_NBit_REG:27:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:21:REGI|dffg:\G_NBit_REG:28:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:21:REGI|dffg:\G_NBit_REG:29:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:21:REGI|dffg:\G_NBit_REG:30:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:21:REGI|dffg:\G_NBit_REG:31:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:22:REGI
i_CLK => dffg:G_NBit_REG:0:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:1:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:2:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:3:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:4:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:5:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:6:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:7:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:8:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:9:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:10:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:11:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:12:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:13:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:14:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:15:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:16:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:17:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:18:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:19:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:20:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:21:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:22:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:23:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:24:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:25:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:26:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:27:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:28:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:29:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:30:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:31:REGI.i_CLK
i_RST => dffg:G_NBit_REG:0:REGI.i_RST
i_RST => dffg:G_NBit_REG:1:REGI.i_RST
i_RST => dffg:G_NBit_REG:2:REGI.i_RST
i_RST => dffg:G_NBit_REG:3:REGI.i_RST
i_RST => dffg:G_NBit_REG:4:REGI.i_RST
i_RST => dffg:G_NBit_REG:5:REGI.i_RST
i_RST => dffg:G_NBit_REG:6:REGI.i_RST
i_RST => dffg:G_NBit_REG:7:REGI.i_RST
i_RST => dffg:G_NBit_REG:8:REGI.i_RST
i_RST => dffg:G_NBit_REG:9:REGI.i_RST
i_RST => dffg:G_NBit_REG:10:REGI.i_RST
i_RST => dffg:G_NBit_REG:11:REGI.i_RST
i_RST => dffg:G_NBit_REG:12:REGI.i_RST
i_RST => dffg:G_NBit_REG:13:REGI.i_RST
i_RST => dffg:G_NBit_REG:14:REGI.i_RST
i_RST => dffg:G_NBit_REG:15:REGI.i_RST
i_RST => dffg:G_NBit_REG:16:REGI.i_RST
i_RST => dffg:G_NBit_REG:17:REGI.i_RST
i_RST => dffg:G_NBit_REG:18:REGI.i_RST
i_RST => dffg:G_NBit_REG:19:REGI.i_RST
i_RST => dffg:G_NBit_REG:20:REGI.i_RST
i_RST => dffg:G_NBit_REG:21:REGI.i_RST
i_RST => dffg:G_NBit_REG:22:REGI.i_RST
i_RST => dffg:G_NBit_REG:23:REGI.i_RST
i_RST => dffg:G_NBit_REG:24:REGI.i_RST
i_RST => dffg:G_NBit_REG:25:REGI.i_RST
i_RST => dffg:G_NBit_REG:26:REGI.i_RST
i_RST => dffg:G_NBit_REG:27:REGI.i_RST
i_RST => dffg:G_NBit_REG:28:REGI.i_RST
i_RST => dffg:G_NBit_REG:29:REGI.i_RST
i_RST => dffg:G_NBit_REG:30:REGI.i_RST
i_RST => dffg:G_NBit_REG:31:REGI.i_RST
i_WE => dffg:G_NBit_REG:0:REGI.i_WE
i_WE => dffg:G_NBit_REG:1:REGI.i_WE
i_WE => dffg:G_NBit_REG:2:REGI.i_WE
i_WE => dffg:G_NBit_REG:3:REGI.i_WE
i_WE => dffg:G_NBit_REG:4:REGI.i_WE
i_WE => dffg:G_NBit_REG:5:REGI.i_WE
i_WE => dffg:G_NBit_REG:6:REGI.i_WE
i_WE => dffg:G_NBit_REG:7:REGI.i_WE
i_WE => dffg:G_NBit_REG:8:REGI.i_WE
i_WE => dffg:G_NBit_REG:9:REGI.i_WE
i_WE => dffg:G_NBit_REG:10:REGI.i_WE
i_WE => dffg:G_NBit_REG:11:REGI.i_WE
i_WE => dffg:G_NBit_REG:12:REGI.i_WE
i_WE => dffg:G_NBit_REG:13:REGI.i_WE
i_WE => dffg:G_NBit_REG:14:REGI.i_WE
i_WE => dffg:G_NBit_REG:15:REGI.i_WE
i_WE => dffg:G_NBit_REG:16:REGI.i_WE
i_WE => dffg:G_NBit_REG:17:REGI.i_WE
i_WE => dffg:G_NBit_REG:18:REGI.i_WE
i_WE => dffg:G_NBit_REG:19:REGI.i_WE
i_WE => dffg:G_NBit_REG:20:REGI.i_WE
i_WE => dffg:G_NBit_REG:21:REGI.i_WE
i_WE => dffg:G_NBit_REG:22:REGI.i_WE
i_WE => dffg:G_NBit_REG:23:REGI.i_WE
i_WE => dffg:G_NBit_REG:24:REGI.i_WE
i_WE => dffg:G_NBit_REG:25:REGI.i_WE
i_WE => dffg:G_NBit_REG:26:REGI.i_WE
i_WE => dffg:G_NBit_REG:27:REGI.i_WE
i_WE => dffg:G_NBit_REG:28:REGI.i_WE
i_WE => dffg:G_NBit_REG:29:REGI.i_WE
i_WE => dffg:G_NBit_REG:30:REGI.i_WE
i_WE => dffg:G_NBit_REG:31:REGI.i_WE
i_D[0] => dffg:G_NBit_REG:0:REGI.i_D
i_D[1] => dffg:G_NBit_REG:1:REGI.i_D
i_D[2] => dffg:G_NBit_REG:2:REGI.i_D
i_D[3] => dffg:G_NBit_REG:3:REGI.i_D
i_D[4] => dffg:G_NBit_REG:4:REGI.i_D
i_D[5] => dffg:G_NBit_REG:5:REGI.i_D
i_D[6] => dffg:G_NBit_REG:6:REGI.i_D
i_D[7] => dffg:G_NBit_REG:7:REGI.i_D
i_D[8] => dffg:G_NBit_REG:8:REGI.i_D
i_D[9] => dffg:G_NBit_REG:9:REGI.i_D
i_D[10] => dffg:G_NBit_REG:10:REGI.i_D
i_D[11] => dffg:G_NBit_REG:11:REGI.i_D
i_D[12] => dffg:G_NBit_REG:12:REGI.i_D
i_D[13] => dffg:G_NBit_REG:13:REGI.i_D
i_D[14] => dffg:G_NBit_REG:14:REGI.i_D
i_D[15] => dffg:G_NBit_REG:15:REGI.i_D
i_D[16] => dffg:G_NBit_REG:16:REGI.i_D
i_D[17] => dffg:G_NBit_REG:17:REGI.i_D
i_D[18] => dffg:G_NBit_REG:18:REGI.i_D
i_D[19] => dffg:G_NBit_REG:19:REGI.i_D
i_D[20] => dffg:G_NBit_REG:20:REGI.i_D
i_D[21] => dffg:G_NBit_REG:21:REGI.i_D
i_D[22] => dffg:G_NBit_REG:22:REGI.i_D
i_D[23] => dffg:G_NBit_REG:23:REGI.i_D
i_D[24] => dffg:G_NBit_REG:24:REGI.i_D
i_D[25] => dffg:G_NBit_REG:25:REGI.i_D
i_D[26] => dffg:G_NBit_REG:26:REGI.i_D
i_D[27] => dffg:G_NBit_REG:27:REGI.i_D
i_D[28] => dffg:G_NBit_REG:28:REGI.i_D
i_D[29] => dffg:G_NBit_REG:29:REGI.i_D
i_D[30] => dffg:G_NBit_REG:30:REGI.i_D
i_D[31] => dffg:G_NBit_REG:31:REGI.i_D
o_Q[0] <= dffg:G_NBit_REG:0:REGI.o_Q
o_Q[1] <= dffg:G_NBit_REG:1:REGI.o_Q
o_Q[2] <= dffg:G_NBit_REG:2:REGI.o_Q
o_Q[3] <= dffg:G_NBit_REG:3:REGI.o_Q
o_Q[4] <= dffg:G_NBit_REG:4:REGI.o_Q
o_Q[5] <= dffg:G_NBit_REG:5:REGI.o_Q
o_Q[6] <= dffg:G_NBit_REG:6:REGI.o_Q
o_Q[7] <= dffg:G_NBit_REG:7:REGI.o_Q
o_Q[8] <= dffg:G_NBit_REG:8:REGI.o_Q
o_Q[9] <= dffg:G_NBit_REG:9:REGI.o_Q
o_Q[10] <= dffg:G_NBit_REG:10:REGI.o_Q
o_Q[11] <= dffg:G_NBit_REG:11:REGI.o_Q
o_Q[12] <= dffg:G_NBit_REG:12:REGI.o_Q
o_Q[13] <= dffg:G_NBit_REG:13:REGI.o_Q
o_Q[14] <= dffg:G_NBit_REG:14:REGI.o_Q
o_Q[15] <= dffg:G_NBit_REG:15:REGI.o_Q
o_Q[16] <= dffg:G_NBit_REG:16:REGI.o_Q
o_Q[17] <= dffg:G_NBit_REG:17:REGI.o_Q
o_Q[18] <= dffg:G_NBit_REG:18:REGI.o_Q
o_Q[19] <= dffg:G_NBit_REG:19:REGI.o_Q
o_Q[20] <= dffg:G_NBit_REG:20:REGI.o_Q
o_Q[21] <= dffg:G_NBit_REG:21:REGI.o_Q
o_Q[22] <= dffg:G_NBit_REG:22:REGI.o_Q
o_Q[23] <= dffg:G_NBit_REG:23:REGI.o_Q
o_Q[24] <= dffg:G_NBit_REG:24:REGI.o_Q
o_Q[25] <= dffg:G_NBit_REG:25:REGI.o_Q
o_Q[26] <= dffg:G_NBit_REG:26:REGI.o_Q
o_Q[27] <= dffg:G_NBit_REG:27:REGI.o_Q
o_Q[28] <= dffg:G_NBit_REG:28:REGI.o_Q
o_Q[29] <= dffg:G_NBit_REG:29:REGI.o_Q
o_Q[30] <= dffg:G_NBit_REG:30:REGI.o_Q
o_Q[31] <= dffg:G_NBit_REG:31:REGI.o_Q


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:22:REGI|dffg:\G_NBit_REG:0:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:22:REGI|dffg:\G_NBit_REG:1:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:22:REGI|dffg:\G_NBit_REG:2:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:22:REGI|dffg:\G_NBit_REG:3:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:22:REGI|dffg:\G_NBit_REG:4:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:22:REGI|dffg:\G_NBit_REG:5:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:22:REGI|dffg:\G_NBit_REG:6:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:22:REGI|dffg:\G_NBit_REG:7:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:22:REGI|dffg:\G_NBit_REG:8:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:22:REGI|dffg:\G_NBit_REG:9:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:22:REGI|dffg:\G_NBit_REG:10:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:22:REGI|dffg:\G_NBit_REG:11:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:22:REGI|dffg:\G_NBit_REG:12:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:22:REGI|dffg:\G_NBit_REG:13:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:22:REGI|dffg:\G_NBit_REG:14:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:22:REGI|dffg:\G_NBit_REG:15:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:22:REGI|dffg:\G_NBit_REG:16:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:22:REGI|dffg:\G_NBit_REG:17:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:22:REGI|dffg:\G_NBit_REG:18:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:22:REGI|dffg:\G_NBit_REG:19:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:22:REGI|dffg:\G_NBit_REG:20:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:22:REGI|dffg:\G_NBit_REG:21:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:22:REGI|dffg:\G_NBit_REG:22:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:22:REGI|dffg:\G_NBit_REG:23:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:22:REGI|dffg:\G_NBit_REG:24:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:22:REGI|dffg:\G_NBit_REG:25:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:22:REGI|dffg:\G_NBit_REG:26:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:22:REGI|dffg:\G_NBit_REG:27:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:22:REGI|dffg:\G_NBit_REG:28:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:22:REGI|dffg:\G_NBit_REG:29:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:22:REGI|dffg:\G_NBit_REG:30:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:22:REGI|dffg:\G_NBit_REG:31:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:23:REGI
i_CLK => dffg:G_NBit_REG:0:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:1:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:2:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:3:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:4:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:5:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:6:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:7:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:8:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:9:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:10:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:11:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:12:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:13:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:14:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:15:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:16:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:17:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:18:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:19:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:20:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:21:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:22:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:23:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:24:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:25:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:26:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:27:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:28:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:29:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:30:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:31:REGI.i_CLK
i_RST => dffg:G_NBit_REG:0:REGI.i_RST
i_RST => dffg:G_NBit_REG:1:REGI.i_RST
i_RST => dffg:G_NBit_REG:2:REGI.i_RST
i_RST => dffg:G_NBit_REG:3:REGI.i_RST
i_RST => dffg:G_NBit_REG:4:REGI.i_RST
i_RST => dffg:G_NBit_REG:5:REGI.i_RST
i_RST => dffg:G_NBit_REG:6:REGI.i_RST
i_RST => dffg:G_NBit_REG:7:REGI.i_RST
i_RST => dffg:G_NBit_REG:8:REGI.i_RST
i_RST => dffg:G_NBit_REG:9:REGI.i_RST
i_RST => dffg:G_NBit_REG:10:REGI.i_RST
i_RST => dffg:G_NBit_REG:11:REGI.i_RST
i_RST => dffg:G_NBit_REG:12:REGI.i_RST
i_RST => dffg:G_NBit_REG:13:REGI.i_RST
i_RST => dffg:G_NBit_REG:14:REGI.i_RST
i_RST => dffg:G_NBit_REG:15:REGI.i_RST
i_RST => dffg:G_NBit_REG:16:REGI.i_RST
i_RST => dffg:G_NBit_REG:17:REGI.i_RST
i_RST => dffg:G_NBit_REG:18:REGI.i_RST
i_RST => dffg:G_NBit_REG:19:REGI.i_RST
i_RST => dffg:G_NBit_REG:20:REGI.i_RST
i_RST => dffg:G_NBit_REG:21:REGI.i_RST
i_RST => dffg:G_NBit_REG:22:REGI.i_RST
i_RST => dffg:G_NBit_REG:23:REGI.i_RST
i_RST => dffg:G_NBit_REG:24:REGI.i_RST
i_RST => dffg:G_NBit_REG:25:REGI.i_RST
i_RST => dffg:G_NBit_REG:26:REGI.i_RST
i_RST => dffg:G_NBit_REG:27:REGI.i_RST
i_RST => dffg:G_NBit_REG:28:REGI.i_RST
i_RST => dffg:G_NBit_REG:29:REGI.i_RST
i_RST => dffg:G_NBit_REG:30:REGI.i_RST
i_RST => dffg:G_NBit_REG:31:REGI.i_RST
i_WE => dffg:G_NBit_REG:0:REGI.i_WE
i_WE => dffg:G_NBit_REG:1:REGI.i_WE
i_WE => dffg:G_NBit_REG:2:REGI.i_WE
i_WE => dffg:G_NBit_REG:3:REGI.i_WE
i_WE => dffg:G_NBit_REG:4:REGI.i_WE
i_WE => dffg:G_NBit_REG:5:REGI.i_WE
i_WE => dffg:G_NBit_REG:6:REGI.i_WE
i_WE => dffg:G_NBit_REG:7:REGI.i_WE
i_WE => dffg:G_NBit_REG:8:REGI.i_WE
i_WE => dffg:G_NBit_REG:9:REGI.i_WE
i_WE => dffg:G_NBit_REG:10:REGI.i_WE
i_WE => dffg:G_NBit_REG:11:REGI.i_WE
i_WE => dffg:G_NBit_REG:12:REGI.i_WE
i_WE => dffg:G_NBit_REG:13:REGI.i_WE
i_WE => dffg:G_NBit_REG:14:REGI.i_WE
i_WE => dffg:G_NBit_REG:15:REGI.i_WE
i_WE => dffg:G_NBit_REG:16:REGI.i_WE
i_WE => dffg:G_NBit_REG:17:REGI.i_WE
i_WE => dffg:G_NBit_REG:18:REGI.i_WE
i_WE => dffg:G_NBit_REG:19:REGI.i_WE
i_WE => dffg:G_NBit_REG:20:REGI.i_WE
i_WE => dffg:G_NBit_REG:21:REGI.i_WE
i_WE => dffg:G_NBit_REG:22:REGI.i_WE
i_WE => dffg:G_NBit_REG:23:REGI.i_WE
i_WE => dffg:G_NBit_REG:24:REGI.i_WE
i_WE => dffg:G_NBit_REG:25:REGI.i_WE
i_WE => dffg:G_NBit_REG:26:REGI.i_WE
i_WE => dffg:G_NBit_REG:27:REGI.i_WE
i_WE => dffg:G_NBit_REG:28:REGI.i_WE
i_WE => dffg:G_NBit_REG:29:REGI.i_WE
i_WE => dffg:G_NBit_REG:30:REGI.i_WE
i_WE => dffg:G_NBit_REG:31:REGI.i_WE
i_D[0] => dffg:G_NBit_REG:0:REGI.i_D
i_D[1] => dffg:G_NBit_REG:1:REGI.i_D
i_D[2] => dffg:G_NBit_REG:2:REGI.i_D
i_D[3] => dffg:G_NBit_REG:3:REGI.i_D
i_D[4] => dffg:G_NBit_REG:4:REGI.i_D
i_D[5] => dffg:G_NBit_REG:5:REGI.i_D
i_D[6] => dffg:G_NBit_REG:6:REGI.i_D
i_D[7] => dffg:G_NBit_REG:7:REGI.i_D
i_D[8] => dffg:G_NBit_REG:8:REGI.i_D
i_D[9] => dffg:G_NBit_REG:9:REGI.i_D
i_D[10] => dffg:G_NBit_REG:10:REGI.i_D
i_D[11] => dffg:G_NBit_REG:11:REGI.i_D
i_D[12] => dffg:G_NBit_REG:12:REGI.i_D
i_D[13] => dffg:G_NBit_REG:13:REGI.i_D
i_D[14] => dffg:G_NBit_REG:14:REGI.i_D
i_D[15] => dffg:G_NBit_REG:15:REGI.i_D
i_D[16] => dffg:G_NBit_REG:16:REGI.i_D
i_D[17] => dffg:G_NBit_REG:17:REGI.i_D
i_D[18] => dffg:G_NBit_REG:18:REGI.i_D
i_D[19] => dffg:G_NBit_REG:19:REGI.i_D
i_D[20] => dffg:G_NBit_REG:20:REGI.i_D
i_D[21] => dffg:G_NBit_REG:21:REGI.i_D
i_D[22] => dffg:G_NBit_REG:22:REGI.i_D
i_D[23] => dffg:G_NBit_REG:23:REGI.i_D
i_D[24] => dffg:G_NBit_REG:24:REGI.i_D
i_D[25] => dffg:G_NBit_REG:25:REGI.i_D
i_D[26] => dffg:G_NBit_REG:26:REGI.i_D
i_D[27] => dffg:G_NBit_REG:27:REGI.i_D
i_D[28] => dffg:G_NBit_REG:28:REGI.i_D
i_D[29] => dffg:G_NBit_REG:29:REGI.i_D
i_D[30] => dffg:G_NBit_REG:30:REGI.i_D
i_D[31] => dffg:G_NBit_REG:31:REGI.i_D
o_Q[0] <= dffg:G_NBit_REG:0:REGI.o_Q
o_Q[1] <= dffg:G_NBit_REG:1:REGI.o_Q
o_Q[2] <= dffg:G_NBit_REG:2:REGI.o_Q
o_Q[3] <= dffg:G_NBit_REG:3:REGI.o_Q
o_Q[4] <= dffg:G_NBit_REG:4:REGI.o_Q
o_Q[5] <= dffg:G_NBit_REG:5:REGI.o_Q
o_Q[6] <= dffg:G_NBit_REG:6:REGI.o_Q
o_Q[7] <= dffg:G_NBit_REG:7:REGI.o_Q
o_Q[8] <= dffg:G_NBit_REG:8:REGI.o_Q
o_Q[9] <= dffg:G_NBit_REG:9:REGI.o_Q
o_Q[10] <= dffg:G_NBit_REG:10:REGI.o_Q
o_Q[11] <= dffg:G_NBit_REG:11:REGI.o_Q
o_Q[12] <= dffg:G_NBit_REG:12:REGI.o_Q
o_Q[13] <= dffg:G_NBit_REG:13:REGI.o_Q
o_Q[14] <= dffg:G_NBit_REG:14:REGI.o_Q
o_Q[15] <= dffg:G_NBit_REG:15:REGI.o_Q
o_Q[16] <= dffg:G_NBit_REG:16:REGI.o_Q
o_Q[17] <= dffg:G_NBit_REG:17:REGI.o_Q
o_Q[18] <= dffg:G_NBit_REG:18:REGI.o_Q
o_Q[19] <= dffg:G_NBit_REG:19:REGI.o_Q
o_Q[20] <= dffg:G_NBit_REG:20:REGI.o_Q
o_Q[21] <= dffg:G_NBit_REG:21:REGI.o_Q
o_Q[22] <= dffg:G_NBit_REG:22:REGI.o_Q
o_Q[23] <= dffg:G_NBit_REG:23:REGI.o_Q
o_Q[24] <= dffg:G_NBit_REG:24:REGI.o_Q
o_Q[25] <= dffg:G_NBit_REG:25:REGI.o_Q
o_Q[26] <= dffg:G_NBit_REG:26:REGI.o_Q
o_Q[27] <= dffg:G_NBit_REG:27:REGI.o_Q
o_Q[28] <= dffg:G_NBit_REG:28:REGI.o_Q
o_Q[29] <= dffg:G_NBit_REG:29:REGI.o_Q
o_Q[30] <= dffg:G_NBit_REG:30:REGI.o_Q
o_Q[31] <= dffg:G_NBit_REG:31:REGI.o_Q


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:23:REGI|dffg:\G_NBit_REG:0:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:23:REGI|dffg:\G_NBit_REG:1:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:23:REGI|dffg:\G_NBit_REG:2:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:23:REGI|dffg:\G_NBit_REG:3:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:23:REGI|dffg:\G_NBit_REG:4:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:23:REGI|dffg:\G_NBit_REG:5:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:23:REGI|dffg:\G_NBit_REG:6:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:23:REGI|dffg:\G_NBit_REG:7:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:23:REGI|dffg:\G_NBit_REG:8:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:23:REGI|dffg:\G_NBit_REG:9:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:23:REGI|dffg:\G_NBit_REG:10:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:23:REGI|dffg:\G_NBit_REG:11:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:23:REGI|dffg:\G_NBit_REG:12:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:23:REGI|dffg:\G_NBit_REG:13:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:23:REGI|dffg:\G_NBit_REG:14:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:23:REGI|dffg:\G_NBit_REG:15:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:23:REGI|dffg:\G_NBit_REG:16:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:23:REGI|dffg:\G_NBit_REG:17:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:23:REGI|dffg:\G_NBit_REG:18:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:23:REGI|dffg:\G_NBit_REG:19:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:23:REGI|dffg:\G_NBit_REG:20:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:23:REGI|dffg:\G_NBit_REG:21:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:23:REGI|dffg:\G_NBit_REG:22:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:23:REGI|dffg:\G_NBit_REG:23:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:23:REGI|dffg:\G_NBit_REG:24:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:23:REGI|dffg:\G_NBit_REG:25:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:23:REGI|dffg:\G_NBit_REG:26:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:23:REGI|dffg:\G_NBit_REG:27:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:23:REGI|dffg:\G_NBit_REG:28:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:23:REGI|dffg:\G_NBit_REG:29:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:23:REGI|dffg:\G_NBit_REG:30:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:23:REGI|dffg:\G_NBit_REG:31:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:24:REGI
i_CLK => dffg:G_NBit_REG:0:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:1:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:2:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:3:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:4:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:5:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:6:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:7:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:8:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:9:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:10:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:11:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:12:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:13:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:14:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:15:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:16:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:17:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:18:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:19:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:20:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:21:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:22:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:23:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:24:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:25:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:26:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:27:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:28:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:29:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:30:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:31:REGI.i_CLK
i_RST => dffg:G_NBit_REG:0:REGI.i_RST
i_RST => dffg:G_NBit_REG:1:REGI.i_RST
i_RST => dffg:G_NBit_REG:2:REGI.i_RST
i_RST => dffg:G_NBit_REG:3:REGI.i_RST
i_RST => dffg:G_NBit_REG:4:REGI.i_RST
i_RST => dffg:G_NBit_REG:5:REGI.i_RST
i_RST => dffg:G_NBit_REG:6:REGI.i_RST
i_RST => dffg:G_NBit_REG:7:REGI.i_RST
i_RST => dffg:G_NBit_REG:8:REGI.i_RST
i_RST => dffg:G_NBit_REG:9:REGI.i_RST
i_RST => dffg:G_NBit_REG:10:REGI.i_RST
i_RST => dffg:G_NBit_REG:11:REGI.i_RST
i_RST => dffg:G_NBit_REG:12:REGI.i_RST
i_RST => dffg:G_NBit_REG:13:REGI.i_RST
i_RST => dffg:G_NBit_REG:14:REGI.i_RST
i_RST => dffg:G_NBit_REG:15:REGI.i_RST
i_RST => dffg:G_NBit_REG:16:REGI.i_RST
i_RST => dffg:G_NBit_REG:17:REGI.i_RST
i_RST => dffg:G_NBit_REG:18:REGI.i_RST
i_RST => dffg:G_NBit_REG:19:REGI.i_RST
i_RST => dffg:G_NBit_REG:20:REGI.i_RST
i_RST => dffg:G_NBit_REG:21:REGI.i_RST
i_RST => dffg:G_NBit_REG:22:REGI.i_RST
i_RST => dffg:G_NBit_REG:23:REGI.i_RST
i_RST => dffg:G_NBit_REG:24:REGI.i_RST
i_RST => dffg:G_NBit_REG:25:REGI.i_RST
i_RST => dffg:G_NBit_REG:26:REGI.i_RST
i_RST => dffg:G_NBit_REG:27:REGI.i_RST
i_RST => dffg:G_NBit_REG:28:REGI.i_RST
i_RST => dffg:G_NBit_REG:29:REGI.i_RST
i_RST => dffg:G_NBit_REG:30:REGI.i_RST
i_RST => dffg:G_NBit_REG:31:REGI.i_RST
i_WE => dffg:G_NBit_REG:0:REGI.i_WE
i_WE => dffg:G_NBit_REG:1:REGI.i_WE
i_WE => dffg:G_NBit_REG:2:REGI.i_WE
i_WE => dffg:G_NBit_REG:3:REGI.i_WE
i_WE => dffg:G_NBit_REG:4:REGI.i_WE
i_WE => dffg:G_NBit_REG:5:REGI.i_WE
i_WE => dffg:G_NBit_REG:6:REGI.i_WE
i_WE => dffg:G_NBit_REG:7:REGI.i_WE
i_WE => dffg:G_NBit_REG:8:REGI.i_WE
i_WE => dffg:G_NBit_REG:9:REGI.i_WE
i_WE => dffg:G_NBit_REG:10:REGI.i_WE
i_WE => dffg:G_NBit_REG:11:REGI.i_WE
i_WE => dffg:G_NBit_REG:12:REGI.i_WE
i_WE => dffg:G_NBit_REG:13:REGI.i_WE
i_WE => dffg:G_NBit_REG:14:REGI.i_WE
i_WE => dffg:G_NBit_REG:15:REGI.i_WE
i_WE => dffg:G_NBit_REG:16:REGI.i_WE
i_WE => dffg:G_NBit_REG:17:REGI.i_WE
i_WE => dffg:G_NBit_REG:18:REGI.i_WE
i_WE => dffg:G_NBit_REG:19:REGI.i_WE
i_WE => dffg:G_NBit_REG:20:REGI.i_WE
i_WE => dffg:G_NBit_REG:21:REGI.i_WE
i_WE => dffg:G_NBit_REG:22:REGI.i_WE
i_WE => dffg:G_NBit_REG:23:REGI.i_WE
i_WE => dffg:G_NBit_REG:24:REGI.i_WE
i_WE => dffg:G_NBit_REG:25:REGI.i_WE
i_WE => dffg:G_NBit_REG:26:REGI.i_WE
i_WE => dffg:G_NBit_REG:27:REGI.i_WE
i_WE => dffg:G_NBit_REG:28:REGI.i_WE
i_WE => dffg:G_NBit_REG:29:REGI.i_WE
i_WE => dffg:G_NBit_REG:30:REGI.i_WE
i_WE => dffg:G_NBit_REG:31:REGI.i_WE
i_D[0] => dffg:G_NBit_REG:0:REGI.i_D
i_D[1] => dffg:G_NBit_REG:1:REGI.i_D
i_D[2] => dffg:G_NBit_REG:2:REGI.i_D
i_D[3] => dffg:G_NBit_REG:3:REGI.i_D
i_D[4] => dffg:G_NBit_REG:4:REGI.i_D
i_D[5] => dffg:G_NBit_REG:5:REGI.i_D
i_D[6] => dffg:G_NBit_REG:6:REGI.i_D
i_D[7] => dffg:G_NBit_REG:7:REGI.i_D
i_D[8] => dffg:G_NBit_REG:8:REGI.i_D
i_D[9] => dffg:G_NBit_REG:9:REGI.i_D
i_D[10] => dffg:G_NBit_REG:10:REGI.i_D
i_D[11] => dffg:G_NBit_REG:11:REGI.i_D
i_D[12] => dffg:G_NBit_REG:12:REGI.i_D
i_D[13] => dffg:G_NBit_REG:13:REGI.i_D
i_D[14] => dffg:G_NBit_REG:14:REGI.i_D
i_D[15] => dffg:G_NBit_REG:15:REGI.i_D
i_D[16] => dffg:G_NBit_REG:16:REGI.i_D
i_D[17] => dffg:G_NBit_REG:17:REGI.i_D
i_D[18] => dffg:G_NBit_REG:18:REGI.i_D
i_D[19] => dffg:G_NBit_REG:19:REGI.i_D
i_D[20] => dffg:G_NBit_REG:20:REGI.i_D
i_D[21] => dffg:G_NBit_REG:21:REGI.i_D
i_D[22] => dffg:G_NBit_REG:22:REGI.i_D
i_D[23] => dffg:G_NBit_REG:23:REGI.i_D
i_D[24] => dffg:G_NBit_REG:24:REGI.i_D
i_D[25] => dffg:G_NBit_REG:25:REGI.i_D
i_D[26] => dffg:G_NBit_REG:26:REGI.i_D
i_D[27] => dffg:G_NBit_REG:27:REGI.i_D
i_D[28] => dffg:G_NBit_REG:28:REGI.i_D
i_D[29] => dffg:G_NBit_REG:29:REGI.i_D
i_D[30] => dffg:G_NBit_REG:30:REGI.i_D
i_D[31] => dffg:G_NBit_REG:31:REGI.i_D
o_Q[0] <= dffg:G_NBit_REG:0:REGI.o_Q
o_Q[1] <= dffg:G_NBit_REG:1:REGI.o_Q
o_Q[2] <= dffg:G_NBit_REG:2:REGI.o_Q
o_Q[3] <= dffg:G_NBit_REG:3:REGI.o_Q
o_Q[4] <= dffg:G_NBit_REG:4:REGI.o_Q
o_Q[5] <= dffg:G_NBit_REG:5:REGI.o_Q
o_Q[6] <= dffg:G_NBit_REG:6:REGI.o_Q
o_Q[7] <= dffg:G_NBit_REG:7:REGI.o_Q
o_Q[8] <= dffg:G_NBit_REG:8:REGI.o_Q
o_Q[9] <= dffg:G_NBit_REG:9:REGI.o_Q
o_Q[10] <= dffg:G_NBit_REG:10:REGI.o_Q
o_Q[11] <= dffg:G_NBit_REG:11:REGI.o_Q
o_Q[12] <= dffg:G_NBit_REG:12:REGI.o_Q
o_Q[13] <= dffg:G_NBit_REG:13:REGI.o_Q
o_Q[14] <= dffg:G_NBit_REG:14:REGI.o_Q
o_Q[15] <= dffg:G_NBit_REG:15:REGI.o_Q
o_Q[16] <= dffg:G_NBit_REG:16:REGI.o_Q
o_Q[17] <= dffg:G_NBit_REG:17:REGI.o_Q
o_Q[18] <= dffg:G_NBit_REG:18:REGI.o_Q
o_Q[19] <= dffg:G_NBit_REG:19:REGI.o_Q
o_Q[20] <= dffg:G_NBit_REG:20:REGI.o_Q
o_Q[21] <= dffg:G_NBit_REG:21:REGI.o_Q
o_Q[22] <= dffg:G_NBit_REG:22:REGI.o_Q
o_Q[23] <= dffg:G_NBit_REG:23:REGI.o_Q
o_Q[24] <= dffg:G_NBit_REG:24:REGI.o_Q
o_Q[25] <= dffg:G_NBit_REG:25:REGI.o_Q
o_Q[26] <= dffg:G_NBit_REG:26:REGI.o_Q
o_Q[27] <= dffg:G_NBit_REG:27:REGI.o_Q
o_Q[28] <= dffg:G_NBit_REG:28:REGI.o_Q
o_Q[29] <= dffg:G_NBit_REG:29:REGI.o_Q
o_Q[30] <= dffg:G_NBit_REG:30:REGI.o_Q
o_Q[31] <= dffg:G_NBit_REG:31:REGI.o_Q


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:24:REGI|dffg:\G_NBit_REG:0:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:24:REGI|dffg:\G_NBit_REG:1:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:24:REGI|dffg:\G_NBit_REG:2:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:24:REGI|dffg:\G_NBit_REG:3:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:24:REGI|dffg:\G_NBit_REG:4:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:24:REGI|dffg:\G_NBit_REG:5:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:24:REGI|dffg:\G_NBit_REG:6:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:24:REGI|dffg:\G_NBit_REG:7:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:24:REGI|dffg:\G_NBit_REG:8:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:24:REGI|dffg:\G_NBit_REG:9:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:24:REGI|dffg:\G_NBit_REG:10:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:24:REGI|dffg:\G_NBit_REG:11:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:24:REGI|dffg:\G_NBit_REG:12:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:24:REGI|dffg:\G_NBit_REG:13:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:24:REGI|dffg:\G_NBit_REG:14:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:24:REGI|dffg:\G_NBit_REG:15:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:24:REGI|dffg:\G_NBit_REG:16:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:24:REGI|dffg:\G_NBit_REG:17:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:24:REGI|dffg:\G_NBit_REG:18:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:24:REGI|dffg:\G_NBit_REG:19:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:24:REGI|dffg:\G_NBit_REG:20:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:24:REGI|dffg:\G_NBit_REG:21:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:24:REGI|dffg:\G_NBit_REG:22:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:24:REGI|dffg:\G_NBit_REG:23:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:24:REGI|dffg:\G_NBit_REG:24:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:24:REGI|dffg:\G_NBit_REG:25:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:24:REGI|dffg:\G_NBit_REG:26:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:24:REGI|dffg:\G_NBit_REG:27:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:24:REGI|dffg:\G_NBit_REG:28:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:24:REGI|dffg:\G_NBit_REG:29:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:24:REGI|dffg:\G_NBit_REG:30:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:24:REGI|dffg:\G_NBit_REG:31:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:25:REGI
i_CLK => dffg:G_NBit_REG:0:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:1:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:2:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:3:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:4:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:5:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:6:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:7:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:8:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:9:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:10:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:11:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:12:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:13:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:14:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:15:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:16:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:17:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:18:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:19:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:20:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:21:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:22:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:23:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:24:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:25:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:26:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:27:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:28:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:29:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:30:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:31:REGI.i_CLK
i_RST => dffg:G_NBit_REG:0:REGI.i_RST
i_RST => dffg:G_NBit_REG:1:REGI.i_RST
i_RST => dffg:G_NBit_REG:2:REGI.i_RST
i_RST => dffg:G_NBit_REG:3:REGI.i_RST
i_RST => dffg:G_NBit_REG:4:REGI.i_RST
i_RST => dffg:G_NBit_REG:5:REGI.i_RST
i_RST => dffg:G_NBit_REG:6:REGI.i_RST
i_RST => dffg:G_NBit_REG:7:REGI.i_RST
i_RST => dffg:G_NBit_REG:8:REGI.i_RST
i_RST => dffg:G_NBit_REG:9:REGI.i_RST
i_RST => dffg:G_NBit_REG:10:REGI.i_RST
i_RST => dffg:G_NBit_REG:11:REGI.i_RST
i_RST => dffg:G_NBit_REG:12:REGI.i_RST
i_RST => dffg:G_NBit_REG:13:REGI.i_RST
i_RST => dffg:G_NBit_REG:14:REGI.i_RST
i_RST => dffg:G_NBit_REG:15:REGI.i_RST
i_RST => dffg:G_NBit_REG:16:REGI.i_RST
i_RST => dffg:G_NBit_REG:17:REGI.i_RST
i_RST => dffg:G_NBit_REG:18:REGI.i_RST
i_RST => dffg:G_NBit_REG:19:REGI.i_RST
i_RST => dffg:G_NBit_REG:20:REGI.i_RST
i_RST => dffg:G_NBit_REG:21:REGI.i_RST
i_RST => dffg:G_NBit_REG:22:REGI.i_RST
i_RST => dffg:G_NBit_REG:23:REGI.i_RST
i_RST => dffg:G_NBit_REG:24:REGI.i_RST
i_RST => dffg:G_NBit_REG:25:REGI.i_RST
i_RST => dffg:G_NBit_REG:26:REGI.i_RST
i_RST => dffg:G_NBit_REG:27:REGI.i_RST
i_RST => dffg:G_NBit_REG:28:REGI.i_RST
i_RST => dffg:G_NBit_REG:29:REGI.i_RST
i_RST => dffg:G_NBit_REG:30:REGI.i_RST
i_RST => dffg:G_NBit_REG:31:REGI.i_RST
i_WE => dffg:G_NBit_REG:0:REGI.i_WE
i_WE => dffg:G_NBit_REG:1:REGI.i_WE
i_WE => dffg:G_NBit_REG:2:REGI.i_WE
i_WE => dffg:G_NBit_REG:3:REGI.i_WE
i_WE => dffg:G_NBit_REG:4:REGI.i_WE
i_WE => dffg:G_NBit_REG:5:REGI.i_WE
i_WE => dffg:G_NBit_REG:6:REGI.i_WE
i_WE => dffg:G_NBit_REG:7:REGI.i_WE
i_WE => dffg:G_NBit_REG:8:REGI.i_WE
i_WE => dffg:G_NBit_REG:9:REGI.i_WE
i_WE => dffg:G_NBit_REG:10:REGI.i_WE
i_WE => dffg:G_NBit_REG:11:REGI.i_WE
i_WE => dffg:G_NBit_REG:12:REGI.i_WE
i_WE => dffg:G_NBit_REG:13:REGI.i_WE
i_WE => dffg:G_NBit_REG:14:REGI.i_WE
i_WE => dffg:G_NBit_REG:15:REGI.i_WE
i_WE => dffg:G_NBit_REG:16:REGI.i_WE
i_WE => dffg:G_NBit_REG:17:REGI.i_WE
i_WE => dffg:G_NBit_REG:18:REGI.i_WE
i_WE => dffg:G_NBit_REG:19:REGI.i_WE
i_WE => dffg:G_NBit_REG:20:REGI.i_WE
i_WE => dffg:G_NBit_REG:21:REGI.i_WE
i_WE => dffg:G_NBit_REG:22:REGI.i_WE
i_WE => dffg:G_NBit_REG:23:REGI.i_WE
i_WE => dffg:G_NBit_REG:24:REGI.i_WE
i_WE => dffg:G_NBit_REG:25:REGI.i_WE
i_WE => dffg:G_NBit_REG:26:REGI.i_WE
i_WE => dffg:G_NBit_REG:27:REGI.i_WE
i_WE => dffg:G_NBit_REG:28:REGI.i_WE
i_WE => dffg:G_NBit_REG:29:REGI.i_WE
i_WE => dffg:G_NBit_REG:30:REGI.i_WE
i_WE => dffg:G_NBit_REG:31:REGI.i_WE
i_D[0] => dffg:G_NBit_REG:0:REGI.i_D
i_D[1] => dffg:G_NBit_REG:1:REGI.i_D
i_D[2] => dffg:G_NBit_REG:2:REGI.i_D
i_D[3] => dffg:G_NBit_REG:3:REGI.i_D
i_D[4] => dffg:G_NBit_REG:4:REGI.i_D
i_D[5] => dffg:G_NBit_REG:5:REGI.i_D
i_D[6] => dffg:G_NBit_REG:6:REGI.i_D
i_D[7] => dffg:G_NBit_REG:7:REGI.i_D
i_D[8] => dffg:G_NBit_REG:8:REGI.i_D
i_D[9] => dffg:G_NBit_REG:9:REGI.i_D
i_D[10] => dffg:G_NBit_REG:10:REGI.i_D
i_D[11] => dffg:G_NBit_REG:11:REGI.i_D
i_D[12] => dffg:G_NBit_REG:12:REGI.i_D
i_D[13] => dffg:G_NBit_REG:13:REGI.i_D
i_D[14] => dffg:G_NBit_REG:14:REGI.i_D
i_D[15] => dffg:G_NBit_REG:15:REGI.i_D
i_D[16] => dffg:G_NBit_REG:16:REGI.i_D
i_D[17] => dffg:G_NBit_REG:17:REGI.i_D
i_D[18] => dffg:G_NBit_REG:18:REGI.i_D
i_D[19] => dffg:G_NBit_REG:19:REGI.i_D
i_D[20] => dffg:G_NBit_REG:20:REGI.i_D
i_D[21] => dffg:G_NBit_REG:21:REGI.i_D
i_D[22] => dffg:G_NBit_REG:22:REGI.i_D
i_D[23] => dffg:G_NBit_REG:23:REGI.i_D
i_D[24] => dffg:G_NBit_REG:24:REGI.i_D
i_D[25] => dffg:G_NBit_REG:25:REGI.i_D
i_D[26] => dffg:G_NBit_REG:26:REGI.i_D
i_D[27] => dffg:G_NBit_REG:27:REGI.i_D
i_D[28] => dffg:G_NBit_REG:28:REGI.i_D
i_D[29] => dffg:G_NBit_REG:29:REGI.i_D
i_D[30] => dffg:G_NBit_REG:30:REGI.i_D
i_D[31] => dffg:G_NBit_REG:31:REGI.i_D
o_Q[0] <= dffg:G_NBit_REG:0:REGI.o_Q
o_Q[1] <= dffg:G_NBit_REG:1:REGI.o_Q
o_Q[2] <= dffg:G_NBit_REG:2:REGI.o_Q
o_Q[3] <= dffg:G_NBit_REG:3:REGI.o_Q
o_Q[4] <= dffg:G_NBit_REG:4:REGI.o_Q
o_Q[5] <= dffg:G_NBit_REG:5:REGI.o_Q
o_Q[6] <= dffg:G_NBit_REG:6:REGI.o_Q
o_Q[7] <= dffg:G_NBit_REG:7:REGI.o_Q
o_Q[8] <= dffg:G_NBit_REG:8:REGI.o_Q
o_Q[9] <= dffg:G_NBit_REG:9:REGI.o_Q
o_Q[10] <= dffg:G_NBit_REG:10:REGI.o_Q
o_Q[11] <= dffg:G_NBit_REG:11:REGI.o_Q
o_Q[12] <= dffg:G_NBit_REG:12:REGI.o_Q
o_Q[13] <= dffg:G_NBit_REG:13:REGI.o_Q
o_Q[14] <= dffg:G_NBit_REG:14:REGI.o_Q
o_Q[15] <= dffg:G_NBit_REG:15:REGI.o_Q
o_Q[16] <= dffg:G_NBit_REG:16:REGI.o_Q
o_Q[17] <= dffg:G_NBit_REG:17:REGI.o_Q
o_Q[18] <= dffg:G_NBit_REG:18:REGI.o_Q
o_Q[19] <= dffg:G_NBit_REG:19:REGI.o_Q
o_Q[20] <= dffg:G_NBit_REG:20:REGI.o_Q
o_Q[21] <= dffg:G_NBit_REG:21:REGI.o_Q
o_Q[22] <= dffg:G_NBit_REG:22:REGI.o_Q
o_Q[23] <= dffg:G_NBit_REG:23:REGI.o_Q
o_Q[24] <= dffg:G_NBit_REG:24:REGI.o_Q
o_Q[25] <= dffg:G_NBit_REG:25:REGI.o_Q
o_Q[26] <= dffg:G_NBit_REG:26:REGI.o_Q
o_Q[27] <= dffg:G_NBit_REG:27:REGI.o_Q
o_Q[28] <= dffg:G_NBit_REG:28:REGI.o_Q
o_Q[29] <= dffg:G_NBit_REG:29:REGI.o_Q
o_Q[30] <= dffg:G_NBit_REG:30:REGI.o_Q
o_Q[31] <= dffg:G_NBit_REG:31:REGI.o_Q


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:25:REGI|dffg:\G_NBit_REG:0:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:25:REGI|dffg:\G_NBit_REG:1:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:25:REGI|dffg:\G_NBit_REG:2:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:25:REGI|dffg:\G_NBit_REG:3:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:25:REGI|dffg:\G_NBit_REG:4:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:25:REGI|dffg:\G_NBit_REG:5:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:25:REGI|dffg:\G_NBit_REG:6:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:25:REGI|dffg:\G_NBit_REG:7:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:25:REGI|dffg:\G_NBit_REG:8:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:25:REGI|dffg:\G_NBit_REG:9:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:25:REGI|dffg:\G_NBit_REG:10:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:25:REGI|dffg:\G_NBit_REG:11:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:25:REGI|dffg:\G_NBit_REG:12:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:25:REGI|dffg:\G_NBit_REG:13:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:25:REGI|dffg:\G_NBit_REG:14:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:25:REGI|dffg:\G_NBit_REG:15:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:25:REGI|dffg:\G_NBit_REG:16:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:25:REGI|dffg:\G_NBit_REG:17:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:25:REGI|dffg:\G_NBit_REG:18:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:25:REGI|dffg:\G_NBit_REG:19:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:25:REGI|dffg:\G_NBit_REG:20:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:25:REGI|dffg:\G_NBit_REG:21:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:25:REGI|dffg:\G_NBit_REG:22:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:25:REGI|dffg:\G_NBit_REG:23:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:25:REGI|dffg:\G_NBit_REG:24:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:25:REGI|dffg:\G_NBit_REG:25:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:25:REGI|dffg:\G_NBit_REG:26:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:25:REGI|dffg:\G_NBit_REG:27:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:25:REGI|dffg:\G_NBit_REG:28:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:25:REGI|dffg:\G_NBit_REG:29:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:25:REGI|dffg:\G_NBit_REG:30:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:25:REGI|dffg:\G_NBit_REG:31:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:26:REGI
i_CLK => dffg:G_NBit_REG:0:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:1:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:2:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:3:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:4:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:5:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:6:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:7:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:8:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:9:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:10:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:11:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:12:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:13:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:14:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:15:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:16:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:17:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:18:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:19:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:20:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:21:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:22:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:23:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:24:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:25:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:26:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:27:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:28:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:29:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:30:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:31:REGI.i_CLK
i_RST => dffg:G_NBit_REG:0:REGI.i_RST
i_RST => dffg:G_NBit_REG:1:REGI.i_RST
i_RST => dffg:G_NBit_REG:2:REGI.i_RST
i_RST => dffg:G_NBit_REG:3:REGI.i_RST
i_RST => dffg:G_NBit_REG:4:REGI.i_RST
i_RST => dffg:G_NBit_REG:5:REGI.i_RST
i_RST => dffg:G_NBit_REG:6:REGI.i_RST
i_RST => dffg:G_NBit_REG:7:REGI.i_RST
i_RST => dffg:G_NBit_REG:8:REGI.i_RST
i_RST => dffg:G_NBit_REG:9:REGI.i_RST
i_RST => dffg:G_NBit_REG:10:REGI.i_RST
i_RST => dffg:G_NBit_REG:11:REGI.i_RST
i_RST => dffg:G_NBit_REG:12:REGI.i_RST
i_RST => dffg:G_NBit_REG:13:REGI.i_RST
i_RST => dffg:G_NBit_REG:14:REGI.i_RST
i_RST => dffg:G_NBit_REG:15:REGI.i_RST
i_RST => dffg:G_NBit_REG:16:REGI.i_RST
i_RST => dffg:G_NBit_REG:17:REGI.i_RST
i_RST => dffg:G_NBit_REG:18:REGI.i_RST
i_RST => dffg:G_NBit_REG:19:REGI.i_RST
i_RST => dffg:G_NBit_REG:20:REGI.i_RST
i_RST => dffg:G_NBit_REG:21:REGI.i_RST
i_RST => dffg:G_NBit_REG:22:REGI.i_RST
i_RST => dffg:G_NBit_REG:23:REGI.i_RST
i_RST => dffg:G_NBit_REG:24:REGI.i_RST
i_RST => dffg:G_NBit_REG:25:REGI.i_RST
i_RST => dffg:G_NBit_REG:26:REGI.i_RST
i_RST => dffg:G_NBit_REG:27:REGI.i_RST
i_RST => dffg:G_NBit_REG:28:REGI.i_RST
i_RST => dffg:G_NBit_REG:29:REGI.i_RST
i_RST => dffg:G_NBit_REG:30:REGI.i_RST
i_RST => dffg:G_NBit_REG:31:REGI.i_RST
i_WE => dffg:G_NBit_REG:0:REGI.i_WE
i_WE => dffg:G_NBit_REG:1:REGI.i_WE
i_WE => dffg:G_NBit_REG:2:REGI.i_WE
i_WE => dffg:G_NBit_REG:3:REGI.i_WE
i_WE => dffg:G_NBit_REG:4:REGI.i_WE
i_WE => dffg:G_NBit_REG:5:REGI.i_WE
i_WE => dffg:G_NBit_REG:6:REGI.i_WE
i_WE => dffg:G_NBit_REG:7:REGI.i_WE
i_WE => dffg:G_NBit_REG:8:REGI.i_WE
i_WE => dffg:G_NBit_REG:9:REGI.i_WE
i_WE => dffg:G_NBit_REG:10:REGI.i_WE
i_WE => dffg:G_NBit_REG:11:REGI.i_WE
i_WE => dffg:G_NBit_REG:12:REGI.i_WE
i_WE => dffg:G_NBit_REG:13:REGI.i_WE
i_WE => dffg:G_NBit_REG:14:REGI.i_WE
i_WE => dffg:G_NBit_REG:15:REGI.i_WE
i_WE => dffg:G_NBit_REG:16:REGI.i_WE
i_WE => dffg:G_NBit_REG:17:REGI.i_WE
i_WE => dffg:G_NBit_REG:18:REGI.i_WE
i_WE => dffg:G_NBit_REG:19:REGI.i_WE
i_WE => dffg:G_NBit_REG:20:REGI.i_WE
i_WE => dffg:G_NBit_REG:21:REGI.i_WE
i_WE => dffg:G_NBit_REG:22:REGI.i_WE
i_WE => dffg:G_NBit_REG:23:REGI.i_WE
i_WE => dffg:G_NBit_REG:24:REGI.i_WE
i_WE => dffg:G_NBit_REG:25:REGI.i_WE
i_WE => dffg:G_NBit_REG:26:REGI.i_WE
i_WE => dffg:G_NBit_REG:27:REGI.i_WE
i_WE => dffg:G_NBit_REG:28:REGI.i_WE
i_WE => dffg:G_NBit_REG:29:REGI.i_WE
i_WE => dffg:G_NBit_REG:30:REGI.i_WE
i_WE => dffg:G_NBit_REG:31:REGI.i_WE
i_D[0] => dffg:G_NBit_REG:0:REGI.i_D
i_D[1] => dffg:G_NBit_REG:1:REGI.i_D
i_D[2] => dffg:G_NBit_REG:2:REGI.i_D
i_D[3] => dffg:G_NBit_REG:3:REGI.i_D
i_D[4] => dffg:G_NBit_REG:4:REGI.i_D
i_D[5] => dffg:G_NBit_REG:5:REGI.i_D
i_D[6] => dffg:G_NBit_REG:6:REGI.i_D
i_D[7] => dffg:G_NBit_REG:7:REGI.i_D
i_D[8] => dffg:G_NBit_REG:8:REGI.i_D
i_D[9] => dffg:G_NBit_REG:9:REGI.i_D
i_D[10] => dffg:G_NBit_REG:10:REGI.i_D
i_D[11] => dffg:G_NBit_REG:11:REGI.i_D
i_D[12] => dffg:G_NBit_REG:12:REGI.i_D
i_D[13] => dffg:G_NBit_REG:13:REGI.i_D
i_D[14] => dffg:G_NBit_REG:14:REGI.i_D
i_D[15] => dffg:G_NBit_REG:15:REGI.i_D
i_D[16] => dffg:G_NBit_REG:16:REGI.i_D
i_D[17] => dffg:G_NBit_REG:17:REGI.i_D
i_D[18] => dffg:G_NBit_REG:18:REGI.i_D
i_D[19] => dffg:G_NBit_REG:19:REGI.i_D
i_D[20] => dffg:G_NBit_REG:20:REGI.i_D
i_D[21] => dffg:G_NBit_REG:21:REGI.i_D
i_D[22] => dffg:G_NBit_REG:22:REGI.i_D
i_D[23] => dffg:G_NBit_REG:23:REGI.i_D
i_D[24] => dffg:G_NBit_REG:24:REGI.i_D
i_D[25] => dffg:G_NBit_REG:25:REGI.i_D
i_D[26] => dffg:G_NBit_REG:26:REGI.i_D
i_D[27] => dffg:G_NBit_REG:27:REGI.i_D
i_D[28] => dffg:G_NBit_REG:28:REGI.i_D
i_D[29] => dffg:G_NBit_REG:29:REGI.i_D
i_D[30] => dffg:G_NBit_REG:30:REGI.i_D
i_D[31] => dffg:G_NBit_REG:31:REGI.i_D
o_Q[0] <= dffg:G_NBit_REG:0:REGI.o_Q
o_Q[1] <= dffg:G_NBit_REG:1:REGI.o_Q
o_Q[2] <= dffg:G_NBit_REG:2:REGI.o_Q
o_Q[3] <= dffg:G_NBit_REG:3:REGI.o_Q
o_Q[4] <= dffg:G_NBit_REG:4:REGI.o_Q
o_Q[5] <= dffg:G_NBit_REG:5:REGI.o_Q
o_Q[6] <= dffg:G_NBit_REG:6:REGI.o_Q
o_Q[7] <= dffg:G_NBit_REG:7:REGI.o_Q
o_Q[8] <= dffg:G_NBit_REG:8:REGI.o_Q
o_Q[9] <= dffg:G_NBit_REG:9:REGI.o_Q
o_Q[10] <= dffg:G_NBit_REG:10:REGI.o_Q
o_Q[11] <= dffg:G_NBit_REG:11:REGI.o_Q
o_Q[12] <= dffg:G_NBit_REG:12:REGI.o_Q
o_Q[13] <= dffg:G_NBit_REG:13:REGI.o_Q
o_Q[14] <= dffg:G_NBit_REG:14:REGI.o_Q
o_Q[15] <= dffg:G_NBit_REG:15:REGI.o_Q
o_Q[16] <= dffg:G_NBit_REG:16:REGI.o_Q
o_Q[17] <= dffg:G_NBit_REG:17:REGI.o_Q
o_Q[18] <= dffg:G_NBit_REG:18:REGI.o_Q
o_Q[19] <= dffg:G_NBit_REG:19:REGI.o_Q
o_Q[20] <= dffg:G_NBit_REG:20:REGI.o_Q
o_Q[21] <= dffg:G_NBit_REG:21:REGI.o_Q
o_Q[22] <= dffg:G_NBit_REG:22:REGI.o_Q
o_Q[23] <= dffg:G_NBit_REG:23:REGI.o_Q
o_Q[24] <= dffg:G_NBit_REG:24:REGI.o_Q
o_Q[25] <= dffg:G_NBit_REG:25:REGI.o_Q
o_Q[26] <= dffg:G_NBit_REG:26:REGI.o_Q
o_Q[27] <= dffg:G_NBit_REG:27:REGI.o_Q
o_Q[28] <= dffg:G_NBit_REG:28:REGI.o_Q
o_Q[29] <= dffg:G_NBit_REG:29:REGI.o_Q
o_Q[30] <= dffg:G_NBit_REG:30:REGI.o_Q
o_Q[31] <= dffg:G_NBit_REG:31:REGI.o_Q


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:26:REGI|dffg:\G_NBit_REG:0:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:26:REGI|dffg:\G_NBit_REG:1:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:26:REGI|dffg:\G_NBit_REG:2:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:26:REGI|dffg:\G_NBit_REG:3:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:26:REGI|dffg:\G_NBit_REG:4:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:26:REGI|dffg:\G_NBit_REG:5:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:26:REGI|dffg:\G_NBit_REG:6:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:26:REGI|dffg:\G_NBit_REG:7:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:26:REGI|dffg:\G_NBit_REG:8:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:26:REGI|dffg:\G_NBit_REG:9:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:26:REGI|dffg:\G_NBit_REG:10:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:26:REGI|dffg:\G_NBit_REG:11:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:26:REGI|dffg:\G_NBit_REG:12:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:26:REGI|dffg:\G_NBit_REG:13:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:26:REGI|dffg:\G_NBit_REG:14:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:26:REGI|dffg:\G_NBit_REG:15:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:26:REGI|dffg:\G_NBit_REG:16:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:26:REGI|dffg:\G_NBit_REG:17:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:26:REGI|dffg:\G_NBit_REG:18:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:26:REGI|dffg:\G_NBit_REG:19:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:26:REGI|dffg:\G_NBit_REG:20:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:26:REGI|dffg:\G_NBit_REG:21:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:26:REGI|dffg:\G_NBit_REG:22:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:26:REGI|dffg:\G_NBit_REG:23:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:26:REGI|dffg:\G_NBit_REG:24:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:26:REGI|dffg:\G_NBit_REG:25:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:26:REGI|dffg:\G_NBit_REG:26:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:26:REGI|dffg:\G_NBit_REG:27:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:26:REGI|dffg:\G_NBit_REG:28:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:26:REGI|dffg:\G_NBit_REG:29:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:26:REGI|dffg:\G_NBit_REG:30:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:26:REGI|dffg:\G_NBit_REG:31:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:27:REGI
i_CLK => dffg:G_NBit_REG:0:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:1:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:2:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:3:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:4:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:5:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:6:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:7:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:8:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:9:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:10:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:11:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:12:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:13:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:14:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:15:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:16:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:17:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:18:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:19:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:20:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:21:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:22:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:23:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:24:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:25:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:26:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:27:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:28:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:29:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:30:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:31:REGI.i_CLK
i_RST => dffg:G_NBit_REG:0:REGI.i_RST
i_RST => dffg:G_NBit_REG:1:REGI.i_RST
i_RST => dffg:G_NBit_REG:2:REGI.i_RST
i_RST => dffg:G_NBit_REG:3:REGI.i_RST
i_RST => dffg:G_NBit_REG:4:REGI.i_RST
i_RST => dffg:G_NBit_REG:5:REGI.i_RST
i_RST => dffg:G_NBit_REG:6:REGI.i_RST
i_RST => dffg:G_NBit_REG:7:REGI.i_RST
i_RST => dffg:G_NBit_REG:8:REGI.i_RST
i_RST => dffg:G_NBit_REG:9:REGI.i_RST
i_RST => dffg:G_NBit_REG:10:REGI.i_RST
i_RST => dffg:G_NBit_REG:11:REGI.i_RST
i_RST => dffg:G_NBit_REG:12:REGI.i_RST
i_RST => dffg:G_NBit_REG:13:REGI.i_RST
i_RST => dffg:G_NBit_REG:14:REGI.i_RST
i_RST => dffg:G_NBit_REG:15:REGI.i_RST
i_RST => dffg:G_NBit_REG:16:REGI.i_RST
i_RST => dffg:G_NBit_REG:17:REGI.i_RST
i_RST => dffg:G_NBit_REG:18:REGI.i_RST
i_RST => dffg:G_NBit_REG:19:REGI.i_RST
i_RST => dffg:G_NBit_REG:20:REGI.i_RST
i_RST => dffg:G_NBit_REG:21:REGI.i_RST
i_RST => dffg:G_NBit_REG:22:REGI.i_RST
i_RST => dffg:G_NBit_REG:23:REGI.i_RST
i_RST => dffg:G_NBit_REG:24:REGI.i_RST
i_RST => dffg:G_NBit_REG:25:REGI.i_RST
i_RST => dffg:G_NBit_REG:26:REGI.i_RST
i_RST => dffg:G_NBit_REG:27:REGI.i_RST
i_RST => dffg:G_NBit_REG:28:REGI.i_RST
i_RST => dffg:G_NBit_REG:29:REGI.i_RST
i_RST => dffg:G_NBit_REG:30:REGI.i_RST
i_RST => dffg:G_NBit_REG:31:REGI.i_RST
i_WE => dffg:G_NBit_REG:0:REGI.i_WE
i_WE => dffg:G_NBit_REG:1:REGI.i_WE
i_WE => dffg:G_NBit_REG:2:REGI.i_WE
i_WE => dffg:G_NBit_REG:3:REGI.i_WE
i_WE => dffg:G_NBit_REG:4:REGI.i_WE
i_WE => dffg:G_NBit_REG:5:REGI.i_WE
i_WE => dffg:G_NBit_REG:6:REGI.i_WE
i_WE => dffg:G_NBit_REG:7:REGI.i_WE
i_WE => dffg:G_NBit_REG:8:REGI.i_WE
i_WE => dffg:G_NBit_REG:9:REGI.i_WE
i_WE => dffg:G_NBit_REG:10:REGI.i_WE
i_WE => dffg:G_NBit_REG:11:REGI.i_WE
i_WE => dffg:G_NBit_REG:12:REGI.i_WE
i_WE => dffg:G_NBit_REG:13:REGI.i_WE
i_WE => dffg:G_NBit_REG:14:REGI.i_WE
i_WE => dffg:G_NBit_REG:15:REGI.i_WE
i_WE => dffg:G_NBit_REG:16:REGI.i_WE
i_WE => dffg:G_NBit_REG:17:REGI.i_WE
i_WE => dffg:G_NBit_REG:18:REGI.i_WE
i_WE => dffg:G_NBit_REG:19:REGI.i_WE
i_WE => dffg:G_NBit_REG:20:REGI.i_WE
i_WE => dffg:G_NBit_REG:21:REGI.i_WE
i_WE => dffg:G_NBit_REG:22:REGI.i_WE
i_WE => dffg:G_NBit_REG:23:REGI.i_WE
i_WE => dffg:G_NBit_REG:24:REGI.i_WE
i_WE => dffg:G_NBit_REG:25:REGI.i_WE
i_WE => dffg:G_NBit_REG:26:REGI.i_WE
i_WE => dffg:G_NBit_REG:27:REGI.i_WE
i_WE => dffg:G_NBit_REG:28:REGI.i_WE
i_WE => dffg:G_NBit_REG:29:REGI.i_WE
i_WE => dffg:G_NBit_REG:30:REGI.i_WE
i_WE => dffg:G_NBit_REG:31:REGI.i_WE
i_D[0] => dffg:G_NBit_REG:0:REGI.i_D
i_D[1] => dffg:G_NBit_REG:1:REGI.i_D
i_D[2] => dffg:G_NBit_REG:2:REGI.i_D
i_D[3] => dffg:G_NBit_REG:3:REGI.i_D
i_D[4] => dffg:G_NBit_REG:4:REGI.i_D
i_D[5] => dffg:G_NBit_REG:5:REGI.i_D
i_D[6] => dffg:G_NBit_REG:6:REGI.i_D
i_D[7] => dffg:G_NBit_REG:7:REGI.i_D
i_D[8] => dffg:G_NBit_REG:8:REGI.i_D
i_D[9] => dffg:G_NBit_REG:9:REGI.i_D
i_D[10] => dffg:G_NBit_REG:10:REGI.i_D
i_D[11] => dffg:G_NBit_REG:11:REGI.i_D
i_D[12] => dffg:G_NBit_REG:12:REGI.i_D
i_D[13] => dffg:G_NBit_REG:13:REGI.i_D
i_D[14] => dffg:G_NBit_REG:14:REGI.i_D
i_D[15] => dffg:G_NBit_REG:15:REGI.i_D
i_D[16] => dffg:G_NBit_REG:16:REGI.i_D
i_D[17] => dffg:G_NBit_REG:17:REGI.i_D
i_D[18] => dffg:G_NBit_REG:18:REGI.i_D
i_D[19] => dffg:G_NBit_REG:19:REGI.i_D
i_D[20] => dffg:G_NBit_REG:20:REGI.i_D
i_D[21] => dffg:G_NBit_REG:21:REGI.i_D
i_D[22] => dffg:G_NBit_REG:22:REGI.i_D
i_D[23] => dffg:G_NBit_REG:23:REGI.i_D
i_D[24] => dffg:G_NBit_REG:24:REGI.i_D
i_D[25] => dffg:G_NBit_REG:25:REGI.i_D
i_D[26] => dffg:G_NBit_REG:26:REGI.i_D
i_D[27] => dffg:G_NBit_REG:27:REGI.i_D
i_D[28] => dffg:G_NBit_REG:28:REGI.i_D
i_D[29] => dffg:G_NBit_REG:29:REGI.i_D
i_D[30] => dffg:G_NBit_REG:30:REGI.i_D
i_D[31] => dffg:G_NBit_REG:31:REGI.i_D
o_Q[0] <= dffg:G_NBit_REG:0:REGI.o_Q
o_Q[1] <= dffg:G_NBit_REG:1:REGI.o_Q
o_Q[2] <= dffg:G_NBit_REG:2:REGI.o_Q
o_Q[3] <= dffg:G_NBit_REG:3:REGI.o_Q
o_Q[4] <= dffg:G_NBit_REG:4:REGI.o_Q
o_Q[5] <= dffg:G_NBit_REG:5:REGI.o_Q
o_Q[6] <= dffg:G_NBit_REG:6:REGI.o_Q
o_Q[7] <= dffg:G_NBit_REG:7:REGI.o_Q
o_Q[8] <= dffg:G_NBit_REG:8:REGI.o_Q
o_Q[9] <= dffg:G_NBit_REG:9:REGI.o_Q
o_Q[10] <= dffg:G_NBit_REG:10:REGI.o_Q
o_Q[11] <= dffg:G_NBit_REG:11:REGI.o_Q
o_Q[12] <= dffg:G_NBit_REG:12:REGI.o_Q
o_Q[13] <= dffg:G_NBit_REG:13:REGI.o_Q
o_Q[14] <= dffg:G_NBit_REG:14:REGI.o_Q
o_Q[15] <= dffg:G_NBit_REG:15:REGI.o_Q
o_Q[16] <= dffg:G_NBit_REG:16:REGI.o_Q
o_Q[17] <= dffg:G_NBit_REG:17:REGI.o_Q
o_Q[18] <= dffg:G_NBit_REG:18:REGI.o_Q
o_Q[19] <= dffg:G_NBit_REG:19:REGI.o_Q
o_Q[20] <= dffg:G_NBit_REG:20:REGI.o_Q
o_Q[21] <= dffg:G_NBit_REG:21:REGI.o_Q
o_Q[22] <= dffg:G_NBit_REG:22:REGI.o_Q
o_Q[23] <= dffg:G_NBit_REG:23:REGI.o_Q
o_Q[24] <= dffg:G_NBit_REG:24:REGI.o_Q
o_Q[25] <= dffg:G_NBit_REG:25:REGI.o_Q
o_Q[26] <= dffg:G_NBit_REG:26:REGI.o_Q
o_Q[27] <= dffg:G_NBit_REG:27:REGI.o_Q
o_Q[28] <= dffg:G_NBit_REG:28:REGI.o_Q
o_Q[29] <= dffg:G_NBit_REG:29:REGI.o_Q
o_Q[30] <= dffg:G_NBit_REG:30:REGI.o_Q
o_Q[31] <= dffg:G_NBit_REG:31:REGI.o_Q


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:27:REGI|dffg:\G_NBit_REG:0:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:27:REGI|dffg:\G_NBit_REG:1:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:27:REGI|dffg:\G_NBit_REG:2:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:27:REGI|dffg:\G_NBit_REG:3:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:27:REGI|dffg:\G_NBit_REG:4:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:27:REGI|dffg:\G_NBit_REG:5:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:27:REGI|dffg:\G_NBit_REG:6:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:27:REGI|dffg:\G_NBit_REG:7:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:27:REGI|dffg:\G_NBit_REG:8:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:27:REGI|dffg:\G_NBit_REG:9:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:27:REGI|dffg:\G_NBit_REG:10:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:27:REGI|dffg:\G_NBit_REG:11:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:27:REGI|dffg:\G_NBit_REG:12:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:27:REGI|dffg:\G_NBit_REG:13:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:27:REGI|dffg:\G_NBit_REG:14:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:27:REGI|dffg:\G_NBit_REG:15:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:27:REGI|dffg:\G_NBit_REG:16:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:27:REGI|dffg:\G_NBit_REG:17:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:27:REGI|dffg:\G_NBit_REG:18:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:27:REGI|dffg:\G_NBit_REG:19:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:27:REGI|dffg:\G_NBit_REG:20:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:27:REGI|dffg:\G_NBit_REG:21:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:27:REGI|dffg:\G_NBit_REG:22:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:27:REGI|dffg:\G_NBit_REG:23:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:27:REGI|dffg:\G_NBit_REG:24:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:27:REGI|dffg:\G_NBit_REG:25:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:27:REGI|dffg:\G_NBit_REG:26:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:27:REGI|dffg:\G_NBit_REG:27:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:27:REGI|dffg:\G_NBit_REG:28:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:27:REGI|dffg:\G_NBit_REG:29:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:27:REGI|dffg:\G_NBit_REG:30:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:27:REGI|dffg:\G_NBit_REG:31:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:28:REGI
i_CLK => dffg:G_NBit_REG:0:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:1:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:2:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:3:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:4:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:5:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:6:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:7:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:8:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:9:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:10:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:11:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:12:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:13:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:14:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:15:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:16:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:17:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:18:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:19:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:20:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:21:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:22:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:23:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:24:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:25:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:26:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:27:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:28:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:29:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:30:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:31:REGI.i_CLK
i_RST => dffg:G_NBit_REG:0:REGI.i_RST
i_RST => dffg:G_NBit_REG:1:REGI.i_RST
i_RST => dffg:G_NBit_REG:2:REGI.i_RST
i_RST => dffg:G_NBit_REG:3:REGI.i_RST
i_RST => dffg:G_NBit_REG:4:REGI.i_RST
i_RST => dffg:G_NBit_REG:5:REGI.i_RST
i_RST => dffg:G_NBit_REG:6:REGI.i_RST
i_RST => dffg:G_NBit_REG:7:REGI.i_RST
i_RST => dffg:G_NBit_REG:8:REGI.i_RST
i_RST => dffg:G_NBit_REG:9:REGI.i_RST
i_RST => dffg:G_NBit_REG:10:REGI.i_RST
i_RST => dffg:G_NBit_REG:11:REGI.i_RST
i_RST => dffg:G_NBit_REG:12:REGI.i_RST
i_RST => dffg:G_NBit_REG:13:REGI.i_RST
i_RST => dffg:G_NBit_REG:14:REGI.i_RST
i_RST => dffg:G_NBit_REG:15:REGI.i_RST
i_RST => dffg:G_NBit_REG:16:REGI.i_RST
i_RST => dffg:G_NBit_REG:17:REGI.i_RST
i_RST => dffg:G_NBit_REG:18:REGI.i_RST
i_RST => dffg:G_NBit_REG:19:REGI.i_RST
i_RST => dffg:G_NBit_REG:20:REGI.i_RST
i_RST => dffg:G_NBit_REG:21:REGI.i_RST
i_RST => dffg:G_NBit_REG:22:REGI.i_RST
i_RST => dffg:G_NBit_REG:23:REGI.i_RST
i_RST => dffg:G_NBit_REG:24:REGI.i_RST
i_RST => dffg:G_NBit_REG:25:REGI.i_RST
i_RST => dffg:G_NBit_REG:26:REGI.i_RST
i_RST => dffg:G_NBit_REG:27:REGI.i_RST
i_RST => dffg:G_NBit_REG:28:REGI.i_RST
i_RST => dffg:G_NBit_REG:29:REGI.i_RST
i_RST => dffg:G_NBit_REG:30:REGI.i_RST
i_RST => dffg:G_NBit_REG:31:REGI.i_RST
i_WE => dffg:G_NBit_REG:0:REGI.i_WE
i_WE => dffg:G_NBit_REG:1:REGI.i_WE
i_WE => dffg:G_NBit_REG:2:REGI.i_WE
i_WE => dffg:G_NBit_REG:3:REGI.i_WE
i_WE => dffg:G_NBit_REG:4:REGI.i_WE
i_WE => dffg:G_NBit_REG:5:REGI.i_WE
i_WE => dffg:G_NBit_REG:6:REGI.i_WE
i_WE => dffg:G_NBit_REG:7:REGI.i_WE
i_WE => dffg:G_NBit_REG:8:REGI.i_WE
i_WE => dffg:G_NBit_REG:9:REGI.i_WE
i_WE => dffg:G_NBit_REG:10:REGI.i_WE
i_WE => dffg:G_NBit_REG:11:REGI.i_WE
i_WE => dffg:G_NBit_REG:12:REGI.i_WE
i_WE => dffg:G_NBit_REG:13:REGI.i_WE
i_WE => dffg:G_NBit_REG:14:REGI.i_WE
i_WE => dffg:G_NBit_REG:15:REGI.i_WE
i_WE => dffg:G_NBit_REG:16:REGI.i_WE
i_WE => dffg:G_NBit_REG:17:REGI.i_WE
i_WE => dffg:G_NBit_REG:18:REGI.i_WE
i_WE => dffg:G_NBit_REG:19:REGI.i_WE
i_WE => dffg:G_NBit_REG:20:REGI.i_WE
i_WE => dffg:G_NBit_REG:21:REGI.i_WE
i_WE => dffg:G_NBit_REG:22:REGI.i_WE
i_WE => dffg:G_NBit_REG:23:REGI.i_WE
i_WE => dffg:G_NBit_REG:24:REGI.i_WE
i_WE => dffg:G_NBit_REG:25:REGI.i_WE
i_WE => dffg:G_NBit_REG:26:REGI.i_WE
i_WE => dffg:G_NBit_REG:27:REGI.i_WE
i_WE => dffg:G_NBit_REG:28:REGI.i_WE
i_WE => dffg:G_NBit_REG:29:REGI.i_WE
i_WE => dffg:G_NBit_REG:30:REGI.i_WE
i_WE => dffg:G_NBit_REG:31:REGI.i_WE
i_D[0] => dffg:G_NBit_REG:0:REGI.i_D
i_D[1] => dffg:G_NBit_REG:1:REGI.i_D
i_D[2] => dffg:G_NBit_REG:2:REGI.i_D
i_D[3] => dffg:G_NBit_REG:3:REGI.i_D
i_D[4] => dffg:G_NBit_REG:4:REGI.i_D
i_D[5] => dffg:G_NBit_REG:5:REGI.i_D
i_D[6] => dffg:G_NBit_REG:6:REGI.i_D
i_D[7] => dffg:G_NBit_REG:7:REGI.i_D
i_D[8] => dffg:G_NBit_REG:8:REGI.i_D
i_D[9] => dffg:G_NBit_REG:9:REGI.i_D
i_D[10] => dffg:G_NBit_REG:10:REGI.i_D
i_D[11] => dffg:G_NBit_REG:11:REGI.i_D
i_D[12] => dffg:G_NBit_REG:12:REGI.i_D
i_D[13] => dffg:G_NBit_REG:13:REGI.i_D
i_D[14] => dffg:G_NBit_REG:14:REGI.i_D
i_D[15] => dffg:G_NBit_REG:15:REGI.i_D
i_D[16] => dffg:G_NBit_REG:16:REGI.i_D
i_D[17] => dffg:G_NBit_REG:17:REGI.i_D
i_D[18] => dffg:G_NBit_REG:18:REGI.i_D
i_D[19] => dffg:G_NBit_REG:19:REGI.i_D
i_D[20] => dffg:G_NBit_REG:20:REGI.i_D
i_D[21] => dffg:G_NBit_REG:21:REGI.i_D
i_D[22] => dffg:G_NBit_REG:22:REGI.i_D
i_D[23] => dffg:G_NBit_REG:23:REGI.i_D
i_D[24] => dffg:G_NBit_REG:24:REGI.i_D
i_D[25] => dffg:G_NBit_REG:25:REGI.i_D
i_D[26] => dffg:G_NBit_REG:26:REGI.i_D
i_D[27] => dffg:G_NBit_REG:27:REGI.i_D
i_D[28] => dffg:G_NBit_REG:28:REGI.i_D
i_D[29] => dffg:G_NBit_REG:29:REGI.i_D
i_D[30] => dffg:G_NBit_REG:30:REGI.i_D
i_D[31] => dffg:G_NBit_REG:31:REGI.i_D
o_Q[0] <= dffg:G_NBit_REG:0:REGI.o_Q
o_Q[1] <= dffg:G_NBit_REG:1:REGI.o_Q
o_Q[2] <= dffg:G_NBit_REG:2:REGI.o_Q
o_Q[3] <= dffg:G_NBit_REG:3:REGI.o_Q
o_Q[4] <= dffg:G_NBit_REG:4:REGI.o_Q
o_Q[5] <= dffg:G_NBit_REG:5:REGI.o_Q
o_Q[6] <= dffg:G_NBit_REG:6:REGI.o_Q
o_Q[7] <= dffg:G_NBit_REG:7:REGI.o_Q
o_Q[8] <= dffg:G_NBit_REG:8:REGI.o_Q
o_Q[9] <= dffg:G_NBit_REG:9:REGI.o_Q
o_Q[10] <= dffg:G_NBit_REG:10:REGI.o_Q
o_Q[11] <= dffg:G_NBit_REG:11:REGI.o_Q
o_Q[12] <= dffg:G_NBit_REG:12:REGI.o_Q
o_Q[13] <= dffg:G_NBit_REG:13:REGI.o_Q
o_Q[14] <= dffg:G_NBit_REG:14:REGI.o_Q
o_Q[15] <= dffg:G_NBit_REG:15:REGI.o_Q
o_Q[16] <= dffg:G_NBit_REG:16:REGI.o_Q
o_Q[17] <= dffg:G_NBit_REG:17:REGI.o_Q
o_Q[18] <= dffg:G_NBit_REG:18:REGI.o_Q
o_Q[19] <= dffg:G_NBit_REG:19:REGI.o_Q
o_Q[20] <= dffg:G_NBit_REG:20:REGI.o_Q
o_Q[21] <= dffg:G_NBit_REG:21:REGI.o_Q
o_Q[22] <= dffg:G_NBit_REG:22:REGI.o_Q
o_Q[23] <= dffg:G_NBit_REG:23:REGI.o_Q
o_Q[24] <= dffg:G_NBit_REG:24:REGI.o_Q
o_Q[25] <= dffg:G_NBit_REG:25:REGI.o_Q
o_Q[26] <= dffg:G_NBit_REG:26:REGI.o_Q
o_Q[27] <= dffg:G_NBit_REG:27:REGI.o_Q
o_Q[28] <= dffg:G_NBit_REG:28:REGI.o_Q
o_Q[29] <= dffg:G_NBit_REG:29:REGI.o_Q
o_Q[30] <= dffg:G_NBit_REG:30:REGI.o_Q
o_Q[31] <= dffg:G_NBit_REG:31:REGI.o_Q


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:28:REGI|dffg:\G_NBit_REG:0:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:28:REGI|dffg:\G_NBit_REG:1:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:28:REGI|dffg:\G_NBit_REG:2:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:28:REGI|dffg:\G_NBit_REG:3:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:28:REGI|dffg:\G_NBit_REG:4:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:28:REGI|dffg:\G_NBit_REG:5:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:28:REGI|dffg:\G_NBit_REG:6:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:28:REGI|dffg:\G_NBit_REG:7:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:28:REGI|dffg:\G_NBit_REG:8:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:28:REGI|dffg:\G_NBit_REG:9:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:28:REGI|dffg:\G_NBit_REG:10:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:28:REGI|dffg:\G_NBit_REG:11:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:28:REGI|dffg:\G_NBit_REG:12:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:28:REGI|dffg:\G_NBit_REG:13:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:28:REGI|dffg:\G_NBit_REG:14:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:28:REGI|dffg:\G_NBit_REG:15:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:28:REGI|dffg:\G_NBit_REG:16:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:28:REGI|dffg:\G_NBit_REG:17:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:28:REGI|dffg:\G_NBit_REG:18:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:28:REGI|dffg:\G_NBit_REG:19:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:28:REGI|dffg:\G_NBit_REG:20:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:28:REGI|dffg:\G_NBit_REG:21:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:28:REGI|dffg:\G_NBit_REG:22:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:28:REGI|dffg:\G_NBit_REG:23:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:28:REGI|dffg:\G_NBit_REG:24:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:28:REGI|dffg:\G_NBit_REG:25:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:28:REGI|dffg:\G_NBit_REG:26:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:28:REGI|dffg:\G_NBit_REG:27:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:28:REGI|dffg:\G_NBit_REG:28:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:28:REGI|dffg:\G_NBit_REG:29:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:28:REGI|dffg:\G_NBit_REG:30:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:28:REGI|dffg:\G_NBit_REG:31:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:29:REGI
i_CLK => dffg:G_NBit_REG:0:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:1:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:2:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:3:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:4:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:5:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:6:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:7:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:8:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:9:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:10:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:11:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:12:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:13:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:14:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:15:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:16:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:17:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:18:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:19:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:20:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:21:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:22:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:23:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:24:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:25:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:26:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:27:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:28:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:29:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:30:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:31:REGI.i_CLK
i_RST => dffg:G_NBit_REG:0:REGI.i_RST
i_RST => dffg:G_NBit_REG:1:REGI.i_RST
i_RST => dffg:G_NBit_REG:2:REGI.i_RST
i_RST => dffg:G_NBit_REG:3:REGI.i_RST
i_RST => dffg:G_NBit_REG:4:REGI.i_RST
i_RST => dffg:G_NBit_REG:5:REGI.i_RST
i_RST => dffg:G_NBit_REG:6:REGI.i_RST
i_RST => dffg:G_NBit_REG:7:REGI.i_RST
i_RST => dffg:G_NBit_REG:8:REGI.i_RST
i_RST => dffg:G_NBit_REG:9:REGI.i_RST
i_RST => dffg:G_NBit_REG:10:REGI.i_RST
i_RST => dffg:G_NBit_REG:11:REGI.i_RST
i_RST => dffg:G_NBit_REG:12:REGI.i_RST
i_RST => dffg:G_NBit_REG:13:REGI.i_RST
i_RST => dffg:G_NBit_REG:14:REGI.i_RST
i_RST => dffg:G_NBit_REG:15:REGI.i_RST
i_RST => dffg:G_NBit_REG:16:REGI.i_RST
i_RST => dffg:G_NBit_REG:17:REGI.i_RST
i_RST => dffg:G_NBit_REG:18:REGI.i_RST
i_RST => dffg:G_NBit_REG:19:REGI.i_RST
i_RST => dffg:G_NBit_REG:20:REGI.i_RST
i_RST => dffg:G_NBit_REG:21:REGI.i_RST
i_RST => dffg:G_NBit_REG:22:REGI.i_RST
i_RST => dffg:G_NBit_REG:23:REGI.i_RST
i_RST => dffg:G_NBit_REG:24:REGI.i_RST
i_RST => dffg:G_NBit_REG:25:REGI.i_RST
i_RST => dffg:G_NBit_REG:26:REGI.i_RST
i_RST => dffg:G_NBit_REG:27:REGI.i_RST
i_RST => dffg:G_NBit_REG:28:REGI.i_RST
i_RST => dffg:G_NBit_REG:29:REGI.i_RST
i_RST => dffg:G_NBit_REG:30:REGI.i_RST
i_RST => dffg:G_NBit_REG:31:REGI.i_RST
i_WE => dffg:G_NBit_REG:0:REGI.i_WE
i_WE => dffg:G_NBit_REG:1:REGI.i_WE
i_WE => dffg:G_NBit_REG:2:REGI.i_WE
i_WE => dffg:G_NBit_REG:3:REGI.i_WE
i_WE => dffg:G_NBit_REG:4:REGI.i_WE
i_WE => dffg:G_NBit_REG:5:REGI.i_WE
i_WE => dffg:G_NBit_REG:6:REGI.i_WE
i_WE => dffg:G_NBit_REG:7:REGI.i_WE
i_WE => dffg:G_NBit_REG:8:REGI.i_WE
i_WE => dffg:G_NBit_REG:9:REGI.i_WE
i_WE => dffg:G_NBit_REG:10:REGI.i_WE
i_WE => dffg:G_NBit_REG:11:REGI.i_WE
i_WE => dffg:G_NBit_REG:12:REGI.i_WE
i_WE => dffg:G_NBit_REG:13:REGI.i_WE
i_WE => dffg:G_NBit_REG:14:REGI.i_WE
i_WE => dffg:G_NBit_REG:15:REGI.i_WE
i_WE => dffg:G_NBit_REG:16:REGI.i_WE
i_WE => dffg:G_NBit_REG:17:REGI.i_WE
i_WE => dffg:G_NBit_REG:18:REGI.i_WE
i_WE => dffg:G_NBit_REG:19:REGI.i_WE
i_WE => dffg:G_NBit_REG:20:REGI.i_WE
i_WE => dffg:G_NBit_REG:21:REGI.i_WE
i_WE => dffg:G_NBit_REG:22:REGI.i_WE
i_WE => dffg:G_NBit_REG:23:REGI.i_WE
i_WE => dffg:G_NBit_REG:24:REGI.i_WE
i_WE => dffg:G_NBit_REG:25:REGI.i_WE
i_WE => dffg:G_NBit_REG:26:REGI.i_WE
i_WE => dffg:G_NBit_REG:27:REGI.i_WE
i_WE => dffg:G_NBit_REG:28:REGI.i_WE
i_WE => dffg:G_NBit_REG:29:REGI.i_WE
i_WE => dffg:G_NBit_REG:30:REGI.i_WE
i_WE => dffg:G_NBit_REG:31:REGI.i_WE
i_D[0] => dffg:G_NBit_REG:0:REGI.i_D
i_D[1] => dffg:G_NBit_REG:1:REGI.i_D
i_D[2] => dffg:G_NBit_REG:2:REGI.i_D
i_D[3] => dffg:G_NBit_REG:3:REGI.i_D
i_D[4] => dffg:G_NBit_REG:4:REGI.i_D
i_D[5] => dffg:G_NBit_REG:5:REGI.i_D
i_D[6] => dffg:G_NBit_REG:6:REGI.i_D
i_D[7] => dffg:G_NBit_REG:7:REGI.i_D
i_D[8] => dffg:G_NBit_REG:8:REGI.i_D
i_D[9] => dffg:G_NBit_REG:9:REGI.i_D
i_D[10] => dffg:G_NBit_REG:10:REGI.i_D
i_D[11] => dffg:G_NBit_REG:11:REGI.i_D
i_D[12] => dffg:G_NBit_REG:12:REGI.i_D
i_D[13] => dffg:G_NBit_REG:13:REGI.i_D
i_D[14] => dffg:G_NBit_REG:14:REGI.i_D
i_D[15] => dffg:G_NBit_REG:15:REGI.i_D
i_D[16] => dffg:G_NBit_REG:16:REGI.i_D
i_D[17] => dffg:G_NBit_REG:17:REGI.i_D
i_D[18] => dffg:G_NBit_REG:18:REGI.i_D
i_D[19] => dffg:G_NBit_REG:19:REGI.i_D
i_D[20] => dffg:G_NBit_REG:20:REGI.i_D
i_D[21] => dffg:G_NBit_REG:21:REGI.i_D
i_D[22] => dffg:G_NBit_REG:22:REGI.i_D
i_D[23] => dffg:G_NBit_REG:23:REGI.i_D
i_D[24] => dffg:G_NBit_REG:24:REGI.i_D
i_D[25] => dffg:G_NBit_REG:25:REGI.i_D
i_D[26] => dffg:G_NBit_REG:26:REGI.i_D
i_D[27] => dffg:G_NBit_REG:27:REGI.i_D
i_D[28] => dffg:G_NBit_REG:28:REGI.i_D
i_D[29] => dffg:G_NBit_REG:29:REGI.i_D
i_D[30] => dffg:G_NBit_REG:30:REGI.i_D
i_D[31] => dffg:G_NBit_REG:31:REGI.i_D
o_Q[0] <= dffg:G_NBit_REG:0:REGI.o_Q
o_Q[1] <= dffg:G_NBit_REG:1:REGI.o_Q
o_Q[2] <= dffg:G_NBit_REG:2:REGI.o_Q
o_Q[3] <= dffg:G_NBit_REG:3:REGI.o_Q
o_Q[4] <= dffg:G_NBit_REG:4:REGI.o_Q
o_Q[5] <= dffg:G_NBit_REG:5:REGI.o_Q
o_Q[6] <= dffg:G_NBit_REG:6:REGI.o_Q
o_Q[7] <= dffg:G_NBit_REG:7:REGI.o_Q
o_Q[8] <= dffg:G_NBit_REG:8:REGI.o_Q
o_Q[9] <= dffg:G_NBit_REG:9:REGI.o_Q
o_Q[10] <= dffg:G_NBit_REG:10:REGI.o_Q
o_Q[11] <= dffg:G_NBit_REG:11:REGI.o_Q
o_Q[12] <= dffg:G_NBit_REG:12:REGI.o_Q
o_Q[13] <= dffg:G_NBit_REG:13:REGI.o_Q
o_Q[14] <= dffg:G_NBit_REG:14:REGI.o_Q
o_Q[15] <= dffg:G_NBit_REG:15:REGI.o_Q
o_Q[16] <= dffg:G_NBit_REG:16:REGI.o_Q
o_Q[17] <= dffg:G_NBit_REG:17:REGI.o_Q
o_Q[18] <= dffg:G_NBit_REG:18:REGI.o_Q
o_Q[19] <= dffg:G_NBit_REG:19:REGI.o_Q
o_Q[20] <= dffg:G_NBit_REG:20:REGI.o_Q
o_Q[21] <= dffg:G_NBit_REG:21:REGI.o_Q
o_Q[22] <= dffg:G_NBit_REG:22:REGI.o_Q
o_Q[23] <= dffg:G_NBit_REG:23:REGI.o_Q
o_Q[24] <= dffg:G_NBit_REG:24:REGI.o_Q
o_Q[25] <= dffg:G_NBit_REG:25:REGI.o_Q
o_Q[26] <= dffg:G_NBit_REG:26:REGI.o_Q
o_Q[27] <= dffg:G_NBit_REG:27:REGI.o_Q
o_Q[28] <= dffg:G_NBit_REG:28:REGI.o_Q
o_Q[29] <= dffg:G_NBit_REG:29:REGI.o_Q
o_Q[30] <= dffg:G_NBit_REG:30:REGI.o_Q
o_Q[31] <= dffg:G_NBit_REG:31:REGI.o_Q


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:29:REGI|dffg:\G_NBit_REG:0:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:29:REGI|dffg:\G_NBit_REG:1:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:29:REGI|dffg:\G_NBit_REG:2:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:29:REGI|dffg:\G_NBit_REG:3:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:29:REGI|dffg:\G_NBit_REG:4:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:29:REGI|dffg:\G_NBit_REG:5:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:29:REGI|dffg:\G_NBit_REG:6:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:29:REGI|dffg:\G_NBit_REG:7:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:29:REGI|dffg:\G_NBit_REG:8:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:29:REGI|dffg:\G_NBit_REG:9:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:29:REGI|dffg:\G_NBit_REG:10:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:29:REGI|dffg:\G_NBit_REG:11:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:29:REGI|dffg:\G_NBit_REG:12:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:29:REGI|dffg:\G_NBit_REG:13:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:29:REGI|dffg:\G_NBit_REG:14:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:29:REGI|dffg:\G_NBit_REG:15:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:29:REGI|dffg:\G_NBit_REG:16:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:29:REGI|dffg:\G_NBit_REG:17:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:29:REGI|dffg:\G_NBit_REG:18:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:29:REGI|dffg:\G_NBit_REG:19:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:29:REGI|dffg:\G_NBit_REG:20:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:29:REGI|dffg:\G_NBit_REG:21:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:29:REGI|dffg:\G_NBit_REG:22:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:29:REGI|dffg:\G_NBit_REG:23:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:29:REGI|dffg:\G_NBit_REG:24:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:29:REGI|dffg:\G_NBit_REG:25:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:29:REGI|dffg:\G_NBit_REG:26:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:29:REGI|dffg:\G_NBit_REG:27:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:29:REGI|dffg:\G_NBit_REG:28:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:29:REGI|dffg:\G_NBit_REG:29:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:29:REGI|dffg:\G_NBit_REG:30:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:29:REGI|dffg:\G_NBit_REG:31:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:30:REGI
i_CLK => dffg:G_NBit_REG:0:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:1:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:2:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:3:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:4:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:5:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:6:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:7:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:8:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:9:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:10:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:11:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:12:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:13:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:14:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:15:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:16:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:17:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:18:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:19:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:20:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:21:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:22:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:23:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:24:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:25:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:26:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:27:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:28:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:29:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:30:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:31:REGI.i_CLK
i_RST => dffg:G_NBit_REG:0:REGI.i_RST
i_RST => dffg:G_NBit_REG:1:REGI.i_RST
i_RST => dffg:G_NBit_REG:2:REGI.i_RST
i_RST => dffg:G_NBit_REG:3:REGI.i_RST
i_RST => dffg:G_NBit_REG:4:REGI.i_RST
i_RST => dffg:G_NBit_REG:5:REGI.i_RST
i_RST => dffg:G_NBit_REG:6:REGI.i_RST
i_RST => dffg:G_NBit_REG:7:REGI.i_RST
i_RST => dffg:G_NBit_REG:8:REGI.i_RST
i_RST => dffg:G_NBit_REG:9:REGI.i_RST
i_RST => dffg:G_NBit_REG:10:REGI.i_RST
i_RST => dffg:G_NBit_REG:11:REGI.i_RST
i_RST => dffg:G_NBit_REG:12:REGI.i_RST
i_RST => dffg:G_NBit_REG:13:REGI.i_RST
i_RST => dffg:G_NBit_REG:14:REGI.i_RST
i_RST => dffg:G_NBit_REG:15:REGI.i_RST
i_RST => dffg:G_NBit_REG:16:REGI.i_RST
i_RST => dffg:G_NBit_REG:17:REGI.i_RST
i_RST => dffg:G_NBit_REG:18:REGI.i_RST
i_RST => dffg:G_NBit_REG:19:REGI.i_RST
i_RST => dffg:G_NBit_REG:20:REGI.i_RST
i_RST => dffg:G_NBit_REG:21:REGI.i_RST
i_RST => dffg:G_NBit_REG:22:REGI.i_RST
i_RST => dffg:G_NBit_REG:23:REGI.i_RST
i_RST => dffg:G_NBit_REG:24:REGI.i_RST
i_RST => dffg:G_NBit_REG:25:REGI.i_RST
i_RST => dffg:G_NBit_REG:26:REGI.i_RST
i_RST => dffg:G_NBit_REG:27:REGI.i_RST
i_RST => dffg:G_NBit_REG:28:REGI.i_RST
i_RST => dffg:G_NBit_REG:29:REGI.i_RST
i_RST => dffg:G_NBit_REG:30:REGI.i_RST
i_RST => dffg:G_NBit_REG:31:REGI.i_RST
i_WE => dffg:G_NBit_REG:0:REGI.i_WE
i_WE => dffg:G_NBit_REG:1:REGI.i_WE
i_WE => dffg:G_NBit_REG:2:REGI.i_WE
i_WE => dffg:G_NBit_REG:3:REGI.i_WE
i_WE => dffg:G_NBit_REG:4:REGI.i_WE
i_WE => dffg:G_NBit_REG:5:REGI.i_WE
i_WE => dffg:G_NBit_REG:6:REGI.i_WE
i_WE => dffg:G_NBit_REG:7:REGI.i_WE
i_WE => dffg:G_NBit_REG:8:REGI.i_WE
i_WE => dffg:G_NBit_REG:9:REGI.i_WE
i_WE => dffg:G_NBit_REG:10:REGI.i_WE
i_WE => dffg:G_NBit_REG:11:REGI.i_WE
i_WE => dffg:G_NBit_REG:12:REGI.i_WE
i_WE => dffg:G_NBit_REG:13:REGI.i_WE
i_WE => dffg:G_NBit_REG:14:REGI.i_WE
i_WE => dffg:G_NBit_REG:15:REGI.i_WE
i_WE => dffg:G_NBit_REG:16:REGI.i_WE
i_WE => dffg:G_NBit_REG:17:REGI.i_WE
i_WE => dffg:G_NBit_REG:18:REGI.i_WE
i_WE => dffg:G_NBit_REG:19:REGI.i_WE
i_WE => dffg:G_NBit_REG:20:REGI.i_WE
i_WE => dffg:G_NBit_REG:21:REGI.i_WE
i_WE => dffg:G_NBit_REG:22:REGI.i_WE
i_WE => dffg:G_NBit_REG:23:REGI.i_WE
i_WE => dffg:G_NBit_REG:24:REGI.i_WE
i_WE => dffg:G_NBit_REG:25:REGI.i_WE
i_WE => dffg:G_NBit_REG:26:REGI.i_WE
i_WE => dffg:G_NBit_REG:27:REGI.i_WE
i_WE => dffg:G_NBit_REG:28:REGI.i_WE
i_WE => dffg:G_NBit_REG:29:REGI.i_WE
i_WE => dffg:G_NBit_REG:30:REGI.i_WE
i_WE => dffg:G_NBit_REG:31:REGI.i_WE
i_D[0] => dffg:G_NBit_REG:0:REGI.i_D
i_D[1] => dffg:G_NBit_REG:1:REGI.i_D
i_D[2] => dffg:G_NBit_REG:2:REGI.i_D
i_D[3] => dffg:G_NBit_REG:3:REGI.i_D
i_D[4] => dffg:G_NBit_REG:4:REGI.i_D
i_D[5] => dffg:G_NBit_REG:5:REGI.i_D
i_D[6] => dffg:G_NBit_REG:6:REGI.i_D
i_D[7] => dffg:G_NBit_REG:7:REGI.i_D
i_D[8] => dffg:G_NBit_REG:8:REGI.i_D
i_D[9] => dffg:G_NBit_REG:9:REGI.i_D
i_D[10] => dffg:G_NBit_REG:10:REGI.i_D
i_D[11] => dffg:G_NBit_REG:11:REGI.i_D
i_D[12] => dffg:G_NBit_REG:12:REGI.i_D
i_D[13] => dffg:G_NBit_REG:13:REGI.i_D
i_D[14] => dffg:G_NBit_REG:14:REGI.i_D
i_D[15] => dffg:G_NBit_REG:15:REGI.i_D
i_D[16] => dffg:G_NBit_REG:16:REGI.i_D
i_D[17] => dffg:G_NBit_REG:17:REGI.i_D
i_D[18] => dffg:G_NBit_REG:18:REGI.i_D
i_D[19] => dffg:G_NBit_REG:19:REGI.i_D
i_D[20] => dffg:G_NBit_REG:20:REGI.i_D
i_D[21] => dffg:G_NBit_REG:21:REGI.i_D
i_D[22] => dffg:G_NBit_REG:22:REGI.i_D
i_D[23] => dffg:G_NBit_REG:23:REGI.i_D
i_D[24] => dffg:G_NBit_REG:24:REGI.i_D
i_D[25] => dffg:G_NBit_REG:25:REGI.i_D
i_D[26] => dffg:G_NBit_REG:26:REGI.i_D
i_D[27] => dffg:G_NBit_REG:27:REGI.i_D
i_D[28] => dffg:G_NBit_REG:28:REGI.i_D
i_D[29] => dffg:G_NBit_REG:29:REGI.i_D
i_D[30] => dffg:G_NBit_REG:30:REGI.i_D
i_D[31] => dffg:G_NBit_REG:31:REGI.i_D
o_Q[0] <= dffg:G_NBit_REG:0:REGI.o_Q
o_Q[1] <= dffg:G_NBit_REG:1:REGI.o_Q
o_Q[2] <= dffg:G_NBit_REG:2:REGI.o_Q
o_Q[3] <= dffg:G_NBit_REG:3:REGI.o_Q
o_Q[4] <= dffg:G_NBit_REG:4:REGI.o_Q
o_Q[5] <= dffg:G_NBit_REG:5:REGI.o_Q
o_Q[6] <= dffg:G_NBit_REG:6:REGI.o_Q
o_Q[7] <= dffg:G_NBit_REG:7:REGI.o_Q
o_Q[8] <= dffg:G_NBit_REG:8:REGI.o_Q
o_Q[9] <= dffg:G_NBit_REG:9:REGI.o_Q
o_Q[10] <= dffg:G_NBit_REG:10:REGI.o_Q
o_Q[11] <= dffg:G_NBit_REG:11:REGI.o_Q
o_Q[12] <= dffg:G_NBit_REG:12:REGI.o_Q
o_Q[13] <= dffg:G_NBit_REG:13:REGI.o_Q
o_Q[14] <= dffg:G_NBit_REG:14:REGI.o_Q
o_Q[15] <= dffg:G_NBit_REG:15:REGI.o_Q
o_Q[16] <= dffg:G_NBit_REG:16:REGI.o_Q
o_Q[17] <= dffg:G_NBit_REG:17:REGI.o_Q
o_Q[18] <= dffg:G_NBit_REG:18:REGI.o_Q
o_Q[19] <= dffg:G_NBit_REG:19:REGI.o_Q
o_Q[20] <= dffg:G_NBit_REG:20:REGI.o_Q
o_Q[21] <= dffg:G_NBit_REG:21:REGI.o_Q
o_Q[22] <= dffg:G_NBit_REG:22:REGI.o_Q
o_Q[23] <= dffg:G_NBit_REG:23:REGI.o_Q
o_Q[24] <= dffg:G_NBit_REG:24:REGI.o_Q
o_Q[25] <= dffg:G_NBit_REG:25:REGI.o_Q
o_Q[26] <= dffg:G_NBit_REG:26:REGI.o_Q
o_Q[27] <= dffg:G_NBit_REG:27:REGI.o_Q
o_Q[28] <= dffg:G_NBit_REG:28:REGI.o_Q
o_Q[29] <= dffg:G_NBit_REG:29:REGI.o_Q
o_Q[30] <= dffg:G_NBit_REG:30:REGI.o_Q
o_Q[31] <= dffg:G_NBit_REG:31:REGI.o_Q


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:30:REGI|dffg:\G_NBit_REG:0:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:30:REGI|dffg:\G_NBit_REG:1:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:30:REGI|dffg:\G_NBit_REG:2:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:30:REGI|dffg:\G_NBit_REG:3:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:30:REGI|dffg:\G_NBit_REG:4:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:30:REGI|dffg:\G_NBit_REG:5:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:30:REGI|dffg:\G_NBit_REG:6:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:30:REGI|dffg:\G_NBit_REG:7:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:30:REGI|dffg:\G_NBit_REG:8:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:30:REGI|dffg:\G_NBit_REG:9:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:30:REGI|dffg:\G_NBit_REG:10:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:30:REGI|dffg:\G_NBit_REG:11:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:30:REGI|dffg:\G_NBit_REG:12:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:30:REGI|dffg:\G_NBit_REG:13:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:30:REGI|dffg:\G_NBit_REG:14:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:30:REGI|dffg:\G_NBit_REG:15:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:30:REGI|dffg:\G_NBit_REG:16:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:30:REGI|dffg:\G_NBit_REG:17:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:30:REGI|dffg:\G_NBit_REG:18:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:30:REGI|dffg:\G_NBit_REG:19:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:30:REGI|dffg:\G_NBit_REG:20:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:30:REGI|dffg:\G_NBit_REG:21:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:30:REGI|dffg:\G_NBit_REG:22:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:30:REGI|dffg:\G_NBit_REG:23:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:30:REGI|dffg:\G_NBit_REG:24:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:30:REGI|dffg:\G_NBit_REG:25:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:30:REGI|dffg:\G_NBit_REG:26:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:30:REGI|dffg:\G_NBit_REG:27:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:30:REGI|dffg:\G_NBit_REG:28:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:30:REGI|dffg:\G_NBit_REG:29:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:30:REGI|dffg:\G_NBit_REG:30:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:30:REGI|dffg:\G_NBit_REG:31:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:31:REGI
i_CLK => dffg:G_NBit_REG:0:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:1:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:2:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:3:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:4:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:5:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:6:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:7:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:8:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:9:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:10:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:11:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:12:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:13:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:14:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:15:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:16:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:17:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:18:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:19:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:20:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:21:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:22:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:23:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:24:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:25:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:26:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:27:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:28:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:29:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:30:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:31:REGI.i_CLK
i_RST => dffg:G_NBit_REG:0:REGI.i_RST
i_RST => dffg:G_NBit_REG:1:REGI.i_RST
i_RST => dffg:G_NBit_REG:2:REGI.i_RST
i_RST => dffg:G_NBit_REG:3:REGI.i_RST
i_RST => dffg:G_NBit_REG:4:REGI.i_RST
i_RST => dffg:G_NBit_REG:5:REGI.i_RST
i_RST => dffg:G_NBit_REG:6:REGI.i_RST
i_RST => dffg:G_NBit_REG:7:REGI.i_RST
i_RST => dffg:G_NBit_REG:8:REGI.i_RST
i_RST => dffg:G_NBit_REG:9:REGI.i_RST
i_RST => dffg:G_NBit_REG:10:REGI.i_RST
i_RST => dffg:G_NBit_REG:11:REGI.i_RST
i_RST => dffg:G_NBit_REG:12:REGI.i_RST
i_RST => dffg:G_NBit_REG:13:REGI.i_RST
i_RST => dffg:G_NBit_REG:14:REGI.i_RST
i_RST => dffg:G_NBit_REG:15:REGI.i_RST
i_RST => dffg:G_NBit_REG:16:REGI.i_RST
i_RST => dffg:G_NBit_REG:17:REGI.i_RST
i_RST => dffg:G_NBit_REG:18:REGI.i_RST
i_RST => dffg:G_NBit_REG:19:REGI.i_RST
i_RST => dffg:G_NBit_REG:20:REGI.i_RST
i_RST => dffg:G_NBit_REG:21:REGI.i_RST
i_RST => dffg:G_NBit_REG:22:REGI.i_RST
i_RST => dffg:G_NBit_REG:23:REGI.i_RST
i_RST => dffg:G_NBit_REG:24:REGI.i_RST
i_RST => dffg:G_NBit_REG:25:REGI.i_RST
i_RST => dffg:G_NBit_REG:26:REGI.i_RST
i_RST => dffg:G_NBit_REG:27:REGI.i_RST
i_RST => dffg:G_NBit_REG:28:REGI.i_RST
i_RST => dffg:G_NBit_REG:29:REGI.i_RST
i_RST => dffg:G_NBit_REG:30:REGI.i_RST
i_RST => dffg:G_NBit_REG:31:REGI.i_RST
i_WE => dffg:G_NBit_REG:0:REGI.i_WE
i_WE => dffg:G_NBit_REG:1:REGI.i_WE
i_WE => dffg:G_NBit_REG:2:REGI.i_WE
i_WE => dffg:G_NBit_REG:3:REGI.i_WE
i_WE => dffg:G_NBit_REG:4:REGI.i_WE
i_WE => dffg:G_NBit_REG:5:REGI.i_WE
i_WE => dffg:G_NBit_REG:6:REGI.i_WE
i_WE => dffg:G_NBit_REG:7:REGI.i_WE
i_WE => dffg:G_NBit_REG:8:REGI.i_WE
i_WE => dffg:G_NBit_REG:9:REGI.i_WE
i_WE => dffg:G_NBit_REG:10:REGI.i_WE
i_WE => dffg:G_NBit_REG:11:REGI.i_WE
i_WE => dffg:G_NBit_REG:12:REGI.i_WE
i_WE => dffg:G_NBit_REG:13:REGI.i_WE
i_WE => dffg:G_NBit_REG:14:REGI.i_WE
i_WE => dffg:G_NBit_REG:15:REGI.i_WE
i_WE => dffg:G_NBit_REG:16:REGI.i_WE
i_WE => dffg:G_NBit_REG:17:REGI.i_WE
i_WE => dffg:G_NBit_REG:18:REGI.i_WE
i_WE => dffg:G_NBit_REG:19:REGI.i_WE
i_WE => dffg:G_NBit_REG:20:REGI.i_WE
i_WE => dffg:G_NBit_REG:21:REGI.i_WE
i_WE => dffg:G_NBit_REG:22:REGI.i_WE
i_WE => dffg:G_NBit_REG:23:REGI.i_WE
i_WE => dffg:G_NBit_REG:24:REGI.i_WE
i_WE => dffg:G_NBit_REG:25:REGI.i_WE
i_WE => dffg:G_NBit_REG:26:REGI.i_WE
i_WE => dffg:G_NBit_REG:27:REGI.i_WE
i_WE => dffg:G_NBit_REG:28:REGI.i_WE
i_WE => dffg:G_NBit_REG:29:REGI.i_WE
i_WE => dffg:G_NBit_REG:30:REGI.i_WE
i_WE => dffg:G_NBit_REG:31:REGI.i_WE
i_D[0] => dffg:G_NBit_REG:0:REGI.i_D
i_D[1] => dffg:G_NBit_REG:1:REGI.i_D
i_D[2] => dffg:G_NBit_REG:2:REGI.i_D
i_D[3] => dffg:G_NBit_REG:3:REGI.i_D
i_D[4] => dffg:G_NBit_REG:4:REGI.i_D
i_D[5] => dffg:G_NBit_REG:5:REGI.i_D
i_D[6] => dffg:G_NBit_REG:6:REGI.i_D
i_D[7] => dffg:G_NBit_REG:7:REGI.i_D
i_D[8] => dffg:G_NBit_REG:8:REGI.i_D
i_D[9] => dffg:G_NBit_REG:9:REGI.i_D
i_D[10] => dffg:G_NBit_REG:10:REGI.i_D
i_D[11] => dffg:G_NBit_REG:11:REGI.i_D
i_D[12] => dffg:G_NBit_REG:12:REGI.i_D
i_D[13] => dffg:G_NBit_REG:13:REGI.i_D
i_D[14] => dffg:G_NBit_REG:14:REGI.i_D
i_D[15] => dffg:G_NBit_REG:15:REGI.i_D
i_D[16] => dffg:G_NBit_REG:16:REGI.i_D
i_D[17] => dffg:G_NBit_REG:17:REGI.i_D
i_D[18] => dffg:G_NBit_REG:18:REGI.i_D
i_D[19] => dffg:G_NBit_REG:19:REGI.i_D
i_D[20] => dffg:G_NBit_REG:20:REGI.i_D
i_D[21] => dffg:G_NBit_REG:21:REGI.i_D
i_D[22] => dffg:G_NBit_REG:22:REGI.i_D
i_D[23] => dffg:G_NBit_REG:23:REGI.i_D
i_D[24] => dffg:G_NBit_REG:24:REGI.i_D
i_D[25] => dffg:G_NBit_REG:25:REGI.i_D
i_D[26] => dffg:G_NBit_REG:26:REGI.i_D
i_D[27] => dffg:G_NBit_REG:27:REGI.i_D
i_D[28] => dffg:G_NBit_REG:28:REGI.i_D
i_D[29] => dffg:G_NBit_REG:29:REGI.i_D
i_D[30] => dffg:G_NBit_REG:30:REGI.i_D
i_D[31] => dffg:G_NBit_REG:31:REGI.i_D
o_Q[0] <= dffg:G_NBit_REG:0:REGI.o_Q
o_Q[1] <= dffg:G_NBit_REG:1:REGI.o_Q
o_Q[2] <= dffg:G_NBit_REG:2:REGI.o_Q
o_Q[3] <= dffg:G_NBit_REG:3:REGI.o_Q
o_Q[4] <= dffg:G_NBit_REG:4:REGI.o_Q
o_Q[5] <= dffg:G_NBit_REG:5:REGI.o_Q
o_Q[6] <= dffg:G_NBit_REG:6:REGI.o_Q
o_Q[7] <= dffg:G_NBit_REG:7:REGI.o_Q
o_Q[8] <= dffg:G_NBit_REG:8:REGI.o_Q
o_Q[9] <= dffg:G_NBit_REG:9:REGI.o_Q
o_Q[10] <= dffg:G_NBit_REG:10:REGI.o_Q
o_Q[11] <= dffg:G_NBit_REG:11:REGI.o_Q
o_Q[12] <= dffg:G_NBit_REG:12:REGI.o_Q
o_Q[13] <= dffg:G_NBit_REG:13:REGI.o_Q
o_Q[14] <= dffg:G_NBit_REG:14:REGI.o_Q
o_Q[15] <= dffg:G_NBit_REG:15:REGI.o_Q
o_Q[16] <= dffg:G_NBit_REG:16:REGI.o_Q
o_Q[17] <= dffg:G_NBit_REG:17:REGI.o_Q
o_Q[18] <= dffg:G_NBit_REG:18:REGI.o_Q
o_Q[19] <= dffg:G_NBit_REG:19:REGI.o_Q
o_Q[20] <= dffg:G_NBit_REG:20:REGI.o_Q
o_Q[21] <= dffg:G_NBit_REG:21:REGI.o_Q
o_Q[22] <= dffg:G_NBit_REG:22:REGI.o_Q
o_Q[23] <= dffg:G_NBit_REG:23:REGI.o_Q
o_Q[24] <= dffg:G_NBit_REG:24:REGI.o_Q
o_Q[25] <= dffg:G_NBit_REG:25:REGI.o_Q
o_Q[26] <= dffg:G_NBit_REG:26:REGI.o_Q
o_Q[27] <= dffg:G_NBit_REG:27:REGI.o_Q
o_Q[28] <= dffg:G_NBit_REG:28:REGI.o_Q
o_Q[29] <= dffg:G_NBit_REG:29:REGI.o_Q
o_Q[30] <= dffg:G_NBit_REG:30:REGI.o_Q
o_Q[31] <= dffg:G_NBit_REG:31:REGI.o_Q


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:31:REGI|dffg:\G_NBit_REG:0:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:31:REGI|dffg:\G_NBit_REG:1:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:31:REGI|dffg:\G_NBit_REG:2:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:31:REGI|dffg:\G_NBit_REG:3:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:31:REGI|dffg:\G_NBit_REG:4:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:31:REGI|dffg:\G_NBit_REG:5:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:31:REGI|dffg:\G_NBit_REG:6:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:31:REGI|dffg:\G_NBit_REG:7:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:31:REGI|dffg:\G_NBit_REG:8:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:31:REGI|dffg:\G_NBit_REG:9:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:31:REGI|dffg:\G_NBit_REG:10:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:31:REGI|dffg:\G_NBit_REG:11:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:31:REGI|dffg:\G_NBit_REG:12:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:31:REGI|dffg:\G_NBit_REG:13:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:31:REGI|dffg:\G_NBit_REG:14:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:31:REGI|dffg:\G_NBit_REG:15:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:31:REGI|dffg:\G_NBit_REG:16:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:31:REGI|dffg:\G_NBit_REG:17:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:31:REGI|dffg:\G_NBit_REG:18:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:31:REGI|dffg:\G_NBit_REG:19:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:31:REGI|dffg:\G_NBit_REG:20:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:31:REGI|dffg:\G_NBit_REG:21:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:31:REGI|dffg:\G_NBit_REG:22:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:31:REGI|dffg:\G_NBit_REG:23:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:31:REGI|dffg:\G_NBit_REG:24:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:31:REGI|dffg:\G_NBit_REG:25:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:31:REGI|dffg:\G_NBit_REG:26:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:31:REGI|dffg:\G_NBit_REG:27:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:31:REGI|dffg:\G_NBit_REG:28:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:31:REGI|dffg:\G_NBit_REG:29:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:31:REGI|dffg:\G_NBit_REG:30:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|reg_N:\G_NBit_REG:31:REGI|dffg:\G_NBit_REG:31:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|mux32t1_32:MUX1
i_S[0] => Mux0.IN4
i_S[0] => Mux1.IN4
i_S[0] => Mux2.IN4
i_S[0] => Mux3.IN4
i_S[0] => Mux4.IN4
i_S[0] => Mux5.IN4
i_S[0] => Mux6.IN4
i_S[0] => Mux7.IN4
i_S[0] => Mux8.IN4
i_S[0] => Mux9.IN4
i_S[0] => Mux10.IN4
i_S[0] => Mux11.IN4
i_S[0] => Mux12.IN4
i_S[0] => Mux13.IN4
i_S[0] => Mux14.IN4
i_S[0] => Mux15.IN4
i_S[0] => Mux16.IN4
i_S[0] => Mux17.IN4
i_S[0] => Mux18.IN4
i_S[0] => Mux19.IN4
i_S[0] => Mux20.IN4
i_S[0] => Mux21.IN4
i_S[0] => Mux22.IN4
i_S[0] => Mux23.IN4
i_S[0] => Mux24.IN4
i_S[0] => Mux25.IN4
i_S[0] => Mux26.IN4
i_S[0] => Mux27.IN4
i_S[0] => Mux28.IN4
i_S[0] => Mux29.IN4
i_S[0] => Mux30.IN4
i_S[0] => Mux31.IN4
i_S[1] => Mux0.IN3
i_S[1] => Mux1.IN3
i_S[1] => Mux2.IN3
i_S[1] => Mux3.IN3
i_S[1] => Mux4.IN3
i_S[1] => Mux5.IN3
i_S[1] => Mux6.IN3
i_S[1] => Mux7.IN3
i_S[1] => Mux8.IN3
i_S[1] => Mux9.IN3
i_S[1] => Mux10.IN3
i_S[1] => Mux11.IN3
i_S[1] => Mux12.IN3
i_S[1] => Mux13.IN3
i_S[1] => Mux14.IN3
i_S[1] => Mux15.IN3
i_S[1] => Mux16.IN3
i_S[1] => Mux17.IN3
i_S[1] => Mux18.IN3
i_S[1] => Mux19.IN3
i_S[1] => Mux20.IN3
i_S[1] => Mux21.IN3
i_S[1] => Mux22.IN3
i_S[1] => Mux23.IN3
i_S[1] => Mux24.IN3
i_S[1] => Mux25.IN3
i_S[1] => Mux26.IN3
i_S[1] => Mux27.IN3
i_S[1] => Mux28.IN3
i_S[1] => Mux29.IN3
i_S[1] => Mux30.IN3
i_S[1] => Mux31.IN3
i_S[2] => Mux0.IN2
i_S[2] => Mux1.IN2
i_S[2] => Mux2.IN2
i_S[2] => Mux3.IN2
i_S[2] => Mux4.IN2
i_S[2] => Mux5.IN2
i_S[2] => Mux6.IN2
i_S[2] => Mux7.IN2
i_S[2] => Mux8.IN2
i_S[2] => Mux9.IN2
i_S[2] => Mux10.IN2
i_S[2] => Mux11.IN2
i_S[2] => Mux12.IN2
i_S[2] => Mux13.IN2
i_S[2] => Mux14.IN2
i_S[2] => Mux15.IN2
i_S[2] => Mux16.IN2
i_S[2] => Mux17.IN2
i_S[2] => Mux18.IN2
i_S[2] => Mux19.IN2
i_S[2] => Mux20.IN2
i_S[2] => Mux21.IN2
i_S[2] => Mux22.IN2
i_S[2] => Mux23.IN2
i_S[2] => Mux24.IN2
i_S[2] => Mux25.IN2
i_S[2] => Mux26.IN2
i_S[2] => Mux27.IN2
i_S[2] => Mux28.IN2
i_S[2] => Mux29.IN2
i_S[2] => Mux30.IN2
i_S[2] => Mux31.IN2
i_S[3] => Mux0.IN1
i_S[3] => Mux1.IN1
i_S[3] => Mux2.IN1
i_S[3] => Mux3.IN1
i_S[3] => Mux4.IN1
i_S[3] => Mux5.IN1
i_S[3] => Mux6.IN1
i_S[3] => Mux7.IN1
i_S[3] => Mux8.IN1
i_S[3] => Mux9.IN1
i_S[3] => Mux10.IN1
i_S[3] => Mux11.IN1
i_S[3] => Mux12.IN1
i_S[3] => Mux13.IN1
i_S[3] => Mux14.IN1
i_S[3] => Mux15.IN1
i_S[3] => Mux16.IN1
i_S[3] => Mux17.IN1
i_S[3] => Mux18.IN1
i_S[3] => Mux19.IN1
i_S[3] => Mux20.IN1
i_S[3] => Mux21.IN1
i_S[3] => Mux22.IN1
i_S[3] => Mux23.IN1
i_S[3] => Mux24.IN1
i_S[3] => Mux25.IN1
i_S[3] => Mux26.IN1
i_S[3] => Mux27.IN1
i_S[3] => Mux28.IN1
i_S[3] => Mux29.IN1
i_S[3] => Mux30.IN1
i_S[3] => Mux31.IN1
i_S[4] => Mux0.IN0
i_S[4] => Mux1.IN0
i_S[4] => Mux2.IN0
i_S[4] => Mux3.IN0
i_S[4] => Mux4.IN0
i_S[4] => Mux5.IN0
i_S[4] => Mux6.IN0
i_S[4] => Mux7.IN0
i_S[4] => Mux8.IN0
i_S[4] => Mux9.IN0
i_S[4] => Mux10.IN0
i_S[4] => Mux11.IN0
i_S[4] => Mux12.IN0
i_S[4] => Mux13.IN0
i_S[4] => Mux14.IN0
i_S[4] => Mux15.IN0
i_S[4] => Mux16.IN0
i_S[4] => Mux17.IN0
i_S[4] => Mux18.IN0
i_S[4] => Mux19.IN0
i_S[4] => Mux20.IN0
i_S[4] => Mux21.IN0
i_S[4] => Mux22.IN0
i_S[4] => Mux23.IN0
i_S[4] => Mux24.IN0
i_S[4] => Mux25.IN0
i_S[4] => Mux26.IN0
i_S[4] => Mux27.IN0
i_S[4] => Mux28.IN0
i_S[4] => Mux29.IN0
i_S[4] => Mux30.IN0
i_S[4] => Mux31.IN0
i_D[31][0] => Mux31.IN36
i_D[31][1] => Mux30.IN36
i_D[31][2] => Mux29.IN36
i_D[31][3] => Mux28.IN36
i_D[31][4] => Mux27.IN36
i_D[31][5] => Mux26.IN36
i_D[31][6] => Mux25.IN36
i_D[31][7] => Mux24.IN36
i_D[31][8] => Mux23.IN36
i_D[31][9] => Mux22.IN36
i_D[31][10] => Mux21.IN36
i_D[31][11] => Mux20.IN36
i_D[31][12] => Mux19.IN36
i_D[31][13] => Mux18.IN36
i_D[31][14] => Mux17.IN36
i_D[31][15] => Mux16.IN36
i_D[31][16] => Mux15.IN36
i_D[31][17] => Mux14.IN36
i_D[31][18] => Mux13.IN36
i_D[31][19] => Mux12.IN36
i_D[31][20] => Mux11.IN36
i_D[31][21] => Mux10.IN36
i_D[31][22] => Mux9.IN36
i_D[31][23] => Mux8.IN36
i_D[31][24] => Mux7.IN36
i_D[31][25] => Mux6.IN36
i_D[31][26] => Mux5.IN36
i_D[31][27] => Mux4.IN36
i_D[31][28] => Mux3.IN36
i_D[31][29] => Mux2.IN36
i_D[31][30] => Mux1.IN36
i_D[31][31] => Mux0.IN36
i_D[30][0] => Mux31.IN35
i_D[30][1] => Mux30.IN35
i_D[30][2] => Mux29.IN35
i_D[30][3] => Mux28.IN35
i_D[30][4] => Mux27.IN35
i_D[30][5] => Mux26.IN35
i_D[30][6] => Mux25.IN35
i_D[30][7] => Mux24.IN35
i_D[30][8] => Mux23.IN35
i_D[30][9] => Mux22.IN35
i_D[30][10] => Mux21.IN35
i_D[30][11] => Mux20.IN35
i_D[30][12] => Mux19.IN35
i_D[30][13] => Mux18.IN35
i_D[30][14] => Mux17.IN35
i_D[30][15] => Mux16.IN35
i_D[30][16] => Mux15.IN35
i_D[30][17] => Mux14.IN35
i_D[30][18] => Mux13.IN35
i_D[30][19] => Mux12.IN35
i_D[30][20] => Mux11.IN35
i_D[30][21] => Mux10.IN35
i_D[30][22] => Mux9.IN35
i_D[30][23] => Mux8.IN35
i_D[30][24] => Mux7.IN35
i_D[30][25] => Mux6.IN35
i_D[30][26] => Mux5.IN35
i_D[30][27] => Mux4.IN35
i_D[30][28] => Mux3.IN35
i_D[30][29] => Mux2.IN35
i_D[30][30] => Mux1.IN35
i_D[30][31] => Mux0.IN35
i_D[29][0] => Mux31.IN34
i_D[29][1] => Mux30.IN34
i_D[29][2] => Mux29.IN34
i_D[29][3] => Mux28.IN34
i_D[29][4] => Mux27.IN34
i_D[29][5] => Mux26.IN34
i_D[29][6] => Mux25.IN34
i_D[29][7] => Mux24.IN34
i_D[29][8] => Mux23.IN34
i_D[29][9] => Mux22.IN34
i_D[29][10] => Mux21.IN34
i_D[29][11] => Mux20.IN34
i_D[29][12] => Mux19.IN34
i_D[29][13] => Mux18.IN34
i_D[29][14] => Mux17.IN34
i_D[29][15] => Mux16.IN34
i_D[29][16] => Mux15.IN34
i_D[29][17] => Mux14.IN34
i_D[29][18] => Mux13.IN34
i_D[29][19] => Mux12.IN34
i_D[29][20] => Mux11.IN34
i_D[29][21] => Mux10.IN34
i_D[29][22] => Mux9.IN34
i_D[29][23] => Mux8.IN34
i_D[29][24] => Mux7.IN34
i_D[29][25] => Mux6.IN34
i_D[29][26] => Mux5.IN34
i_D[29][27] => Mux4.IN34
i_D[29][28] => Mux3.IN34
i_D[29][29] => Mux2.IN34
i_D[29][30] => Mux1.IN34
i_D[29][31] => Mux0.IN34
i_D[28][0] => Mux31.IN33
i_D[28][1] => Mux30.IN33
i_D[28][2] => Mux29.IN33
i_D[28][3] => Mux28.IN33
i_D[28][4] => Mux27.IN33
i_D[28][5] => Mux26.IN33
i_D[28][6] => Mux25.IN33
i_D[28][7] => Mux24.IN33
i_D[28][8] => Mux23.IN33
i_D[28][9] => Mux22.IN33
i_D[28][10] => Mux21.IN33
i_D[28][11] => Mux20.IN33
i_D[28][12] => Mux19.IN33
i_D[28][13] => Mux18.IN33
i_D[28][14] => Mux17.IN33
i_D[28][15] => Mux16.IN33
i_D[28][16] => Mux15.IN33
i_D[28][17] => Mux14.IN33
i_D[28][18] => Mux13.IN33
i_D[28][19] => Mux12.IN33
i_D[28][20] => Mux11.IN33
i_D[28][21] => Mux10.IN33
i_D[28][22] => Mux9.IN33
i_D[28][23] => Mux8.IN33
i_D[28][24] => Mux7.IN33
i_D[28][25] => Mux6.IN33
i_D[28][26] => Mux5.IN33
i_D[28][27] => Mux4.IN33
i_D[28][28] => Mux3.IN33
i_D[28][29] => Mux2.IN33
i_D[28][30] => Mux1.IN33
i_D[28][31] => Mux0.IN33
i_D[27][0] => Mux31.IN32
i_D[27][1] => Mux30.IN32
i_D[27][2] => Mux29.IN32
i_D[27][3] => Mux28.IN32
i_D[27][4] => Mux27.IN32
i_D[27][5] => Mux26.IN32
i_D[27][6] => Mux25.IN32
i_D[27][7] => Mux24.IN32
i_D[27][8] => Mux23.IN32
i_D[27][9] => Mux22.IN32
i_D[27][10] => Mux21.IN32
i_D[27][11] => Mux20.IN32
i_D[27][12] => Mux19.IN32
i_D[27][13] => Mux18.IN32
i_D[27][14] => Mux17.IN32
i_D[27][15] => Mux16.IN32
i_D[27][16] => Mux15.IN32
i_D[27][17] => Mux14.IN32
i_D[27][18] => Mux13.IN32
i_D[27][19] => Mux12.IN32
i_D[27][20] => Mux11.IN32
i_D[27][21] => Mux10.IN32
i_D[27][22] => Mux9.IN32
i_D[27][23] => Mux8.IN32
i_D[27][24] => Mux7.IN32
i_D[27][25] => Mux6.IN32
i_D[27][26] => Mux5.IN32
i_D[27][27] => Mux4.IN32
i_D[27][28] => Mux3.IN32
i_D[27][29] => Mux2.IN32
i_D[27][30] => Mux1.IN32
i_D[27][31] => Mux0.IN32
i_D[26][0] => Mux31.IN31
i_D[26][1] => Mux30.IN31
i_D[26][2] => Mux29.IN31
i_D[26][3] => Mux28.IN31
i_D[26][4] => Mux27.IN31
i_D[26][5] => Mux26.IN31
i_D[26][6] => Mux25.IN31
i_D[26][7] => Mux24.IN31
i_D[26][8] => Mux23.IN31
i_D[26][9] => Mux22.IN31
i_D[26][10] => Mux21.IN31
i_D[26][11] => Mux20.IN31
i_D[26][12] => Mux19.IN31
i_D[26][13] => Mux18.IN31
i_D[26][14] => Mux17.IN31
i_D[26][15] => Mux16.IN31
i_D[26][16] => Mux15.IN31
i_D[26][17] => Mux14.IN31
i_D[26][18] => Mux13.IN31
i_D[26][19] => Mux12.IN31
i_D[26][20] => Mux11.IN31
i_D[26][21] => Mux10.IN31
i_D[26][22] => Mux9.IN31
i_D[26][23] => Mux8.IN31
i_D[26][24] => Mux7.IN31
i_D[26][25] => Mux6.IN31
i_D[26][26] => Mux5.IN31
i_D[26][27] => Mux4.IN31
i_D[26][28] => Mux3.IN31
i_D[26][29] => Mux2.IN31
i_D[26][30] => Mux1.IN31
i_D[26][31] => Mux0.IN31
i_D[25][0] => Mux31.IN30
i_D[25][1] => Mux30.IN30
i_D[25][2] => Mux29.IN30
i_D[25][3] => Mux28.IN30
i_D[25][4] => Mux27.IN30
i_D[25][5] => Mux26.IN30
i_D[25][6] => Mux25.IN30
i_D[25][7] => Mux24.IN30
i_D[25][8] => Mux23.IN30
i_D[25][9] => Mux22.IN30
i_D[25][10] => Mux21.IN30
i_D[25][11] => Mux20.IN30
i_D[25][12] => Mux19.IN30
i_D[25][13] => Mux18.IN30
i_D[25][14] => Mux17.IN30
i_D[25][15] => Mux16.IN30
i_D[25][16] => Mux15.IN30
i_D[25][17] => Mux14.IN30
i_D[25][18] => Mux13.IN30
i_D[25][19] => Mux12.IN30
i_D[25][20] => Mux11.IN30
i_D[25][21] => Mux10.IN30
i_D[25][22] => Mux9.IN30
i_D[25][23] => Mux8.IN30
i_D[25][24] => Mux7.IN30
i_D[25][25] => Mux6.IN30
i_D[25][26] => Mux5.IN30
i_D[25][27] => Mux4.IN30
i_D[25][28] => Mux3.IN30
i_D[25][29] => Mux2.IN30
i_D[25][30] => Mux1.IN30
i_D[25][31] => Mux0.IN30
i_D[24][0] => Mux31.IN29
i_D[24][1] => Mux30.IN29
i_D[24][2] => Mux29.IN29
i_D[24][3] => Mux28.IN29
i_D[24][4] => Mux27.IN29
i_D[24][5] => Mux26.IN29
i_D[24][6] => Mux25.IN29
i_D[24][7] => Mux24.IN29
i_D[24][8] => Mux23.IN29
i_D[24][9] => Mux22.IN29
i_D[24][10] => Mux21.IN29
i_D[24][11] => Mux20.IN29
i_D[24][12] => Mux19.IN29
i_D[24][13] => Mux18.IN29
i_D[24][14] => Mux17.IN29
i_D[24][15] => Mux16.IN29
i_D[24][16] => Mux15.IN29
i_D[24][17] => Mux14.IN29
i_D[24][18] => Mux13.IN29
i_D[24][19] => Mux12.IN29
i_D[24][20] => Mux11.IN29
i_D[24][21] => Mux10.IN29
i_D[24][22] => Mux9.IN29
i_D[24][23] => Mux8.IN29
i_D[24][24] => Mux7.IN29
i_D[24][25] => Mux6.IN29
i_D[24][26] => Mux5.IN29
i_D[24][27] => Mux4.IN29
i_D[24][28] => Mux3.IN29
i_D[24][29] => Mux2.IN29
i_D[24][30] => Mux1.IN29
i_D[24][31] => Mux0.IN29
i_D[23][0] => Mux31.IN28
i_D[23][1] => Mux30.IN28
i_D[23][2] => Mux29.IN28
i_D[23][3] => Mux28.IN28
i_D[23][4] => Mux27.IN28
i_D[23][5] => Mux26.IN28
i_D[23][6] => Mux25.IN28
i_D[23][7] => Mux24.IN28
i_D[23][8] => Mux23.IN28
i_D[23][9] => Mux22.IN28
i_D[23][10] => Mux21.IN28
i_D[23][11] => Mux20.IN28
i_D[23][12] => Mux19.IN28
i_D[23][13] => Mux18.IN28
i_D[23][14] => Mux17.IN28
i_D[23][15] => Mux16.IN28
i_D[23][16] => Mux15.IN28
i_D[23][17] => Mux14.IN28
i_D[23][18] => Mux13.IN28
i_D[23][19] => Mux12.IN28
i_D[23][20] => Mux11.IN28
i_D[23][21] => Mux10.IN28
i_D[23][22] => Mux9.IN28
i_D[23][23] => Mux8.IN28
i_D[23][24] => Mux7.IN28
i_D[23][25] => Mux6.IN28
i_D[23][26] => Mux5.IN28
i_D[23][27] => Mux4.IN28
i_D[23][28] => Mux3.IN28
i_D[23][29] => Mux2.IN28
i_D[23][30] => Mux1.IN28
i_D[23][31] => Mux0.IN28
i_D[22][0] => Mux31.IN27
i_D[22][1] => Mux30.IN27
i_D[22][2] => Mux29.IN27
i_D[22][3] => Mux28.IN27
i_D[22][4] => Mux27.IN27
i_D[22][5] => Mux26.IN27
i_D[22][6] => Mux25.IN27
i_D[22][7] => Mux24.IN27
i_D[22][8] => Mux23.IN27
i_D[22][9] => Mux22.IN27
i_D[22][10] => Mux21.IN27
i_D[22][11] => Mux20.IN27
i_D[22][12] => Mux19.IN27
i_D[22][13] => Mux18.IN27
i_D[22][14] => Mux17.IN27
i_D[22][15] => Mux16.IN27
i_D[22][16] => Mux15.IN27
i_D[22][17] => Mux14.IN27
i_D[22][18] => Mux13.IN27
i_D[22][19] => Mux12.IN27
i_D[22][20] => Mux11.IN27
i_D[22][21] => Mux10.IN27
i_D[22][22] => Mux9.IN27
i_D[22][23] => Mux8.IN27
i_D[22][24] => Mux7.IN27
i_D[22][25] => Mux6.IN27
i_D[22][26] => Mux5.IN27
i_D[22][27] => Mux4.IN27
i_D[22][28] => Mux3.IN27
i_D[22][29] => Mux2.IN27
i_D[22][30] => Mux1.IN27
i_D[22][31] => Mux0.IN27
i_D[21][0] => Mux31.IN26
i_D[21][1] => Mux30.IN26
i_D[21][2] => Mux29.IN26
i_D[21][3] => Mux28.IN26
i_D[21][4] => Mux27.IN26
i_D[21][5] => Mux26.IN26
i_D[21][6] => Mux25.IN26
i_D[21][7] => Mux24.IN26
i_D[21][8] => Mux23.IN26
i_D[21][9] => Mux22.IN26
i_D[21][10] => Mux21.IN26
i_D[21][11] => Mux20.IN26
i_D[21][12] => Mux19.IN26
i_D[21][13] => Mux18.IN26
i_D[21][14] => Mux17.IN26
i_D[21][15] => Mux16.IN26
i_D[21][16] => Mux15.IN26
i_D[21][17] => Mux14.IN26
i_D[21][18] => Mux13.IN26
i_D[21][19] => Mux12.IN26
i_D[21][20] => Mux11.IN26
i_D[21][21] => Mux10.IN26
i_D[21][22] => Mux9.IN26
i_D[21][23] => Mux8.IN26
i_D[21][24] => Mux7.IN26
i_D[21][25] => Mux6.IN26
i_D[21][26] => Mux5.IN26
i_D[21][27] => Mux4.IN26
i_D[21][28] => Mux3.IN26
i_D[21][29] => Mux2.IN26
i_D[21][30] => Mux1.IN26
i_D[21][31] => Mux0.IN26
i_D[20][0] => Mux31.IN25
i_D[20][1] => Mux30.IN25
i_D[20][2] => Mux29.IN25
i_D[20][3] => Mux28.IN25
i_D[20][4] => Mux27.IN25
i_D[20][5] => Mux26.IN25
i_D[20][6] => Mux25.IN25
i_D[20][7] => Mux24.IN25
i_D[20][8] => Mux23.IN25
i_D[20][9] => Mux22.IN25
i_D[20][10] => Mux21.IN25
i_D[20][11] => Mux20.IN25
i_D[20][12] => Mux19.IN25
i_D[20][13] => Mux18.IN25
i_D[20][14] => Mux17.IN25
i_D[20][15] => Mux16.IN25
i_D[20][16] => Mux15.IN25
i_D[20][17] => Mux14.IN25
i_D[20][18] => Mux13.IN25
i_D[20][19] => Mux12.IN25
i_D[20][20] => Mux11.IN25
i_D[20][21] => Mux10.IN25
i_D[20][22] => Mux9.IN25
i_D[20][23] => Mux8.IN25
i_D[20][24] => Mux7.IN25
i_D[20][25] => Mux6.IN25
i_D[20][26] => Mux5.IN25
i_D[20][27] => Mux4.IN25
i_D[20][28] => Mux3.IN25
i_D[20][29] => Mux2.IN25
i_D[20][30] => Mux1.IN25
i_D[20][31] => Mux0.IN25
i_D[19][0] => Mux31.IN24
i_D[19][1] => Mux30.IN24
i_D[19][2] => Mux29.IN24
i_D[19][3] => Mux28.IN24
i_D[19][4] => Mux27.IN24
i_D[19][5] => Mux26.IN24
i_D[19][6] => Mux25.IN24
i_D[19][7] => Mux24.IN24
i_D[19][8] => Mux23.IN24
i_D[19][9] => Mux22.IN24
i_D[19][10] => Mux21.IN24
i_D[19][11] => Mux20.IN24
i_D[19][12] => Mux19.IN24
i_D[19][13] => Mux18.IN24
i_D[19][14] => Mux17.IN24
i_D[19][15] => Mux16.IN24
i_D[19][16] => Mux15.IN24
i_D[19][17] => Mux14.IN24
i_D[19][18] => Mux13.IN24
i_D[19][19] => Mux12.IN24
i_D[19][20] => Mux11.IN24
i_D[19][21] => Mux10.IN24
i_D[19][22] => Mux9.IN24
i_D[19][23] => Mux8.IN24
i_D[19][24] => Mux7.IN24
i_D[19][25] => Mux6.IN24
i_D[19][26] => Mux5.IN24
i_D[19][27] => Mux4.IN24
i_D[19][28] => Mux3.IN24
i_D[19][29] => Mux2.IN24
i_D[19][30] => Mux1.IN24
i_D[19][31] => Mux0.IN24
i_D[18][0] => Mux31.IN23
i_D[18][1] => Mux30.IN23
i_D[18][2] => Mux29.IN23
i_D[18][3] => Mux28.IN23
i_D[18][4] => Mux27.IN23
i_D[18][5] => Mux26.IN23
i_D[18][6] => Mux25.IN23
i_D[18][7] => Mux24.IN23
i_D[18][8] => Mux23.IN23
i_D[18][9] => Mux22.IN23
i_D[18][10] => Mux21.IN23
i_D[18][11] => Mux20.IN23
i_D[18][12] => Mux19.IN23
i_D[18][13] => Mux18.IN23
i_D[18][14] => Mux17.IN23
i_D[18][15] => Mux16.IN23
i_D[18][16] => Mux15.IN23
i_D[18][17] => Mux14.IN23
i_D[18][18] => Mux13.IN23
i_D[18][19] => Mux12.IN23
i_D[18][20] => Mux11.IN23
i_D[18][21] => Mux10.IN23
i_D[18][22] => Mux9.IN23
i_D[18][23] => Mux8.IN23
i_D[18][24] => Mux7.IN23
i_D[18][25] => Mux6.IN23
i_D[18][26] => Mux5.IN23
i_D[18][27] => Mux4.IN23
i_D[18][28] => Mux3.IN23
i_D[18][29] => Mux2.IN23
i_D[18][30] => Mux1.IN23
i_D[18][31] => Mux0.IN23
i_D[17][0] => Mux31.IN22
i_D[17][1] => Mux30.IN22
i_D[17][2] => Mux29.IN22
i_D[17][3] => Mux28.IN22
i_D[17][4] => Mux27.IN22
i_D[17][5] => Mux26.IN22
i_D[17][6] => Mux25.IN22
i_D[17][7] => Mux24.IN22
i_D[17][8] => Mux23.IN22
i_D[17][9] => Mux22.IN22
i_D[17][10] => Mux21.IN22
i_D[17][11] => Mux20.IN22
i_D[17][12] => Mux19.IN22
i_D[17][13] => Mux18.IN22
i_D[17][14] => Mux17.IN22
i_D[17][15] => Mux16.IN22
i_D[17][16] => Mux15.IN22
i_D[17][17] => Mux14.IN22
i_D[17][18] => Mux13.IN22
i_D[17][19] => Mux12.IN22
i_D[17][20] => Mux11.IN22
i_D[17][21] => Mux10.IN22
i_D[17][22] => Mux9.IN22
i_D[17][23] => Mux8.IN22
i_D[17][24] => Mux7.IN22
i_D[17][25] => Mux6.IN22
i_D[17][26] => Mux5.IN22
i_D[17][27] => Mux4.IN22
i_D[17][28] => Mux3.IN22
i_D[17][29] => Mux2.IN22
i_D[17][30] => Mux1.IN22
i_D[17][31] => Mux0.IN22
i_D[16][0] => Mux31.IN21
i_D[16][1] => Mux30.IN21
i_D[16][2] => Mux29.IN21
i_D[16][3] => Mux28.IN21
i_D[16][4] => Mux27.IN21
i_D[16][5] => Mux26.IN21
i_D[16][6] => Mux25.IN21
i_D[16][7] => Mux24.IN21
i_D[16][8] => Mux23.IN21
i_D[16][9] => Mux22.IN21
i_D[16][10] => Mux21.IN21
i_D[16][11] => Mux20.IN21
i_D[16][12] => Mux19.IN21
i_D[16][13] => Mux18.IN21
i_D[16][14] => Mux17.IN21
i_D[16][15] => Mux16.IN21
i_D[16][16] => Mux15.IN21
i_D[16][17] => Mux14.IN21
i_D[16][18] => Mux13.IN21
i_D[16][19] => Mux12.IN21
i_D[16][20] => Mux11.IN21
i_D[16][21] => Mux10.IN21
i_D[16][22] => Mux9.IN21
i_D[16][23] => Mux8.IN21
i_D[16][24] => Mux7.IN21
i_D[16][25] => Mux6.IN21
i_D[16][26] => Mux5.IN21
i_D[16][27] => Mux4.IN21
i_D[16][28] => Mux3.IN21
i_D[16][29] => Mux2.IN21
i_D[16][30] => Mux1.IN21
i_D[16][31] => Mux0.IN21
i_D[15][0] => Mux31.IN20
i_D[15][1] => Mux30.IN20
i_D[15][2] => Mux29.IN20
i_D[15][3] => Mux28.IN20
i_D[15][4] => Mux27.IN20
i_D[15][5] => Mux26.IN20
i_D[15][6] => Mux25.IN20
i_D[15][7] => Mux24.IN20
i_D[15][8] => Mux23.IN20
i_D[15][9] => Mux22.IN20
i_D[15][10] => Mux21.IN20
i_D[15][11] => Mux20.IN20
i_D[15][12] => Mux19.IN20
i_D[15][13] => Mux18.IN20
i_D[15][14] => Mux17.IN20
i_D[15][15] => Mux16.IN20
i_D[15][16] => Mux15.IN20
i_D[15][17] => Mux14.IN20
i_D[15][18] => Mux13.IN20
i_D[15][19] => Mux12.IN20
i_D[15][20] => Mux11.IN20
i_D[15][21] => Mux10.IN20
i_D[15][22] => Mux9.IN20
i_D[15][23] => Mux8.IN20
i_D[15][24] => Mux7.IN20
i_D[15][25] => Mux6.IN20
i_D[15][26] => Mux5.IN20
i_D[15][27] => Mux4.IN20
i_D[15][28] => Mux3.IN20
i_D[15][29] => Mux2.IN20
i_D[15][30] => Mux1.IN20
i_D[15][31] => Mux0.IN20
i_D[14][0] => Mux31.IN19
i_D[14][1] => Mux30.IN19
i_D[14][2] => Mux29.IN19
i_D[14][3] => Mux28.IN19
i_D[14][4] => Mux27.IN19
i_D[14][5] => Mux26.IN19
i_D[14][6] => Mux25.IN19
i_D[14][7] => Mux24.IN19
i_D[14][8] => Mux23.IN19
i_D[14][9] => Mux22.IN19
i_D[14][10] => Mux21.IN19
i_D[14][11] => Mux20.IN19
i_D[14][12] => Mux19.IN19
i_D[14][13] => Mux18.IN19
i_D[14][14] => Mux17.IN19
i_D[14][15] => Mux16.IN19
i_D[14][16] => Mux15.IN19
i_D[14][17] => Mux14.IN19
i_D[14][18] => Mux13.IN19
i_D[14][19] => Mux12.IN19
i_D[14][20] => Mux11.IN19
i_D[14][21] => Mux10.IN19
i_D[14][22] => Mux9.IN19
i_D[14][23] => Mux8.IN19
i_D[14][24] => Mux7.IN19
i_D[14][25] => Mux6.IN19
i_D[14][26] => Mux5.IN19
i_D[14][27] => Mux4.IN19
i_D[14][28] => Mux3.IN19
i_D[14][29] => Mux2.IN19
i_D[14][30] => Mux1.IN19
i_D[14][31] => Mux0.IN19
i_D[13][0] => Mux31.IN18
i_D[13][1] => Mux30.IN18
i_D[13][2] => Mux29.IN18
i_D[13][3] => Mux28.IN18
i_D[13][4] => Mux27.IN18
i_D[13][5] => Mux26.IN18
i_D[13][6] => Mux25.IN18
i_D[13][7] => Mux24.IN18
i_D[13][8] => Mux23.IN18
i_D[13][9] => Mux22.IN18
i_D[13][10] => Mux21.IN18
i_D[13][11] => Mux20.IN18
i_D[13][12] => Mux19.IN18
i_D[13][13] => Mux18.IN18
i_D[13][14] => Mux17.IN18
i_D[13][15] => Mux16.IN18
i_D[13][16] => Mux15.IN18
i_D[13][17] => Mux14.IN18
i_D[13][18] => Mux13.IN18
i_D[13][19] => Mux12.IN18
i_D[13][20] => Mux11.IN18
i_D[13][21] => Mux10.IN18
i_D[13][22] => Mux9.IN18
i_D[13][23] => Mux8.IN18
i_D[13][24] => Mux7.IN18
i_D[13][25] => Mux6.IN18
i_D[13][26] => Mux5.IN18
i_D[13][27] => Mux4.IN18
i_D[13][28] => Mux3.IN18
i_D[13][29] => Mux2.IN18
i_D[13][30] => Mux1.IN18
i_D[13][31] => Mux0.IN18
i_D[12][0] => Mux31.IN17
i_D[12][1] => Mux30.IN17
i_D[12][2] => Mux29.IN17
i_D[12][3] => Mux28.IN17
i_D[12][4] => Mux27.IN17
i_D[12][5] => Mux26.IN17
i_D[12][6] => Mux25.IN17
i_D[12][7] => Mux24.IN17
i_D[12][8] => Mux23.IN17
i_D[12][9] => Mux22.IN17
i_D[12][10] => Mux21.IN17
i_D[12][11] => Mux20.IN17
i_D[12][12] => Mux19.IN17
i_D[12][13] => Mux18.IN17
i_D[12][14] => Mux17.IN17
i_D[12][15] => Mux16.IN17
i_D[12][16] => Mux15.IN17
i_D[12][17] => Mux14.IN17
i_D[12][18] => Mux13.IN17
i_D[12][19] => Mux12.IN17
i_D[12][20] => Mux11.IN17
i_D[12][21] => Mux10.IN17
i_D[12][22] => Mux9.IN17
i_D[12][23] => Mux8.IN17
i_D[12][24] => Mux7.IN17
i_D[12][25] => Mux6.IN17
i_D[12][26] => Mux5.IN17
i_D[12][27] => Mux4.IN17
i_D[12][28] => Mux3.IN17
i_D[12][29] => Mux2.IN17
i_D[12][30] => Mux1.IN17
i_D[12][31] => Mux0.IN17
i_D[11][0] => Mux31.IN16
i_D[11][1] => Mux30.IN16
i_D[11][2] => Mux29.IN16
i_D[11][3] => Mux28.IN16
i_D[11][4] => Mux27.IN16
i_D[11][5] => Mux26.IN16
i_D[11][6] => Mux25.IN16
i_D[11][7] => Mux24.IN16
i_D[11][8] => Mux23.IN16
i_D[11][9] => Mux22.IN16
i_D[11][10] => Mux21.IN16
i_D[11][11] => Mux20.IN16
i_D[11][12] => Mux19.IN16
i_D[11][13] => Mux18.IN16
i_D[11][14] => Mux17.IN16
i_D[11][15] => Mux16.IN16
i_D[11][16] => Mux15.IN16
i_D[11][17] => Mux14.IN16
i_D[11][18] => Mux13.IN16
i_D[11][19] => Mux12.IN16
i_D[11][20] => Mux11.IN16
i_D[11][21] => Mux10.IN16
i_D[11][22] => Mux9.IN16
i_D[11][23] => Mux8.IN16
i_D[11][24] => Mux7.IN16
i_D[11][25] => Mux6.IN16
i_D[11][26] => Mux5.IN16
i_D[11][27] => Mux4.IN16
i_D[11][28] => Mux3.IN16
i_D[11][29] => Mux2.IN16
i_D[11][30] => Mux1.IN16
i_D[11][31] => Mux0.IN16
i_D[10][0] => Mux31.IN15
i_D[10][1] => Mux30.IN15
i_D[10][2] => Mux29.IN15
i_D[10][3] => Mux28.IN15
i_D[10][4] => Mux27.IN15
i_D[10][5] => Mux26.IN15
i_D[10][6] => Mux25.IN15
i_D[10][7] => Mux24.IN15
i_D[10][8] => Mux23.IN15
i_D[10][9] => Mux22.IN15
i_D[10][10] => Mux21.IN15
i_D[10][11] => Mux20.IN15
i_D[10][12] => Mux19.IN15
i_D[10][13] => Mux18.IN15
i_D[10][14] => Mux17.IN15
i_D[10][15] => Mux16.IN15
i_D[10][16] => Mux15.IN15
i_D[10][17] => Mux14.IN15
i_D[10][18] => Mux13.IN15
i_D[10][19] => Mux12.IN15
i_D[10][20] => Mux11.IN15
i_D[10][21] => Mux10.IN15
i_D[10][22] => Mux9.IN15
i_D[10][23] => Mux8.IN15
i_D[10][24] => Mux7.IN15
i_D[10][25] => Mux6.IN15
i_D[10][26] => Mux5.IN15
i_D[10][27] => Mux4.IN15
i_D[10][28] => Mux3.IN15
i_D[10][29] => Mux2.IN15
i_D[10][30] => Mux1.IN15
i_D[10][31] => Mux0.IN15
i_D[9][0] => Mux31.IN14
i_D[9][1] => Mux30.IN14
i_D[9][2] => Mux29.IN14
i_D[9][3] => Mux28.IN14
i_D[9][4] => Mux27.IN14
i_D[9][5] => Mux26.IN14
i_D[9][6] => Mux25.IN14
i_D[9][7] => Mux24.IN14
i_D[9][8] => Mux23.IN14
i_D[9][9] => Mux22.IN14
i_D[9][10] => Mux21.IN14
i_D[9][11] => Mux20.IN14
i_D[9][12] => Mux19.IN14
i_D[9][13] => Mux18.IN14
i_D[9][14] => Mux17.IN14
i_D[9][15] => Mux16.IN14
i_D[9][16] => Mux15.IN14
i_D[9][17] => Mux14.IN14
i_D[9][18] => Mux13.IN14
i_D[9][19] => Mux12.IN14
i_D[9][20] => Mux11.IN14
i_D[9][21] => Mux10.IN14
i_D[9][22] => Mux9.IN14
i_D[9][23] => Mux8.IN14
i_D[9][24] => Mux7.IN14
i_D[9][25] => Mux6.IN14
i_D[9][26] => Mux5.IN14
i_D[9][27] => Mux4.IN14
i_D[9][28] => Mux3.IN14
i_D[9][29] => Mux2.IN14
i_D[9][30] => Mux1.IN14
i_D[9][31] => Mux0.IN14
i_D[8][0] => Mux31.IN13
i_D[8][1] => Mux30.IN13
i_D[8][2] => Mux29.IN13
i_D[8][3] => Mux28.IN13
i_D[8][4] => Mux27.IN13
i_D[8][5] => Mux26.IN13
i_D[8][6] => Mux25.IN13
i_D[8][7] => Mux24.IN13
i_D[8][8] => Mux23.IN13
i_D[8][9] => Mux22.IN13
i_D[8][10] => Mux21.IN13
i_D[8][11] => Mux20.IN13
i_D[8][12] => Mux19.IN13
i_D[8][13] => Mux18.IN13
i_D[8][14] => Mux17.IN13
i_D[8][15] => Mux16.IN13
i_D[8][16] => Mux15.IN13
i_D[8][17] => Mux14.IN13
i_D[8][18] => Mux13.IN13
i_D[8][19] => Mux12.IN13
i_D[8][20] => Mux11.IN13
i_D[8][21] => Mux10.IN13
i_D[8][22] => Mux9.IN13
i_D[8][23] => Mux8.IN13
i_D[8][24] => Mux7.IN13
i_D[8][25] => Mux6.IN13
i_D[8][26] => Mux5.IN13
i_D[8][27] => Mux4.IN13
i_D[8][28] => Mux3.IN13
i_D[8][29] => Mux2.IN13
i_D[8][30] => Mux1.IN13
i_D[8][31] => Mux0.IN13
i_D[7][0] => Mux31.IN12
i_D[7][1] => Mux30.IN12
i_D[7][2] => Mux29.IN12
i_D[7][3] => Mux28.IN12
i_D[7][4] => Mux27.IN12
i_D[7][5] => Mux26.IN12
i_D[7][6] => Mux25.IN12
i_D[7][7] => Mux24.IN12
i_D[7][8] => Mux23.IN12
i_D[7][9] => Mux22.IN12
i_D[7][10] => Mux21.IN12
i_D[7][11] => Mux20.IN12
i_D[7][12] => Mux19.IN12
i_D[7][13] => Mux18.IN12
i_D[7][14] => Mux17.IN12
i_D[7][15] => Mux16.IN12
i_D[7][16] => Mux15.IN12
i_D[7][17] => Mux14.IN12
i_D[7][18] => Mux13.IN12
i_D[7][19] => Mux12.IN12
i_D[7][20] => Mux11.IN12
i_D[7][21] => Mux10.IN12
i_D[7][22] => Mux9.IN12
i_D[7][23] => Mux8.IN12
i_D[7][24] => Mux7.IN12
i_D[7][25] => Mux6.IN12
i_D[7][26] => Mux5.IN12
i_D[7][27] => Mux4.IN12
i_D[7][28] => Mux3.IN12
i_D[7][29] => Mux2.IN12
i_D[7][30] => Mux1.IN12
i_D[7][31] => Mux0.IN12
i_D[6][0] => Mux31.IN11
i_D[6][1] => Mux30.IN11
i_D[6][2] => Mux29.IN11
i_D[6][3] => Mux28.IN11
i_D[6][4] => Mux27.IN11
i_D[6][5] => Mux26.IN11
i_D[6][6] => Mux25.IN11
i_D[6][7] => Mux24.IN11
i_D[6][8] => Mux23.IN11
i_D[6][9] => Mux22.IN11
i_D[6][10] => Mux21.IN11
i_D[6][11] => Mux20.IN11
i_D[6][12] => Mux19.IN11
i_D[6][13] => Mux18.IN11
i_D[6][14] => Mux17.IN11
i_D[6][15] => Mux16.IN11
i_D[6][16] => Mux15.IN11
i_D[6][17] => Mux14.IN11
i_D[6][18] => Mux13.IN11
i_D[6][19] => Mux12.IN11
i_D[6][20] => Mux11.IN11
i_D[6][21] => Mux10.IN11
i_D[6][22] => Mux9.IN11
i_D[6][23] => Mux8.IN11
i_D[6][24] => Mux7.IN11
i_D[6][25] => Mux6.IN11
i_D[6][26] => Mux5.IN11
i_D[6][27] => Mux4.IN11
i_D[6][28] => Mux3.IN11
i_D[6][29] => Mux2.IN11
i_D[6][30] => Mux1.IN11
i_D[6][31] => Mux0.IN11
i_D[5][0] => Mux31.IN10
i_D[5][1] => Mux30.IN10
i_D[5][2] => Mux29.IN10
i_D[5][3] => Mux28.IN10
i_D[5][4] => Mux27.IN10
i_D[5][5] => Mux26.IN10
i_D[5][6] => Mux25.IN10
i_D[5][7] => Mux24.IN10
i_D[5][8] => Mux23.IN10
i_D[5][9] => Mux22.IN10
i_D[5][10] => Mux21.IN10
i_D[5][11] => Mux20.IN10
i_D[5][12] => Mux19.IN10
i_D[5][13] => Mux18.IN10
i_D[5][14] => Mux17.IN10
i_D[5][15] => Mux16.IN10
i_D[5][16] => Mux15.IN10
i_D[5][17] => Mux14.IN10
i_D[5][18] => Mux13.IN10
i_D[5][19] => Mux12.IN10
i_D[5][20] => Mux11.IN10
i_D[5][21] => Mux10.IN10
i_D[5][22] => Mux9.IN10
i_D[5][23] => Mux8.IN10
i_D[5][24] => Mux7.IN10
i_D[5][25] => Mux6.IN10
i_D[5][26] => Mux5.IN10
i_D[5][27] => Mux4.IN10
i_D[5][28] => Mux3.IN10
i_D[5][29] => Mux2.IN10
i_D[5][30] => Mux1.IN10
i_D[5][31] => Mux0.IN10
i_D[4][0] => Mux31.IN9
i_D[4][1] => Mux30.IN9
i_D[4][2] => Mux29.IN9
i_D[4][3] => Mux28.IN9
i_D[4][4] => Mux27.IN9
i_D[4][5] => Mux26.IN9
i_D[4][6] => Mux25.IN9
i_D[4][7] => Mux24.IN9
i_D[4][8] => Mux23.IN9
i_D[4][9] => Mux22.IN9
i_D[4][10] => Mux21.IN9
i_D[4][11] => Mux20.IN9
i_D[4][12] => Mux19.IN9
i_D[4][13] => Mux18.IN9
i_D[4][14] => Mux17.IN9
i_D[4][15] => Mux16.IN9
i_D[4][16] => Mux15.IN9
i_D[4][17] => Mux14.IN9
i_D[4][18] => Mux13.IN9
i_D[4][19] => Mux12.IN9
i_D[4][20] => Mux11.IN9
i_D[4][21] => Mux10.IN9
i_D[4][22] => Mux9.IN9
i_D[4][23] => Mux8.IN9
i_D[4][24] => Mux7.IN9
i_D[4][25] => Mux6.IN9
i_D[4][26] => Mux5.IN9
i_D[4][27] => Mux4.IN9
i_D[4][28] => Mux3.IN9
i_D[4][29] => Mux2.IN9
i_D[4][30] => Mux1.IN9
i_D[4][31] => Mux0.IN9
i_D[3][0] => Mux31.IN8
i_D[3][1] => Mux30.IN8
i_D[3][2] => Mux29.IN8
i_D[3][3] => Mux28.IN8
i_D[3][4] => Mux27.IN8
i_D[3][5] => Mux26.IN8
i_D[3][6] => Mux25.IN8
i_D[3][7] => Mux24.IN8
i_D[3][8] => Mux23.IN8
i_D[3][9] => Mux22.IN8
i_D[3][10] => Mux21.IN8
i_D[3][11] => Mux20.IN8
i_D[3][12] => Mux19.IN8
i_D[3][13] => Mux18.IN8
i_D[3][14] => Mux17.IN8
i_D[3][15] => Mux16.IN8
i_D[3][16] => Mux15.IN8
i_D[3][17] => Mux14.IN8
i_D[3][18] => Mux13.IN8
i_D[3][19] => Mux12.IN8
i_D[3][20] => Mux11.IN8
i_D[3][21] => Mux10.IN8
i_D[3][22] => Mux9.IN8
i_D[3][23] => Mux8.IN8
i_D[3][24] => Mux7.IN8
i_D[3][25] => Mux6.IN8
i_D[3][26] => Mux5.IN8
i_D[3][27] => Mux4.IN8
i_D[3][28] => Mux3.IN8
i_D[3][29] => Mux2.IN8
i_D[3][30] => Mux1.IN8
i_D[3][31] => Mux0.IN8
i_D[2][0] => Mux31.IN7
i_D[2][1] => Mux30.IN7
i_D[2][2] => Mux29.IN7
i_D[2][3] => Mux28.IN7
i_D[2][4] => Mux27.IN7
i_D[2][5] => Mux26.IN7
i_D[2][6] => Mux25.IN7
i_D[2][7] => Mux24.IN7
i_D[2][8] => Mux23.IN7
i_D[2][9] => Mux22.IN7
i_D[2][10] => Mux21.IN7
i_D[2][11] => Mux20.IN7
i_D[2][12] => Mux19.IN7
i_D[2][13] => Mux18.IN7
i_D[2][14] => Mux17.IN7
i_D[2][15] => Mux16.IN7
i_D[2][16] => Mux15.IN7
i_D[2][17] => Mux14.IN7
i_D[2][18] => Mux13.IN7
i_D[2][19] => Mux12.IN7
i_D[2][20] => Mux11.IN7
i_D[2][21] => Mux10.IN7
i_D[2][22] => Mux9.IN7
i_D[2][23] => Mux8.IN7
i_D[2][24] => Mux7.IN7
i_D[2][25] => Mux6.IN7
i_D[2][26] => Mux5.IN7
i_D[2][27] => Mux4.IN7
i_D[2][28] => Mux3.IN7
i_D[2][29] => Mux2.IN7
i_D[2][30] => Mux1.IN7
i_D[2][31] => Mux0.IN7
i_D[1][0] => Mux31.IN6
i_D[1][1] => Mux30.IN6
i_D[1][2] => Mux29.IN6
i_D[1][3] => Mux28.IN6
i_D[1][4] => Mux27.IN6
i_D[1][5] => Mux26.IN6
i_D[1][6] => Mux25.IN6
i_D[1][7] => Mux24.IN6
i_D[1][8] => Mux23.IN6
i_D[1][9] => Mux22.IN6
i_D[1][10] => Mux21.IN6
i_D[1][11] => Mux20.IN6
i_D[1][12] => Mux19.IN6
i_D[1][13] => Mux18.IN6
i_D[1][14] => Mux17.IN6
i_D[1][15] => Mux16.IN6
i_D[1][16] => Mux15.IN6
i_D[1][17] => Mux14.IN6
i_D[1][18] => Mux13.IN6
i_D[1][19] => Mux12.IN6
i_D[1][20] => Mux11.IN6
i_D[1][21] => Mux10.IN6
i_D[1][22] => Mux9.IN6
i_D[1][23] => Mux8.IN6
i_D[1][24] => Mux7.IN6
i_D[1][25] => Mux6.IN6
i_D[1][26] => Mux5.IN6
i_D[1][27] => Mux4.IN6
i_D[1][28] => Mux3.IN6
i_D[1][29] => Mux2.IN6
i_D[1][30] => Mux1.IN6
i_D[1][31] => Mux0.IN6
i_D[0][0] => Mux31.IN5
i_D[0][1] => Mux30.IN5
i_D[0][2] => Mux29.IN5
i_D[0][3] => Mux28.IN5
i_D[0][4] => Mux27.IN5
i_D[0][5] => Mux26.IN5
i_D[0][6] => Mux25.IN5
i_D[0][7] => Mux24.IN5
i_D[0][8] => Mux23.IN5
i_D[0][9] => Mux22.IN5
i_D[0][10] => Mux21.IN5
i_D[0][11] => Mux20.IN5
i_D[0][12] => Mux19.IN5
i_D[0][13] => Mux18.IN5
i_D[0][14] => Mux17.IN5
i_D[0][15] => Mux16.IN5
i_D[0][16] => Mux15.IN5
i_D[0][17] => Mux14.IN5
i_D[0][18] => Mux13.IN5
i_D[0][19] => Mux12.IN5
i_D[0][20] => Mux11.IN5
i_D[0][21] => Mux10.IN5
i_D[0][22] => Mux9.IN5
i_D[0][23] => Mux8.IN5
i_D[0][24] => Mux7.IN5
i_D[0][25] => Mux6.IN5
i_D[0][26] => Mux5.IN5
i_D[0][27] => Mux4.IN5
i_D[0][28] => Mux3.IN5
i_D[0][29] => Mux2.IN5
i_D[0][30] => Mux1.IN5
i_D[0][31] => Mux0.IN5
o_Q[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
o_Q[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
o_Q[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
o_Q[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
o_Q[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
o_Q[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
o_Q[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
o_Q[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
o_Q[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
o_Q[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
o_Q[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
o_Q[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
o_Q[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
o_Q[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
o_Q[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
o_Q[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
o_Q[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
o_Q[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
o_Q[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
o_Q[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
o_Q[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
o_Q[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
o_Q[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
o_Q[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
o_Q[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o_Q[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o_Q[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o_Q[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o_Q[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o_Q[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_Q[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_Q[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:X_RegFile|mux32t1_32:MUX2
i_S[0] => Mux0.IN4
i_S[0] => Mux1.IN4
i_S[0] => Mux2.IN4
i_S[0] => Mux3.IN4
i_S[0] => Mux4.IN4
i_S[0] => Mux5.IN4
i_S[0] => Mux6.IN4
i_S[0] => Mux7.IN4
i_S[0] => Mux8.IN4
i_S[0] => Mux9.IN4
i_S[0] => Mux10.IN4
i_S[0] => Mux11.IN4
i_S[0] => Mux12.IN4
i_S[0] => Mux13.IN4
i_S[0] => Mux14.IN4
i_S[0] => Mux15.IN4
i_S[0] => Mux16.IN4
i_S[0] => Mux17.IN4
i_S[0] => Mux18.IN4
i_S[0] => Mux19.IN4
i_S[0] => Mux20.IN4
i_S[0] => Mux21.IN4
i_S[0] => Mux22.IN4
i_S[0] => Mux23.IN4
i_S[0] => Mux24.IN4
i_S[0] => Mux25.IN4
i_S[0] => Mux26.IN4
i_S[0] => Mux27.IN4
i_S[0] => Mux28.IN4
i_S[0] => Mux29.IN4
i_S[0] => Mux30.IN4
i_S[0] => Mux31.IN4
i_S[1] => Mux0.IN3
i_S[1] => Mux1.IN3
i_S[1] => Mux2.IN3
i_S[1] => Mux3.IN3
i_S[1] => Mux4.IN3
i_S[1] => Mux5.IN3
i_S[1] => Mux6.IN3
i_S[1] => Mux7.IN3
i_S[1] => Mux8.IN3
i_S[1] => Mux9.IN3
i_S[1] => Mux10.IN3
i_S[1] => Mux11.IN3
i_S[1] => Mux12.IN3
i_S[1] => Mux13.IN3
i_S[1] => Mux14.IN3
i_S[1] => Mux15.IN3
i_S[1] => Mux16.IN3
i_S[1] => Mux17.IN3
i_S[1] => Mux18.IN3
i_S[1] => Mux19.IN3
i_S[1] => Mux20.IN3
i_S[1] => Mux21.IN3
i_S[1] => Mux22.IN3
i_S[1] => Mux23.IN3
i_S[1] => Mux24.IN3
i_S[1] => Mux25.IN3
i_S[1] => Mux26.IN3
i_S[1] => Mux27.IN3
i_S[1] => Mux28.IN3
i_S[1] => Mux29.IN3
i_S[1] => Mux30.IN3
i_S[1] => Mux31.IN3
i_S[2] => Mux0.IN2
i_S[2] => Mux1.IN2
i_S[2] => Mux2.IN2
i_S[2] => Mux3.IN2
i_S[2] => Mux4.IN2
i_S[2] => Mux5.IN2
i_S[2] => Mux6.IN2
i_S[2] => Mux7.IN2
i_S[2] => Mux8.IN2
i_S[2] => Mux9.IN2
i_S[2] => Mux10.IN2
i_S[2] => Mux11.IN2
i_S[2] => Mux12.IN2
i_S[2] => Mux13.IN2
i_S[2] => Mux14.IN2
i_S[2] => Mux15.IN2
i_S[2] => Mux16.IN2
i_S[2] => Mux17.IN2
i_S[2] => Mux18.IN2
i_S[2] => Mux19.IN2
i_S[2] => Mux20.IN2
i_S[2] => Mux21.IN2
i_S[2] => Mux22.IN2
i_S[2] => Mux23.IN2
i_S[2] => Mux24.IN2
i_S[2] => Mux25.IN2
i_S[2] => Mux26.IN2
i_S[2] => Mux27.IN2
i_S[2] => Mux28.IN2
i_S[2] => Mux29.IN2
i_S[2] => Mux30.IN2
i_S[2] => Mux31.IN2
i_S[3] => Mux0.IN1
i_S[3] => Mux1.IN1
i_S[3] => Mux2.IN1
i_S[3] => Mux3.IN1
i_S[3] => Mux4.IN1
i_S[3] => Mux5.IN1
i_S[3] => Mux6.IN1
i_S[3] => Mux7.IN1
i_S[3] => Mux8.IN1
i_S[3] => Mux9.IN1
i_S[3] => Mux10.IN1
i_S[3] => Mux11.IN1
i_S[3] => Mux12.IN1
i_S[3] => Mux13.IN1
i_S[3] => Mux14.IN1
i_S[3] => Mux15.IN1
i_S[3] => Mux16.IN1
i_S[3] => Mux17.IN1
i_S[3] => Mux18.IN1
i_S[3] => Mux19.IN1
i_S[3] => Mux20.IN1
i_S[3] => Mux21.IN1
i_S[3] => Mux22.IN1
i_S[3] => Mux23.IN1
i_S[3] => Mux24.IN1
i_S[3] => Mux25.IN1
i_S[3] => Mux26.IN1
i_S[3] => Mux27.IN1
i_S[3] => Mux28.IN1
i_S[3] => Mux29.IN1
i_S[3] => Mux30.IN1
i_S[3] => Mux31.IN1
i_S[4] => Mux0.IN0
i_S[4] => Mux1.IN0
i_S[4] => Mux2.IN0
i_S[4] => Mux3.IN0
i_S[4] => Mux4.IN0
i_S[4] => Mux5.IN0
i_S[4] => Mux6.IN0
i_S[4] => Mux7.IN0
i_S[4] => Mux8.IN0
i_S[4] => Mux9.IN0
i_S[4] => Mux10.IN0
i_S[4] => Mux11.IN0
i_S[4] => Mux12.IN0
i_S[4] => Mux13.IN0
i_S[4] => Mux14.IN0
i_S[4] => Mux15.IN0
i_S[4] => Mux16.IN0
i_S[4] => Mux17.IN0
i_S[4] => Mux18.IN0
i_S[4] => Mux19.IN0
i_S[4] => Mux20.IN0
i_S[4] => Mux21.IN0
i_S[4] => Mux22.IN0
i_S[4] => Mux23.IN0
i_S[4] => Mux24.IN0
i_S[4] => Mux25.IN0
i_S[4] => Mux26.IN0
i_S[4] => Mux27.IN0
i_S[4] => Mux28.IN0
i_S[4] => Mux29.IN0
i_S[4] => Mux30.IN0
i_S[4] => Mux31.IN0
i_D[31][0] => Mux31.IN36
i_D[31][1] => Mux30.IN36
i_D[31][2] => Mux29.IN36
i_D[31][3] => Mux28.IN36
i_D[31][4] => Mux27.IN36
i_D[31][5] => Mux26.IN36
i_D[31][6] => Mux25.IN36
i_D[31][7] => Mux24.IN36
i_D[31][8] => Mux23.IN36
i_D[31][9] => Mux22.IN36
i_D[31][10] => Mux21.IN36
i_D[31][11] => Mux20.IN36
i_D[31][12] => Mux19.IN36
i_D[31][13] => Mux18.IN36
i_D[31][14] => Mux17.IN36
i_D[31][15] => Mux16.IN36
i_D[31][16] => Mux15.IN36
i_D[31][17] => Mux14.IN36
i_D[31][18] => Mux13.IN36
i_D[31][19] => Mux12.IN36
i_D[31][20] => Mux11.IN36
i_D[31][21] => Mux10.IN36
i_D[31][22] => Mux9.IN36
i_D[31][23] => Mux8.IN36
i_D[31][24] => Mux7.IN36
i_D[31][25] => Mux6.IN36
i_D[31][26] => Mux5.IN36
i_D[31][27] => Mux4.IN36
i_D[31][28] => Mux3.IN36
i_D[31][29] => Mux2.IN36
i_D[31][30] => Mux1.IN36
i_D[31][31] => Mux0.IN36
i_D[30][0] => Mux31.IN35
i_D[30][1] => Mux30.IN35
i_D[30][2] => Mux29.IN35
i_D[30][3] => Mux28.IN35
i_D[30][4] => Mux27.IN35
i_D[30][5] => Mux26.IN35
i_D[30][6] => Mux25.IN35
i_D[30][7] => Mux24.IN35
i_D[30][8] => Mux23.IN35
i_D[30][9] => Mux22.IN35
i_D[30][10] => Mux21.IN35
i_D[30][11] => Mux20.IN35
i_D[30][12] => Mux19.IN35
i_D[30][13] => Mux18.IN35
i_D[30][14] => Mux17.IN35
i_D[30][15] => Mux16.IN35
i_D[30][16] => Mux15.IN35
i_D[30][17] => Mux14.IN35
i_D[30][18] => Mux13.IN35
i_D[30][19] => Mux12.IN35
i_D[30][20] => Mux11.IN35
i_D[30][21] => Mux10.IN35
i_D[30][22] => Mux9.IN35
i_D[30][23] => Mux8.IN35
i_D[30][24] => Mux7.IN35
i_D[30][25] => Mux6.IN35
i_D[30][26] => Mux5.IN35
i_D[30][27] => Mux4.IN35
i_D[30][28] => Mux3.IN35
i_D[30][29] => Mux2.IN35
i_D[30][30] => Mux1.IN35
i_D[30][31] => Mux0.IN35
i_D[29][0] => Mux31.IN34
i_D[29][1] => Mux30.IN34
i_D[29][2] => Mux29.IN34
i_D[29][3] => Mux28.IN34
i_D[29][4] => Mux27.IN34
i_D[29][5] => Mux26.IN34
i_D[29][6] => Mux25.IN34
i_D[29][7] => Mux24.IN34
i_D[29][8] => Mux23.IN34
i_D[29][9] => Mux22.IN34
i_D[29][10] => Mux21.IN34
i_D[29][11] => Mux20.IN34
i_D[29][12] => Mux19.IN34
i_D[29][13] => Mux18.IN34
i_D[29][14] => Mux17.IN34
i_D[29][15] => Mux16.IN34
i_D[29][16] => Mux15.IN34
i_D[29][17] => Mux14.IN34
i_D[29][18] => Mux13.IN34
i_D[29][19] => Mux12.IN34
i_D[29][20] => Mux11.IN34
i_D[29][21] => Mux10.IN34
i_D[29][22] => Mux9.IN34
i_D[29][23] => Mux8.IN34
i_D[29][24] => Mux7.IN34
i_D[29][25] => Mux6.IN34
i_D[29][26] => Mux5.IN34
i_D[29][27] => Mux4.IN34
i_D[29][28] => Mux3.IN34
i_D[29][29] => Mux2.IN34
i_D[29][30] => Mux1.IN34
i_D[29][31] => Mux0.IN34
i_D[28][0] => Mux31.IN33
i_D[28][1] => Mux30.IN33
i_D[28][2] => Mux29.IN33
i_D[28][3] => Mux28.IN33
i_D[28][4] => Mux27.IN33
i_D[28][5] => Mux26.IN33
i_D[28][6] => Mux25.IN33
i_D[28][7] => Mux24.IN33
i_D[28][8] => Mux23.IN33
i_D[28][9] => Mux22.IN33
i_D[28][10] => Mux21.IN33
i_D[28][11] => Mux20.IN33
i_D[28][12] => Mux19.IN33
i_D[28][13] => Mux18.IN33
i_D[28][14] => Mux17.IN33
i_D[28][15] => Mux16.IN33
i_D[28][16] => Mux15.IN33
i_D[28][17] => Mux14.IN33
i_D[28][18] => Mux13.IN33
i_D[28][19] => Mux12.IN33
i_D[28][20] => Mux11.IN33
i_D[28][21] => Mux10.IN33
i_D[28][22] => Mux9.IN33
i_D[28][23] => Mux8.IN33
i_D[28][24] => Mux7.IN33
i_D[28][25] => Mux6.IN33
i_D[28][26] => Mux5.IN33
i_D[28][27] => Mux4.IN33
i_D[28][28] => Mux3.IN33
i_D[28][29] => Mux2.IN33
i_D[28][30] => Mux1.IN33
i_D[28][31] => Mux0.IN33
i_D[27][0] => Mux31.IN32
i_D[27][1] => Mux30.IN32
i_D[27][2] => Mux29.IN32
i_D[27][3] => Mux28.IN32
i_D[27][4] => Mux27.IN32
i_D[27][5] => Mux26.IN32
i_D[27][6] => Mux25.IN32
i_D[27][7] => Mux24.IN32
i_D[27][8] => Mux23.IN32
i_D[27][9] => Mux22.IN32
i_D[27][10] => Mux21.IN32
i_D[27][11] => Mux20.IN32
i_D[27][12] => Mux19.IN32
i_D[27][13] => Mux18.IN32
i_D[27][14] => Mux17.IN32
i_D[27][15] => Mux16.IN32
i_D[27][16] => Mux15.IN32
i_D[27][17] => Mux14.IN32
i_D[27][18] => Mux13.IN32
i_D[27][19] => Mux12.IN32
i_D[27][20] => Mux11.IN32
i_D[27][21] => Mux10.IN32
i_D[27][22] => Mux9.IN32
i_D[27][23] => Mux8.IN32
i_D[27][24] => Mux7.IN32
i_D[27][25] => Mux6.IN32
i_D[27][26] => Mux5.IN32
i_D[27][27] => Mux4.IN32
i_D[27][28] => Mux3.IN32
i_D[27][29] => Mux2.IN32
i_D[27][30] => Mux1.IN32
i_D[27][31] => Mux0.IN32
i_D[26][0] => Mux31.IN31
i_D[26][1] => Mux30.IN31
i_D[26][2] => Mux29.IN31
i_D[26][3] => Mux28.IN31
i_D[26][4] => Mux27.IN31
i_D[26][5] => Mux26.IN31
i_D[26][6] => Mux25.IN31
i_D[26][7] => Mux24.IN31
i_D[26][8] => Mux23.IN31
i_D[26][9] => Mux22.IN31
i_D[26][10] => Mux21.IN31
i_D[26][11] => Mux20.IN31
i_D[26][12] => Mux19.IN31
i_D[26][13] => Mux18.IN31
i_D[26][14] => Mux17.IN31
i_D[26][15] => Mux16.IN31
i_D[26][16] => Mux15.IN31
i_D[26][17] => Mux14.IN31
i_D[26][18] => Mux13.IN31
i_D[26][19] => Mux12.IN31
i_D[26][20] => Mux11.IN31
i_D[26][21] => Mux10.IN31
i_D[26][22] => Mux9.IN31
i_D[26][23] => Mux8.IN31
i_D[26][24] => Mux7.IN31
i_D[26][25] => Mux6.IN31
i_D[26][26] => Mux5.IN31
i_D[26][27] => Mux4.IN31
i_D[26][28] => Mux3.IN31
i_D[26][29] => Mux2.IN31
i_D[26][30] => Mux1.IN31
i_D[26][31] => Mux0.IN31
i_D[25][0] => Mux31.IN30
i_D[25][1] => Mux30.IN30
i_D[25][2] => Mux29.IN30
i_D[25][3] => Mux28.IN30
i_D[25][4] => Mux27.IN30
i_D[25][5] => Mux26.IN30
i_D[25][6] => Mux25.IN30
i_D[25][7] => Mux24.IN30
i_D[25][8] => Mux23.IN30
i_D[25][9] => Mux22.IN30
i_D[25][10] => Mux21.IN30
i_D[25][11] => Mux20.IN30
i_D[25][12] => Mux19.IN30
i_D[25][13] => Mux18.IN30
i_D[25][14] => Mux17.IN30
i_D[25][15] => Mux16.IN30
i_D[25][16] => Mux15.IN30
i_D[25][17] => Mux14.IN30
i_D[25][18] => Mux13.IN30
i_D[25][19] => Mux12.IN30
i_D[25][20] => Mux11.IN30
i_D[25][21] => Mux10.IN30
i_D[25][22] => Mux9.IN30
i_D[25][23] => Mux8.IN30
i_D[25][24] => Mux7.IN30
i_D[25][25] => Mux6.IN30
i_D[25][26] => Mux5.IN30
i_D[25][27] => Mux4.IN30
i_D[25][28] => Mux3.IN30
i_D[25][29] => Mux2.IN30
i_D[25][30] => Mux1.IN30
i_D[25][31] => Mux0.IN30
i_D[24][0] => Mux31.IN29
i_D[24][1] => Mux30.IN29
i_D[24][2] => Mux29.IN29
i_D[24][3] => Mux28.IN29
i_D[24][4] => Mux27.IN29
i_D[24][5] => Mux26.IN29
i_D[24][6] => Mux25.IN29
i_D[24][7] => Mux24.IN29
i_D[24][8] => Mux23.IN29
i_D[24][9] => Mux22.IN29
i_D[24][10] => Mux21.IN29
i_D[24][11] => Mux20.IN29
i_D[24][12] => Mux19.IN29
i_D[24][13] => Mux18.IN29
i_D[24][14] => Mux17.IN29
i_D[24][15] => Mux16.IN29
i_D[24][16] => Mux15.IN29
i_D[24][17] => Mux14.IN29
i_D[24][18] => Mux13.IN29
i_D[24][19] => Mux12.IN29
i_D[24][20] => Mux11.IN29
i_D[24][21] => Mux10.IN29
i_D[24][22] => Mux9.IN29
i_D[24][23] => Mux8.IN29
i_D[24][24] => Mux7.IN29
i_D[24][25] => Mux6.IN29
i_D[24][26] => Mux5.IN29
i_D[24][27] => Mux4.IN29
i_D[24][28] => Mux3.IN29
i_D[24][29] => Mux2.IN29
i_D[24][30] => Mux1.IN29
i_D[24][31] => Mux0.IN29
i_D[23][0] => Mux31.IN28
i_D[23][1] => Mux30.IN28
i_D[23][2] => Mux29.IN28
i_D[23][3] => Mux28.IN28
i_D[23][4] => Mux27.IN28
i_D[23][5] => Mux26.IN28
i_D[23][6] => Mux25.IN28
i_D[23][7] => Mux24.IN28
i_D[23][8] => Mux23.IN28
i_D[23][9] => Mux22.IN28
i_D[23][10] => Mux21.IN28
i_D[23][11] => Mux20.IN28
i_D[23][12] => Mux19.IN28
i_D[23][13] => Mux18.IN28
i_D[23][14] => Mux17.IN28
i_D[23][15] => Mux16.IN28
i_D[23][16] => Mux15.IN28
i_D[23][17] => Mux14.IN28
i_D[23][18] => Mux13.IN28
i_D[23][19] => Mux12.IN28
i_D[23][20] => Mux11.IN28
i_D[23][21] => Mux10.IN28
i_D[23][22] => Mux9.IN28
i_D[23][23] => Mux8.IN28
i_D[23][24] => Mux7.IN28
i_D[23][25] => Mux6.IN28
i_D[23][26] => Mux5.IN28
i_D[23][27] => Mux4.IN28
i_D[23][28] => Mux3.IN28
i_D[23][29] => Mux2.IN28
i_D[23][30] => Mux1.IN28
i_D[23][31] => Mux0.IN28
i_D[22][0] => Mux31.IN27
i_D[22][1] => Mux30.IN27
i_D[22][2] => Mux29.IN27
i_D[22][3] => Mux28.IN27
i_D[22][4] => Mux27.IN27
i_D[22][5] => Mux26.IN27
i_D[22][6] => Mux25.IN27
i_D[22][7] => Mux24.IN27
i_D[22][8] => Mux23.IN27
i_D[22][9] => Mux22.IN27
i_D[22][10] => Mux21.IN27
i_D[22][11] => Mux20.IN27
i_D[22][12] => Mux19.IN27
i_D[22][13] => Mux18.IN27
i_D[22][14] => Mux17.IN27
i_D[22][15] => Mux16.IN27
i_D[22][16] => Mux15.IN27
i_D[22][17] => Mux14.IN27
i_D[22][18] => Mux13.IN27
i_D[22][19] => Mux12.IN27
i_D[22][20] => Mux11.IN27
i_D[22][21] => Mux10.IN27
i_D[22][22] => Mux9.IN27
i_D[22][23] => Mux8.IN27
i_D[22][24] => Mux7.IN27
i_D[22][25] => Mux6.IN27
i_D[22][26] => Mux5.IN27
i_D[22][27] => Mux4.IN27
i_D[22][28] => Mux3.IN27
i_D[22][29] => Mux2.IN27
i_D[22][30] => Mux1.IN27
i_D[22][31] => Mux0.IN27
i_D[21][0] => Mux31.IN26
i_D[21][1] => Mux30.IN26
i_D[21][2] => Mux29.IN26
i_D[21][3] => Mux28.IN26
i_D[21][4] => Mux27.IN26
i_D[21][5] => Mux26.IN26
i_D[21][6] => Mux25.IN26
i_D[21][7] => Mux24.IN26
i_D[21][8] => Mux23.IN26
i_D[21][9] => Mux22.IN26
i_D[21][10] => Mux21.IN26
i_D[21][11] => Mux20.IN26
i_D[21][12] => Mux19.IN26
i_D[21][13] => Mux18.IN26
i_D[21][14] => Mux17.IN26
i_D[21][15] => Mux16.IN26
i_D[21][16] => Mux15.IN26
i_D[21][17] => Mux14.IN26
i_D[21][18] => Mux13.IN26
i_D[21][19] => Mux12.IN26
i_D[21][20] => Mux11.IN26
i_D[21][21] => Mux10.IN26
i_D[21][22] => Mux9.IN26
i_D[21][23] => Mux8.IN26
i_D[21][24] => Mux7.IN26
i_D[21][25] => Mux6.IN26
i_D[21][26] => Mux5.IN26
i_D[21][27] => Mux4.IN26
i_D[21][28] => Mux3.IN26
i_D[21][29] => Mux2.IN26
i_D[21][30] => Mux1.IN26
i_D[21][31] => Mux0.IN26
i_D[20][0] => Mux31.IN25
i_D[20][1] => Mux30.IN25
i_D[20][2] => Mux29.IN25
i_D[20][3] => Mux28.IN25
i_D[20][4] => Mux27.IN25
i_D[20][5] => Mux26.IN25
i_D[20][6] => Mux25.IN25
i_D[20][7] => Mux24.IN25
i_D[20][8] => Mux23.IN25
i_D[20][9] => Mux22.IN25
i_D[20][10] => Mux21.IN25
i_D[20][11] => Mux20.IN25
i_D[20][12] => Mux19.IN25
i_D[20][13] => Mux18.IN25
i_D[20][14] => Mux17.IN25
i_D[20][15] => Mux16.IN25
i_D[20][16] => Mux15.IN25
i_D[20][17] => Mux14.IN25
i_D[20][18] => Mux13.IN25
i_D[20][19] => Mux12.IN25
i_D[20][20] => Mux11.IN25
i_D[20][21] => Mux10.IN25
i_D[20][22] => Mux9.IN25
i_D[20][23] => Mux8.IN25
i_D[20][24] => Mux7.IN25
i_D[20][25] => Mux6.IN25
i_D[20][26] => Mux5.IN25
i_D[20][27] => Mux4.IN25
i_D[20][28] => Mux3.IN25
i_D[20][29] => Mux2.IN25
i_D[20][30] => Mux1.IN25
i_D[20][31] => Mux0.IN25
i_D[19][0] => Mux31.IN24
i_D[19][1] => Mux30.IN24
i_D[19][2] => Mux29.IN24
i_D[19][3] => Mux28.IN24
i_D[19][4] => Mux27.IN24
i_D[19][5] => Mux26.IN24
i_D[19][6] => Mux25.IN24
i_D[19][7] => Mux24.IN24
i_D[19][8] => Mux23.IN24
i_D[19][9] => Mux22.IN24
i_D[19][10] => Mux21.IN24
i_D[19][11] => Mux20.IN24
i_D[19][12] => Mux19.IN24
i_D[19][13] => Mux18.IN24
i_D[19][14] => Mux17.IN24
i_D[19][15] => Mux16.IN24
i_D[19][16] => Mux15.IN24
i_D[19][17] => Mux14.IN24
i_D[19][18] => Mux13.IN24
i_D[19][19] => Mux12.IN24
i_D[19][20] => Mux11.IN24
i_D[19][21] => Mux10.IN24
i_D[19][22] => Mux9.IN24
i_D[19][23] => Mux8.IN24
i_D[19][24] => Mux7.IN24
i_D[19][25] => Mux6.IN24
i_D[19][26] => Mux5.IN24
i_D[19][27] => Mux4.IN24
i_D[19][28] => Mux3.IN24
i_D[19][29] => Mux2.IN24
i_D[19][30] => Mux1.IN24
i_D[19][31] => Mux0.IN24
i_D[18][0] => Mux31.IN23
i_D[18][1] => Mux30.IN23
i_D[18][2] => Mux29.IN23
i_D[18][3] => Mux28.IN23
i_D[18][4] => Mux27.IN23
i_D[18][5] => Mux26.IN23
i_D[18][6] => Mux25.IN23
i_D[18][7] => Mux24.IN23
i_D[18][8] => Mux23.IN23
i_D[18][9] => Mux22.IN23
i_D[18][10] => Mux21.IN23
i_D[18][11] => Mux20.IN23
i_D[18][12] => Mux19.IN23
i_D[18][13] => Mux18.IN23
i_D[18][14] => Mux17.IN23
i_D[18][15] => Mux16.IN23
i_D[18][16] => Mux15.IN23
i_D[18][17] => Mux14.IN23
i_D[18][18] => Mux13.IN23
i_D[18][19] => Mux12.IN23
i_D[18][20] => Mux11.IN23
i_D[18][21] => Mux10.IN23
i_D[18][22] => Mux9.IN23
i_D[18][23] => Mux8.IN23
i_D[18][24] => Mux7.IN23
i_D[18][25] => Mux6.IN23
i_D[18][26] => Mux5.IN23
i_D[18][27] => Mux4.IN23
i_D[18][28] => Mux3.IN23
i_D[18][29] => Mux2.IN23
i_D[18][30] => Mux1.IN23
i_D[18][31] => Mux0.IN23
i_D[17][0] => Mux31.IN22
i_D[17][1] => Mux30.IN22
i_D[17][2] => Mux29.IN22
i_D[17][3] => Mux28.IN22
i_D[17][4] => Mux27.IN22
i_D[17][5] => Mux26.IN22
i_D[17][6] => Mux25.IN22
i_D[17][7] => Mux24.IN22
i_D[17][8] => Mux23.IN22
i_D[17][9] => Mux22.IN22
i_D[17][10] => Mux21.IN22
i_D[17][11] => Mux20.IN22
i_D[17][12] => Mux19.IN22
i_D[17][13] => Mux18.IN22
i_D[17][14] => Mux17.IN22
i_D[17][15] => Mux16.IN22
i_D[17][16] => Mux15.IN22
i_D[17][17] => Mux14.IN22
i_D[17][18] => Mux13.IN22
i_D[17][19] => Mux12.IN22
i_D[17][20] => Mux11.IN22
i_D[17][21] => Mux10.IN22
i_D[17][22] => Mux9.IN22
i_D[17][23] => Mux8.IN22
i_D[17][24] => Mux7.IN22
i_D[17][25] => Mux6.IN22
i_D[17][26] => Mux5.IN22
i_D[17][27] => Mux4.IN22
i_D[17][28] => Mux3.IN22
i_D[17][29] => Mux2.IN22
i_D[17][30] => Mux1.IN22
i_D[17][31] => Mux0.IN22
i_D[16][0] => Mux31.IN21
i_D[16][1] => Mux30.IN21
i_D[16][2] => Mux29.IN21
i_D[16][3] => Mux28.IN21
i_D[16][4] => Mux27.IN21
i_D[16][5] => Mux26.IN21
i_D[16][6] => Mux25.IN21
i_D[16][7] => Mux24.IN21
i_D[16][8] => Mux23.IN21
i_D[16][9] => Mux22.IN21
i_D[16][10] => Mux21.IN21
i_D[16][11] => Mux20.IN21
i_D[16][12] => Mux19.IN21
i_D[16][13] => Mux18.IN21
i_D[16][14] => Mux17.IN21
i_D[16][15] => Mux16.IN21
i_D[16][16] => Mux15.IN21
i_D[16][17] => Mux14.IN21
i_D[16][18] => Mux13.IN21
i_D[16][19] => Mux12.IN21
i_D[16][20] => Mux11.IN21
i_D[16][21] => Mux10.IN21
i_D[16][22] => Mux9.IN21
i_D[16][23] => Mux8.IN21
i_D[16][24] => Mux7.IN21
i_D[16][25] => Mux6.IN21
i_D[16][26] => Mux5.IN21
i_D[16][27] => Mux4.IN21
i_D[16][28] => Mux3.IN21
i_D[16][29] => Mux2.IN21
i_D[16][30] => Mux1.IN21
i_D[16][31] => Mux0.IN21
i_D[15][0] => Mux31.IN20
i_D[15][1] => Mux30.IN20
i_D[15][2] => Mux29.IN20
i_D[15][3] => Mux28.IN20
i_D[15][4] => Mux27.IN20
i_D[15][5] => Mux26.IN20
i_D[15][6] => Mux25.IN20
i_D[15][7] => Mux24.IN20
i_D[15][8] => Mux23.IN20
i_D[15][9] => Mux22.IN20
i_D[15][10] => Mux21.IN20
i_D[15][11] => Mux20.IN20
i_D[15][12] => Mux19.IN20
i_D[15][13] => Mux18.IN20
i_D[15][14] => Mux17.IN20
i_D[15][15] => Mux16.IN20
i_D[15][16] => Mux15.IN20
i_D[15][17] => Mux14.IN20
i_D[15][18] => Mux13.IN20
i_D[15][19] => Mux12.IN20
i_D[15][20] => Mux11.IN20
i_D[15][21] => Mux10.IN20
i_D[15][22] => Mux9.IN20
i_D[15][23] => Mux8.IN20
i_D[15][24] => Mux7.IN20
i_D[15][25] => Mux6.IN20
i_D[15][26] => Mux5.IN20
i_D[15][27] => Mux4.IN20
i_D[15][28] => Mux3.IN20
i_D[15][29] => Mux2.IN20
i_D[15][30] => Mux1.IN20
i_D[15][31] => Mux0.IN20
i_D[14][0] => Mux31.IN19
i_D[14][1] => Mux30.IN19
i_D[14][2] => Mux29.IN19
i_D[14][3] => Mux28.IN19
i_D[14][4] => Mux27.IN19
i_D[14][5] => Mux26.IN19
i_D[14][6] => Mux25.IN19
i_D[14][7] => Mux24.IN19
i_D[14][8] => Mux23.IN19
i_D[14][9] => Mux22.IN19
i_D[14][10] => Mux21.IN19
i_D[14][11] => Mux20.IN19
i_D[14][12] => Mux19.IN19
i_D[14][13] => Mux18.IN19
i_D[14][14] => Mux17.IN19
i_D[14][15] => Mux16.IN19
i_D[14][16] => Mux15.IN19
i_D[14][17] => Mux14.IN19
i_D[14][18] => Mux13.IN19
i_D[14][19] => Mux12.IN19
i_D[14][20] => Mux11.IN19
i_D[14][21] => Mux10.IN19
i_D[14][22] => Mux9.IN19
i_D[14][23] => Mux8.IN19
i_D[14][24] => Mux7.IN19
i_D[14][25] => Mux6.IN19
i_D[14][26] => Mux5.IN19
i_D[14][27] => Mux4.IN19
i_D[14][28] => Mux3.IN19
i_D[14][29] => Mux2.IN19
i_D[14][30] => Mux1.IN19
i_D[14][31] => Mux0.IN19
i_D[13][0] => Mux31.IN18
i_D[13][1] => Mux30.IN18
i_D[13][2] => Mux29.IN18
i_D[13][3] => Mux28.IN18
i_D[13][4] => Mux27.IN18
i_D[13][5] => Mux26.IN18
i_D[13][6] => Mux25.IN18
i_D[13][7] => Mux24.IN18
i_D[13][8] => Mux23.IN18
i_D[13][9] => Mux22.IN18
i_D[13][10] => Mux21.IN18
i_D[13][11] => Mux20.IN18
i_D[13][12] => Mux19.IN18
i_D[13][13] => Mux18.IN18
i_D[13][14] => Mux17.IN18
i_D[13][15] => Mux16.IN18
i_D[13][16] => Mux15.IN18
i_D[13][17] => Mux14.IN18
i_D[13][18] => Mux13.IN18
i_D[13][19] => Mux12.IN18
i_D[13][20] => Mux11.IN18
i_D[13][21] => Mux10.IN18
i_D[13][22] => Mux9.IN18
i_D[13][23] => Mux8.IN18
i_D[13][24] => Mux7.IN18
i_D[13][25] => Mux6.IN18
i_D[13][26] => Mux5.IN18
i_D[13][27] => Mux4.IN18
i_D[13][28] => Mux3.IN18
i_D[13][29] => Mux2.IN18
i_D[13][30] => Mux1.IN18
i_D[13][31] => Mux0.IN18
i_D[12][0] => Mux31.IN17
i_D[12][1] => Mux30.IN17
i_D[12][2] => Mux29.IN17
i_D[12][3] => Mux28.IN17
i_D[12][4] => Mux27.IN17
i_D[12][5] => Mux26.IN17
i_D[12][6] => Mux25.IN17
i_D[12][7] => Mux24.IN17
i_D[12][8] => Mux23.IN17
i_D[12][9] => Mux22.IN17
i_D[12][10] => Mux21.IN17
i_D[12][11] => Mux20.IN17
i_D[12][12] => Mux19.IN17
i_D[12][13] => Mux18.IN17
i_D[12][14] => Mux17.IN17
i_D[12][15] => Mux16.IN17
i_D[12][16] => Mux15.IN17
i_D[12][17] => Mux14.IN17
i_D[12][18] => Mux13.IN17
i_D[12][19] => Mux12.IN17
i_D[12][20] => Mux11.IN17
i_D[12][21] => Mux10.IN17
i_D[12][22] => Mux9.IN17
i_D[12][23] => Mux8.IN17
i_D[12][24] => Mux7.IN17
i_D[12][25] => Mux6.IN17
i_D[12][26] => Mux5.IN17
i_D[12][27] => Mux4.IN17
i_D[12][28] => Mux3.IN17
i_D[12][29] => Mux2.IN17
i_D[12][30] => Mux1.IN17
i_D[12][31] => Mux0.IN17
i_D[11][0] => Mux31.IN16
i_D[11][1] => Mux30.IN16
i_D[11][2] => Mux29.IN16
i_D[11][3] => Mux28.IN16
i_D[11][4] => Mux27.IN16
i_D[11][5] => Mux26.IN16
i_D[11][6] => Mux25.IN16
i_D[11][7] => Mux24.IN16
i_D[11][8] => Mux23.IN16
i_D[11][9] => Mux22.IN16
i_D[11][10] => Mux21.IN16
i_D[11][11] => Mux20.IN16
i_D[11][12] => Mux19.IN16
i_D[11][13] => Mux18.IN16
i_D[11][14] => Mux17.IN16
i_D[11][15] => Mux16.IN16
i_D[11][16] => Mux15.IN16
i_D[11][17] => Mux14.IN16
i_D[11][18] => Mux13.IN16
i_D[11][19] => Mux12.IN16
i_D[11][20] => Mux11.IN16
i_D[11][21] => Mux10.IN16
i_D[11][22] => Mux9.IN16
i_D[11][23] => Mux8.IN16
i_D[11][24] => Mux7.IN16
i_D[11][25] => Mux6.IN16
i_D[11][26] => Mux5.IN16
i_D[11][27] => Mux4.IN16
i_D[11][28] => Mux3.IN16
i_D[11][29] => Mux2.IN16
i_D[11][30] => Mux1.IN16
i_D[11][31] => Mux0.IN16
i_D[10][0] => Mux31.IN15
i_D[10][1] => Mux30.IN15
i_D[10][2] => Mux29.IN15
i_D[10][3] => Mux28.IN15
i_D[10][4] => Mux27.IN15
i_D[10][5] => Mux26.IN15
i_D[10][6] => Mux25.IN15
i_D[10][7] => Mux24.IN15
i_D[10][8] => Mux23.IN15
i_D[10][9] => Mux22.IN15
i_D[10][10] => Mux21.IN15
i_D[10][11] => Mux20.IN15
i_D[10][12] => Mux19.IN15
i_D[10][13] => Mux18.IN15
i_D[10][14] => Mux17.IN15
i_D[10][15] => Mux16.IN15
i_D[10][16] => Mux15.IN15
i_D[10][17] => Mux14.IN15
i_D[10][18] => Mux13.IN15
i_D[10][19] => Mux12.IN15
i_D[10][20] => Mux11.IN15
i_D[10][21] => Mux10.IN15
i_D[10][22] => Mux9.IN15
i_D[10][23] => Mux8.IN15
i_D[10][24] => Mux7.IN15
i_D[10][25] => Mux6.IN15
i_D[10][26] => Mux5.IN15
i_D[10][27] => Mux4.IN15
i_D[10][28] => Mux3.IN15
i_D[10][29] => Mux2.IN15
i_D[10][30] => Mux1.IN15
i_D[10][31] => Mux0.IN15
i_D[9][0] => Mux31.IN14
i_D[9][1] => Mux30.IN14
i_D[9][2] => Mux29.IN14
i_D[9][3] => Mux28.IN14
i_D[9][4] => Mux27.IN14
i_D[9][5] => Mux26.IN14
i_D[9][6] => Mux25.IN14
i_D[9][7] => Mux24.IN14
i_D[9][8] => Mux23.IN14
i_D[9][9] => Mux22.IN14
i_D[9][10] => Mux21.IN14
i_D[9][11] => Mux20.IN14
i_D[9][12] => Mux19.IN14
i_D[9][13] => Mux18.IN14
i_D[9][14] => Mux17.IN14
i_D[9][15] => Mux16.IN14
i_D[9][16] => Mux15.IN14
i_D[9][17] => Mux14.IN14
i_D[9][18] => Mux13.IN14
i_D[9][19] => Mux12.IN14
i_D[9][20] => Mux11.IN14
i_D[9][21] => Mux10.IN14
i_D[9][22] => Mux9.IN14
i_D[9][23] => Mux8.IN14
i_D[9][24] => Mux7.IN14
i_D[9][25] => Mux6.IN14
i_D[9][26] => Mux5.IN14
i_D[9][27] => Mux4.IN14
i_D[9][28] => Mux3.IN14
i_D[9][29] => Mux2.IN14
i_D[9][30] => Mux1.IN14
i_D[9][31] => Mux0.IN14
i_D[8][0] => Mux31.IN13
i_D[8][1] => Mux30.IN13
i_D[8][2] => Mux29.IN13
i_D[8][3] => Mux28.IN13
i_D[8][4] => Mux27.IN13
i_D[8][5] => Mux26.IN13
i_D[8][6] => Mux25.IN13
i_D[8][7] => Mux24.IN13
i_D[8][8] => Mux23.IN13
i_D[8][9] => Mux22.IN13
i_D[8][10] => Mux21.IN13
i_D[8][11] => Mux20.IN13
i_D[8][12] => Mux19.IN13
i_D[8][13] => Mux18.IN13
i_D[8][14] => Mux17.IN13
i_D[8][15] => Mux16.IN13
i_D[8][16] => Mux15.IN13
i_D[8][17] => Mux14.IN13
i_D[8][18] => Mux13.IN13
i_D[8][19] => Mux12.IN13
i_D[8][20] => Mux11.IN13
i_D[8][21] => Mux10.IN13
i_D[8][22] => Mux9.IN13
i_D[8][23] => Mux8.IN13
i_D[8][24] => Mux7.IN13
i_D[8][25] => Mux6.IN13
i_D[8][26] => Mux5.IN13
i_D[8][27] => Mux4.IN13
i_D[8][28] => Mux3.IN13
i_D[8][29] => Mux2.IN13
i_D[8][30] => Mux1.IN13
i_D[8][31] => Mux0.IN13
i_D[7][0] => Mux31.IN12
i_D[7][1] => Mux30.IN12
i_D[7][2] => Mux29.IN12
i_D[7][3] => Mux28.IN12
i_D[7][4] => Mux27.IN12
i_D[7][5] => Mux26.IN12
i_D[7][6] => Mux25.IN12
i_D[7][7] => Mux24.IN12
i_D[7][8] => Mux23.IN12
i_D[7][9] => Mux22.IN12
i_D[7][10] => Mux21.IN12
i_D[7][11] => Mux20.IN12
i_D[7][12] => Mux19.IN12
i_D[7][13] => Mux18.IN12
i_D[7][14] => Mux17.IN12
i_D[7][15] => Mux16.IN12
i_D[7][16] => Mux15.IN12
i_D[7][17] => Mux14.IN12
i_D[7][18] => Mux13.IN12
i_D[7][19] => Mux12.IN12
i_D[7][20] => Mux11.IN12
i_D[7][21] => Mux10.IN12
i_D[7][22] => Mux9.IN12
i_D[7][23] => Mux8.IN12
i_D[7][24] => Mux7.IN12
i_D[7][25] => Mux6.IN12
i_D[7][26] => Mux5.IN12
i_D[7][27] => Mux4.IN12
i_D[7][28] => Mux3.IN12
i_D[7][29] => Mux2.IN12
i_D[7][30] => Mux1.IN12
i_D[7][31] => Mux0.IN12
i_D[6][0] => Mux31.IN11
i_D[6][1] => Mux30.IN11
i_D[6][2] => Mux29.IN11
i_D[6][3] => Mux28.IN11
i_D[6][4] => Mux27.IN11
i_D[6][5] => Mux26.IN11
i_D[6][6] => Mux25.IN11
i_D[6][7] => Mux24.IN11
i_D[6][8] => Mux23.IN11
i_D[6][9] => Mux22.IN11
i_D[6][10] => Mux21.IN11
i_D[6][11] => Mux20.IN11
i_D[6][12] => Mux19.IN11
i_D[6][13] => Mux18.IN11
i_D[6][14] => Mux17.IN11
i_D[6][15] => Mux16.IN11
i_D[6][16] => Mux15.IN11
i_D[6][17] => Mux14.IN11
i_D[6][18] => Mux13.IN11
i_D[6][19] => Mux12.IN11
i_D[6][20] => Mux11.IN11
i_D[6][21] => Mux10.IN11
i_D[6][22] => Mux9.IN11
i_D[6][23] => Mux8.IN11
i_D[6][24] => Mux7.IN11
i_D[6][25] => Mux6.IN11
i_D[6][26] => Mux5.IN11
i_D[6][27] => Mux4.IN11
i_D[6][28] => Mux3.IN11
i_D[6][29] => Mux2.IN11
i_D[6][30] => Mux1.IN11
i_D[6][31] => Mux0.IN11
i_D[5][0] => Mux31.IN10
i_D[5][1] => Mux30.IN10
i_D[5][2] => Mux29.IN10
i_D[5][3] => Mux28.IN10
i_D[5][4] => Mux27.IN10
i_D[5][5] => Mux26.IN10
i_D[5][6] => Mux25.IN10
i_D[5][7] => Mux24.IN10
i_D[5][8] => Mux23.IN10
i_D[5][9] => Mux22.IN10
i_D[5][10] => Mux21.IN10
i_D[5][11] => Mux20.IN10
i_D[5][12] => Mux19.IN10
i_D[5][13] => Mux18.IN10
i_D[5][14] => Mux17.IN10
i_D[5][15] => Mux16.IN10
i_D[5][16] => Mux15.IN10
i_D[5][17] => Mux14.IN10
i_D[5][18] => Mux13.IN10
i_D[5][19] => Mux12.IN10
i_D[5][20] => Mux11.IN10
i_D[5][21] => Mux10.IN10
i_D[5][22] => Mux9.IN10
i_D[5][23] => Mux8.IN10
i_D[5][24] => Mux7.IN10
i_D[5][25] => Mux6.IN10
i_D[5][26] => Mux5.IN10
i_D[5][27] => Mux4.IN10
i_D[5][28] => Mux3.IN10
i_D[5][29] => Mux2.IN10
i_D[5][30] => Mux1.IN10
i_D[5][31] => Mux0.IN10
i_D[4][0] => Mux31.IN9
i_D[4][1] => Mux30.IN9
i_D[4][2] => Mux29.IN9
i_D[4][3] => Mux28.IN9
i_D[4][4] => Mux27.IN9
i_D[4][5] => Mux26.IN9
i_D[4][6] => Mux25.IN9
i_D[4][7] => Mux24.IN9
i_D[4][8] => Mux23.IN9
i_D[4][9] => Mux22.IN9
i_D[4][10] => Mux21.IN9
i_D[4][11] => Mux20.IN9
i_D[4][12] => Mux19.IN9
i_D[4][13] => Mux18.IN9
i_D[4][14] => Mux17.IN9
i_D[4][15] => Mux16.IN9
i_D[4][16] => Mux15.IN9
i_D[4][17] => Mux14.IN9
i_D[4][18] => Mux13.IN9
i_D[4][19] => Mux12.IN9
i_D[4][20] => Mux11.IN9
i_D[4][21] => Mux10.IN9
i_D[4][22] => Mux9.IN9
i_D[4][23] => Mux8.IN9
i_D[4][24] => Mux7.IN9
i_D[4][25] => Mux6.IN9
i_D[4][26] => Mux5.IN9
i_D[4][27] => Mux4.IN9
i_D[4][28] => Mux3.IN9
i_D[4][29] => Mux2.IN9
i_D[4][30] => Mux1.IN9
i_D[4][31] => Mux0.IN9
i_D[3][0] => Mux31.IN8
i_D[3][1] => Mux30.IN8
i_D[3][2] => Mux29.IN8
i_D[3][3] => Mux28.IN8
i_D[3][4] => Mux27.IN8
i_D[3][5] => Mux26.IN8
i_D[3][6] => Mux25.IN8
i_D[3][7] => Mux24.IN8
i_D[3][8] => Mux23.IN8
i_D[3][9] => Mux22.IN8
i_D[3][10] => Mux21.IN8
i_D[3][11] => Mux20.IN8
i_D[3][12] => Mux19.IN8
i_D[3][13] => Mux18.IN8
i_D[3][14] => Mux17.IN8
i_D[3][15] => Mux16.IN8
i_D[3][16] => Mux15.IN8
i_D[3][17] => Mux14.IN8
i_D[3][18] => Mux13.IN8
i_D[3][19] => Mux12.IN8
i_D[3][20] => Mux11.IN8
i_D[3][21] => Mux10.IN8
i_D[3][22] => Mux9.IN8
i_D[3][23] => Mux8.IN8
i_D[3][24] => Mux7.IN8
i_D[3][25] => Mux6.IN8
i_D[3][26] => Mux5.IN8
i_D[3][27] => Mux4.IN8
i_D[3][28] => Mux3.IN8
i_D[3][29] => Mux2.IN8
i_D[3][30] => Mux1.IN8
i_D[3][31] => Mux0.IN8
i_D[2][0] => Mux31.IN7
i_D[2][1] => Mux30.IN7
i_D[2][2] => Mux29.IN7
i_D[2][3] => Mux28.IN7
i_D[2][4] => Mux27.IN7
i_D[2][5] => Mux26.IN7
i_D[2][6] => Mux25.IN7
i_D[2][7] => Mux24.IN7
i_D[2][8] => Mux23.IN7
i_D[2][9] => Mux22.IN7
i_D[2][10] => Mux21.IN7
i_D[2][11] => Mux20.IN7
i_D[2][12] => Mux19.IN7
i_D[2][13] => Mux18.IN7
i_D[2][14] => Mux17.IN7
i_D[2][15] => Mux16.IN7
i_D[2][16] => Mux15.IN7
i_D[2][17] => Mux14.IN7
i_D[2][18] => Mux13.IN7
i_D[2][19] => Mux12.IN7
i_D[2][20] => Mux11.IN7
i_D[2][21] => Mux10.IN7
i_D[2][22] => Mux9.IN7
i_D[2][23] => Mux8.IN7
i_D[2][24] => Mux7.IN7
i_D[2][25] => Mux6.IN7
i_D[2][26] => Mux5.IN7
i_D[2][27] => Mux4.IN7
i_D[2][28] => Mux3.IN7
i_D[2][29] => Mux2.IN7
i_D[2][30] => Mux1.IN7
i_D[2][31] => Mux0.IN7
i_D[1][0] => Mux31.IN6
i_D[1][1] => Mux30.IN6
i_D[1][2] => Mux29.IN6
i_D[1][3] => Mux28.IN6
i_D[1][4] => Mux27.IN6
i_D[1][5] => Mux26.IN6
i_D[1][6] => Mux25.IN6
i_D[1][7] => Mux24.IN6
i_D[1][8] => Mux23.IN6
i_D[1][9] => Mux22.IN6
i_D[1][10] => Mux21.IN6
i_D[1][11] => Mux20.IN6
i_D[1][12] => Mux19.IN6
i_D[1][13] => Mux18.IN6
i_D[1][14] => Mux17.IN6
i_D[1][15] => Mux16.IN6
i_D[1][16] => Mux15.IN6
i_D[1][17] => Mux14.IN6
i_D[1][18] => Mux13.IN6
i_D[1][19] => Mux12.IN6
i_D[1][20] => Mux11.IN6
i_D[1][21] => Mux10.IN6
i_D[1][22] => Mux9.IN6
i_D[1][23] => Mux8.IN6
i_D[1][24] => Mux7.IN6
i_D[1][25] => Mux6.IN6
i_D[1][26] => Mux5.IN6
i_D[1][27] => Mux4.IN6
i_D[1][28] => Mux3.IN6
i_D[1][29] => Mux2.IN6
i_D[1][30] => Mux1.IN6
i_D[1][31] => Mux0.IN6
i_D[0][0] => Mux31.IN5
i_D[0][1] => Mux30.IN5
i_D[0][2] => Mux29.IN5
i_D[0][3] => Mux28.IN5
i_D[0][4] => Mux27.IN5
i_D[0][5] => Mux26.IN5
i_D[0][6] => Mux25.IN5
i_D[0][7] => Mux24.IN5
i_D[0][8] => Mux23.IN5
i_D[0][9] => Mux22.IN5
i_D[0][10] => Mux21.IN5
i_D[0][11] => Mux20.IN5
i_D[0][12] => Mux19.IN5
i_D[0][13] => Mux18.IN5
i_D[0][14] => Mux17.IN5
i_D[0][15] => Mux16.IN5
i_D[0][16] => Mux15.IN5
i_D[0][17] => Mux14.IN5
i_D[0][18] => Mux13.IN5
i_D[0][19] => Mux12.IN5
i_D[0][20] => Mux11.IN5
i_D[0][21] => Mux10.IN5
i_D[0][22] => Mux9.IN5
i_D[0][23] => Mux8.IN5
i_D[0][24] => Mux7.IN5
i_D[0][25] => Mux6.IN5
i_D[0][26] => Mux5.IN5
i_D[0][27] => Mux4.IN5
i_D[0][28] => Mux3.IN5
i_D[0][29] => Mux2.IN5
i_D[0][30] => Mux1.IN5
i_D[0][31] => Mux0.IN5
o_Q[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
o_Q[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
o_Q[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
o_Q[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
o_Q[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
o_Q[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
o_Q[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
o_Q[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
o_Q[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
o_Q[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
o_Q[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
o_Q[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
o_Q[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
o_Q[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
o_Q[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
o_Q[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
o_Q[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
o_Q[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
o_Q[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
o_Q[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
o_Q[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
o_Q[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
o_Q[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
o_Q[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
o_Q[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o_Q[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o_Q[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o_Q[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o_Q[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o_Q[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_Q[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_Q[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU
i_In1[0] => AddSub_N:ADDnSUB.i_X[0]
i_In1[0] => and_N:GAND.i_In1[0]
i_In1[0] => or_N:GOR.i_In1[0]
i_In1[0] => xor_N:GXOR.i_In1[0]
i_In1[1] => AddSub_N:ADDnSUB.i_X[1]
i_In1[1] => and_N:GAND.i_In1[1]
i_In1[1] => or_N:GOR.i_In1[1]
i_In1[1] => xor_N:GXOR.i_In1[1]
i_In1[2] => AddSub_N:ADDnSUB.i_X[2]
i_In1[2] => and_N:GAND.i_In1[2]
i_In1[2] => or_N:GOR.i_In1[2]
i_In1[2] => xor_N:GXOR.i_In1[2]
i_In1[3] => AddSub_N:ADDnSUB.i_X[3]
i_In1[3] => and_N:GAND.i_In1[3]
i_In1[3] => or_N:GOR.i_In1[3]
i_In1[3] => xor_N:GXOR.i_In1[3]
i_In1[4] => AddSub_N:ADDnSUB.i_X[4]
i_In1[4] => and_N:GAND.i_In1[4]
i_In1[4] => or_N:GOR.i_In1[4]
i_In1[4] => xor_N:GXOR.i_In1[4]
i_In1[5] => AddSub_N:ADDnSUB.i_X[5]
i_In1[5] => and_N:GAND.i_In1[5]
i_In1[5] => or_N:GOR.i_In1[5]
i_In1[5] => xor_N:GXOR.i_In1[5]
i_In1[6] => AddSub_N:ADDnSUB.i_X[6]
i_In1[6] => and_N:GAND.i_In1[6]
i_In1[6] => or_N:GOR.i_In1[6]
i_In1[6] => xor_N:GXOR.i_In1[6]
i_In1[7] => AddSub_N:ADDnSUB.i_X[7]
i_In1[7] => and_N:GAND.i_In1[7]
i_In1[7] => or_N:GOR.i_In1[7]
i_In1[7] => xor_N:GXOR.i_In1[7]
i_In1[8] => AddSub_N:ADDnSUB.i_X[8]
i_In1[8] => and_N:GAND.i_In1[8]
i_In1[8] => or_N:GOR.i_In1[8]
i_In1[8] => xor_N:GXOR.i_In1[8]
i_In1[9] => AddSub_N:ADDnSUB.i_X[9]
i_In1[9] => and_N:GAND.i_In1[9]
i_In1[9] => or_N:GOR.i_In1[9]
i_In1[9] => xor_N:GXOR.i_In1[9]
i_In1[10] => AddSub_N:ADDnSUB.i_X[10]
i_In1[10] => and_N:GAND.i_In1[10]
i_In1[10] => or_N:GOR.i_In1[10]
i_In1[10] => xor_N:GXOR.i_In1[10]
i_In1[11] => AddSub_N:ADDnSUB.i_X[11]
i_In1[11] => and_N:GAND.i_In1[11]
i_In1[11] => or_N:GOR.i_In1[11]
i_In1[11] => xor_N:GXOR.i_In1[11]
i_In1[12] => AddSub_N:ADDnSUB.i_X[12]
i_In1[12] => and_N:GAND.i_In1[12]
i_In1[12] => or_N:GOR.i_In1[12]
i_In1[12] => xor_N:GXOR.i_In1[12]
i_In1[13] => AddSub_N:ADDnSUB.i_X[13]
i_In1[13] => and_N:GAND.i_In1[13]
i_In1[13] => or_N:GOR.i_In1[13]
i_In1[13] => xor_N:GXOR.i_In1[13]
i_In1[14] => AddSub_N:ADDnSUB.i_X[14]
i_In1[14] => and_N:GAND.i_In1[14]
i_In1[14] => or_N:GOR.i_In1[14]
i_In1[14] => xor_N:GXOR.i_In1[14]
i_In1[15] => AddSub_N:ADDnSUB.i_X[15]
i_In1[15] => and_N:GAND.i_In1[15]
i_In1[15] => or_N:GOR.i_In1[15]
i_In1[15] => xor_N:GXOR.i_In1[15]
i_In1[16] => AddSub_N:ADDnSUB.i_X[16]
i_In1[16] => and_N:GAND.i_In1[16]
i_In1[16] => or_N:GOR.i_In1[16]
i_In1[16] => xor_N:GXOR.i_In1[16]
i_In1[17] => AddSub_N:ADDnSUB.i_X[17]
i_In1[17] => and_N:GAND.i_In1[17]
i_In1[17] => or_N:GOR.i_In1[17]
i_In1[17] => xor_N:GXOR.i_In1[17]
i_In1[18] => AddSub_N:ADDnSUB.i_X[18]
i_In1[18] => and_N:GAND.i_In1[18]
i_In1[18] => or_N:GOR.i_In1[18]
i_In1[18] => xor_N:GXOR.i_In1[18]
i_In1[19] => AddSub_N:ADDnSUB.i_X[19]
i_In1[19] => and_N:GAND.i_In1[19]
i_In1[19] => or_N:GOR.i_In1[19]
i_In1[19] => xor_N:GXOR.i_In1[19]
i_In1[20] => AddSub_N:ADDnSUB.i_X[20]
i_In1[20] => and_N:GAND.i_In1[20]
i_In1[20] => or_N:GOR.i_In1[20]
i_In1[20] => xor_N:GXOR.i_In1[20]
i_In1[21] => AddSub_N:ADDnSUB.i_X[21]
i_In1[21] => and_N:GAND.i_In1[21]
i_In1[21] => or_N:GOR.i_In1[21]
i_In1[21] => xor_N:GXOR.i_In1[21]
i_In1[22] => AddSub_N:ADDnSUB.i_X[22]
i_In1[22] => and_N:GAND.i_In1[22]
i_In1[22] => or_N:GOR.i_In1[22]
i_In1[22] => xor_N:GXOR.i_In1[22]
i_In1[23] => AddSub_N:ADDnSUB.i_X[23]
i_In1[23] => and_N:GAND.i_In1[23]
i_In1[23] => or_N:GOR.i_In1[23]
i_In1[23] => xor_N:GXOR.i_In1[23]
i_In1[24] => AddSub_N:ADDnSUB.i_X[24]
i_In1[24] => and_N:GAND.i_In1[24]
i_In1[24] => or_N:GOR.i_In1[24]
i_In1[24] => xor_N:GXOR.i_In1[24]
i_In1[25] => AddSub_N:ADDnSUB.i_X[25]
i_In1[25] => and_N:GAND.i_In1[25]
i_In1[25] => or_N:GOR.i_In1[25]
i_In1[25] => xor_N:GXOR.i_In1[25]
i_In1[26] => AddSub_N:ADDnSUB.i_X[26]
i_In1[26] => and_N:GAND.i_In1[26]
i_In1[26] => or_N:GOR.i_In1[26]
i_In1[26] => xor_N:GXOR.i_In1[26]
i_In1[27] => AddSub_N:ADDnSUB.i_X[27]
i_In1[27] => and_N:GAND.i_In1[27]
i_In1[27] => or_N:GOR.i_In1[27]
i_In1[27] => xor_N:GXOR.i_In1[27]
i_In1[28] => AddSub_N:ADDnSUB.i_X[28]
i_In1[28] => and_N:GAND.i_In1[28]
i_In1[28] => or_N:GOR.i_In1[28]
i_In1[28] => xor_N:GXOR.i_In1[28]
i_In1[29] => AddSub_N:ADDnSUB.i_X[29]
i_In1[29] => and_N:GAND.i_In1[29]
i_In1[29] => or_N:GOR.i_In1[29]
i_In1[29] => xor_N:GXOR.i_In1[29]
i_In1[30] => AddSub_N:ADDnSUB.i_X[30]
i_In1[30] => and_N:GAND.i_In1[30]
i_In1[30] => or_N:GOR.i_In1[30]
i_In1[30] => xor_N:GXOR.i_In1[30]
i_In1[31] => AddSub_N:ADDnSUB.i_X[31]
i_In1[31] => and_N:GAND.i_In1[31]
i_In1[31] => or_N:GOR.i_In1[31]
i_In1[31] => xor_N:GXOR.i_In1[31]
i_In2[0] => mux2t1_N:MUX_MOVN.i_D0[0]
i_In2[0] => and_N:GAND.i_In2[0]
i_In2[0] => or_N:GOR.i_In2[0]
i_In2[0] => xor_N:GXOR.i_In2[0]
i_In2[0] => barrelshifter:SHIFTER.A[0]
i_In2[1] => mux2t1_N:MUX_MOVN.i_D0[1]
i_In2[1] => and_N:GAND.i_In2[1]
i_In2[1] => or_N:GOR.i_In2[1]
i_In2[1] => xor_N:GXOR.i_In2[1]
i_In2[1] => barrelshifter:SHIFTER.A[1]
i_In2[2] => mux2t1_N:MUX_MOVN.i_D0[2]
i_In2[2] => and_N:GAND.i_In2[2]
i_In2[2] => or_N:GOR.i_In2[2]
i_In2[2] => xor_N:GXOR.i_In2[2]
i_In2[2] => barrelshifter:SHIFTER.A[2]
i_In2[3] => mux2t1_N:MUX_MOVN.i_D0[3]
i_In2[3] => and_N:GAND.i_In2[3]
i_In2[3] => or_N:GOR.i_In2[3]
i_In2[3] => xor_N:GXOR.i_In2[3]
i_In2[3] => barrelshifter:SHIFTER.A[3]
i_In2[4] => mux2t1_N:MUX_MOVN.i_D0[4]
i_In2[4] => and_N:GAND.i_In2[4]
i_In2[4] => or_N:GOR.i_In2[4]
i_In2[4] => xor_N:GXOR.i_In2[4]
i_In2[4] => barrelshifter:SHIFTER.A[4]
i_In2[5] => mux2t1_N:MUX_MOVN.i_D0[5]
i_In2[5] => and_N:GAND.i_In2[5]
i_In2[5] => or_N:GOR.i_In2[5]
i_In2[5] => xor_N:GXOR.i_In2[5]
i_In2[5] => barrelshifter:SHIFTER.A[5]
i_In2[6] => mux2t1_N:MUX_MOVN.i_D0[6]
i_In2[6] => and_N:GAND.i_In2[6]
i_In2[6] => or_N:GOR.i_In2[6]
i_In2[6] => xor_N:GXOR.i_In2[6]
i_In2[6] => barrelshifter:SHIFTER.A[6]
i_In2[7] => mux2t1_N:MUX_MOVN.i_D0[7]
i_In2[7] => and_N:GAND.i_In2[7]
i_In2[7] => or_N:GOR.i_In2[7]
i_In2[7] => xor_N:GXOR.i_In2[7]
i_In2[7] => barrelshifter:SHIFTER.A[7]
i_In2[8] => mux2t1_N:MUX_MOVN.i_D0[8]
i_In2[8] => and_N:GAND.i_In2[8]
i_In2[8] => or_N:GOR.i_In2[8]
i_In2[8] => xor_N:GXOR.i_In2[8]
i_In2[8] => barrelshifter:SHIFTER.A[8]
i_In2[9] => mux2t1_N:MUX_MOVN.i_D0[9]
i_In2[9] => and_N:GAND.i_In2[9]
i_In2[9] => or_N:GOR.i_In2[9]
i_In2[9] => xor_N:GXOR.i_In2[9]
i_In2[9] => barrelshifter:SHIFTER.A[9]
i_In2[10] => mux2t1_N:MUX_MOVN.i_D0[10]
i_In2[10] => and_N:GAND.i_In2[10]
i_In2[10] => or_N:GOR.i_In2[10]
i_In2[10] => xor_N:GXOR.i_In2[10]
i_In2[10] => barrelshifter:SHIFTER.A[10]
i_In2[11] => mux2t1_N:MUX_MOVN.i_D0[11]
i_In2[11] => and_N:GAND.i_In2[11]
i_In2[11] => or_N:GOR.i_In2[11]
i_In2[11] => xor_N:GXOR.i_In2[11]
i_In2[11] => barrelshifter:SHIFTER.A[11]
i_In2[12] => mux2t1_N:MUX_MOVN.i_D0[12]
i_In2[12] => and_N:GAND.i_In2[12]
i_In2[12] => or_N:GOR.i_In2[12]
i_In2[12] => xor_N:GXOR.i_In2[12]
i_In2[12] => barrelshifter:SHIFTER.A[12]
i_In2[13] => mux2t1_N:MUX_MOVN.i_D0[13]
i_In2[13] => and_N:GAND.i_In2[13]
i_In2[13] => or_N:GOR.i_In2[13]
i_In2[13] => xor_N:GXOR.i_In2[13]
i_In2[13] => barrelshifter:SHIFTER.A[13]
i_In2[14] => mux2t1_N:MUX_MOVN.i_D0[14]
i_In2[14] => and_N:GAND.i_In2[14]
i_In2[14] => or_N:GOR.i_In2[14]
i_In2[14] => xor_N:GXOR.i_In2[14]
i_In2[14] => barrelshifter:SHIFTER.A[14]
i_In2[15] => mux2t1_N:MUX_MOVN.i_D0[15]
i_In2[15] => and_N:GAND.i_In2[15]
i_In2[15] => or_N:GOR.i_In2[15]
i_In2[15] => xor_N:GXOR.i_In2[15]
i_In2[15] => barrelshifter:SHIFTER.A[15]
i_In2[16] => mux2t1_N:MUX_MOVN.i_D0[16]
i_In2[16] => and_N:GAND.i_In2[16]
i_In2[16] => or_N:GOR.i_In2[16]
i_In2[16] => xor_N:GXOR.i_In2[16]
i_In2[16] => barrelshifter:SHIFTER.A[16]
i_In2[17] => mux2t1_N:MUX_MOVN.i_D0[17]
i_In2[17] => and_N:GAND.i_In2[17]
i_In2[17] => or_N:GOR.i_In2[17]
i_In2[17] => xor_N:GXOR.i_In2[17]
i_In2[17] => barrelshifter:SHIFTER.A[17]
i_In2[18] => mux2t1_N:MUX_MOVN.i_D0[18]
i_In2[18] => and_N:GAND.i_In2[18]
i_In2[18] => or_N:GOR.i_In2[18]
i_In2[18] => xor_N:GXOR.i_In2[18]
i_In2[18] => barrelshifter:SHIFTER.A[18]
i_In2[19] => mux2t1_N:MUX_MOVN.i_D0[19]
i_In2[19] => and_N:GAND.i_In2[19]
i_In2[19] => or_N:GOR.i_In2[19]
i_In2[19] => xor_N:GXOR.i_In2[19]
i_In2[19] => barrelshifter:SHIFTER.A[19]
i_In2[20] => mux2t1_N:MUX_MOVN.i_D0[20]
i_In2[20] => and_N:GAND.i_In2[20]
i_In2[20] => or_N:GOR.i_In2[20]
i_In2[20] => xor_N:GXOR.i_In2[20]
i_In2[20] => barrelshifter:SHIFTER.A[20]
i_In2[21] => mux2t1_N:MUX_MOVN.i_D0[21]
i_In2[21] => and_N:GAND.i_In2[21]
i_In2[21] => or_N:GOR.i_In2[21]
i_In2[21] => xor_N:GXOR.i_In2[21]
i_In2[21] => barrelshifter:SHIFTER.A[21]
i_In2[22] => mux2t1_N:MUX_MOVN.i_D0[22]
i_In2[22] => and_N:GAND.i_In2[22]
i_In2[22] => or_N:GOR.i_In2[22]
i_In2[22] => xor_N:GXOR.i_In2[22]
i_In2[22] => barrelshifter:SHIFTER.A[22]
i_In2[23] => mux2t1_N:MUX_MOVN.i_D0[23]
i_In2[23] => and_N:GAND.i_In2[23]
i_In2[23] => or_N:GOR.i_In2[23]
i_In2[23] => xor_N:GXOR.i_In2[23]
i_In2[23] => barrelshifter:SHIFTER.A[23]
i_In2[24] => mux2t1_N:MUX_MOVN.i_D0[24]
i_In2[24] => and_N:GAND.i_In2[24]
i_In2[24] => or_N:GOR.i_In2[24]
i_In2[24] => xor_N:GXOR.i_In2[24]
i_In2[24] => barrelshifter:SHIFTER.A[24]
i_In2[25] => mux2t1_N:MUX_MOVN.i_D0[25]
i_In2[25] => and_N:GAND.i_In2[25]
i_In2[25] => or_N:GOR.i_In2[25]
i_In2[25] => xor_N:GXOR.i_In2[25]
i_In2[25] => barrelshifter:SHIFTER.A[25]
i_In2[26] => mux2t1_N:MUX_MOVN.i_D0[26]
i_In2[26] => and_N:GAND.i_In2[26]
i_In2[26] => or_N:GOR.i_In2[26]
i_In2[26] => xor_N:GXOR.i_In2[26]
i_In2[26] => barrelshifter:SHIFTER.A[26]
i_In2[27] => mux2t1_N:MUX_MOVN.i_D0[27]
i_In2[27] => and_N:GAND.i_In2[27]
i_In2[27] => or_N:GOR.i_In2[27]
i_In2[27] => xor_N:GXOR.i_In2[27]
i_In2[27] => barrelshifter:SHIFTER.A[27]
i_In2[28] => mux2t1_N:MUX_MOVN.i_D0[28]
i_In2[28] => and_N:GAND.i_In2[28]
i_In2[28] => or_N:GOR.i_In2[28]
i_In2[28] => xor_N:GXOR.i_In2[28]
i_In2[28] => barrelshifter:SHIFTER.A[28]
i_In2[29] => mux2t1_N:MUX_MOVN.i_D0[29]
i_In2[29] => and_N:GAND.i_In2[29]
i_In2[29] => or_N:GOR.i_In2[29]
i_In2[29] => xor_N:GXOR.i_In2[29]
i_In2[29] => barrelshifter:SHIFTER.A[29]
i_In2[30] => mux2t1_N:MUX_MOVN.i_D0[30]
i_In2[30] => and_N:GAND.i_In2[30]
i_In2[30] => or_N:GOR.i_In2[30]
i_In2[30] => xor_N:GXOR.i_In2[30]
i_In2[30] => barrelshifter:SHIFTER.A[30]
i_In2[31] => mux2t1_N:MUX_MOVN.i_D0[31]
i_In2[31] => and_N:GAND.i_In2[31]
i_In2[31] => or_N:GOR.i_In2[31]
i_In2[31] => xor_N:GXOR.i_In2[31]
i_In2[31] => barrelshifter:SHIFTER.A[31]
i_ALUop[0] => barrelshifter:SHIFTER.arith
i_ALUop[1] => barrelshifter:SHIFTER.left
i_ALUop[2] => AddSub_N:ADDnSUB.nAdd_Sub
i_ALUop[3] => mux2t1_N:MUX_COMPARE.i_S
i_ALUop[4] => mux32t1_8:MUX_Op.i_S[0]
i_ALUop[5] => mux32t1_8:MUX_Op.i_S[1]
i_ALUop[6] => mux32t1_8:MUX_Op.i_S[2]
i_Movn => mux2t1_N:MUX_MOVN.i_S
i_SHAMT[0] => barrelshifter:SHIFTER.offset[0]
i_SHAMT[1] => barrelshifter:SHIFTER.offset[1]
i_SHAMT[2] => barrelshifter:SHIFTER.offset[2]
i_SHAMT[3] => barrelshifter:SHIFTER.offset[3]
i_SHAMT[4] => barrelshifter:SHIFTER.offset[4]
o_Equal <= equalZero:GZERO.o_EqualZero
o_OverFlow <= AddSub_N:ADDnSUB.o_F
o_Out1[0] <= mux32t1_8:MUX_Op.o_Q[0]
o_Out1[1] <= mux32t1_8:MUX_Op.o_Q[1]
o_Out1[2] <= mux32t1_8:MUX_Op.o_Q[2]
o_Out1[3] <= mux32t1_8:MUX_Op.o_Q[3]
o_Out1[4] <= mux32t1_8:MUX_Op.o_Q[4]
o_Out1[5] <= mux32t1_8:MUX_Op.o_Q[5]
o_Out1[6] <= mux32t1_8:MUX_Op.o_Q[6]
o_Out1[7] <= mux32t1_8:MUX_Op.o_Q[7]
o_Out1[8] <= mux32t1_8:MUX_Op.o_Q[8]
o_Out1[9] <= mux32t1_8:MUX_Op.o_Q[9]
o_Out1[10] <= mux32t1_8:MUX_Op.o_Q[10]
o_Out1[11] <= mux32t1_8:MUX_Op.o_Q[11]
o_Out1[12] <= mux32t1_8:MUX_Op.o_Q[12]
o_Out1[13] <= mux32t1_8:MUX_Op.o_Q[13]
o_Out1[14] <= mux32t1_8:MUX_Op.o_Q[14]
o_Out1[15] <= mux32t1_8:MUX_Op.o_Q[15]
o_Out1[16] <= mux32t1_8:MUX_Op.o_Q[16]
o_Out1[17] <= mux32t1_8:MUX_Op.o_Q[17]
o_Out1[18] <= mux32t1_8:MUX_Op.o_Q[18]
o_Out1[19] <= mux32t1_8:MUX_Op.o_Q[19]
o_Out1[20] <= mux32t1_8:MUX_Op.o_Q[20]
o_Out1[21] <= mux32t1_8:MUX_Op.o_Q[21]
o_Out1[22] <= mux32t1_8:MUX_Op.o_Q[22]
o_Out1[23] <= mux32t1_8:MUX_Op.o_Q[23]
o_Out1[24] <= mux32t1_8:MUX_Op.o_Q[24]
o_Out1[25] <= mux32t1_8:MUX_Op.o_Q[25]
o_Out1[26] <= mux32t1_8:MUX_Op.o_Q[26]
o_Out1[27] <= mux32t1_8:MUX_Op.o_Q[27]
o_Out1[28] <= mux32t1_8:MUX_Op.o_Q[28]
o_Out1[29] <= mux32t1_8:MUX_Op.o_Q[29]
o_Out1[30] <= mux32t1_8:MUX_Op.o_Q[30]
o_Out1[31] <= mux32t1_8:MUX_Op.o_Q[31]


|MIPS_Processor|ALU:X_ALU|mux2t1_N:MUX_MOVN
i_S => mux2t1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= mux2t1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2t1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2t1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2t1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2t1:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2t1:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2t1:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2t1:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2t1:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2t1:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2t1:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2t1:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2t1:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2t1:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2t1:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2t1:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux2t1:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux2t1:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux2t1:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux2t1:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux2t1:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux2t1:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux2t1:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux2t1:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux2t1:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux2t1:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux2t1:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux2t1:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux2t1:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux2t1:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux2t1:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux2t1:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|ALU:X_ALU|mux2t1_N:MUX_MOVN|mux2t1:\G_NBit_MUX:0:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|mux2t1_N:MUX_MOVN|mux2t1:\G_NBit_MUX:1:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|mux2t1_N:MUX_MOVN|mux2t1:\G_NBit_MUX:2:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|mux2t1_N:MUX_MOVN|mux2t1:\G_NBit_MUX:3:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|mux2t1_N:MUX_MOVN|mux2t1:\G_NBit_MUX:4:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|mux2t1_N:MUX_MOVN|mux2t1:\G_NBit_MUX:5:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|mux2t1_N:MUX_MOVN|mux2t1:\G_NBit_MUX:6:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|mux2t1_N:MUX_MOVN|mux2t1:\G_NBit_MUX:7:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|mux2t1_N:MUX_MOVN|mux2t1:\G_NBit_MUX:8:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|mux2t1_N:MUX_MOVN|mux2t1:\G_NBit_MUX:9:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|mux2t1_N:MUX_MOVN|mux2t1:\G_NBit_MUX:10:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|mux2t1_N:MUX_MOVN|mux2t1:\G_NBit_MUX:11:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|mux2t1_N:MUX_MOVN|mux2t1:\G_NBit_MUX:12:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|mux2t1_N:MUX_MOVN|mux2t1:\G_NBit_MUX:13:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|mux2t1_N:MUX_MOVN|mux2t1:\G_NBit_MUX:14:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|mux2t1_N:MUX_MOVN|mux2t1:\G_NBit_MUX:15:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|mux2t1_N:MUX_MOVN|mux2t1:\G_NBit_MUX:16:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|mux2t1_N:MUX_MOVN|mux2t1:\G_NBit_MUX:17:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|mux2t1_N:MUX_MOVN|mux2t1:\G_NBit_MUX:18:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|mux2t1_N:MUX_MOVN|mux2t1:\G_NBit_MUX:19:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|mux2t1_N:MUX_MOVN|mux2t1:\G_NBit_MUX:20:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|mux2t1_N:MUX_MOVN|mux2t1:\G_NBit_MUX:21:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|mux2t1_N:MUX_MOVN|mux2t1:\G_NBit_MUX:22:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|mux2t1_N:MUX_MOVN|mux2t1:\G_NBit_MUX:23:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|mux2t1_N:MUX_MOVN|mux2t1:\G_NBit_MUX:24:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|mux2t1_N:MUX_MOVN|mux2t1:\G_NBit_MUX:25:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|mux2t1_N:MUX_MOVN|mux2t1:\G_NBit_MUX:26:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|mux2t1_N:MUX_MOVN|mux2t1:\G_NBit_MUX:27:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|mux2t1_N:MUX_MOVN|mux2t1:\G_NBit_MUX:28:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|mux2t1_N:MUX_MOVN|mux2t1:\G_NBit_MUX:29:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|mux2t1_N:MUX_MOVN|mux2t1:\G_NBit_MUX:30:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|mux2t1_N:MUX_MOVN|mux2t1:\G_NBit_MUX:31:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|mux2t1_N:MUX_COMPARE
i_S => mux2t1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= mux2t1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2t1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2t1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2t1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2t1:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2t1:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2t1:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2t1:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2t1:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2t1:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2t1:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2t1:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2t1:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2t1:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2t1:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2t1:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux2t1:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux2t1:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux2t1:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux2t1:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux2t1:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux2t1:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux2t1:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux2t1:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux2t1:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux2t1:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux2t1:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux2t1:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux2t1:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux2t1:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux2t1:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux2t1:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|ALU:X_ALU|mux2t1_N:MUX_COMPARE|mux2t1:\G_NBit_MUX:0:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|mux2t1_N:MUX_COMPARE|mux2t1:\G_NBit_MUX:1:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|mux2t1_N:MUX_COMPARE|mux2t1:\G_NBit_MUX:2:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|mux2t1_N:MUX_COMPARE|mux2t1:\G_NBit_MUX:3:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|mux2t1_N:MUX_COMPARE|mux2t1:\G_NBit_MUX:4:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|mux2t1_N:MUX_COMPARE|mux2t1:\G_NBit_MUX:5:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|mux2t1_N:MUX_COMPARE|mux2t1:\G_NBit_MUX:6:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|mux2t1_N:MUX_COMPARE|mux2t1:\G_NBit_MUX:7:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|mux2t1_N:MUX_COMPARE|mux2t1:\G_NBit_MUX:8:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|mux2t1_N:MUX_COMPARE|mux2t1:\G_NBit_MUX:9:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|mux2t1_N:MUX_COMPARE|mux2t1:\G_NBit_MUX:10:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|mux2t1_N:MUX_COMPARE|mux2t1:\G_NBit_MUX:11:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|mux2t1_N:MUX_COMPARE|mux2t1:\G_NBit_MUX:12:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|mux2t1_N:MUX_COMPARE|mux2t1:\G_NBit_MUX:13:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|mux2t1_N:MUX_COMPARE|mux2t1:\G_NBit_MUX:14:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|mux2t1_N:MUX_COMPARE|mux2t1:\G_NBit_MUX:15:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|mux2t1_N:MUX_COMPARE|mux2t1:\G_NBit_MUX:16:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|mux2t1_N:MUX_COMPARE|mux2t1:\G_NBit_MUX:17:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|mux2t1_N:MUX_COMPARE|mux2t1:\G_NBit_MUX:18:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|mux2t1_N:MUX_COMPARE|mux2t1:\G_NBit_MUX:19:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|mux2t1_N:MUX_COMPARE|mux2t1:\G_NBit_MUX:20:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|mux2t1_N:MUX_COMPARE|mux2t1:\G_NBit_MUX:21:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|mux2t1_N:MUX_COMPARE|mux2t1:\G_NBit_MUX:22:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|mux2t1_N:MUX_COMPARE|mux2t1:\G_NBit_MUX:23:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|mux2t1_N:MUX_COMPARE|mux2t1:\G_NBit_MUX:24:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|mux2t1_N:MUX_COMPARE|mux2t1:\G_NBit_MUX:25:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|mux2t1_N:MUX_COMPARE|mux2t1:\G_NBit_MUX:26:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|mux2t1_N:MUX_COMPARE|mux2t1:\G_NBit_MUX:27:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|mux2t1_N:MUX_COMPARE|mux2t1:\G_NBit_MUX:28:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|mux2t1_N:MUX_COMPARE|mux2t1:\G_NBit_MUX:29:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|mux2t1_N:MUX_COMPARE|mux2t1:\G_NBit_MUX:30:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|mux2t1_N:MUX_COMPARE|mux2t1:\G_NBit_MUX:31:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB
nAdd_Sub => rippleAdder_N:g_RipAdd.i_C
nAdd_Sub => mux2t1_N:g_Mux.i_S
i_X[0] => rippleAdder_N:g_RipAdd.i_X[0]
i_X[1] => rippleAdder_N:g_RipAdd.i_X[1]
i_X[2] => rippleAdder_N:g_RipAdd.i_X[2]
i_X[3] => rippleAdder_N:g_RipAdd.i_X[3]
i_X[4] => rippleAdder_N:g_RipAdd.i_X[4]
i_X[5] => rippleAdder_N:g_RipAdd.i_X[5]
i_X[6] => rippleAdder_N:g_RipAdd.i_X[6]
i_X[7] => rippleAdder_N:g_RipAdd.i_X[7]
i_X[8] => rippleAdder_N:g_RipAdd.i_X[8]
i_X[9] => rippleAdder_N:g_RipAdd.i_X[9]
i_X[10] => rippleAdder_N:g_RipAdd.i_X[10]
i_X[11] => rippleAdder_N:g_RipAdd.i_X[11]
i_X[12] => rippleAdder_N:g_RipAdd.i_X[12]
i_X[13] => rippleAdder_N:g_RipAdd.i_X[13]
i_X[14] => rippleAdder_N:g_RipAdd.i_X[14]
i_X[15] => rippleAdder_N:g_RipAdd.i_X[15]
i_X[16] => rippleAdder_N:g_RipAdd.i_X[16]
i_X[17] => rippleAdder_N:g_RipAdd.i_X[17]
i_X[18] => rippleAdder_N:g_RipAdd.i_X[18]
i_X[19] => rippleAdder_N:g_RipAdd.i_X[19]
i_X[20] => rippleAdder_N:g_RipAdd.i_X[20]
i_X[21] => rippleAdder_N:g_RipAdd.i_X[21]
i_X[22] => rippleAdder_N:g_RipAdd.i_X[22]
i_X[23] => rippleAdder_N:g_RipAdd.i_X[23]
i_X[24] => rippleAdder_N:g_RipAdd.i_X[24]
i_X[25] => rippleAdder_N:g_RipAdd.i_X[25]
i_X[26] => rippleAdder_N:g_RipAdd.i_X[26]
i_X[27] => rippleAdder_N:g_RipAdd.i_X[27]
i_X[28] => rippleAdder_N:g_RipAdd.i_X[28]
i_X[29] => rippleAdder_N:g_RipAdd.i_X[29]
i_X[30] => rippleAdder_N:g_RipAdd.i_X[30]
i_X[31] => rippleAdder_N:g_RipAdd.i_X[31]
i_Y[0] => mux2t1_N:g_Mux.i_D0[0]
i_Y[0] => onesComp_N:HELP.i_A[0]
i_Y[1] => mux2t1_N:g_Mux.i_D0[1]
i_Y[1] => onesComp_N:HELP.i_A[1]
i_Y[2] => mux2t1_N:g_Mux.i_D0[2]
i_Y[2] => onesComp_N:HELP.i_A[2]
i_Y[3] => mux2t1_N:g_Mux.i_D0[3]
i_Y[3] => onesComp_N:HELP.i_A[3]
i_Y[4] => mux2t1_N:g_Mux.i_D0[4]
i_Y[4] => onesComp_N:HELP.i_A[4]
i_Y[5] => mux2t1_N:g_Mux.i_D0[5]
i_Y[5] => onesComp_N:HELP.i_A[5]
i_Y[6] => mux2t1_N:g_Mux.i_D0[6]
i_Y[6] => onesComp_N:HELP.i_A[6]
i_Y[7] => mux2t1_N:g_Mux.i_D0[7]
i_Y[7] => onesComp_N:HELP.i_A[7]
i_Y[8] => mux2t1_N:g_Mux.i_D0[8]
i_Y[8] => onesComp_N:HELP.i_A[8]
i_Y[9] => mux2t1_N:g_Mux.i_D0[9]
i_Y[9] => onesComp_N:HELP.i_A[9]
i_Y[10] => mux2t1_N:g_Mux.i_D0[10]
i_Y[10] => onesComp_N:HELP.i_A[10]
i_Y[11] => mux2t1_N:g_Mux.i_D0[11]
i_Y[11] => onesComp_N:HELP.i_A[11]
i_Y[12] => mux2t1_N:g_Mux.i_D0[12]
i_Y[12] => onesComp_N:HELP.i_A[12]
i_Y[13] => mux2t1_N:g_Mux.i_D0[13]
i_Y[13] => onesComp_N:HELP.i_A[13]
i_Y[14] => mux2t1_N:g_Mux.i_D0[14]
i_Y[14] => onesComp_N:HELP.i_A[14]
i_Y[15] => mux2t1_N:g_Mux.i_D0[15]
i_Y[15] => onesComp_N:HELP.i_A[15]
i_Y[16] => mux2t1_N:g_Mux.i_D0[16]
i_Y[16] => onesComp_N:HELP.i_A[16]
i_Y[17] => mux2t1_N:g_Mux.i_D0[17]
i_Y[17] => onesComp_N:HELP.i_A[17]
i_Y[18] => mux2t1_N:g_Mux.i_D0[18]
i_Y[18] => onesComp_N:HELP.i_A[18]
i_Y[19] => mux2t1_N:g_Mux.i_D0[19]
i_Y[19] => onesComp_N:HELP.i_A[19]
i_Y[20] => mux2t1_N:g_Mux.i_D0[20]
i_Y[20] => onesComp_N:HELP.i_A[20]
i_Y[21] => mux2t1_N:g_Mux.i_D0[21]
i_Y[21] => onesComp_N:HELP.i_A[21]
i_Y[22] => mux2t1_N:g_Mux.i_D0[22]
i_Y[22] => onesComp_N:HELP.i_A[22]
i_Y[23] => mux2t1_N:g_Mux.i_D0[23]
i_Y[23] => onesComp_N:HELP.i_A[23]
i_Y[24] => mux2t1_N:g_Mux.i_D0[24]
i_Y[24] => onesComp_N:HELP.i_A[24]
i_Y[25] => mux2t1_N:g_Mux.i_D0[25]
i_Y[25] => onesComp_N:HELP.i_A[25]
i_Y[26] => mux2t1_N:g_Mux.i_D0[26]
i_Y[26] => onesComp_N:HELP.i_A[26]
i_Y[27] => mux2t1_N:g_Mux.i_D0[27]
i_Y[27] => onesComp_N:HELP.i_A[27]
i_Y[28] => mux2t1_N:g_Mux.i_D0[28]
i_Y[28] => onesComp_N:HELP.i_A[28]
i_Y[29] => mux2t1_N:g_Mux.i_D0[29]
i_Y[29] => onesComp_N:HELP.i_A[29]
i_Y[30] => mux2t1_N:g_Mux.i_D0[30]
i_Y[30] => onesComp_N:HELP.i_A[30]
i_Y[31] => mux2t1_N:g_Mux.i_D0[31]
i_Y[31] => onesComp_N:HELP.i_A[31]
o_S[0] <= rippleAdder_N:g_RipAdd.o_S[0]
o_S[1] <= rippleAdder_N:g_RipAdd.o_S[1]
o_S[2] <= rippleAdder_N:g_RipAdd.o_S[2]
o_S[3] <= rippleAdder_N:g_RipAdd.o_S[3]
o_S[4] <= rippleAdder_N:g_RipAdd.o_S[4]
o_S[5] <= rippleAdder_N:g_RipAdd.o_S[5]
o_S[6] <= rippleAdder_N:g_RipAdd.o_S[6]
o_S[7] <= rippleAdder_N:g_RipAdd.o_S[7]
o_S[8] <= rippleAdder_N:g_RipAdd.o_S[8]
o_S[9] <= rippleAdder_N:g_RipAdd.o_S[9]
o_S[10] <= rippleAdder_N:g_RipAdd.o_S[10]
o_S[11] <= rippleAdder_N:g_RipAdd.o_S[11]
o_S[12] <= rippleAdder_N:g_RipAdd.o_S[12]
o_S[13] <= rippleAdder_N:g_RipAdd.o_S[13]
o_S[14] <= rippleAdder_N:g_RipAdd.o_S[14]
o_S[15] <= rippleAdder_N:g_RipAdd.o_S[15]
o_S[16] <= rippleAdder_N:g_RipAdd.o_S[16]
o_S[17] <= rippleAdder_N:g_RipAdd.o_S[17]
o_S[18] <= rippleAdder_N:g_RipAdd.o_S[18]
o_S[19] <= rippleAdder_N:g_RipAdd.o_S[19]
o_S[20] <= rippleAdder_N:g_RipAdd.o_S[20]
o_S[21] <= rippleAdder_N:g_RipAdd.o_S[21]
o_S[22] <= rippleAdder_N:g_RipAdd.o_S[22]
o_S[23] <= rippleAdder_N:g_RipAdd.o_S[23]
o_S[24] <= rippleAdder_N:g_RipAdd.o_S[24]
o_S[25] <= rippleAdder_N:g_RipAdd.o_S[25]
o_S[26] <= rippleAdder_N:g_RipAdd.o_S[26]
o_S[27] <= rippleAdder_N:g_RipAdd.o_S[27]
o_S[28] <= rippleAdder_N:g_RipAdd.o_S[28]
o_S[29] <= rippleAdder_N:g_RipAdd.o_S[29]
o_S[30] <= rippleAdder_N:g_RipAdd.o_S[30]
o_S[31] <= rippleAdder_N:g_RipAdd.o_S[31]
o_F <= rippleAdder_N:g_RipAdd.o_F
o_C <= rippleAdder_N:g_RipAdd.o_C


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd
i_C => fullAdder:G_NBit_Ripple:0:RIPPI.i_C
i_X[0] => fullAdder:G_NBit_Ripple:0:RIPPI.i_X
i_X[1] => fullAdder:G_NBit_Ripple:1:RIPPI.i_X
i_X[2] => fullAdder:G_NBit_Ripple:2:RIPPI.i_X
i_X[3] => fullAdder:G_NBit_Ripple:3:RIPPI.i_X
i_X[4] => fullAdder:G_NBit_Ripple:4:RIPPI.i_X
i_X[5] => fullAdder:G_NBit_Ripple:5:RIPPI.i_X
i_X[6] => fullAdder:G_NBit_Ripple:6:RIPPI.i_X
i_X[7] => fullAdder:G_NBit_Ripple:7:RIPPI.i_X
i_X[8] => fullAdder:G_NBit_Ripple:8:RIPPI.i_X
i_X[9] => fullAdder:G_NBit_Ripple:9:RIPPI.i_X
i_X[10] => fullAdder:G_NBit_Ripple:10:RIPPI.i_X
i_X[11] => fullAdder:G_NBit_Ripple:11:RIPPI.i_X
i_X[12] => fullAdder:G_NBit_Ripple:12:RIPPI.i_X
i_X[13] => fullAdder:G_NBit_Ripple:13:RIPPI.i_X
i_X[14] => fullAdder:G_NBit_Ripple:14:RIPPI.i_X
i_X[15] => fullAdder:G_NBit_Ripple:15:RIPPI.i_X
i_X[16] => fullAdder:G_NBit_Ripple:16:RIPPI.i_X
i_X[17] => fullAdder:G_NBit_Ripple:17:RIPPI.i_X
i_X[18] => fullAdder:G_NBit_Ripple:18:RIPPI.i_X
i_X[19] => fullAdder:G_NBit_Ripple:19:RIPPI.i_X
i_X[20] => fullAdder:G_NBit_Ripple:20:RIPPI.i_X
i_X[21] => fullAdder:G_NBit_Ripple:21:RIPPI.i_X
i_X[22] => fullAdder:G_NBit_Ripple:22:RIPPI.i_X
i_X[23] => fullAdder:G_NBit_Ripple:23:RIPPI.i_X
i_X[24] => fullAdder:G_NBit_Ripple:24:RIPPI.i_X
i_X[25] => fullAdder:G_NBit_Ripple:25:RIPPI.i_X
i_X[26] => fullAdder:G_NBit_Ripple:26:RIPPI.i_X
i_X[27] => fullAdder:G_NBit_Ripple:27:RIPPI.i_X
i_X[28] => fullAdder:G_NBit_Ripple:28:RIPPI.i_X
i_X[29] => fullAdder:G_NBit_Ripple:29:RIPPI.i_X
i_X[30] => fullAdder:G_NBit_Ripple:30:RIPPI.i_X
i_X[31] => fullAdder:G_NBit_Ripple:31:RIPPI.i_X
i_Y[0] => fullAdder:G_NBit_Ripple:0:RIPPI.i_Y
i_Y[1] => fullAdder:G_NBit_Ripple:1:RIPPI.i_Y
i_Y[2] => fullAdder:G_NBit_Ripple:2:RIPPI.i_Y
i_Y[3] => fullAdder:G_NBit_Ripple:3:RIPPI.i_Y
i_Y[4] => fullAdder:G_NBit_Ripple:4:RIPPI.i_Y
i_Y[5] => fullAdder:G_NBit_Ripple:5:RIPPI.i_Y
i_Y[6] => fullAdder:G_NBit_Ripple:6:RIPPI.i_Y
i_Y[7] => fullAdder:G_NBit_Ripple:7:RIPPI.i_Y
i_Y[8] => fullAdder:G_NBit_Ripple:8:RIPPI.i_Y
i_Y[9] => fullAdder:G_NBit_Ripple:9:RIPPI.i_Y
i_Y[10] => fullAdder:G_NBit_Ripple:10:RIPPI.i_Y
i_Y[11] => fullAdder:G_NBit_Ripple:11:RIPPI.i_Y
i_Y[12] => fullAdder:G_NBit_Ripple:12:RIPPI.i_Y
i_Y[13] => fullAdder:G_NBit_Ripple:13:RIPPI.i_Y
i_Y[14] => fullAdder:G_NBit_Ripple:14:RIPPI.i_Y
i_Y[15] => fullAdder:G_NBit_Ripple:15:RIPPI.i_Y
i_Y[16] => fullAdder:G_NBit_Ripple:16:RIPPI.i_Y
i_Y[17] => fullAdder:G_NBit_Ripple:17:RIPPI.i_Y
i_Y[18] => fullAdder:G_NBit_Ripple:18:RIPPI.i_Y
i_Y[19] => fullAdder:G_NBit_Ripple:19:RIPPI.i_Y
i_Y[20] => fullAdder:G_NBit_Ripple:20:RIPPI.i_Y
i_Y[21] => fullAdder:G_NBit_Ripple:21:RIPPI.i_Y
i_Y[22] => fullAdder:G_NBit_Ripple:22:RIPPI.i_Y
i_Y[23] => fullAdder:G_NBit_Ripple:23:RIPPI.i_Y
i_Y[24] => fullAdder:G_NBit_Ripple:24:RIPPI.i_Y
i_Y[25] => fullAdder:G_NBit_Ripple:25:RIPPI.i_Y
i_Y[26] => fullAdder:G_NBit_Ripple:26:RIPPI.i_Y
i_Y[27] => fullAdder:G_NBit_Ripple:27:RIPPI.i_Y
i_Y[28] => fullAdder:G_NBit_Ripple:28:RIPPI.i_Y
i_Y[29] => fullAdder:G_NBit_Ripple:29:RIPPI.i_Y
i_Y[30] => fullAdder:G_NBit_Ripple:30:RIPPI.i_Y
i_Y[31] => fullAdder:G_NBit_Ripple:31:RIPPI.i_Y
o_S[0] <= fullAdder:G_NBit_Ripple:0:RIPPI.o_S
o_S[1] <= fullAdder:G_NBit_Ripple:1:RIPPI.o_S
o_S[2] <= fullAdder:G_NBit_Ripple:2:RIPPI.o_S
o_S[3] <= fullAdder:G_NBit_Ripple:3:RIPPI.o_S
o_S[4] <= fullAdder:G_NBit_Ripple:4:RIPPI.o_S
o_S[5] <= fullAdder:G_NBit_Ripple:5:RIPPI.o_S
o_S[6] <= fullAdder:G_NBit_Ripple:6:RIPPI.o_S
o_S[7] <= fullAdder:G_NBit_Ripple:7:RIPPI.o_S
o_S[8] <= fullAdder:G_NBit_Ripple:8:RIPPI.o_S
o_S[9] <= fullAdder:G_NBit_Ripple:9:RIPPI.o_S
o_S[10] <= fullAdder:G_NBit_Ripple:10:RIPPI.o_S
o_S[11] <= fullAdder:G_NBit_Ripple:11:RIPPI.o_S
o_S[12] <= fullAdder:G_NBit_Ripple:12:RIPPI.o_S
o_S[13] <= fullAdder:G_NBit_Ripple:13:RIPPI.o_S
o_S[14] <= fullAdder:G_NBit_Ripple:14:RIPPI.o_S
o_S[15] <= fullAdder:G_NBit_Ripple:15:RIPPI.o_S
o_S[16] <= fullAdder:G_NBit_Ripple:16:RIPPI.o_S
o_S[17] <= fullAdder:G_NBit_Ripple:17:RIPPI.o_S
o_S[18] <= fullAdder:G_NBit_Ripple:18:RIPPI.o_S
o_S[19] <= fullAdder:G_NBit_Ripple:19:RIPPI.o_S
o_S[20] <= fullAdder:G_NBit_Ripple:20:RIPPI.o_S
o_S[21] <= fullAdder:G_NBit_Ripple:21:RIPPI.o_S
o_S[22] <= fullAdder:G_NBit_Ripple:22:RIPPI.o_S
o_S[23] <= fullAdder:G_NBit_Ripple:23:RIPPI.o_S
o_S[24] <= fullAdder:G_NBit_Ripple:24:RIPPI.o_S
o_S[25] <= fullAdder:G_NBit_Ripple:25:RIPPI.o_S
o_S[26] <= fullAdder:G_NBit_Ripple:26:RIPPI.o_S
o_S[27] <= fullAdder:G_NBit_Ripple:27:RIPPI.o_S
o_S[28] <= fullAdder:G_NBit_Ripple:28:RIPPI.o_S
o_S[29] <= fullAdder:G_NBit_Ripple:29:RIPPI.o_S
o_S[30] <= fullAdder:G_NBit_Ripple:30:RIPPI.o_S
o_S[31] <= fullAdder:G_NBit_Ripple:31:RIPPI.o_S
o_F <= xorg2:XORI.o_F
o_C <= fullAdder:G_NBit_Ripple:31:RIPPI.o_C


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:0:RIPPI
i_X => halfAdder:g_HfA1.i_X
i_Y => halfAdder:g_HfA1.i_Y
i_C => halfAdder:g_HfA2.i_X
o_S <= halfAdder:g_HfA2.o_S
o_C <= org2:g_Or.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:0:RIPPI|halfAdder:g_HfA1
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:0:RIPPI|halfAdder:g_HfA1|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:0:RIPPI|halfAdder:g_HfA1|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:0:RIPPI|halfAdder:g_HfA2
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:0:RIPPI|halfAdder:g_HfA2|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:0:RIPPI|halfAdder:g_HfA2|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:0:RIPPI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:1:RIPPI
i_X => halfAdder:g_HfA1.i_X
i_Y => halfAdder:g_HfA1.i_Y
i_C => halfAdder:g_HfA2.i_X
o_S <= halfAdder:g_HfA2.o_S
o_C <= org2:g_Or.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:1:RIPPI|halfAdder:g_HfA1
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:1:RIPPI|halfAdder:g_HfA1|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:1:RIPPI|halfAdder:g_HfA1|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:1:RIPPI|halfAdder:g_HfA2
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:1:RIPPI|halfAdder:g_HfA2|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:1:RIPPI|halfAdder:g_HfA2|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:1:RIPPI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:2:RIPPI
i_X => halfAdder:g_HfA1.i_X
i_Y => halfAdder:g_HfA1.i_Y
i_C => halfAdder:g_HfA2.i_X
o_S <= halfAdder:g_HfA2.o_S
o_C <= org2:g_Or.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:2:RIPPI|halfAdder:g_HfA1
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:2:RIPPI|halfAdder:g_HfA1|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:2:RIPPI|halfAdder:g_HfA1|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:2:RIPPI|halfAdder:g_HfA2
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:2:RIPPI|halfAdder:g_HfA2|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:2:RIPPI|halfAdder:g_HfA2|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:2:RIPPI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:3:RIPPI
i_X => halfAdder:g_HfA1.i_X
i_Y => halfAdder:g_HfA1.i_Y
i_C => halfAdder:g_HfA2.i_X
o_S <= halfAdder:g_HfA2.o_S
o_C <= org2:g_Or.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:3:RIPPI|halfAdder:g_HfA1
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:3:RIPPI|halfAdder:g_HfA1|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:3:RIPPI|halfAdder:g_HfA1|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:3:RIPPI|halfAdder:g_HfA2
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:3:RIPPI|halfAdder:g_HfA2|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:3:RIPPI|halfAdder:g_HfA2|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:3:RIPPI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:4:RIPPI
i_X => halfAdder:g_HfA1.i_X
i_Y => halfAdder:g_HfA1.i_Y
i_C => halfAdder:g_HfA2.i_X
o_S <= halfAdder:g_HfA2.o_S
o_C <= org2:g_Or.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:4:RIPPI|halfAdder:g_HfA1
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:4:RIPPI|halfAdder:g_HfA1|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:4:RIPPI|halfAdder:g_HfA1|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:4:RIPPI|halfAdder:g_HfA2
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:4:RIPPI|halfAdder:g_HfA2|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:4:RIPPI|halfAdder:g_HfA2|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:4:RIPPI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:5:RIPPI
i_X => halfAdder:g_HfA1.i_X
i_Y => halfAdder:g_HfA1.i_Y
i_C => halfAdder:g_HfA2.i_X
o_S <= halfAdder:g_HfA2.o_S
o_C <= org2:g_Or.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:5:RIPPI|halfAdder:g_HfA1
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:5:RIPPI|halfAdder:g_HfA1|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:5:RIPPI|halfAdder:g_HfA1|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:5:RIPPI|halfAdder:g_HfA2
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:5:RIPPI|halfAdder:g_HfA2|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:5:RIPPI|halfAdder:g_HfA2|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:5:RIPPI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:6:RIPPI
i_X => halfAdder:g_HfA1.i_X
i_Y => halfAdder:g_HfA1.i_Y
i_C => halfAdder:g_HfA2.i_X
o_S <= halfAdder:g_HfA2.o_S
o_C <= org2:g_Or.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:6:RIPPI|halfAdder:g_HfA1
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:6:RIPPI|halfAdder:g_HfA1|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:6:RIPPI|halfAdder:g_HfA1|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:6:RIPPI|halfAdder:g_HfA2
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:6:RIPPI|halfAdder:g_HfA2|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:6:RIPPI|halfAdder:g_HfA2|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:6:RIPPI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:7:RIPPI
i_X => halfAdder:g_HfA1.i_X
i_Y => halfAdder:g_HfA1.i_Y
i_C => halfAdder:g_HfA2.i_X
o_S <= halfAdder:g_HfA2.o_S
o_C <= org2:g_Or.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:7:RIPPI|halfAdder:g_HfA1
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:7:RIPPI|halfAdder:g_HfA1|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:7:RIPPI|halfAdder:g_HfA1|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:7:RIPPI|halfAdder:g_HfA2
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:7:RIPPI|halfAdder:g_HfA2|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:7:RIPPI|halfAdder:g_HfA2|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:7:RIPPI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:8:RIPPI
i_X => halfAdder:g_HfA1.i_X
i_Y => halfAdder:g_HfA1.i_Y
i_C => halfAdder:g_HfA2.i_X
o_S <= halfAdder:g_HfA2.o_S
o_C <= org2:g_Or.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:8:RIPPI|halfAdder:g_HfA1
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:8:RIPPI|halfAdder:g_HfA1|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:8:RIPPI|halfAdder:g_HfA1|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:8:RIPPI|halfAdder:g_HfA2
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:8:RIPPI|halfAdder:g_HfA2|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:8:RIPPI|halfAdder:g_HfA2|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:8:RIPPI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:9:RIPPI
i_X => halfAdder:g_HfA1.i_X
i_Y => halfAdder:g_HfA1.i_Y
i_C => halfAdder:g_HfA2.i_X
o_S <= halfAdder:g_HfA2.o_S
o_C <= org2:g_Or.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:9:RIPPI|halfAdder:g_HfA1
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:9:RIPPI|halfAdder:g_HfA1|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:9:RIPPI|halfAdder:g_HfA1|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:9:RIPPI|halfAdder:g_HfA2
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:9:RIPPI|halfAdder:g_HfA2|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:9:RIPPI|halfAdder:g_HfA2|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:9:RIPPI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:10:RIPPI
i_X => halfAdder:g_HfA1.i_X
i_Y => halfAdder:g_HfA1.i_Y
i_C => halfAdder:g_HfA2.i_X
o_S <= halfAdder:g_HfA2.o_S
o_C <= org2:g_Or.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:10:RIPPI|halfAdder:g_HfA1
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:10:RIPPI|halfAdder:g_HfA1|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:10:RIPPI|halfAdder:g_HfA1|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:10:RIPPI|halfAdder:g_HfA2
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:10:RIPPI|halfAdder:g_HfA2|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:10:RIPPI|halfAdder:g_HfA2|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:10:RIPPI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:11:RIPPI
i_X => halfAdder:g_HfA1.i_X
i_Y => halfAdder:g_HfA1.i_Y
i_C => halfAdder:g_HfA2.i_X
o_S <= halfAdder:g_HfA2.o_S
o_C <= org2:g_Or.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:11:RIPPI|halfAdder:g_HfA1
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:11:RIPPI|halfAdder:g_HfA1|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:11:RIPPI|halfAdder:g_HfA1|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:11:RIPPI|halfAdder:g_HfA2
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:11:RIPPI|halfAdder:g_HfA2|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:11:RIPPI|halfAdder:g_HfA2|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:11:RIPPI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:12:RIPPI
i_X => halfAdder:g_HfA1.i_X
i_Y => halfAdder:g_HfA1.i_Y
i_C => halfAdder:g_HfA2.i_X
o_S <= halfAdder:g_HfA2.o_S
o_C <= org2:g_Or.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:12:RIPPI|halfAdder:g_HfA1
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:12:RIPPI|halfAdder:g_HfA1|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:12:RIPPI|halfAdder:g_HfA1|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:12:RIPPI|halfAdder:g_HfA2
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:12:RIPPI|halfAdder:g_HfA2|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:12:RIPPI|halfAdder:g_HfA2|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:12:RIPPI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:13:RIPPI
i_X => halfAdder:g_HfA1.i_X
i_Y => halfAdder:g_HfA1.i_Y
i_C => halfAdder:g_HfA2.i_X
o_S <= halfAdder:g_HfA2.o_S
o_C <= org2:g_Or.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:13:RIPPI|halfAdder:g_HfA1
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:13:RIPPI|halfAdder:g_HfA1|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:13:RIPPI|halfAdder:g_HfA1|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:13:RIPPI|halfAdder:g_HfA2
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:13:RIPPI|halfAdder:g_HfA2|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:13:RIPPI|halfAdder:g_HfA2|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:13:RIPPI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:14:RIPPI
i_X => halfAdder:g_HfA1.i_X
i_Y => halfAdder:g_HfA1.i_Y
i_C => halfAdder:g_HfA2.i_X
o_S <= halfAdder:g_HfA2.o_S
o_C <= org2:g_Or.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:14:RIPPI|halfAdder:g_HfA1
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:14:RIPPI|halfAdder:g_HfA1|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:14:RIPPI|halfAdder:g_HfA1|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:14:RIPPI|halfAdder:g_HfA2
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:14:RIPPI|halfAdder:g_HfA2|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:14:RIPPI|halfAdder:g_HfA2|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:14:RIPPI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:15:RIPPI
i_X => halfAdder:g_HfA1.i_X
i_Y => halfAdder:g_HfA1.i_Y
i_C => halfAdder:g_HfA2.i_X
o_S <= halfAdder:g_HfA2.o_S
o_C <= org2:g_Or.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:15:RIPPI|halfAdder:g_HfA1
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:15:RIPPI|halfAdder:g_HfA1|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:15:RIPPI|halfAdder:g_HfA1|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:15:RIPPI|halfAdder:g_HfA2
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:15:RIPPI|halfAdder:g_HfA2|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:15:RIPPI|halfAdder:g_HfA2|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:15:RIPPI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:16:RIPPI
i_X => halfAdder:g_HfA1.i_X
i_Y => halfAdder:g_HfA1.i_Y
i_C => halfAdder:g_HfA2.i_X
o_S <= halfAdder:g_HfA2.o_S
o_C <= org2:g_Or.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:16:RIPPI|halfAdder:g_HfA1
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:16:RIPPI|halfAdder:g_HfA1|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:16:RIPPI|halfAdder:g_HfA1|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:16:RIPPI|halfAdder:g_HfA2
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:16:RIPPI|halfAdder:g_HfA2|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:16:RIPPI|halfAdder:g_HfA2|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:16:RIPPI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:17:RIPPI
i_X => halfAdder:g_HfA1.i_X
i_Y => halfAdder:g_HfA1.i_Y
i_C => halfAdder:g_HfA2.i_X
o_S <= halfAdder:g_HfA2.o_S
o_C <= org2:g_Or.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:17:RIPPI|halfAdder:g_HfA1
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:17:RIPPI|halfAdder:g_HfA1|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:17:RIPPI|halfAdder:g_HfA1|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:17:RIPPI|halfAdder:g_HfA2
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:17:RIPPI|halfAdder:g_HfA2|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:17:RIPPI|halfAdder:g_HfA2|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:17:RIPPI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:18:RIPPI
i_X => halfAdder:g_HfA1.i_X
i_Y => halfAdder:g_HfA1.i_Y
i_C => halfAdder:g_HfA2.i_X
o_S <= halfAdder:g_HfA2.o_S
o_C <= org2:g_Or.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:18:RIPPI|halfAdder:g_HfA1
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:18:RIPPI|halfAdder:g_HfA1|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:18:RIPPI|halfAdder:g_HfA1|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:18:RIPPI|halfAdder:g_HfA2
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:18:RIPPI|halfAdder:g_HfA2|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:18:RIPPI|halfAdder:g_HfA2|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:18:RIPPI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:19:RIPPI
i_X => halfAdder:g_HfA1.i_X
i_Y => halfAdder:g_HfA1.i_Y
i_C => halfAdder:g_HfA2.i_X
o_S <= halfAdder:g_HfA2.o_S
o_C <= org2:g_Or.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:19:RIPPI|halfAdder:g_HfA1
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:19:RIPPI|halfAdder:g_HfA1|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:19:RIPPI|halfAdder:g_HfA1|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:19:RIPPI|halfAdder:g_HfA2
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:19:RIPPI|halfAdder:g_HfA2|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:19:RIPPI|halfAdder:g_HfA2|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:19:RIPPI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:20:RIPPI
i_X => halfAdder:g_HfA1.i_X
i_Y => halfAdder:g_HfA1.i_Y
i_C => halfAdder:g_HfA2.i_X
o_S <= halfAdder:g_HfA2.o_S
o_C <= org2:g_Or.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:20:RIPPI|halfAdder:g_HfA1
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:20:RIPPI|halfAdder:g_HfA1|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:20:RIPPI|halfAdder:g_HfA1|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:20:RIPPI|halfAdder:g_HfA2
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:20:RIPPI|halfAdder:g_HfA2|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:20:RIPPI|halfAdder:g_HfA2|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:20:RIPPI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:21:RIPPI
i_X => halfAdder:g_HfA1.i_X
i_Y => halfAdder:g_HfA1.i_Y
i_C => halfAdder:g_HfA2.i_X
o_S <= halfAdder:g_HfA2.o_S
o_C <= org2:g_Or.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:21:RIPPI|halfAdder:g_HfA1
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:21:RIPPI|halfAdder:g_HfA1|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:21:RIPPI|halfAdder:g_HfA1|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:21:RIPPI|halfAdder:g_HfA2
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:21:RIPPI|halfAdder:g_HfA2|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:21:RIPPI|halfAdder:g_HfA2|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:21:RIPPI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:22:RIPPI
i_X => halfAdder:g_HfA1.i_X
i_Y => halfAdder:g_HfA1.i_Y
i_C => halfAdder:g_HfA2.i_X
o_S <= halfAdder:g_HfA2.o_S
o_C <= org2:g_Or.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:22:RIPPI|halfAdder:g_HfA1
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:22:RIPPI|halfAdder:g_HfA1|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:22:RIPPI|halfAdder:g_HfA1|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:22:RIPPI|halfAdder:g_HfA2
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:22:RIPPI|halfAdder:g_HfA2|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:22:RIPPI|halfAdder:g_HfA2|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:22:RIPPI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:23:RIPPI
i_X => halfAdder:g_HfA1.i_X
i_Y => halfAdder:g_HfA1.i_Y
i_C => halfAdder:g_HfA2.i_X
o_S <= halfAdder:g_HfA2.o_S
o_C <= org2:g_Or.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:23:RIPPI|halfAdder:g_HfA1
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:23:RIPPI|halfAdder:g_HfA1|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:23:RIPPI|halfAdder:g_HfA1|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:23:RIPPI|halfAdder:g_HfA2
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:23:RIPPI|halfAdder:g_HfA2|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:23:RIPPI|halfAdder:g_HfA2|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:23:RIPPI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:24:RIPPI
i_X => halfAdder:g_HfA1.i_X
i_Y => halfAdder:g_HfA1.i_Y
i_C => halfAdder:g_HfA2.i_X
o_S <= halfAdder:g_HfA2.o_S
o_C <= org2:g_Or.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:24:RIPPI|halfAdder:g_HfA1
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:24:RIPPI|halfAdder:g_HfA1|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:24:RIPPI|halfAdder:g_HfA1|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:24:RIPPI|halfAdder:g_HfA2
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:24:RIPPI|halfAdder:g_HfA2|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:24:RIPPI|halfAdder:g_HfA2|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:24:RIPPI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:25:RIPPI
i_X => halfAdder:g_HfA1.i_X
i_Y => halfAdder:g_HfA1.i_Y
i_C => halfAdder:g_HfA2.i_X
o_S <= halfAdder:g_HfA2.o_S
o_C <= org2:g_Or.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:25:RIPPI|halfAdder:g_HfA1
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:25:RIPPI|halfAdder:g_HfA1|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:25:RIPPI|halfAdder:g_HfA1|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:25:RIPPI|halfAdder:g_HfA2
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:25:RIPPI|halfAdder:g_HfA2|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:25:RIPPI|halfAdder:g_HfA2|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:25:RIPPI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:26:RIPPI
i_X => halfAdder:g_HfA1.i_X
i_Y => halfAdder:g_HfA1.i_Y
i_C => halfAdder:g_HfA2.i_X
o_S <= halfAdder:g_HfA2.o_S
o_C <= org2:g_Or.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:26:RIPPI|halfAdder:g_HfA1
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:26:RIPPI|halfAdder:g_HfA1|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:26:RIPPI|halfAdder:g_HfA1|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:26:RIPPI|halfAdder:g_HfA2
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:26:RIPPI|halfAdder:g_HfA2|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:26:RIPPI|halfAdder:g_HfA2|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:26:RIPPI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:27:RIPPI
i_X => halfAdder:g_HfA1.i_X
i_Y => halfAdder:g_HfA1.i_Y
i_C => halfAdder:g_HfA2.i_X
o_S <= halfAdder:g_HfA2.o_S
o_C <= org2:g_Or.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:27:RIPPI|halfAdder:g_HfA1
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:27:RIPPI|halfAdder:g_HfA1|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:27:RIPPI|halfAdder:g_HfA1|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:27:RIPPI|halfAdder:g_HfA2
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:27:RIPPI|halfAdder:g_HfA2|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:27:RIPPI|halfAdder:g_HfA2|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:27:RIPPI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:28:RIPPI
i_X => halfAdder:g_HfA1.i_X
i_Y => halfAdder:g_HfA1.i_Y
i_C => halfAdder:g_HfA2.i_X
o_S <= halfAdder:g_HfA2.o_S
o_C <= org2:g_Or.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:28:RIPPI|halfAdder:g_HfA1
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:28:RIPPI|halfAdder:g_HfA1|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:28:RIPPI|halfAdder:g_HfA1|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:28:RIPPI|halfAdder:g_HfA2
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:28:RIPPI|halfAdder:g_HfA2|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:28:RIPPI|halfAdder:g_HfA2|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:28:RIPPI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:29:RIPPI
i_X => halfAdder:g_HfA1.i_X
i_Y => halfAdder:g_HfA1.i_Y
i_C => halfAdder:g_HfA2.i_X
o_S <= halfAdder:g_HfA2.o_S
o_C <= org2:g_Or.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:29:RIPPI|halfAdder:g_HfA1
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:29:RIPPI|halfAdder:g_HfA1|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:29:RIPPI|halfAdder:g_HfA1|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:29:RIPPI|halfAdder:g_HfA2
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:29:RIPPI|halfAdder:g_HfA2|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:29:RIPPI|halfAdder:g_HfA2|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:29:RIPPI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:30:RIPPI
i_X => halfAdder:g_HfA1.i_X
i_Y => halfAdder:g_HfA1.i_Y
i_C => halfAdder:g_HfA2.i_X
o_S <= halfAdder:g_HfA2.o_S
o_C <= org2:g_Or.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:30:RIPPI|halfAdder:g_HfA1
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:30:RIPPI|halfAdder:g_HfA1|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:30:RIPPI|halfAdder:g_HfA1|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:30:RIPPI|halfAdder:g_HfA2
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:30:RIPPI|halfAdder:g_HfA2|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:30:RIPPI|halfAdder:g_HfA2|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:30:RIPPI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:31:RIPPI
i_X => halfAdder:g_HfA1.i_X
i_Y => halfAdder:g_HfA1.i_Y
i_C => halfAdder:g_HfA2.i_X
o_S <= halfAdder:g_HfA2.o_S
o_C <= org2:g_Or.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:31:RIPPI|halfAdder:g_HfA1
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:31:RIPPI|halfAdder:g_HfA1|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:31:RIPPI|halfAdder:g_HfA1|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:31:RIPPI|halfAdder:g_HfA2
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:31:RIPPI|halfAdder:g_HfA2|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:31:RIPPI|halfAdder:g_HfA2|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:31:RIPPI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|rippleAdder_N:g_RipAdd|xorg2:XORI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|mux2t1_N:g_Mux
i_S => mux2t1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= mux2t1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2t1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2t1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2t1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2t1:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2t1:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2t1:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2t1:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2t1:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2t1:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2t1:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2t1:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2t1:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2t1:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2t1:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2t1:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux2t1:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux2t1:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux2t1:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux2t1:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux2t1:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux2t1:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux2t1:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux2t1:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux2t1:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux2t1:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux2t1:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux2t1:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux2t1:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux2t1:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux2t1:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux2t1:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|mux2t1_N:g_Mux|mux2t1:\G_NBit_MUX:0:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|mux2t1_N:g_Mux|mux2t1:\G_NBit_MUX:1:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|mux2t1_N:g_Mux|mux2t1:\G_NBit_MUX:2:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|mux2t1_N:g_Mux|mux2t1:\G_NBit_MUX:3:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|mux2t1_N:g_Mux|mux2t1:\G_NBit_MUX:4:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|mux2t1_N:g_Mux|mux2t1:\G_NBit_MUX:5:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|mux2t1_N:g_Mux|mux2t1:\G_NBit_MUX:6:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|mux2t1_N:g_Mux|mux2t1:\G_NBit_MUX:7:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|mux2t1_N:g_Mux|mux2t1:\G_NBit_MUX:8:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|mux2t1_N:g_Mux|mux2t1:\G_NBit_MUX:9:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|mux2t1_N:g_Mux|mux2t1:\G_NBit_MUX:10:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|mux2t1_N:g_Mux|mux2t1:\G_NBit_MUX:11:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|mux2t1_N:g_Mux|mux2t1:\G_NBit_MUX:12:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|mux2t1_N:g_Mux|mux2t1:\G_NBit_MUX:13:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|mux2t1_N:g_Mux|mux2t1:\G_NBit_MUX:14:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|mux2t1_N:g_Mux|mux2t1:\G_NBit_MUX:15:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|mux2t1_N:g_Mux|mux2t1:\G_NBit_MUX:16:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|mux2t1_N:g_Mux|mux2t1:\G_NBit_MUX:17:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|mux2t1_N:g_Mux|mux2t1:\G_NBit_MUX:18:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|mux2t1_N:g_Mux|mux2t1:\G_NBit_MUX:19:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|mux2t1_N:g_Mux|mux2t1:\G_NBit_MUX:20:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|mux2t1_N:g_Mux|mux2t1:\G_NBit_MUX:21:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|mux2t1_N:g_Mux|mux2t1:\G_NBit_MUX:22:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|mux2t1_N:g_Mux|mux2t1:\G_NBit_MUX:23:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|mux2t1_N:g_Mux|mux2t1:\G_NBit_MUX:24:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|mux2t1_N:g_Mux|mux2t1:\G_NBit_MUX:25:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|mux2t1_N:g_Mux|mux2t1:\G_NBit_MUX:26:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|mux2t1_N:g_Mux|mux2t1:\G_NBit_MUX:27:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|mux2t1_N:g_Mux|mux2t1:\G_NBit_MUX:28:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|mux2t1_N:g_Mux|mux2t1:\G_NBit_MUX:29:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|mux2t1_N:g_Mux|mux2t1:\G_NBit_MUX:30:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|mux2t1_N:g_Mux|mux2t1:\G_NBit_MUX:31:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|onesComp_N:HELP
i_A[0] => invg:G_NBit_INV:0:INVI.i_A
i_A[1] => invg:G_NBit_INV:1:INVI.i_A
i_A[2] => invg:G_NBit_INV:2:INVI.i_A
i_A[3] => invg:G_NBit_INV:3:INVI.i_A
i_A[4] => invg:G_NBit_INV:4:INVI.i_A
i_A[5] => invg:G_NBit_INV:5:INVI.i_A
i_A[6] => invg:G_NBit_INV:6:INVI.i_A
i_A[7] => invg:G_NBit_INV:7:INVI.i_A
i_A[8] => invg:G_NBit_INV:8:INVI.i_A
i_A[9] => invg:G_NBit_INV:9:INVI.i_A
i_A[10] => invg:G_NBit_INV:10:INVI.i_A
i_A[11] => invg:G_NBit_INV:11:INVI.i_A
i_A[12] => invg:G_NBit_INV:12:INVI.i_A
i_A[13] => invg:G_NBit_INV:13:INVI.i_A
i_A[14] => invg:G_NBit_INV:14:INVI.i_A
i_A[15] => invg:G_NBit_INV:15:INVI.i_A
i_A[16] => invg:G_NBit_INV:16:INVI.i_A
i_A[17] => invg:G_NBit_INV:17:INVI.i_A
i_A[18] => invg:G_NBit_INV:18:INVI.i_A
i_A[19] => invg:G_NBit_INV:19:INVI.i_A
i_A[20] => invg:G_NBit_INV:20:INVI.i_A
i_A[21] => invg:G_NBit_INV:21:INVI.i_A
i_A[22] => invg:G_NBit_INV:22:INVI.i_A
i_A[23] => invg:G_NBit_INV:23:INVI.i_A
i_A[24] => invg:G_NBit_INV:24:INVI.i_A
i_A[25] => invg:G_NBit_INV:25:INVI.i_A
i_A[26] => invg:G_NBit_INV:26:INVI.i_A
i_A[27] => invg:G_NBit_INV:27:INVI.i_A
i_A[28] => invg:G_NBit_INV:28:INVI.i_A
i_A[29] => invg:G_NBit_INV:29:INVI.i_A
i_A[30] => invg:G_NBit_INV:30:INVI.i_A
i_A[31] => invg:G_NBit_INV:31:INVI.i_A
o_F[0] <= invg:G_NBit_INV:0:INVI.o_F
o_F[1] <= invg:G_NBit_INV:1:INVI.o_F
o_F[2] <= invg:G_NBit_INV:2:INVI.o_F
o_F[3] <= invg:G_NBit_INV:3:INVI.o_F
o_F[4] <= invg:G_NBit_INV:4:INVI.o_F
o_F[5] <= invg:G_NBit_INV:5:INVI.o_F
o_F[6] <= invg:G_NBit_INV:6:INVI.o_F
o_F[7] <= invg:G_NBit_INV:7:INVI.o_F
o_F[8] <= invg:G_NBit_INV:8:INVI.o_F
o_F[9] <= invg:G_NBit_INV:9:INVI.o_F
o_F[10] <= invg:G_NBit_INV:10:INVI.o_F
o_F[11] <= invg:G_NBit_INV:11:INVI.o_F
o_F[12] <= invg:G_NBit_INV:12:INVI.o_F
o_F[13] <= invg:G_NBit_INV:13:INVI.o_F
o_F[14] <= invg:G_NBit_INV:14:INVI.o_F
o_F[15] <= invg:G_NBit_INV:15:INVI.o_F
o_F[16] <= invg:G_NBit_INV:16:INVI.o_F
o_F[17] <= invg:G_NBit_INV:17:INVI.o_F
o_F[18] <= invg:G_NBit_INV:18:INVI.o_F
o_F[19] <= invg:G_NBit_INV:19:INVI.o_F
o_F[20] <= invg:G_NBit_INV:20:INVI.o_F
o_F[21] <= invg:G_NBit_INV:21:INVI.o_F
o_F[22] <= invg:G_NBit_INV:22:INVI.o_F
o_F[23] <= invg:G_NBit_INV:23:INVI.o_F
o_F[24] <= invg:G_NBit_INV:24:INVI.o_F
o_F[25] <= invg:G_NBit_INV:25:INVI.o_F
o_F[26] <= invg:G_NBit_INV:26:INVI.o_F
o_F[27] <= invg:G_NBit_INV:27:INVI.o_F
o_F[28] <= invg:G_NBit_INV:28:INVI.o_F
o_F[29] <= invg:G_NBit_INV:29:INVI.o_F
o_F[30] <= invg:G_NBit_INV:30:INVI.o_F
o_F[31] <= invg:G_NBit_INV:31:INVI.o_F


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|onesComp_N:HELP|invg:\G_NBit_INV:0:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|onesComp_N:HELP|invg:\G_NBit_INV:1:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|onesComp_N:HELP|invg:\G_NBit_INV:2:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|onesComp_N:HELP|invg:\G_NBit_INV:3:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|onesComp_N:HELP|invg:\G_NBit_INV:4:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|onesComp_N:HELP|invg:\G_NBit_INV:5:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|onesComp_N:HELP|invg:\G_NBit_INV:6:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|onesComp_N:HELP|invg:\G_NBit_INV:7:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|onesComp_N:HELP|invg:\G_NBit_INV:8:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|onesComp_N:HELP|invg:\G_NBit_INV:9:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|onesComp_N:HELP|invg:\G_NBit_INV:10:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|onesComp_N:HELP|invg:\G_NBit_INV:11:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|onesComp_N:HELP|invg:\G_NBit_INV:12:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|onesComp_N:HELP|invg:\G_NBit_INV:13:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|onesComp_N:HELP|invg:\G_NBit_INV:14:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|onesComp_N:HELP|invg:\G_NBit_INV:15:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|onesComp_N:HELP|invg:\G_NBit_INV:16:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|onesComp_N:HELP|invg:\G_NBit_INV:17:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|onesComp_N:HELP|invg:\G_NBit_INV:18:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|onesComp_N:HELP|invg:\G_NBit_INV:19:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|onesComp_N:HELP|invg:\G_NBit_INV:20:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|onesComp_N:HELP|invg:\G_NBit_INV:21:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|onesComp_N:HELP|invg:\G_NBit_INV:22:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|onesComp_N:HELP|invg:\G_NBit_INV:23:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|onesComp_N:HELP|invg:\G_NBit_INV:24:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|onesComp_N:HELP|invg:\G_NBit_INV:25:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|onesComp_N:HELP|invg:\G_NBit_INV:26:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|onesComp_N:HELP|invg:\G_NBit_INV:27:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|onesComp_N:HELP|invg:\G_NBit_INV:28:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|onesComp_N:HELP|invg:\G_NBit_INV:29:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|onesComp_N:HELP|invg:\G_NBit_INV:30:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|AddSub_N:ADDnSUB|onesComp_N:HELP|invg:\G_NBit_INV:31:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|and_N:GAND
i_In1[0] => andg2:G_NBit_AND:0:ANDI.i_A
i_In1[1] => andg2:G_NBit_AND:1:ANDI.i_A
i_In1[2] => andg2:G_NBit_AND:2:ANDI.i_A
i_In1[3] => andg2:G_NBit_AND:3:ANDI.i_A
i_In1[4] => andg2:G_NBit_AND:4:ANDI.i_A
i_In1[5] => andg2:G_NBit_AND:5:ANDI.i_A
i_In1[6] => andg2:G_NBit_AND:6:ANDI.i_A
i_In1[7] => andg2:G_NBit_AND:7:ANDI.i_A
i_In1[8] => andg2:G_NBit_AND:8:ANDI.i_A
i_In1[9] => andg2:G_NBit_AND:9:ANDI.i_A
i_In1[10] => andg2:G_NBit_AND:10:ANDI.i_A
i_In1[11] => andg2:G_NBit_AND:11:ANDI.i_A
i_In1[12] => andg2:G_NBit_AND:12:ANDI.i_A
i_In1[13] => andg2:G_NBit_AND:13:ANDI.i_A
i_In1[14] => andg2:G_NBit_AND:14:ANDI.i_A
i_In1[15] => andg2:G_NBit_AND:15:ANDI.i_A
i_In1[16] => andg2:G_NBit_AND:16:ANDI.i_A
i_In1[17] => andg2:G_NBit_AND:17:ANDI.i_A
i_In1[18] => andg2:G_NBit_AND:18:ANDI.i_A
i_In1[19] => andg2:G_NBit_AND:19:ANDI.i_A
i_In1[20] => andg2:G_NBit_AND:20:ANDI.i_A
i_In1[21] => andg2:G_NBit_AND:21:ANDI.i_A
i_In1[22] => andg2:G_NBit_AND:22:ANDI.i_A
i_In1[23] => andg2:G_NBit_AND:23:ANDI.i_A
i_In1[24] => andg2:G_NBit_AND:24:ANDI.i_A
i_In1[25] => andg2:G_NBit_AND:25:ANDI.i_A
i_In1[26] => andg2:G_NBit_AND:26:ANDI.i_A
i_In1[27] => andg2:G_NBit_AND:27:ANDI.i_A
i_In1[28] => andg2:G_NBit_AND:28:ANDI.i_A
i_In1[29] => andg2:G_NBit_AND:29:ANDI.i_A
i_In1[30] => andg2:G_NBit_AND:30:ANDI.i_A
i_In1[31] => andg2:G_NBit_AND:31:ANDI.i_A
i_In2[0] => andg2:G_NBit_AND:0:ANDI.i_B
i_In2[1] => andg2:G_NBit_AND:1:ANDI.i_B
i_In2[2] => andg2:G_NBit_AND:2:ANDI.i_B
i_In2[3] => andg2:G_NBit_AND:3:ANDI.i_B
i_In2[4] => andg2:G_NBit_AND:4:ANDI.i_B
i_In2[5] => andg2:G_NBit_AND:5:ANDI.i_B
i_In2[6] => andg2:G_NBit_AND:6:ANDI.i_B
i_In2[7] => andg2:G_NBit_AND:7:ANDI.i_B
i_In2[8] => andg2:G_NBit_AND:8:ANDI.i_B
i_In2[9] => andg2:G_NBit_AND:9:ANDI.i_B
i_In2[10] => andg2:G_NBit_AND:10:ANDI.i_B
i_In2[11] => andg2:G_NBit_AND:11:ANDI.i_B
i_In2[12] => andg2:G_NBit_AND:12:ANDI.i_B
i_In2[13] => andg2:G_NBit_AND:13:ANDI.i_B
i_In2[14] => andg2:G_NBit_AND:14:ANDI.i_B
i_In2[15] => andg2:G_NBit_AND:15:ANDI.i_B
i_In2[16] => andg2:G_NBit_AND:16:ANDI.i_B
i_In2[17] => andg2:G_NBit_AND:17:ANDI.i_B
i_In2[18] => andg2:G_NBit_AND:18:ANDI.i_B
i_In2[19] => andg2:G_NBit_AND:19:ANDI.i_B
i_In2[20] => andg2:G_NBit_AND:20:ANDI.i_B
i_In2[21] => andg2:G_NBit_AND:21:ANDI.i_B
i_In2[22] => andg2:G_NBit_AND:22:ANDI.i_B
i_In2[23] => andg2:G_NBit_AND:23:ANDI.i_B
i_In2[24] => andg2:G_NBit_AND:24:ANDI.i_B
i_In2[25] => andg2:G_NBit_AND:25:ANDI.i_B
i_In2[26] => andg2:G_NBit_AND:26:ANDI.i_B
i_In2[27] => andg2:G_NBit_AND:27:ANDI.i_B
i_In2[28] => andg2:G_NBit_AND:28:ANDI.i_B
i_In2[29] => andg2:G_NBit_AND:29:ANDI.i_B
i_In2[30] => andg2:G_NBit_AND:30:ANDI.i_B
i_In2[31] => andg2:G_NBit_AND:31:ANDI.i_B
o_Out[0] <= andg2:G_NBit_AND:0:ANDI.o_F
o_Out[1] <= andg2:G_NBit_AND:1:ANDI.o_F
o_Out[2] <= andg2:G_NBit_AND:2:ANDI.o_F
o_Out[3] <= andg2:G_NBit_AND:3:ANDI.o_F
o_Out[4] <= andg2:G_NBit_AND:4:ANDI.o_F
o_Out[5] <= andg2:G_NBit_AND:5:ANDI.o_F
o_Out[6] <= andg2:G_NBit_AND:6:ANDI.o_F
o_Out[7] <= andg2:G_NBit_AND:7:ANDI.o_F
o_Out[8] <= andg2:G_NBit_AND:8:ANDI.o_F
o_Out[9] <= andg2:G_NBit_AND:9:ANDI.o_F
o_Out[10] <= andg2:G_NBit_AND:10:ANDI.o_F
o_Out[11] <= andg2:G_NBit_AND:11:ANDI.o_F
o_Out[12] <= andg2:G_NBit_AND:12:ANDI.o_F
o_Out[13] <= andg2:G_NBit_AND:13:ANDI.o_F
o_Out[14] <= andg2:G_NBit_AND:14:ANDI.o_F
o_Out[15] <= andg2:G_NBit_AND:15:ANDI.o_F
o_Out[16] <= andg2:G_NBit_AND:16:ANDI.o_F
o_Out[17] <= andg2:G_NBit_AND:17:ANDI.o_F
o_Out[18] <= andg2:G_NBit_AND:18:ANDI.o_F
o_Out[19] <= andg2:G_NBit_AND:19:ANDI.o_F
o_Out[20] <= andg2:G_NBit_AND:20:ANDI.o_F
o_Out[21] <= andg2:G_NBit_AND:21:ANDI.o_F
o_Out[22] <= andg2:G_NBit_AND:22:ANDI.o_F
o_Out[23] <= andg2:G_NBit_AND:23:ANDI.o_F
o_Out[24] <= andg2:G_NBit_AND:24:ANDI.o_F
o_Out[25] <= andg2:G_NBit_AND:25:ANDI.o_F
o_Out[26] <= andg2:G_NBit_AND:26:ANDI.o_F
o_Out[27] <= andg2:G_NBit_AND:27:ANDI.o_F
o_Out[28] <= andg2:G_NBit_AND:28:ANDI.o_F
o_Out[29] <= andg2:G_NBit_AND:29:ANDI.o_F
o_Out[30] <= andg2:G_NBit_AND:30:ANDI.o_F
o_Out[31] <= andg2:G_NBit_AND:31:ANDI.o_F


|MIPS_Processor|ALU:X_ALU|and_N:GAND|andg2:\G_NBit_AND:0:ANDI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|and_N:GAND|andg2:\G_NBit_AND:1:ANDI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|and_N:GAND|andg2:\G_NBit_AND:2:ANDI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|and_N:GAND|andg2:\G_NBit_AND:3:ANDI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|and_N:GAND|andg2:\G_NBit_AND:4:ANDI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|and_N:GAND|andg2:\G_NBit_AND:5:ANDI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|and_N:GAND|andg2:\G_NBit_AND:6:ANDI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|and_N:GAND|andg2:\G_NBit_AND:7:ANDI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|and_N:GAND|andg2:\G_NBit_AND:8:ANDI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|and_N:GAND|andg2:\G_NBit_AND:9:ANDI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|and_N:GAND|andg2:\G_NBit_AND:10:ANDI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|and_N:GAND|andg2:\G_NBit_AND:11:ANDI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|and_N:GAND|andg2:\G_NBit_AND:12:ANDI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|and_N:GAND|andg2:\G_NBit_AND:13:ANDI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|and_N:GAND|andg2:\G_NBit_AND:14:ANDI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|and_N:GAND|andg2:\G_NBit_AND:15:ANDI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|and_N:GAND|andg2:\G_NBit_AND:16:ANDI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|and_N:GAND|andg2:\G_NBit_AND:17:ANDI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|and_N:GAND|andg2:\G_NBit_AND:18:ANDI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|and_N:GAND|andg2:\G_NBit_AND:19:ANDI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|and_N:GAND|andg2:\G_NBit_AND:20:ANDI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|and_N:GAND|andg2:\G_NBit_AND:21:ANDI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|and_N:GAND|andg2:\G_NBit_AND:22:ANDI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|and_N:GAND|andg2:\G_NBit_AND:23:ANDI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|and_N:GAND|andg2:\G_NBit_AND:24:ANDI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|and_N:GAND|andg2:\G_NBit_AND:25:ANDI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|and_N:GAND|andg2:\G_NBit_AND:26:ANDI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|and_N:GAND|andg2:\G_NBit_AND:27:ANDI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|and_N:GAND|andg2:\G_NBit_AND:28:ANDI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|and_N:GAND|andg2:\G_NBit_AND:29:ANDI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|and_N:GAND|andg2:\G_NBit_AND:30:ANDI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|and_N:GAND|andg2:\G_NBit_AND:31:ANDI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|or_N:GOR
i_In1[0] => org2:G_NBit_OR:0:ORI.i_A
i_In1[1] => org2:G_NBit_OR:1:ORI.i_A
i_In1[2] => org2:G_NBit_OR:2:ORI.i_A
i_In1[3] => org2:G_NBit_OR:3:ORI.i_A
i_In1[4] => org2:G_NBit_OR:4:ORI.i_A
i_In1[5] => org2:G_NBit_OR:5:ORI.i_A
i_In1[6] => org2:G_NBit_OR:6:ORI.i_A
i_In1[7] => org2:G_NBit_OR:7:ORI.i_A
i_In1[8] => org2:G_NBit_OR:8:ORI.i_A
i_In1[9] => org2:G_NBit_OR:9:ORI.i_A
i_In1[10] => org2:G_NBit_OR:10:ORI.i_A
i_In1[11] => org2:G_NBit_OR:11:ORI.i_A
i_In1[12] => org2:G_NBit_OR:12:ORI.i_A
i_In1[13] => org2:G_NBit_OR:13:ORI.i_A
i_In1[14] => org2:G_NBit_OR:14:ORI.i_A
i_In1[15] => org2:G_NBit_OR:15:ORI.i_A
i_In1[16] => org2:G_NBit_OR:16:ORI.i_A
i_In1[17] => org2:G_NBit_OR:17:ORI.i_A
i_In1[18] => org2:G_NBit_OR:18:ORI.i_A
i_In1[19] => org2:G_NBit_OR:19:ORI.i_A
i_In1[20] => org2:G_NBit_OR:20:ORI.i_A
i_In1[21] => org2:G_NBit_OR:21:ORI.i_A
i_In1[22] => org2:G_NBit_OR:22:ORI.i_A
i_In1[23] => org2:G_NBit_OR:23:ORI.i_A
i_In1[24] => org2:G_NBit_OR:24:ORI.i_A
i_In1[25] => org2:G_NBit_OR:25:ORI.i_A
i_In1[26] => org2:G_NBit_OR:26:ORI.i_A
i_In1[27] => org2:G_NBit_OR:27:ORI.i_A
i_In1[28] => org2:G_NBit_OR:28:ORI.i_A
i_In1[29] => org2:G_NBit_OR:29:ORI.i_A
i_In1[30] => org2:G_NBit_OR:30:ORI.i_A
i_In1[31] => org2:G_NBit_OR:31:ORI.i_A
i_In2[0] => org2:G_NBit_OR:0:ORI.i_B
i_In2[1] => org2:G_NBit_OR:1:ORI.i_B
i_In2[2] => org2:G_NBit_OR:2:ORI.i_B
i_In2[3] => org2:G_NBit_OR:3:ORI.i_B
i_In2[4] => org2:G_NBit_OR:4:ORI.i_B
i_In2[5] => org2:G_NBit_OR:5:ORI.i_B
i_In2[6] => org2:G_NBit_OR:6:ORI.i_B
i_In2[7] => org2:G_NBit_OR:7:ORI.i_B
i_In2[8] => org2:G_NBit_OR:8:ORI.i_B
i_In2[9] => org2:G_NBit_OR:9:ORI.i_B
i_In2[10] => org2:G_NBit_OR:10:ORI.i_B
i_In2[11] => org2:G_NBit_OR:11:ORI.i_B
i_In2[12] => org2:G_NBit_OR:12:ORI.i_B
i_In2[13] => org2:G_NBit_OR:13:ORI.i_B
i_In2[14] => org2:G_NBit_OR:14:ORI.i_B
i_In2[15] => org2:G_NBit_OR:15:ORI.i_B
i_In2[16] => org2:G_NBit_OR:16:ORI.i_B
i_In2[17] => org2:G_NBit_OR:17:ORI.i_B
i_In2[18] => org2:G_NBit_OR:18:ORI.i_B
i_In2[19] => org2:G_NBit_OR:19:ORI.i_B
i_In2[20] => org2:G_NBit_OR:20:ORI.i_B
i_In2[21] => org2:G_NBit_OR:21:ORI.i_B
i_In2[22] => org2:G_NBit_OR:22:ORI.i_B
i_In2[23] => org2:G_NBit_OR:23:ORI.i_B
i_In2[24] => org2:G_NBit_OR:24:ORI.i_B
i_In2[25] => org2:G_NBit_OR:25:ORI.i_B
i_In2[26] => org2:G_NBit_OR:26:ORI.i_B
i_In2[27] => org2:G_NBit_OR:27:ORI.i_B
i_In2[28] => org2:G_NBit_OR:28:ORI.i_B
i_In2[29] => org2:G_NBit_OR:29:ORI.i_B
i_In2[30] => org2:G_NBit_OR:30:ORI.i_B
i_In2[31] => org2:G_NBit_OR:31:ORI.i_B
o_Out[0] <= org2:G_NBit_OR:0:ORI.o_F
o_Out[1] <= org2:G_NBit_OR:1:ORI.o_F
o_Out[2] <= org2:G_NBit_OR:2:ORI.o_F
o_Out[3] <= org2:G_NBit_OR:3:ORI.o_F
o_Out[4] <= org2:G_NBit_OR:4:ORI.o_F
o_Out[5] <= org2:G_NBit_OR:5:ORI.o_F
o_Out[6] <= org2:G_NBit_OR:6:ORI.o_F
o_Out[7] <= org2:G_NBit_OR:7:ORI.o_F
o_Out[8] <= org2:G_NBit_OR:8:ORI.o_F
o_Out[9] <= org2:G_NBit_OR:9:ORI.o_F
o_Out[10] <= org2:G_NBit_OR:10:ORI.o_F
o_Out[11] <= org2:G_NBit_OR:11:ORI.o_F
o_Out[12] <= org2:G_NBit_OR:12:ORI.o_F
o_Out[13] <= org2:G_NBit_OR:13:ORI.o_F
o_Out[14] <= org2:G_NBit_OR:14:ORI.o_F
o_Out[15] <= org2:G_NBit_OR:15:ORI.o_F
o_Out[16] <= org2:G_NBit_OR:16:ORI.o_F
o_Out[17] <= org2:G_NBit_OR:17:ORI.o_F
o_Out[18] <= org2:G_NBit_OR:18:ORI.o_F
o_Out[19] <= org2:G_NBit_OR:19:ORI.o_F
o_Out[20] <= org2:G_NBit_OR:20:ORI.o_F
o_Out[21] <= org2:G_NBit_OR:21:ORI.o_F
o_Out[22] <= org2:G_NBit_OR:22:ORI.o_F
o_Out[23] <= org2:G_NBit_OR:23:ORI.o_F
o_Out[24] <= org2:G_NBit_OR:24:ORI.o_F
o_Out[25] <= org2:G_NBit_OR:25:ORI.o_F
o_Out[26] <= org2:G_NBit_OR:26:ORI.o_F
o_Out[27] <= org2:G_NBit_OR:27:ORI.o_F
o_Out[28] <= org2:G_NBit_OR:28:ORI.o_F
o_Out[29] <= org2:G_NBit_OR:29:ORI.o_F
o_Out[30] <= org2:G_NBit_OR:30:ORI.o_F
o_Out[31] <= org2:G_NBit_OR:31:ORI.o_F


|MIPS_Processor|ALU:X_ALU|or_N:GOR|org2:\G_NBit_OR:0:ORI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|or_N:GOR|org2:\G_NBit_OR:1:ORI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|or_N:GOR|org2:\G_NBit_OR:2:ORI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|or_N:GOR|org2:\G_NBit_OR:3:ORI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|or_N:GOR|org2:\G_NBit_OR:4:ORI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|or_N:GOR|org2:\G_NBit_OR:5:ORI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|or_N:GOR|org2:\G_NBit_OR:6:ORI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|or_N:GOR|org2:\G_NBit_OR:7:ORI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|or_N:GOR|org2:\G_NBit_OR:8:ORI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|or_N:GOR|org2:\G_NBit_OR:9:ORI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|or_N:GOR|org2:\G_NBit_OR:10:ORI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|or_N:GOR|org2:\G_NBit_OR:11:ORI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|or_N:GOR|org2:\G_NBit_OR:12:ORI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|or_N:GOR|org2:\G_NBit_OR:13:ORI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|or_N:GOR|org2:\G_NBit_OR:14:ORI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|or_N:GOR|org2:\G_NBit_OR:15:ORI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|or_N:GOR|org2:\G_NBit_OR:16:ORI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|or_N:GOR|org2:\G_NBit_OR:17:ORI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|or_N:GOR|org2:\G_NBit_OR:18:ORI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|or_N:GOR|org2:\G_NBit_OR:19:ORI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|or_N:GOR|org2:\G_NBit_OR:20:ORI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|or_N:GOR|org2:\G_NBit_OR:21:ORI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|or_N:GOR|org2:\G_NBit_OR:22:ORI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|or_N:GOR|org2:\G_NBit_OR:23:ORI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|or_N:GOR|org2:\G_NBit_OR:24:ORI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|or_N:GOR|org2:\G_NBit_OR:25:ORI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|or_N:GOR|org2:\G_NBit_OR:26:ORI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|or_N:GOR|org2:\G_NBit_OR:27:ORI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|or_N:GOR|org2:\G_NBit_OR:28:ORI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|or_N:GOR|org2:\G_NBit_OR:29:ORI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|or_N:GOR|org2:\G_NBit_OR:30:ORI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|or_N:GOR|org2:\G_NBit_OR:31:ORI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|inv_N:GNOR
i_In1[0] => invg:G_NBit_INV:0:INVI.i_A
i_In1[1] => invg:G_NBit_INV:1:INVI.i_A
i_In1[2] => invg:G_NBit_INV:2:INVI.i_A
i_In1[3] => invg:G_NBit_INV:3:INVI.i_A
i_In1[4] => invg:G_NBit_INV:4:INVI.i_A
i_In1[5] => invg:G_NBit_INV:5:INVI.i_A
i_In1[6] => invg:G_NBit_INV:6:INVI.i_A
i_In1[7] => invg:G_NBit_INV:7:INVI.i_A
i_In1[8] => invg:G_NBit_INV:8:INVI.i_A
i_In1[9] => invg:G_NBit_INV:9:INVI.i_A
i_In1[10] => invg:G_NBit_INV:10:INVI.i_A
i_In1[11] => invg:G_NBit_INV:11:INVI.i_A
i_In1[12] => invg:G_NBit_INV:12:INVI.i_A
i_In1[13] => invg:G_NBit_INV:13:INVI.i_A
i_In1[14] => invg:G_NBit_INV:14:INVI.i_A
i_In1[15] => invg:G_NBit_INV:15:INVI.i_A
i_In1[16] => invg:G_NBit_INV:16:INVI.i_A
i_In1[17] => invg:G_NBit_INV:17:INVI.i_A
i_In1[18] => invg:G_NBit_INV:18:INVI.i_A
i_In1[19] => invg:G_NBit_INV:19:INVI.i_A
i_In1[20] => invg:G_NBit_INV:20:INVI.i_A
i_In1[21] => invg:G_NBit_INV:21:INVI.i_A
i_In1[22] => invg:G_NBit_INV:22:INVI.i_A
i_In1[23] => invg:G_NBit_INV:23:INVI.i_A
i_In1[24] => invg:G_NBit_INV:24:INVI.i_A
i_In1[25] => invg:G_NBit_INV:25:INVI.i_A
i_In1[26] => invg:G_NBit_INV:26:INVI.i_A
i_In1[27] => invg:G_NBit_INV:27:INVI.i_A
i_In1[28] => invg:G_NBit_INV:28:INVI.i_A
i_In1[29] => invg:G_NBit_INV:29:INVI.i_A
i_In1[30] => invg:G_NBit_INV:30:INVI.i_A
i_In1[31] => invg:G_NBit_INV:31:INVI.i_A
o_Out[0] <= invg:G_NBit_INV:0:INVI.o_F
o_Out[1] <= invg:G_NBit_INV:1:INVI.o_F
o_Out[2] <= invg:G_NBit_INV:2:INVI.o_F
o_Out[3] <= invg:G_NBit_INV:3:INVI.o_F
o_Out[4] <= invg:G_NBit_INV:4:INVI.o_F
o_Out[5] <= invg:G_NBit_INV:5:INVI.o_F
o_Out[6] <= invg:G_NBit_INV:6:INVI.o_F
o_Out[7] <= invg:G_NBit_INV:7:INVI.o_F
o_Out[8] <= invg:G_NBit_INV:8:INVI.o_F
o_Out[9] <= invg:G_NBit_INV:9:INVI.o_F
o_Out[10] <= invg:G_NBit_INV:10:INVI.o_F
o_Out[11] <= invg:G_NBit_INV:11:INVI.o_F
o_Out[12] <= invg:G_NBit_INV:12:INVI.o_F
o_Out[13] <= invg:G_NBit_INV:13:INVI.o_F
o_Out[14] <= invg:G_NBit_INV:14:INVI.o_F
o_Out[15] <= invg:G_NBit_INV:15:INVI.o_F
o_Out[16] <= invg:G_NBit_INV:16:INVI.o_F
o_Out[17] <= invg:G_NBit_INV:17:INVI.o_F
o_Out[18] <= invg:G_NBit_INV:18:INVI.o_F
o_Out[19] <= invg:G_NBit_INV:19:INVI.o_F
o_Out[20] <= invg:G_NBit_INV:20:INVI.o_F
o_Out[21] <= invg:G_NBit_INV:21:INVI.o_F
o_Out[22] <= invg:G_NBit_INV:22:INVI.o_F
o_Out[23] <= invg:G_NBit_INV:23:INVI.o_F
o_Out[24] <= invg:G_NBit_INV:24:INVI.o_F
o_Out[25] <= invg:G_NBit_INV:25:INVI.o_F
o_Out[26] <= invg:G_NBit_INV:26:INVI.o_F
o_Out[27] <= invg:G_NBit_INV:27:INVI.o_F
o_Out[28] <= invg:G_NBit_INV:28:INVI.o_F
o_Out[29] <= invg:G_NBit_INV:29:INVI.o_F
o_Out[30] <= invg:G_NBit_INV:30:INVI.o_F
o_Out[31] <= invg:G_NBit_INV:31:INVI.o_F


|MIPS_Processor|ALU:X_ALU|inv_N:GNOR|invg:\G_NBit_INV:0:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|inv_N:GNOR|invg:\G_NBit_INV:1:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|inv_N:GNOR|invg:\G_NBit_INV:2:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|inv_N:GNOR|invg:\G_NBit_INV:3:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|inv_N:GNOR|invg:\G_NBit_INV:4:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|inv_N:GNOR|invg:\G_NBit_INV:5:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|inv_N:GNOR|invg:\G_NBit_INV:6:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|inv_N:GNOR|invg:\G_NBit_INV:7:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|inv_N:GNOR|invg:\G_NBit_INV:8:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|inv_N:GNOR|invg:\G_NBit_INV:9:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|inv_N:GNOR|invg:\G_NBit_INV:10:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|inv_N:GNOR|invg:\G_NBit_INV:11:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|inv_N:GNOR|invg:\G_NBit_INV:12:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|inv_N:GNOR|invg:\G_NBit_INV:13:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|inv_N:GNOR|invg:\G_NBit_INV:14:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|inv_N:GNOR|invg:\G_NBit_INV:15:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|inv_N:GNOR|invg:\G_NBit_INV:16:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|inv_N:GNOR|invg:\G_NBit_INV:17:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|inv_N:GNOR|invg:\G_NBit_INV:18:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|inv_N:GNOR|invg:\G_NBit_INV:19:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|inv_N:GNOR|invg:\G_NBit_INV:20:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|inv_N:GNOR|invg:\G_NBit_INV:21:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|inv_N:GNOR|invg:\G_NBit_INV:22:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|inv_N:GNOR|invg:\G_NBit_INV:23:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|inv_N:GNOR|invg:\G_NBit_INV:24:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|inv_N:GNOR|invg:\G_NBit_INV:25:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|inv_N:GNOR|invg:\G_NBit_INV:26:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|inv_N:GNOR|invg:\G_NBit_INV:27:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|inv_N:GNOR|invg:\G_NBit_INV:28:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|inv_N:GNOR|invg:\G_NBit_INV:29:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|inv_N:GNOR|invg:\G_NBit_INV:30:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|inv_N:GNOR|invg:\G_NBit_INV:31:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|xor_N:GXOR
i_In1[0] => xorg2:G_NBit_XOR:0:XORI.i_A
i_In1[1] => xorg2:G_NBit_XOR:1:XORI.i_A
i_In1[2] => xorg2:G_NBit_XOR:2:XORI.i_A
i_In1[3] => xorg2:G_NBit_XOR:3:XORI.i_A
i_In1[4] => xorg2:G_NBit_XOR:4:XORI.i_A
i_In1[5] => xorg2:G_NBit_XOR:5:XORI.i_A
i_In1[6] => xorg2:G_NBit_XOR:6:XORI.i_A
i_In1[7] => xorg2:G_NBit_XOR:7:XORI.i_A
i_In1[8] => xorg2:G_NBit_XOR:8:XORI.i_A
i_In1[9] => xorg2:G_NBit_XOR:9:XORI.i_A
i_In1[10] => xorg2:G_NBit_XOR:10:XORI.i_A
i_In1[11] => xorg2:G_NBit_XOR:11:XORI.i_A
i_In1[12] => xorg2:G_NBit_XOR:12:XORI.i_A
i_In1[13] => xorg2:G_NBit_XOR:13:XORI.i_A
i_In1[14] => xorg2:G_NBit_XOR:14:XORI.i_A
i_In1[15] => xorg2:G_NBit_XOR:15:XORI.i_A
i_In1[16] => xorg2:G_NBit_XOR:16:XORI.i_A
i_In1[17] => xorg2:G_NBit_XOR:17:XORI.i_A
i_In1[18] => xorg2:G_NBit_XOR:18:XORI.i_A
i_In1[19] => xorg2:G_NBit_XOR:19:XORI.i_A
i_In1[20] => xorg2:G_NBit_XOR:20:XORI.i_A
i_In1[21] => xorg2:G_NBit_XOR:21:XORI.i_A
i_In1[22] => xorg2:G_NBit_XOR:22:XORI.i_A
i_In1[23] => xorg2:G_NBit_XOR:23:XORI.i_A
i_In1[24] => xorg2:G_NBit_XOR:24:XORI.i_A
i_In1[25] => xorg2:G_NBit_XOR:25:XORI.i_A
i_In1[26] => xorg2:G_NBit_XOR:26:XORI.i_A
i_In1[27] => xorg2:G_NBit_XOR:27:XORI.i_A
i_In1[28] => xorg2:G_NBit_XOR:28:XORI.i_A
i_In1[29] => xorg2:G_NBit_XOR:29:XORI.i_A
i_In1[30] => xorg2:G_NBit_XOR:30:XORI.i_A
i_In1[31] => xorg2:G_NBit_XOR:31:XORI.i_A
i_In2[0] => xorg2:G_NBit_XOR:0:XORI.i_B
i_In2[1] => xorg2:G_NBit_XOR:1:XORI.i_B
i_In2[2] => xorg2:G_NBit_XOR:2:XORI.i_B
i_In2[3] => xorg2:G_NBit_XOR:3:XORI.i_B
i_In2[4] => xorg2:G_NBit_XOR:4:XORI.i_B
i_In2[5] => xorg2:G_NBit_XOR:5:XORI.i_B
i_In2[6] => xorg2:G_NBit_XOR:6:XORI.i_B
i_In2[7] => xorg2:G_NBit_XOR:7:XORI.i_B
i_In2[8] => xorg2:G_NBit_XOR:8:XORI.i_B
i_In2[9] => xorg2:G_NBit_XOR:9:XORI.i_B
i_In2[10] => xorg2:G_NBit_XOR:10:XORI.i_B
i_In2[11] => xorg2:G_NBit_XOR:11:XORI.i_B
i_In2[12] => xorg2:G_NBit_XOR:12:XORI.i_B
i_In2[13] => xorg2:G_NBit_XOR:13:XORI.i_B
i_In2[14] => xorg2:G_NBit_XOR:14:XORI.i_B
i_In2[15] => xorg2:G_NBit_XOR:15:XORI.i_B
i_In2[16] => xorg2:G_NBit_XOR:16:XORI.i_B
i_In2[17] => xorg2:G_NBit_XOR:17:XORI.i_B
i_In2[18] => xorg2:G_NBit_XOR:18:XORI.i_B
i_In2[19] => xorg2:G_NBit_XOR:19:XORI.i_B
i_In2[20] => xorg2:G_NBit_XOR:20:XORI.i_B
i_In2[21] => xorg2:G_NBit_XOR:21:XORI.i_B
i_In2[22] => xorg2:G_NBit_XOR:22:XORI.i_B
i_In2[23] => xorg2:G_NBit_XOR:23:XORI.i_B
i_In2[24] => xorg2:G_NBit_XOR:24:XORI.i_B
i_In2[25] => xorg2:G_NBit_XOR:25:XORI.i_B
i_In2[26] => xorg2:G_NBit_XOR:26:XORI.i_B
i_In2[27] => xorg2:G_NBit_XOR:27:XORI.i_B
i_In2[28] => xorg2:G_NBit_XOR:28:XORI.i_B
i_In2[29] => xorg2:G_NBit_XOR:29:XORI.i_B
i_In2[30] => xorg2:G_NBit_XOR:30:XORI.i_B
i_In2[31] => xorg2:G_NBit_XOR:31:XORI.i_B
o_Out[0] <= xorg2:G_NBit_XOR:0:XORI.o_F
o_Out[1] <= xorg2:G_NBit_XOR:1:XORI.o_F
o_Out[2] <= xorg2:G_NBit_XOR:2:XORI.o_F
o_Out[3] <= xorg2:G_NBit_XOR:3:XORI.o_F
o_Out[4] <= xorg2:G_NBit_XOR:4:XORI.o_F
o_Out[5] <= xorg2:G_NBit_XOR:5:XORI.o_F
o_Out[6] <= xorg2:G_NBit_XOR:6:XORI.o_F
o_Out[7] <= xorg2:G_NBit_XOR:7:XORI.o_F
o_Out[8] <= xorg2:G_NBit_XOR:8:XORI.o_F
o_Out[9] <= xorg2:G_NBit_XOR:9:XORI.o_F
o_Out[10] <= xorg2:G_NBit_XOR:10:XORI.o_F
o_Out[11] <= xorg2:G_NBit_XOR:11:XORI.o_F
o_Out[12] <= xorg2:G_NBit_XOR:12:XORI.o_F
o_Out[13] <= xorg2:G_NBit_XOR:13:XORI.o_F
o_Out[14] <= xorg2:G_NBit_XOR:14:XORI.o_F
o_Out[15] <= xorg2:G_NBit_XOR:15:XORI.o_F
o_Out[16] <= xorg2:G_NBit_XOR:16:XORI.o_F
o_Out[17] <= xorg2:G_NBit_XOR:17:XORI.o_F
o_Out[18] <= xorg2:G_NBit_XOR:18:XORI.o_F
o_Out[19] <= xorg2:G_NBit_XOR:19:XORI.o_F
o_Out[20] <= xorg2:G_NBit_XOR:20:XORI.o_F
o_Out[21] <= xorg2:G_NBit_XOR:21:XORI.o_F
o_Out[22] <= xorg2:G_NBit_XOR:22:XORI.o_F
o_Out[23] <= xorg2:G_NBit_XOR:23:XORI.o_F
o_Out[24] <= xorg2:G_NBit_XOR:24:XORI.o_F
o_Out[25] <= xorg2:G_NBit_XOR:25:XORI.o_F
o_Out[26] <= xorg2:G_NBit_XOR:26:XORI.o_F
o_Out[27] <= xorg2:G_NBit_XOR:27:XORI.o_F
o_Out[28] <= xorg2:G_NBit_XOR:28:XORI.o_F
o_Out[29] <= xorg2:G_NBit_XOR:29:XORI.o_F
o_Out[30] <= xorg2:G_NBit_XOR:30:XORI.o_F
o_Out[31] <= xorg2:G_NBit_XOR:31:XORI.o_F


|MIPS_Processor|ALU:X_ALU|xor_N:GXOR|xorg2:\G_NBit_XOR:0:XORI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|xor_N:GXOR|xorg2:\G_NBit_XOR:1:XORI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|xor_N:GXOR|xorg2:\G_NBit_XOR:2:XORI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|xor_N:GXOR|xorg2:\G_NBit_XOR:3:XORI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|xor_N:GXOR|xorg2:\G_NBit_XOR:4:XORI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|xor_N:GXOR|xorg2:\G_NBit_XOR:5:XORI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|xor_N:GXOR|xorg2:\G_NBit_XOR:6:XORI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|xor_N:GXOR|xorg2:\G_NBit_XOR:7:XORI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|xor_N:GXOR|xorg2:\G_NBit_XOR:8:XORI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|xor_N:GXOR|xorg2:\G_NBit_XOR:9:XORI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|xor_N:GXOR|xorg2:\G_NBit_XOR:10:XORI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|xor_N:GXOR|xorg2:\G_NBit_XOR:11:XORI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|xor_N:GXOR|xorg2:\G_NBit_XOR:12:XORI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|xor_N:GXOR|xorg2:\G_NBit_XOR:13:XORI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|xor_N:GXOR|xorg2:\G_NBit_XOR:14:XORI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|xor_N:GXOR|xorg2:\G_NBit_XOR:15:XORI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|xor_N:GXOR|xorg2:\G_NBit_XOR:16:XORI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|xor_N:GXOR|xorg2:\G_NBit_XOR:17:XORI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|xor_N:GXOR|xorg2:\G_NBit_XOR:18:XORI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|xor_N:GXOR|xorg2:\G_NBit_XOR:19:XORI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|xor_N:GXOR|xorg2:\G_NBit_XOR:20:XORI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|xor_N:GXOR|xorg2:\G_NBit_XOR:21:XORI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|xor_N:GXOR|xorg2:\G_NBit_XOR:22:XORI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|xor_N:GXOR|xorg2:\G_NBit_XOR:23:XORI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|xor_N:GXOR|xorg2:\G_NBit_XOR:24:XORI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|xor_N:GXOR|xorg2:\G_NBit_XOR:25:XORI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|xor_N:GXOR|xorg2:\G_NBit_XOR:26:XORI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|xor_N:GXOR|xorg2:\G_NBit_XOR:27:XORI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|xor_N:GXOR|xorg2:\G_NBit_XOR:28:XORI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|xor_N:GXOR|xorg2:\G_NBit_XOR:29:XORI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|xor_N:GXOR|xorg2:\G_NBit_XOR:30:XORI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|xor_N:GXOR|xorg2:\G_NBit_XOR:31:XORI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|equalZero:GZERO
i_In[0] => Equal0.IN31
i_In[1] => Equal0.IN30
i_In[2] => Equal0.IN29
i_In[3] => Equal0.IN28
i_In[4] => Equal0.IN27
i_In[5] => Equal0.IN26
i_In[6] => Equal0.IN25
i_In[7] => Equal0.IN24
i_In[8] => Equal0.IN23
i_In[9] => Equal0.IN22
i_In[10] => Equal0.IN21
i_In[11] => Equal0.IN20
i_In[12] => Equal0.IN19
i_In[13] => Equal0.IN18
i_In[14] => Equal0.IN17
i_In[15] => Equal0.IN16
i_In[16] => Equal0.IN15
i_In[17] => Equal0.IN14
i_In[18] => Equal0.IN13
i_In[19] => Equal0.IN12
i_In[20] => Equal0.IN11
i_In[21] => Equal0.IN10
i_In[22] => Equal0.IN9
i_In[23] => Equal0.IN8
i_In[24] => Equal0.IN7
i_In[25] => Equal0.IN6
i_In[26] => Equal0.IN5
i_In[27] => Equal0.IN4
i_In[28] => Equal0.IN3
i_In[29] => Equal0.IN2
i_In[30] => Equal0.IN1
i_In[31] => Equal0.IN0
o_EqualZero <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER
A[0] => flip1[0].DATAB
A[0] => flip1[31].DATAA
A[0] => mux2t1_N:L1.i_D1[16]
A[1] => flip1[1].DATAB
A[1] => flip1[30].DATAA
A[1] => mux2t1_N:L1.i_D1[17]
A[2] => flip1[2].DATAB
A[2] => flip1[29].DATAA
A[2] => mux2t1_N:L1.i_D1[18]
A[3] => flip1[3].DATAB
A[3] => flip1[28].DATAA
A[3] => mux2t1_N:L1.i_D1[19]
A[4] => flip1[4].DATAB
A[4] => flip1[27].DATAA
A[4] => mux2t1_N:L1.i_D1[20]
A[5] => flip1[5].DATAB
A[5] => flip1[26].DATAA
A[5] => mux2t1_N:L1.i_D1[21]
A[6] => flip1[6].DATAB
A[6] => flip1[25].DATAA
A[6] => mux2t1_N:L1.i_D1[22]
A[7] => flip1[7].DATAB
A[7] => flip1[24].DATAA
A[7] => mux2t1_N:L1.i_D1[23]
A[8] => flip1[8].DATAB
A[8] => flip1[23].DATAA
A[8] => mux2t1_N:L1.i_D1[24]
A[9] => flip1[9].DATAB
A[9] => flip1[22].DATAA
A[9] => mux2t1_N:L1.i_D1[25]
A[10] => flip1[10].DATAB
A[10] => flip1[21].DATAA
A[10] => mux2t1_N:L1.i_D1[26]
A[11] => flip1[11].DATAB
A[11] => flip1[20].DATAA
A[11] => mux2t1_N:L1.i_D1[27]
A[12] => flip1[12].DATAB
A[12] => flip1[19].DATAA
A[12] => mux2t1_N:L1.i_D1[28]
A[13] => flip1[13].DATAB
A[13] => flip1[18].DATAA
A[13] => mux2t1_N:L1.i_D1[29]
A[14] => flip1[14].DATAB
A[14] => flip1[17].DATAA
A[14] => mux2t1_N:L1.i_D1[30]
A[15] => flip1[15].DATAB
A[15] => flip1[16].DATAA
A[15] => mux2t1_N:L1.i_D1[31]
A[16] => flip1[15].DATAA
A[16] => flip1[16].DATAB
A[17] => flip1[14].DATAA
A[17] => flip1[17].DATAB
A[18] => flip1[13].DATAA
A[18] => flip1[18].DATAB
A[19] => flip1[12].DATAA
A[19] => flip1[19].DATAB
A[20] => flip1[11].DATAA
A[20] => flip1[20].DATAB
A[21] => flip1[10].DATAA
A[21] => flip1[21].DATAB
A[22] => flip1[9].DATAA
A[22] => flip1[22].DATAB
A[23] => flip1[8].DATAA
A[23] => flip1[23].DATAB
A[24] => flip1[7].DATAA
A[24] => flip1[24].DATAB
A[25] => flip1[6].DATAA
A[25] => flip1[25].DATAB
A[26] => flip1[5].DATAA
A[26] => flip1[26].DATAB
A[27] => flip1[4].DATAA
A[27] => flip1[27].DATAB
A[28] => flip1[3].DATAA
A[28] => flip1[28].DATAB
A[29] => flip1[2].DATAA
A[29] => flip1[29].DATAB
A[30] => flip1[1].DATAA
A[30] => flip1[30].DATAB
A[31] => flip1[0].DATAA
A[31] => flip1[31].DATAB
O[0] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[7] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[8] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[9] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[10] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[11] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[12] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[13] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[14] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[15] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[16] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[17] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[18] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[19] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[20] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[21] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[22] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[23] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[24] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[25] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[26] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[27] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[28] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[29] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[30] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[31] <= O.DB_MAX_OUTPUT_PORT_TYPE
offset[0] => mux2t1_N:L5.i_S
offset[1] => mux2t1_N:L4.i_S
offset[2] => mux2t1_N:L3.i_S
offset[3] => mux2t1_N:L2.i_S
offset[4] => mux2t1_N:L1.i_S
left => flip1[0].OUTPUTSELECT
left => flip1[1].OUTPUTSELECT
left => flip1[2].OUTPUTSELECT
left => flip1[3].OUTPUTSELECT
left => flip1[4].OUTPUTSELECT
left => flip1[5].OUTPUTSELECT
left => flip1[6].OUTPUTSELECT
left => flip1[7].OUTPUTSELECT
left => flip1[8].OUTPUTSELECT
left => flip1[9].OUTPUTSELECT
left => flip1[10].OUTPUTSELECT
left => flip1[11].OUTPUTSELECT
left => flip1[12].OUTPUTSELECT
left => flip1[13].OUTPUTSELECT
left => flip1[14].OUTPUTSELECT
left => flip1[15].OUTPUTSELECT
left => flip1[16].OUTPUTSELECT
left => flip1[17].OUTPUTSELECT
left => flip1[18].OUTPUTSELECT
left => flip1[19].OUTPUTSELECT
left => flip1[20].OUTPUTSELECT
left => flip1[21].OUTPUTSELECT
left => flip1[22].OUTPUTSELECT
left => flip1[23].OUTPUTSELECT
left => flip1[24].OUTPUTSELECT
left => flip1[25].OUTPUTSELECT
left => flip1[26].OUTPUTSELECT
left => flip1[27].OUTPUTSELECT
left => flip1[28].OUTPUTSELECT
left => flip1[29].OUTPUTSELECT
left => flip1[30].OUTPUTSELECT
left => flip1[31].OUTPUTSELECT
left => O.OUTPUTSELECT
left => O.OUTPUTSELECT
left => O.OUTPUTSELECT
left => O.OUTPUTSELECT
left => O.OUTPUTSELECT
left => O.OUTPUTSELECT
left => O.OUTPUTSELECT
left => O.OUTPUTSELECT
left => O.OUTPUTSELECT
left => O.OUTPUTSELECT
left => O.OUTPUTSELECT
left => O.OUTPUTSELECT
left => O.OUTPUTSELECT
left => O.OUTPUTSELECT
left => O.OUTPUTSELECT
left => O.OUTPUTSELECT
left => O.OUTPUTSELECT
left => O.OUTPUTSELECT
left => O.OUTPUTSELECT
left => O.OUTPUTSELECT
left => O.OUTPUTSELECT
left => O.OUTPUTSELECT
left => O.OUTPUTSELECT
left => O.OUTPUTSELECT
left => O.OUTPUTSELECT
left => O.OUTPUTSELECT
left => O.OUTPUTSELECT
left => O.OUTPUTSELECT
left => O.OUTPUTSELECT
left => O.OUTPUTSELECT
left => O.OUTPUTSELECT
left => O.OUTPUTSELECT
arith => shift1[0].OUTPUTSELECT


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L1
i_S => mux2t1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= mux2t1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2t1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2t1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2t1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2t1:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2t1:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2t1:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2t1:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2t1:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2t1:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2t1:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2t1:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2t1:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2t1:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2t1:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2t1:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux2t1:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux2t1:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux2t1:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux2t1:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux2t1:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux2t1:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux2t1:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux2t1:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux2t1:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux2t1:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux2t1:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux2t1:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux2t1:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux2t1:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux2t1:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux2t1:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L1|mux2t1:\G_NBit_MUX:0:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L1|mux2t1:\G_NBit_MUX:1:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L1|mux2t1:\G_NBit_MUX:2:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L1|mux2t1:\G_NBit_MUX:3:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L1|mux2t1:\G_NBit_MUX:4:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L1|mux2t1:\G_NBit_MUX:5:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L1|mux2t1:\G_NBit_MUX:6:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L1|mux2t1:\G_NBit_MUX:7:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L1|mux2t1:\G_NBit_MUX:8:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L1|mux2t1:\G_NBit_MUX:9:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L1|mux2t1:\G_NBit_MUX:10:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L1|mux2t1:\G_NBit_MUX:11:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L1|mux2t1:\G_NBit_MUX:12:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L1|mux2t1:\G_NBit_MUX:13:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L1|mux2t1:\G_NBit_MUX:14:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L1|mux2t1:\G_NBit_MUX:15:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L1|mux2t1:\G_NBit_MUX:16:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L1|mux2t1:\G_NBit_MUX:17:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L1|mux2t1:\G_NBit_MUX:18:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L1|mux2t1:\G_NBit_MUX:19:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L1|mux2t1:\G_NBit_MUX:20:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L1|mux2t1:\G_NBit_MUX:21:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L1|mux2t1:\G_NBit_MUX:22:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L1|mux2t1:\G_NBit_MUX:23:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L1|mux2t1:\G_NBit_MUX:24:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L1|mux2t1:\G_NBit_MUX:25:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L1|mux2t1:\G_NBit_MUX:26:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L1|mux2t1:\G_NBit_MUX:27:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L1|mux2t1:\G_NBit_MUX:28:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L1|mux2t1:\G_NBit_MUX:29:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L1|mux2t1:\G_NBit_MUX:30:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L1|mux2t1:\G_NBit_MUX:31:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L2
i_S => mux2t1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= mux2t1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2t1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2t1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2t1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2t1:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2t1:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2t1:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2t1:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2t1:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2t1:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2t1:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2t1:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2t1:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2t1:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2t1:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2t1:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux2t1:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux2t1:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux2t1:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux2t1:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux2t1:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux2t1:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux2t1:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux2t1:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux2t1:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux2t1:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux2t1:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux2t1:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux2t1:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux2t1:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux2t1:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux2t1:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L2|mux2t1:\G_NBit_MUX:0:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L2|mux2t1:\G_NBit_MUX:1:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L2|mux2t1:\G_NBit_MUX:2:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L2|mux2t1:\G_NBit_MUX:3:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L2|mux2t1:\G_NBit_MUX:4:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L2|mux2t1:\G_NBit_MUX:5:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L2|mux2t1:\G_NBit_MUX:6:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L2|mux2t1:\G_NBit_MUX:7:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L2|mux2t1:\G_NBit_MUX:8:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L2|mux2t1:\G_NBit_MUX:9:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L2|mux2t1:\G_NBit_MUX:10:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L2|mux2t1:\G_NBit_MUX:11:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L2|mux2t1:\G_NBit_MUX:12:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L2|mux2t1:\G_NBit_MUX:13:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L2|mux2t1:\G_NBit_MUX:14:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L2|mux2t1:\G_NBit_MUX:15:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L2|mux2t1:\G_NBit_MUX:16:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L2|mux2t1:\G_NBit_MUX:17:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L2|mux2t1:\G_NBit_MUX:18:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L2|mux2t1:\G_NBit_MUX:19:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L2|mux2t1:\G_NBit_MUX:20:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L2|mux2t1:\G_NBit_MUX:21:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L2|mux2t1:\G_NBit_MUX:22:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L2|mux2t1:\G_NBit_MUX:23:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L2|mux2t1:\G_NBit_MUX:24:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L2|mux2t1:\G_NBit_MUX:25:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L2|mux2t1:\G_NBit_MUX:26:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L2|mux2t1:\G_NBit_MUX:27:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L2|mux2t1:\G_NBit_MUX:28:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L2|mux2t1:\G_NBit_MUX:29:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L2|mux2t1:\G_NBit_MUX:30:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L2|mux2t1:\G_NBit_MUX:31:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L3
i_S => mux2t1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= mux2t1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2t1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2t1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2t1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2t1:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2t1:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2t1:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2t1:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2t1:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2t1:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2t1:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2t1:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2t1:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2t1:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2t1:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2t1:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux2t1:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux2t1:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux2t1:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux2t1:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux2t1:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux2t1:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux2t1:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux2t1:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux2t1:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux2t1:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux2t1:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux2t1:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux2t1:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux2t1:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux2t1:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux2t1:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L3|mux2t1:\G_NBit_MUX:0:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L3|mux2t1:\G_NBit_MUX:1:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L3|mux2t1:\G_NBit_MUX:2:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L3|mux2t1:\G_NBit_MUX:3:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L3|mux2t1:\G_NBit_MUX:4:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L3|mux2t1:\G_NBit_MUX:5:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L3|mux2t1:\G_NBit_MUX:6:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L3|mux2t1:\G_NBit_MUX:7:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L3|mux2t1:\G_NBit_MUX:8:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L3|mux2t1:\G_NBit_MUX:9:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L3|mux2t1:\G_NBit_MUX:10:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L3|mux2t1:\G_NBit_MUX:11:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L3|mux2t1:\G_NBit_MUX:12:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L3|mux2t1:\G_NBit_MUX:13:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L3|mux2t1:\G_NBit_MUX:14:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L3|mux2t1:\G_NBit_MUX:15:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L3|mux2t1:\G_NBit_MUX:16:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L3|mux2t1:\G_NBit_MUX:17:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L3|mux2t1:\G_NBit_MUX:18:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L3|mux2t1:\G_NBit_MUX:19:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L3|mux2t1:\G_NBit_MUX:20:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L3|mux2t1:\G_NBit_MUX:21:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L3|mux2t1:\G_NBit_MUX:22:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L3|mux2t1:\G_NBit_MUX:23:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L3|mux2t1:\G_NBit_MUX:24:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L3|mux2t1:\G_NBit_MUX:25:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L3|mux2t1:\G_NBit_MUX:26:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L3|mux2t1:\G_NBit_MUX:27:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L3|mux2t1:\G_NBit_MUX:28:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L3|mux2t1:\G_NBit_MUX:29:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L3|mux2t1:\G_NBit_MUX:30:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L3|mux2t1:\G_NBit_MUX:31:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L4
i_S => mux2t1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= mux2t1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2t1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2t1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2t1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2t1:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2t1:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2t1:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2t1:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2t1:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2t1:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2t1:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2t1:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2t1:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2t1:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2t1:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2t1:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux2t1:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux2t1:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux2t1:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux2t1:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux2t1:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux2t1:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux2t1:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux2t1:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux2t1:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux2t1:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux2t1:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux2t1:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux2t1:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux2t1:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux2t1:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux2t1:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L4|mux2t1:\G_NBit_MUX:0:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L4|mux2t1:\G_NBit_MUX:1:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L4|mux2t1:\G_NBit_MUX:2:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L4|mux2t1:\G_NBit_MUX:3:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L4|mux2t1:\G_NBit_MUX:4:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L4|mux2t1:\G_NBit_MUX:5:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L4|mux2t1:\G_NBit_MUX:6:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L4|mux2t1:\G_NBit_MUX:7:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L4|mux2t1:\G_NBit_MUX:8:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L4|mux2t1:\G_NBit_MUX:9:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L4|mux2t1:\G_NBit_MUX:10:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L4|mux2t1:\G_NBit_MUX:11:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L4|mux2t1:\G_NBit_MUX:12:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L4|mux2t1:\G_NBit_MUX:13:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L4|mux2t1:\G_NBit_MUX:14:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L4|mux2t1:\G_NBit_MUX:15:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L4|mux2t1:\G_NBit_MUX:16:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L4|mux2t1:\G_NBit_MUX:17:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L4|mux2t1:\G_NBit_MUX:18:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L4|mux2t1:\G_NBit_MUX:19:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L4|mux2t1:\G_NBit_MUX:20:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L4|mux2t1:\G_NBit_MUX:21:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L4|mux2t1:\G_NBit_MUX:22:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L4|mux2t1:\G_NBit_MUX:23:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L4|mux2t1:\G_NBit_MUX:24:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L4|mux2t1:\G_NBit_MUX:25:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L4|mux2t1:\G_NBit_MUX:26:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L4|mux2t1:\G_NBit_MUX:27:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L4|mux2t1:\G_NBit_MUX:28:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L4|mux2t1:\G_NBit_MUX:29:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L4|mux2t1:\G_NBit_MUX:30:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L4|mux2t1:\G_NBit_MUX:31:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L5
i_S => mux2t1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= mux2t1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2t1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2t1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2t1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2t1:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2t1:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2t1:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2t1:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2t1:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2t1:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2t1:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2t1:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2t1:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2t1:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2t1:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2t1:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux2t1:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux2t1:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux2t1:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux2t1:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux2t1:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux2t1:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux2t1:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux2t1:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux2t1:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux2t1:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux2t1:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux2t1:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux2t1:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux2t1:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux2t1:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux2t1:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L5|mux2t1:\G_NBit_MUX:0:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L5|mux2t1:\G_NBit_MUX:1:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L5|mux2t1:\G_NBit_MUX:2:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L5|mux2t1:\G_NBit_MUX:3:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L5|mux2t1:\G_NBit_MUX:4:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L5|mux2t1:\G_NBit_MUX:5:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L5|mux2t1:\G_NBit_MUX:6:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L5|mux2t1:\G_NBit_MUX:7:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L5|mux2t1:\G_NBit_MUX:8:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L5|mux2t1:\G_NBit_MUX:9:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L5|mux2t1:\G_NBit_MUX:10:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L5|mux2t1:\G_NBit_MUX:11:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L5|mux2t1:\G_NBit_MUX:12:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L5|mux2t1:\G_NBit_MUX:13:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L5|mux2t1:\G_NBit_MUX:14:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L5|mux2t1:\G_NBit_MUX:15:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L5|mux2t1:\G_NBit_MUX:16:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L5|mux2t1:\G_NBit_MUX:17:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L5|mux2t1:\G_NBit_MUX:18:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L5|mux2t1:\G_NBit_MUX:19:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L5|mux2t1:\G_NBit_MUX:20:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L5|mux2t1:\G_NBit_MUX:21:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L5|mux2t1:\G_NBit_MUX:22:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L5|mux2t1:\G_NBit_MUX:23:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L5|mux2t1:\G_NBit_MUX:24:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L5|mux2t1:\G_NBit_MUX:25:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L5|mux2t1:\G_NBit_MUX:26:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L5|mux2t1:\G_NBit_MUX:27:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L5|mux2t1:\G_NBit_MUX:28:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L5|mux2t1:\G_NBit_MUX:29:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L5|mux2t1:\G_NBit_MUX:30:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|barrelshifter:SHIFTER|mux2t1_N:L5|mux2t1:\G_NBit_MUX:31:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:X_ALU|mux32t1_8:MUX_Op
i_S[0] => Mux0.IN2
i_S[0] => Mux1.IN2
i_S[0] => Mux2.IN2
i_S[0] => Mux3.IN2
i_S[0] => Mux4.IN2
i_S[0] => Mux5.IN2
i_S[0] => Mux6.IN2
i_S[0] => Mux7.IN2
i_S[0] => Mux8.IN2
i_S[0] => Mux9.IN2
i_S[0] => Mux10.IN2
i_S[0] => Mux11.IN2
i_S[0] => Mux12.IN2
i_S[0] => Mux13.IN2
i_S[0] => Mux14.IN2
i_S[0] => Mux15.IN2
i_S[0] => Mux16.IN2
i_S[0] => Mux17.IN2
i_S[0] => Mux18.IN2
i_S[0] => Mux19.IN2
i_S[0] => Mux20.IN2
i_S[0] => Mux21.IN2
i_S[0] => Mux22.IN2
i_S[0] => Mux23.IN2
i_S[0] => Mux24.IN2
i_S[0] => Mux25.IN2
i_S[0] => Mux26.IN2
i_S[0] => Mux27.IN2
i_S[0] => Mux28.IN2
i_S[0] => Mux29.IN2
i_S[0] => Mux30.IN2
i_S[0] => Mux31.IN2
i_S[1] => Mux0.IN1
i_S[1] => Mux1.IN1
i_S[1] => Mux2.IN1
i_S[1] => Mux3.IN1
i_S[1] => Mux4.IN1
i_S[1] => Mux5.IN1
i_S[1] => Mux6.IN1
i_S[1] => Mux7.IN1
i_S[1] => Mux8.IN1
i_S[1] => Mux9.IN1
i_S[1] => Mux10.IN1
i_S[1] => Mux11.IN1
i_S[1] => Mux12.IN1
i_S[1] => Mux13.IN1
i_S[1] => Mux14.IN1
i_S[1] => Mux15.IN1
i_S[1] => Mux16.IN1
i_S[1] => Mux17.IN1
i_S[1] => Mux18.IN1
i_S[1] => Mux19.IN1
i_S[1] => Mux20.IN1
i_S[1] => Mux21.IN1
i_S[1] => Mux22.IN1
i_S[1] => Mux23.IN1
i_S[1] => Mux24.IN1
i_S[1] => Mux25.IN1
i_S[1] => Mux26.IN1
i_S[1] => Mux27.IN1
i_S[1] => Mux28.IN1
i_S[1] => Mux29.IN1
i_S[1] => Mux30.IN1
i_S[1] => Mux31.IN1
i_S[2] => Mux0.IN0
i_S[2] => Mux1.IN0
i_S[2] => Mux2.IN0
i_S[2] => Mux3.IN0
i_S[2] => Mux4.IN0
i_S[2] => Mux5.IN0
i_S[2] => Mux6.IN0
i_S[2] => Mux7.IN0
i_S[2] => Mux8.IN0
i_S[2] => Mux9.IN0
i_S[2] => Mux10.IN0
i_S[2] => Mux11.IN0
i_S[2] => Mux12.IN0
i_S[2] => Mux13.IN0
i_S[2] => Mux14.IN0
i_S[2] => Mux15.IN0
i_S[2] => Mux16.IN0
i_S[2] => Mux17.IN0
i_S[2] => Mux18.IN0
i_S[2] => Mux19.IN0
i_S[2] => Mux20.IN0
i_S[2] => Mux21.IN0
i_S[2] => Mux22.IN0
i_S[2] => Mux23.IN0
i_S[2] => Mux24.IN0
i_S[2] => Mux25.IN0
i_S[2] => Mux26.IN0
i_S[2] => Mux27.IN0
i_S[2] => Mux28.IN0
i_S[2] => Mux29.IN0
i_S[2] => Mux30.IN0
i_S[2] => Mux31.IN0
i_D[7][0] => Mux31.IN10
i_D[7][1] => Mux30.IN10
i_D[7][2] => Mux29.IN10
i_D[7][3] => Mux28.IN10
i_D[7][4] => Mux27.IN10
i_D[7][5] => Mux26.IN10
i_D[7][6] => Mux25.IN10
i_D[7][7] => Mux24.IN10
i_D[7][8] => Mux23.IN10
i_D[7][9] => Mux22.IN10
i_D[7][10] => Mux21.IN10
i_D[7][11] => Mux20.IN10
i_D[7][12] => Mux19.IN10
i_D[7][13] => Mux18.IN10
i_D[7][14] => Mux17.IN10
i_D[7][15] => Mux16.IN10
i_D[7][16] => Mux15.IN10
i_D[7][17] => Mux14.IN10
i_D[7][18] => Mux13.IN10
i_D[7][19] => Mux12.IN10
i_D[7][20] => Mux11.IN10
i_D[7][21] => Mux10.IN10
i_D[7][22] => Mux9.IN10
i_D[7][23] => Mux8.IN10
i_D[7][24] => Mux7.IN10
i_D[7][25] => Mux6.IN10
i_D[7][26] => Mux5.IN10
i_D[7][27] => Mux4.IN10
i_D[7][28] => Mux3.IN10
i_D[7][29] => Mux2.IN10
i_D[7][30] => Mux1.IN10
i_D[7][31] => Mux0.IN10
i_D[6][0] => Mux31.IN9
i_D[6][1] => Mux30.IN9
i_D[6][2] => Mux29.IN9
i_D[6][3] => Mux28.IN9
i_D[6][4] => Mux27.IN9
i_D[6][5] => Mux26.IN9
i_D[6][6] => Mux25.IN9
i_D[6][7] => Mux24.IN9
i_D[6][8] => Mux23.IN9
i_D[6][9] => Mux22.IN9
i_D[6][10] => Mux21.IN9
i_D[6][11] => Mux20.IN9
i_D[6][12] => Mux19.IN9
i_D[6][13] => Mux18.IN9
i_D[6][14] => Mux17.IN9
i_D[6][15] => Mux16.IN9
i_D[6][16] => Mux15.IN9
i_D[6][17] => Mux14.IN9
i_D[6][18] => Mux13.IN9
i_D[6][19] => Mux12.IN9
i_D[6][20] => Mux11.IN9
i_D[6][21] => Mux10.IN9
i_D[6][22] => Mux9.IN9
i_D[6][23] => Mux8.IN9
i_D[6][24] => Mux7.IN9
i_D[6][25] => Mux6.IN9
i_D[6][26] => Mux5.IN9
i_D[6][27] => Mux4.IN9
i_D[6][28] => Mux3.IN9
i_D[6][29] => Mux2.IN9
i_D[6][30] => Mux1.IN9
i_D[6][31] => Mux0.IN9
i_D[5][0] => Mux31.IN8
i_D[5][1] => Mux30.IN8
i_D[5][2] => Mux29.IN8
i_D[5][3] => Mux28.IN8
i_D[5][4] => Mux27.IN8
i_D[5][5] => Mux26.IN8
i_D[5][6] => Mux25.IN8
i_D[5][7] => Mux24.IN8
i_D[5][8] => Mux23.IN8
i_D[5][9] => Mux22.IN8
i_D[5][10] => Mux21.IN8
i_D[5][11] => Mux20.IN8
i_D[5][12] => Mux19.IN8
i_D[5][13] => Mux18.IN8
i_D[5][14] => Mux17.IN8
i_D[5][15] => Mux16.IN8
i_D[5][16] => Mux15.IN8
i_D[5][17] => Mux14.IN8
i_D[5][18] => Mux13.IN8
i_D[5][19] => Mux12.IN8
i_D[5][20] => Mux11.IN8
i_D[5][21] => Mux10.IN8
i_D[5][22] => Mux9.IN8
i_D[5][23] => Mux8.IN8
i_D[5][24] => Mux7.IN8
i_D[5][25] => Mux6.IN8
i_D[5][26] => Mux5.IN8
i_D[5][27] => Mux4.IN8
i_D[5][28] => Mux3.IN8
i_D[5][29] => Mux2.IN8
i_D[5][30] => Mux1.IN8
i_D[5][31] => Mux0.IN8
i_D[4][0] => Mux31.IN7
i_D[4][1] => Mux30.IN7
i_D[4][2] => Mux29.IN7
i_D[4][3] => Mux28.IN7
i_D[4][4] => Mux27.IN7
i_D[4][5] => Mux26.IN7
i_D[4][6] => Mux25.IN7
i_D[4][7] => Mux24.IN7
i_D[4][8] => Mux23.IN7
i_D[4][9] => Mux22.IN7
i_D[4][10] => Mux21.IN7
i_D[4][11] => Mux20.IN7
i_D[4][12] => Mux19.IN7
i_D[4][13] => Mux18.IN7
i_D[4][14] => Mux17.IN7
i_D[4][15] => Mux16.IN7
i_D[4][16] => Mux15.IN7
i_D[4][17] => Mux14.IN7
i_D[4][18] => Mux13.IN7
i_D[4][19] => Mux12.IN7
i_D[4][20] => Mux11.IN7
i_D[4][21] => Mux10.IN7
i_D[4][22] => Mux9.IN7
i_D[4][23] => Mux8.IN7
i_D[4][24] => Mux7.IN7
i_D[4][25] => Mux6.IN7
i_D[4][26] => Mux5.IN7
i_D[4][27] => Mux4.IN7
i_D[4][28] => Mux3.IN7
i_D[4][29] => Mux2.IN7
i_D[4][30] => Mux1.IN7
i_D[4][31] => Mux0.IN7
i_D[3][0] => Mux31.IN6
i_D[3][1] => Mux30.IN6
i_D[3][2] => Mux29.IN6
i_D[3][3] => Mux28.IN6
i_D[3][4] => Mux27.IN6
i_D[3][5] => Mux26.IN6
i_D[3][6] => Mux25.IN6
i_D[3][7] => Mux24.IN6
i_D[3][8] => Mux23.IN6
i_D[3][9] => Mux22.IN6
i_D[3][10] => Mux21.IN6
i_D[3][11] => Mux20.IN6
i_D[3][12] => Mux19.IN6
i_D[3][13] => Mux18.IN6
i_D[3][14] => Mux17.IN6
i_D[3][15] => Mux16.IN6
i_D[3][16] => Mux15.IN6
i_D[3][17] => Mux14.IN6
i_D[3][18] => Mux13.IN6
i_D[3][19] => Mux12.IN6
i_D[3][20] => Mux11.IN6
i_D[3][21] => Mux10.IN6
i_D[3][22] => Mux9.IN6
i_D[3][23] => Mux8.IN6
i_D[3][24] => Mux7.IN6
i_D[3][25] => Mux6.IN6
i_D[3][26] => Mux5.IN6
i_D[3][27] => Mux4.IN6
i_D[3][28] => Mux3.IN6
i_D[3][29] => Mux2.IN6
i_D[3][30] => Mux1.IN6
i_D[3][31] => Mux0.IN6
i_D[2][0] => Mux31.IN5
i_D[2][1] => Mux30.IN5
i_D[2][2] => Mux29.IN5
i_D[2][3] => Mux28.IN5
i_D[2][4] => Mux27.IN5
i_D[2][5] => Mux26.IN5
i_D[2][6] => Mux25.IN5
i_D[2][7] => Mux24.IN5
i_D[2][8] => Mux23.IN5
i_D[2][9] => Mux22.IN5
i_D[2][10] => Mux21.IN5
i_D[2][11] => Mux20.IN5
i_D[2][12] => Mux19.IN5
i_D[2][13] => Mux18.IN5
i_D[2][14] => Mux17.IN5
i_D[2][15] => Mux16.IN5
i_D[2][16] => Mux15.IN5
i_D[2][17] => Mux14.IN5
i_D[2][18] => Mux13.IN5
i_D[2][19] => Mux12.IN5
i_D[2][20] => Mux11.IN5
i_D[2][21] => Mux10.IN5
i_D[2][22] => Mux9.IN5
i_D[2][23] => Mux8.IN5
i_D[2][24] => Mux7.IN5
i_D[2][25] => Mux6.IN5
i_D[2][26] => Mux5.IN5
i_D[2][27] => Mux4.IN5
i_D[2][28] => Mux3.IN5
i_D[2][29] => Mux2.IN5
i_D[2][30] => Mux1.IN5
i_D[2][31] => Mux0.IN5
i_D[1][0] => Mux31.IN4
i_D[1][1] => Mux30.IN4
i_D[1][2] => Mux29.IN4
i_D[1][3] => Mux28.IN4
i_D[1][4] => Mux27.IN4
i_D[1][5] => Mux26.IN4
i_D[1][6] => Mux25.IN4
i_D[1][7] => Mux24.IN4
i_D[1][8] => Mux23.IN4
i_D[1][9] => Mux22.IN4
i_D[1][10] => Mux21.IN4
i_D[1][11] => Mux20.IN4
i_D[1][12] => Mux19.IN4
i_D[1][13] => Mux18.IN4
i_D[1][14] => Mux17.IN4
i_D[1][15] => Mux16.IN4
i_D[1][16] => Mux15.IN4
i_D[1][17] => Mux14.IN4
i_D[1][18] => Mux13.IN4
i_D[1][19] => Mux12.IN4
i_D[1][20] => Mux11.IN4
i_D[1][21] => Mux10.IN4
i_D[1][22] => Mux9.IN4
i_D[1][23] => Mux8.IN4
i_D[1][24] => Mux7.IN4
i_D[1][25] => Mux6.IN4
i_D[1][26] => Mux5.IN4
i_D[1][27] => Mux4.IN4
i_D[1][28] => Mux3.IN4
i_D[1][29] => Mux2.IN4
i_D[1][30] => Mux1.IN4
i_D[1][31] => Mux0.IN4
i_D[0][0] => Mux31.IN3
i_D[0][1] => Mux30.IN3
i_D[0][2] => Mux29.IN3
i_D[0][3] => Mux28.IN3
i_D[0][4] => Mux27.IN3
i_D[0][5] => Mux26.IN3
i_D[0][6] => Mux25.IN3
i_D[0][7] => Mux24.IN3
i_D[0][8] => Mux23.IN3
i_D[0][9] => Mux22.IN3
i_D[0][10] => Mux21.IN3
i_D[0][11] => Mux20.IN3
i_D[0][12] => Mux19.IN3
i_D[0][13] => Mux18.IN3
i_D[0][14] => Mux17.IN3
i_D[0][15] => Mux16.IN3
i_D[0][16] => Mux15.IN3
i_D[0][17] => Mux14.IN3
i_D[0][18] => Mux13.IN3
i_D[0][19] => Mux12.IN3
i_D[0][20] => Mux11.IN3
i_D[0][21] => Mux10.IN3
i_D[0][22] => Mux9.IN3
i_D[0][23] => Mux8.IN3
i_D[0][24] => Mux7.IN3
i_D[0][25] => Mux6.IN3
i_D[0][26] => Mux5.IN3
i_D[0][27] => Mux4.IN3
i_D[0][28] => Mux3.IN3
i_D[0][29] => Mux2.IN3
i_D[0][30] => Mux1.IN3
i_D[0][31] => Mux0.IN3
o_Q[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
o_Q[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
o_Q[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
o_Q[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
o_Q[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
o_Q[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
o_Q[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
o_Q[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
o_Q[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
o_Q[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
o_Q[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
o_Q[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
o_Q[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
o_Q[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
o_Q[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
o_Q[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
o_Q[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
o_Q[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
o_Q[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
o_Q[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
o_Q[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
o_Q[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
o_Q[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
o_Q[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
o_Q[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o_Q[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o_Q[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o_Q[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o_Q[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o_Q[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_Q[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_Q[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|control:X_Control
instruction[0] => Mux15.IN69
instruction[0] => Mux16.IN36
instruction[0] => Mux17.IN69
instruction[0] => Mux18.IN69
instruction[0] => Mux19.IN69
instruction[0] => Mux21.IN69
instruction[0] => Mux22.IN69
instruction[0] => Mux23.IN69
instruction[0] => Mux24.IN69
instruction[0] => Mux25.IN69
instruction[1] => Mux15.IN68
instruction[1] => Mux17.IN68
instruction[1] => Mux18.IN68
instruction[1] => Mux19.IN68
instruction[1] => Mux20.IN36
instruction[1] => Mux21.IN68
instruction[1] => Mux22.IN68
instruction[1] => Mux23.IN68
instruction[1] => Mux24.IN68
instruction[1] => Mux25.IN68
instruction[2] => Mux15.IN67
instruction[2] => Mux16.IN35
instruction[2] => Mux17.IN67
instruction[2] => Mux18.IN67
instruction[2] => Mux19.IN67
instruction[2] => Mux20.IN35
instruction[2] => Mux21.IN67
instruction[2] => Mux22.IN67
instruction[2] => Mux23.IN67
instruction[2] => Mux24.IN67
instruction[2] => Mux25.IN67
instruction[3] => Mux15.IN66
instruction[3] => Mux16.IN34
instruction[3] => Mux17.IN66
instruction[3] => Mux18.IN66
instruction[3] => Mux19.IN66
instruction[3] => Mux20.IN34
instruction[3] => Mux21.IN66
instruction[3] => Mux22.IN66
instruction[3] => Mux23.IN66
instruction[3] => Mux24.IN66
instruction[3] => Mux25.IN66
instruction[4] => Mux15.IN65
instruction[4] => Mux16.IN33
instruction[4] => Mux17.IN65
instruction[4] => Mux18.IN65
instruction[4] => Mux19.IN65
instruction[4] => Mux20.IN33
instruction[4] => Mux21.IN65
instruction[4] => Mux22.IN65
instruction[4] => Mux23.IN65
instruction[4] => Mux24.IN65
instruction[4] => Mux25.IN65
instruction[5] => Mux15.IN64
instruction[5] => Mux16.IN32
instruction[5] => Mux17.IN64
instruction[5] => Mux18.IN64
instruction[5] => Mux19.IN64
instruction[5] => Mux20.IN32
instruction[5] => Mux21.IN64
instruction[5] => Mux22.IN64
instruction[5] => Mux23.IN64
instruction[5] => Mux24.IN64
instruction[5] => Mux25.IN64
instruction[6] => ~NO_FANOUT~
instruction[7] => ~NO_FANOUT~
instruction[8] => ~NO_FANOUT~
instruction[9] => ~NO_FANOUT~
instruction[10] => ~NO_FANOUT~
instruction[11] => ~NO_FANOUT~
instruction[12] => ~NO_FANOUT~
instruction[13] => ~NO_FANOUT~
instruction[14] => ~NO_FANOUT~
instruction[15] => ~NO_FANOUT~
instruction[16] => ~NO_FANOUT~
instruction[17] => ~NO_FANOUT~
instruction[18] => ~NO_FANOUT~
instruction[19] => ~NO_FANOUT~
instruction[20] => ~NO_FANOUT~
instruction[21] => ~NO_FANOUT~
instruction[22] => ~NO_FANOUT~
instruction[23] => ~NO_FANOUT~
instruction[24] => ~NO_FANOUT~
instruction[25] => ~NO_FANOUT~
instruction[26] => Mux0.IN69
instruction[26] => Mux1.IN69
instruction[26] => Mux2.IN69
instruction[26] => Mux4.IN36
instruction[26] => Mux5.IN69
instruction[26] => Mux6.IN69
instruction[26] => Mux7.IN69
instruction[26] => Mux8.IN69
instruction[26] => Mux9.IN69
instruction[26] => Mux10.IN69
instruction[26] => Mux11.IN69
instruction[26] => Mux12.IN69
instruction[26] => Mux13.IN69
instruction[26] => Mux26.IN6
instruction[26] => Mux27.IN6
instruction[26] => Mux28.IN6
instruction[26] => Mux29.IN5
instruction[26] => Mux30.IN5
instruction[26] => Mux31.IN5
instruction[26] => Mux32.IN5
instruction[26] => Mux33.IN5
instruction[26] => Mux34.IN68
instruction[26] => Mux35.IN68
instruction[26] => Mux36.IN6
instruction[26] => Mux37.IN6
instruction[26] => Mux38.IN5
instruction[26] => Mux39.IN68
instruction[26] => Mux40.IN6
instruction[26] => Mux41.IN68
instruction[26] => Mux42.IN6
instruction[26] => Mux43.IN6
instruction[26] => Mux44.IN68
instruction[26] => Mux45.IN6
instruction[27] => Mux0.IN68
instruction[27] => Mux1.IN68
instruction[27] => Mux2.IN68
instruction[27] => Mux3.IN36
instruction[27] => Mux5.IN68
instruction[27] => Mux6.IN68
instruction[27] => Mux7.IN68
instruction[27] => Mux8.IN68
instruction[27] => Mux9.IN68
instruction[27] => Mux10.IN68
instruction[27] => Mux11.IN68
instruction[27] => Mux12.IN68
instruction[27] => Mux13.IN68
instruction[27] => Mux14.IN36
instruction[27] => Mux26.IN5
instruction[27] => Mux27.IN5
instruction[27] => Mux28.IN5
instruction[27] => Mux29.IN4
instruction[27] => Mux30.IN4
instruction[27] => Mux31.IN4
instruction[27] => Mux32.IN4
instruction[27] => Mux33.IN4
instruction[27] => Mux34.IN67
instruction[27] => Mux35.IN67
instruction[27] => Mux36.IN5
instruction[27] => Mux37.IN5
instruction[27] => Mux38.IN4
instruction[27] => Mux39.IN67
instruction[27] => Mux40.IN5
instruction[27] => Mux41.IN67
instruction[27] => Mux42.IN5
instruction[27] => Mux43.IN5
instruction[27] => Mux44.IN67
instruction[27] => Mux45.IN5
instruction[28] => Mux0.IN67
instruction[28] => Mux1.IN67
instruction[28] => Mux2.IN67
instruction[28] => Mux3.IN35
instruction[28] => Mux4.IN35
instruction[28] => Mux5.IN67
instruction[28] => Mux6.IN67
instruction[28] => Mux7.IN67
instruction[28] => Mux8.IN67
instruction[28] => Mux9.IN67
instruction[28] => Mux10.IN67
instruction[28] => Mux11.IN67
instruction[28] => Mux12.IN67
instruction[28] => Mux13.IN67
instruction[28] => Mux14.IN35
instruction[28] => Mux26.IN4
instruction[28] => Mux27.IN4
instruction[28] => Mux28.IN4
instruction[28] => Mux29.IN3
instruction[28] => Mux30.IN3
instruction[28] => Mux31.IN3
instruction[28] => Mux32.IN3
instruction[28] => Mux33.IN3
instruction[28] => Mux34.IN66
instruction[28] => Mux35.IN66
instruction[28] => Mux36.IN4
instruction[28] => Mux37.IN4
instruction[28] => Mux38.IN3
instruction[28] => Mux39.IN66
instruction[28] => Mux40.IN4
instruction[28] => Mux41.IN66
instruction[28] => Mux42.IN4
instruction[28] => Mux43.IN4
instruction[28] => Mux44.IN66
instruction[28] => Mux45.IN4
instruction[29] => Mux0.IN66
instruction[29] => Mux1.IN66
instruction[29] => Mux2.IN66
instruction[29] => Mux3.IN34
instruction[29] => Mux4.IN34
instruction[29] => Mux5.IN66
instruction[29] => Mux6.IN66
instruction[29] => Mux7.IN66
instruction[29] => Mux8.IN66
instruction[29] => Mux9.IN66
instruction[29] => Mux10.IN66
instruction[29] => Mux11.IN66
instruction[29] => Mux12.IN66
instruction[29] => Mux13.IN66
instruction[29] => Mux14.IN34
instruction[29] => Mux26.IN3
instruction[29] => Mux27.IN3
instruction[29] => Mux28.IN3
instruction[29] => Mux29.IN2
instruction[29] => Mux30.IN2
instruction[29] => Mux31.IN2
instruction[29] => Mux32.IN2
instruction[29] => Mux33.IN2
instruction[29] => Mux34.IN65
instruction[29] => Mux35.IN65
instruction[29] => Mux36.IN3
instruction[29] => Mux37.IN3
instruction[29] => Mux38.IN2
instruction[29] => Mux39.IN65
instruction[29] => Mux40.IN3
instruction[29] => Mux41.IN65
instruction[29] => Mux42.IN3
instruction[29] => Mux43.IN3
instruction[29] => Mux44.IN65
instruction[29] => Mux45.IN3
instruction[30] => Mux0.IN65
instruction[30] => Mux1.IN65
instruction[30] => Mux2.IN65
instruction[30] => Mux3.IN33
instruction[30] => Mux4.IN33
instruction[30] => Mux5.IN65
instruction[30] => Mux6.IN65
instruction[30] => Mux7.IN65
instruction[30] => Mux8.IN65
instruction[30] => Mux9.IN65
instruction[30] => Mux10.IN65
instruction[30] => Mux11.IN65
instruction[30] => Mux12.IN65
instruction[30] => Mux13.IN65
instruction[30] => Mux14.IN33
instruction[30] => Mux26.IN2
instruction[30] => Mux27.IN2
instruction[30] => Mux28.IN2
instruction[30] => Mux29.IN1
instruction[30] => Mux30.IN1
instruction[30] => Mux31.IN1
instruction[30] => Mux32.IN1
instruction[30] => Mux33.IN1
instruction[30] => Mux34.IN64
instruction[30] => Mux35.IN64
instruction[30] => Mux36.IN2
instruction[30] => Mux37.IN2
instruction[30] => Mux38.IN1
instruction[30] => Mux39.IN64
instruction[30] => Mux40.IN2
instruction[30] => Mux41.IN64
instruction[30] => Mux42.IN2
instruction[30] => Mux43.IN2
instruction[30] => Mux44.IN64
instruction[30] => Mux45.IN2
instruction[31] => Mux0.IN64
instruction[31] => Mux1.IN64
instruction[31] => Mux2.IN64
instruction[31] => Mux3.IN32
instruction[31] => Mux4.IN32
instruction[31] => Mux5.IN64
instruction[31] => Mux6.IN64
instruction[31] => Mux7.IN64
instruction[31] => Mux8.IN64
instruction[31] => Mux9.IN64
instruction[31] => Mux10.IN64
instruction[31] => Mux11.IN64
instruction[31] => Mux12.IN64
instruction[31] => Mux13.IN64
instruction[31] => Mux14.IN32
instruction[31] => Mux26.IN1
instruction[31] => Mux27.IN1
instruction[31] => Mux28.IN1
instruction[31] => Mux29.IN0
instruction[31] => Mux30.IN0
instruction[31] => Mux31.IN0
instruction[31] => Mux32.IN0
instruction[31] => Mux33.IN0
instruction[31] => Mux34.IN63
instruction[31] => Mux35.IN63
instruction[31] => Mux36.IN1
instruction[31] => Mux37.IN1
instruction[31] => Mux38.IN0
instruction[31] => Mux39.IN63
instruction[31] => Mux40.IN1
instruction[31] => Mux41.IN63
instruction[31] => Mux42.IN1
instruction[31] => Mux43.IN1
instruction[31] => Mux44.IN63
instruction[31] => Mux45.IN1
alusrc <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
aluOp[0] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
aluOp[1] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
aluOp[2] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
aluOp[3] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
aluOp[4] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
aluOp[5] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
aluOp[6] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
memToReg <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
memWrite <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
regWrite <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
regDst <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
jal <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
jr <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
beq <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
bne <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
movn <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
j <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
halt <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
signExt <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
control_vector[0] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
control_vector[1] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
control_vector[2] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
control_vector[3] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
control_vector[4] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
control_vector[5] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
control_vector[6] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
control_vector[7] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
control_vector[8] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
control_vector[9] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
control_vector[10] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
control_vector[11] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
control_vector[12] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
control_vector[13] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
control_vector[14] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
control_vector[15] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
control_vector[16] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
control_vector[17] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
control_vector[18] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
control_vector[19] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch
i_PCin[0] => mux2t1_N:g_MUX1.i_D0[0]
i_PCin[0] => AddSub_N:g_ADD4.i_X[0]
i_PCin[1] => mux2t1_N:g_MUX1.i_D0[1]
i_PCin[1] => AddSub_N:g_ADD4.i_X[1]
i_PCin[2] => mux2t1_N:g_MUX1.i_D0[2]
i_PCin[2] => AddSub_N:g_ADD4.i_X[2]
i_PCin[3] => mux2t1_N:g_MUX1.i_D0[3]
i_PCin[3] => AddSub_N:g_ADD4.i_X[3]
i_PCin[4] => mux2t1_N:g_MUX1.i_D0[4]
i_PCin[4] => AddSub_N:g_ADD4.i_X[4]
i_PCin[5] => mux2t1_N:g_MUX1.i_D0[5]
i_PCin[5] => AddSub_N:g_ADD4.i_X[5]
i_PCin[6] => mux2t1_N:g_MUX1.i_D0[6]
i_PCin[6] => AddSub_N:g_ADD4.i_X[6]
i_PCin[7] => mux2t1_N:g_MUX1.i_D0[7]
i_PCin[7] => AddSub_N:g_ADD4.i_X[7]
i_PCin[8] => mux2t1_N:g_MUX1.i_D0[8]
i_PCin[8] => AddSub_N:g_ADD4.i_X[8]
i_PCin[9] => mux2t1_N:g_MUX1.i_D0[9]
i_PCin[9] => AddSub_N:g_ADD4.i_X[9]
i_PCin[10] => mux2t1_N:g_MUX1.i_D0[10]
i_PCin[10] => AddSub_N:g_ADD4.i_X[10]
i_PCin[11] => mux2t1_N:g_MUX1.i_D0[11]
i_PCin[11] => AddSub_N:g_ADD4.i_X[11]
i_PCin[12] => mux2t1_N:g_MUX1.i_D0[12]
i_PCin[12] => AddSub_N:g_ADD4.i_X[12]
i_PCin[13] => mux2t1_N:g_MUX1.i_D0[13]
i_PCin[13] => AddSub_N:g_ADD4.i_X[13]
i_PCin[14] => mux2t1_N:g_MUX1.i_D0[14]
i_PCin[14] => AddSub_N:g_ADD4.i_X[14]
i_PCin[15] => mux2t1_N:g_MUX1.i_D0[15]
i_PCin[15] => AddSub_N:g_ADD4.i_X[15]
i_PCin[16] => mux2t1_N:g_MUX1.i_D0[16]
i_PCin[16] => AddSub_N:g_ADD4.i_X[16]
i_PCin[17] => mux2t1_N:g_MUX1.i_D0[17]
i_PCin[17] => AddSub_N:g_ADD4.i_X[17]
i_PCin[18] => mux2t1_N:g_MUX1.i_D0[18]
i_PCin[18] => AddSub_N:g_ADD4.i_X[18]
i_PCin[19] => mux2t1_N:g_MUX1.i_D0[19]
i_PCin[19] => AddSub_N:g_ADD4.i_X[19]
i_PCin[20] => mux2t1_N:g_MUX1.i_D0[20]
i_PCin[20] => AddSub_N:g_ADD4.i_X[20]
i_PCin[21] => mux2t1_N:g_MUX1.i_D0[21]
i_PCin[21] => AddSub_N:g_ADD4.i_X[21]
i_PCin[22] => mux2t1_N:g_MUX1.i_D0[22]
i_PCin[22] => AddSub_N:g_ADD4.i_X[22]
i_PCin[23] => mux2t1_N:g_MUX1.i_D0[23]
i_PCin[23] => AddSub_N:g_ADD4.i_X[23]
i_PCin[24] => mux2t1_N:g_MUX1.i_D0[24]
i_PCin[24] => AddSub_N:g_ADD4.i_X[24]
i_PCin[25] => mux2t1_N:g_MUX1.i_D0[25]
i_PCin[25] => AddSub_N:g_ADD4.i_X[25]
i_PCin[26] => mux2t1_N:g_MUX1.i_D0[26]
i_PCin[26] => AddSub_N:g_ADD4.i_X[26]
i_PCin[27] => mux2t1_N:g_MUX1.i_D0[27]
i_PCin[27] => AddSub_N:g_ADD4.i_X[27]
i_PCin[28] => mux2t1_N:g_MUX1.i_D0[28]
i_PCin[28] => mux2t1_N:g_MUX2.i_D1[28]
i_PCin[28] => AddSub_N:g_ADD4.i_X[28]
i_PCin[29] => mux2t1_N:g_MUX1.i_D0[29]
i_PCin[29] => mux2t1_N:g_MUX2.i_D1[29]
i_PCin[29] => AddSub_N:g_ADD4.i_X[29]
i_PCin[30] => mux2t1_N:g_MUX1.i_D0[30]
i_PCin[30] => mux2t1_N:g_MUX2.i_D1[30]
i_PCin[30] => AddSub_N:g_ADD4.i_X[30]
i_PCin[31] => mux2t1_N:g_MUX1.i_D0[31]
i_PCin[31] => mux2t1_N:g_MUX2.i_D1[31]
i_PCin[31] => AddSub_N:g_ADD4.i_X[31]
i_Instruction[0] => mux2t1_N:g_MUX2.i_D1[2]
i_Instruction[1] => mux2t1_N:g_MUX2.i_D1[3]
i_Instruction[2] => mux2t1_N:g_MUX2.i_D1[4]
i_Instruction[3] => mux2t1_N:g_MUX2.i_D1[5]
i_Instruction[4] => mux2t1_N:g_MUX2.i_D1[6]
i_Instruction[5] => mux2t1_N:g_MUX2.i_D1[7]
i_Instruction[6] => mux2t1_N:g_MUX2.i_D1[8]
i_Instruction[7] => mux2t1_N:g_MUX2.i_D1[9]
i_Instruction[8] => mux2t1_N:g_MUX2.i_D1[10]
i_Instruction[9] => mux2t1_N:g_MUX2.i_D1[11]
i_Instruction[10] => mux2t1_N:g_MUX2.i_D1[12]
i_Instruction[11] => mux2t1_N:g_MUX2.i_D1[13]
i_Instruction[12] => mux2t1_N:g_MUX2.i_D1[14]
i_Instruction[13] => mux2t1_N:g_MUX2.i_D1[15]
i_Instruction[14] => mux2t1_N:g_MUX2.i_D1[16]
i_Instruction[15] => mux2t1_N:g_MUX2.i_D1[17]
i_Instruction[16] => mux2t1_N:g_MUX2.i_D1[18]
i_Instruction[17] => mux2t1_N:g_MUX2.i_D1[19]
i_Instruction[18] => mux2t1_N:g_MUX2.i_D1[20]
i_Instruction[19] => mux2t1_N:g_MUX2.i_D1[21]
i_Instruction[20] => mux2t1_N:g_MUX2.i_D1[22]
i_Instruction[21] => mux2t1_N:g_MUX2.i_D1[23]
i_Instruction[22] => mux2t1_N:g_MUX2.i_D1[24]
i_Instruction[23] => mux2t1_N:g_MUX2.i_D1[25]
i_Instruction[24] => mux2t1_N:g_MUX2.i_D1[26]
i_Instruction[25] => mux2t1_N:g_MUX2.i_D1[27]
i_Instruction[26] => ~NO_FANOUT~
i_Instruction[27] => ~NO_FANOUT~
i_Instruction[28] => ~NO_FANOUT~
i_Instruction[29] => ~NO_FANOUT~
i_Instruction[30] => ~NO_FANOUT~
i_Instruction[31] => ~NO_FANOUT~
i_Immediate[0] => AddSub_N:g_ADD4.i_Y[2]
i_Immediate[1] => AddSub_N:g_ADD4.i_Y[3]
i_Immediate[2] => AddSub_N:g_ADD4.i_Y[4]
i_Immediate[3] => AddSub_N:g_ADD4.i_Y[5]
i_Immediate[4] => AddSub_N:g_ADD4.i_Y[6]
i_Immediate[5] => AddSub_N:g_ADD4.i_Y[7]
i_Immediate[6] => AddSub_N:g_ADD4.i_Y[8]
i_Immediate[7] => AddSub_N:g_ADD4.i_Y[9]
i_Immediate[8] => AddSub_N:g_ADD4.i_Y[10]
i_Immediate[9] => AddSub_N:g_ADD4.i_Y[11]
i_Immediate[10] => AddSub_N:g_ADD4.i_Y[12]
i_Immediate[11] => AddSub_N:g_ADD4.i_Y[13]
i_Immediate[12] => AddSub_N:g_ADD4.i_Y[14]
i_Immediate[13] => AddSub_N:g_ADD4.i_Y[15]
i_Immediate[14] => AddSub_N:g_ADD4.i_Y[16]
i_Immediate[15] => AddSub_N:g_ADD4.i_Y[17]
i_Immediate[16] => AddSub_N:g_ADD4.i_Y[18]
i_Immediate[17] => AddSub_N:g_ADD4.i_Y[19]
i_Immediate[18] => AddSub_N:g_ADD4.i_Y[20]
i_Immediate[19] => AddSub_N:g_ADD4.i_Y[21]
i_Immediate[20] => AddSub_N:g_ADD4.i_Y[22]
i_Immediate[21] => AddSub_N:g_ADD4.i_Y[23]
i_Immediate[22] => AddSub_N:g_ADD4.i_Y[24]
i_Immediate[23] => AddSub_N:g_ADD4.i_Y[25]
i_Immediate[24] => AddSub_N:g_ADD4.i_Y[26]
i_Immediate[25] => AddSub_N:g_ADD4.i_Y[27]
i_Immediate[26] => AddSub_N:g_ADD4.i_Y[28]
i_Immediate[27] => AddSub_N:g_ADD4.i_Y[29]
i_Immediate[28] => AddSub_N:g_ADD4.i_Y[30]
i_Immediate[29] => AddSub_N:g_ADD4.i_Y[31]
i_Immediate[30] => ~NO_FANOUT~
i_Immediate[31] => ~NO_FANOUT~
i_Register[0] => mux2t1_N:g_MUX3.i_D1[0]
i_Register[1] => mux2t1_N:g_MUX3.i_D1[1]
i_Register[2] => mux2t1_N:g_MUX3.i_D1[2]
i_Register[3] => mux2t1_N:g_MUX3.i_D1[3]
i_Register[4] => mux2t1_N:g_MUX3.i_D1[4]
i_Register[5] => mux2t1_N:g_MUX3.i_D1[5]
i_Register[6] => mux2t1_N:g_MUX3.i_D1[6]
i_Register[7] => mux2t1_N:g_MUX3.i_D1[7]
i_Register[8] => mux2t1_N:g_MUX3.i_D1[8]
i_Register[9] => mux2t1_N:g_MUX3.i_D1[9]
i_Register[10] => mux2t1_N:g_MUX3.i_D1[10]
i_Register[11] => mux2t1_N:g_MUX3.i_D1[11]
i_Register[12] => mux2t1_N:g_MUX3.i_D1[12]
i_Register[13] => mux2t1_N:g_MUX3.i_D1[13]
i_Register[14] => mux2t1_N:g_MUX3.i_D1[14]
i_Register[15] => mux2t1_N:g_MUX3.i_D1[15]
i_Register[16] => mux2t1_N:g_MUX3.i_D1[16]
i_Register[17] => mux2t1_N:g_MUX3.i_D1[17]
i_Register[18] => mux2t1_N:g_MUX3.i_D1[18]
i_Register[19] => mux2t1_N:g_MUX3.i_D1[19]
i_Register[20] => mux2t1_N:g_MUX3.i_D1[20]
i_Register[21] => mux2t1_N:g_MUX3.i_D1[21]
i_Register[22] => mux2t1_N:g_MUX3.i_D1[22]
i_Register[23] => mux2t1_N:g_MUX3.i_D1[23]
i_Register[24] => mux2t1_N:g_MUX3.i_D1[24]
i_Register[25] => mux2t1_N:g_MUX3.i_D1[25]
i_Register[26] => mux2t1_N:g_MUX3.i_D1[26]
i_Register[27] => mux2t1_N:g_MUX3.i_D1[27]
i_Register[28] => mux2t1_N:g_MUX3.i_D1[28]
i_Register[29] => mux2t1_N:g_MUX3.i_D1[29]
i_Register[30] => mux2t1_N:g_MUX3.i_D1[30]
i_Register[31] => mux2t1_N:g_MUX3.i_D1[31]
i_Jump => mux2t1_N:g_MUX2.i_S
i_JumpRegister => mux2t1_N:g_MUX3.i_S
i_BEQ => mux2t1:g_MUX0.i_D1
i_BNE => mux2t1:g_MUX0.i_D0
i_Equal => mux2t1:g_MUX0.i_S
o_PCout[0] <= mux2t1_N:g_MUX3.o_O[0]
o_PCout[1] <= mux2t1_N:g_MUX3.o_O[1]
o_PCout[2] <= mux2t1_N:g_MUX3.o_O[2]
o_PCout[3] <= mux2t1_N:g_MUX3.o_O[3]
o_PCout[4] <= mux2t1_N:g_MUX3.o_O[4]
o_PCout[5] <= mux2t1_N:g_MUX3.o_O[5]
o_PCout[6] <= mux2t1_N:g_MUX3.o_O[6]
o_PCout[7] <= mux2t1_N:g_MUX3.o_O[7]
o_PCout[8] <= mux2t1_N:g_MUX3.o_O[8]
o_PCout[9] <= mux2t1_N:g_MUX3.o_O[9]
o_PCout[10] <= mux2t1_N:g_MUX3.o_O[10]
o_PCout[11] <= mux2t1_N:g_MUX3.o_O[11]
o_PCout[12] <= mux2t1_N:g_MUX3.o_O[12]
o_PCout[13] <= mux2t1_N:g_MUX3.o_O[13]
o_PCout[14] <= mux2t1_N:g_MUX3.o_O[14]
o_PCout[15] <= mux2t1_N:g_MUX3.o_O[15]
o_PCout[16] <= mux2t1_N:g_MUX3.o_O[16]
o_PCout[17] <= mux2t1_N:g_MUX3.o_O[17]
o_PCout[18] <= mux2t1_N:g_MUX3.o_O[18]
o_PCout[19] <= mux2t1_N:g_MUX3.o_O[19]
o_PCout[20] <= mux2t1_N:g_MUX3.o_O[20]
o_PCout[21] <= mux2t1_N:g_MUX3.o_O[21]
o_PCout[22] <= mux2t1_N:g_MUX3.o_O[22]
o_PCout[23] <= mux2t1_N:g_MUX3.o_O[23]
o_PCout[24] <= mux2t1_N:g_MUX3.o_O[24]
o_PCout[25] <= mux2t1_N:g_MUX3.o_O[25]
o_PCout[26] <= mux2t1_N:g_MUX3.o_O[26]
o_PCout[27] <= mux2t1_N:g_MUX3.o_O[27]
o_PCout[28] <= mux2t1_N:g_MUX3.o_O[28]
o_PCout[29] <= mux2t1_N:g_MUX3.o_O[29]
o_PCout[30] <= mux2t1_N:g_MUX3.o_O[30]
o_PCout[31] <= mux2t1_N:g_MUX3.o_O[31]


|MIPS_Processor|fetch:X_Fetch|mux2t1:g_MUX0
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX1
i_S => mux2t1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= mux2t1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2t1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2t1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2t1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2t1:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2t1:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2t1:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2t1:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2t1:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2t1:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2t1:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2t1:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2t1:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2t1:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2t1:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2t1:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux2t1:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux2t1:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux2t1:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux2t1:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux2t1:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux2t1:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux2t1:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux2t1:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux2t1:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux2t1:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux2t1:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux2t1:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux2t1:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux2t1:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux2t1:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux2t1:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX1|mux2t1:\G_NBit_MUX:0:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX1|mux2t1:\G_NBit_MUX:1:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX1|mux2t1:\G_NBit_MUX:2:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX1|mux2t1:\G_NBit_MUX:3:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX1|mux2t1:\G_NBit_MUX:4:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX1|mux2t1:\G_NBit_MUX:5:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX1|mux2t1:\G_NBit_MUX:6:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX1|mux2t1:\G_NBit_MUX:7:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX1|mux2t1:\G_NBit_MUX:8:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX1|mux2t1:\G_NBit_MUX:9:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX1|mux2t1:\G_NBit_MUX:10:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX1|mux2t1:\G_NBit_MUX:11:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX1|mux2t1:\G_NBit_MUX:12:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX1|mux2t1:\G_NBit_MUX:13:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX1|mux2t1:\G_NBit_MUX:14:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX1|mux2t1:\G_NBit_MUX:15:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX1|mux2t1:\G_NBit_MUX:16:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX1|mux2t1:\G_NBit_MUX:17:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX1|mux2t1:\G_NBit_MUX:18:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX1|mux2t1:\G_NBit_MUX:19:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX1|mux2t1:\G_NBit_MUX:20:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX1|mux2t1:\G_NBit_MUX:21:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX1|mux2t1:\G_NBit_MUX:22:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX1|mux2t1:\G_NBit_MUX:23:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX1|mux2t1:\G_NBit_MUX:24:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX1|mux2t1:\G_NBit_MUX:25:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX1|mux2t1:\G_NBit_MUX:26:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX1|mux2t1:\G_NBit_MUX:27:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX1|mux2t1:\G_NBit_MUX:28:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX1|mux2t1:\G_NBit_MUX:29:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX1|mux2t1:\G_NBit_MUX:30:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX1|mux2t1:\G_NBit_MUX:31:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX2
i_S => mux2t1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= mux2t1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2t1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2t1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2t1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2t1:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2t1:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2t1:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2t1:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2t1:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2t1:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2t1:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2t1:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2t1:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2t1:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2t1:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2t1:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux2t1:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux2t1:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux2t1:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux2t1:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux2t1:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux2t1:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux2t1:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux2t1:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux2t1:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux2t1:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux2t1:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux2t1:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux2t1:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux2t1:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux2t1:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux2t1:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX2|mux2t1:\G_NBit_MUX:0:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX2|mux2t1:\G_NBit_MUX:1:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX2|mux2t1:\G_NBit_MUX:2:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX2|mux2t1:\G_NBit_MUX:3:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX2|mux2t1:\G_NBit_MUX:4:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX2|mux2t1:\G_NBit_MUX:5:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX2|mux2t1:\G_NBit_MUX:6:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX2|mux2t1:\G_NBit_MUX:7:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX2|mux2t1:\G_NBit_MUX:8:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX2|mux2t1:\G_NBit_MUX:9:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX2|mux2t1:\G_NBit_MUX:10:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX2|mux2t1:\G_NBit_MUX:11:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX2|mux2t1:\G_NBit_MUX:12:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX2|mux2t1:\G_NBit_MUX:13:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX2|mux2t1:\G_NBit_MUX:14:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX2|mux2t1:\G_NBit_MUX:15:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX2|mux2t1:\G_NBit_MUX:16:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX2|mux2t1:\G_NBit_MUX:17:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX2|mux2t1:\G_NBit_MUX:18:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX2|mux2t1:\G_NBit_MUX:19:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX2|mux2t1:\G_NBit_MUX:20:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX2|mux2t1:\G_NBit_MUX:21:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX2|mux2t1:\G_NBit_MUX:22:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX2|mux2t1:\G_NBit_MUX:23:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX2|mux2t1:\G_NBit_MUX:24:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX2|mux2t1:\G_NBit_MUX:25:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX2|mux2t1:\G_NBit_MUX:26:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX2|mux2t1:\G_NBit_MUX:27:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX2|mux2t1:\G_NBit_MUX:28:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX2|mux2t1:\G_NBit_MUX:29:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX2|mux2t1:\G_NBit_MUX:30:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX2|mux2t1:\G_NBit_MUX:31:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX3
i_S => mux2t1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= mux2t1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2t1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2t1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2t1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2t1:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2t1:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2t1:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2t1:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2t1:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2t1:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2t1:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2t1:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2t1:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2t1:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2t1:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2t1:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux2t1:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux2t1:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux2t1:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux2t1:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux2t1:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux2t1:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux2t1:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux2t1:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux2t1:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux2t1:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux2t1:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux2t1:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux2t1:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux2t1:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux2t1:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux2t1:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX3|mux2t1:\G_NBit_MUX:0:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX3|mux2t1:\G_NBit_MUX:1:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX3|mux2t1:\G_NBit_MUX:2:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX3|mux2t1:\G_NBit_MUX:3:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX3|mux2t1:\G_NBit_MUX:4:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX3|mux2t1:\G_NBit_MUX:5:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX3|mux2t1:\G_NBit_MUX:6:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX3|mux2t1:\G_NBit_MUX:7:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX3|mux2t1:\G_NBit_MUX:8:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX3|mux2t1:\G_NBit_MUX:9:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX3|mux2t1:\G_NBit_MUX:10:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX3|mux2t1:\G_NBit_MUX:11:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX3|mux2t1:\G_NBit_MUX:12:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX3|mux2t1:\G_NBit_MUX:13:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX3|mux2t1:\G_NBit_MUX:14:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX3|mux2t1:\G_NBit_MUX:15:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX3|mux2t1:\G_NBit_MUX:16:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX3|mux2t1:\G_NBit_MUX:17:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX3|mux2t1:\G_NBit_MUX:18:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX3|mux2t1:\G_NBit_MUX:19:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX3|mux2t1:\G_NBit_MUX:20:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX3|mux2t1:\G_NBit_MUX:21:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX3|mux2t1:\G_NBit_MUX:22:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX3|mux2t1:\G_NBit_MUX:23:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX3|mux2t1:\G_NBit_MUX:24:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX3|mux2t1:\G_NBit_MUX:25:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX3|mux2t1:\G_NBit_MUX:26:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX3|mux2t1:\G_NBit_MUX:27:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX3|mux2t1:\G_NBit_MUX:28:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX3|mux2t1:\G_NBit_MUX:29:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX3|mux2t1:\G_NBit_MUX:30:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|mux2t1_N:g_MUX3|mux2t1:\G_NBit_MUX:31:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4
nAdd_Sub => rippleAdder_N:g_RipAdd.i_C
nAdd_Sub => mux2t1_N:g_Mux.i_S
i_X[0] => rippleAdder_N:g_RipAdd.i_X[0]
i_X[1] => rippleAdder_N:g_RipAdd.i_X[1]
i_X[2] => rippleAdder_N:g_RipAdd.i_X[2]
i_X[3] => rippleAdder_N:g_RipAdd.i_X[3]
i_X[4] => rippleAdder_N:g_RipAdd.i_X[4]
i_X[5] => rippleAdder_N:g_RipAdd.i_X[5]
i_X[6] => rippleAdder_N:g_RipAdd.i_X[6]
i_X[7] => rippleAdder_N:g_RipAdd.i_X[7]
i_X[8] => rippleAdder_N:g_RipAdd.i_X[8]
i_X[9] => rippleAdder_N:g_RipAdd.i_X[9]
i_X[10] => rippleAdder_N:g_RipAdd.i_X[10]
i_X[11] => rippleAdder_N:g_RipAdd.i_X[11]
i_X[12] => rippleAdder_N:g_RipAdd.i_X[12]
i_X[13] => rippleAdder_N:g_RipAdd.i_X[13]
i_X[14] => rippleAdder_N:g_RipAdd.i_X[14]
i_X[15] => rippleAdder_N:g_RipAdd.i_X[15]
i_X[16] => rippleAdder_N:g_RipAdd.i_X[16]
i_X[17] => rippleAdder_N:g_RipAdd.i_X[17]
i_X[18] => rippleAdder_N:g_RipAdd.i_X[18]
i_X[19] => rippleAdder_N:g_RipAdd.i_X[19]
i_X[20] => rippleAdder_N:g_RipAdd.i_X[20]
i_X[21] => rippleAdder_N:g_RipAdd.i_X[21]
i_X[22] => rippleAdder_N:g_RipAdd.i_X[22]
i_X[23] => rippleAdder_N:g_RipAdd.i_X[23]
i_X[24] => rippleAdder_N:g_RipAdd.i_X[24]
i_X[25] => rippleAdder_N:g_RipAdd.i_X[25]
i_X[26] => rippleAdder_N:g_RipAdd.i_X[26]
i_X[27] => rippleAdder_N:g_RipAdd.i_X[27]
i_X[28] => rippleAdder_N:g_RipAdd.i_X[28]
i_X[29] => rippleAdder_N:g_RipAdd.i_X[29]
i_X[30] => rippleAdder_N:g_RipAdd.i_X[30]
i_X[31] => rippleAdder_N:g_RipAdd.i_X[31]
i_Y[0] => mux2t1_N:g_Mux.i_D0[0]
i_Y[0] => onesComp_N:HELP.i_A[0]
i_Y[1] => mux2t1_N:g_Mux.i_D0[1]
i_Y[1] => onesComp_N:HELP.i_A[1]
i_Y[2] => mux2t1_N:g_Mux.i_D0[2]
i_Y[2] => onesComp_N:HELP.i_A[2]
i_Y[3] => mux2t1_N:g_Mux.i_D0[3]
i_Y[3] => onesComp_N:HELP.i_A[3]
i_Y[4] => mux2t1_N:g_Mux.i_D0[4]
i_Y[4] => onesComp_N:HELP.i_A[4]
i_Y[5] => mux2t1_N:g_Mux.i_D0[5]
i_Y[5] => onesComp_N:HELP.i_A[5]
i_Y[6] => mux2t1_N:g_Mux.i_D0[6]
i_Y[6] => onesComp_N:HELP.i_A[6]
i_Y[7] => mux2t1_N:g_Mux.i_D0[7]
i_Y[7] => onesComp_N:HELP.i_A[7]
i_Y[8] => mux2t1_N:g_Mux.i_D0[8]
i_Y[8] => onesComp_N:HELP.i_A[8]
i_Y[9] => mux2t1_N:g_Mux.i_D0[9]
i_Y[9] => onesComp_N:HELP.i_A[9]
i_Y[10] => mux2t1_N:g_Mux.i_D0[10]
i_Y[10] => onesComp_N:HELP.i_A[10]
i_Y[11] => mux2t1_N:g_Mux.i_D0[11]
i_Y[11] => onesComp_N:HELP.i_A[11]
i_Y[12] => mux2t1_N:g_Mux.i_D0[12]
i_Y[12] => onesComp_N:HELP.i_A[12]
i_Y[13] => mux2t1_N:g_Mux.i_D0[13]
i_Y[13] => onesComp_N:HELP.i_A[13]
i_Y[14] => mux2t1_N:g_Mux.i_D0[14]
i_Y[14] => onesComp_N:HELP.i_A[14]
i_Y[15] => mux2t1_N:g_Mux.i_D0[15]
i_Y[15] => onesComp_N:HELP.i_A[15]
i_Y[16] => mux2t1_N:g_Mux.i_D0[16]
i_Y[16] => onesComp_N:HELP.i_A[16]
i_Y[17] => mux2t1_N:g_Mux.i_D0[17]
i_Y[17] => onesComp_N:HELP.i_A[17]
i_Y[18] => mux2t1_N:g_Mux.i_D0[18]
i_Y[18] => onesComp_N:HELP.i_A[18]
i_Y[19] => mux2t1_N:g_Mux.i_D0[19]
i_Y[19] => onesComp_N:HELP.i_A[19]
i_Y[20] => mux2t1_N:g_Mux.i_D0[20]
i_Y[20] => onesComp_N:HELP.i_A[20]
i_Y[21] => mux2t1_N:g_Mux.i_D0[21]
i_Y[21] => onesComp_N:HELP.i_A[21]
i_Y[22] => mux2t1_N:g_Mux.i_D0[22]
i_Y[22] => onesComp_N:HELP.i_A[22]
i_Y[23] => mux2t1_N:g_Mux.i_D0[23]
i_Y[23] => onesComp_N:HELP.i_A[23]
i_Y[24] => mux2t1_N:g_Mux.i_D0[24]
i_Y[24] => onesComp_N:HELP.i_A[24]
i_Y[25] => mux2t1_N:g_Mux.i_D0[25]
i_Y[25] => onesComp_N:HELP.i_A[25]
i_Y[26] => mux2t1_N:g_Mux.i_D0[26]
i_Y[26] => onesComp_N:HELP.i_A[26]
i_Y[27] => mux2t1_N:g_Mux.i_D0[27]
i_Y[27] => onesComp_N:HELP.i_A[27]
i_Y[28] => mux2t1_N:g_Mux.i_D0[28]
i_Y[28] => onesComp_N:HELP.i_A[28]
i_Y[29] => mux2t1_N:g_Mux.i_D0[29]
i_Y[29] => onesComp_N:HELP.i_A[29]
i_Y[30] => mux2t1_N:g_Mux.i_D0[30]
i_Y[30] => onesComp_N:HELP.i_A[30]
i_Y[31] => mux2t1_N:g_Mux.i_D0[31]
i_Y[31] => onesComp_N:HELP.i_A[31]
o_S[0] <= rippleAdder_N:g_RipAdd.o_S[0]
o_S[1] <= rippleAdder_N:g_RipAdd.o_S[1]
o_S[2] <= rippleAdder_N:g_RipAdd.o_S[2]
o_S[3] <= rippleAdder_N:g_RipAdd.o_S[3]
o_S[4] <= rippleAdder_N:g_RipAdd.o_S[4]
o_S[5] <= rippleAdder_N:g_RipAdd.o_S[5]
o_S[6] <= rippleAdder_N:g_RipAdd.o_S[6]
o_S[7] <= rippleAdder_N:g_RipAdd.o_S[7]
o_S[8] <= rippleAdder_N:g_RipAdd.o_S[8]
o_S[9] <= rippleAdder_N:g_RipAdd.o_S[9]
o_S[10] <= rippleAdder_N:g_RipAdd.o_S[10]
o_S[11] <= rippleAdder_N:g_RipAdd.o_S[11]
o_S[12] <= rippleAdder_N:g_RipAdd.o_S[12]
o_S[13] <= rippleAdder_N:g_RipAdd.o_S[13]
o_S[14] <= rippleAdder_N:g_RipAdd.o_S[14]
o_S[15] <= rippleAdder_N:g_RipAdd.o_S[15]
o_S[16] <= rippleAdder_N:g_RipAdd.o_S[16]
o_S[17] <= rippleAdder_N:g_RipAdd.o_S[17]
o_S[18] <= rippleAdder_N:g_RipAdd.o_S[18]
o_S[19] <= rippleAdder_N:g_RipAdd.o_S[19]
o_S[20] <= rippleAdder_N:g_RipAdd.o_S[20]
o_S[21] <= rippleAdder_N:g_RipAdd.o_S[21]
o_S[22] <= rippleAdder_N:g_RipAdd.o_S[22]
o_S[23] <= rippleAdder_N:g_RipAdd.o_S[23]
o_S[24] <= rippleAdder_N:g_RipAdd.o_S[24]
o_S[25] <= rippleAdder_N:g_RipAdd.o_S[25]
o_S[26] <= rippleAdder_N:g_RipAdd.o_S[26]
o_S[27] <= rippleAdder_N:g_RipAdd.o_S[27]
o_S[28] <= rippleAdder_N:g_RipAdd.o_S[28]
o_S[29] <= rippleAdder_N:g_RipAdd.o_S[29]
o_S[30] <= rippleAdder_N:g_RipAdd.o_S[30]
o_S[31] <= rippleAdder_N:g_RipAdd.o_S[31]
o_F <= rippleAdder_N:g_RipAdd.o_F
o_C <= rippleAdder_N:g_RipAdd.o_C


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd
i_C => fullAdder:G_NBit_Ripple:0:RIPPI.i_C
i_X[0] => fullAdder:G_NBit_Ripple:0:RIPPI.i_X
i_X[1] => fullAdder:G_NBit_Ripple:1:RIPPI.i_X
i_X[2] => fullAdder:G_NBit_Ripple:2:RIPPI.i_X
i_X[3] => fullAdder:G_NBit_Ripple:3:RIPPI.i_X
i_X[4] => fullAdder:G_NBit_Ripple:4:RIPPI.i_X
i_X[5] => fullAdder:G_NBit_Ripple:5:RIPPI.i_X
i_X[6] => fullAdder:G_NBit_Ripple:6:RIPPI.i_X
i_X[7] => fullAdder:G_NBit_Ripple:7:RIPPI.i_X
i_X[8] => fullAdder:G_NBit_Ripple:8:RIPPI.i_X
i_X[9] => fullAdder:G_NBit_Ripple:9:RIPPI.i_X
i_X[10] => fullAdder:G_NBit_Ripple:10:RIPPI.i_X
i_X[11] => fullAdder:G_NBit_Ripple:11:RIPPI.i_X
i_X[12] => fullAdder:G_NBit_Ripple:12:RIPPI.i_X
i_X[13] => fullAdder:G_NBit_Ripple:13:RIPPI.i_X
i_X[14] => fullAdder:G_NBit_Ripple:14:RIPPI.i_X
i_X[15] => fullAdder:G_NBit_Ripple:15:RIPPI.i_X
i_X[16] => fullAdder:G_NBit_Ripple:16:RIPPI.i_X
i_X[17] => fullAdder:G_NBit_Ripple:17:RIPPI.i_X
i_X[18] => fullAdder:G_NBit_Ripple:18:RIPPI.i_X
i_X[19] => fullAdder:G_NBit_Ripple:19:RIPPI.i_X
i_X[20] => fullAdder:G_NBit_Ripple:20:RIPPI.i_X
i_X[21] => fullAdder:G_NBit_Ripple:21:RIPPI.i_X
i_X[22] => fullAdder:G_NBit_Ripple:22:RIPPI.i_X
i_X[23] => fullAdder:G_NBit_Ripple:23:RIPPI.i_X
i_X[24] => fullAdder:G_NBit_Ripple:24:RIPPI.i_X
i_X[25] => fullAdder:G_NBit_Ripple:25:RIPPI.i_X
i_X[26] => fullAdder:G_NBit_Ripple:26:RIPPI.i_X
i_X[27] => fullAdder:G_NBit_Ripple:27:RIPPI.i_X
i_X[28] => fullAdder:G_NBit_Ripple:28:RIPPI.i_X
i_X[29] => fullAdder:G_NBit_Ripple:29:RIPPI.i_X
i_X[30] => fullAdder:G_NBit_Ripple:30:RIPPI.i_X
i_X[31] => fullAdder:G_NBit_Ripple:31:RIPPI.i_X
i_Y[0] => fullAdder:G_NBit_Ripple:0:RIPPI.i_Y
i_Y[1] => fullAdder:G_NBit_Ripple:1:RIPPI.i_Y
i_Y[2] => fullAdder:G_NBit_Ripple:2:RIPPI.i_Y
i_Y[3] => fullAdder:G_NBit_Ripple:3:RIPPI.i_Y
i_Y[4] => fullAdder:G_NBit_Ripple:4:RIPPI.i_Y
i_Y[5] => fullAdder:G_NBit_Ripple:5:RIPPI.i_Y
i_Y[6] => fullAdder:G_NBit_Ripple:6:RIPPI.i_Y
i_Y[7] => fullAdder:G_NBit_Ripple:7:RIPPI.i_Y
i_Y[8] => fullAdder:G_NBit_Ripple:8:RIPPI.i_Y
i_Y[9] => fullAdder:G_NBit_Ripple:9:RIPPI.i_Y
i_Y[10] => fullAdder:G_NBit_Ripple:10:RIPPI.i_Y
i_Y[11] => fullAdder:G_NBit_Ripple:11:RIPPI.i_Y
i_Y[12] => fullAdder:G_NBit_Ripple:12:RIPPI.i_Y
i_Y[13] => fullAdder:G_NBit_Ripple:13:RIPPI.i_Y
i_Y[14] => fullAdder:G_NBit_Ripple:14:RIPPI.i_Y
i_Y[15] => fullAdder:G_NBit_Ripple:15:RIPPI.i_Y
i_Y[16] => fullAdder:G_NBit_Ripple:16:RIPPI.i_Y
i_Y[17] => fullAdder:G_NBit_Ripple:17:RIPPI.i_Y
i_Y[18] => fullAdder:G_NBit_Ripple:18:RIPPI.i_Y
i_Y[19] => fullAdder:G_NBit_Ripple:19:RIPPI.i_Y
i_Y[20] => fullAdder:G_NBit_Ripple:20:RIPPI.i_Y
i_Y[21] => fullAdder:G_NBit_Ripple:21:RIPPI.i_Y
i_Y[22] => fullAdder:G_NBit_Ripple:22:RIPPI.i_Y
i_Y[23] => fullAdder:G_NBit_Ripple:23:RIPPI.i_Y
i_Y[24] => fullAdder:G_NBit_Ripple:24:RIPPI.i_Y
i_Y[25] => fullAdder:G_NBit_Ripple:25:RIPPI.i_Y
i_Y[26] => fullAdder:G_NBit_Ripple:26:RIPPI.i_Y
i_Y[27] => fullAdder:G_NBit_Ripple:27:RIPPI.i_Y
i_Y[28] => fullAdder:G_NBit_Ripple:28:RIPPI.i_Y
i_Y[29] => fullAdder:G_NBit_Ripple:29:RIPPI.i_Y
i_Y[30] => fullAdder:G_NBit_Ripple:30:RIPPI.i_Y
i_Y[31] => fullAdder:G_NBit_Ripple:31:RIPPI.i_Y
o_S[0] <= fullAdder:G_NBit_Ripple:0:RIPPI.o_S
o_S[1] <= fullAdder:G_NBit_Ripple:1:RIPPI.o_S
o_S[2] <= fullAdder:G_NBit_Ripple:2:RIPPI.o_S
o_S[3] <= fullAdder:G_NBit_Ripple:3:RIPPI.o_S
o_S[4] <= fullAdder:G_NBit_Ripple:4:RIPPI.o_S
o_S[5] <= fullAdder:G_NBit_Ripple:5:RIPPI.o_S
o_S[6] <= fullAdder:G_NBit_Ripple:6:RIPPI.o_S
o_S[7] <= fullAdder:G_NBit_Ripple:7:RIPPI.o_S
o_S[8] <= fullAdder:G_NBit_Ripple:8:RIPPI.o_S
o_S[9] <= fullAdder:G_NBit_Ripple:9:RIPPI.o_S
o_S[10] <= fullAdder:G_NBit_Ripple:10:RIPPI.o_S
o_S[11] <= fullAdder:G_NBit_Ripple:11:RIPPI.o_S
o_S[12] <= fullAdder:G_NBit_Ripple:12:RIPPI.o_S
o_S[13] <= fullAdder:G_NBit_Ripple:13:RIPPI.o_S
o_S[14] <= fullAdder:G_NBit_Ripple:14:RIPPI.o_S
o_S[15] <= fullAdder:G_NBit_Ripple:15:RIPPI.o_S
o_S[16] <= fullAdder:G_NBit_Ripple:16:RIPPI.o_S
o_S[17] <= fullAdder:G_NBit_Ripple:17:RIPPI.o_S
o_S[18] <= fullAdder:G_NBit_Ripple:18:RIPPI.o_S
o_S[19] <= fullAdder:G_NBit_Ripple:19:RIPPI.o_S
o_S[20] <= fullAdder:G_NBit_Ripple:20:RIPPI.o_S
o_S[21] <= fullAdder:G_NBit_Ripple:21:RIPPI.o_S
o_S[22] <= fullAdder:G_NBit_Ripple:22:RIPPI.o_S
o_S[23] <= fullAdder:G_NBit_Ripple:23:RIPPI.o_S
o_S[24] <= fullAdder:G_NBit_Ripple:24:RIPPI.o_S
o_S[25] <= fullAdder:G_NBit_Ripple:25:RIPPI.o_S
o_S[26] <= fullAdder:G_NBit_Ripple:26:RIPPI.o_S
o_S[27] <= fullAdder:G_NBit_Ripple:27:RIPPI.o_S
o_S[28] <= fullAdder:G_NBit_Ripple:28:RIPPI.o_S
o_S[29] <= fullAdder:G_NBit_Ripple:29:RIPPI.o_S
o_S[30] <= fullAdder:G_NBit_Ripple:30:RIPPI.o_S
o_S[31] <= fullAdder:G_NBit_Ripple:31:RIPPI.o_S
o_F <= xorg2:XORI.o_F
o_C <= fullAdder:G_NBit_Ripple:31:RIPPI.o_C


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:0:RIPPI
i_X => halfAdder:g_HfA1.i_X
i_Y => halfAdder:g_HfA1.i_Y
i_C => halfAdder:g_HfA2.i_X
o_S <= halfAdder:g_HfA2.o_S
o_C <= org2:g_Or.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:0:RIPPI|halfAdder:g_HfA1
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:0:RIPPI|halfAdder:g_HfA1|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:0:RIPPI|halfAdder:g_HfA1|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:0:RIPPI|halfAdder:g_HfA2
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:0:RIPPI|halfAdder:g_HfA2|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:0:RIPPI|halfAdder:g_HfA2|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:0:RIPPI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:1:RIPPI
i_X => halfAdder:g_HfA1.i_X
i_Y => halfAdder:g_HfA1.i_Y
i_C => halfAdder:g_HfA2.i_X
o_S <= halfAdder:g_HfA2.o_S
o_C <= org2:g_Or.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:1:RIPPI|halfAdder:g_HfA1
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:1:RIPPI|halfAdder:g_HfA1|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:1:RIPPI|halfAdder:g_HfA1|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:1:RIPPI|halfAdder:g_HfA2
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:1:RIPPI|halfAdder:g_HfA2|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:1:RIPPI|halfAdder:g_HfA2|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:1:RIPPI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:2:RIPPI
i_X => halfAdder:g_HfA1.i_X
i_Y => halfAdder:g_HfA1.i_Y
i_C => halfAdder:g_HfA2.i_X
o_S <= halfAdder:g_HfA2.o_S
o_C <= org2:g_Or.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:2:RIPPI|halfAdder:g_HfA1
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:2:RIPPI|halfAdder:g_HfA1|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:2:RIPPI|halfAdder:g_HfA1|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:2:RIPPI|halfAdder:g_HfA2
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:2:RIPPI|halfAdder:g_HfA2|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:2:RIPPI|halfAdder:g_HfA2|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:2:RIPPI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:3:RIPPI
i_X => halfAdder:g_HfA1.i_X
i_Y => halfAdder:g_HfA1.i_Y
i_C => halfAdder:g_HfA2.i_X
o_S <= halfAdder:g_HfA2.o_S
o_C <= org2:g_Or.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:3:RIPPI|halfAdder:g_HfA1
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:3:RIPPI|halfAdder:g_HfA1|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:3:RIPPI|halfAdder:g_HfA1|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:3:RIPPI|halfAdder:g_HfA2
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:3:RIPPI|halfAdder:g_HfA2|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:3:RIPPI|halfAdder:g_HfA2|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:3:RIPPI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:4:RIPPI
i_X => halfAdder:g_HfA1.i_X
i_Y => halfAdder:g_HfA1.i_Y
i_C => halfAdder:g_HfA2.i_X
o_S <= halfAdder:g_HfA2.o_S
o_C <= org2:g_Or.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:4:RIPPI|halfAdder:g_HfA1
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:4:RIPPI|halfAdder:g_HfA1|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:4:RIPPI|halfAdder:g_HfA1|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:4:RIPPI|halfAdder:g_HfA2
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:4:RIPPI|halfAdder:g_HfA2|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:4:RIPPI|halfAdder:g_HfA2|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:4:RIPPI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:5:RIPPI
i_X => halfAdder:g_HfA1.i_X
i_Y => halfAdder:g_HfA1.i_Y
i_C => halfAdder:g_HfA2.i_X
o_S <= halfAdder:g_HfA2.o_S
o_C <= org2:g_Or.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:5:RIPPI|halfAdder:g_HfA1
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:5:RIPPI|halfAdder:g_HfA1|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:5:RIPPI|halfAdder:g_HfA1|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:5:RIPPI|halfAdder:g_HfA2
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:5:RIPPI|halfAdder:g_HfA2|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:5:RIPPI|halfAdder:g_HfA2|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:5:RIPPI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:6:RIPPI
i_X => halfAdder:g_HfA1.i_X
i_Y => halfAdder:g_HfA1.i_Y
i_C => halfAdder:g_HfA2.i_X
o_S <= halfAdder:g_HfA2.o_S
o_C <= org2:g_Or.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:6:RIPPI|halfAdder:g_HfA1
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:6:RIPPI|halfAdder:g_HfA1|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:6:RIPPI|halfAdder:g_HfA1|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:6:RIPPI|halfAdder:g_HfA2
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:6:RIPPI|halfAdder:g_HfA2|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:6:RIPPI|halfAdder:g_HfA2|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:6:RIPPI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:7:RIPPI
i_X => halfAdder:g_HfA1.i_X
i_Y => halfAdder:g_HfA1.i_Y
i_C => halfAdder:g_HfA2.i_X
o_S <= halfAdder:g_HfA2.o_S
o_C <= org2:g_Or.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:7:RIPPI|halfAdder:g_HfA1
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:7:RIPPI|halfAdder:g_HfA1|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:7:RIPPI|halfAdder:g_HfA1|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:7:RIPPI|halfAdder:g_HfA2
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:7:RIPPI|halfAdder:g_HfA2|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:7:RIPPI|halfAdder:g_HfA2|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:7:RIPPI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:8:RIPPI
i_X => halfAdder:g_HfA1.i_X
i_Y => halfAdder:g_HfA1.i_Y
i_C => halfAdder:g_HfA2.i_X
o_S <= halfAdder:g_HfA2.o_S
o_C <= org2:g_Or.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:8:RIPPI|halfAdder:g_HfA1
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:8:RIPPI|halfAdder:g_HfA1|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:8:RIPPI|halfAdder:g_HfA1|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:8:RIPPI|halfAdder:g_HfA2
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:8:RIPPI|halfAdder:g_HfA2|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:8:RIPPI|halfAdder:g_HfA2|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:8:RIPPI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:9:RIPPI
i_X => halfAdder:g_HfA1.i_X
i_Y => halfAdder:g_HfA1.i_Y
i_C => halfAdder:g_HfA2.i_X
o_S <= halfAdder:g_HfA2.o_S
o_C <= org2:g_Or.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:9:RIPPI|halfAdder:g_HfA1
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:9:RIPPI|halfAdder:g_HfA1|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:9:RIPPI|halfAdder:g_HfA1|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:9:RIPPI|halfAdder:g_HfA2
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:9:RIPPI|halfAdder:g_HfA2|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:9:RIPPI|halfAdder:g_HfA2|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:9:RIPPI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:10:RIPPI
i_X => halfAdder:g_HfA1.i_X
i_Y => halfAdder:g_HfA1.i_Y
i_C => halfAdder:g_HfA2.i_X
o_S <= halfAdder:g_HfA2.o_S
o_C <= org2:g_Or.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:10:RIPPI|halfAdder:g_HfA1
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:10:RIPPI|halfAdder:g_HfA1|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:10:RIPPI|halfAdder:g_HfA1|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:10:RIPPI|halfAdder:g_HfA2
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:10:RIPPI|halfAdder:g_HfA2|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:10:RIPPI|halfAdder:g_HfA2|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:10:RIPPI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:11:RIPPI
i_X => halfAdder:g_HfA1.i_X
i_Y => halfAdder:g_HfA1.i_Y
i_C => halfAdder:g_HfA2.i_X
o_S <= halfAdder:g_HfA2.o_S
o_C <= org2:g_Or.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:11:RIPPI|halfAdder:g_HfA1
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:11:RIPPI|halfAdder:g_HfA1|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:11:RIPPI|halfAdder:g_HfA1|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:11:RIPPI|halfAdder:g_HfA2
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:11:RIPPI|halfAdder:g_HfA2|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:11:RIPPI|halfAdder:g_HfA2|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:11:RIPPI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:12:RIPPI
i_X => halfAdder:g_HfA1.i_X
i_Y => halfAdder:g_HfA1.i_Y
i_C => halfAdder:g_HfA2.i_X
o_S <= halfAdder:g_HfA2.o_S
o_C <= org2:g_Or.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:12:RIPPI|halfAdder:g_HfA1
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:12:RIPPI|halfAdder:g_HfA1|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:12:RIPPI|halfAdder:g_HfA1|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:12:RIPPI|halfAdder:g_HfA2
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:12:RIPPI|halfAdder:g_HfA2|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:12:RIPPI|halfAdder:g_HfA2|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:12:RIPPI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:13:RIPPI
i_X => halfAdder:g_HfA1.i_X
i_Y => halfAdder:g_HfA1.i_Y
i_C => halfAdder:g_HfA2.i_X
o_S <= halfAdder:g_HfA2.o_S
o_C <= org2:g_Or.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:13:RIPPI|halfAdder:g_HfA1
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:13:RIPPI|halfAdder:g_HfA1|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:13:RIPPI|halfAdder:g_HfA1|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:13:RIPPI|halfAdder:g_HfA2
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:13:RIPPI|halfAdder:g_HfA2|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:13:RIPPI|halfAdder:g_HfA2|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:13:RIPPI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:14:RIPPI
i_X => halfAdder:g_HfA1.i_X
i_Y => halfAdder:g_HfA1.i_Y
i_C => halfAdder:g_HfA2.i_X
o_S <= halfAdder:g_HfA2.o_S
o_C <= org2:g_Or.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:14:RIPPI|halfAdder:g_HfA1
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:14:RIPPI|halfAdder:g_HfA1|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:14:RIPPI|halfAdder:g_HfA1|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:14:RIPPI|halfAdder:g_HfA2
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:14:RIPPI|halfAdder:g_HfA2|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:14:RIPPI|halfAdder:g_HfA2|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:14:RIPPI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:15:RIPPI
i_X => halfAdder:g_HfA1.i_X
i_Y => halfAdder:g_HfA1.i_Y
i_C => halfAdder:g_HfA2.i_X
o_S <= halfAdder:g_HfA2.o_S
o_C <= org2:g_Or.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:15:RIPPI|halfAdder:g_HfA1
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:15:RIPPI|halfAdder:g_HfA1|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:15:RIPPI|halfAdder:g_HfA1|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:15:RIPPI|halfAdder:g_HfA2
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:15:RIPPI|halfAdder:g_HfA2|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:15:RIPPI|halfAdder:g_HfA2|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:15:RIPPI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:16:RIPPI
i_X => halfAdder:g_HfA1.i_X
i_Y => halfAdder:g_HfA1.i_Y
i_C => halfAdder:g_HfA2.i_X
o_S <= halfAdder:g_HfA2.o_S
o_C <= org2:g_Or.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:16:RIPPI|halfAdder:g_HfA1
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:16:RIPPI|halfAdder:g_HfA1|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:16:RIPPI|halfAdder:g_HfA1|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:16:RIPPI|halfAdder:g_HfA2
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:16:RIPPI|halfAdder:g_HfA2|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:16:RIPPI|halfAdder:g_HfA2|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:16:RIPPI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:17:RIPPI
i_X => halfAdder:g_HfA1.i_X
i_Y => halfAdder:g_HfA1.i_Y
i_C => halfAdder:g_HfA2.i_X
o_S <= halfAdder:g_HfA2.o_S
o_C <= org2:g_Or.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:17:RIPPI|halfAdder:g_HfA1
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:17:RIPPI|halfAdder:g_HfA1|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:17:RIPPI|halfAdder:g_HfA1|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:17:RIPPI|halfAdder:g_HfA2
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:17:RIPPI|halfAdder:g_HfA2|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:17:RIPPI|halfAdder:g_HfA2|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:17:RIPPI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:18:RIPPI
i_X => halfAdder:g_HfA1.i_X
i_Y => halfAdder:g_HfA1.i_Y
i_C => halfAdder:g_HfA2.i_X
o_S <= halfAdder:g_HfA2.o_S
o_C <= org2:g_Or.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:18:RIPPI|halfAdder:g_HfA1
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:18:RIPPI|halfAdder:g_HfA1|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:18:RIPPI|halfAdder:g_HfA1|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:18:RIPPI|halfAdder:g_HfA2
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:18:RIPPI|halfAdder:g_HfA2|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:18:RIPPI|halfAdder:g_HfA2|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:18:RIPPI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:19:RIPPI
i_X => halfAdder:g_HfA1.i_X
i_Y => halfAdder:g_HfA1.i_Y
i_C => halfAdder:g_HfA2.i_X
o_S <= halfAdder:g_HfA2.o_S
o_C <= org2:g_Or.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:19:RIPPI|halfAdder:g_HfA1
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:19:RIPPI|halfAdder:g_HfA1|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:19:RIPPI|halfAdder:g_HfA1|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:19:RIPPI|halfAdder:g_HfA2
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:19:RIPPI|halfAdder:g_HfA2|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:19:RIPPI|halfAdder:g_HfA2|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:19:RIPPI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:20:RIPPI
i_X => halfAdder:g_HfA1.i_X
i_Y => halfAdder:g_HfA1.i_Y
i_C => halfAdder:g_HfA2.i_X
o_S <= halfAdder:g_HfA2.o_S
o_C <= org2:g_Or.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:20:RIPPI|halfAdder:g_HfA1
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:20:RIPPI|halfAdder:g_HfA1|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:20:RIPPI|halfAdder:g_HfA1|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:20:RIPPI|halfAdder:g_HfA2
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:20:RIPPI|halfAdder:g_HfA2|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:20:RIPPI|halfAdder:g_HfA2|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:20:RIPPI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:21:RIPPI
i_X => halfAdder:g_HfA1.i_X
i_Y => halfAdder:g_HfA1.i_Y
i_C => halfAdder:g_HfA2.i_X
o_S <= halfAdder:g_HfA2.o_S
o_C <= org2:g_Or.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:21:RIPPI|halfAdder:g_HfA1
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:21:RIPPI|halfAdder:g_HfA1|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:21:RIPPI|halfAdder:g_HfA1|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:21:RIPPI|halfAdder:g_HfA2
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:21:RIPPI|halfAdder:g_HfA2|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:21:RIPPI|halfAdder:g_HfA2|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:21:RIPPI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:22:RIPPI
i_X => halfAdder:g_HfA1.i_X
i_Y => halfAdder:g_HfA1.i_Y
i_C => halfAdder:g_HfA2.i_X
o_S <= halfAdder:g_HfA2.o_S
o_C <= org2:g_Or.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:22:RIPPI|halfAdder:g_HfA1
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:22:RIPPI|halfAdder:g_HfA1|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:22:RIPPI|halfAdder:g_HfA1|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:22:RIPPI|halfAdder:g_HfA2
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:22:RIPPI|halfAdder:g_HfA2|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:22:RIPPI|halfAdder:g_HfA2|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:22:RIPPI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:23:RIPPI
i_X => halfAdder:g_HfA1.i_X
i_Y => halfAdder:g_HfA1.i_Y
i_C => halfAdder:g_HfA2.i_X
o_S <= halfAdder:g_HfA2.o_S
o_C <= org2:g_Or.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:23:RIPPI|halfAdder:g_HfA1
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:23:RIPPI|halfAdder:g_HfA1|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:23:RIPPI|halfAdder:g_HfA1|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:23:RIPPI|halfAdder:g_HfA2
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:23:RIPPI|halfAdder:g_HfA2|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:23:RIPPI|halfAdder:g_HfA2|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:23:RIPPI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:24:RIPPI
i_X => halfAdder:g_HfA1.i_X
i_Y => halfAdder:g_HfA1.i_Y
i_C => halfAdder:g_HfA2.i_X
o_S <= halfAdder:g_HfA2.o_S
o_C <= org2:g_Or.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:24:RIPPI|halfAdder:g_HfA1
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:24:RIPPI|halfAdder:g_HfA1|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:24:RIPPI|halfAdder:g_HfA1|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:24:RIPPI|halfAdder:g_HfA2
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:24:RIPPI|halfAdder:g_HfA2|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:24:RIPPI|halfAdder:g_HfA2|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:24:RIPPI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:25:RIPPI
i_X => halfAdder:g_HfA1.i_X
i_Y => halfAdder:g_HfA1.i_Y
i_C => halfAdder:g_HfA2.i_X
o_S <= halfAdder:g_HfA2.o_S
o_C <= org2:g_Or.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:25:RIPPI|halfAdder:g_HfA1
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:25:RIPPI|halfAdder:g_HfA1|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:25:RIPPI|halfAdder:g_HfA1|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:25:RIPPI|halfAdder:g_HfA2
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:25:RIPPI|halfAdder:g_HfA2|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:25:RIPPI|halfAdder:g_HfA2|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:25:RIPPI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:26:RIPPI
i_X => halfAdder:g_HfA1.i_X
i_Y => halfAdder:g_HfA1.i_Y
i_C => halfAdder:g_HfA2.i_X
o_S <= halfAdder:g_HfA2.o_S
o_C <= org2:g_Or.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:26:RIPPI|halfAdder:g_HfA1
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:26:RIPPI|halfAdder:g_HfA1|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:26:RIPPI|halfAdder:g_HfA1|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:26:RIPPI|halfAdder:g_HfA2
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:26:RIPPI|halfAdder:g_HfA2|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:26:RIPPI|halfAdder:g_HfA2|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:26:RIPPI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:27:RIPPI
i_X => halfAdder:g_HfA1.i_X
i_Y => halfAdder:g_HfA1.i_Y
i_C => halfAdder:g_HfA2.i_X
o_S <= halfAdder:g_HfA2.o_S
o_C <= org2:g_Or.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:27:RIPPI|halfAdder:g_HfA1
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:27:RIPPI|halfAdder:g_HfA1|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:27:RIPPI|halfAdder:g_HfA1|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:27:RIPPI|halfAdder:g_HfA2
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:27:RIPPI|halfAdder:g_HfA2|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:27:RIPPI|halfAdder:g_HfA2|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:27:RIPPI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:28:RIPPI
i_X => halfAdder:g_HfA1.i_X
i_Y => halfAdder:g_HfA1.i_Y
i_C => halfAdder:g_HfA2.i_X
o_S <= halfAdder:g_HfA2.o_S
o_C <= org2:g_Or.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:28:RIPPI|halfAdder:g_HfA1
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:28:RIPPI|halfAdder:g_HfA1|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:28:RIPPI|halfAdder:g_HfA1|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:28:RIPPI|halfAdder:g_HfA2
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:28:RIPPI|halfAdder:g_HfA2|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:28:RIPPI|halfAdder:g_HfA2|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:28:RIPPI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:29:RIPPI
i_X => halfAdder:g_HfA1.i_X
i_Y => halfAdder:g_HfA1.i_Y
i_C => halfAdder:g_HfA2.i_X
o_S <= halfAdder:g_HfA2.o_S
o_C <= org2:g_Or.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:29:RIPPI|halfAdder:g_HfA1
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:29:RIPPI|halfAdder:g_HfA1|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:29:RIPPI|halfAdder:g_HfA1|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:29:RIPPI|halfAdder:g_HfA2
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:29:RIPPI|halfAdder:g_HfA2|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:29:RIPPI|halfAdder:g_HfA2|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:29:RIPPI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:30:RIPPI
i_X => halfAdder:g_HfA1.i_X
i_Y => halfAdder:g_HfA1.i_Y
i_C => halfAdder:g_HfA2.i_X
o_S <= halfAdder:g_HfA2.o_S
o_C <= org2:g_Or.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:30:RIPPI|halfAdder:g_HfA1
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:30:RIPPI|halfAdder:g_HfA1|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:30:RIPPI|halfAdder:g_HfA1|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:30:RIPPI|halfAdder:g_HfA2
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:30:RIPPI|halfAdder:g_HfA2|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:30:RIPPI|halfAdder:g_HfA2|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:30:RIPPI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:31:RIPPI
i_X => halfAdder:g_HfA1.i_X
i_Y => halfAdder:g_HfA1.i_Y
i_C => halfAdder:g_HfA2.i_X
o_S <= halfAdder:g_HfA2.o_S
o_C <= org2:g_Or.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:31:RIPPI|halfAdder:g_HfA1
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:31:RIPPI|halfAdder:g_HfA1|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:31:RIPPI|halfAdder:g_HfA1|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:31:RIPPI|halfAdder:g_HfA2
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:31:RIPPI|halfAdder:g_HfA2|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:31:RIPPI|halfAdder:g_HfA2|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:31:RIPPI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|xorg2:XORI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|mux2t1_N:g_Mux
i_S => mux2t1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= mux2t1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2t1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2t1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2t1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2t1:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2t1:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2t1:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2t1:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2t1:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2t1:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2t1:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2t1:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2t1:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2t1:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2t1:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2t1:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux2t1:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux2t1:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux2t1:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux2t1:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux2t1:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux2t1:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux2t1:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux2t1:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux2t1:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux2t1:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux2t1:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux2t1:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux2t1:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux2t1:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux2t1:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux2t1:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|mux2t1_N:g_Mux|mux2t1:\G_NBit_MUX:0:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|mux2t1_N:g_Mux|mux2t1:\G_NBit_MUX:1:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|mux2t1_N:g_Mux|mux2t1:\G_NBit_MUX:2:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|mux2t1_N:g_Mux|mux2t1:\G_NBit_MUX:3:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|mux2t1_N:g_Mux|mux2t1:\G_NBit_MUX:4:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|mux2t1_N:g_Mux|mux2t1:\G_NBit_MUX:5:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|mux2t1_N:g_Mux|mux2t1:\G_NBit_MUX:6:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|mux2t1_N:g_Mux|mux2t1:\G_NBit_MUX:7:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|mux2t1_N:g_Mux|mux2t1:\G_NBit_MUX:8:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|mux2t1_N:g_Mux|mux2t1:\G_NBit_MUX:9:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|mux2t1_N:g_Mux|mux2t1:\G_NBit_MUX:10:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|mux2t1_N:g_Mux|mux2t1:\G_NBit_MUX:11:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|mux2t1_N:g_Mux|mux2t1:\G_NBit_MUX:12:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|mux2t1_N:g_Mux|mux2t1:\G_NBit_MUX:13:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|mux2t1_N:g_Mux|mux2t1:\G_NBit_MUX:14:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|mux2t1_N:g_Mux|mux2t1:\G_NBit_MUX:15:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|mux2t1_N:g_Mux|mux2t1:\G_NBit_MUX:16:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|mux2t1_N:g_Mux|mux2t1:\G_NBit_MUX:17:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|mux2t1_N:g_Mux|mux2t1:\G_NBit_MUX:18:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|mux2t1_N:g_Mux|mux2t1:\G_NBit_MUX:19:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|mux2t1_N:g_Mux|mux2t1:\G_NBit_MUX:20:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|mux2t1_N:g_Mux|mux2t1:\G_NBit_MUX:21:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|mux2t1_N:g_Mux|mux2t1:\G_NBit_MUX:22:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|mux2t1_N:g_Mux|mux2t1:\G_NBit_MUX:23:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|mux2t1_N:g_Mux|mux2t1:\G_NBit_MUX:24:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|mux2t1_N:g_Mux|mux2t1:\G_NBit_MUX:25:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|mux2t1_N:g_Mux|mux2t1:\G_NBit_MUX:26:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|mux2t1_N:g_Mux|mux2t1:\G_NBit_MUX:27:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|mux2t1_N:g_Mux|mux2t1:\G_NBit_MUX:28:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|mux2t1_N:g_Mux|mux2t1:\G_NBit_MUX:29:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|mux2t1_N:g_Mux|mux2t1:\G_NBit_MUX:30:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|mux2t1_N:g_Mux|mux2t1:\G_NBit_MUX:31:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|onesComp_N:HELP
i_A[0] => invg:G_NBit_INV:0:INVI.i_A
i_A[1] => invg:G_NBit_INV:1:INVI.i_A
i_A[2] => invg:G_NBit_INV:2:INVI.i_A
i_A[3] => invg:G_NBit_INV:3:INVI.i_A
i_A[4] => invg:G_NBit_INV:4:INVI.i_A
i_A[5] => invg:G_NBit_INV:5:INVI.i_A
i_A[6] => invg:G_NBit_INV:6:INVI.i_A
i_A[7] => invg:G_NBit_INV:7:INVI.i_A
i_A[8] => invg:G_NBit_INV:8:INVI.i_A
i_A[9] => invg:G_NBit_INV:9:INVI.i_A
i_A[10] => invg:G_NBit_INV:10:INVI.i_A
i_A[11] => invg:G_NBit_INV:11:INVI.i_A
i_A[12] => invg:G_NBit_INV:12:INVI.i_A
i_A[13] => invg:G_NBit_INV:13:INVI.i_A
i_A[14] => invg:G_NBit_INV:14:INVI.i_A
i_A[15] => invg:G_NBit_INV:15:INVI.i_A
i_A[16] => invg:G_NBit_INV:16:INVI.i_A
i_A[17] => invg:G_NBit_INV:17:INVI.i_A
i_A[18] => invg:G_NBit_INV:18:INVI.i_A
i_A[19] => invg:G_NBit_INV:19:INVI.i_A
i_A[20] => invg:G_NBit_INV:20:INVI.i_A
i_A[21] => invg:G_NBit_INV:21:INVI.i_A
i_A[22] => invg:G_NBit_INV:22:INVI.i_A
i_A[23] => invg:G_NBit_INV:23:INVI.i_A
i_A[24] => invg:G_NBit_INV:24:INVI.i_A
i_A[25] => invg:G_NBit_INV:25:INVI.i_A
i_A[26] => invg:G_NBit_INV:26:INVI.i_A
i_A[27] => invg:G_NBit_INV:27:INVI.i_A
i_A[28] => invg:G_NBit_INV:28:INVI.i_A
i_A[29] => invg:G_NBit_INV:29:INVI.i_A
i_A[30] => invg:G_NBit_INV:30:INVI.i_A
i_A[31] => invg:G_NBit_INV:31:INVI.i_A
o_F[0] <= invg:G_NBit_INV:0:INVI.o_F
o_F[1] <= invg:G_NBit_INV:1:INVI.o_F
o_F[2] <= invg:G_NBit_INV:2:INVI.o_F
o_F[3] <= invg:G_NBit_INV:3:INVI.o_F
o_F[4] <= invg:G_NBit_INV:4:INVI.o_F
o_F[5] <= invg:G_NBit_INV:5:INVI.o_F
o_F[6] <= invg:G_NBit_INV:6:INVI.o_F
o_F[7] <= invg:G_NBit_INV:7:INVI.o_F
o_F[8] <= invg:G_NBit_INV:8:INVI.o_F
o_F[9] <= invg:G_NBit_INV:9:INVI.o_F
o_F[10] <= invg:G_NBit_INV:10:INVI.o_F
o_F[11] <= invg:G_NBit_INV:11:INVI.o_F
o_F[12] <= invg:G_NBit_INV:12:INVI.o_F
o_F[13] <= invg:G_NBit_INV:13:INVI.o_F
o_F[14] <= invg:G_NBit_INV:14:INVI.o_F
o_F[15] <= invg:G_NBit_INV:15:INVI.o_F
o_F[16] <= invg:G_NBit_INV:16:INVI.o_F
o_F[17] <= invg:G_NBit_INV:17:INVI.o_F
o_F[18] <= invg:G_NBit_INV:18:INVI.o_F
o_F[19] <= invg:G_NBit_INV:19:INVI.o_F
o_F[20] <= invg:G_NBit_INV:20:INVI.o_F
o_F[21] <= invg:G_NBit_INV:21:INVI.o_F
o_F[22] <= invg:G_NBit_INV:22:INVI.o_F
o_F[23] <= invg:G_NBit_INV:23:INVI.o_F
o_F[24] <= invg:G_NBit_INV:24:INVI.o_F
o_F[25] <= invg:G_NBit_INV:25:INVI.o_F
o_F[26] <= invg:G_NBit_INV:26:INVI.o_F
o_F[27] <= invg:G_NBit_INV:27:INVI.o_F
o_F[28] <= invg:G_NBit_INV:28:INVI.o_F
o_F[29] <= invg:G_NBit_INV:29:INVI.o_F
o_F[30] <= invg:G_NBit_INV:30:INVI.o_F
o_F[31] <= invg:G_NBit_INV:31:INVI.o_F


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|onesComp_N:HELP|invg:\G_NBit_INV:0:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|onesComp_N:HELP|invg:\G_NBit_INV:1:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|onesComp_N:HELP|invg:\G_NBit_INV:2:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|onesComp_N:HELP|invg:\G_NBit_INV:3:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|onesComp_N:HELP|invg:\G_NBit_INV:4:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|onesComp_N:HELP|invg:\G_NBit_INV:5:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|onesComp_N:HELP|invg:\G_NBit_INV:6:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|onesComp_N:HELP|invg:\G_NBit_INV:7:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|onesComp_N:HELP|invg:\G_NBit_INV:8:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|onesComp_N:HELP|invg:\G_NBit_INV:9:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|onesComp_N:HELP|invg:\G_NBit_INV:10:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|onesComp_N:HELP|invg:\G_NBit_INV:11:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|onesComp_N:HELP|invg:\G_NBit_INV:12:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|onesComp_N:HELP|invg:\G_NBit_INV:13:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|onesComp_N:HELP|invg:\G_NBit_INV:14:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|onesComp_N:HELP|invg:\G_NBit_INV:15:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|onesComp_N:HELP|invg:\G_NBit_INV:16:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|onesComp_N:HELP|invg:\G_NBit_INV:17:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|onesComp_N:HELP|invg:\G_NBit_INV:18:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|onesComp_N:HELP|invg:\G_NBit_INV:19:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|onesComp_N:HELP|invg:\G_NBit_INV:20:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|onesComp_N:HELP|invg:\G_NBit_INV:21:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|onesComp_N:HELP|invg:\G_NBit_INV:22:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|onesComp_N:HELP|invg:\G_NBit_INV:23:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|onesComp_N:HELP|invg:\G_NBit_INV:24:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|onesComp_N:HELP|invg:\G_NBit_INV:25:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|onesComp_N:HELP|invg:\G_NBit_INV:26:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|onesComp_N:HELP|invg:\G_NBit_INV:27:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|onesComp_N:HELP|invg:\G_NBit_INV:28:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|onesComp_N:HELP|invg:\G_NBit_INV:29:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|onesComp_N:HELP|invg:\G_NBit_INV:30:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch:X_Fetch|AddSub_N:g_ADD4|onesComp_N:HELP|invg:\G_NBit_INV:31:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC
i_CLK => reg_N:g_PCreg.i_CLK
i_RST => mux2t1_N:g_RST.i_S
i_WE => reg_N:g_PCreg.i_WE
i_PCin[0] => mux2t1_N:g_RST.i_D0[0]
i_PCin[1] => mux2t1_N:g_RST.i_D0[1]
i_PCin[2] => mux2t1_N:g_RST.i_D0[2]
i_PCin[3] => mux2t1_N:g_RST.i_D0[3]
i_PCin[4] => mux2t1_N:g_RST.i_D0[4]
i_PCin[5] => mux2t1_N:g_RST.i_D0[5]
i_PCin[6] => mux2t1_N:g_RST.i_D0[6]
i_PCin[7] => mux2t1_N:g_RST.i_D0[7]
i_PCin[8] => mux2t1_N:g_RST.i_D0[8]
i_PCin[9] => mux2t1_N:g_RST.i_D0[9]
i_PCin[10] => mux2t1_N:g_RST.i_D0[10]
i_PCin[11] => mux2t1_N:g_RST.i_D0[11]
i_PCin[12] => mux2t1_N:g_RST.i_D0[12]
i_PCin[13] => mux2t1_N:g_RST.i_D0[13]
i_PCin[14] => mux2t1_N:g_RST.i_D0[14]
i_PCin[15] => mux2t1_N:g_RST.i_D0[15]
i_PCin[16] => mux2t1_N:g_RST.i_D0[16]
i_PCin[17] => mux2t1_N:g_RST.i_D0[17]
i_PCin[18] => mux2t1_N:g_RST.i_D0[18]
i_PCin[19] => mux2t1_N:g_RST.i_D0[19]
i_PCin[20] => mux2t1_N:g_RST.i_D0[20]
i_PCin[21] => mux2t1_N:g_RST.i_D0[21]
i_PCin[22] => mux2t1_N:g_RST.i_D0[22]
i_PCin[23] => mux2t1_N:g_RST.i_D0[23]
i_PCin[24] => mux2t1_N:g_RST.i_D0[24]
i_PCin[25] => mux2t1_N:g_RST.i_D0[25]
i_PCin[26] => mux2t1_N:g_RST.i_D0[26]
i_PCin[27] => mux2t1_N:g_RST.i_D0[27]
i_PCin[28] => mux2t1_N:g_RST.i_D0[28]
i_PCin[29] => mux2t1_N:g_RST.i_D0[29]
i_PCin[30] => mux2t1_N:g_RST.i_D0[30]
i_PCin[31] => mux2t1_N:g_RST.i_D0[31]
o_PCout[0] <= reg_N:g_PCreg.o_Q[0]
o_PCout[1] <= reg_N:g_PCreg.o_Q[1]
o_PCout[2] <= reg_N:g_PCreg.o_Q[2]
o_PCout[3] <= reg_N:g_PCreg.o_Q[3]
o_PCout[4] <= reg_N:g_PCreg.o_Q[4]
o_PCout[5] <= reg_N:g_PCreg.o_Q[5]
o_PCout[6] <= reg_N:g_PCreg.o_Q[6]
o_PCout[7] <= reg_N:g_PCreg.o_Q[7]
o_PCout[8] <= reg_N:g_PCreg.o_Q[8]
o_PCout[9] <= reg_N:g_PCreg.o_Q[9]
o_PCout[10] <= reg_N:g_PCreg.o_Q[10]
o_PCout[11] <= reg_N:g_PCreg.o_Q[11]
o_PCout[12] <= reg_N:g_PCreg.o_Q[12]
o_PCout[13] <= reg_N:g_PCreg.o_Q[13]
o_PCout[14] <= reg_N:g_PCreg.o_Q[14]
o_PCout[15] <= reg_N:g_PCreg.o_Q[15]
o_PCout[16] <= reg_N:g_PCreg.o_Q[16]
o_PCout[17] <= reg_N:g_PCreg.o_Q[17]
o_PCout[18] <= reg_N:g_PCreg.o_Q[18]
o_PCout[19] <= reg_N:g_PCreg.o_Q[19]
o_PCout[20] <= reg_N:g_PCreg.o_Q[20]
o_PCout[21] <= reg_N:g_PCreg.o_Q[21]
o_PCout[22] <= reg_N:g_PCreg.o_Q[22]
o_PCout[23] <= reg_N:g_PCreg.o_Q[23]
o_PCout[24] <= reg_N:g_PCreg.o_Q[24]
o_PCout[25] <= reg_N:g_PCreg.o_Q[25]
o_PCout[26] <= reg_N:g_PCreg.o_Q[26]
o_PCout[27] <= reg_N:g_PCreg.o_Q[27]
o_PCout[28] <= reg_N:g_PCreg.o_Q[28]
o_PCout[29] <= reg_N:g_PCreg.o_Q[29]
o_PCout[30] <= reg_N:g_PCreg.o_Q[30]
o_PCout[31] <= reg_N:g_PCreg.o_Q[31]
o_PC4out[0] <= AddSub_N:g_ADD4.o_S[0]
o_PC4out[1] <= AddSub_N:g_ADD4.o_S[1]
o_PC4out[2] <= AddSub_N:g_ADD4.o_S[2]
o_PC4out[3] <= AddSub_N:g_ADD4.o_S[3]
o_PC4out[4] <= AddSub_N:g_ADD4.o_S[4]
o_PC4out[5] <= AddSub_N:g_ADD4.o_S[5]
o_PC4out[6] <= AddSub_N:g_ADD4.o_S[6]
o_PC4out[7] <= AddSub_N:g_ADD4.o_S[7]
o_PC4out[8] <= AddSub_N:g_ADD4.o_S[8]
o_PC4out[9] <= AddSub_N:g_ADD4.o_S[9]
o_PC4out[10] <= AddSub_N:g_ADD4.o_S[10]
o_PC4out[11] <= AddSub_N:g_ADD4.o_S[11]
o_PC4out[12] <= AddSub_N:g_ADD4.o_S[12]
o_PC4out[13] <= AddSub_N:g_ADD4.o_S[13]
o_PC4out[14] <= AddSub_N:g_ADD4.o_S[14]
o_PC4out[15] <= AddSub_N:g_ADD4.o_S[15]
o_PC4out[16] <= AddSub_N:g_ADD4.o_S[16]
o_PC4out[17] <= AddSub_N:g_ADD4.o_S[17]
o_PC4out[18] <= AddSub_N:g_ADD4.o_S[18]
o_PC4out[19] <= AddSub_N:g_ADD4.o_S[19]
o_PC4out[20] <= AddSub_N:g_ADD4.o_S[20]
o_PC4out[21] <= AddSub_N:g_ADD4.o_S[21]
o_PC4out[22] <= AddSub_N:g_ADD4.o_S[22]
o_PC4out[23] <= AddSub_N:g_ADD4.o_S[23]
o_PC4out[24] <= AddSub_N:g_ADD4.o_S[24]
o_PC4out[25] <= AddSub_N:g_ADD4.o_S[25]
o_PC4out[26] <= AddSub_N:g_ADD4.o_S[26]
o_PC4out[27] <= AddSub_N:g_ADD4.o_S[27]
o_PC4out[28] <= AddSub_N:g_ADD4.o_S[28]
o_PC4out[29] <= AddSub_N:g_ADD4.o_S[29]
o_PC4out[30] <= AddSub_N:g_ADD4.o_S[30]
o_PC4out[31] <= AddSub_N:g_ADD4.o_S[31]


|MIPS_Processor|pc:X_PC|reg_N:g_PCreg
i_CLK => dffg:G_NBit_REG:0:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:1:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:2:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:3:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:4:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:5:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:6:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:7:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:8:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:9:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:10:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:11:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:12:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:13:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:14:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:15:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:16:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:17:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:18:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:19:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:20:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:21:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:22:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:23:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:24:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:25:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:26:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:27:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:28:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:29:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:30:REGI.i_CLK
i_CLK => dffg:G_NBit_REG:31:REGI.i_CLK
i_RST => dffg:G_NBit_REG:0:REGI.i_RST
i_RST => dffg:G_NBit_REG:1:REGI.i_RST
i_RST => dffg:G_NBit_REG:2:REGI.i_RST
i_RST => dffg:G_NBit_REG:3:REGI.i_RST
i_RST => dffg:G_NBit_REG:4:REGI.i_RST
i_RST => dffg:G_NBit_REG:5:REGI.i_RST
i_RST => dffg:G_NBit_REG:6:REGI.i_RST
i_RST => dffg:G_NBit_REG:7:REGI.i_RST
i_RST => dffg:G_NBit_REG:8:REGI.i_RST
i_RST => dffg:G_NBit_REG:9:REGI.i_RST
i_RST => dffg:G_NBit_REG:10:REGI.i_RST
i_RST => dffg:G_NBit_REG:11:REGI.i_RST
i_RST => dffg:G_NBit_REG:12:REGI.i_RST
i_RST => dffg:G_NBit_REG:13:REGI.i_RST
i_RST => dffg:G_NBit_REG:14:REGI.i_RST
i_RST => dffg:G_NBit_REG:15:REGI.i_RST
i_RST => dffg:G_NBit_REG:16:REGI.i_RST
i_RST => dffg:G_NBit_REG:17:REGI.i_RST
i_RST => dffg:G_NBit_REG:18:REGI.i_RST
i_RST => dffg:G_NBit_REG:19:REGI.i_RST
i_RST => dffg:G_NBit_REG:20:REGI.i_RST
i_RST => dffg:G_NBit_REG:21:REGI.i_RST
i_RST => dffg:G_NBit_REG:22:REGI.i_RST
i_RST => dffg:G_NBit_REG:23:REGI.i_RST
i_RST => dffg:G_NBit_REG:24:REGI.i_RST
i_RST => dffg:G_NBit_REG:25:REGI.i_RST
i_RST => dffg:G_NBit_REG:26:REGI.i_RST
i_RST => dffg:G_NBit_REG:27:REGI.i_RST
i_RST => dffg:G_NBit_REG:28:REGI.i_RST
i_RST => dffg:G_NBit_REG:29:REGI.i_RST
i_RST => dffg:G_NBit_REG:30:REGI.i_RST
i_RST => dffg:G_NBit_REG:31:REGI.i_RST
i_WE => dffg:G_NBit_REG:0:REGI.i_WE
i_WE => dffg:G_NBit_REG:1:REGI.i_WE
i_WE => dffg:G_NBit_REG:2:REGI.i_WE
i_WE => dffg:G_NBit_REG:3:REGI.i_WE
i_WE => dffg:G_NBit_REG:4:REGI.i_WE
i_WE => dffg:G_NBit_REG:5:REGI.i_WE
i_WE => dffg:G_NBit_REG:6:REGI.i_WE
i_WE => dffg:G_NBit_REG:7:REGI.i_WE
i_WE => dffg:G_NBit_REG:8:REGI.i_WE
i_WE => dffg:G_NBit_REG:9:REGI.i_WE
i_WE => dffg:G_NBit_REG:10:REGI.i_WE
i_WE => dffg:G_NBit_REG:11:REGI.i_WE
i_WE => dffg:G_NBit_REG:12:REGI.i_WE
i_WE => dffg:G_NBit_REG:13:REGI.i_WE
i_WE => dffg:G_NBit_REG:14:REGI.i_WE
i_WE => dffg:G_NBit_REG:15:REGI.i_WE
i_WE => dffg:G_NBit_REG:16:REGI.i_WE
i_WE => dffg:G_NBit_REG:17:REGI.i_WE
i_WE => dffg:G_NBit_REG:18:REGI.i_WE
i_WE => dffg:G_NBit_REG:19:REGI.i_WE
i_WE => dffg:G_NBit_REG:20:REGI.i_WE
i_WE => dffg:G_NBit_REG:21:REGI.i_WE
i_WE => dffg:G_NBit_REG:22:REGI.i_WE
i_WE => dffg:G_NBit_REG:23:REGI.i_WE
i_WE => dffg:G_NBit_REG:24:REGI.i_WE
i_WE => dffg:G_NBit_REG:25:REGI.i_WE
i_WE => dffg:G_NBit_REG:26:REGI.i_WE
i_WE => dffg:G_NBit_REG:27:REGI.i_WE
i_WE => dffg:G_NBit_REG:28:REGI.i_WE
i_WE => dffg:G_NBit_REG:29:REGI.i_WE
i_WE => dffg:G_NBit_REG:30:REGI.i_WE
i_WE => dffg:G_NBit_REG:31:REGI.i_WE
i_D[0] => dffg:G_NBit_REG:0:REGI.i_D
i_D[1] => dffg:G_NBit_REG:1:REGI.i_D
i_D[2] => dffg:G_NBit_REG:2:REGI.i_D
i_D[3] => dffg:G_NBit_REG:3:REGI.i_D
i_D[4] => dffg:G_NBit_REG:4:REGI.i_D
i_D[5] => dffg:G_NBit_REG:5:REGI.i_D
i_D[6] => dffg:G_NBit_REG:6:REGI.i_D
i_D[7] => dffg:G_NBit_REG:7:REGI.i_D
i_D[8] => dffg:G_NBit_REG:8:REGI.i_D
i_D[9] => dffg:G_NBit_REG:9:REGI.i_D
i_D[10] => dffg:G_NBit_REG:10:REGI.i_D
i_D[11] => dffg:G_NBit_REG:11:REGI.i_D
i_D[12] => dffg:G_NBit_REG:12:REGI.i_D
i_D[13] => dffg:G_NBit_REG:13:REGI.i_D
i_D[14] => dffg:G_NBit_REG:14:REGI.i_D
i_D[15] => dffg:G_NBit_REG:15:REGI.i_D
i_D[16] => dffg:G_NBit_REG:16:REGI.i_D
i_D[17] => dffg:G_NBit_REG:17:REGI.i_D
i_D[18] => dffg:G_NBit_REG:18:REGI.i_D
i_D[19] => dffg:G_NBit_REG:19:REGI.i_D
i_D[20] => dffg:G_NBit_REG:20:REGI.i_D
i_D[21] => dffg:G_NBit_REG:21:REGI.i_D
i_D[22] => dffg:G_NBit_REG:22:REGI.i_D
i_D[23] => dffg:G_NBit_REG:23:REGI.i_D
i_D[24] => dffg:G_NBit_REG:24:REGI.i_D
i_D[25] => dffg:G_NBit_REG:25:REGI.i_D
i_D[26] => dffg:G_NBit_REG:26:REGI.i_D
i_D[27] => dffg:G_NBit_REG:27:REGI.i_D
i_D[28] => dffg:G_NBit_REG:28:REGI.i_D
i_D[29] => dffg:G_NBit_REG:29:REGI.i_D
i_D[30] => dffg:G_NBit_REG:30:REGI.i_D
i_D[31] => dffg:G_NBit_REG:31:REGI.i_D
o_Q[0] <= dffg:G_NBit_REG:0:REGI.o_Q
o_Q[1] <= dffg:G_NBit_REG:1:REGI.o_Q
o_Q[2] <= dffg:G_NBit_REG:2:REGI.o_Q
o_Q[3] <= dffg:G_NBit_REG:3:REGI.o_Q
o_Q[4] <= dffg:G_NBit_REG:4:REGI.o_Q
o_Q[5] <= dffg:G_NBit_REG:5:REGI.o_Q
o_Q[6] <= dffg:G_NBit_REG:6:REGI.o_Q
o_Q[7] <= dffg:G_NBit_REG:7:REGI.o_Q
o_Q[8] <= dffg:G_NBit_REG:8:REGI.o_Q
o_Q[9] <= dffg:G_NBit_REG:9:REGI.o_Q
o_Q[10] <= dffg:G_NBit_REG:10:REGI.o_Q
o_Q[11] <= dffg:G_NBit_REG:11:REGI.o_Q
o_Q[12] <= dffg:G_NBit_REG:12:REGI.o_Q
o_Q[13] <= dffg:G_NBit_REG:13:REGI.o_Q
o_Q[14] <= dffg:G_NBit_REG:14:REGI.o_Q
o_Q[15] <= dffg:G_NBit_REG:15:REGI.o_Q
o_Q[16] <= dffg:G_NBit_REG:16:REGI.o_Q
o_Q[17] <= dffg:G_NBit_REG:17:REGI.o_Q
o_Q[18] <= dffg:G_NBit_REG:18:REGI.o_Q
o_Q[19] <= dffg:G_NBit_REG:19:REGI.o_Q
o_Q[20] <= dffg:G_NBit_REG:20:REGI.o_Q
o_Q[21] <= dffg:G_NBit_REG:21:REGI.o_Q
o_Q[22] <= dffg:G_NBit_REG:22:REGI.o_Q
o_Q[23] <= dffg:G_NBit_REG:23:REGI.o_Q
o_Q[24] <= dffg:G_NBit_REG:24:REGI.o_Q
o_Q[25] <= dffg:G_NBit_REG:25:REGI.o_Q
o_Q[26] <= dffg:G_NBit_REG:26:REGI.o_Q
o_Q[27] <= dffg:G_NBit_REG:27:REGI.o_Q
o_Q[28] <= dffg:G_NBit_REG:28:REGI.o_Q
o_Q[29] <= dffg:G_NBit_REG:29:REGI.o_Q
o_Q[30] <= dffg:G_NBit_REG:30:REGI.o_Q
o_Q[31] <= dffg:G_NBit_REG:31:REGI.o_Q


|MIPS_Processor|pc:X_PC|reg_N:g_PCreg|dffg:\G_NBit_REG:0:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|reg_N:g_PCreg|dffg:\G_NBit_REG:1:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|reg_N:g_PCreg|dffg:\G_NBit_REG:2:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|reg_N:g_PCreg|dffg:\G_NBit_REG:3:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|reg_N:g_PCreg|dffg:\G_NBit_REG:4:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|reg_N:g_PCreg|dffg:\G_NBit_REG:5:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|reg_N:g_PCreg|dffg:\G_NBit_REG:6:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|reg_N:g_PCreg|dffg:\G_NBit_REG:7:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|reg_N:g_PCreg|dffg:\G_NBit_REG:8:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|reg_N:g_PCreg|dffg:\G_NBit_REG:9:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|reg_N:g_PCreg|dffg:\G_NBit_REG:10:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|reg_N:g_PCreg|dffg:\G_NBit_REG:11:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|reg_N:g_PCreg|dffg:\G_NBit_REG:12:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|reg_N:g_PCreg|dffg:\G_NBit_REG:13:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|reg_N:g_PCreg|dffg:\G_NBit_REG:14:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|reg_N:g_PCreg|dffg:\G_NBit_REG:15:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|reg_N:g_PCreg|dffg:\G_NBit_REG:16:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|reg_N:g_PCreg|dffg:\G_NBit_REG:17:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|reg_N:g_PCreg|dffg:\G_NBit_REG:18:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|reg_N:g_PCreg|dffg:\G_NBit_REG:19:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|reg_N:g_PCreg|dffg:\G_NBit_REG:20:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|reg_N:g_PCreg|dffg:\G_NBit_REG:21:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|reg_N:g_PCreg|dffg:\G_NBit_REG:22:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|reg_N:g_PCreg|dffg:\G_NBit_REG:23:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|reg_N:g_PCreg|dffg:\G_NBit_REG:24:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|reg_N:g_PCreg|dffg:\G_NBit_REG:25:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|reg_N:g_PCreg|dffg:\G_NBit_REG:26:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|reg_N:g_PCreg|dffg:\G_NBit_REG:27:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|reg_N:g_PCreg|dffg:\G_NBit_REG:28:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|reg_N:g_PCreg|dffg:\G_NBit_REG:29:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|reg_N:g_PCreg|dffg:\G_NBit_REG:30:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|reg_N:g_PCreg|dffg:\G_NBit_REG:31:REGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4
nAdd_Sub => rippleAdder_N:g_RipAdd.i_C
nAdd_Sub => mux2t1_N:g_Mux.i_S
i_X[0] => rippleAdder_N:g_RipAdd.i_X[0]
i_X[1] => rippleAdder_N:g_RipAdd.i_X[1]
i_X[2] => rippleAdder_N:g_RipAdd.i_X[2]
i_X[3] => rippleAdder_N:g_RipAdd.i_X[3]
i_X[4] => rippleAdder_N:g_RipAdd.i_X[4]
i_X[5] => rippleAdder_N:g_RipAdd.i_X[5]
i_X[6] => rippleAdder_N:g_RipAdd.i_X[6]
i_X[7] => rippleAdder_N:g_RipAdd.i_X[7]
i_X[8] => rippleAdder_N:g_RipAdd.i_X[8]
i_X[9] => rippleAdder_N:g_RipAdd.i_X[9]
i_X[10] => rippleAdder_N:g_RipAdd.i_X[10]
i_X[11] => rippleAdder_N:g_RipAdd.i_X[11]
i_X[12] => rippleAdder_N:g_RipAdd.i_X[12]
i_X[13] => rippleAdder_N:g_RipAdd.i_X[13]
i_X[14] => rippleAdder_N:g_RipAdd.i_X[14]
i_X[15] => rippleAdder_N:g_RipAdd.i_X[15]
i_X[16] => rippleAdder_N:g_RipAdd.i_X[16]
i_X[17] => rippleAdder_N:g_RipAdd.i_X[17]
i_X[18] => rippleAdder_N:g_RipAdd.i_X[18]
i_X[19] => rippleAdder_N:g_RipAdd.i_X[19]
i_X[20] => rippleAdder_N:g_RipAdd.i_X[20]
i_X[21] => rippleAdder_N:g_RipAdd.i_X[21]
i_X[22] => rippleAdder_N:g_RipAdd.i_X[22]
i_X[23] => rippleAdder_N:g_RipAdd.i_X[23]
i_X[24] => rippleAdder_N:g_RipAdd.i_X[24]
i_X[25] => rippleAdder_N:g_RipAdd.i_X[25]
i_X[26] => rippleAdder_N:g_RipAdd.i_X[26]
i_X[27] => rippleAdder_N:g_RipAdd.i_X[27]
i_X[28] => rippleAdder_N:g_RipAdd.i_X[28]
i_X[29] => rippleAdder_N:g_RipAdd.i_X[29]
i_X[30] => rippleAdder_N:g_RipAdd.i_X[30]
i_X[31] => rippleAdder_N:g_RipAdd.i_X[31]
i_Y[0] => mux2t1_N:g_Mux.i_D0[0]
i_Y[0] => onesComp_N:HELP.i_A[0]
i_Y[1] => mux2t1_N:g_Mux.i_D0[1]
i_Y[1] => onesComp_N:HELP.i_A[1]
i_Y[2] => mux2t1_N:g_Mux.i_D0[2]
i_Y[2] => onesComp_N:HELP.i_A[2]
i_Y[3] => mux2t1_N:g_Mux.i_D0[3]
i_Y[3] => onesComp_N:HELP.i_A[3]
i_Y[4] => mux2t1_N:g_Mux.i_D0[4]
i_Y[4] => onesComp_N:HELP.i_A[4]
i_Y[5] => mux2t1_N:g_Mux.i_D0[5]
i_Y[5] => onesComp_N:HELP.i_A[5]
i_Y[6] => mux2t1_N:g_Mux.i_D0[6]
i_Y[6] => onesComp_N:HELP.i_A[6]
i_Y[7] => mux2t1_N:g_Mux.i_D0[7]
i_Y[7] => onesComp_N:HELP.i_A[7]
i_Y[8] => mux2t1_N:g_Mux.i_D0[8]
i_Y[8] => onesComp_N:HELP.i_A[8]
i_Y[9] => mux2t1_N:g_Mux.i_D0[9]
i_Y[9] => onesComp_N:HELP.i_A[9]
i_Y[10] => mux2t1_N:g_Mux.i_D0[10]
i_Y[10] => onesComp_N:HELP.i_A[10]
i_Y[11] => mux2t1_N:g_Mux.i_D0[11]
i_Y[11] => onesComp_N:HELP.i_A[11]
i_Y[12] => mux2t1_N:g_Mux.i_D0[12]
i_Y[12] => onesComp_N:HELP.i_A[12]
i_Y[13] => mux2t1_N:g_Mux.i_D0[13]
i_Y[13] => onesComp_N:HELP.i_A[13]
i_Y[14] => mux2t1_N:g_Mux.i_D0[14]
i_Y[14] => onesComp_N:HELP.i_A[14]
i_Y[15] => mux2t1_N:g_Mux.i_D0[15]
i_Y[15] => onesComp_N:HELP.i_A[15]
i_Y[16] => mux2t1_N:g_Mux.i_D0[16]
i_Y[16] => onesComp_N:HELP.i_A[16]
i_Y[17] => mux2t1_N:g_Mux.i_D0[17]
i_Y[17] => onesComp_N:HELP.i_A[17]
i_Y[18] => mux2t1_N:g_Mux.i_D0[18]
i_Y[18] => onesComp_N:HELP.i_A[18]
i_Y[19] => mux2t1_N:g_Mux.i_D0[19]
i_Y[19] => onesComp_N:HELP.i_A[19]
i_Y[20] => mux2t1_N:g_Mux.i_D0[20]
i_Y[20] => onesComp_N:HELP.i_A[20]
i_Y[21] => mux2t1_N:g_Mux.i_D0[21]
i_Y[21] => onesComp_N:HELP.i_A[21]
i_Y[22] => mux2t1_N:g_Mux.i_D0[22]
i_Y[22] => onesComp_N:HELP.i_A[22]
i_Y[23] => mux2t1_N:g_Mux.i_D0[23]
i_Y[23] => onesComp_N:HELP.i_A[23]
i_Y[24] => mux2t1_N:g_Mux.i_D0[24]
i_Y[24] => onesComp_N:HELP.i_A[24]
i_Y[25] => mux2t1_N:g_Mux.i_D0[25]
i_Y[25] => onesComp_N:HELP.i_A[25]
i_Y[26] => mux2t1_N:g_Mux.i_D0[26]
i_Y[26] => onesComp_N:HELP.i_A[26]
i_Y[27] => mux2t1_N:g_Mux.i_D0[27]
i_Y[27] => onesComp_N:HELP.i_A[27]
i_Y[28] => mux2t1_N:g_Mux.i_D0[28]
i_Y[28] => onesComp_N:HELP.i_A[28]
i_Y[29] => mux2t1_N:g_Mux.i_D0[29]
i_Y[29] => onesComp_N:HELP.i_A[29]
i_Y[30] => mux2t1_N:g_Mux.i_D0[30]
i_Y[30] => onesComp_N:HELP.i_A[30]
i_Y[31] => mux2t1_N:g_Mux.i_D0[31]
i_Y[31] => onesComp_N:HELP.i_A[31]
o_S[0] <= rippleAdder_N:g_RipAdd.o_S[0]
o_S[1] <= rippleAdder_N:g_RipAdd.o_S[1]
o_S[2] <= rippleAdder_N:g_RipAdd.o_S[2]
o_S[3] <= rippleAdder_N:g_RipAdd.o_S[3]
o_S[4] <= rippleAdder_N:g_RipAdd.o_S[4]
o_S[5] <= rippleAdder_N:g_RipAdd.o_S[5]
o_S[6] <= rippleAdder_N:g_RipAdd.o_S[6]
o_S[7] <= rippleAdder_N:g_RipAdd.o_S[7]
o_S[8] <= rippleAdder_N:g_RipAdd.o_S[8]
o_S[9] <= rippleAdder_N:g_RipAdd.o_S[9]
o_S[10] <= rippleAdder_N:g_RipAdd.o_S[10]
o_S[11] <= rippleAdder_N:g_RipAdd.o_S[11]
o_S[12] <= rippleAdder_N:g_RipAdd.o_S[12]
o_S[13] <= rippleAdder_N:g_RipAdd.o_S[13]
o_S[14] <= rippleAdder_N:g_RipAdd.o_S[14]
o_S[15] <= rippleAdder_N:g_RipAdd.o_S[15]
o_S[16] <= rippleAdder_N:g_RipAdd.o_S[16]
o_S[17] <= rippleAdder_N:g_RipAdd.o_S[17]
o_S[18] <= rippleAdder_N:g_RipAdd.o_S[18]
o_S[19] <= rippleAdder_N:g_RipAdd.o_S[19]
o_S[20] <= rippleAdder_N:g_RipAdd.o_S[20]
o_S[21] <= rippleAdder_N:g_RipAdd.o_S[21]
o_S[22] <= rippleAdder_N:g_RipAdd.o_S[22]
o_S[23] <= rippleAdder_N:g_RipAdd.o_S[23]
o_S[24] <= rippleAdder_N:g_RipAdd.o_S[24]
o_S[25] <= rippleAdder_N:g_RipAdd.o_S[25]
o_S[26] <= rippleAdder_N:g_RipAdd.o_S[26]
o_S[27] <= rippleAdder_N:g_RipAdd.o_S[27]
o_S[28] <= rippleAdder_N:g_RipAdd.o_S[28]
o_S[29] <= rippleAdder_N:g_RipAdd.o_S[29]
o_S[30] <= rippleAdder_N:g_RipAdd.o_S[30]
o_S[31] <= rippleAdder_N:g_RipAdd.o_S[31]
o_F <= rippleAdder_N:g_RipAdd.o_F
o_C <= rippleAdder_N:g_RipAdd.o_C


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd
i_C => fullAdder:G_NBit_Ripple:0:RIPPI.i_C
i_X[0] => fullAdder:G_NBit_Ripple:0:RIPPI.i_X
i_X[1] => fullAdder:G_NBit_Ripple:1:RIPPI.i_X
i_X[2] => fullAdder:G_NBit_Ripple:2:RIPPI.i_X
i_X[3] => fullAdder:G_NBit_Ripple:3:RIPPI.i_X
i_X[4] => fullAdder:G_NBit_Ripple:4:RIPPI.i_X
i_X[5] => fullAdder:G_NBit_Ripple:5:RIPPI.i_X
i_X[6] => fullAdder:G_NBit_Ripple:6:RIPPI.i_X
i_X[7] => fullAdder:G_NBit_Ripple:7:RIPPI.i_X
i_X[8] => fullAdder:G_NBit_Ripple:8:RIPPI.i_X
i_X[9] => fullAdder:G_NBit_Ripple:9:RIPPI.i_X
i_X[10] => fullAdder:G_NBit_Ripple:10:RIPPI.i_X
i_X[11] => fullAdder:G_NBit_Ripple:11:RIPPI.i_X
i_X[12] => fullAdder:G_NBit_Ripple:12:RIPPI.i_X
i_X[13] => fullAdder:G_NBit_Ripple:13:RIPPI.i_X
i_X[14] => fullAdder:G_NBit_Ripple:14:RIPPI.i_X
i_X[15] => fullAdder:G_NBit_Ripple:15:RIPPI.i_X
i_X[16] => fullAdder:G_NBit_Ripple:16:RIPPI.i_X
i_X[17] => fullAdder:G_NBit_Ripple:17:RIPPI.i_X
i_X[18] => fullAdder:G_NBit_Ripple:18:RIPPI.i_X
i_X[19] => fullAdder:G_NBit_Ripple:19:RIPPI.i_X
i_X[20] => fullAdder:G_NBit_Ripple:20:RIPPI.i_X
i_X[21] => fullAdder:G_NBit_Ripple:21:RIPPI.i_X
i_X[22] => fullAdder:G_NBit_Ripple:22:RIPPI.i_X
i_X[23] => fullAdder:G_NBit_Ripple:23:RIPPI.i_X
i_X[24] => fullAdder:G_NBit_Ripple:24:RIPPI.i_X
i_X[25] => fullAdder:G_NBit_Ripple:25:RIPPI.i_X
i_X[26] => fullAdder:G_NBit_Ripple:26:RIPPI.i_X
i_X[27] => fullAdder:G_NBit_Ripple:27:RIPPI.i_X
i_X[28] => fullAdder:G_NBit_Ripple:28:RIPPI.i_X
i_X[29] => fullAdder:G_NBit_Ripple:29:RIPPI.i_X
i_X[30] => fullAdder:G_NBit_Ripple:30:RIPPI.i_X
i_X[31] => fullAdder:G_NBit_Ripple:31:RIPPI.i_X
i_Y[0] => fullAdder:G_NBit_Ripple:0:RIPPI.i_Y
i_Y[1] => fullAdder:G_NBit_Ripple:1:RIPPI.i_Y
i_Y[2] => fullAdder:G_NBit_Ripple:2:RIPPI.i_Y
i_Y[3] => fullAdder:G_NBit_Ripple:3:RIPPI.i_Y
i_Y[4] => fullAdder:G_NBit_Ripple:4:RIPPI.i_Y
i_Y[5] => fullAdder:G_NBit_Ripple:5:RIPPI.i_Y
i_Y[6] => fullAdder:G_NBit_Ripple:6:RIPPI.i_Y
i_Y[7] => fullAdder:G_NBit_Ripple:7:RIPPI.i_Y
i_Y[8] => fullAdder:G_NBit_Ripple:8:RIPPI.i_Y
i_Y[9] => fullAdder:G_NBit_Ripple:9:RIPPI.i_Y
i_Y[10] => fullAdder:G_NBit_Ripple:10:RIPPI.i_Y
i_Y[11] => fullAdder:G_NBit_Ripple:11:RIPPI.i_Y
i_Y[12] => fullAdder:G_NBit_Ripple:12:RIPPI.i_Y
i_Y[13] => fullAdder:G_NBit_Ripple:13:RIPPI.i_Y
i_Y[14] => fullAdder:G_NBit_Ripple:14:RIPPI.i_Y
i_Y[15] => fullAdder:G_NBit_Ripple:15:RIPPI.i_Y
i_Y[16] => fullAdder:G_NBit_Ripple:16:RIPPI.i_Y
i_Y[17] => fullAdder:G_NBit_Ripple:17:RIPPI.i_Y
i_Y[18] => fullAdder:G_NBit_Ripple:18:RIPPI.i_Y
i_Y[19] => fullAdder:G_NBit_Ripple:19:RIPPI.i_Y
i_Y[20] => fullAdder:G_NBit_Ripple:20:RIPPI.i_Y
i_Y[21] => fullAdder:G_NBit_Ripple:21:RIPPI.i_Y
i_Y[22] => fullAdder:G_NBit_Ripple:22:RIPPI.i_Y
i_Y[23] => fullAdder:G_NBit_Ripple:23:RIPPI.i_Y
i_Y[24] => fullAdder:G_NBit_Ripple:24:RIPPI.i_Y
i_Y[25] => fullAdder:G_NBit_Ripple:25:RIPPI.i_Y
i_Y[26] => fullAdder:G_NBit_Ripple:26:RIPPI.i_Y
i_Y[27] => fullAdder:G_NBit_Ripple:27:RIPPI.i_Y
i_Y[28] => fullAdder:G_NBit_Ripple:28:RIPPI.i_Y
i_Y[29] => fullAdder:G_NBit_Ripple:29:RIPPI.i_Y
i_Y[30] => fullAdder:G_NBit_Ripple:30:RIPPI.i_Y
i_Y[31] => fullAdder:G_NBit_Ripple:31:RIPPI.i_Y
o_S[0] <= fullAdder:G_NBit_Ripple:0:RIPPI.o_S
o_S[1] <= fullAdder:G_NBit_Ripple:1:RIPPI.o_S
o_S[2] <= fullAdder:G_NBit_Ripple:2:RIPPI.o_S
o_S[3] <= fullAdder:G_NBit_Ripple:3:RIPPI.o_S
o_S[4] <= fullAdder:G_NBit_Ripple:4:RIPPI.o_S
o_S[5] <= fullAdder:G_NBit_Ripple:5:RIPPI.o_S
o_S[6] <= fullAdder:G_NBit_Ripple:6:RIPPI.o_S
o_S[7] <= fullAdder:G_NBit_Ripple:7:RIPPI.o_S
o_S[8] <= fullAdder:G_NBit_Ripple:8:RIPPI.o_S
o_S[9] <= fullAdder:G_NBit_Ripple:9:RIPPI.o_S
o_S[10] <= fullAdder:G_NBit_Ripple:10:RIPPI.o_S
o_S[11] <= fullAdder:G_NBit_Ripple:11:RIPPI.o_S
o_S[12] <= fullAdder:G_NBit_Ripple:12:RIPPI.o_S
o_S[13] <= fullAdder:G_NBit_Ripple:13:RIPPI.o_S
o_S[14] <= fullAdder:G_NBit_Ripple:14:RIPPI.o_S
o_S[15] <= fullAdder:G_NBit_Ripple:15:RIPPI.o_S
o_S[16] <= fullAdder:G_NBit_Ripple:16:RIPPI.o_S
o_S[17] <= fullAdder:G_NBit_Ripple:17:RIPPI.o_S
o_S[18] <= fullAdder:G_NBit_Ripple:18:RIPPI.o_S
o_S[19] <= fullAdder:G_NBit_Ripple:19:RIPPI.o_S
o_S[20] <= fullAdder:G_NBit_Ripple:20:RIPPI.o_S
o_S[21] <= fullAdder:G_NBit_Ripple:21:RIPPI.o_S
o_S[22] <= fullAdder:G_NBit_Ripple:22:RIPPI.o_S
o_S[23] <= fullAdder:G_NBit_Ripple:23:RIPPI.o_S
o_S[24] <= fullAdder:G_NBit_Ripple:24:RIPPI.o_S
o_S[25] <= fullAdder:G_NBit_Ripple:25:RIPPI.o_S
o_S[26] <= fullAdder:G_NBit_Ripple:26:RIPPI.o_S
o_S[27] <= fullAdder:G_NBit_Ripple:27:RIPPI.o_S
o_S[28] <= fullAdder:G_NBit_Ripple:28:RIPPI.o_S
o_S[29] <= fullAdder:G_NBit_Ripple:29:RIPPI.o_S
o_S[30] <= fullAdder:G_NBit_Ripple:30:RIPPI.o_S
o_S[31] <= fullAdder:G_NBit_Ripple:31:RIPPI.o_S
o_F <= xorg2:XORI.o_F
o_C <= fullAdder:G_NBit_Ripple:31:RIPPI.o_C


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:0:RIPPI
i_X => halfAdder:g_HfA1.i_X
i_Y => halfAdder:g_HfA1.i_Y
i_C => halfAdder:g_HfA2.i_X
o_S <= halfAdder:g_HfA2.o_S
o_C <= org2:g_Or.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:0:RIPPI|halfAdder:g_HfA1
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:0:RIPPI|halfAdder:g_HfA1|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:0:RIPPI|halfAdder:g_HfA1|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:0:RIPPI|halfAdder:g_HfA2
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:0:RIPPI|halfAdder:g_HfA2|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:0:RIPPI|halfAdder:g_HfA2|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:0:RIPPI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:1:RIPPI
i_X => halfAdder:g_HfA1.i_X
i_Y => halfAdder:g_HfA1.i_Y
i_C => halfAdder:g_HfA2.i_X
o_S <= halfAdder:g_HfA2.o_S
o_C <= org2:g_Or.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:1:RIPPI|halfAdder:g_HfA1
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:1:RIPPI|halfAdder:g_HfA1|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:1:RIPPI|halfAdder:g_HfA1|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:1:RIPPI|halfAdder:g_HfA2
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:1:RIPPI|halfAdder:g_HfA2|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:1:RIPPI|halfAdder:g_HfA2|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:1:RIPPI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:2:RIPPI
i_X => halfAdder:g_HfA1.i_X
i_Y => halfAdder:g_HfA1.i_Y
i_C => halfAdder:g_HfA2.i_X
o_S <= halfAdder:g_HfA2.o_S
o_C <= org2:g_Or.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:2:RIPPI|halfAdder:g_HfA1
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:2:RIPPI|halfAdder:g_HfA1|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:2:RIPPI|halfAdder:g_HfA1|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:2:RIPPI|halfAdder:g_HfA2
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:2:RIPPI|halfAdder:g_HfA2|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:2:RIPPI|halfAdder:g_HfA2|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:2:RIPPI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:3:RIPPI
i_X => halfAdder:g_HfA1.i_X
i_Y => halfAdder:g_HfA1.i_Y
i_C => halfAdder:g_HfA2.i_X
o_S <= halfAdder:g_HfA2.o_S
o_C <= org2:g_Or.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:3:RIPPI|halfAdder:g_HfA1
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:3:RIPPI|halfAdder:g_HfA1|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:3:RIPPI|halfAdder:g_HfA1|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:3:RIPPI|halfAdder:g_HfA2
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:3:RIPPI|halfAdder:g_HfA2|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:3:RIPPI|halfAdder:g_HfA2|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:3:RIPPI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:4:RIPPI
i_X => halfAdder:g_HfA1.i_X
i_Y => halfAdder:g_HfA1.i_Y
i_C => halfAdder:g_HfA2.i_X
o_S <= halfAdder:g_HfA2.o_S
o_C <= org2:g_Or.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:4:RIPPI|halfAdder:g_HfA1
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:4:RIPPI|halfAdder:g_HfA1|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:4:RIPPI|halfAdder:g_HfA1|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:4:RIPPI|halfAdder:g_HfA2
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:4:RIPPI|halfAdder:g_HfA2|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:4:RIPPI|halfAdder:g_HfA2|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:4:RIPPI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:5:RIPPI
i_X => halfAdder:g_HfA1.i_X
i_Y => halfAdder:g_HfA1.i_Y
i_C => halfAdder:g_HfA2.i_X
o_S <= halfAdder:g_HfA2.o_S
o_C <= org2:g_Or.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:5:RIPPI|halfAdder:g_HfA1
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:5:RIPPI|halfAdder:g_HfA1|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:5:RIPPI|halfAdder:g_HfA1|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:5:RIPPI|halfAdder:g_HfA2
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:5:RIPPI|halfAdder:g_HfA2|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:5:RIPPI|halfAdder:g_HfA2|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:5:RIPPI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:6:RIPPI
i_X => halfAdder:g_HfA1.i_X
i_Y => halfAdder:g_HfA1.i_Y
i_C => halfAdder:g_HfA2.i_X
o_S <= halfAdder:g_HfA2.o_S
o_C <= org2:g_Or.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:6:RIPPI|halfAdder:g_HfA1
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:6:RIPPI|halfAdder:g_HfA1|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:6:RIPPI|halfAdder:g_HfA1|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:6:RIPPI|halfAdder:g_HfA2
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:6:RIPPI|halfAdder:g_HfA2|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:6:RIPPI|halfAdder:g_HfA2|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:6:RIPPI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:7:RIPPI
i_X => halfAdder:g_HfA1.i_X
i_Y => halfAdder:g_HfA1.i_Y
i_C => halfAdder:g_HfA2.i_X
o_S <= halfAdder:g_HfA2.o_S
o_C <= org2:g_Or.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:7:RIPPI|halfAdder:g_HfA1
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:7:RIPPI|halfAdder:g_HfA1|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:7:RIPPI|halfAdder:g_HfA1|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:7:RIPPI|halfAdder:g_HfA2
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:7:RIPPI|halfAdder:g_HfA2|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:7:RIPPI|halfAdder:g_HfA2|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:7:RIPPI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:8:RIPPI
i_X => halfAdder:g_HfA1.i_X
i_Y => halfAdder:g_HfA1.i_Y
i_C => halfAdder:g_HfA2.i_X
o_S <= halfAdder:g_HfA2.o_S
o_C <= org2:g_Or.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:8:RIPPI|halfAdder:g_HfA1
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:8:RIPPI|halfAdder:g_HfA1|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:8:RIPPI|halfAdder:g_HfA1|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:8:RIPPI|halfAdder:g_HfA2
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:8:RIPPI|halfAdder:g_HfA2|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:8:RIPPI|halfAdder:g_HfA2|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:8:RIPPI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:9:RIPPI
i_X => halfAdder:g_HfA1.i_X
i_Y => halfAdder:g_HfA1.i_Y
i_C => halfAdder:g_HfA2.i_X
o_S <= halfAdder:g_HfA2.o_S
o_C <= org2:g_Or.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:9:RIPPI|halfAdder:g_HfA1
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:9:RIPPI|halfAdder:g_HfA1|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:9:RIPPI|halfAdder:g_HfA1|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:9:RIPPI|halfAdder:g_HfA2
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:9:RIPPI|halfAdder:g_HfA2|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:9:RIPPI|halfAdder:g_HfA2|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:9:RIPPI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:10:RIPPI
i_X => halfAdder:g_HfA1.i_X
i_Y => halfAdder:g_HfA1.i_Y
i_C => halfAdder:g_HfA2.i_X
o_S <= halfAdder:g_HfA2.o_S
o_C <= org2:g_Or.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:10:RIPPI|halfAdder:g_HfA1
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:10:RIPPI|halfAdder:g_HfA1|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:10:RIPPI|halfAdder:g_HfA1|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:10:RIPPI|halfAdder:g_HfA2
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:10:RIPPI|halfAdder:g_HfA2|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:10:RIPPI|halfAdder:g_HfA2|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:10:RIPPI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:11:RIPPI
i_X => halfAdder:g_HfA1.i_X
i_Y => halfAdder:g_HfA1.i_Y
i_C => halfAdder:g_HfA2.i_X
o_S <= halfAdder:g_HfA2.o_S
o_C <= org2:g_Or.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:11:RIPPI|halfAdder:g_HfA1
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:11:RIPPI|halfAdder:g_HfA1|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:11:RIPPI|halfAdder:g_HfA1|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:11:RIPPI|halfAdder:g_HfA2
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:11:RIPPI|halfAdder:g_HfA2|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:11:RIPPI|halfAdder:g_HfA2|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:11:RIPPI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:12:RIPPI
i_X => halfAdder:g_HfA1.i_X
i_Y => halfAdder:g_HfA1.i_Y
i_C => halfAdder:g_HfA2.i_X
o_S <= halfAdder:g_HfA2.o_S
o_C <= org2:g_Or.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:12:RIPPI|halfAdder:g_HfA1
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:12:RIPPI|halfAdder:g_HfA1|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:12:RIPPI|halfAdder:g_HfA1|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:12:RIPPI|halfAdder:g_HfA2
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:12:RIPPI|halfAdder:g_HfA2|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:12:RIPPI|halfAdder:g_HfA2|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:12:RIPPI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:13:RIPPI
i_X => halfAdder:g_HfA1.i_X
i_Y => halfAdder:g_HfA1.i_Y
i_C => halfAdder:g_HfA2.i_X
o_S <= halfAdder:g_HfA2.o_S
o_C <= org2:g_Or.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:13:RIPPI|halfAdder:g_HfA1
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:13:RIPPI|halfAdder:g_HfA1|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:13:RIPPI|halfAdder:g_HfA1|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:13:RIPPI|halfAdder:g_HfA2
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:13:RIPPI|halfAdder:g_HfA2|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:13:RIPPI|halfAdder:g_HfA2|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:13:RIPPI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:14:RIPPI
i_X => halfAdder:g_HfA1.i_X
i_Y => halfAdder:g_HfA1.i_Y
i_C => halfAdder:g_HfA2.i_X
o_S <= halfAdder:g_HfA2.o_S
o_C <= org2:g_Or.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:14:RIPPI|halfAdder:g_HfA1
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:14:RIPPI|halfAdder:g_HfA1|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:14:RIPPI|halfAdder:g_HfA1|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:14:RIPPI|halfAdder:g_HfA2
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:14:RIPPI|halfAdder:g_HfA2|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:14:RIPPI|halfAdder:g_HfA2|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:14:RIPPI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:15:RIPPI
i_X => halfAdder:g_HfA1.i_X
i_Y => halfAdder:g_HfA1.i_Y
i_C => halfAdder:g_HfA2.i_X
o_S <= halfAdder:g_HfA2.o_S
o_C <= org2:g_Or.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:15:RIPPI|halfAdder:g_HfA1
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:15:RIPPI|halfAdder:g_HfA1|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:15:RIPPI|halfAdder:g_HfA1|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:15:RIPPI|halfAdder:g_HfA2
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:15:RIPPI|halfAdder:g_HfA2|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:15:RIPPI|halfAdder:g_HfA2|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:15:RIPPI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:16:RIPPI
i_X => halfAdder:g_HfA1.i_X
i_Y => halfAdder:g_HfA1.i_Y
i_C => halfAdder:g_HfA2.i_X
o_S <= halfAdder:g_HfA2.o_S
o_C <= org2:g_Or.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:16:RIPPI|halfAdder:g_HfA1
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:16:RIPPI|halfAdder:g_HfA1|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:16:RIPPI|halfAdder:g_HfA1|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:16:RIPPI|halfAdder:g_HfA2
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:16:RIPPI|halfAdder:g_HfA2|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:16:RIPPI|halfAdder:g_HfA2|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:16:RIPPI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:17:RIPPI
i_X => halfAdder:g_HfA1.i_X
i_Y => halfAdder:g_HfA1.i_Y
i_C => halfAdder:g_HfA2.i_X
o_S <= halfAdder:g_HfA2.o_S
o_C <= org2:g_Or.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:17:RIPPI|halfAdder:g_HfA1
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:17:RIPPI|halfAdder:g_HfA1|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:17:RIPPI|halfAdder:g_HfA1|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:17:RIPPI|halfAdder:g_HfA2
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:17:RIPPI|halfAdder:g_HfA2|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:17:RIPPI|halfAdder:g_HfA2|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:17:RIPPI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:18:RIPPI
i_X => halfAdder:g_HfA1.i_X
i_Y => halfAdder:g_HfA1.i_Y
i_C => halfAdder:g_HfA2.i_X
o_S <= halfAdder:g_HfA2.o_S
o_C <= org2:g_Or.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:18:RIPPI|halfAdder:g_HfA1
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:18:RIPPI|halfAdder:g_HfA1|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:18:RIPPI|halfAdder:g_HfA1|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:18:RIPPI|halfAdder:g_HfA2
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:18:RIPPI|halfAdder:g_HfA2|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:18:RIPPI|halfAdder:g_HfA2|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:18:RIPPI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:19:RIPPI
i_X => halfAdder:g_HfA1.i_X
i_Y => halfAdder:g_HfA1.i_Y
i_C => halfAdder:g_HfA2.i_X
o_S <= halfAdder:g_HfA2.o_S
o_C <= org2:g_Or.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:19:RIPPI|halfAdder:g_HfA1
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:19:RIPPI|halfAdder:g_HfA1|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:19:RIPPI|halfAdder:g_HfA1|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:19:RIPPI|halfAdder:g_HfA2
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:19:RIPPI|halfAdder:g_HfA2|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:19:RIPPI|halfAdder:g_HfA2|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:19:RIPPI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:20:RIPPI
i_X => halfAdder:g_HfA1.i_X
i_Y => halfAdder:g_HfA1.i_Y
i_C => halfAdder:g_HfA2.i_X
o_S <= halfAdder:g_HfA2.o_S
o_C <= org2:g_Or.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:20:RIPPI|halfAdder:g_HfA1
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:20:RIPPI|halfAdder:g_HfA1|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:20:RIPPI|halfAdder:g_HfA1|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:20:RIPPI|halfAdder:g_HfA2
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:20:RIPPI|halfAdder:g_HfA2|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:20:RIPPI|halfAdder:g_HfA2|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:20:RIPPI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:21:RIPPI
i_X => halfAdder:g_HfA1.i_X
i_Y => halfAdder:g_HfA1.i_Y
i_C => halfAdder:g_HfA2.i_X
o_S <= halfAdder:g_HfA2.o_S
o_C <= org2:g_Or.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:21:RIPPI|halfAdder:g_HfA1
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:21:RIPPI|halfAdder:g_HfA1|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:21:RIPPI|halfAdder:g_HfA1|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:21:RIPPI|halfAdder:g_HfA2
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:21:RIPPI|halfAdder:g_HfA2|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:21:RIPPI|halfAdder:g_HfA2|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:21:RIPPI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:22:RIPPI
i_X => halfAdder:g_HfA1.i_X
i_Y => halfAdder:g_HfA1.i_Y
i_C => halfAdder:g_HfA2.i_X
o_S <= halfAdder:g_HfA2.o_S
o_C <= org2:g_Or.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:22:RIPPI|halfAdder:g_HfA1
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:22:RIPPI|halfAdder:g_HfA1|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:22:RIPPI|halfAdder:g_HfA1|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:22:RIPPI|halfAdder:g_HfA2
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:22:RIPPI|halfAdder:g_HfA2|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:22:RIPPI|halfAdder:g_HfA2|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:22:RIPPI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:23:RIPPI
i_X => halfAdder:g_HfA1.i_X
i_Y => halfAdder:g_HfA1.i_Y
i_C => halfAdder:g_HfA2.i_X
o_S <= halfAdder:g_HfA2.o_S
o_C <= org2:g_Or.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:23:RIPPI|halfAdder:g_HfA1
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:23:RIPPI|halfAdder:g_HfA1|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:23:RIPPI|halfAdder:g_HfA1|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:23:RIPPI|halfAdder:g_HfA2
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:23:RIPPI|halfAdder:g_HfA2|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:23:RIPPI|halfAdder:g_HfA2|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:23:RIPPI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:24:RIPPI
i_X => halfAdder:g_HfA1.i_X
i_Y => halfAdder:g_HfA1.i_Y
i_C => halfAdder:g_HfA2.i_X
o_S <= halfAdder:g_HfA2.o_S
o_C <= org2:g_Or.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:24:RIPPI|halfAdder:g_HfA1
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:24:RIPPI|halfAdder:g_HfA1|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:24:RIPPI|halfAdder:g_HfA1|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:24:RIPPI|halfAdder:g_HfA2
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:24:RIPPI|halfAdder:g_HfA2|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:24:RIPPI|halfAdder:g_HfA2|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:24:RIPPI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:25:RIPPI
i_X => halfAdder:g_HfA1.i_X
i_Y => halfAdder:g_HfA1.i_Y
i_C => halfAdder:g_HfA2.i_X
o_S <= halfAdder:g_HfA2.o_S
o_C <= org2:g_Or.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:25:RIPPI|halfAdder:g_HfA1
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:25:RIPPI|halfAdder:g_HfA1|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:25:RIPPI|halfAdder:g_HfA1|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:25:RIPPI|halfAdder:g_HfA2
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:25:RIPPI|halfAdder:g_HfA2|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:25:RIPPI|halfAdder:g_HfA2|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:25:RIPPI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:26:RIPPI
i_X => halfAdder:g_HfA1.i_X
i_Y => halfAdder:g_HfA1.i_Y
i_C => halfAdder:g_HfA2.i_X
o_S <= halfAdder:g_HfA2.o_S
o_C <= org2:g_Or.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:26:RIPPI|halfAdder:g_HfA1
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:26:RIPPI|halfAdder:g_HfA1|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:26:RIPPI|halfAdder:g_HfA1|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:26:RIPPI|halfAdder:g_HfA2
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:26:RIPPI|halfAdder:g_HfA2|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:26:RIPPI|halfAdder:g_HfA2|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:26:RIPPI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:27:RIPPI
i_X => halfAdder:g_HfA1.i_X
i_Y => halfAdder:g_HfA1.i_Y
i_C => halfAdder:g_HfA2.i_X
o_S <= halfAdder:g_HfA2.o_S
o_C <= org2:g_Or.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:27:RIPPI|halfAdder:g_HfA1
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:27:RIPPI|halfAdder:g_HfA1|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:27:RIPPI|halfAdder:g_HfA1|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:27:RIPPI|halfAdder:g_HfA2
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:27:RIPPI|halfAdder:g_HfA2|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:27:RIPPI|halfAdder:g_HfA2|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:27:RIPPI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:28:RIPPI
i_X => halfAdder:g_HfA1.i_X
i_Y => halfAdder:g_HfA1.i_Y
i_C => halfAdder:g_HfA2.i_X
o_S <= halfAdder:g_HfA2.o_S
o_C <= org2:g_Or.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:28:RIPPI|halfAdder:g_HfA1
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:28:RIPPI|halfAdder:g_HfA1|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:28:RIPPI|halfAdder:g_HfA1|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:28:RIPPI|halfAdder:g_HfA2
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:28:RIPPI|halfAdder:g_HfA2|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:28:RIPPI|halfAdder:g_HfA2|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:28:RIPPI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:29:RIPPI
i_X => halfAdder:g_HfA1.i_X
i_Y => halfAdder:g_HfA1.i_Y
i_C => halfAdder:g_HfA2.i_X
o_S <= halfAdder:g_HfA2.o_S
o_C <= org2:g_Or.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:29:RIPPI|halfAdder:g_HfA1
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:29:RIPPI|halfAdder:g_HfA1|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:29:RIPPI|halfAdder:g_HfA1|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:29:RIPPI|halfAdder:g_HfA2
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:29:RIPPI|halfAdder:g_HfA2|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:29:RIPPI|halfAdder:g_HfA2|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:29:RIPPI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:30:RIPPI
i_X => halfAdder:g_HfA1.i_X
i_Y => halfAdder:g_HfA1.i_Y
i_C => halfAdder:g_HfA2.i_X
o_S <= halfAdder:g_HfA2.o_S
o_C <= org2:g_Or.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:30:RIPPI|halfAdder:g_HfA1
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:30:RIPPI|halfAdder:g_HfA1|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:30:RIPPI|halfAdder:g_HfA1|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:30:RIPPI|halfAdder:g_HfA2
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:30:RIPPI|halfAdder:g_HfA2|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:30:RIPPI|halfAdder:g_HfA2|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:30:RIPPI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:31:RIPPI
i_X => halfAdder:g_HfA1.i_X
i_Y => halfAdder:g_HfA1.i_Y
i_C => halfAdder:g_HfA2.i_X
o_S <= halfAdder:g_HfA2.o_S
o_C <= org2:g_Or.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:31:RIPPI|halfAdder:g_HfA1
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:31:RIPPI|halfAdder:g_HfA1|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:31:RIPPI|halfAdder:g_HfA1|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:31:RIPPI|halfAdder:g_HfA2
i_X => xorg2:g_Xor.i_A
i_X => andg2:g_And2.i_A
i_Y => xorg2:g_Xor.i_B
i_Y => andg2:g_And2.i_B
o_S <= xorg2:g_Xor.o_F
o_C <= andg2:g_And2.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:31:RIPPI|halfAdder:g_HfA2|xorg2:g_Xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:31:RIPPI|halfAdder:g_HfA2|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|fullAdder:\G_NBit_Ripple:31:RIPPI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|rippleAdder_N:g_RipAdd|xorg2:XORI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|mux2t1_N:g_Mux
i_S => mux2t1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= mux2t1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2t1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2t1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2t1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2t1:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2t1:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2t1:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2t1:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2t1:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2t1:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2t1:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2t1:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2t1:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2t1:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2t1:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2t1:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux2t1:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux2t1:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux2t1:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux2t1:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux2t1:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux2t1:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux2t1:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux2t1:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux2t1:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux2t1:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux2t1:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux2t1:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux2t1:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux2t1:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux2t1:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux2t1:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|mux2t1_N:g_Mux|mux2t1:\G_NBit_MUX:0:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|mux2t1_N:g_Mux|mux2t1:\G_NBit_MUX:1:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|mux2t1_N:g_Mux|mux2t1:\G_NBit_MUX:2:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|mux2t1_N:g_Mux|mux2t1:\G_NBit_MUX:3:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|mux2t1_N:g_Mux|mux2t1:\G_NBit_MUX:4:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|mux2t1_N:g_Mux|mux2t1:\G_NBit_MUX:5:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|mux2t1_N:g_Mux|mux2t1:\G_NBit_MUX:6:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|mux2t1_N:g_Mux|mux2t1:\G_NBit_MUX:7:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|mux2t1_N:g_Mux|mux2t1:\G_NBit_MUX:8:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|mux2t1_N:g_Mux|mux2t1:\G_NBit_MUX:9:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|mux2t1_N:g_Mux|mux2t1:\G_NBit_MUX:10:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|mux2t1_N:g_Mux|mux2t1:\G_NBit_MUX:11:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|mux2t1_N:g_Mux|mux2t1:\G_NBit_MUX:12:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|mux2t1_N:g_Mux|mux2t1:\G_NBit_MUX:13:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|mux2t1_N:g_Mux|mux2t1:\G_NBit_MUX:14:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|mux2t1_N:g_Mux|mux2t1:\G_NBit_MUX:15:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|mux2t1_N:g_Mux|mux2t1:\G_NBit_MUX:16:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|mux2t1_N:g_Mux|mux2t1:\G_NBit_MUX:17:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|mux2t1_N:g_Mux|mux2t1:\G_NBit_MUX:18:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|mux2t1_N:g_Mux|mux2t1:\G_NBit_MUX:19:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|mux2t1_N:g_Mux|mux2t1:\G_NBit_MUX:20:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|mux2t1_N:g_Mux|mux2t1:\G_NBit_MUX:21:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|mux2t1_N:g_Mux|mux2t1:\G_NBit_MUX:22:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|mux2t1_N:g_Mux|mux2t1:\G_NBit_MUX:23:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|mux2t1_N:g_Mux|mux2t1:\G_NBit_MUX:24:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|mux2t1_N:g_Mux|mux2t1:\G_NBit_MUX:25:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|mux2t1_N:g_Mux|mux2t1:\G_NBit_MUX:26:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|mux2t1_N:g_Mux|mux2t1:\G_NBit_MUX:27:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|mux2t1_N:g_Mux|mux2t1:\G_NBit_MUX:28:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|mux2t1_N:g_Mux|mux2t1:\G_NBit_MUX:29:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|mux2t1_N:g_Mux|mux2t1:\G_NBit_MUX:30:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|mux2t1_N:g_Mux|mux2t1:\G_NBit_MUX:31:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|onesComp_N:HELP
i_A[0] => invg:G_NBit_INV:0:INVI.i_A
i_A[1] => invg:G_NBit_INV:1:INVI.i_A
i_A[2] => invg:G_NBit_INV:2:INVI.i_A
i_A[3] => invg:G_NBit_INV:3:INVI.i_A
i_A[4] => invg:G_NBit_INV:4:INVI.i_A
i_A[5] => invg:G_NBit_INV:5:INVI.i_A
i_A[6] => invg:G_NBit_INV:6:INVI.i_A
i_A[7] => invg:G_NBit_INV:7:INVI.i_A
i_A[8] => invg:G_NBit_INV:8:INVI.i_A
i_A[9] => invg:G_NBit_INV:9:INVI.i_A
i_A[10] => invg:G_NBit_INV:10:INVI.i_A
i_A[11] => invg:G_NBit_INV:11:INVI.i_A
i_A[12] => invg:G_NBit_INV:12:INVI.i_A
i_A[13] => invg:G_NBit_INV:13:INVI.i_A
i_A[14] => invg:G_NBit_INV:14:INVI.i_A
i_A[15] => invg:G_NBit_INV:15:INVI.i_A
i_A[16] => invg:G_NBit_INV:16:INVI.i_A
i_A[17] => invg:G_NBit_INV:17:INVI.i_A
i_A[18] => invg:G_NBit_INV:18:INVI.i_A
i_A[19] => invg:G_NBit_INV:19:INVI.i_A
i_A[20] => invg:G_NBit_INV:20:INVI.i_A
i_A[21] => invg:G_NBit_INV:21:INVI.i_A
i_A[22] => invg:G_NBit_INV:22:INVI.i_A
i_A[23] => invg:G_NBit_INV:23:INVI.i_A
i_A[24] => invg:G_NBit_INV:24:INVI.i_A
i_A[25] => invg:G_NBit_INV:25:INVI.i_A
i_A[26] => invg:G_NBit_INV:26:INVI.i_A
i_A[27] => invg:G_NBit_INV:27:INVI.i_A
i_A[28] => invg:G_NBit_INV:28:INVI.i_A
i_A[29] => invg:G_NBit_INV:29:INVI.i_A
i_A[30] => invg:G_NBit_INV:30:INVI.i_A
i_A[31] => invg:G_NBit_INV:31:INVI.i_A
o_F[0] <= invg:G_NBit_INV:0:INVI.o_F
o_F[1] <= invg:G_NBit_INV:1:INVI.o_F
o_F[2] <= invg:G_NBit_INV:2:INVI.o_F
o_F[3] <= invg:G_NBit_INV:3:INVI.o_F
o_F[4] <= invg:G_NBit_INV:4:INVI.o_F
o_F[5] <= invg:G_NBit_INV:5:INVI.o_F
o_F[6] <= invg:G_NBit_INV:6:INVI.o_F
o_F[7] <= invg:G_NBit_INV:7:INVI.o_F
o_F[8] <= invg:G_NBit_INV:8:INVI.o_F
o_F[9] <= invg:G_NBit_INV:9:INVI.o_F
o_F[10] <= invg:G_NBit_INV:10:INVI.o_F
o_F[11] <= invg:G_NBit_INV:11:INVI.o_F
o_F[12] <= invg:G_NBit_INV:12:INVI.o_F
o_F[13] <= invg:G_NBit_INV:13:INVI.o_F
o_F[14] <= invg:G_NBit_INV:14:INVI.o_F
o_F[15] <= invg:G_NBit_INV:15:INVI.o_F
o_F[16] <= invg:G_NBit_INV:16:INVI.o_F
o_F[17] <= invg:G_NBit_INV:17:INVI.o_F
o_F[18] <= invg:G_NBit_INV:18:INVI.o_F
o_F[19] <= invg:G_NBit_INV:19:INVI.o_F
o_F[20] <= invg:G_NBit_INV:20:INVI.o_F
o_F[21] <= invg:G_NBit_INV:21:INVI.o_F
o_F[22] <= invg:G_NBit_INV:22:INVI.o_F
o_F[23] <= invg:G_NBit_INV:23:INVI.o_F
o_F[24] <= invg:G_NBit_INV:24:INVI.o_F
o_F[25] <= invg:G_NBit_INV:25:INVI.o_F
o_F[26] <= invg:G_NBit_INV:26:INVI.o_F
o_F[27] <= invg:G_NBit_INV:27:INVI.o_F
o_F[28] <= invg:G_NBit_INV:28:INVI.o_F
o_F[29] <= invg:G_NBit_INV:29:INVI.o_F
o_F[30] <= invg:G_NBit_INV:30:INVI.o_F
o_F[31] <= invg:G_NBit_INV:31:INVI.o_F


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|onesComp_N:HELP|invg:\G_NBit_INV:0:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|onesComp_N:HELP|invg:\G_NBit_INV:1:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|onesComp_N:HELP|invg:\G_NBit_INV:2:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|onesComp_N:HELP|invg:\G_NBit_INV:3:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|onesComp_N:HELP|invg:\G_NBit_INV:4:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|onesComp_N:HELP|invg:\G_NBit_INV:5:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|onesComp_N:HELP|invg:\G_NBit_INV:6:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|onesComp_N:HELP|invg:\G_NBit_INV:7:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|onesComp_N:HELP|invg:\G_NBit_INV:8:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|onesComp_N:HELP|invg:\G_NBit_INV:9:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|onesComp_N:HELP|invg:\G_NBit_INV:10:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|onesComp_N:HELP|invg:\G_NBit_INV:11:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|onesComp_N:HELP|invg:\G_NBit_INV:12:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|onesComp_N:HELP|invg:\G_NBit_INV:13:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|onesComp_N:HELP|invg:\G_NBit_INV:14:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|onesComp_N:HELP|invg:\G_NBit_INV:15:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|onesComp_N:HELP|invg:\G_NBit_INV:16:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|onesComp_N:HELP|invg:\G_NBit_INV:17:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|onesComp_N:HELP|invg:\G_NBit_INV:18:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|onesComp_N:HELP|invg:\G_NBit_INV:19:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|onesComp_N:HELP|invg:\G_NBit_INV:20:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|onesComp_N:HELP|invg:\G_NBit_INV:21:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|onesComp_N:HELP|invg:\G_NBit_INV:22:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|onesComp_N:HELP|invg:\G_NBit_INV:23:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|onesComp_N:HELP|invg:\G_NBit_INV:24:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|onesComp_N:HELP|invg:\G_NBit_INV:25:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|onesComp_N:HELP|invg:\G_NBit_INV:26:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|onesComp_N:HELP|invg:\G_NBit_INV:27:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|onesComp_N:HELP|invg:\G_NBit_INV:28:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|onesComp_N:HELP|invg:\G_NBit_INV:29:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|onesComp_N:HELP|invg:\G_NBit_INV:30:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|AddSub_N:g_ADD4|onesComp_N:HELP|invg:\G_NBit_INV:31:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|mux2t1_N:g_RST
i_S => mux2t1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= mux2t1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2t1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2t1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2t1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2t1:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2t1:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2t1:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2t1:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2t1:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2t1:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2t1:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2t1:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2t1:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2t1:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2t1:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2t1:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux2t1:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux2t1:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux2t1:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux2t1:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux2t1:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux2t1:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux2t1:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux2t1:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux2t1:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux2t1:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux2t1:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux2t1:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux2t1:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux2t1:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux2t1:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux2t1:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|pc:X_PC|mux2t1_N:g_RST|mux2t1:\G_NBit_MUX:0:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|mux2t1_N:g_RST|mux2t1:\G_NBit_MUX:1:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|mux2t1_N:g_RST|mux2t1:\G_NBit_MUX:2:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|mux2t1_N:g_RST|mux2t1:\G_NBit_MUX:3:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|mux2t1_N:g_RST|mux2t1:\G_NBit_MUX:4:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|mux2t1_N:g_RST|mux2t1:\G_NBit_MUX:5:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|mux2t1_N:g_RST|mux2t1:\G_NBit_MUX:6:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|mux2t1_N:g_RST|mux2t1:\G_NBit_MUX:7:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|mux2t1_N:g_RST|mux2t1:\G_NBit_MUX:8:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|mux2t1_N:g_RST|mux2t1:\G_NBit_MUX:9:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|mux2t1_N:g_RST|mux2t1:\G_NBit_MUX:10:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|mux2t1_N:g_RST|mux2t1:\G_NBit_MUX:11:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|mux2t1_N:g_RST|mux2t1:\G_NBit_MUX:12:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|mux2t1_N:g_RST|mux2t1:\G_NBit_MUX:13:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|mux2t1_N:g_RST|mux2t1:\G_NBit_MUX:14:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|mux2t1_N:g_RST|mux2t1:\G_NBit_MUX:15:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|mux2t1_N:g_RST|mux2t1:\G_NBit_MUX:16:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|mux2t1_N:g_RST|mux2t1:\G_NBit_MUX:17:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|mux2t1_N:g_RST|mux2t1:\G_NBit_MUX:18:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|mux2t1_N:g_RST|mux2t1:\G_NBit_MUX:19:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|mux2t1_N:g_RST|mux2t1:\G_NBit_MUX:20:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|mux2t1_N:g_RST|mux2t1:\G_NBit_MUX:21:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|mux2t1_N:g_RST|mux2t1:\G_NBit_MUX:22:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|mux2t1_N:g_RST|mux2t1:\G_NBit_MUX:23:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|mux2t1_N:g_RST|mux2t1:\G_NBit_MUX:24:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|mux2t1_N:g_RST|mux2t1:\G_NBit_MUX:25:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|mux2t1_N:g_RST|mux2t1:\G_NBit_MUX:26:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|mux2t1_N:g_RST|mux2t1:\G_NBit_MUX:27:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|mux2t1_N:g_RST|mux2t1:\G_NBit_MUX:28:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|mux2t1_N:g_RST|mux2t1:\G_NBit_MUX:29:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|mux2t1_N:g_RST|mux2t1:\G_NBit_MUX:30:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc:X_PC|mux2t1_N:g_RST|mux2t1:\G_NBit_MUX:31:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Bit16_32:X_SignExtend
i_A[0] => o_O[0].DATAIN
i_A[1] => o_O[1].DATAIN
i_A[2] => o_O[2].DATAIN
i_A[3] => o_O[3].DATAIN
i_A[4] => o_O[4].DATAIN
i_A[5] => o_O[5].DATAIN
i_A[6] => o_O[6].DATAIN
i_A[7] => o_O[7].DATAIN
i_A[8] => o_O[8].DATAIN
i_A[9] => o_O[9].DATAIN
i_A[10] => o_O[10].DATAIN
i_A[11] => o_O[11].DATAIN
i_A[12] => o_O[12].DATAIN
i_A[13] => o_O[13].DATAIN
i_A[14] => o_O[14].DATAIN
i_A[15] => o_O.DATAB
i_A[15] => o_O.DATAB
i_A[15] => o_O.DATAB
i_A[15] => o_O.DATAB
i_A[15] => o_O.DATAB
i_A[15] => o_O.DATAB
i_A[15] => o_O.DATAB
i_A[15] => o_O.DATAB
i_A[15] => o_O.DATAB
i_A[15] => o_O.DATAB
i_A[15] => o_O.DATAB
i_A[15] => o_O.DATAB
i_A[15] => o_O.DATAB
i_A[15] => o_O.DATAB
i_A[15] => o_O.DATAB
i_A[15] => o_O.DATAB
i_A[15] => o_O[15].DATAIN
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O[0] <= i_A[0].DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= i_A[1].DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= i_A[2].DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= i_A[3].DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= i_A[4].DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= i_A[5].DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= i_A[6].DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= i_A[7].DB_MAX_OUTPUT_PORT_TYPE
o_O[8] <= i_A[8].DB_MAX_OUTPUT_PORT_TYPE
o_O[9] <= i_A[9].DB_MAX_OUTPUT_PORT_TYPE
o_O[10] <= i_A[10].DB_MAX_OUTPUT_PORT_TYPE
o_O[11] <= i_A[11].DB_MAX_OUTPUT_PORT_TYPE
o_O[12] <= i_A[12].DB_MAX_OUTPUT_PORT_TYPE
o_O[13] <= i_A[13].DB_MAX_OUTPUT_PORT_TYPE
o_O[14] <= i_A[14].DB_MAX_OUTPUT_PORT_TYPE
o_O[15] <= i_A[15].DB_MAX_OUTPUT_PORT_TYPE
o_O[16] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[17] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[18] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[19] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[20] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[21] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[22] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[23] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[24] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[25] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[26] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[27] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[28] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[29] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[30] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[31] <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_RegDest_RI
i_S => mux2t1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:4:MUXI.i_S
i_D0[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D0
i_D1[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D1
o_O[0] <= mux2t1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2t1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2t1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2t1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2t1:G_NBit_MUX:4:MUXI.o_O


|MIPS_Processor|mux2t1_N:X_MUX_RegDest_RI|mux2t1:\G_NBit_MUX:0:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_RegDest_RI|mux2t1:\G_NBit_MUX:1:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_RegDest_RI|mux2t1:\G_NBit_MUX:2:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_RegDest_RI|mux2t1:\G_NBit_MUX:3:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_RegDest_RI|mux2t1:\G_NBit_MUX:4:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_RegDest_JAL
i_S => mux2t1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:4:MUXI.i_S
i_D0[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D0
i_D1[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D1
o_O[0] <= mux2t1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2t1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2t1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2t1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2t1:G_NBit_MUX:4:MUXI.o_O


|MIPS_Processor|mux2t1_N:X_MUX_RegDest_JAL|mux2t1:\G_NBit_MUX:0:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_RegDest_JAL|mux2t1:\G_NBit_MUX:1:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_RegDest_JAL|mux2t1:\G_NBit_MUX:2:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_RegDest_JAL|mux2t1:\G_NBit_MUX:3:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_RegDest_JAL|mux2t1:\G_NBit_MUX:4:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_PcPlusFour
i_S => mux2t1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= mux2t1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2t1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2t1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2t1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2t1:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2t1:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2t1:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2t1:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2t1:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2t1:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2t1:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2t1:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2t1:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2t1:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2t1:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2t1:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux2t1:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux2t1:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux2t1:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux2t1:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux2t1:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux2t1:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux2t1:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux2t1:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux2t1:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux2t1:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux2t1:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux2t1:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux2t1:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux2t1:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux2t1:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux2t1:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_PcPlusFour|mux2t1:\G_NBit_MUX:0:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_PcPlusFour|mux2t1:\G_NBit_MUX:1:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_PcPlusFour|mux2t1:\G_NBit_MUX:2:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_PcPlusFour|mux2t1:\G_NBit_MUX:3:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_PcPlusFour|mux2t1:\G_NBit_MUX:4:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_PcPlusFour|mux2t1:\G_NBit_MUX:5:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_PcPlusFour|mux2t1:\G_NBit_MUX:6:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_PcPlusFour|mux2t1:\G_NBit_MUX:7:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_PcPlusFour|mux2t1:\G_NBit_MUX:8:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_PcPlusFour|mux2t1:\G_NBit_MUX:9:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_PcPlusFour|mux2t1:\G_NBit_MUX:10:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_PcPlusFour|mux2t1:\G_NBit_MUX:11:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_PcPlusFour|mux2t1:\G_NBit_MUX:12:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_PcPlusFour|mux2t1:\G_NBit_MUX:13:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_PcPlusFour|mux2t1:\G_NBit_MUX:14:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_PcPlusFour|mux2t1:\G_NBit_MUX:15:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_PcPlusFour|mux2t1:\G_NBit_MUX:16:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_PcPlusFour|mux2t1:\G_NBit_MUX:17:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_PcPlusFour|mux2t1:\G_NBit_MUX:18:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_PcPlusFour|mux2t1:\G_NBit_MUX:19:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_PcPlusFour|mux2t1:\G_NBit_MUX:20:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_PcPlusFour|mux2t1:\G_NBit_MUX:21:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_PcPlusFour|mux2t1:\G_NBit_MUX:22:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_PcPlusFour|mux2t1:\G_NBit_MUX:23:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_PcPlusFour|mux2t1:\G_NBit_MUX:24:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_PcPlusFour|mux2t1:\G_NBit_MUX:25:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_PcPlusFour|mux2t1:\G_NBit_MUX:26:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_PcPlusFour|mux2t1:\G_NBit_MUX:27:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_PcPlusFour|mux2t1:\G_NBit_MUX:28:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_PcPlusFour|mux2t1:\G_NBit_MUX:29:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_PcPlusFour|mux2t1:\G_NBit_MUX:30:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_PcPlusFour|mux2t1:\G_NBit_MUX:31:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_Movn
i_S => mux2t1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= mux2t1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2t1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2t1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2t1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2t1:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2t1:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2t1:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2t1:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2t1:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2t1:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2t1:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2t1:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2t1:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2t1:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2t1:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2t1:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux2t1:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux2t1:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux2t1:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux2t1:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux2t1:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux2t1:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux2t1:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux2t1:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux2t1:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux2t1:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux2t1:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux2t1:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux2t1:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux2t1:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux2t1:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux2t1:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_Movn|mux2t1:\G_NBit_MUX:0:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_Movn|mux2t1:\G_NBit_MUX:1:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_Movn|mux2t1:\G_NBit_MUX:2:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_Movn|mux2t1:\G_NBit_MUX:3:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_Movn|mux2t1:\G_NBit_MUX:4:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_Movn|mux2t1:\G_NBit_MUX:5:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_Movn|mux2t1:\G_NBit_MUX:6:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_Movn|mux2t1:\G_NBit_MUX:7:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_Movn|mux2t1:\G_NBit_MUX:8:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_Movn|mux2t1:\G_NBit_MUX:9:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_Movn|mux2t1:\G_NBit_MUX:10:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_Movn|mux2t1:\G_NBit_MUX:11:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_Movn|mux2t1:\G_NBit_MUX:12:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_Movn|mux2t1:\G_NBit_MUX:13:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_Movn|mux2t1:\G_NBit_MUX:14:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_Movn|mux2t1:\G_NBit_MUX:15:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_Movn|mux2t1:\G_NBit_MUX:16:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_Movn|mux2t1:\G_NBit_MUX:17:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_Movn|mux2t1:\G_NBit_MUX:18:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_Movn|mux2t1:\G_NBit_MUX:19:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_Movn|mux2t1:\G_NBit_MUX:20:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_Movn|mux2t1:\G_NBit_MUX:21:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_Movn|mux2t1:\G_NBit_MUX:22:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_Movn|mux2t1:\G_NBit_MUX:23:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_Movn|mux2t1:\G_NBit_MUX:24:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_Movn|mux2t1:\G_NBit_MUX:25:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_Movn|mux2t1:\G_NBit_MUX:26:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_Movn|mux2t1:\G_NBit_MUX:27:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_Movn|mux2t1:\G_NBit_MUX:28:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_Movn|mux2t1:\G_NBit_MUX:29:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_Movn|mux2t1:\G_NBit_MUX:30:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_Movn|mux2t1:\G_NBit_MUX:31:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_AluVsMem
i_S => mux2t1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= mux2t1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2t1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2t1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2t1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2t1:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2t1:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2t1:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2t1:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2t1:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2t1:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2t1:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2t1:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2t1:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2t1:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2t1:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2t1:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux2t1:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux2t1:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux2t1:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux2t1:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux2t1:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux2t1:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux2t1:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux2t1:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux2t1:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux2t1:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux2t1:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux2t1:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux2t1:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux2t1:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux2t1:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux2t1:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_AluVsMem|mux2t1:\G_NBit_MUX:0:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_AluVsMem|mux2t1:\G_NBit_MUX:1:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_AluVsMem|mux2t1:\G_NBit_MUX:2:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_AluVsMem|mux2t1:\G_NBit_MUX:3:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_AluVsMem|mux2t1:\G_NBit_MUX:4:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_AluVsMem|mux2t1:\G_NBit_MUX:5:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_AluVsMem|mux2t1:\G_NBit_MUX:6:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_AluVsMem|mux2t1:\G_NBit_MUX:7:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_AluVsMem|mux2t1:\G_NBit_MUX:8:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_AluVsMem|mux2t1:\G_NBit_MUX:9:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_AluVsMem|mux2t1:\G_NBit_MUX:10:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_AluVsMem|mux2t1:\G_NBit_MUX:11:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_AluVsMem|mux2t1:\G_NBit_MUX:12:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_AluVsMem|mux2t1:\G_NBit_MUX:13:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_AluVsMem|mux2t1:\G_NBit_MUX:14:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_AluVsMem|mux2t1:\G_NBit_MUX:15:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_AluVsMem|mux2t1:\G_NBit_MUX:16:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_AluVsMem|mux2t1:\G_NBit_MUX:17:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_AluVsMem|mux2t1:\G_NBit_MUX:18:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_AluVsMem|mux2t1:\G_NBit_MUX:19:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_AluVsMem|mux2t1:\G_NBit_MUX:20:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_AluVsMem|mux2t1:\G_NBit_MUX:21:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_AluVsMem|mux2t1:\G_NBit_MUX:22:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_AluVsMem|mux2t1:\G_NBit_MUX:23:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_AluVsMem|mux2t1:\G_NBit_MUX:24:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_AluVsMem|mux2t1:\G_NBit_MUX:25:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_AluVsMem|mux2t1:\G_NBit_MUX:26:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_AluVsMem|mux2t1:\G_NBit_MUX:27:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_AluVsMem|mux2t1:\G_NBit_MUX:28:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_AluVsMem|mux2t1:\G_NBit_MUX:29:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_AluVsMem|mux2t1:\G_NBit_MUX:30:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_WriteData_AluVsMem|mux2t1:\G_NBit_MUX:31:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_ImmediateVsRo2
i_S => mux2t1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= mux2t1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2t1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2t1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2t1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2t1:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2t1:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2t1:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2t1:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2t1:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2t1:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2t1:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2t1:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2t1:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2t1:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2t1:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2t1:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux2t1:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux2t1:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux2t1:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux2t1:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux2t1:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux2t1:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux2t1:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux2t1:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux2t1:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux2t1:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux2t1:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux2t1:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux2t1:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux2t1:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux2t1:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux2t1:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|mux2t1_N:X_MUX_ImmediateVsRo2|mux2t1:\G_NBit_MUX:0:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_ImmediateVsRo2|mux2t1:\G_NBit_MUX:1:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_ImmediateVsRo2|mux2t1:\G_NBit_MUX:2:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_ImmediateVsRo2|mux2t1:\G_NBit_MUX:3:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_ImmediateVsRo2|mux2t1:\G_NBit_MUX:4:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_ImmediateVsRo2|mux2t1:\G_NBit_MUX:5:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_ImmediateVsRo2|mux2t1:\G_NBit_MUX:6:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_ImmediateVsRo2|mux2t1:\G_NBit_MUX:7:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_ImmediateVsRo2|mux2t1:\G_NBit_MUX:8:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_ImmediateVsRo2|mux2t1:\G_NBit_MUX:9:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_ImmediateVsRo2|mux2t1:\G_NBit_MUX:10:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_ImmediateVsRo2|mux2t1:\G_NBit_MUX:11:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_ImmediateVsRo2|mux2t1:\G_NBit_MUX:12:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_ImmediateVsRo2|mux2t1:\G_NBit_MUX:13:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_ImmediateVsRo2|mux2t1:\G_NBit_MUX:14:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_ImmediateVsRo2|mux2t1:\G_NBit_MUX:15:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_ImmediateVsRo2|mux2t1:\G_NBit_MUX:16:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_ImmediateVsRo2|mux2t1:\G_NBit_MUX:17:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_ImmediateVsRo2|mux2t1:\G_NBit_MUX:18:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_ImmediateVsRo2|mux2t1:\G_NBit_MUX:19:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_ImmediateVsRo2|mux2t1:\G_NBit_MUX:20:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_ImmediateVsRo2|mux2t1:\G_NBit_MUX:21:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_ImmediateVsRo2|mux2t1:\G_NBit_MUX:22:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_ImmediateVsRo2|mux2t1:\G_NBit_MUX:23:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_ImmediateVsRo2|mux2t1:\G_NBit_MUX:24:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_ImmediateVsRo2|mux2t1:\G_NBit_MUX:25:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_ImmediateVsRo2|mux2t1:\G_NBit_MUX:26:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_ImmediateVsRo2|mux2t1:\G_NBit_MUX:27:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_ImmediateVsRo2|mux2t1:\G_NBit_MUX:28:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_ImmediateVsRo2|mux2t1:\G_NBit_MUX:29:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_ImmediateVsRo2|mux2t1:\G_NBit_MUX:30:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:X_MUX_ImmediateVsRo2|mux2t1:\G_NBit_MUX:31:MUXI
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1:X_MUX_WriteReg_Movn
i_D0 => s_A1.IN0
i_D1 => s_A2.IN0
i_S => s_A2.IN1
i_S => s_A1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


