{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1540853916541 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540853916555 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 29 18:58:36 2018 " "Processing started: Mon Oct 29 18:58:36 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540853916555 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853916555 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Acoustics -c Acoustics " "Command: quartus_map --read_settings_files=on --write_settings_files=off Acoustics -c Acoustics" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853916555 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "fifo_w128_156.qip " "Tcl Script File fifo_w128_156.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE fifo_w128_156.qip " "set_global_assignment -name QIP_FILE fifo_w128_156.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1540853923443 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1540853923443 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1540853930921 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1540853930922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acoustics.v 1 1 " "Found 1 design units, including 1 entities, in source file acoustics.v" { { "Info" "ISGN_ENTITY_NAME" "1 Acoustics " "Found entity 1: Acoustics" {  } { { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853953290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853953290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/master_pll/master_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/master_pll/master_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_pll_0002 " "Found entity 1: master_pll_0002" {  } { { "Megafunctions/master_pll/master_pll_0002.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/master_pll/master_pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853953311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853953311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/master_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file megafunctions/master_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 master_pll-rtl " "Found design unit 1: master_pll-rtl" {  } { { "Megafunctions/master_pll.vhd" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/master_pll.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853954397 ""} { "Info" "ISGN_ENTITY_NAME" "1 master_pll " "Found entity 1: master_pll" {  } { { "Megafunctions/master_pll.vhd" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/master_pll.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853954397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853954397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface " "Found entity 1: ddr3_interface" {  } { { "Megafunctions/ddr3_interface.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853954409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853954409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_0002 " "Found entity 1: ddr3_interface_0002" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_0002.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_0002.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853954432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853954432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_mm_interconnect_1 " "Found entity 1: ddr3_interface_mm_interconnect_1" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_mm_interconnect_1.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853954453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853954453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Megafunctions/ddr3_interface/altera_merlin_slave_translator.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853954467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853954467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Megafunctions/ddr3_interface/altera_merlin_master_translator.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853954481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853954481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "Megafunctions/ddr3_interface/altera_mem_if_dll_cyclonev.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853954492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853954492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "Megafunctions/ddr3_interface/altera_mem_if_oct_cyclonev.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853954502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853954502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "Megafunctions/ddr3_interface/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853954524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853954524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_dmaster.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_dmaster.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_dmaster " "Found entity 1: ddr3_interface_dmaster" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_dmaster.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_dmaster.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853954537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853954537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Megafunctions/ddr3_interface/altera_reset_controller.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853954549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853954549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Megafunctions/ddr3_interface/altera_reset_synchronizer.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853954564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853954564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_dmaster_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_dmaster_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_dmaster_p2b_adapter " "Found entity 1: ddr3_interface_dmaster_p2b_adapter" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_dmaster_p2b_adapter.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_dmaster_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853954575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853954575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_dmaster_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_dmaster_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_dmaster_b2p_adapter " "Found entity 1: ddr3_interface_dmaster_b2p_adapter" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_dmaster_b2p_adapter.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_dmaster_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853954586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853954586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file megafunctions/ddr3_interface/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "Megafunctions/ddr3_interface/altera_avalon_packets_to_master.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853954609 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "Megafunctions/ddr3_interface/altera_avalon_packets_to_master.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853954609 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "Megafunctions/ddr3_interface/altera_avalon_packets_to_master.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853954609 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "Megafunctions/ddr3_interface/altera_avalon_packets_to_master.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853954609 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "Megafunctions/ddr3_interface/altera_avalon_packets_to_master.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853954609 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "Megafunctions/ddr3_interface/altera_avalon_packets_to_master.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853954609 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "Megafunctions/ddr3_interface/altera_avalon_packets_to_master.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853954609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853954609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "Megafunctions/ddr3_interface/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853954623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853954623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "Megafunctions/ddr3_interface/altera_avalon_st_bytes_to_packets.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853954635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853954635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Megafunctions/ddr3_interface/altera_avalon_sc_fifo.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853954650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853954650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_dmaster_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_dmaster_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_dmaster_timing_adt " "Found entity 1: ddr3_interface_dmaster_timing_adt" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_dmaster_timing_adt.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_dmaster_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853954662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853954662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "Megafunctions/ddr3_interface/altera_avalon_st_jtag_interface.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853954676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853954676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file megafunctions/ddr3_interface/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "Megafunctions/ddr3_interface/altera_jtag_dc_streaming.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853954693 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "Megafunctions/ddr3_interface/altera_jtag_dc_streaming.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853954693 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "Megafunctions/ddr3_interface/altera_jtag_dc_streaming.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853954693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853954693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "Megafunctions/ddr3_interface/altera_jtag_sld_node.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853954706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853954706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "Megafunctions/ddr3_interface/altera_jtag_streaming.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853954721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853954721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "Megafunctions/ddr3_interface/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853954734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853954734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "Megafunctions/ddr3_interface/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853954747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853954747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "Megafunctions/ddr3_interface/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853954760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853954760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "Megafunctions/ddr3_interface/altera_avalon_st_idle_remover.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853954773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853954773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "Megafunctions/ddr3_interface/altera_avalon_st_idle_inserter.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853954788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853954788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "Megafunctions/ddr3_interface/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853954804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853954804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_s0.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_s0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_s0 " "Found entity 1: ddr3_interface_s0" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853954819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853954819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "Megafunctions/ddr3_interface/altera_avalon_mm_bridge.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853954833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853954833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v 3 3 " "Found 3 design units, including 3 entities, in source file megafunctions/ddr3_interface/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module " "Found entity 1: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module" {  } { { "Megafunctions/ddr3_interface/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853954860 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module " "Found entity 2: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module" {  } { { "Megafunctions/ddr3_interface/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853954860 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst " "Found entity 3: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst" {  } { { "Megafunctions/ddr3_interface/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853954860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853954860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench " "Found entity 1: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench" {  } { { "Megafunctions/ddr3_interface/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853954877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853954877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_mem_if_sequencer_mem_no_ifdef_params.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_mem_if_sequencer_mem_no_ifdef_params.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_mem_no_ifdef_params " "Found entity 1: altera_mem_if_sequencer_mem_no_ifdef_params" {  } { { "Megafunctions/ddr3_interface/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853954890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853954890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_mem_if_sequencer_rst.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_mem_if_sequencer_rst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_rst " "Found entity 1: altera_mem_if_sequencer_rst" {  } { { "Megafunctions/ddr3_interface/altera_mem_if_sequencer_rst.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_mem_if_sequencer_rst.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853954904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853954904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_mem_if_simple_avalon_mm_bridge.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_mem_if_simple_avalon_mm_bridge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_simple_avalon_mm_bridge " "Found entity 1: altera_mem_if_simple_avalon_mm_bridge" {  } { { "Megafunctions/ddr3_interface/altera_mem_if_simple_avalon_mm_bridge.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_mem_if_simple_avalon_mm_bridge.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853954920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853954920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file megafunctions/ddr3_interface/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Megafunctions/ddr3_interface/altera_merlin_arbitrator.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853954936 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Megafunctions/ddr3_interface/altera_merlin_arbitrator.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853954936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853954936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Megafunctions/ddr3_interface/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853954950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853954950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Megafunctions/ddr3_interface/altera_merlin_master_agent.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853954965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853954965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file megafunctions/ddr3_interface/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "Megafunctions/ddr3_interface/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853954981 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "Megafunctions/ddr3_interface/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853954981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853954981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Megafunctions/ddr3_interface/altera_merlin_slave_agent.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853955000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853955000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "Megafunctions/ddr3_interface/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853955023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853955023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_s0_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_s0_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_s0_irq_mapper " "Found entity 1: ddr3_interface_s0_irq_mapper" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_irq_mapper.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853955037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853955037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_s0_mm_interconnect_0 " "Found entity 1: ddr3_interface_s0_mm_interconnect_0" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853955061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853955061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_s0_mm_interconnect_0_avalon_st_adapter " "Found entity 1: ddr3_interface_s0_mm_interconnect_0_avalon_st_adapter" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853955076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853955076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: ddr3_interface_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853955089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853955089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_s0_mm_interconnect_0_cmd_demux " "Found entity 1: ddr3_interface_s0_mm_interconnect_0_cmd_demux" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853955103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853955103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_s0_mm_interconnect_0_cmd_demux_001 " "Found entity 1: ddr3_interface_s0_mm_interconnect_0_cmd_demux_001" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853955116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853955116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_s0_mm_interconnect_0_cmd_demux_002 " "Found entity 1: ddr3_interface_s0_mm_interconnect_0_cmd_demux_002" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853955130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853955130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_s0_mm_interconnect_0_cmd_mux " "Found entity 1: ddr3_interface_s0_mm_interconnect_0_cmd_mux" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853955144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853955144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_s0_mm_interconnect_0_cmd_mux_001 " "Found entity 1: ddr3_interface_s0_mm_interconnect_0_cmd_mux_001" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853955159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853955159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_s0_mm_interconnect_0_cmd_mux_003 " "Found entity 1: ddr3_interface_s0_mm_interconnect_0_cmd_mux_003" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_mux_003.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853955173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853955173 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ddr3_interface_s0_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at ddr3_interface_s0_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1540853955182 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ddr3_interface_s0_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at ddr3_interface_s0_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1540853955183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_s0_mm_interconnect_0_router_default_decode " "Found entity 1: ddr3_interface_s0_mm_interconnect_0_router_default_decode" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853955192 ""} { "Info" "ISGN_ENTITY_NAME" "2 ddr3_interface_s0_mm_interconnect_0_router " "Found entity 2: ddr3_interface_s0_mm_interconnect_0_router" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853955192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853955192 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ddr3_interface_s0_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at ddr3_interface_s0_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1540853955201 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ddr3_interface_s0_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at ddr3_interface_s0_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1540853955201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_s0_mm_interconnect_0_router_001_default_decode " "Found entity 1: ddr3_interface_s0_mm_interconnect_0_router_001_default_decode" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853955211 ""} { "Info" "ISGN_ENTITY_NAME" "2 ddr3_interface_s0_mm_interconnect_0_router_001 " "Found entity 2: ddr3_interface_s0_mm_interconnect_0_router_001" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853955211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853955211 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ddr3_interface_s0_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at ddr3_interface_s0_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1540853955220 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ddr3_interface_s0_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at ddr3_interface_s0_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1540853955222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_s0_mm_interconnect_0_router_002_default_decode " "Found entity 1: ddr3_interface_s0_mm_interconnect_0_router_002_default_decode" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853955232 ""} { "Info" "ISGN_ENTITY_NAME" "2 ddr3_interface_s0_mm_interconnect_0_router_002 " "Found entity 2: ddr3_interface_s0_mm_interconnect_0_router_002" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853955232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853955232 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ddr3_interface_s0_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at ddr3_interface_s0_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1540853955242 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ddr3_interface_s0_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at ddr3_interface_s0_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1540853955243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_s0_mm_interconnect_0_router_003_default_decode " "Found entity 1: ddr3_interface_s0_mm_interconnect_0_router_003_default_decode" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853955254 ""} { "Info" "ISGN_ENTITY_NAME" "2 ddr3_interface_s0_mm_interconnect_0_router_003 " "Found entity 2: ddr3_interface_s0_mm_interconnect_0_router_003" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853955254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853955254 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ddr3_interface_s0_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at ddr3_interface_s0_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1540853955263 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ddr3_interface_s0_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at ddr3_interface_s0_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1540853955264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_s0_mm_interconnect_0_router_004_default_decode " "Found entity 1: ddr3_interface_s0_mm_interconnect_0_router_004_default_decode" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853955274 ""} { "Info" "ISGN_ENTITY_NAME" "2 ddr3_interface_s0_mm_interconnect_0_router_004 " "Found entity 2: ddr3_interface_s0_mm_interconnect_0_router_004" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853955274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853955274 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ddr3_interface_s0_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at ddr3_interface_s0_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1540853955282 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ddr3_interface_s0_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at ddr3_interface_s0_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1540853955283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_s0_mm_interconnect_0_router_006_default_decode " "Found entity 1: ddr3_interface_s0_mm_interconnect_0_router_006_default_decode" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853955293 ""} { "Info" "ISGN_ENTITY_NAME" "2 ddr3_interface_s0_mm_interconnect_0_router_006 " "Found entity 2: ddr3_interface_s0_mm_interconnect_0_router_006" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853955293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853955293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_s0_mm_interconnect_0_rsp_demux_001 " "Found entity 1: ddr3_interface_s0_mm_interconnect_0_rsp_demux_001" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853955307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853955307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_s0_mm_interconnect_0_rsp_demux_003 " "Found entity 1: ddr3_interface_s0_mm_interconnect_0_rsp_demux_003" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_rsp_demux_003.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853955322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853955322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_s0_mm_interconnect_0_rsp_mux " "Found entity 1: ddr3_interface_s0_mm_interconnect_0_rsp_mux" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853955340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853955340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_s0_mm_interconnect_0_rsp_mux_001 " "Found entity 1: ddr3_interface_s0_mm_interconnect_0_rsp_mux_001" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853955358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853955358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_s0_mm_interconnect_0_rsp_mux_002 " "Found entity 1: ddr3_interface_s0_mm_interconnect_0_rsp_mux_002" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853955373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853955373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/sequencer_reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/sequencer_reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_reg_file " "Found entity 1: sequencer_reg_file" {  } { { "Megafunctions/ddr3_interface/sequencer_reg_file.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/sequencer_reg_file.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853955387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853955387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/sequencer_scc_acv_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/sequencer_scc_acv_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_acv_phase_decode " "Found entity 1: sequencer_scc_acv_phase_decode" {  } { { "Megafunctions/ddr3_interface/sequencer_scc_acv_phase_decode.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/sequencer_scc_acv_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853955403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853955403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/sequencer_scc_acv_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/sequencer_scc_acv_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_acv_wrapper " "Found entity 1: sequencer_scc_acv_wrapper" {  } { { "Megafunctions/ddr3_interface/sequencer_scc_acv_wrapper.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/sequencer_scc_acv_wrapper.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853955418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853955418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/sequencer_scc_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/sequencer_scc_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_mgr " "Found entity 1: sequencer_scc_mgr" {  } { { "Megafunctions/ddr3_interface/sequencer_scc_mgr.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/sequencer_scc_mgr.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853955453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853955453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/sequencer_scc_reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/sequencer_scc_reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_reg_file " "Found entity 1: sequencer_scc_reg_file" {  } { { "Megafunctions/ddr3_interface/sequencer_scc_reg_file.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/sequencer_scc_reg_file.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853955476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853955476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/sequencer_scc_siii_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/sequencer_scc_siii_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_siii_phase_decode " "Found entity 1: sequencer_scc_siii_phase_decode" {  } { { "Megafunctions/ddr3_interface/sequencer_scc_siii_phase_decode.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/sequencer_scc_siii_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853955500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853955500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/sequencer_scc_siii_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/sequencer_scc_siii_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_siii_wrapper " "Found entity 1: sequencer_scc_siii_wrapper" {  } { { "Megafunctions/ddr3_interface/sequencer_scc_siii_wrapper.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/sequencer_scc_siii_wrapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853955514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853955514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/sequencer_scc_sv_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/sequencer_scc_sv_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_sv_phase_decode " "Found entity 1: sequencer_scc_sv_phase_decode" {  } { { "Megafunctions/ddr3_interface/sequencer_scc_sv_phase_decode.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/sequencer_scc_sv_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853955530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853955530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/sequencer_scc_sv_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/sequencer_scc_sv_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_sv_wrapper " "Found entity 1: sequencer_scc_sv_wrapper" {  } { { "Megafunctions/ddr3_interface/sequencer_scc_sv_wrapper.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/sequencer_scc_sv_wrapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853955545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853955545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_p0_clock_pair_generator " "Found entity 1: ddr3_interface_p0_clock_pair_generator" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_p0_clock_pair_generator.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853955629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853955629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_p0_acv_hard_addr_cmd_pads " "Found entity 1: ddr3_interface_p0_acv_hard_addr_cmd_pads" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853955647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853955647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_p0_acv_hard_memphy " "Found entity 1: ddr3_interface_p0_acv_hard_memphy" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_memphy.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853955666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853955666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_p0_acv_ldc " "Found entity 1: ddr3_interface_p0_acv_ldc" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_p0_acv_ldc.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853955683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853955683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_p0_acv_hard_io_pads " "Found entity 1: ddr3_interface_p0_acv_hard_io_pads" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_io_pads.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853955700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853955700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_p0_generic_ddio " "Found entity 1: ddr3_interface_p0_generic_ddio" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_p0_generic_ddio.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853955716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853955716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_p0_reset " "Found entity 1: ddr3_interface_p0_reset" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_p0_reset.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853955732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853955732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_p0_reset_sync " "Found entity 1: ddr3_interface_p0_reset_sync" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_p0_reset_sync.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853955748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853955748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_p0_phy_csr " "Found entity 1: ddr3_interface_p0_phy_csr" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_p0_phy_csr.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853955764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853955764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_p0_iss_probe " "Found entity 1: ddr3_interface_p0_iss_probe" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_p0_iss_probe.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853955785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853955785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_p0 " "Found entity 1: ddr3_interface_p0" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_p0.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853955803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853955803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_p0_altdqdqs " "Found entity 1: ddr3_interface_p0_altdqdqs" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_p0_altdqdqs.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853955821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853955821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "Megafunctions/ddr3_interface/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853955847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853955847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_pll0.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_pll0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_pll0 " "Found entity 1: ddr3_interface_pll0" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_pll0.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_pll0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853955864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853955864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/oklibrary.vhd 5 2 " "Found 5 design units, including 2 entities, in source file megafunctions/oklibrary.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 okHost-archHost " "Found design unit 1: okHost-archHost" {  } { { "Megafunctions/okLibrary.vhd" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okLibrary.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853955876 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 okWireOR-archWireOR " "Found design unit 2: okWireOR-archWireOR" {  } { { "Megafunctions/okLibrary.vhd" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okLibrary.vhd" 140 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853955876 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 FRONTPANEL " "Found design unit 3: FRONTPANEL" {  } { { "Megafunctions/okLibrary.vhd" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okLibrary.vhd" 155 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853955876 ""} { "Info" "ISGN_ENTITY_NAME" "1 okHost " "Found entity 1: okHost" {  } { { "Megafunctions/okLibrary.vhd" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okLibrary.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853955876 ""} { "Info" "ISGN_ENTITY_NAME" "2 okWireOR " "Found entity 2: okWireOR" {  } { { "Megafunctions/okLibrary.vhd" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okLibrary.vhd" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853955876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853955876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/okhost.v 32 32 " "Found 32 design units, including 32 entities, in source file megafunctions/okhost.v" { { "Info" "ISGN_ENTITY_NAME" "1 okCore " "Found entity 1: okCore" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853958545 ""} { "Info" "ISGN_ENTITY_NAME" "2 okCoreHarness " "Found entity 2: okCoreHarness" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 601 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853958545 ""} { "Info" "ISGN_ENTITY_NAME" "3 ok_altera_pll " "Found entity 3: ok_altera_pll" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 630 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853958545 ""} { "Info" "ISGN_ENTITY_NAME" "4 ramb32x512 " "Found entity 4: ramb32x512" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 755 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853958545 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_w8_64_r8_64 " "Found entity 5: fifo_w8_64_r8_64" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 929 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853958545 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_chipid " "Found entity 6: altera_chipid" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 1059 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853958545 ""} { "Info" "ISGN_ENTITY_NAME" "7 altchip_id " "Found entity 7: altchip_id" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 1144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853958545 ""} { "Info" "ISGN_ENTITY_NAME" "8 okAuthenticate " "Found entity 8: okAuthenticate" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 1338 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853958545 ""} { "Info" "ISGN_ENTITY_NAME" "9 crypto_tok " "Found entity 9: crypto_tok" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 1646 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853958545 ""} { "Info" "ISGN_ENTITY_NAME" "10 crp " "Found entity 10: crp" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 1964 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853958545 ""} { "Info" "ISGN_ENTITY_NAME" "11 crypto_des " "Found entity 11: crypto_des" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 2034 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853958545 ""} { "Info" "ISGN_ENTITY_NAME" "12 key_selh " "Found entity 12: key_selh" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 2138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853958545 ""} { "Info" "ISGN_ENTITY_NAME" "13 sbox1 " "Found entity 13: sbox1" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 2595 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853958545 ""} { "Info" "ISGN_ENTITY_NAME" "14 sbox2 " "Found entity 14: sbox2" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 2709 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853958545 ""} { "Info" "ISGN_ENTITY_NAME" "15 sbox3 " "Found entity 15: sbox3" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 2823 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853958545 ""} { "Info" "ISGN_ENTITY_NAME" "16 sbox4 " "Found entity 16: sbox4" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 2937 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853958545 ""} { "Info" "ISGN_ENTITY_NAME" "17 sbox5 " "Found entity 17: sbox5" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 3051 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853958545 ""} { "Info" "ISGN_ENTITY_NAME" "18 sbox6 " "Found entity 18: sbox6" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 3165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853958545 ""} { "Info" "ISGN_ENTITY_NAME" "19 sbox7 " "Found entity 19: sbox7" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 3279 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853958545 ""} { "Info" "ISGN_ENTITY_NAME" "20 sbox8 " "Found entity 20: sbox8" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 3393 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853958545 ""} { "Info" "ISGN_ENTITY_NAME" "21 okNios_small " "Found entity 21: okNios_small" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 3477 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853958545 ""} { "Info" "ISGN_ENTITY_NAME" "22 altera_reset_controller " "Found entity 22: altera_reset_controller" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 3748 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853958545 ""} { "Info" "ISGN_ENTITY_NAME" "23 altera_reset_synchronizer " "Found entity 23: altera_reset_synchronizer" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 4049 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853958545 ""} { "Info" "ISGN_ENTITY_NAME" "24 okNios_small_mm_interconnect_0 " "Found entity 24: okNios_small_mm_interconnect_0" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 4121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853958545 ""} { "Info" "ISGN_ENTITY_NAME" "25 altera_avalon_sc_fifo " "Found entity 25: altera_avalon_sc_fifo" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 6308 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853958545 ""} { "Info" "ISGN_ENTITY_NAME" "26 okNios_small_nios_in_port " "Found entity 26: okNios_small_nios_in_port" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 7223 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853958545 ""} { "Info" "ISGN_ENTITY_NAME" "27 okNios_small_onchip_memory2_0 " "Found entity 27: okNios_small_onchip_memory2_0" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 7281 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853958545 ""} { "Info" "ISGN_ENTITY_NAME" "28 okNios_small_nios_out_port " "Found entity 28: okNios_small_nios_out_port" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 7366 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853958545 ""} { "Info" "ISGN_ENTITY_NAME" "29 okNios_small_nios2_qsys_0_register_bank_a_module " "Found entity 29: okNios_small_nios2_qsys_0_register_bank_a_module" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 7432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853958545 ""} { "Info" "ISGN_ENTITY_NAME" "30 okNios_small_nios2_qsys_0_register_bank_b_module " "Found entity 30: okNios_small_nios2_qsys_0_register_bank_b_module" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 7497 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853958545 ""} { "Info" "ISGN_ENTITY_NAME" "31 okNios_small_nios2_qsys_0 " "Found entity 31: okNios_small_nios2_qsys_0" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 7562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853958545 ""} { "Info" "ISGN_ENTITY_NAME" "32 okNios_small_nios2_qsys_0_test_bench " "Found entity 32: okNios_small_nios2_qsys_0_test_bench" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 10035 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853958545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853958545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/okhost.sv 16 16 " "Found 16 design units, including 16 entities, in source file megafunctions/okhost.sv" { { "Info" "ISGN_ENTITY_NAME" "1 okNios_small_irq_mapper " "Found entity 1: okNios_small_irq_mapper" {  } { { "Megafunctions/okHost.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853959264 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arbitrator " "Found entity 2: altera_merlin_arbitrator" {  } { { "Megafunctions/okHost.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.sv" 161 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853959264 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_arb_adder " "Found entity 3: altera_merlin_arb_adder" {  } { { "Megafunctions/okHost.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.sv" 286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853959264 ""} { "Info" "ISGN_ENTITY_NAME" "4 okNios_small_mm_interconnect_0_rsp_mux " "Found entity 4: okNios_small_mm_interconnect_0_rsp_mux" {  } { { "Megafunctions/okHost.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.sv" 368 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853959264 ""} { "Info" "ISGN_ENTITY_NAME" "5 okNios_small_mm_interconnect_0_rsp_demux " "Found entity 5: okNios_small_mm_interconnect_0_rsp_demux" {  } { { "Megafunctions/okHost.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.sv" 763 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853959264 ""} { "Info" "ISGN_ENTITY_NAME" "6 okNios_small_mm_interconnect_0_cmd_mux " "Found entity 6: okNios_small_mm_interconnect_0_cmd_mux" {  } { { "Megafunctions/okHost.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.sv" 874 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853959264 ""} { "Info" "ISGN_ENTITY_NAME" "7 okNios_small_mm_interconnect_0_cmd_demux " "Found entity 7: okNios_small_mm_interconnect_0_cmd_demux" {  } { { "Megafunctions/okHost.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.sv" 1186 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853959264 ""} { "Info" "ISGN_ENTITY_NAME" "8 okNios_small_mm_interconnect_0_router_002_default_decode " "Found entity 8: okNios_small_mm_interconnect_0_router_002_default_decode" {  } { { "Megafunctions/okHost.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.sv" 1349 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853959264 ""} { "Info" "ISGN_ENTITY_NAME" "9 okNios_small_mm_interconnect_0_router_002 " "Found entity 9: okNios_small_mm_interconnect_0_router_002" {  } { { "Megafunctions/okHost.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.sv" 1390 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853959264 ""} { "Info" "ISGN_ENTITY_NAME" "10 okNios_small_mm_interconnect_0_router_default_decode " "Found entity 10: okNios_small_mm_interconnect_0_router_default_decode" {  } { { "Megafunctions/okHost.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.sv" 1575 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853959264 ""} { "Info" "ISGN_ENTITY_NAME" "11 okNios_small_mm_interconnect_0_router " "Found entity 11: okNios_small_mm_interconnect_0_router" {  } { { "Megafunctions/okHost.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.sv" 1616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853959264 ""} { "Info" "ISGN_ENTITY_NAME" "12 altera_merlin_slave_agent " "Found entity 12: altera_merlin_slave_agent" {  } { { "Megafunctions/okHost.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.sv" 1819 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853959264 ""} { "Info" "ISGN_ENTITY_NAME" "13 altera_merlin_burst_uncompressor " "Found entity 13: altera_merlin_burst_uncompressor" {  } { { "Megafunctions/okHost.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.sv" 2435 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853959264 ""} { "Info" "ISGN_ENTITY_NAME" "14 altera_merlin_master_agent " "Found entity 14: altera_merlin_master_agent" {  } { { "Megafunctions/okHost.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.sv" 2719 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853959264 ""} { "Info" "ISGN_ENTITY_NAME" "15 altera_merlin_slave_translator " "Found entity 15: altera_merlin_slave_translator" {  } { { "Megafunctions/okHost.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.sv" 3039 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853959264 ""} { "Info" "ISGN_ENTITY_NAME" "16 altera_merlin_master_translator " "Found entity 16: altera_merlin_master_translator" {  } { { "Megafunctions/okHost.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.sv" 3566 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853959264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853959264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/okendpoints.v 10 10 " "Found 10 design units, including 10 entities, in source file megafunctions/okendpoints.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_reset " "Found entity 1: sync_reset" {  } { { "Megafunctions/okEndpoints.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okEndpoints.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853959616 ""} { "Info" "ISGN_ENTITY_NAME" "2 okWireOut " "Found entity 2: okWireOut" {  } { { "Megafunctions/okEndpoints.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okEndpoints.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853959616 ""} { "Info" "ISGN_ENTITY_NAME" "3 okWireIn " "Found entity 3: okWireIn" {  } { { "Megafunctions/okEndpoints.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okEndpoints.v" 124 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853959616 ""} { "Info" "ISGN_ENTITY_NAME" "4 okTriggerOut " "Found entity 4: okTriggerOut" {  } { { "Megafunctions/okEndpoints.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okEndpoints.v" 212 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853959616 ""} { "Info" "ISGN_ENTITY_NAME" "5 okTriggerIn " "Found entity 5: okTriggerIn" {  } { { "Megafunctions/okEndpoints.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okEndpoints.v" 334 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853959616 ""} { "Info" "ISGN_ENTITY_NAME" "6 okRegisterBridge " "Found entity 6: okRegisterBridge" {  } { { "Megafunctions/okEndpoints.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okEndpoints.v" 432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853959616 ""} { "Info" "ISGN_ENTITY_NAME" "7 okPipeOut " "Found entity 7: okPipeOut" {  } { { "Megafunctions/okEndpoints.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okEndpoints.v" 522 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853959616 ""} { "Info" "ISGN_ENTITY_NAME" "8 okPipeIn " "Found entity 8: okPipeIn" {  } { { "Megafunctions/okEndpoints.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okEndpoints.v" 603 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853959616 ""} { "Info" "ISGN_ENTITY_NAME" "9 okBTPipeOut " "Found entity 9: okBTPipeOut" {  } { { "Megafunctions/okEndpoints.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okEndpoints.v" 695 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853959616 ""} { "Info" "ISGN_ENTITY_NAME" "10 okBTPipeIn " "Found entity 10: okBTPipeIn" {  } { { "Megafunctions/okEndpoints.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okEndpoints.v" 779 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853959616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853959616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/mem_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/mem_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_pll_0002 " "Found entity 1: mem_pll_0002" {  } { { "Megafunctions/mem_pll_0002.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/mem_pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853959639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853959639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/mem_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/mem_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_pll " "Found entity 1: mem_pll" {  } { { "Megafunctions/mem_pll.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/mem_pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853959663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853959663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/fifo_w128_256_r32_1024.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/fifo_w128_256_r32_1024.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_w128_256_r32_1024 " "Found entity 1: fifo_w128_256_r32_1024" {  } { { "Megafunctions/fifo_w128_256_r32_1024.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/fifo_w128_256_r32_1024.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853959684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853959684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_test.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_test " "Found entity 1: ddr3_test" {  } { { "ddr3_test.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/ddr3_test.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853959702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853959702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/fifo_w128_256.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/fifo_w128_256.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_w128_256 " "Found entity 1: fifo_w128_256" {  } { { "Megafunctions/fifo_w128_256.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/fifo_w128_256.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540853959727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853959727 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "store_fifo_write Acoustics.v(172) " "Verilog HDL Procedural Assignment error at Acoustics.v(172): object \"store_fifo_write\" on left-hand side of assignment must have a variable data type" {  } { { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 172 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1540853959730 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "store_fifo_write Acoustics.v(181) " "Verilog HDL Procedural Assignment error at Acoustics.v(181): object \"store_fifo_write\" on left-hand side of assignment must have a variable data type" {  } { { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 181 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1540853959731 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.map.smsg " "Generated suppressed messages file C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853960031 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4926 " "Peak virtual memory: 4926 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540853961237 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct 29 18:59:21 2018 " "Processing ended: Mon Oct 29 18:59:21 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540853961237 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:45 " "Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540853961237 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:12 " "Total CPU time (on all processors): 00:01:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540853961237 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540853961237 ""}
