

================================================================
== Vitis HLS Report for 'overlay_fea_Pipeline_Loop_kur'
================================================================
* Date:           Tue Mar 26 17:24:07 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        sqi_ap
* Solution:       solution_SQIs (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    10017|    10017|  0.100 ms|  0.100 ms|  10017|  10017|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop_kur  |    10015|    10015|        21|          5|          1|  2000|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 21


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 1
  Pipeline-0 : II = 5, D = 21, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.11>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%m2 = alloca i32 1"   --->   Operation 24 'alloca' 'm2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%m4 = alloca i32 1"   --->   Operation 25 'alloca' 'm4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 26 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%div_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %div_i_i"   --->   Operation 27 'read' 'div_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln1_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %trunc_ln1"   --->   Operation 28 'read' 'trunc_ln1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln0 = store i31 0, i31 %j"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %m4"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %m2"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 32 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%j_1 = load i31 %j" [feature.c:26]   --->   Operation 33 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 34 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (2.47ns)   --->   "%icmp_ln26 = icmp_eq  i31 %j_1, i31 %trunc_ln1_read" [feature.c:26]   --->   Operation 35 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (2.52ns)   --->   "%add_ln26 = add i31 %j_1, i31 1" [feature.c:26]   --->   Operation 36 'add' 'add_ln26' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %.split, void %ksqi_calc.exit.loopexit.exitStub" [feature.c:26]   --->   Operation 37 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%j_cast = zext i31 %j_1" [feature.c:26]   --->   Operation 38 'zext' 'j_cast' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%buff_addr = getelementptr i32 %buff, i64 0, i64 %j_cast" [feature.c:29]   --->   Operation 39 'getelementptr' 'buff_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 40 [2/2] (3.25ns)   --->   "%buff_load = load i11 %buff_addr" [feature.c:29]   --->   Operation 40 'load' 'buff_load' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2000> <RAM>
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln26 = store i31 %add_ln26, i31 %j" [feature.c:26]   --->   Operation 41 'store' 'store_ln26' <Predicate = (!icmp_ln26)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 42 [1/2] (3.25ns)   --->   "%buff_load = load i11 %buff_addr" [feature.c:29]   --->   Operation 42 'load' 'buff_load' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2000> <RAM>

State 3 <SV = 2> <Delay = 7.25>
ST_3 : Operation 43 [5/5] (7.25ns)   --->   "%tmp = fsub i32 %buff_load, i32 %div_i_i_read" [feature.c:29]   --->   Operation 43 'fsub' 'tmp' <Predicate = (!icmp_ln26)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.25>
ST_4 : Operation 44 [4/5] (7.25ns)   --->   "%tmp = fsub i32 %buff_load, i32 %div_i_i_read" [feature.c:29]   --->   Operation 44 'fsub' 'tmp' <Predicate = (!icmp_ln26)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.25>
ST_5 : Operation 45 [3/5] (7.25ns)   --->   "%tmp = fsub i32 %buff_load, i32 %div_i_i_read" [feature.c:29]   --->   Operation 45 'fsub' 'tmp' <Predicate = (!icmp_ln26)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.25>
ST_6 : Operation 46 [2/5] (7.25ns)   --->   "%tmp = fsub i32 %buff_load, i32 %div_i_i_read" [feature.c:29]   --->   Operation 46 'fsub' 'tmp' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 47 [1/5] (7.25ns)   --->   "%tmp = fsub i32 %buff_load, i32 %div_i_i_read" [feature.c:29]   --->   Operation 47 'fsub' 'tmp' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.70>
ST_8 : Operation 48 [4/4] (5.70ns)   --->   "%tmp2 = fmul i32 %tmp, i32 %tmp" [feature.c:30]   --->   Operation 48 'fmul' 'tmp2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.70>
ST_9 : Operation 49 [3/4] (5.70ns)   --->   "%tmp2 = fmul i32 %tmp, i32 %tmp" [feature.c:30]   --->   Operation 49 'fmul' 'tmp2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.70>
ST_10 : Operation 50 [2/4] (5.70ns)   --->   "%tmp2 = fmul i32 %tmp, i32 %tmp" [feature.c:30]   --->   Operation 50 'fmul' 'tmp2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.70>
ST_11 : Operation 51 [1/4] (5.70ns)   --->   "%tmp2 = fmul i32 %tmp, i32 %tmp" [feature.c:30]   --->   Operation 51 'fmul' 'tmp2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 52 [1/1] (0.00ns)   --->   "%m2_load = load i32 %m2" [feature.c:31]   --->   Operation 52 'load' 'm2_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 53 [5/5] (7.25ns)   --->   "%m2_1 = fadd i32 %m2_load, i32 %tmp2" [feature.c:31]   --->   Operation 53 'fadd' 'm2_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 54 [4/4] (5.70ns)   --->   "%mul1_i = fmul i32 %tmp2, i32 %tmp2" [feature.c:32]   --->   Operation 54 'fmul' 'mul1_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 55 [4/5] (7.25ns)   --->   "%m2_1 = fadd i32 %m2_load, i32 %tmp2" [feature.c:31]   --->   Operation 55 'fadd' 'm2_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 56 [3/4] (5.70ns)   --->   "%mul1_i = fmul i32 %tmp2, i32 %tmp2" [feature.c:32]   --->   Operation 56 'fmul' 'mul1_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 57 [3/5] (7.25ns)   --->   "%m2_1 = fadd i32 %m2_load, i32 %tmp2" [feature.c:31]   --->   Operation 57 'fadd' 'm2_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 58 [2/4] (5.70ns)   --->   "%mul1_i = fmul i32 %tmp2, i32 %tmp2" [feature.c:32]   --->   Operation 58 'fmul' 'mul1_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 59 [2/5] (7.25ns)   --->   "%m2_1 = fadd i32 %m2_load, i32 %tmp2" [feature.c:31]   --->   Operation 59 'fadd' 'm2_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 60 [1/4] (5.70ns)   --->   "%mul1_i = fmul i32 %tmp2, i32 %tmp2" [feature.c:32]   --->   Operation 60 'fmul' 'mul1_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 61 [1/1] (0.00ns)   --->   "%m4_load = load i32 %m4" [feature.c:32]   --->   Operation 61 'load' 'm4_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 62 [1/5] (7.25ns)   --->   "%m2_1 = fadd i32 %m2_load, i32 %tmp2" [feature.c:31]   --->   Operation 62 'fadd' 'm2_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 63 [5/5] (7.25ns)   --->   "%m4_1 = fadd i32 %m4_load, i32 %mul1_i" [feature.c:32]   --->   Operation 63 'fadd' 'm4_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 73 [1/1] (0.00ns)   --->   "%m2_load_1 = load i32 %m2"   --->   Operation 73 'load' 'm2_load_1' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_16 : Operation 74 [1/1] (0.00ns)   --->   "%m4_load_1 = load i32 %m4"   --->   Operation 74 'load' 'm4_load_1' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_16 : Operation 75 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %m4_out, i32 %m4_load_1"   --->   Operation 75 'write' 'write_ln0' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_16 : Operation 76 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %m2_out, i32 %m2_load_1"   --->   Operation 76 'write' 'write_ln0' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_16 : Operation 77 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 77 'ret' 'ret_ln0' <Predicate = (icmp_ln26)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 64 [4/5] (7.25ns)   --->   "%m4_1 = fadd i32 %m4_load, i32 %mul1_i" [feature.c:32]   --->   Operation 64 'fadd' 'm4_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 65 [1/1] (1.58ns)   --->   "%store_ln31 = store i32 %m2_1, i32 %m2" [feature.c:31]   --->   Operation 65 'store' 'store_ln31' <Predicate = true> <Delay = 1.58>

State 18 <SV = 17> <Delay = 7.25>
ST_18 : Operation 66 [3/5] (7.25ns)   --->   "%m4_1 = fadd i32 %m4_load, i32 %mul1_i" [feature.c:32]   --->   Operation 66 'fadd' 'm4_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.25>
ST_19 : Operation 67 [2/5] (7.25ns)   --->   "%m4_1 = fadd i32 %m4_load, i32 %mul1_i" [feature.c:32]   --->   Operation 67 'fadd' 'm4_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.25>
ST_20 : Operation 68 [1/5] (7.25ns)   --->   "%m4_1 = fadd i32 %m4_load, i32 %mul1_i" [feature.c:32]   --->   Operation 68 'fadd' 'm4_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.58>
ST_21 : Operation 69 [1/1] (0.00ns)   --->   "%speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2000, i64 2000, i64 2000" [feature.c:22]   --->   Operation 69 'speclooptripcount' 'speclooptripcount_ln22' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 70 [1/1] (0.00ns)   --->   "%specloopname_ln22 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [feature.c:22]   --->   Operation 70 'specloopname' 'specloopname_ln22' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 71 [1/1] (1.58ns)   --->   "%store_ln32 = store i32 %m4_1, i32 %m4" [feature.c:32]   --->   Operation 71 'store' 'store_ln32' <Predicate = true> <Delay = 1.58>
ST_21 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 72 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ trunc_ln1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buff]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ div_i_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m4_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ m2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
m2                     (alloca           ) [ 0111111111111111110000]
m4                     (alloca           ) [ 0111111111111111111111]
j                      (alloca           ) [ 0100000000000000000000]
div_i_i_read           (read             ) [ 0111111100000000000000]
trunc_ln1_read         (read             ) [ 0000000000000000000000]
store_ln0              (store            ) [ 0000000000000000000000]
store_ln0              (store            ) [ 0000000000000000000000]
store_ln0              (store            ) [ 0000000000000000000000]
br_ln0                 (br               ) [ 0000000000000000000000]
j_1                    (load             ) [ 0000000000000000000000]
specpipeline_ln0       (specpipeline     ) [ 0000000000000000000000]
icmp_ln26              (icmp             ) [ 0111111111111111100000]
add_ln26               (add              ) [ 0000000000000000000000]
br_ln26                (br               ) [ 0000000000000000000000]
j_cast                 (zext             ) [ 0000000000000000000000]
buff_addr              (getelementptr    ) [ 0010000000000000000000]
store_ln26             (store            ) [ 0000000000000000000000]
buff_load              (load             ) [ 0111111100000000000000]
tmp                    (fsub             ) [ 0101110011110000000000]
tmp2                   (fmul             ) [ 0111110000001111100000]
m2_load                (load             ) [ 0101110000000111100000]
mul1_i                 (fmul             ) [ 0111110000000000111110]
m4_load                (load             ) [ 0011110000000000011110]
m2_1                   (fadd             ) [ 0010000000000000010000]
store_ln31             (store            ) [ 0000000000000000000000]
m4_1                   (fadd             ) [ 0100000000000000000001]
speclooptripcount_ln22 (speclooptripcount) [ 0000000000000000000000]
specloopname_ln22      (specloopname     ) [ 0000000000000000000000]
store_ln32             (store            ) [ 0000000000000000000000]
br_ln0                 (br               ) [ 0000000000000000000000]
m2_load_1              (load             ) [ 0000000000000000000000]
m4_load_1              (load             ) [ 0000000000000000000000]
write_ln0              (write            ) [ 0000000000000000000000]
write_ln0              (write            ) [ 0000000000000000000000]
ret_ln0                (ret              ) [ 0000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="trunc_ln1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="buff">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="div_i_i">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="div_i_i"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="m4_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m4_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="m2_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m2_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="m2_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m2/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="m4_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m4/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="j_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="div_i_i_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="div_i_i_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="trunc_ln1_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="31" slack="0"/>
<pin id="62" dir="0" index="1" bw="31" slack="0"/>
<pin id="63" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln1_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="write_ln0_write_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="0" index="2" bw="32" slack="0"/>
<pin id="70" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/16 "/>
</bind>
</comp>

<comp id="73" class="1004" name="write_ln0_write_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="0" slack="0"/>
<pin id="75" dir="0" index="1" bw="32" slack="0"/>
<pin id="76" dir="0" index="2" bw="32" slack="0"/>
<pin id="77" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/16 "/>
</bind>
</comp>

<comp id="80" class="1004" name="buff_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="31" slack="0"/>
<pin id="84" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_addr/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="11" slack="0"/>
<pin id="89" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="90" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_load/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="1"/>
<pin id="96" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="tmp/3 m2_1/12 m4_1/16 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="1"/>
<pin id="99" dir="0" index="1" bw="32" slack="1"/>
<pin id="100" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp2/8 mul1_i/12 "/>
</bind>
</comp>

<comp id="101" class="1005" name="reg_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="1"/>
<pin id="103" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp m2_1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="store_ln0_store_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="0"/>
<pin id="109" dir="0" index="1" bw="31" slack="0"/>
<pin id="110" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="store_ln0_store_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="store_ln0_store_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="0" index="1" bw="32" slack="0"/>
<pin id="120" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="j_1_load_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="31" slack="0"/>
<pin id="124" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="icmp_ln26_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="31" slack="0"/>
<pin id="127" dir="0" index="1" bw="31" slack="0"/>
<pin id="128" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="add_ln26_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="31" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="j_cast_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="31" slack="0"/>
<pin id="139" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln26_store_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="31" slack="0"/>
<pin id="144" dir="0" index="1" bw="31" slack="0"/>
<pin id="145" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="m2_load_load_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="11"/>
<pin id="149" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m2_load/12 "/>
</bind>
</comp>

<comp id="151" class="1004" name="m4_load_load_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="15"/>
<pin id="153" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m4_load/16 "/>
</bind>
</comp>

<comp id="155" class="1004" name="store_ln31_store_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="1"/>
<pin id="157" dir="0" index="1" bw="32" slack="16"/>
<pin id="158" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/17 "/>
</bind>
</comp>

<comp id="160" class="1004" name="store_ln32_store_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="1"/>
<pin id="162" dir="0" index="1" bw="32" slack="20"/>
<pin id="163" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/21 "/>
</bind>
</comp>

<comp id="164" class="1004" name="m2_load_1_load_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="15"/>
<pin id="166" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m2_load_1/16 "/>
</bind>
</comp>

<comp id="168" class="1004" name="m4_load_1_load_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="15"/>
<pin id="170" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m4_load_1/16 "/>
</bind>
</comp>

<comp id="172" class="1005" name="m2_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="m2 "/>
</bind>
</comp>

<comp id="180" class="1005" name="m4_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="m4 "/>
</bind>
</comp>

<comp id="188" class="1005" name="j_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="31" slack="0"/>
<pin id="190" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="195" class="1005" name="div_i_i_read_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="2"/>
<pin id="197" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="div_i_i_read "/>
</bind>
</comp>

<comp id="200" class="1005" name="icmp_ln26_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="1"/>
<pin id="202" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln26 "/>
</bind>
</comp>

<comp id="204" class="1005" name="buff_addr_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="11" slack="1"/>
<pin id="206" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="buff_addr "/>
</bind>
</comp>

<comp id="209" class="1005" name="buff_load_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="1"/>
<pin id="211" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buff_load "/>
</bind>
</comp>

<comp id="214" class="1005" name="tmp2_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="1"/>
<pin id="216" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

<comp id="221" class="1005" name="m2_load_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="1"/>
<pin id="223" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="m2_load "/>
</bind>
</comp>

<comp id="226" class="1005" name="mul1_i_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="1"/>
<pin id="228" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul1_i "/>
</bind>
</comp>

<comp id="231" class="1005" name="m4_load_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="1"/>
<pin id="233" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="m4_load "/>
</bind>
</comp>

<comp id="236" class="1005" name="m4_1_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="1"/>
<pin id="238" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="m4_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="10" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="10" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="10" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="58"><net_src comp="12" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="14" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="40" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="6" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="40" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="8" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="30" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="80" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="104"><net_src comp="93" pin="2"/><net_sink comp="101" pin=0"/></net>

<net id="105"><net_src comp="101" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="106"><net_src comp="101" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="111"><net_src comp="16" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="116"><net_src comp="18" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="121"><net_src comp="18" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="129"><net_src comp="122" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="60" pin="2"/><net_sink comp="125" pin=1"/></net>

<net id="135"><net_src comp="122" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="28" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="140"><net_src comp="122" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="141"><net_src comp="137" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="146"><net_src comp="131" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="150"><net_src comp="147" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="154"><net_src comp="151" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="159"><net_src comp="101" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="167"><net_src comp="164" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="171"><net_src comp="168" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="175"><net_src comp="42" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="177"><net_src comp="172" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="178"><net_src comp="172" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="179"><net_src comp="172" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="183"><net_src comp="46" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="185"><net_src comp="180" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="186"><net_src comp="180" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="187"><net_src comp="180" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="191"><net_src comp="50" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="193"><net_src comp="188" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="194"><net_src comp="188" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="198"><net_src comp="54" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="203"><net_src comp="125" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="80" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="212"><net_src comp="87" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="217"><net_src comp="97" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="219"><net_src comp="214" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="220"><net_src comp="214" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="224"><net_src comp="147" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="229"><net_src comp="97" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="234"><net_src comp="151" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="239"><net_src comp="93" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="160" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: m4_out | {16 }
	Port: m2_out | {16 }
 - Input state : 
	Port: overlay_fea_Pipeline_Loop_kur : trunc_ln1 | {1 }
	Port: overlay_fea_Pipeline_Loop_kur : buff | {1 2 }
	Port: overlay_fea_Pipeline_Loop_kur : div_i_i | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		j_1 : 1
		icmp_ln26 : 2
		add_ln26 : 2
		br_ln26 : 3
		j_cast : 2
		buff_addr : 3
		buff_load : 4
		store_ln26 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		m2_1 : 1
	State 13
	State 14
	State 15
	State 16
		m4_1 : 1
		write_ln0 : 1
		write_ln0 : 1
	State 17
	State 18
	State 19
	State 20
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|   fadd   |         grp_fu_93         |    2    |   205   |   390   |
|----------|---------------------------|---------|---------|---------|
|   fmul   |         grp_fu_97         |    3    |   143   |   321   |
|----------|---------------------------|---------|---------|---------|
|    add   |      add_ln26_fu_131      |    0    |    0    |    38   |
|----------|---------------------------|---------|---------|---------|
|   icmp   |      icmp_ln26_fu_125     |    0    |    0    |    17   |
|----------|---------------------------|---------|---------|---------|
|   read   |  div_i_i_read_read_fu_54  |    0    |    0    |    0    |
|          | trunc_ln1_read_read_fu_60 |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   write  |   write_ln0_write_fu_66   |    0    |    0    |    0    |
|          |   write_ln0_write_fu_73   |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   zext   |       j_cast_fu_137       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    5    |   348   |   766   |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  buff_addr_reg_204 |   11   |
|  buff_load_reg_209 |   32   |
|div_i_i_read_reg_195|   32   |
|  icmp_ln26_reg_200 |    1   |
|      j_reg_188     |   31   |
|   m2_load_reg_221  |   32   |
|     m2_reg_172     |   32   |
|    m4_1_reg_236    |   32   |
|   m4_load_reg_231  |   32   |
|     m4_reg_180     |   32   |
|   mul1_i_reg_226   |   32   |
|       reg_101      |   32   |
|    tmp2_reg_214    |   32   |
+--------------------+--------+
|        Total       |   363  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_87 |  p0  |   2  |  11  |   22   ||    9    |
|     grp_fu_93    |  p0  |   5  |  32  |   160  ||    25   |
|     grp_fu_93    |  p1  |   3  |  32  |   96   ||    14   |
|     grp_fu_97    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_97    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   406  ||  8.4172 ||    66   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   348  |   766  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   66   |
|  Register |    -   |    -   |   363  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    8   |   711  |   832  |
+-----------+--------+--------+--------+--------+
