{"Source Block": ["hdl/library/axi_dmac/axi_dmac.v@293:303@HdlStmAssign", "assign m_dest_axi_araddr = 'd0;\nassign m_dest_axi_arlen = 'd0;\nassign m_dest_axi_arsize = 'd0;\nassign m_dest_axi_arburst = 'd0;\nassign m_dest_axi_arcache = 'd0;\nassign m_dest_axi_arprot = 'd0;\nassign m_src_axi_awaddr = 'd0;\nassign m_src_axi_awlen = 'd0;\nassign m_src_axi_awsize = 'd0;\nassign m_src_axi_awburst = 'd0;\nassign m_src_axi_awcache = 'd0;\n"], "Clone Blocks": [["hdl/library/axi_dmac/axi_dmac.v@291:301", "wire [31:0] dbg_ids1;\n\nassign m_dest_axi_araddr = 'd0;\nassign m_dest_axi_arlen = 'd0;\nassign m_dest_axi_arsize = 'd0;\nassign m_dest_axi_arburst = 'd0;\nassign m_dest_axi_arcache = 'd0;\nassign m_dest_axi_arprot = 'd0;\nassign m_src_axi_awaddr = 'd0;\nassign m_src_axi_awlen = 'd0;\nassign m_src_axi_awsize = 'd0;\n"], ["hdl/library/axi_dmac/axi_dmac.v@297:307", "assign m_dest_axi_arcache = 'd0;\nassign m_dest_axi_arprot = 'd0;\nassign m_src_axi_awaddr = 'd0;\nassign m_src_axi_awlen = 'd0;\nassign m_src_axi_awsize = 'd0;\nassign m_src_axi_awburst = 'd0;\nassign m_src_axi_awcache = 'd0;\nassign m_src_axi_awprot = 'd0;\nassign m_src_axi_wdata = 'd0;\nassign m_src_axi_wstrb = 'd0;\nassign m_src_axi_wlast = 'd0;\n"], ["hdl/library/axi_dmac/axi_dmac.v@294:304", "assign m_dest_axi_arlen = 'd0;\nassign m_dest_axi_arsize = 'd0;\nassign m_dest_axi_arburst = 'd0;\nassign m_dest_axi_arcache = 'd0;\nassign m_dest_axi_arprot = 'd0;\nassign m_src_axi_awaddr = 'd0;\nassign m_src_axi_awlen = 'd0;\nassign m_src_axi_awsize = 'd0;\nassign m_src_axi_awburst = 'd0;\nassign m_src_axi_awcache = 'd0;\nassign m_src_axi_awprot = 'd0;\n"], ["hdl/library/axi_dmac/axi_dmac.v@289:299", "wire [7:0] dbg_status;\nwire [31:0] dbg_ids0;\nwire [31:0] dbg_ids1;\n\nassign m_dest_axi_araddr = 'd0;\nassign m_dest_axi_arlen = 'd0;\nassign m_dest_axi_arsize = 'd0;\nassign m_dest_axi_arburst = 'd0;\nassign m_dest_axi_arcache = 'd0;\nassign m_dest_axi_arprot = 'd0;\nassign m_src_axi_awaddr = 'd0;\n"], ["hdl/library/axi_dmac/axi_dmac.v@292:302", "\nassign m_dest_axi_araddr = 'd0;\nassign m_dest_axi_arlen = 'd0;\nassign m_dest_axi_arsize = 'd0;\nassign m_dest_axi_arburst = 'd0;\nassign m_dest_axi_arcache = 'd0;\nassign m_dest_axi_arprot = 'd0;\nassign m_src_axi_awaddr = 'd0;\nassign m_src_axi_awlen = 'd0;\nassign m_src_axi_awsize = 'd0;\nassign m_src_axi_awburst = 'd0;\n"], ["hdl/library/axi_dmac/axi_dmac.v@296:306", "assign m_dest_axi_arburst = 'd0;\nassign m_dest_axi_arcache = 'd0;\nassign m_dest_axi_arprot = 'd0;\nassign m_src_axi_awaddr = 'd0;\nassign m_src_axi_awlen = 'd0;\nassign m_src_axi_awsize = 'd0;\nassign m_src_axi_awburst = 'd0;\nassign m_src_axi_awcache = 'd0;\nassign m_src_axi_awprot = 'd0;\nassign m_src_axi_wdata = 'd0;\nassign m_src_axi_wstrb = 'd0;\n"], ["hdl/library/axi_dmac/axi_dmac.v@290:300", "wire [31:0] dbg_ids0;\nwire [31:0] dbg_ids1;\n\nassign m_dest_axi_araddr = 'd0;\nassign m_dest_axi_arlen = 'd0;\nassign m_dest_axi_arsize = 'd0;\nassign m_dest_axi_arburst = 'd0;\nassign m_dest_axi_arcache = 'd0;\nassign m_dest_axi_arprot = 'd0;\nassign m_src_axi_awaddr = 'd0;\nassign m_src_axi_awlen = 'd0;\n"], ["hdl/library/axi_dmac/axi_dmac.v@295:305", "assign m_dest_axi_arsize = 'd0;\nassign m_dest_axi_arburst = 'd0;\nassign m_dest_axi_arcache = 'd0;\nassign m_dest_axi_arprot = 'd0;\nassign m_src_axi_awaddr = 'd0;\nassign m_src_axi_awlen = 'd0;\nassign m_src_axi_awsize = 'd0;\nassign m_src_axi_awburst = 'd0;\nassign m_src_axi_awcache = 'd0;\nassign m_src_axi_awprot = 'd0;\nassign m_src_axi_wdata = 'd0;\n"]], "Diff Content": {"Delete": [], "Add": [[298, "assign m_dest_axi_awid = 'h0;\n"], [298, "assign m_dest_axi_awlock = 'h0;\n"], [298, "assign m_dest_axi_wid = 'h0;\n"], [298, "assign m_dest_axi_arid = 'h0;\n"], [298, "assign m_dest_axi_arlock = 'h0;\n"]]}}