<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - drivers/gpu/drm/amd/amdgpu/amdgpu_gmc.h</title>
  <link rel="stylesheet" type="text/css" href="../../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../../index.html">top level</a> - <a href="index.html">drivers/gpu/drm/amd/amdgpu</a> - amdgpu_gmc.h<span style="font-size: 80%;"> (source / <a href="amdgpu_gmc.h.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">4</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2022-12-09 01:23:36</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntryHi">-</td>
          </tr>
          <tr><td><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<a name="2"><span class="lineNum">       2 </span>            :  * Copyright 2018 Advanced Micro Devices, Inc.</a>
<a name="3"><span class="lineNum">       3 </span>            :  * All Rights Reserved.</a>
<a name="4"><span class="lineNum">       4 </span>            :  *</a>
<a name="5"><span class="lineNum">       5 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a</a>
<a name="6"><span class="lineNum">       6 </span>            :  * copy of this software and associated documentation files (the</a>
<a name="7"><span class="lineNum">       7 </span>            :  * &quot;Software&quot;), to deal in the Software without restriction, including</a>
<a name="8"><span class="lineNum">       8 </span>            :  * without limitation the rights to use, copy, modify, merge, publish,</a>
<a name="9"><span class="lineNum">       9 </span>            :  * distribute, sub license, and/or sell copies of the Software, and to</a>
<a name="10"><span class="lineNum">      10 </span>            :  * permit persons to whom the Software is furnished to do so, subject to</a>
<a name="11"><span class="lineNum">      11 </span>            :  * the following conditions:</a>
<a name="12"><span class="lineNum">      12 </span>            :  *</a>
<a name="13"><span class="lineNum">      13 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</a>
<a name="14"><span class="lineNum">      14 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</a>
<a name="15"><span class="lineNum">      15 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL</a>
<a name="16"><span class="lineNum">      16 </span>            :  * THE COPYRIGHT HOLDERS, AUTHORS AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM,</a>
<a name="17"><span class="lineNum">      17 </span>            :  * DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR</a>
<a name="18"><span class="lineNum">      18 </span>            :  * OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE</a>
<a name="19"><span class="lineNum">      19 </span>            :  * USE OR OTHER DEALINGS IN THE SOFTWARE.</a>
<a name="20"><span class="lineNum">      20 </span>            :  *</a>
<a name="21"><span class="lineNum">      21 </span>            :  * The above copyright notice and this permission notice (including the</a>
<a name="22"><span class="lineNum">      22 </span>            :  * next paragraph) shall be included in all copies or substantial portions</a>
<a name="23"><span class="lineNum">      23 </span>            :  * of the Software.</a>
<a name="24"><span class="lineNum">      24 </span>            :  *</a>
<a name="25"><span class="lineNum">      25 </span>            :  */</a>
<a name="26"><span class="lineNum">      26 </span>            : #ifndef __AMDGPU_GMC_H__</a>
<a name="27"><span class="lineNum">      27 </span>            : #define __AMDGPU_GMC_H__</a>
<a name="28"><span class="lineNum">      28 </span>            : </a>
<a name="29"><span class="lineNum">      29 </span>            : #include &lt;linux/types.h&gt;</a>
<a name="30"><span class="lineNum">      30 </span>            : </a>
<a name="31"><span class="lineNum">      31 </span>            : #include &quot;amdgpu_irq.h&quot;</a>
<a name="32"><span class="lineNum">      32 </span>            : #include &quot;amdgpu_ras.h&quot;</a>
<a name="33"><span class="lineNum">      33 </span>            : </a>
<a name="34"><span class="lineNum">      34 </span>            : /* VA hole for 48bit addresses on Vega10 */</a>
<a name="35"><span class="lineNum">      35 </span>            : #define AMDGPU_GMC_HOLE_START   0x0000800000000000ULL</a>
<a name="36"><span class="lineNum">      36 </span>            : #define AMDGPU_GMC_HOLE_END     0xffff800000000000ULL</a>
<a name="37"><span class="lineNum">      37 </span>            : </a>
<a name="38"><span class="lineNum">      38 </span>            : /*</a>
<a name="39"><span class="lineNum">      39 </span>            :  * Hardware is programmed as if the hole doesn't exists with start and end</a>
<a name="40"><span class="lineNum">      40 </span>            :  * address values.</a>
<a name="41"><span class="lineNum">      41 </span>            :  *</a>
<a name="42"><span class="lineNum">      42 </span>            :  * This mask is used to remove the upper 16bits of the VA and so come up with</a>
<a name="43"><span class="lineNum">      43 </span>            :  * the linear addr value.</a>
<a name="44"><span class="lineNum">      44 </span>            :  */</a>
<a name="45"><span class="lineNum">      45 </span>            : #define AMDGPU_GMC_HOLE_MASK    0x0000ffffffffffffULL</a>
<a name="46"><span class="lineNum">      46 </span>            : </a>
<a name="47"><span class="lineNum">      47 </span>            : /*</a>
<a name="48"><span class="lineNum">      48 </span>            :  * Ring size as power of two for the log of recent faults.</a>
<a name="49"><span class="lineNum">      49 </span>            :  */</a>
<a name="50"><span class="lineNum">      50 </span>            : #define AMDGPU_GMC_FAULT_RING_ORDER     8</a>
<a name="51"><span class="lineNum">      51 </span>            : #define AMDGPU_GMC_FAULT_RING_SIZE      (1 &lt;&lt; AMDGPU_GMC_FAULT_RING_ORDER)</a>
<a name="52"><span class="lineNum">      52 </span>            : </a>
<a name="53"><span class="lineNum">      53 </span>            : /*</a>
<a name="54"><span class="lineNum">      54 </span>            :  * Hash size as power of two for the log of recent faults</a>
<a name="55"><span class="lineNum">      55 </span>            :  */</a>
<a name="56"><span class="lineNum">      56 </span>            : #define AMDGPU_GMC_FAULT_HASH_ORDER     8</a>
<a name="57"><span class="lineNum">      57 </span>            : #define AMDGPU_GMC_FAULT_HASH_SIZE      (1 &lt;&lt; AMDGPU_GMC_FAULT_HASH_ORDER)</a>
<a name="58"><span class="lineNum">      58 </span>            : </a>
<a name="59"><span class="lineNum">      59 </span>            : /*</a>
<a name="60"><span class="lineNum">      60 </span>            :  * Number of IH timestamp ticks until a fault is considered handled</a>
<a name="61"><span class="lineNum">      61 </span>            :  */</a>
<a name="62"><span class="lineNum">      62 </span>            : #define AMDGPU_GMC_FAULT_TIMEOUT        5000ULL</a>
<a name="63"><span class="lineNum">      63 </span>            : </a>
<a name="64"><span class="lineNum">      64 </span>            : struct firmware;</a>
<a name="65"><span class="lineNum">      65 </span>            : </a>
<a name="66"><span class="lineNum">      66 </span>            : /*</a>
<a name="67"><span class="lineNum">      67 </span>            :  * GMC page fault information</a>
<a name="68"><span class="lineNum">      68 </span>            :  */</a>
<a name="69"><span class="lineNum">      69 </span>            : struct amdgpu_gmc_fault {</a>
<a name="70"><span class="lineNum">      70 </span>            :         uint64_t        timestamp:48;</a>
<a name="71"><span class="lineNum">      71 </span>            :         uint64_t        next:AMDGPU_GMC_FAULT_RING_ORDER;</a>
<a name="72"><span class="lineNum">      72 </span>            :         atomic64_t      key;</a>
<a name="73"><span class="lineNum">      73 </span>            : };</a>
<a name="74"><span class="lineNum">      74 </span>            : </a>
<a name="75"><span class="lineNum">      75 </span>            : /*</a>
<a name="76"><span class="lineNum">      76 </span>            :  * VMHUB structures, functions &amp; helpers</a>
<a name="77"><span class="lineNum">      77 </span>            :  */</a>
<a name="78"><span class="lineNum">      78 </span>            : struct amdgpu_vmhub_funcs {</a>
<a name="79"><span class="lineNum">      79 </span>            :         void (*print_l2_protection_fault_status)(struct amdgpu_device *adev,</a>
<a name="80"><span class="lineNum">      80 </span>            :                                                  uint32_t status);</a>
<a name="81"><span class="lineNum">      81 </span>            :         uint32_t (*get_invalidate_req)(unsigned int vmid, uint32_t flush_type);</a>
<a name="82"><span class="lineNum">      82 </span>            : };</a>
<a name="83"><span class="lineNum">      83 </span>            : </a>
<a name="84"><span class="lineNum">      84 </span>            : struct amdgpu_vmhub {</a>
<a name="85"><span class="lineNum">      85 </span>            :         uint32_t        ctx0_ptb_addr_lo32;</a>
<a name="86"><span class="lineNum">      86 </span>            :         uint32_t        ctx0_ptb_addr_hi32;</a>
<a name="87"><span class="lineNum">      87 </span>            :         uint32_t        vm_inv_eng0_sem;</a>
<a name="88"><span class="lineNum">      88 </span>            :         uint32_t        vm_inv_eng0_req;</a>
<a name="89"><span class="lineNum">      89 </span>            :         uint32_t        vm_inv_eng0_ack;</a>
<a name="90"><span class="lineNum">      90 </span>            :         uint32_t        vm_context0_cntl;</a>
<a name="91"><span class="lineNum">      91 </span>            :         uint32_t        vm_l2_pro_fault_status;</a>
<a name="92"><span class="lineNum">      92 </span>            :         uint32_t        vm_l2_pro_fault_cntl;</a>
<a name="93"><span class="lineNum">      93 </span>            : </a>
<a name="94"><span class="lineNum">      94 </span>            :         /*</a>
<a name="95"><span class="lineNum">      95 </span>            :          * store the register distances between two continuous context domain</a>
<a name="96"><span class="lineNum">      96 </span>            :          * and invalidation engine.</a>
<a name="97"><span class="lineNum">      97 </span>            :          */</a>
<a name="98"><span class="lineNum">      98 </span>            :         uint32_t        ctx_distance;</a>
<a name="99"><span class="lineNum">      99 </span>            :         uint32_t        ctx_addr_distance; /* include LO32/HI32 */</a>
<a name="100"><span class="lineNum">     100 </span>            :         uint32_t        eng_distance;</a>
<a name="101"><span class="lineNum">     101 </span>            :         uint32_t        eng_addr_distance; /* include LO32/HI32 */</a>
<a name="102"><span class="lineNum">     102 </span>            : </a>
<a name="103"><span class="lineNum">     103 </span>            :         uint32_t        vm_cntx_cntl;</a>
<a name="104"><span class="lineNum">     104 </span>            :         uint32_t        vm_cntx_cntl_vm_fault;</a>
<a name="105"><span class="lineNum">     105 </span>            :         uint32_t        vm_l2_bank_select_reserved_cid2;</a>
<a name="106"><span class="lineNum">     106 </span>            : </a>
<a name="107"><span class="lineNum">     107 </span>            :         const struct amdgpu_vmhub_funcs *vmhub_funcs;</a>
<a name="108"><span class="lineNum">     108 </span>            : };</a>
<a name="109"><span class="lineNum">     109 </span>            : </a>
<a name="110"><span class="lineNum">     110 </span>            : /*</a>
<a name="111"><span class="lineNum">     111 </span>            :  * GPU MC structures, functions &amp; helpers</a>
<a name="112"><span class="lineNum">     112 </span>            :  */</a>
<a name="113"><span class="lineNum">     113 </span>            : struct amdgpu_gmc_funcs {</a>
<a name="114"><span class="lineNum">     114 </span>            :         /* flush the vm tlb via mmio */</a>
<a name="115"><span class="lineNum">     115 </span>            :         void (*flush_gpu_tlb)(struct amdgpu_device *adev, uint32_t vmid,</a>
<a name="116"><span class="lineNum">     116 </span>            :                                 uint32_t vmhub, uint32_t flush_type);</a>
<a name="117"><span class="lineNum">     117 </span>            :         /* flush the vm tlb via pasid */</a>
<a name="118"><span class="lineNum">     118 </span>            :         int (*flush_gpu_tlb_pasid)(struct amdgpu_device *adev, uint16_t pasid,</a>
<a name="119"><span class="lineNum">     119 </span>            :                                         uint32_t flush_type, bool all_hub);</a>
<a name="120"><span class="lineNum">     120 </span>            :         /* flush the vm tlb via ring */</a>
<a name="121"><span class="lineNum">     121 </span>            :         uint64_t (*emit_flush_gpu_tlb)(struct amdgpu_ring *ring, unsigned vmid,</a>
<a name="122"><span class="lineNum">     122 </span>            :                                        uint64_t pd_addr);</a>
<a name="123"><span class="lineNum">     123 </span>            :         /* Change the VMID -&gt; PASID mapping */</a>
<a name="124"><span class="lineNum">     124 </span>            :         void (*emit_pasid_mapping)(struct amdgpu_ring *ring, unsigned vmid,</a>
<a name="125"><span class="lineNum">     125 </span>            :                                    unsigned pasid);</a>
<a name="126"><span class="lineNum">     126 </span>            :         /* enable/disable PRT support */</a>
<a name="127"><span class="lineNum">     127 </span>            :         void (*set_prt)(struct amdgpu_device *adev, bool enable);</a>
<a name="128"><span class="lineNum">     128 </span>            :         /* map mtype to hardware flags */</a>
<a name="129"><span class="lineNum">     129 </span>            :         uint64_t (*map_mtype)(struct amdgpu_device *adev, uint32_t flags);</a>
<a name="130"><span class="lineNum">     130 </span>            :         /* get the pde for a given mc addr */</a>
<a name="131"><span class="lineNum">     131 </span>            :         void (*get_vm_pde)(struct amdgpu_device *adev, int level,</a>
<a name="132"><span class="lineNum">     132 </span>            :                            u64 *dst, u64 *flags);</a>
<a name="133"><span class="lineNum">     133 </span>            :         /* get the pte flags to use for a BO VA mapping */</a>
<a name="134"><span class="lineNum">     134 </span>            :         void (*get_vm_pte)(struct amdgpu_device *adev,</a>
<a name="135"><span class="lineNum">     135 </span>            :                            struct amdgpu_bo_va_mapping *mapping,</a>
<a name="136"><span class="lineNum">     136 </span>            :                            uint64_t *flags);</a>
<a name="137"><span class="lineNum">     137 </span>            :         /* get the amount of memory used by the vbios for pre-OS console */</a>
<a name="138"><span class="lineNum">     138 </span>            :         unsigned int (*get_vbios_fb_size)(struct amdgpu_device *adev);</a>
<a name="139"><span class="lineNum">     139 </span>            : };</a>
<a name="140"><span class="lineNum">     140 </span>            : </a>
<a name="141"><span class="lineNum">     141 </span>            : struct amdgpu_xgmi_ras {</a>
<a name="142"><span class="lineNum">     142 </span>            :         struct amdgpu_ras_block_object ras_block;</a>
<a name="143"><span class="lineNum">     143 </span>            : };</a>
<a name="144"><span class="lineNum">     144 </span>            : </a>
<a name="145"><span class="lineNum">     145 </span>            : struct amdgpu_xgmi {</a>
<a name="146"><span class="lineNum">     146 </span>            :         /* from psp */</a>
<a name="147"><span class="lineNum">     147 </span>            :         u64 node_id;</a>
<a name="148"><span class="lineNum">     148 </span>            :         u64 hive_id;</a>
<a name="149"><span class="lineNum">     149 </span>            :         /* fixed per family */</a>
<a name="150"><span class="lineNum">     150 </span>            :         u64 node_segment_size;</a>
<a name="151"><span class="lineNum">     151 </span>            :         /* physical node (0-3) */</a>
<a name="152"><span class="lineNum">     152 </span>            :         unsigned physical_node_id;</a>
<a name="153"><span class="lineNum">     153 </span>            :         /* number of nodes (0-4) */</a>
<a name="154"><span class="lineNum">     154 </span>            :         unsigned num_physical_nodes;</a>
<a name="155"><span class="lineNum">     155 </span>            :         /* gpu list in the same hive */</a>
<a name="156"><span class="lineNum">     156 </span>            :         struct list_head head;</a>
<a name="157"><span class="lineNum">     157 </span>            :         bool supported;</a>
<a name="158"><span class="lineNum">     158 </span>            :         struct ras_common_if *ras_if;</a>
<a name="159"><span class="lineNum">     159 </span>            :         bool connected_to_cpu;</a>
<a name="160"><span class="lineNum">     160 </span>            :         bool pending_reset;</a>
<a name="161"><span class="lineNum">     161 </span>            :         struct amdgpu_xgmi_ras *ras;</a>
<a name="162"><span class="lineNum">     162 </span>            : };</a>
<a name="163"><span class="lineNum">     163 </span>            : </a>
<a name="164"><span class="lineNum">     164 </span>            : struct amdgpu_gmc {</a>
<a name="165"><span class="lineNum">     165 </span>            :         /* FB's physical address in MMIO space (for CPU to</a>
<a name="166"><span class="lineNum">     166 </span>            :          * map FB). This is different compared to the agp/</a>
<a name="167"><span class="lineNum">     167 </span>            :          * gart/vram_start/end field as the later is from</a>
<a name="168"><span class="lineNum">     168 </span>            :          * GPU's view and aper_base is from CPU's view.</a>
<a name="169"><span class="lineNum">     169 </span>            :          */</a>
<a name="170"><span class="lineNum">     170 </span>            :         resource_size_t         aper_size;</a>
<a name="171"><span class="lineNum">     171 </span>            :         resource_size_t         aper_base;</a>
<a name="172"><span class="lineNum">     172 </span>            :         /* for some chips with &lt;= 32MB we need to lie</a>
<a name="173"><span class="lineNum">     173 </span>            :          * about vram size near mc fb location */</a>
<a name="174"><span class="lineNum">     174 </span>            :         u64                     mc_vram_size;</a>
<a name="175"><span class="lineNum">     175 </span>            :         u64                     visible_vram_size;</a>
<a name="176"><span class="lineNum">     176 </span>            :         /* AGP aperture start and end in MC address space</a>
<a name="177"><span class="lineNum">     177 </span>            :          * Driver find a hole in the MC address space</a>
<a name="178"><span class="lineNum">     178 </span>            :          * to place AGP by setting MC_VM_AGP_BOT/TOP registers</a>
<a name="179"><span class="lineNum">     179 </span>            :          * Under VMID0, logical address == MC address. AGP</a>
<a name="180"><span class="lineNum">     180 </span>            :          * aperture maps to physical bus or IOVA addressed.</a>
<a name="181"><span class="lineNum">     181 </span>            :          * AGP aperture is used to simulate FB in ZFB case.</a>
<a name="182"><span class="lineNum">     182 </span>            :          * AGP aperture is also used for page table in system</a>
<a name="183"><span class="lineNum">     183 </span>            :          * memory (mainly for APU).</a>
<a name="184"><span class="lineNum">     184 </span>            :          *</a>
<a name="185"><span class="lineNum">     185 </span>            :          */</a>
<a name="186"><span class="lineNum">     186 </span>            :         u64                     agp_size;</a>
<a name="187"><span class="lineNum">     187 </span>            :         u64                     agp_start;</a>
<a name="188"><span class="lineNum">     188 </span>            :         u64                     agp_end;</a>
<a name="189"><span class="lineNum">     189 </span>            :         /* GART aperture start and end in MC address space</a>
<a name="190"><span class="lineNum">     190 </span>            :          * Driver find a hole in the MC address space</a>
<a name="191"><span class="lineNum">     191 </span>            :          * to place GART by setting VM_CONTEXT0_PAGE_TABLE_START/END_ADDR</a>
<a name="192"><span class="lineNum">     192 </span>            :          * registers</a>
<a name="193"><span class="lineNum">     193 </span>            :          * Under VMID0, logical address inside GART aperture will</a>
<a name="194"><span class="lineNum">     194 </span>            :          * be translated through gpuvm gart page table to access</a>
<a name="195"><span class="lineNum">     195 </span>            :          * paged system memory</a>
<a name="196"><span class="lineNum">     196 </span>            :          */</a>
<a name="197"><span class="lineNum">     197 </span>            :         u64                     gart_size;</a>
<a name="198"><span class="lineNum">     198 </span>            :         u64                     gart_start;</a>
<a name="199"><span class="lineNum">     199 </span>            :         u64                     gart_end;</a>
<a name="200"><span class="lineNum">     200 </span>            :         /* Frame buffer aperture of this GPU device. Different from</a>
<a name="201"><span class="lineNum">     201 </span>            :          * fb_start (see below), this only covers the local GPU device.</a>
<a name="202"><span class="lineNum">     202 </span>            :          * If driver uses FB aperture to access FB, driver get fb_start from</a>
<a name="203"><span class="lineNum">     203 </span>            :          * MC_VM_FB_LOCATION_BASE (set by vbios) and calculate vram_start</a>
<a name="204"><span class="lineNum">     204 </span>            :          * of this local device by adding an offset inside the XGMI hive.</a>
<a name="205"><span class="lineNum">     205 </span>            :          * If driver uses GART table for VMID0 FB access, driver finds a hole in</a>
<a name="206"><span class="lineNum">     206 </span>            :          * VMID0's virtual address space to place the SYSVM aperture inside</a>
<a name="207"><span class="lineNum">     207 </span>            :          * which the first part is vram and the second part is gart (covering</a>
<a name="208"><span class="lineNum">     208 </span>            :          * system ram).</a>
<a name="209"><span class="lineNum">     209 </span>            :          */</a>
<a name="210"><span class="lineNum">     210 </span>            :         u64                     vram_start;</a>
<a name="211"><span class="lineNum">     211 </span>            :         u64                     vram_end;</a>
<a name="212"><span class="lineNum">     212 </span>            :         /* FB region , it's same as local vram region in single GPU, in XGMI</a>
<a name="213"><span class="lineNum">     213 </span>            :          * configuration, this region covers all GPUs in the same hive ,</a>
<a name="214"><span class="lineNum">     214 </span>            :          * each GPU in the hive has the same view of this FB region .</a>
<a name="215"><span class="lineNum">     215 </span>            :          * GPU0's vram starts at offset (0 * segment size) ,</a>
<a name="216"><span class="lineNum">     216 </span>            :          * GPU1 starts at offset (1 * segment size), etc.</a>
<a name="217"><span class="lineNum">     217 </span>            :          */</a>
<a name="218"><span class="lineNum">     218 </span>            :         u64                     fb_start;</a>
<a name="219"><span class="lineNum">     219 </span>            :         u64                     fb_end;</a>
<a name="220"><span class="lineNum">     220 </span>            :         unsigned                vram_width;</a>
<a name="221"><span class="lineNum">     221 </span>            :         u64                     real_vram_size;</a>
<a name="222"><span class="lineNum">     222 </span>            :         int                     vram_mtrr;</a>
<a name="223"><span class="lineNum">     223 </span>            :         u64                     mc_mask;</a>
<a name="224"><span class="lineNum">     224 </span>            :         const struct firmware   *fw;    /* MC firmware */</a>
<a name="225"><span class="lineNum">     225 </span>            :         uint32_t                fw_version;</a>
<a name="226"><span class="lineNum">     226 </span>            :         struct amdgpu_irq_src   vm_fault;</a>
<a name="227"><span class="lineNum">     227 </span>            :         uint32_t                vram_type;</a>
<a name="228"><span class="lineNum">     228 </span>            :         uint8_t                 vram_vendor;</a>
<a name="229"><span class="lineNum">     229 </span>            :         uint32_t                srbm_soft_reset;</a>
<a name="230"><span class="lineNum">     230 </span>            :         bool                    prt_warning;</a>
<a name="231"><span class="lineNum">     231 </span>            :         uint32_t                sdpif_register;</a>
<a name="232"><span class="lineNum">     232 </span>            :         /* apertures */</a>
<a name="233"><span class="lineNum">     233 </span>            :         u64                     shared_aperture_start;</a>
<a name="234"><span class="lineNum">     234 </span>            :         u64                     shared_aperture_end;</a>
<a name="235"><span class="lineNum">     235 </span>            :         u64                     private_aperture_start;</a>
<a name="236"><span class="lineNum">     236 </span>            :         u64                     private_aperture_end;</a>
<a name="237"><span class="lineNum">     237 </span>            :         /* protects concurrent invalidation */</a>
<a name="238"><span class="lineNum">     238 </span>            :         spinlock_t              invalidate_lock;</a>
<a name="239"><span class="lineNum">     239 </span>            :         bool                    translate_further;</a>
<a name="240"><span class="lineNum">     240 </span>            :         struct kfd_vm_fault_info *vm_fault_info;</a>
<a name="241"><span class="lineNum">     241 </span>            :         atomic_t                vm_fault_info_updated;</a>
<a name="242"><span class="lineNum">     242 </span>            : </a>
<a name="243"><span class="lineNum">     243 </span>            :         struct amdgpu_gmc_fault fault_ring[AMDGPU_GMC_FAULT_RING_SIZE];</a>
<a name="244"><span class="lineNum">     244 </span>            :         struct {</a>
<a name="245"><span class="lineNum">     245 </span>            :                 uint64_t        idx:AMDGPU_GMC_FAULT_RING_ORDER;</a>
<a name="246"><span class="lineNum">     246 </span>            :         } fault_hash[AMDGPU_GMC_FAULT_HASH_SIZE];</a>
<a name="247"><span class="lineNum">     247 </span>            :         uint64_t                last_fault:AMDGPU_GMC_FAULT_RING_ORDER;</a>
<a name="248"><span class="lineNum">     248 </span>            : </a>
<a name="249"><span class="lineNum">     249 </span>            :         bool tmz_enabled;</a>
<a name="250"><span class="lineNum">     250 </span>            : </a>
<a name="251"><span class="lineNum">     251 </span>            :         const struct amdgpu_gmc_funcs   *gmc_funcs;</a>
<a name="252"><span class="lineNum">     252 </span>            : </a>
<a name="253"><span class="lineNum">     253 </span>            :         struct amdgpu_xgmi xgmi;</a>
<a name="254"><span class="lineNum">     254 </span>            :         struct amdgpu_irq_src   ecc_irq;</a>
<a name="255"><span class="lineNum">     255 </span>            :         int noretry;</a>
<a name="256"><span class="lineNum">     256 </span>            : </a>
<a name="257"><span class="lineNum">     257 </span>            :         uint32_t        vmid0_page_table_block_size;</a>
<a name="258"><span class="lineNum">     258 </span>            :         uint32_t        vmid0_page_table_depth;</a>
<a name="259"><span class="lineNum">     259 </span>            :         struct amdgpu_bo                *pdb0_bo;</a>
<a name="260"><span class="lineNum">     260 </span>            :         /* CPU kmapped address of pdb0*/</a>
<a name="261"><span class="lineNum">     261 </span>            :         void                            *ptr_pdb0;</a>
<a name="262"><span class="lineNum">     262 </span>            : </a>
<a name="263"><span class="lineNum">     263 </span>            :         /* MALL size */</a>
<a name="264"><span class="lineNum">     264 </span>            :         u64 mall_size;</a>
<a name="265"><span class="lineNum">     265 </span>            :         /* number of UMC instances */</a>
<a name="266"><span class="lineNum">     266 </span>            :         int num_umc;</a>
<a name="267"><span class="lineNum">     267 </span>            :         /* mode2 save restore */</a>
<a name="268"><span class="lineNum">     268 </span>            :         u64 VM_L2_CNTL;</a>
<a name="269"><span class="lineNum">     269 </span>            :         u64 VM_L2_CNTL2;</a>
<a name="270"><span class="lineNum">     270 </span>            :         u64 VM_DUMMY_PAGE_FAULT_CNTL;</a>
<a name="271"><span class="lineNum">     271 </span>            :         u64 VM_DUMMY_PAGE_FAULT_ADDR_LO32;</a>
<a name="272"><span class="lineNum">     272 </span>            :         u64 VM_DUMMY_PAGE_FAULT_ADDR_HI32;</a>
<a name="273"><span class="lineNum">     273 </span>            :         u64 VM_L2_PROTECTION_FAULT_CNTL;</a>
<a name="274"><span class="lineNum">     274 </span>            :         u64 VM_L2_PROTECTION_FAULT_CNTL2;</a>
<a name="275"><span class="lineNum">     275 </span>            :         u64 VM_L2_PROTECTION_FAULT_MM_CNTL3;</a>
<a name="276"><span class="lineNum">     276 </span>            :         u64 VM_L2_PROTECTION_FAULT_MM_CNTL4;</a>
<a name="277"><span class="lineNum">     277 </span>            :         u64 VM_L2_PROTECTION_FAULT_ADDR_LO32;</a>
<a name="278"><span class="lineNum">     278 </span>            :         u64 VM_L2_PROTECTION_FAULT_ADDR_HI32;</a>
<a name="279"><span class="lineNum">     279 </span>            :         u64 VM_DEBUG;</a>
<a name="280"><span class="lineNum">     280 </span>            :         u64 VM_L2_MM_GROUP_RT_CLASSES;</a>
<a name="281"><span class="lineNum">     281 </span>            :         u64 VM_L2_BANK_SELECT_RESERVED_CID;</a>
<a name="282"><span class="lineNum">     282 </span>            :         u64 VM_L2_BANK_SELECT_RESERVED_CID2;</a>
<a name="283"><span class="lineNum">     283 </span>            :         u64 VM_L2_CACHE_PARITY_CNTL;</a>
<a name="284"><span class="lineNum">     284 </span>            :         u64 VM_L2_IH_LOG_CNTL;</a>
<a name="285"><span class="lineNum">     285 </span>            :         u64 VM_CONTEXT_CNTL[16];</a>
<a name="286"><span class="lineNum">     286 </span>            :         u64 VM_CONTEXT_PAGE_TABLE_BASE_ADDR_LO32[16];</a>
<a name="287"><span class="lineNum">     287 </span>            :         u64 VM_CONTEXT_PAGE_TABLE_BASE_ADDR_HI32[16];</a>
<a name="288"><span class="lineNum">     288 </span>            :         u64 VM_CONTEXT_PAGE_TABLE_START_ADDR_LO32[16];</a>
<a name="289"><span class="lineNum">     289 </span>            :         u64 VM_CONTEXT_PAGE_TABLE_START_ADDR_HI32[16];</a>
<a name="290"><span class="lineNum">     290 </span>            :         u64 VM_CONTEXT_PAGE_TABLE_END_ADDR_LO32[16];</a>
<a name="291"><span class="lineNum">     291 </span>            :         u64 VM_CONTEXT_PAGE_TABLE_END_ADDR_HI32[16];</a>
<a name="292"><span class="lineNum">     292 </span>            :         u64 MC_VM_MX_L1_TLB_CNTL;</a>
<a name="293"><span class="lineNum">     293 </span>            : };</a>
<a name="294"><span class="lineNum">     294 </span>            : </a>
<a name="295"><span class="lineNum">     295 </span>            : #define amdgpu_gmc_flush_gpu_tlb(adev, vmid, vmhub, type) ((adev)-&gt;gmc.gmc_funcs-&gt;flush_gpu_tlb((adev), (vmid), (vmhub), (type)))</a>
<a name="296"><span class="lineNum">     296 </span>            : #define amdgpu_gmc_flush_gpu_tlb_pasid(adev, pasid, type, allhub) \</a>
<a name="297"><span class="lineNum">     297 </span>            :         ((adev)-&gt;gmc.gmc_funcs-&gt;flush_gpu_tlb_pasid \</a>
<a name="298"><span class="lineNum">     298 </span>            :         ((adev), (pasid), (type), (allhub)))</a>
<a name="299"><span class="lineNum">     299 </span>            : #define amdgpu_gmc_emit_flush_gpu_tlb(r, vmid, addr) (r)-&gt;adev-&gt;gmc.gmc_funcs-&gt;emit_flush_gpu_tlb((r), (vmid), (addr))</a>
<a name="300"><span class="lineNum">     300 </span>            : #define amdgpu_gmc_emit_pasid_mapping(r, vmid, pasid) (r)-&gt;adev-&gt;gmc.gmc_funcs-&gt;emit_pasid_mapping((r), (vmid), (pasid))</a>
<a name="301"><span class="lineNum">     301 </span>            : #define amdgpu_gmc_map_mtype(adev, flags) (adev)-&gt;gmc.gmc_funcs-&gt;map_mtype((adev),(flags))</a>
<a name="302"><span class="lineNum">     302 </span>            : #define amdgpu_gmc_get_vm_pde(adev, level, dst, flags) (adev)-&gt;gmc.gmc_funcs-&gt;get_vm_pde((adev), (level), (dst), (flags))</a>
<a name="303"><span class="lineNum">     303 </span>            : #define amdgpu_gmc_get_vm_pte(adev, mapping, flags) (adev)-&gt;gmc.gmc_funcs-&gt;get_vm_pte((adev), (mapping), (flags))</a>
<a name="304"><span class="lineNum">     304 </span>            : #define amdgpu_gmc_get_vbios_fb_size(adev) (adev)-&gt;gmc.gmc_funcs-&gt;get_vbios_fb_size((adev))</a>
<a name="305"><span class="lineNum">     305 </span>            : </a>
<a name="306"><span class="lineNum">     306 </span>            : /**</a>
<a name="307"><span class="lineNum">     307 </span>            :  * amdgpu_gmc_vram_full_visible - Check if full VRAM is visible through the BAR</a>
<a name="308"><span class="lineNum">     308 </span>            :  *</a>
<a name="309"><span class="lineNum">     309 </span>            :  * @adev: amdgpu_device pointer</a>
<a name="310"><span class="lineNum">     310 </span>            :  *</a>
<a name="311"><span class="lineNum">     311 </span>            :  * Returns:</a>
<a name="312"><span class="lineNum">     312 </span>            :  * True if full VRAM is visible through the BAR</a>
<a name="313"><span class="lineNum">     313 </span>            :  */</a>
<a name="314"><span class="lineNum">     314 </span>            : static inline bool amdgpu_gmc_vram_full_visible(struct amdgpu_gmc *gmc)</a>
<a name="315"><span class="lineNum">     315 </span>            : {</a>
<a name="316"><span class="lineNum">     316 </span><span class="lineNoCov">          0 :         WARN_ON(gmc-&gt;real_vram_size &lt; gmc-&gt;visible_vram_size);</span></a>
<a name="317"><span class="lineNum">     317 </span>            : </a>
<a name="318"><span class="lineNum">     318 </span><span class="lineNoCov">          0 :         return (gmc-&gt;real_vram_size == gmc-&gt;visible_vram_size);</span></a>
<a name="319"><span class="lineNum">     319 </span>            : }</a>
<a name="320"><span class="lineNum">     320 </span>            : </a>
<a name="321"><span class="lineNum">     321 </span>            : /**</a>
<a name="322"><span class="lineNum">     322 </span>            :  * amdgpu_gmc_sign_extend - sign extend the given gmc address</a>
<a name="323"><span class="lineNum">     323 </span>            :  *</a>
<a name="324"><span class="lineNum">     324 </span>            :  * @addr: address to extend</a>
<a name="325"><span class="lineNum">     325 </span>            :  */</a>
<a name="326"><span class="lineNum">     326 </span>            : static inline uint64_t amdgpu_gmc_sign_extend(uint64_t addr)</a>
<a name="327"><span class="lineNum">     327 </span>            : {</a>
<a name="328"><span class="lineNum">     328 </span><span class="lineNoCov">          0 :         if (addr &gt;= AMDGPU_GMC_HOLE_START)</span></a>
<a name="329"><span class="lineNum">     329 </span><span class="lineNoCov">          0 :                 addr |= AMDGPU_GMC_HOLE_END;</span></a>
<a name="330"><span class="lineNum">     330 </span>            : </a>
<a name="331"><span class="lineNum">     331 </span>            :         return addr;</a>
<a name="332"><span class="lineNum">     332 </span>            : }</a>
<a name="333"><span class="lineNum">     333 </span>            : </a>
<a name="334"><span class="lineNum">     334 </span>            : int amdgpu_gmc_pdb0_alloc(struct amdgpu_device *adev);</a>
<a name="335"><span class="lineNum">     335 </span>            : void amdgpu_gmc_get_pde_for_bo(struct amdgpu_bo *bo, int level,</a>
<a name="336"><span class="lineNum">     336 </span>            :                                uint64_t *addr, uint64_t *flags);</a>
<a name="337"><span class="lineNum">     337 </span>            : int amdgpu_gmc_set_pte_pde(struct amdgpu_device *adev, void *cpu_pt_addr,</a>
<a name="338"><span class="lineNum">     338 </span>            :                                 uint32_t gpu_page_idx, uint64_t addr,</a>
<a name="339"><span class="lineNum">     339 </span>            :                                 uint64_t flags);</a>
<a name="340"><span class="lineNum">     340 </span>            : uint64_t amdgpu_gmc_pd_addr(struct amdgpu_bo *bo);</a>
<a name="341"><span class="lineNum">     341 </span>            : uint64_t amdgpu_gmc_agp_addr(struct ttm_buffer_object *bo);</a>
<a name="342"><span class="lineNum">     342 </span>            : void amdgpu_gmc_sysvm_location(struct amdgpu_device *adev, struct amdgpu_gmc *mc);</a>
<a name="343"><span class="lineNum">     343 </span>            : void amdgpu_gmc_vram_location(struct amdgpu_device *adev, struct amdgpu_gmc *mc,</a>
<a name="344"><span class="lineNum">     344 </span>            :                               u64 base);</a>
<a name="345"><span class="lineNum">     345 </span>            : void amdgpu_gmc_gart_location(struct amdgpu_device *adev,</a>
<a name="346"><span class="lineNum">     346 </span>            :                               struct amdgpu_gmc *mc);</a>
<a name="347"><span class="lineNum">     347 </span>            : void amdgpu_gmc_agp_location(struct amdgpu_device *adev,</a>
<a name="348"><span class="lineNum">     348 </span>            :                              struct amdgpu_gmc *mc);</a>
<a name="349"><span class="lineNum">     349 </span>            : bool amdgpu_gmc_filter_faults(struct amdgpu_device *adev,</a>
<a name="350"><span class="lineNum">     350 </span>            :                               struct amdgpu_ih_ring *ih, uint64_t addr,</a>
<a name="351"><span class="lineNum">     351 </span>            :                               uint16_t pasid, uint64_t timestamp);</a>
<a name="352"><span class="lineNum">     352 </span>            : void amdgpu_gmc_filter_faults_remove(struct amdgpu_device *adev, uint64_t addr,</a>
<a name="353"><span class="lineNum">     353 </span>            :                                      uint16_t pasid);</a>
<a name="354"><span class="lineNum">     354 </span>            : int amdgpu_gmc_ras_early_init(struct amdgpu_device *adev);</a>
<a name="355"><span class="lineNum">     355 </span>            : int amdgpu_gmc_ras_late_init(struct amdgpu_device *adev);</a>
<a name="356"><span class="lineNum">     356 </span>            : void amdgpu_gmc_ras_fini(struct amdgpu_device *adev);</a>
<a name="357"><span class="lineNum">     357 </span>            : int amdgpu_gmc_allocate_vm_inv_eng(struct amdgpu_device *adev);</a>
<a name="358"><span class="lineNum">     358 </span>            : </a>
<a name="359"><span class="lineNum">     359 </span>            : extern void amdgpu_gmc_tmz_set(struct amdgpu_device *adev);</a>
<a name="360"><span class="lineNum">     360 </span>            : extern void amdgpu_gmc_noretry_set(struct amdgpu_device *adev);</a>
<a name="361"><span class="lineNum">     361 </span>            : </a>
<a name="362"><span class="lineNum">     362 </span>            : extern void</a>
<a name="363"><span class="lineNum">     363 </span>            : amdgpu_gmc_set_vm_fault_masks(struct amdgpu_device *adev, int hub_type,</a>
<a name="364"><span class="lineNum">     364 </span>            :                               bool enable);</a>
<a name="365"><span class="lineNum">     365 </span>            : </a>
<a name="366"><span class="lineNum">     366 </span>            : void amdgpu_gmc_get_vbios_allocations(struct amdgpu_device *adev);</a>
<a name="367"><span class="lineNum">     367 </span>            : </a>
<a name="368"><span class="lineNum">     368 </span>            : void amdgpu_gmc_init_pdb0(struct amdgpu_device *adev);</a>
<a name="369"><span class="lineNum">     369 </span>            : uint64_t amdgpu_gmc_vram_mc2pa(struct amdgpu_device *adev, uint64_t mc_addr);</a>
<a name="370"><span class="lineNum">     370 </span>            : uint64_t amdgpu_gmc_vram_pa(struct amdgpu_device *adev, struct amdgpu_bo *bo);</a>
<a name="371"><span class="lineNum">     371 </span>            : uint64_t amdgpu_gmc_vram_cpu_pa(struct amdgpu_device *adev, struct amdgpu_bo *bo);</a>
<a name="372"><span class="lineNum">     372 </span>            : int amdgpu_gmc_vram_checking(struct amdgpu_device *adev);</a>
<a name="373"><span class="lineNum">     373 </span>            : #endif</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
