library ieee;
use ieee.std_logic_1164.all;

entity ffd is
	port(clk, d: in std_logic;
		       q: out std_logic);   
end ffd;		 

architecture synth of ffd is
begin
	process(clk)
	begin
		if rising_edge(clk) then -- se acontecer borda de subida/descida, falling_edge(borda descida) rising_edge(borda de subida) 
		q <= d; --o process retem os sinais sem bloqueio, aí ele mantém os sinais 
		end if;
	end process;
end synth;