/* This file is autogenerated by sid_tables.py from sid.h. Do not edit directly. */

/*
 * Copyright 2015 Advanced Micro Devices, Inc.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * on the rights to use, copy, modify, merge, publish, distribute, sub
 * license, and/or sell copies of the Software, and to permit persons to whom
 * the Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice (including the next
 * paragraph) shall be included in all copies or substantial portions of the
 * Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL
 * THE AUTHOR(S) AND/OR THEIR SUPPLIERS BE LIABLE FOR ANY CLAIM,
 * DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR
 * OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE
 * USE OR OTHER DEALINGS IN THE SOFTWARE.
 *
 */

#ifndef SID_TABLES_H
#define SID_TABLES_H

struct si_field {
        unsigned name_offset;
        unsigned mask;
        unsigned num_values;
        unsigned values_offset; /* offset into sid_strings_offsets */
};

struct si_reg {
        unsigned name_offset;
        unsigned offset;
        unsigned num_fields;
        unsigned fields_offset;
};

struct si_packet3 {
        unsigned name_offset;
        unsigned op;
};

static const struct si_packet3 packet3_table[] = {
	{0, PKT3_NOP},
	{4, PKT3_SET_BASE},
	{13, PKT3_CLEAR_STATE},
	{25, PKT3_INDEX_BUFFER_SIZE},
	{43, PKT3_DISPATCH_DIRECT},
	{59, PKT3_DISPATCH_INDIRECT},
	{77, PKT3_OCCLUSION_QUERY},
	{93, PKT3_SET_PREDICATION},
	{109, PKT3_COND_EXEC},
	{119, PKT3_PRED_EXEC},
	{129, PKT3_DRAW_INDIRECT},
	{143, PKT3_DRAW_INDEX_INDIRECT},
	{163, PKT3_INDEX_BASE},
	{174, PKT3_DRAW_INDEX_2},
	{187, PKT3_CONTEXT_CONTROL},
	{203, PKT3_INDEX_TYPE},
	{214, PKT3_DRAW_INDIRECT_MULTI},
	{234, PKT3_DRAW_INDEX_AUTO},
	{250, PKT3_DRAW_INDEX_IMMD},
	{266, PKT3_NUM_INSTANCES},
	{280, PKT3_DRAW_INDEX_MULTI_AUTO},
	{302, PKT3_INDIRECT_BUFFER_SI},
	{321, PKT3_INDIRECT_BUFFER_CONST},
	{343, PKT3_STRMOUT_BUFFER_UPDATE},
	{365, PKT3_DRAW_INDEX_OFFSET_2},
	{385, PKT3_WRITE_DATA},
	{396, PKT3_DRAW_INDEX_INDIRECT_MULTI},
	{422, PKT3_MEM_SEMAPHORE},
	{436, PKT3_MPEG_INDEX},
	{447, PKT3_WAIT_REG_MEM},
	{460, PKT3_MEM_WRITE},
	{470, PKT3_INDIRECT_BUFFER_CIK},
	{490, PKT3_COPY_DATA},
	{500, PKT3_PFP_SYNC_ME},
	{512, PKT3_SURFACE_SYNC},
	{525, PKT3_ME_INITIALIZE},
	{539, PKT3_COND_WRITE},
	{550, PKT3_EVENT_WRITE},
	{562, PKT3_EVENT_WRITE_EOP},
	{578, PKT3_ONE_REG_WRITE},
	{592, PKT3_ACQUIRE_MEM},
	{604, PKT3_SET_CONFIG_REG},
	{619, PKT3_SET_CONTEXT_REG},
	{635, PKT3_SET_SH_REG},
	{646, PKT3_SET_SH_REG_OFFSET},
	{664, PKT3_SET_UCONFIG_REG},
	{680, PKT3_LOAD_CONST_RAM},
	{695, PKT3_WRITE_CONST_RAM},
	{711, PKT3_DUMP_CONST_RAM},
	{726, PKT3_INCREMENT_CE_COUNTER},
	{747, PKT3_INCREMENT_DE_COUNTER},
	{768, PKT3_WAIT_ON_CE_COUNTER},
	{787, PKT3_IT_OPCODE_C},
	{799, PKT3_CP_DMA},
	{806, PKT3_DMA_DATA},
};

static const struct si_field sid_fields_table[] = {
	/* 0 */
	{815, S_2C3_COUNT_INDIRECT_ENABLE(~0u)},
	{837, S_2C3_DRAW_INDEX_ENABLE(~0u)},
	/* 2 */
	{865, S_370_ENGINE_SEL(~0u), 4, 0},
	{876, S_370_WR_CONFIRM(~0u)},
	{887, S_370_WR_ONE_ADDR(~0u)},
	{960, S_370_DST_SEL(~0u), 6, 4},
	/* 6 */
	{968, S_3F2_IB_SIZE(~0u)},
	{976, S_3F2_CHAIN(~0u)},
	{982, S_3F2_VALID(~0u)},
	/* 9 */
	{988, S_410_SRC_ADDR_LO(~0u)},
	/* 10 */
	{1000, S_411_CP_SYNC(~0u)},
	{1032, S_411_SRC_SEL(~0u), 4, 10},
	{1040, S_411_ENGINE(~0u), 2, 0},
	{1071, S_411_DSL_SEL(~0u), 4, 14},
	{1079, S_411_SRC_ADDR_HI(~0u)},
	/* 15 */
	{1091, S_412_DST_ADDR_LO(~0u)},
	/* 16 */
	{1103, S_413_DST_ADDR_HI(~0u)},
	/* 17 */
	{1115, S_414_BYTE_COUNT(~0u)},
	{1126, S_414_DISABLE_WR_CONFIRM(~0u)},
	{1174, S_414_SRC_SWAP(~0u), 4, 18},
	{1183, S_414_DST_SWAP(~0u), 4, 18},
	{1199, S_414_SAS(~0u), 2, 22},
	{1203, S_414_DAS(~0u), 2, 22},
	{1230, S_414_SAIC(~0u), 2, 24},
	{1235, S_414_DAIC(~0u), 2, 24},
	{1240, S_414_RAW_WAIT(~0u)},
	/* 26 */
	{1000, S_500_CP_SYNC(~0u)},
	{1032, S_500_SRC_SEL(~0u), 4, 10},
	{1071, S_500_DSL_SEL(~0u), 4, 14},
	{1040, S_500_ENGINE(~0u), 2, 0},
	/* 30 */
	{1249, S_000E4C_SDMA_RQ_PENDING(~0u)},
	{1265, S_000E4C_TST_RQ_PENDING(~0u)},
	{1280, S_000E4C_SDMA1_RQ_PENDING(~0u)},
	{1297, S_000E4C_VCE0_RQ_PENDING(~0u)},
	{1313, S_000E4C_VP8_BUSY(~0u)},
	{1322, S_000E4C_SDMA_BUSY(~0u)},
	{1332, S_000E4C_SDMA1_BUSY(~0u)},
	{1343, S_000E4C_VCE0_BUSY(~0u)},
	{1353, S_000E4C_XDMA_BUSY(~0u)},
	{1363, S_000E4C_CHUB_BUSY(~0u)},
	{1373, S_000E4C_SDMA2_BUSY(~0u)},
	{1384, S_000E4C_SDMA3_BUSY(~0u)},
	{1395, S_000E4C_SAMSCP_BUSY(~0u)},
	{1407, S_000E4C_ISP_BUSY(~0u)},
	{1416, S_000E4C_VCE1_BUSY(~0u)},
	{1426, S_000E4C_ODE_BUSY(~0u)},
	{1435, S_000E4C_SDMA2_RQ_PENDING(~0u)},
	{1452, S_000E4C_SDMA3_RQ_PENDING(~0u)},
	{1469, S_000E4C_SAMSCP_RQ_PENDING(~0u)},
	{1487, S_000E4C_ISP_RQ_PENDING(~0u)},
	{1502, S_000E4C_VCE1_RQ_PENDING(~0u)},
	/* 51 */
	{1518, S_000E50_UVD_RQ_PENDING(~0u)},
	{1533, S_000E50_SAMMSP_RQ_PENDING(~0u)},
	{1551, S_000E50_ACP_RQ_PENDING(~0u)},
	{1566, S_000E50_SMU_RQ_PENDING(~0u)},
	{1581, S_000E50_GRBM_RQ_PENDING(~0u)},
	{1597, S_000E50_HI_RQ_PENDING(~0u)},
	{1611, S_000E50_VMC_BUSY(~0u)},
	{1620, S_000E50_MCB_BUSY(~0u)},
	{1629, S_000E50_MCB_NON_DISPLAY_BUSY(~0u)},
	{1650, S_000E50_MCC_BUSY(~0u)},
	{1659, S_000E50_MCD_BUSY(~0u)},
	{1668, S_000E50_VMC1_BUSY(~0u)},
	{1678, S_000E50_SEM_BUSY(~0u)},
	{1687, S_000E50_ACP_BUSY(~0u)},
	{1696, S_000E50_IH_BUSY(~0u)},
	{1704, S_000E50_UVD_BUSY(~0u)},
	{1713, S_000E50_SAMMSP_BUSY(~0u)},
	{1725, S_000E50_GCATCL2_BUSY(~0u)},
	{1738, S_000E50_OSATCL2_BUSY(~0u)},
	{1751, S_000E50_BIF_BUSY(~0u)},
	/* 71 */
	{1760, S_000E54_MCC0_BUSY(~0u)},
	{1770, S_000E54_MCC1_BUSY(~0u)},
	{1780, S_000E54_MCC2_BUSY(~0u)},
	{1790, S_000E54_MCC3_BUSY(~0u)},
	{1800, S_000E54_MCC4_BUSY(~0u)},
	{1810, S_000E54_MCC5_BUSY(~0u)},
	{1820, S_000E54_MCC6_BUSY(~0u)},
	{1830, S_000E54_MCC7_BUSY(~0u)},
	{1840, S_000E54_MCD0_BUSY(~0u)},
	{1850, S_000E54_MCD1_BUSY(~0u)},
	{1860, S_000E54_MCD2_BUSY(~0u)},
	{1870, S_000E54_MCD3_BUSY(~0u)},
	{1880, S_000E54_MCD4_BUSY(~0u)},
	{1890, S_000E54_MCD5_BUSY(~0u)},
	{1900, S_000E54_MCD6_BUSY(~0u)},
	{1910, S_000E54_MCD7_BUSY(~0u)},
	/* 87 */
	{1920, S_00D034_IDLE(~0u)},
	{1925, S_00D034_REG_IDLE(~0u)},
	{1934, S_00D034_RB_EMPTY(~0u)},
	{1943, S_00D034_RB_FULL(~0u)},
	{1951, S_00D034_RB_CMD_IDLE(~0u)},
	{1963, S_00D034_RB_CMD_FULL(~0u)},
	{1975, S_00D034_IB_CMD_IDLE(~0u)},
	{1987, S_00D034_IB_CMD_FULL(~0u)},
	{1999, S_00D034_BLOCK_IDLE(~0u)},
	{2010, S_00D034_INSIDE_IB(~0u)},
	{2020, S_00D034_EX_IDLE(~0u)},
	{2028, S_00D034_EX_IDLE_POLL_TIMER_EXPIRE(~0u)},
	{2054, S_00D034_PACKET_READY(~0u)},
	{2067, S_00D034_MC_WR_IDLE(~0u)},
	{2078, S_00D034_SRBM_IDLE(~0u)},
	{2088, S_00D034_CONTEXT_EMPTY(~0u)},
	{2102, S_00D034_DELTA_RPTR_FULL(~0u)},
	{2118, S_00D034_RB_MC_RREQ_IDLE(~0u)},
	{2134, S_00D034_IB_MC_RREQ_IDLE(~0u)},
	{2150, S_00D034_MC_RD_IDLE(~0u)},
	{2161, S_00D034_DELTA_RPTR_EMPTY(~0u)},
	{2178, S_00D034_MC_RD_RET_STALL(~0u)},
	{2194, S_00D034_MC_RD_NO_POLL_IDLE(~0u)},
	{2213, S_00D034_PREV_CMD_IDLE(~0u)},
	{2227, S_00D034_SEM_IDLE(~0u)},
	{2236, S_00D034_SEM_REQ_STALL(~0u)},
	{2250, S_00D034_SEM_RESP_STATE(~0u)},
	{2265, S_00D034_INT_IDLE(~0u)},
	{2274, S_00D034_INT_REQ_STALL(~0u)},
	/* 116 */
	{2288, S_008008_ME0PIPE1_CMDFIFO_AVAIL(~0u)},
	{2311, S_008008_ME0PIPE1_CF_RQ_PENDING(~0u)},
	{2334, S_008008_ME0PIPE1_PF_RQ_PENDING(~0u)},
	{2357, S_008008_ME1PIPE0_RQ_PENDING(~0u)},
	{2377, S_008008_ME1PIPE1_RQ_PENDING(~0u)},
	{2397, S_008008_ME1PIPE2_RQ_PENDING(~0u)},
	{2417, S_008008_ME1PIPE3_RQ_PENDING(~0u)},
	{2437, S_008008_ME2PIPE0_RQ_PENDING(~0u)},
	{2457, S_008008_ME2PIPE1_RQ_PENDING(~0u)},
	{2477, S_008008_ME2PIPE2_RQ_PENDING(~0u)},
	{2497, S_008008_ME2PIPE3_RQ_PENDING(~0u)},
	{2517, S_008008_RLC_RQ_PENDING(~0u)},
	{2532, S_008008_RLC_BUSY(~0u)},
	{2541, S_008008_TC_BUSY(~0u)},
	{2549, S_008008_TCC_CC_RESIDENT(~0u)},
	{2565, S_008008_CPF_BUSY(~0u)},
	{2574, S_008008_CPC_BUSY(~0u)},
	{2583, S_008008_CPG_BUSY(~0u)},
	/* 134 */
	{2592, S_008010_ME0PIPE0_CMDFIFO_AVAIL(~0u)},
	{2615, S_008010_SRBM_RQ_PENDING(~0u)},
	{2631, S_008010_ME0PIPE0_CF_RQ_PENDING(~0u)},
	{2654, S_008010_ME0PIPE0_PF_RQ_PENDING(~0u)},
	{2677, S_008010_GDS_DMA_RQ_PENDING(~0u)},
	{2696, S_008010_DB_CLEAN(~0u)},
	{2705, S_008010_CB_CLEAN(~0u)},
	{2714, S_008010_TA_BUSY(~0u)},
	{2722, S_008010_GDS_BUSY(~0u)},
	{2731, S_008010_WD_BUSY_NO_DMA(~0u)},
	{2746, S_008010_VGT_BUSY(~0u)},
	{2755, S_008010_IA_BUSY_NO_DMA(~0u)},
	{2770, S_008010_IA_BUSY(~0u)},
	{2778, S_008010_SX_BUSY(~0u)},
	{2786, S_008010_WD_BUSY(~0u)},
	{2794, S_008010_SPI_BUSY(~0u)},
	{2803, S_008010_BCI_BUSY(~0u)},
	{2812, S_008010_SC_BUSY(~0u)},
	{2820, S_008010_PA_BUSY(~0u)},
	{2828, S_008010_DB_BUSY(~0u)},
	{2836, S_008010_CP_COHERENCY_BUSY(~0u)},
	{1399, S_008010_CP_BUSY(~0u)},
	{1621, S_008010_CB_BUSY(~0u)},
	{2854, S_008010_GUI_ACTIVE(~0u)},
	/* 158 */
	{2865, S_0084FC_OFFSET_UPDATE_DONE(~0u)},
	/* 159 */
	{2884, S_0085F0_DEST_BASE_0_ENA(~0u)},
	{2900, S_0085F0_DEST_BASE_1_ENA(~0u)},
	{2916, S_0085F0_CB0_DEST_BASE_ENA(~0u)},
	{2934, S_0085F0_CB1_DEST_BASE_ENA(~0u)},
	{2952, S_0085F0_CB2_DEST_BASE_ENA(~0u)},
	{2970, S_0085F0_CB3_DEST_BASE_ENA(~0u)},
	{2988, S_0085F0_CB4_DEST_BASE_ENA(~0u)},
	{3006, S_0085F0_CB5_DEST_BASE_ENA(~0u)},
	{3024, S_0085F0_CB6_DEST_BASE_ENA(~0u)},
	{3042, S_0085F0_CB7_DEST_BASE_ENA(~0u)},
	{3060, S_0085F0_DB_DEST_BASE_ENA(~0u)},
	{3077, S_0085F0_DEST_BASE_2_ENA(~0u)},
	{3093, S_0085F0_DEST_BASE_3_ENA(~0u)},
	{3109, S_0085F0_TCL1_ACTION_ENA(~0u)},
	{3125, S_0085F0_TC_ACTION_ENA(~0u)},
	{3139, S_0085F0_CB_ACTION_ENA(~0u)},
	{3153, S_0085F0_DB_ACTION_ENA(~0u)},
	{3167, S_0085F0_SH_KCACHE_ACTION_ENA(~0u)},
	{3188, S_0085F0_SH_ICACHE_ACTION_ENA(~0u)},
	/* 178 */
	{2696, S_008014_DB_CLEAN(~0u)},
	{2705, S_008014_CB_CLEAN(~0u)},
	{2803, S_008014_BCI_BUSY(~0u)},
	{2746, S_008014_VGT_BUSY(~0u)},
	{2820, S_008014_PA_BUSY(~0u)},
	{2714, S_008014_TA_BUSY(~0u)},
	{2778, S_008014_SX_BUSY(~0u)},
	{2794, S_008014_SPI_BUSY(~0u)},
	{2812, S_008014_SC_BUSY(~0u)},
	{2828, S_008014_DB_BUSY(~0u)},
	{1621, S_008014_CB_BUSY(~0u)},
	/* 189 */
	{2696, S_008018_DB_CLEAN(~0u)},
	{2705, S_008018_CB_CLEAN(~0u)},
	{2803, S_008018_BCI_BUSY(~0u)},
	{2746, S_008018_VGT_BUSY(~0u)},
	{2820, S_008018_PA_BUSY(~0u)},
	{2714, S_008018_TA_BUSY(~0u)},
	{2778, S_008018_SX_BUSY(~0u)},
	{2794, S_008018_SPI_BUSY(~0u)},
	{2812, S_008018_SC_BUSY(~0u)},
	{2828, S_008018_DB_BUSY(~0u)},
	{1621, S_008018_CB_BUSY(~0u)},
	/* 200 */
	{2696, S_008038_DB_CLEAN(~0u)},
	{2705, S_008038_CB_CLEAN(~0u)},
	{2803, S_008038_BCI_BUSY(~0u)},
	{2746, S_008038_VGT_BUSY(~0u)},
	{2820, S_008038_PA_BUSY(~0u)},
	{2714, S_008038_TA_BUSY(~0u)},
	{2778, S_008038_SX_BUSY(~0u)},
	{2794, S_008038_SPI_BUSY(~0u)},
	{2812, S_008038_SC_BUSY(~0u)},
	{2828, S_008038_DB_BUSY(~0u)},
	{1621, S_008038_CB_BUSY(~0u)},
	/* 211 */
	{2696, S_00803C_DB_CLEAN(~0u)},
	{2705, S_00803C_CB_CLEAN(~0u)},
	{2803, S_00803C_BCI_BUSY(~0u)},
	{2746, S_00803C_VGT_BUSY(~0u)},
	{2820, S_00803C_PA_BUSY(~0u)},
	{2714, S_00803C_TA_BUSY(~0u)},
	{2778, S_00803C_SX_BUSY(~0u)},
	{2794, S_00803C_SPI_BUSY(~0u)},
	{2812, S_00803C_SC_BUSY(~0u)},
	{2828, S_00803C_DB_BUSY(~0u)},
	{1621, S_00803C_CB_BUSY(~0u)},
	/* 222 */
	{2865, S_0300FC_OFFSET_UPDATE_DONE(~0u)},
	/* 223 */
	{3209, S_0301E4_COHER_BASE_HI_256B(~0u)},
	/* 224 */
	{3228, S_0301EC_START_DELAY_COUNT(~0u)},
	/* 225 */
	{2884, S_0301F0_DEST_BASE_0_ENA(~0u)},
	{2900, S_0301F0_DEST_BASE_1_ENA(~0u)},
	{3246, S_0301F0_TC_SD_ACTION_ENA(~0u)},
	{3263, S_0301F0_TC_NC_ACTION_ENA(~0u)},
	{2916, S_0301F0_CB0_DEST_BASE_ENA(~0u)},
	{2934, S_0301F0_CB1_DEST_BASE_ENA(~0u)},
	{2952, S_0301F0_CB2_DEST_BASE_ENA(~0u)},
	{2970, S_0301F0_CB3_DEST_BASE_ENA(~0u)},
	{2988, S_0301F0_CB4_DEST_BASE_ENA(~0u)},
	{3006, S_0301F0_CB5_DEST_BASE_ENA(~0u)},
	{3024, S_0301F0_CB6_DEST_BASE_ENA(~0u)},
	{3042, S_0301F0_CB7_DEST_BASE_ENA(~0u)},
	{3060, S_0301F0_DB_DEST_BASE_ENA(~0u)},
	{3280, S_0301F0_TCL1_VOL_ACTION_ENA(~0u)},
	{3300, S_0301F0_TC_VOL_ACTION_ENA(~0u)},
	{3318, S_0301F0_TC_WB_ACTION_ENA(~0u)},
	{3077, S_0301F0_DEST_BASE_2_ENA(~0u)},
	{3093, S_0301F0_DEST_BASE_3_ENA(~0u)},
	{3109, S_0301F0_TCL1_ACTION_ENA(~0u)},
	{3125, S_0301F0_TC_ACTION_ENA(~0u)},
	{3139, S_0301F0_CB_ACTION_ENA(~0u)},
	{3153, S_0301F0_DB_ACTION_ENA(~0u)},
	{3167, S_0301F0_SH_KCACHE_ACTION_ENA(~0u)},
	{3335, S_0301F0_SH_KCACHE_VOL_ACTION_ENA(~0u)},
	{3188, S_0301F0_SH_ICACHE_ACTION_ENA(~0u)},
	{3360, S_0301F0_SH_KCACHE_WB_ACTION_ENA(~0u)},
	{3384, S_0301F0_SH_SD_ACTION_ENA(~0u)},
	/* 252 */
	{3401, S_0301FC_MATCHING_GFX_CNTX(~0u)},
	{3419, S_0301FC_MEID(~0u)},
	{3424, S_0301FC_PHASE1_STATUS(~0u)},
	{3431, S_0301FC_STATUS(~0u)},
	/* 256 */
	{3438, S_008210_MEC1_BUSY(~0u)},
	{3448, S_008210_MEC2_BUSY(~0u)},
	{3458, S_008210_DC0_BUSY(~0u)},
	{3467, S_008210_DC1_BUSY(~0u)},
	{3476, S_008210_RCIU1_BUSY(~0u)},
	{3487, S_008210_RCIU2_BUSY(~0u)},
	{3498, S_008210_ROQ1_BUSY(~0u)},
	{3508, S_008210_ROQ2_BUSY(~0u)},
	{3518, S_008210_TCIU_BUSY(~0u)},
	{3528, S_008210_SCRATCH_RAM_BUSY(~0u)},
	{3545, S_008210_QU_BUSY(~0u)},
	{3553, S_008210_ATCL2IU_BUSY(~0u)},
	{3566, S_008210_CPG_CPC_BUSY(~0u)},
	{3579, S_008210_CPF_CPC_BUSY(~0u)},
	{2574, S_008210_CPC_BUSY(~0u)},
	/* 271 */
	{3592, S_008214_MEC1_LOAD_BUSY(~0u)},
	{3607, S_008214_MEC1_SEMAPOHRE_BUSY(~0u)},
	{3627, S_008214_MEC1_MUTEX_BUSY(~0u)},
	{3643, S_008214_MEC1_MESSAGE_BUSY(~0u)},
	{3661, S_008214_MEC1_EOP_QUEUE_BUSY(~0u)},
	{3681, S_008214_MEC1_IQ_QUEUE_BUSY(~0u)},
	{3700, S_008214_MEC1_IB_QUEUE_BUSY(~0u)},
	{3719, S_008214_MEC1_TC_BUSY(~0u)},
	{3732, S_008214_MEC1_DMA_BUSY(~0u)},
	{3746, S_008214_MEC1_PARTIAL_FLUSH_BUSY(~0u)},
	{3770, S_008214_MEC1_PIPE0_BUSY(~0u)},
	{3786, S_008214_MEC1_PIPE1_BUSY(~0u)},
	{3802, S_008214_MEC1_PIPE2_BUSY(~0u)},
	{3818, S_008214_MEC1_PIPE3_BUSY(~0u)},
	{3834, S_008214_MEC2_LOAD_BUSY(~0u)},
	{3849, S_008214_MEC2_SEMAPOHRE_BUSY(~0u)},
	{3869, S_008214_MEC2_MUTEX_BUSY(~0u)},
	{3885, S_008214_MEC2_MESSAGE_BUSY(~0u)},
	{3903, S_008214_MEC2_EOP_QUEUE_BUSY(~0u)},
	{3923, S_008214_MEC2_IQ_QUEUE_BUSY(~0u)},
	{3942, S_008214_MEC2_IB_QUEUE_BUSY(~0u)},
	{3961, S_008214_MEC2_TC_BUSY(~0u)},
	{3974, S_008214_MEC2_DMA_BUSY(~0u)},
	{3988, S_008214_MEC2_PARTIAL_FLUSH_BUSY(~0u)},
	{4012, S_008214_MEC2_PIPE0_BUSY(~0u)},
	{4028, S_008214_MEC2_PIPE1_BUSY(~0u)},
	{4044, S_008214_MEC2_PIPE2_BUSY(~0u)},
	{4060, S_008214_MEC2_PIPE3_BUSY(~0u)},
	/* 299 */
	{4076, S_008218_RCIU_TX_FREE_STALL(~0u)},
	{4095, S_008218_RCIU_PRIV_VIOLATION(~0u)},
	{4115, S_008218_TCIU_TX_FREE_STALL(~0u)},
	{4134, S_008218_MEC1_DECODING_PACKET(~0u)},
	{4155, S_008218_MEC1_WAIT_ON_RCIU(~0u)},
	{4173, S_008218_MEC1_WAIT_ON_RCIU_READ(~0u)},
	{4196, S_008218_MEC1_WAIT_ON_ROQ_DATA(~0u)},
	{4218, S_008218_MEC2_DECODING_PACKET(~0u)},
	{4239, S_008218_MEC2_WAIT_ON_RCIU(~0u)},
	{4257, S_008218_MEC2_WAIT_ON_RCIU_READ(~0u)},
	{4280, S_008218_MEC2_WAIT_ON_ROQ_DATA(~0u)},
	{4302, S_008218_ATCL2IU_WAITING_ON_FREE(~0u)},
	{4326, S_008218_ATCL2IU_WAITING_ON_TAGS(~0u)},
	{4350, S_008218_ATCL1_WAITING_ON_TRANS(~0u)},
	/* 313 */
	{4373, S_00821C_POST_WPTR_GFX_BUSY(~0u)},
	{4392, S_00821C_CSF_BUSY(~0u)},
	{4401, S_00821C_ROQ_ALIGN_BUSY(~0u)},
	{4416, S_00821C_ROQ_RING_BUSY(~0u)},
	{4430, S_00821C_ROQ_INDIRECT1_BUSY(~0u)},
	{4449, S_00821C_ROQ_INDIRECT2_BUSY(~0u)},
	{4468, S_00821C_ROQ_STATE_BUSY(~0u)},
	{4483, S_00821C_ROQ_CE_RING_BUSY(~0u)},
	{4500, S_00821C_ROQ_CE_INDIRECT1_BUSY(~0u)},
	{4522, S_00821C_ROQ_CE_INDIRECT2_BUSY(~0u)},
	{4544, S_00821C_SEMAPHORE_BUSY(~0u)},
	{4559, S_00821C_INTERRUPT_BUSY(~0u)},
	{3518, S_00821C_TCIU_BUSY(~0u)},
	{4574, S_00821C_HQD_BUSY(~0u)},
	{4583, S_00821C_PRT_BUSY(~0u)},
	{3553, S_00821C_ATCL2IU_BUSY(~0u)},
	{4592, S_00821C_CPF_GFX_BUSY(~0u)},
	{4605, S_00821C_CPF_CMP_BUSY(~0u)},
	{4618, S_00821C_GRBM_CPF_STAT_BUSY(~0u)},
	{4637, S_00821C_CPC_CPF_BUSY(~0u)},
	{2565, S_00821C_CPF_BUSY(~0u)},
	/* 334 */
	{4650, S_008220_REG_BUS_FIFO_BUSY(~0u)},
	{4668, S_008220_CSF_RING_BUSY(~0u)},
	{4682, S_008220_CSF_INDIRECT1_BUSY(~0u)},
	{4701, S_008220_CSF_INDIRECT2_BUSY(~0u)},
	{4720, S_008220_CSF_STATE_BUSY(~0u)},
	{4735, S_008220_CSF_CE_INDR1_BUSY(~0u)},
	{4753, S_008220_CSF_CE_INDR2_BUSY(~0u)},
	{4771, S_008220_CSF_ARBITER_BUSY(~0u)},
	{4788, S_008220_CSF_INPUT_BUSY(~0u)},
	{4803, S_008220_OUTSTANDING_READ_TAGS(~0u)},
	{4825, S_008220_HPD_PROCESSING_EOP_BUSY(~0u)},
	{4849, S_008220_HQD_DISPATCH_BUSY(~0u)},
	{4867, S_008220_HQD_IQ_TIMER_BUSY(~0u)},
	{4885, S_008220_HQD_DMA_OFFLOAD_BUSY(~0u)},
	{4906, S_008220_HQD_WAIT_SEMAPHORE_BUSY(~0u)},
	{4930, S_008220_HQD_SIGNAL_SEMAPHORE_BUSY(~0u)},
	{4956, S_008220_HQD_MESSAGE_BUSY(~0u)},
	{4973, S_008220_HQD_PQ_FETCHER_BUSY(~0u)},
	{4993, S_008220_HQD_IB_FETCHER_BUSY(~0u)},
	{5013, S_008220_HQD_IQ_FETCHER_BUSY(~0u)},
	{5033, S_008220_HQD_EOP_FETCHER_BUSY(~0u)},
	{5054, S_008220_HQD_CONSUMED_RPTR_BUSY(~0u)},
	{5077, S_008220_HQD_FETCHER_ARB_BUSY(~0u)},
	{5098, S_008220_HQD_ROQ_ALIGN_BUSY(~0u)},
	{5117, S_008220_HQD_ROQ_EOP_BUSY(~0u)},
	{5134, S_008220_HQD_ROQ_IQ_BUSY(~0u)},
	{5150, S_008220_HQD_ROQ_PQ_BUSY(~0u)},
	{5166, S_008220_HQD_ROQ_IB_BUSY(~0u)},
	{5182, S_008220_HQD_WPTR_POLL_BUSY(~0u)},
	{5201, S_008220_HQD_PQ_BUSY(~0u)},
	{5213, S_008220_HQD_IB_BUSY(~0u)},
	/* 365 */
	{5225, S_008224_RING_FETCHING_DATA(~0u)},
	{5244, S_008224_INDR1_FETCHING_DATA(~0u)},
	{5264, S_008224_INDR2_FETCHING_DATA(~0u)},
	{5284, S_008224_STATE_FETCHING_DATA(~0u)},
	{5304, S_008224_TCIU_WAITING_ON_FREE(~0u)},
	{5325, S_008224_TCIU_WAITING_ON_TAGS(~0u)},
	{4302, S_008224_ATCL2IU_WAITING_ON_FREE(~0u)},
	{4326, S_008224_ATCL2IU_WAITING_ON_TAGS(~0u)},
	{4350, S_008224_ATCL1_WAITING_ON_TRANS(~0u)},
	/* 374 */
	{5346, S_030230_COHER_SIZE_HI_256B(~0u)},
	/* 375 */
	{5365, S_0088B0_PRIM_COUNT(~0u)},
	/* 376 */
	{5376, S_0088C4_VS_NO_EXTRA_BUFFER(~0u)},
	{5395, S_0088C4_STREAMOUT_FULL_FLUSH(~0u)},
	{5416, S_0088C4_ES_LIMIT(~0u)},
	/* 379 */
	{5425, S_0088D4_VERT_REUSE(~0u)},
	/* 380 */
	{5952, S_008958_PRIM_TYPE(~0u), 29, 26},
	/* 381 */
	{203, S_00895C_INDEX_TYPE(~0u), 2, 55},
	/* 382 */
	{38, S_008988_SIZE(~0u)},
	/* 383 */
	{6004, S_0089B0_OFFCHIP_BUFFERING(~0u)},
	/* 384 */
	{6022, S_008A14_CLIP_VTX_REORDER_ENA(~0u)},
	{6043, S_008A14_NUM_CLIP_SEQ(~0u)},
	{6056, S_008A14_CLIPPED_PRIM_SEQ_STALL(~0u)},
	{6079, S_008A14_VE_NAN_PROC_DISABLE(~0u)},
	/* 388 */
	{6099, S_008A60_LINE_STIPPLE_VALUE(~0u)},
	/* 389 */
	{6118, S_008B10_CURRENT_PTR(~0u)},
	{6130, S_008B10_CURRENT_COUNT(~0u)},
	/* 391 */
	{6144, S_008670_CE_TO_CSF_NOT_RDY_TO_RCV(~0u)},
	{6169, S_008670_CE_TO_RAM_INIT_FETCHER_NOT_RDY_TO_RCV(~0u)},
	{6207, S_008670_CE_WAITING_ON_DATA_FROM_RAM_INIT_FETCHER(~0u)},
	{6248, S_008670_CE_TO_RAM_INIT_NOT_RDY(~0u)},
	{6271, S_008670_CE_TO_RAM_DUMP_NOT_RDY(~0u)},
	{6294, S_008670_CE_TO_RAM_WRITE_NOT_RDY(~0u)},
	{6318, S_008670_CE_TO_INC_FIFO_NOT_RDY_TO_RCV(~0u)},
	{6348, S_008670_CE_TO_WR_FIFO_NOT_RDY_TO_RCV(~0u)},
	{6377, S_008670_CE_WAITING_ON_BUFFER_DATA(~0u)},
	{6403, S_008670_CE_WAITING_ON_CE_BUFFER_FLAG(~0u)},
	{6432, S_008670_CE_WAITING_ON_DE_COUNTER(~0u)},
	{6457, S_008670_CE_WAITING_ON_DE_COUNTER_UNDERFLOW(~0u)},
	{5304, S_008670_TCIU_WAITING_ON_FREE(~0u)},
	{5325, S_008670_TCIU_WAITING_ON_TAGS(~0u)},
	{6492, S_008670_CE_STALLED_ON_TC_WR_CONFIRM(~0u)},
	{6520, S_008670_CE_STALLED_ON_ATOMIC_RTN_DATA(~0u)},
	{4302, S_008670_ATCL2IU_WAITING_ON_FREE(~0u)},
	{4326, S_008670_ATCL2IU_WAITING_ON_TAGS(~0u)},
	{4350, S_008670_ATCL1_WAITING_ON_TRANS(~0u)},
	/* 410 */
	{6550, S_008674_RBIU_TO_DMA_NOT_RDY_TO_RCV(~0u)},
	{6577, S_008674_RBIU_TO_SEM_NOT_RDY_TO_RCV(~0u)},
	{6604, S_008674_RBIU_TO_MEMWR_NOT_RDY_TO_RCV(~0u)},
	{6633, S_008674_ME_HAS_ACTIVE_CE_BUFFER_FLAG(~0u)},
	{6662, S_008674_ME_HAS_ACTIVE_DE_BUFFER_FLAG(~0u)},
	{6691, S_008674_ME_STALLED_ON_TC_WR_CONFIRM(~0u)},
	{6719, S_008674_ME_STALLED_ON_ATOMIC_RTN_DATA(~0u)},
	{6749, S_008674_ME_WAITING_ON_TC_READ_DATA(~0u)},
	{6776, S_008674_ME_WAITING_ON_REG_READ_DATA(~0u)},
	{6804, S_008674_RCIU_WAITING_ON_GDS_FREE(~0u)},
	{6829, S_008674_RCIU_WAITING_ON_GRBM_FREE(~0u)},
	{6855, S_008674_RCIU_WAITING_ON_VGT_FREE(~0u)},
	{6880, S_008674_RCIU_STALLED_ON_ME_READ(~0u)},
	{6904, S_008674_RCIU_STALLED_ON_DMA_READ(~0u)},
	{6929, S_008674_RCIU_STALLED_ON_APPEND_READ(~0u)},
	{6957, S_008674_RCIU_HALTED_BY_REG_VIOLATION(~0u)},
	/* 426 */
	{6986, S_008678_PFP_TO_CSF_NOT_RDY_TO_RCV(~0u)},
	{7012, S_008678_PFP_TO_MEQ_NOT_RDY_TO_RCV(~0u)},
	{7038, S_008678_PFP_TO_RCIU_NOT_RDY_TO_RCV(~0u)},
	{7065, S_008678_PFP_TO_VGT_WRITES_PENDING(~0u)},
	{7091, S_008678_PFP_RCIU_READ_PENDING(~0u)},
	{7113, S_008678_PFP_WAITING_ON_BUFFER_DATA(~0u)},
	{7140, S_008678_ME_WAIT_ON_CE_COUNTER(~0u)},
	{7162, S_008678_ME_WAIT_ON_AVAIL_BUFFER(~0u)},
	{7186, S_008678_GFX_CNTX_NOT_AVAIL_TO_ME(~0u)},
	{7211, S_008678_ME_RCIU_NOT_RDY_TO_RCV(~0u)},
	{7234, S_008678_ME_TO_CONST_NOT_RDY_TO_RCV(~0u)},
	{7261, S_008678_ME_WAITING_DATA_FROM_PFP(~0u)},
	{7286, S_008678_ME_WAITING_ON_PARTIAL_FLUSH(~0u)},
	{7314, S_008678_MEQ_TO_ME_NOT_RDY_TO_RCV(~0u)},
	{7339, S_008678_STQ_TO_ME_NOT_RDY_TO_RCV(~0u)},
	{7364, S_008678_ME_WAITING_DATA_FROM_STQ(~0u)},
	{7389, S_008678_PFP_STALLED_ON_TC_WR_CONFIRM(~0u)},
	{7418, S_008678_PFP_STALLED_ON_ATOMIC_RTN_DATA(~0u)},
	{7449, S_008678_EOPD_FIFO_NEEDS_SC_EOP_DONE(~0u)},
	{7477, S_008678_EOPD_FIFO_NEEDS_WR_CONFIRM(~0u)},
	{7504, S_008678_STRMO_WR_OF_PRIM_DATA_PENDING(~0u)},
	{7534, S_008678_PIPE_STATS_WR_DATA_PENDING(~0u)},
	{7561, S_008678_APPEND_RDY_WAIT_ON_CS_DONE(~0u)},
	{7588, S_008678_APPEND_RDY_WAIT_ON_PS_DONE(~0u)},
	{7615, S_008678_APPEND_WAIT_ON_WR_CONFIRM(~0u)},
	{7641, S_008678_APPEND_ACTIVE_PARTITION(~0u)},
	{7665, S_008678_APPEND_WAITING_TO_SEND_MEMWRITE(~0u)},
	{7697, S_008678_SURF_SYNC_NEEDS_IDLE_CNTXS(~0u)},
	{7724, S_008678_SURF_SYNC_NEEDS_ALL_CLEAN(~0u)},
	/* 455 */
	{4416, S_008680_ROQ_RING_BUSY(~0u)},
	{4430, S_008680_ROQ_INDIRECT1_BUSY(~0u)},
	{4449, S_008680_ROQ_INDIRECT2_BUSY(~0u)},
	{4468, S_008680_ROQ_STATE_BUSY(~0u)},
	{7750, S_008680_DC_BUSY(~0u)},
	{3553, S_008680_ATCL2IU_BUSY(~0u)},
	{7758, S_008680_PFP_BUSY(~0u)},
	{7767, S_008680_MEQ_BUSY(~0u)},
	{7776, S_008680_ME_BUSY(~0u)},
	{7784, S_008680_QUERY_BUSY(~0u)},
	{4544, S_008680_SEMAPHORE_BUSY(~0u)},
	{4559, S_008680_INTERRUPT_BUSY(~0u)},
	{7795, S_008680_SURFACE_SYNC_BUSY(~0u)},
	{1323, S_008680_DMA_BUSY(~0u)},
	{7813, S_008680_RCIU_BUSY(~0u)},
	{3528, S_008680_SCRATCH_RAM_BUSY(~0u)},
	{7823, S_008680_CPC_CPG_BUSY(~0u)},
	{7836, S_008680_CE_BUSY(~0u)},
	{3518, S_008680_TCIU_BUSY(~0u)},
	{4483, S_008680_ROQ_CE_RING_BUSY(~0u)},
	{4500, S_008680_ROQ_CE_INDIRECT1_BUSY(~0u)},
	{4522, S_008680_ROQ_CE_INDIRECT2_BUSY(~0u)},
	{1399, S_008680_CP_BUSY(~0u)},
	/* 478 */
	{7844, S_030800_INSTANCE_INDEX(~0u)},
	{7859, S_030800_SH_INDEX(~0u)},
	{7868, S_030800_SE_INDEX(~0u)},
	{7877, S_030800_SH_BROADCAST_WRITES(~0u)},
	{7897, S_030800_INSTANCE_BROADCAST_WRITES(~0u)},
	{7923, S_030800_SE_BROADCAST_WRITES(~0u)},
	/* 484 */
	{5952, S_030908_PRIM_TYPE(~0u), 29, 57},
	/* 485 */
	{203, S_03090C_INDEX_TYPE(~0u), 2, 55},
	/* 486 */
	{38, S_030938_SIZE(~0u)},
	/* 487 */
	{6004, S_03093C_OFFCHIP_BUFFERING(~0u)},
	{7991, S_03093C_OFFCHIP_GRANULARITY(~0u), 4, 86},
	/* 489 */
	{6099, S_030A00_LINE_STIPPLE_VALUE(~0u)},
	/* 490 */
	{6118, S_030A04_CURRENT_PTR(~0u)},
	{6130, S_030A04_CURRENT_COUNT(~0u)},
	/* 492 */
	{445, S_030A10_X(~0u)},
	{91, S_030A10_Y(~0u)},
	/* 494 */
	{445, S_030A14_X(~0u)},
	{91, S_030A14_Y(~0u)},
	/* 496 */
	{445, S_030A18_X(~0u)},
	{91, S_030A18_Y(~0u)},
	/* 498 */
	{445, S_030A2C_X(~0u)},
	{91, S_030A2C_Y(~0u)},
	/* 500 */
	{8011, S_008BF0_ENABLE_PA_SC_OUT_OF_ORDER(~0u)},
	{8037, S_008BF0_DISABLE_SC_DB_TILE_FIX(~0u)},
	{8060, S_008BF0_DISABLE_AA_MASK_FULL_FIX(~0u)},
	{8085, S_008BF0_ENABLE_1XMSAA_SAMPLE_LOCATIONS(~0u)},
	{8116, S_008BF0_ENABLE_1XMSAA_SAMPLE_LOC_CENTROID(~0u)},
	{8150, S_008BF0_DISABLE_SCISSOR_FIX(~0u)},
	{8170, S_008BF0_DISABLE_PW_BUBBLE_COLLAPSE(~0u)},
	{8197, S_008BF0_SEND_UNLIT_STILES_TO_PACKER(~0u)},
	{8225, S_008BF0_DISABLE_DUALGRAD_PERF_OPTIMIZATION(~0u)},
	/* 509 */
	{8260, S_008C08_INST_INVALIDATE(~0u)},
	{8276, S_008C08_DATA_INVALIDATE(~0u)},
	/* 511 */
	{8260, S_030D20_INST_INVALIDATE(~0u)},
	{8276, S_030D20_DATA_INVALIDATE(~0u)},
	{8292, S_030D20_INVALIDATE_VOLATILE(~0u)},
	/* 514 */
	{8312, S_008C0C_RET(~0u)},
	{8316, S_008C0C_RUI(~0u)},
	{8320, S_008C0C_RNG(~0u)},
	/* 517 */
	{8324, S_008DFC_EN(~0u)},
	{8386, S_008DFC_TGT(~0u), 33, 90},
	{8390, S_008DFC_COMPR(~0u)},
	{2879, S_008DFC_DONE(~0u)},
	{8396, S_008DFC_VM(~0u)},
	{8416, S_008DFC_ENCODING(~0u), 63, 123},
	/* 523 */
	{8425, S_030E04_ADDRESS(~0u)},
	/* 524 */
	{8433, S_030F04_COUNT_HI(~0u)},
	/* 525 */
	{8442, S_008F04_BASE_ADDRESS_HI(~0u)},
	{8458, S_008F04_STRIDE(~0u)},
	{8465, S_008F04_CACHE_SWIZZLE(~0u)},
	{8479, S_008F04_SWIZZLE_ENABLE(~0u)},
	/* 529 */
	{8433, S_030F0C_COUNT_HI(~0u)},
	/* 530 */
	{8584, S_008F0C_DST_SEL_X(~0u), 8, 186},
	{8594, S_008F0C_DST_SEL_Y(~0u), 8, 186},
	{8604, S_008F0C_DST_SEL_Z(~0u), 8, 186},
	{8614, S_008F0C_DST_SEL_W(~0u), 8, 186},
	{8798, S_008F0C_NUM_FORMAT(~0u), 8, 194},
	{9190, S_008F0C_DATA_FORMAT(~0u), 16, 202},
	{9202, S_008F0C_ELEMENT_SIZE(~0u)},
	{9215, S_008F0C_INDEX_STRIDE(~0u)},
	{9228, S_008F0C_ADD_TID_ENABLE(~0u)},
	{9243, S_008F0C_ATC(~0u)},
	{9247, S_008F0C_HASH_ENABLE(~0u)},
	{9259, S_008F0C_HEAP(~0u)},
	{9264, S_008F0C_MTYPE(~0u)},
	{209, S_008F0C_TYPE(~0u), 4, 218},
	/* 544 */
	{8433, S_030F14_COUNT_HI(~0u)},
	/* 545 */
	{8442, S_008F14_BASE_ADDRESS_HI(~0u)},
	{9339, S_008F14_MIN_LOD(~0u)},
	{9190, S_008F14_DATA_FORMAT(~0u), 64, 222},
	{8798, S_008F14_NUM_FORMAT(~0u), 16, 286},
	{9264, S_008F14_MTYPE(~0u)},
	/* 550 */
	{11329, S_008F18_WIDTH(~0u)},
	{11335, S_008F18_HEIGHT(~0u)},
	{11342, S_008F18_PERF_MOD(~0u)},
	{11351, S_008F18_INTERLACED(~0u)},
	/* 554 */
	{8433, S_030F1C_COUNT_HI(~0u)},
	/* 555 */
	{8584, S_008F1C_DST_SEL_X(~0u), 8, 186},
	{8594, S_008F1C_DST_SEL_Y(~0u), 8, 186},
	{8604, S_008F1C_DST_SEL_Z(~0u), 8, 186},
	{8614, S_008F1C_DST_SEL_W(~0u), 8, 186},
	{11362, S_008F1C_BASE_LEVEL(~0u)},
	{11373, S_008F1C_LAST_LEVEL(~0u)},
	{11384, S_008F1C_TILING_INDEX(~0u)},
	{11397, S_008F1C_POW2_PAD(~0u)},
	{9264, S_008F1C_MTYPE(~0u)},
	{9243, S_008F1C_ATC(~0u)},
	{209, S_008F1C_TYPE(~0u), 16, 302},
	/* 566 */
	{11708, S_008F20_DEPTH(~0u)},
	{11714, S_008F20_PITCH(~0u)},
	/* 568 */
	{11720, S_008F24_BASE_ARRAY(~0u)},
	{11731, S_008F24_LAST_ARRAY(~0u)},
	/* 570 */
	{11742, S_008F28_MIN_LOD_WARN(~0u)},
	{11755, S_008F28_COUNTER_BANK_ID(~0u)},
	{11771, S_008F28_LOD_HDW_CNT_EN(~0u)},
	{11786, S_008F28_COMPRESSION_EN(~0u)},
	{11801, S_008F28_ALPHA_IS_ON_MSB(~0u)},
	{11817, S_008F28_COLOR_TRANSFORM(~0u)},
	{11833, S_008F28_LOST_ALPHA_BITS(~0u)},
	{11849, S_008F28_LOST_COLOR_BITS(~0u)},
	/* 578 */
	{12047, S_008F30_CLAMP_X(~0u), 8, 318},
	{12055, S_008F30_CLAMP_Y(~0u), 8, 318},
	{12063, S_008F30_CLAMP_Z(~0u), 8, 318},
	{12071, S_008F30_MAX_ANISO_RATIO(~0u)},
	{12319, S_008F30_DEPTH_COMPARE_FUNC(~0u), 8, 326},
	{12338, S_008F30_FORCE_UNNORMALIZED(~0u)},
	{12357, S_008F30_ANISO_THRESHOLD(~0u)},
	{12373, S_008F30_MC_COORD_TRUNC(~0u)},
	{12388, S_008F30_FORCE_DEGAMMA(~0u)},
	{12402, S_008F30_ANISO_BIAS(~0u)},
	{12413, S_008F30_TRUNC_COORD(~0u)},
	{12425, S_008F30_DISABLE_CUBE_WRAP(~0u)},
	{12443, S_008F30_FILTER_MODE(~0u)},
	{12455, S_008F30_COMPAT_MODE(~0u)},
	/* 592 */
	{9339, S_008F34_MIN_LOD(~0u)},
	{12467, S_008F34_MAX_LOD(~0u)},
	{12475, S_008F34_PERF_MIP(~0u)},
	{12484, S_008F34_PERF_Z(~0u)},
	/* 596 */
	{12491, S_008F38_LOD_BIAS(~0u)},
	{12500, S_008F38_LOD_BIAS_SEC(~0u)},
	{12562, S_008F38_XY_MAG_FILTER(~0u), 2, 334},
	{12637, S_008F38_XY_MIN_FILTER(~0u), 4, 336},
	{12717, S_008F38_Z_FILTER(~0u), 3, 340},
	{12726, S_008F38_MIP_FILTER(~0u), 3, 340},
	{12737, S_008F38_MIP_POINT_PRECLAMP(~0u)},
	{12756, S_008F38_DISABLE_LSB_CEIL(~0u)},
	{12773, S_008F38_FILTER_PREC_FIX(~0u)},
	{12789, S_008F38_ANISO_OVERRIDE(~0u)},
	/* 606 */
	{12804, S_008F3C_BORDER_COLOR_PTR(~0u)},
	{12948, S_008F3C_BORDER_COLOR_TYPE(~0u), 4, 343},
	/* 608 */
	{12966, S_0090DC_VS_LOW_THRESHOLD(~0u)},
	{12983, S_0090DC_GS_LOW_THRESHOLD(~0u)},
	{13000, S_0090DC_ES_LOW_THRESHOLD(~0u)},
	{13017, S_0090DC_HS_LOW_THRESHOLD(~0u)},
	{13034, S_0090DC_LS_LOW_THRESHOLD(~0u)},
	/* 613 */
	{13051, S_0090E0_PS_CU_EN(~0u)},
	{13060, S_0090E0_VS_CU_EN(~0u)},
	/* 615 */
	{13069, S_0090E4_GS_CU_EN(~0u)},
	{13078, S_0090E4_ES_CU_EN(~0u)},
	/* 617 */
	{13087, S_0090E8_LSHS_CU_EN(~0u)},
	/* 618 */
	{13098, S_0090EC_MAX_WAVE_ID(~0u)},
	/* 619 */
	{13098, S_0090E8_MAX_WAVE_ID(~0u)},
	/* 620 */
	{13115, S_0090F0_RING_ORDER_TS0(~0u), 1, 347},
	{13130, S_0090F0_RING_ORDER_TS1(~0u)},
	{13145, S_0090F0_RING_ORDER_TS2(~0u)},
	/* 623 */
	{13160, S_00C700_PIPE_ORDER_TS0(~0u)},
	{13175, S_00C700_PIPE_ORDER_TS1(~0u)},
	{13190, S_00C700_PIPE_ORDER_TS2(~0u)},
	{13205, S_00C700_PIPE_ORDER_TS3(~0u)},
	{13220, S_00C700_TS0_DUR_MULT(~0u)},
	{13233, S_00C700_TS1_DUR_MULT(~0u)},
	{13246, S_00C700_TS2_DUR_MULT(~0u)},
	{13259, S_00C700_TS3_DUR_MULT(~0u)},
	/* 631 */
	{13272, S_0090F4_TS0_DURATION(~0u)},
	{13285, S_0090F4_TS1_DURATION(~0u)},
	/* 633 */
	{13298, S_0090F8_TS2_DURATION(~0u)},
	/* 634 */
	{38, S_008F40_SIZE(~0u)},
	/* 635 */
	{657, S_008F44_OFFSET(~0u)},
	/* 636 */
	{8433, S_030FFC_COUNT_HI(~0u)},
	/* 637 */
	{13311, S_009100_GPR_WRITE_PRIORITY(~0u)},
	{13330, S_009100_EXP_PRIORITY_ORDER(~0u)},
	{13349, S_009100_ENABLE_SQG_TOP_EVENTS(~0u)},
	{13371, S_009100_ENABLE_SQG_BOP_EVENTS(~0u)},
	{13393, S_009100_RSRC_MGMT_RESET(~0u)},
	/* 642 */
	{13662, S_00913C_VTX_DONE_DELAY(~0u), 16, 348},
	{13677, S_00913C_INTERP_ONE_PRIM_PER_ROW(~0u)},
	{13701, S_00913C_PC_LIMIT_ENABLE(~0u)},
	{13717, S_00913C_PC_LIMIT_STRICT(~0u)},
	{13733, S_00913C_PC_LIMIT_SIZE(~0u)},
	/* 647 */
	{13747, S_00936C_TYPE_A(~0u)},
	{13754, S_00936C_VGPR_A(~0u)},
	{13761, S_00936C_SGPR_A(~0u)},
	{13768, S_00936C_LDS_A(~0u)},
	{13774, S_00936C_WAVES_A(~0u)},
	{13782, S_00936C_EN_A(~0u)},
	{13787, S_00936C_TYPE_B(~0u)},
	{13794, S_00936C_VGPR_B(~0u)},
	{13801, S_00936C_SGPR_B(~0u)},
	{13808, S_00936C_LDS_B(~0u)},
	{13814, S_00936C_WAVES_B(~0u)},
	{13822, S_00936C_EN_B(~0u)},
	/* 659 */
	{13827, S_009858_MSAA1_X(~0u)},
	{13835, S_009858_MSAA1_Y(~0u)},
	{13843, S_009858_MSAA2_X(~0u)},
	{13851, S_009858_MSAA2_Y(~0u)},
	{13859, S_009858_MSAA4_X(~0u)},
	{13867, S_009858_MSAA4_Y(~0u)},
	{13875, S_009858_MSAA8_X(~0u)},
	{13883, S_009858_MSAA8_Y(~0u)},
	{13891, S_009858_MSAA16_X(~0u)},
	{13900, S_009858_MSAA16_Y(~0u)},
	/* 669 */
	{13909, S_0098F8_NUM_PIPES(~0u)},
	{13919, S_0098F8_PIPE_INTERLEAVE_SIZE(~0u)},
	{13940, S_0098F8_BANK_INTERLEAVE_SIZE(~0u)},
	{13961, S_0098F8_NUM_SHADER_ENGINES(~0u)},
	{13980, S_0098F8_SHADER_ENGINE_TILE_SIZE(~0u)},
	{14004, S_0098F8_NUM_GPUS(~0u)},
	{14013, S_0098F8_MULTI_GPU_TILE_SIZE(~0u)},
	{14033, S_0098F8_ROW_SIZE(~0u)},
	{14042, S_0098F8_NUM_LOWER_PIPES(~0u)},
	/* 678 */
	{14175, S_009910_MICRO_TILE_MODE(~0u), 4, 364},
	{14420, S_009910_ARRAY_MODE(~0u), 16, 368},
	{14782, S_009910_PIPE_CONFIG(~0u), 15, 384},
	{14972, S_009910_TILE_SPLIT(~0u), 7, 399},
	{15075, S_009910_BANK_WIDTH(~0u), 4, 406},
	{15182, S_009910_BANK_HEIGHT(~0u), 4, 410},
	{15294, S_009910_MACRO_TILE_ASPECT(~0u), 4, 414},
	{15381, S_009910_NUM_BANKS(~0u), 4, 418},
	{15422, S_009910_MICRO_TILE_MODE_NEW(~0u), 4, 422},
	{15442, S_009910_SAMPLE_SPLIT(~0u)},
	/* 688 */
	{15075, S_009990_BANK_WIDTH(~0u)},
	{15182, S_009990_BANK_HEIGHT(~0u)},
	{15294, S_009990_MACRO_TILE_ASPECT(~0u)},
	{15381, S_009990_NUM_BANKS(~0u)},
	/* 692 */
	{15455, S_00B004_MEM_BASE(~0u)},
	/* 693 */
	{15455, S_00B00C_MEM_BASE(~0u)},
	/* 694 */
	{13054, S_00B01C_CU_EN(~0u)},
	{15464, S_00B01C_WAVE_LIMIT(~0u)},
	{15475, S_00B01C_LOCK_LOW_THRESHOLD(~0u)},
	/* 697 */
	{15455, S_00B024_MEM_BASE(~0u)},
	/* 698 */
	{15494, S_00B028_VGPRS(~0u)},
	{15500, S_00B028_SGPRS(~0u)},
	{13321, S_00B028_PRIORITY(~0u)},
	{15549, S_00B028_FLOAT_MODE(~0u), 241, 426},
	{15560, S_00B028_PRIV(~0u)},
	{15565, S_00B028_DX10_CLAMP(~0u)},
	{15576, S_00B028_DEBUG_MODE(~0u)},
	{15587, S_00B028_IEEE_MODE(~0u)},
	{15597, S_00B028_CU_GROUP_DISABLE(~0u)},
	{15614, S_00B028_CACHE_CTL(~0u)},
	{15624, S_00B028_CDBG_USER(~0u)},
	/* 709 */
	{15634, S_00B02C_SCRATCH_EN(~0u)},
	{15645, S_00B02C_USER_SGPR(~0u)},
	{15655, S_00B02C_TRAP_PRESENT(~0u)},
	{15668, S_00B02C_WAVE_CNT_EN(~0u)},
	{15680, S_00B02C_EXTRA_LDS_SIZE(~0u)},
	{15695, S_00B02C_EXCP_EN(~0u)},
	{15703, S_00B02C_EXCP_EN_CIK(~0u)},
	/* 716 */
	{15455, S_00B104_MEM_BASE(~0u)},
	/* 717 */
	{15455, S_00B10C_MEM_BASE(~0u)},
	/* 718 */
	{13054, S_00B118_CU_EN(~0u)},
	{15464, S_00B118_WAVE_LIMIT(~0u)},
	{15475, S_00B118_LOCK_LOW_THRESHOLD(~0u)},
	/* 721 */
	{5419, S_00B11C_LIMIT(~0u)},
	/* 722 */
	{15455, S_00B124_MEM_BASE(~0u)},
	/* 723 */
	{15494, S_00B128_VGPRS(~0u)},
	{15500, S_00B128_SGPRS(~0u)},
	{13321, S_00B128_PRIORITY(~0u)},
	{15549, S_00B128_FLOAT_MODE(~0u)},
	{15560, S_00B128_PRIV(~0u)},
	{15565, S_00B128_DX10_CLAMP(~0u)},
	{15576, S_00B128_DEBUG_MODE(~0u)},
	{15587, S_00B128_IEEE_MODE(~0u)},
	{15715, S_00B128_VGPR_COMP_CNT(~0u)},
	{15729, S_00B128_CU_GROUP_ENABLE(~0u)},
	{15614, S_00B128_CACHE_CTL(~0u)},
	{15624, S_00B128_CDBG_USER(~0u)},
	/* 735 */
	{15634, S_00B12C_SCRATCH_EN(~0u)},
	{15645, S_00B12C_USER_SGPR(~0u)},
	{15655, S_00B12C_TRAP_PRESENT(~0u)},
	{15745, S_00B12C_OC_LDS_EN(~0u)},
	{15755, S_00B12C_SO_BASE0_EN(~0u)},
	{15767, S_00B12C_SO_BASE1_EN(~0u)},
	{15779, S_00B12C_SO_BASE2_EN(~0u)},
	{15791, S_00B12C_SO_BASE3_EN(~0u)},
	{15803, S_00B12C_SO_EN(~0u)},
	{15695, S_00B12C_EXCP_EN(~0u)},
	{15703, S_00B12C_EXCP_EN_CIK(~0u)},
	{15809, S_00B12C_DISPATCH_DRAW_EN(~0u)},
	/* 747 */
	{15455, S_00B204_MEM_BASE(~0u)},
	/* 748 */
	{15455, S_00B20C_MEM_BASE(~0u)},
	/* 749 */
	{13054, S_00B21C_CU_EN(~0u)},
	{15464, S_00B21C_WAVE_LIMIT(~0u)},
	{15475, S_00B21C_LOCK_LOW_THRESHOLD(~0u)},
	{15826, S_00B21C_GROUP_FIFO_DEPTH(~0u)},
	/* 753 */
	{15455, S_00B224_MEM_BASE(~0u)},
	/* 754 */
	{15494, S_00B228_VGPRS(~0u)},
	{15500, S_00B228_SGPRS(~0u)},
	{13321, S_00B228_PRIORITY(~0u)},
	{15549, S_00B228_FLOAT_MODE(~0u)},
	{15560, S_00B228_PRIV(~0u)},
	{15565, S_00B228_DX10_CLAMP(~0u)},
	{15576, S_00B228_DEBUG_MODE(~0u)},
	{15587, S_00B228_IEEE_MODE(~0u)},
	{15729, S_00B228_CU_GROUP_ENABLE(~0u)},
	{15614, S_00B228_CACHE_CTL(~0u)},
	{15624, S_00B228_CDBG_USER(~0u)},
	/* 765 */
	{15634, S_00B22C_SCRATCH_EN(~0u)},
	{15645, S_00B22C_USER_SGPR(~0u)},
	{15655, S_00B22C_TRAP_PRESENT(~0u)},
	{15695, S_00B22C_EXCP_EN(~0u)},
	{15703, S_00B22C_EXCP_EN_CIK(~0u)},
	/* 770 */
	{15455, S_00B304_MEM_BASE(~0u)},
	/* 771 */
	{15455, S_00B30C_MEM_BASE(~0u)},
	/* 772 */
	{13054, S_00B31C_CU_EN(~0u)},
	{15464, S_00B31C_WAVE_LIMIT(~0u)},
	{15475, S_00B31C_LOCK_LOW_THRESHOLD(~0u)},
	{15826, S_00B31C_GROUP_FIFO_DEPTH(~0u)},
	/* 776 */
	{15455, S_00B324_MEM_BASE(~0u)},
	/* 777 */
	{15494, S_00B328_VGPRS(~0u)},
	{15500, S_00B328_SGPRS(~0u)},
	{13321, S_00B328_PRIORITY(~0u)},
	{15549, S_00B328_FLOAT_MODE(~0u)},
	{15560, S_00B328_PRIV(~0u)},
	{15565, S_00B328_DX10_CLAMP(~0u)},
	{15576, S_00B328_DEBUG_MODE(~0u)},
	{15587, S_00B328_IEEE_MODE(~0u)},
	{15715, S_00B328_VGPR_COMP_CNT(~0u)},
	{15729, S_00B328_CU_GROUP_ENABLE(~0u)},
	{15614, S_00B328_CACHE_CTL(~0u)},
	{15624, S_00B328_CDBG_USER(~0u)},
	/* 789 */
	{15634, S_00B32C_SCRATCH_EN(~0u)},
	{15645, S_00B32C_USER_SGPR(~0u)},
	{15655, S_00B32C_TRAP_PRESENT(~0u)},
	{15745, S_00B32C_OC_LDS_EN(~0u)},
	{15695, S_00B32C_EXCP_EN(~0u)},
	{15686, S_00B32C_LDS_SIZE(~0u)},
	/* 795 */
	{15455, S_00B404_MEM_BASE(~0u)},
	/* 796 */
	{15455, S_00B40C_MEM_BASE(~0u)},
	/* 797 */
	{15464, S_00B41C_WAVE_LIMIT(~0u)},
	{15475, S_00B41C_LOCK_LOW_THRESHOLD(~0u)},
	{15826, S_00B41C_GROUP_FIFO_DEPTH(~0u)},
	/* 800 */
	{15455, S_00B424_MEM_BASE(~0u)},
	/* 801 */
	{15494, S_00B428_VGPRS(~0u)},
	{15500, S_00B428_SGPRS(~0u)},
	{13321, S_00B428_PRIORITY(~0u)},
	{15549, S_00B428_FLOAT_MODE(~0u)},
	{15560, S_00B428_PRIV(~0u)},
	{15565, S_00B428_DX10_CLAMP(~0u)},
	{15576, S_00B428_DEBUG_MODE(~0u)},
	{15587, S_00B428_IEEE_MODE(~0u)},
	{15614, S_00B428_CACHE_CTL(~0u)},
	{15624, S_00B428_CDBG_USER(~0u)},
	/* 811 */
	{15634, S_00B42C_SCRATCH_EN(~0u)},
	{15645, S_00B42C_USER_SGPR(~0u)},
	{15655, S_00B42C_TRAP_PRESENT(~0u)},
	{15745, S_00B42C_OC_LDS_EN(~0u)},
	{15843, S_00B42C_TG_SIZE_EN(~0u)},
	{15695, S_00B42C_EXCP_EN(~0u)},
	/* 817 */
	{15455, S_00B504_MEM_BASE(~0u)},
	/* 818 */
	{15455, S_00B50C_MEM_BASE(~0u)},
	/* 819 */
	{13054, S_00B51C_CU_EN(~0u)},
	{15464, S_00B51C_WAVE_LIMIT(~0u)},
	{15475, S_00B51C_LOCK_LOW_THRESHOLD(~0u)},
	{15826, S_00B51C_GROUP_FIFO_DEPTH(~0u)},
	/* 823 */
	{15455, S_00B524_MEM_BASE(~0u)},
	/* 824 */
	{15494, S_00B528_VGPRS(~0u)},
	{15500, S_00B528_SGPRS(~0u)},
	{13321, S_00B528_PRIORITY(~0u)},
	{15549, S_00B528_FLOAT_MODE(~0u)},
	{15560, S_00B528_PRIV(~0u)},
	{15565, S_00B528_DX10_CLAMP(~0u)},
	{15576, S_00B528_DEBUG_MODE(~0u)},
	{15587, S_00B528_IEEE_MODE(~0u)},
	{15715, S_00B528_VGPR_COMP_CNT(~0u)},
	{15614, S_00B528_CACHE_CTL(~0u)},
	{15624, S_00B528_CDBG_USER(~0u)},
	/* 835 */
	{15634, S_00B52C_SCRATCH_EN(~0u)},
	{15645, S_00B52C_USER_SGPR(~0u)},
	{15655, S_00B52C_TRAP_PRESENT(~0u)},
	{15686, S_00B52C_LDS_SIZE(~0u)},
	{15695, S_00B52C_EXCP_EN(~0u)},
	/* 840 */
	{15854, S_00B800_COMPUTE_SHADER_EN(~0u)},
	{15872, S_00B800_PARTIAL_TG_EN(~0u)},
	{15886, S_00B800_FORCE_START_AT_000(~0u)},
	{15905, S_00B800_ORDERED_APPEND_ENBL(~0u)},
	{15925, S_00B800_ORDERED_APPEND_MODE(~0u)},
	{15945, S_00B800_USE_THREAD_DIMENSIONS(~0u)},
	{15967, S_00B800_ORDER_MODE(~0u)},
	{15978, S_00B800_DISPATCH_CACHE_CNTL(~0u)},
	{15998, S_00B800_SCALAR_L1_INV_VOL(~0u)},
	{16016, S_00B800_VECTOR_L1_INV_VOL(~0u)},
	{16034, S_00B800_DATA_ATC(~0u)},
	{16043, S_00B800_RESTORE(~0u)},
	/* 852 */
	{16051, S_00B81C_NUM_THREAD_FULL(~0u)},
	{16067, S_00B81C_NUM_THREAD_PARTIAL(~0u)},
	/* 854 */
	{16051, S_00B820_NUM_THREAD_FULL(~0u)},
	{16067, S_00B820_NUM_THREAD_PARTIAL(~0u)},
	/* 856 */
	{16051, S_00B824_NUM_THREAD_FULL(~0u)},
	{16067, S_00B824_NUM_THREAD_PARTIAL(~0u)},
	/* 858 */
	{13098, S_00B82C_MAX_WAVE_ID(~0u)},
	/* 859 */
	{16086, S_00B828_PIPELINESTAT_ENABLE(~0u)},
	/* 860 */
	{16106, S_00B82C_PERFCOUNT_ENABLE(~0u)},
	/* 861 */
	{391, S_00B834_DATA(~0u)},
	{16123, S_00B834_INST_ATC(~0u)},
	/* 863 */
	{391, S_00B83C_DATA(~0u)},
	/* 864 */
	{391, S_00B844_DATA(~0u)},
	/* 865 */
	{15494, S_00B848_VGPRS(~0u)},
	{15500, S_00B848_SGPRS(~0u)},
	{13321, S_00B848_PRIORITY(~0u)},
	{15549, S_00B848_FLOAT_MODE(~0u)},
	{15560, S_00B848_PRIV(~0u)},
	{15565, S_00B848_DX10_CLAMP(~0u)},
	{15576, S_00B848_DEBUG_MODE(~0u)},
	{15587, S_00B848_IEEE_MODE(~0u)},
	{16132, S_00B848_BULKY(~0u)},
	{15624, S_00B848_CDBG_USER(~0u)},
	/* 875 */
	{15634, S_00B84C_SCRATCH_EN(~0u)},
	{15645, S_00B84C_USER_SGPR(~0u)},
	{15655, S_00B84C_TRAP_PRESENT(~0u)},
	{16138, S_00B84C_TGID_X_EN(~0u)},
	{16148, S_00B84C_TGID_Y_EN(~0u)},
	{16158, S_00B84C_TGID_Z_EN(~0u)},
	{15843, S_00B84C_TG_SIZE_EN(~0u)},
	{16168, S_00B84C_TIDIG_COMP_CNT(~0u)},
	{16183, S_00B84C_EXCP_EN_MSB(~0u)},
	{15686, S_00B84C_LDS_SIZE(~0u)},
	{15695, S_00B84C_EXCP_EN(~0u)},
	/* 886 */
	{391, S_00B850_DATA(~0u)},
	/* 887 */
	{16195, S_00B854_WAVES_PER_SH(~0u)},
	{16208, S_00B854_WAVES_PER_SH_CIK(~0u)},
	{16225, S_00B854_TG_PER_CU(~0u)},
	{16235, S_00B854_LOCK_THRESHOLD(~0u)},
	{16250, S_00B854_SIMD_DEST_CNTL(~0u)},
	{16265, S_00B854_FORCE_SIMD_DIST(~0u)},
	{16281, S_00B854_CU_GROUP_COUNT(~0u)},
	/* 894 */
	{16296, S_00B858_SH0_CU_EN(~0u)},
	{16306, S_00B858_SH1_CU_EN(~0u)},
	/* 896 */
	{16296, S_00B85C_SH0_CU_EN(~0u)},
	{16306, S_00B85C_SH1_CU_EN(~0u)},
	/* 898 */
	{16316, S_00B860_WAVES(~0u)},
	{16322, S_00B860_WAVESIZE(~0u)},
	/* 900 */
	{16296, S_00B864_SH0_CU_EN(~0u)},
	{16306, S_00B864_SH1_CU_EN(~0u)},
	/* 902 */
	{16296, S_00B868_SH0_CU_EN(~0u)},
	{16306, S_00B868_SH1_CU_EN(~0u)},
	/* 904 */
	{16331, S_00B87C_SEND_SEID(~0u)},
	{14503, S_00B87C_RESERVED2(~0u)},
	{16341, S_00B87C_RESERVED3(~0u)},
	{16351, S_00B87C_RESERVED4(~0u)},
	{16361, S_00B87C_WAVE_ID_BASE(~0u)},
	/* 909 */
	{16374, S_00B888_PAYLOAD(~0u)},
	{16382, S_00B888_IS_EVENT(~0u)},
	{16391, S_00B888_IS_STATE(~0u)},
	/* 912 */
	{894, S_00B890_ADDR(~0u)},
	/* 913 */
	{9243, S_00B894_ATC(~0u)},
	{9264, S_00B894_MTYPE(~0u)},
	/* 915 */
	{16400, S_034404_PERFCOUNTER_HI(~0u)},
	/* 916 */
	{16415, S_036004_PERF_SEL2(~0u)},
	{16425, S_036004_PERF_SEL3(~0u)},
	/* 918 */
	{16435, S_036008_PERF_SEL(~0u)},
	{16444, S_036008_PERF_SEL1(~0u)},
	{16454, S_036008_CNTR_MODE(~0u)},
	/* 921 */
	{16415, S_036010_PERF_SEL2(~0u)},
	{16425, S_036010_PERF_SEL3(~0u)},
	/* 923 */
	{16415, S_036018_PERF_SEL2(~0u)},
	{16425, S_036018_PERF_SEL3(~0u)},
	/* 925 */
	{16435, S_03601C_PERF_SEL(~0u)},
	{16444, S_03601C_PERF_SEL1(~0u)},
	{16454, S_03601C_CNTR_MODE(~0u)},
	/* 928 */
	{16511, S_036020_PERFMON_STATE(~0u), 3, 667},
	{16525, S_036020_SPM_PERFMON_STATE(~0u)},
	{16543, S_036020_PERFMON_ENABLE_MODE(~0u)},
	{16563, S_036020_PERFMON_SAMPLE_ENABLE(~0u)},
	/* 932 */
	{16435, S_036024_PERF_SEL(~0u)},
	{16444, S_036024_PERF_SEL1(~0u)},
	{16454, S_036024_CNTR_MODE(~0u)},
	/* 935 */
	{16435, S_036100_PERF_SEL(~0u)},
	{16585, S_036100_DB_CLEAN_USER_DEFINED_MASK(~0u)},
	{16612, S_036100_CB_CLEAN_USER_DEFINED_MASK(~0u)},
	{16639, S_036100_VGT_BUSY_USER_DEFINED_MASK(~0u)},
	{16666, S_036100_TA_BUSY_USER_DEFINED_MASK(~0u)},
	{16692, S_036100_SX_BUSY_USER_DEFINED_MASK(~0u)},
	{16718, S_036100_SPI_BUSY_USER_DEFINED_MASK(~0u)},
	{16745, S_036100_SC_BUSY_USER_DEFINED_MASK(~0u)},
	{16771, S_036100_PA_BUSY_USER_DEFINED_MASK(~0u)},
	{16797, S_036100_GRBM_BUSY_USER_DEFINED_MASK(~0u)},
	{16825, S_036100_DB_BUSY_USER_DEFINED_MASK(~0u)},
	{16851, S_036100_CB_BUSY_USER_DEFINED_MASK(~0u)},
	{16877, S_036100_CP_BUSY_USER_DEFINED_MASK(~0u)},
	{16903, S_036100_IA_BUSY_USER_DEFINED_MASK(~0u)},
	{16929, S_036100_GDS_BUSY_USER_DEFINED_MASK(~0u)},
	{16956, S_036100_BCI_BUSY_USER_DEFINED_MASK(~0u)},
	{16983, S_036100_RLC_BUSY_USER_DEFINED_MASK(~0u)},
	{17010, S_036100_TC_BUSY_USER_DEFINED_MASK(~0u)},
	{17036, S_036100_WD_BUSY_USER_DEFINED_MASK(~0u)},
	/* 954 */
	{16435, S_036108_PERF_SEL(~0u)},
	{16585, S_036108_DB_CLEAN_USER_DEFINED_MASK(~0u)},
	{16612, S_036108_CB_CLEAN_USER_DEFINED_MASK(~0u)},
	{16666, S_036108_TA_BUSY_USER_DEFINED_MASK(~0u)},
	{16692, S_036108_SX_BUSY_USER_DEFINED_MASK(~0u)},
	{16718, S_036108_SPI_BUSY_USER_DEFINED_MASK(~0u)},
	{16745, S_036108_SC_BUSY_USER_DEFINED_MASK(~0u)},
	{16825, S_036108_DB_BUSY_USER_DEFINED_MASK(~0u)},
	{16851, S_036108_CB_BUSY_USER_DEFINED_MASK(~0u)},
	{16639, S_036108_VGT_BUSY_USER_DEFINED_MASK(~0u)},
	{16771, S_036108_PA_BUSY_USER_DEFINED_MASK(~0u)},
	{16956, S_036108_BCI_BUSY_USER_DEFINED_MASK(~0u)},
	/* 966 */
	{16435, S_03610C_PERF_SEL(~0u)},
	{16585, S_03610C_DB_CLEAN_USER_DEFINED_MASK(~0u)},
	{16612, S_03610C_CB_CLEAN_USER_DEFINED_MASK(~0u)},
	{16666, S_03610C_TA_BUSY_USER_DEFINED_MASK(~0u)},
	{16692, S_03610C_SX_BUSY_USER_DEFINED_MASK(~0u)},
	{16718, S_03610C_SPI_BUSY_USER_DEFINED_MASK(~0u)},
	{16745, S_03610C_SC_BUSY_USER_DEFINED_MASK(~0u)},
	{16825, S_03610C_DB_BUSY_USER_DEFINED_MASK(~0u)},
	{16851, S_03610C_CB_BUSY_USER_DEFINED_MASK(~0u)},
	{16639, S_03610C_VGT_BUSY_USER_DEFINED_MASK(~0u)},
	{16771, S_03610C_PA_BUSY_USER_DEFINED_MASK(~0u)},
	{16956, S_03610C_BCI_BUSY_USER_DEFINED_MASK(~0u)},
	/* 978 */
	{16435, S_036110_PERF_SEL(~0u)},
	{16585, S_036110_DB_CLEAN_USER_DEFINED_MASK(~0u)},
	{16612, S_036110_CB_CLEAN_USER_DEFINED_MASK(~0u)},
	{16666, S_036110_TA_BUSY_USER_DEFINED_MASK(~0u)},
	{16692, S_036110_SX_BUSY_USER_DEFINED_MASK(~0u)},
	{16718, S_036110_SPI_BUSY_USER_DEFINED_MASK(~0u)},
	{16745, S_036110_SC_BUSY_USER_DEFINED_MASK(~0u)},
	{16825, S_036110_DB_BUSY_USER_DEFINED_MASK(~0u)},
	{16851, S_036110_CB_BUSY_USER_DEFINED_MASK(~0u)},
	{16639, S_036110_VGT_BUSY_USER_DEFINED_MASK(~0u)},
	{16771, S_036110_PA_BUSY_USER_DEFINED_MASK(~0u)},
	{16956, S_036110_BCI_BUSY_USER_DEFINED_MASK(~0u)},
	/* 990 */
	{16435, S_036114_PERF_SEL(~0u)},
	{16585, S_036114_DB_CLEAN_USER_DEFINED_MASK(~0u)},
	{16612, S_036114_CB_CLEAN_USER_DEFINED_MASK(~0u)},
	{16666, S_036114_TA_BUSY_USER_DEFINED_MASK(~0u)},
	{16692, S_036114_SX_BUSY_USER_DEFINED_MASK(~0u)},
	{16718, S_036114_SPI_BUSY_USER_DEFINED_MASK(~0u)},
	{16745, S_036114_SC_BUSY_USER_DEFINED_MASK(~0u)},
	{16825, S_036114_DB_BUSY_USER_DEFINED_MASK(~0u)},
	{16851, S_036114_CB_BUSY_USER_DEFINED_MASK(~0u)},
	{16639, S_036114_VGT_BUSY_USER_DEFINED_MASK(~0u)},
	{16771, S_036114_PA_BUSY_USER_DEFINED_MASK(~0u)},
	{16956, S_036114_BCI_BUSY_USER_DEFINED_MASK(~0u)},
	/* 1002 */
	{16435, S_036200_PERF_SEL(~0u)},
	{17062, S_036200_PERF_MODE(~0u)},
	/* 1004 */
	{16435, S_036210_PERF_SEL(~0u)},
	{16444, S_036210_PERF_SEL1(~0u)},
	{16454, S_036210_CNTR_MODE(~0u)},
	{17072, S_036210_PERF_MODE1(~0u)},
	{17062, S_036210_PERF_MODE(~0u)},
	/* 1009 */
	{16415, S_036220_PERF_SEL2(~0u)},
	{16425, S_036220_PERF_SEL3(~0u)},
	{17083, S_036220_PERF_MODE3(~0u)},
	{17094, S_036220_PERF_MODE2(~0u)},
	/* 1013 */
	{16435, S_036230_PERF_SEL(~0u)},
	{16444, S_036230_PERF_SEL1(~0u)},
	{16454, S_036230_CNTR_MODE(~0u)},
	{17072, S_036230_PERF_MODE1(~0u)},
	{17062, S_036230_PERF_MODE(~0u)},
	/* 1018 */
	{16415, S_036240_PERF_SEL2(~0u)},
	{16425, S_036240_PERF_SEL3(~0u)},
	{17083, S_036240_PERF_MODE3(~0u)},
	{17094, S_036240_PERF_MODE2(~0u)},
	/* 1022 */
	{17105, S_036250_PERF_SEID_IGNORE_MASK(~0u)},
	/* 1023 */
	{16435, S_036400_PERF_SEL(~0u)},
	{16444, S_036400_PERF_SEL1(~0u)},
	{16454, S_036400_CNTR_MODE(~0u)},
	/* 1026 */
	{16415, S_036404_PERF_SEL2(~0u)},
	{16425, S_036404_PERF_SEL3(~0u)},
	/* 1028 */
	{16435, S_036500_PERF_SEL(~0u)},
	{16444, S_036500_PERF_SEL1(~0u)},
	{16454, S_036500_CNTR_MODE(~0u)},
	/* 1031 */
	{16415, S_036504_PERF_SEL2(~0u)},
	{16425, S_036504_PERF_SEL3(~0u)},
	/* 1033 */
	{16435, S_036600_PERF_SEL(~0u)},
	{16444, S_036600_PERF_SEL1(~0u)},
	{16454, S_036600_CNTR_MODE(~0u)},
	/* 1036 */
	{16415, S_036610_PERF_SEL2(~0u)},
	{16425, S_036610_PERF_SEL3(~0u)},
	/* 1038 */
	{17127, S_036628_BIN0_MIN(~0u)},
	{17136, S_036628_BIN0_MAX(~0u)},
	{17145, S_036628_BIN1_MIN(~0u)},
	{17154, S_036628_BIN1_MAX(~0u)},
	{17163, S_036628_BIN2_MIN(~0u)},
	{17172, S_036628_BIN2_MAX(~0u)},
	{17181, S_036628_BIN3_MIN(~0u)},
	{17190, S_036628_BIN3_MAX(~0u)},
	/* 1046 */
	{16435, S_036700_PERF_SEL(~0u)},
	{17199, S_036700_SQC_BANK_MASK(~0u)},
	{17213, S_036700_SQC_CLIENT_MASK(~0u)},
	{17229, S_036700_SPM_MODE(~0u)},
	{17238, S_036700_SIMD_MASK(~0u)},
	{17062, S_036700_PERF_MODE(~0u)},
	/* 1052 */
	{17248, S_036780_PS_EN(~0u)},
	{17254, S_036780_VS_EN(~0u)},
	{17260, S_036780_GS_EN(~0u)},
	{17266, S_036780_ES_EN(~0u)},
	{17272, S_036780_HS_EN(~0u)},
	{17278, S_036780_LS_EN(~0u)},
	{17284, S_036780_CS_EN(~0u)},
	{17290, S_036780_CNTR_RATE(~0u)},
	{17300, S_036780_DISABLE_FLUSH(~0u)},
	/* 1061 */
	{17314, S_036784_SH0_MASK(~0u)},
	{17323, S_036784_SH1_MASK(~0u)},
	/* 1063 */
	{17332, S_036788_FORCE_EN(~0u)},
	/* 1064 */
	{17341, S_036900_PERFCOUNTER_SELECT(~0u)},
	{17360, S_036900_PERFCOUNTER_SELECT1(~0u)},
	{16454, S_036900_CNTR_MODE(~0u)},
	/* 1067 */
	{17380, S_036910_PERFCOUNTER_SELECT2(~0u)},
	{17400, S_036910_PERFCOUNTER_SELECT3(~0u)},
	/* 1069 */
	{17341, S_036A00_PERFCOUNTER_SELECT(~0u)},
	{17360, S_036A00_PERFCOUNTER_SELECT1(~0u)},
	{16454, S_036A00_CNTR_MODE(~0u)},
	/* 1072 */
	{17380, S_036A10_PERFCOUNTER_SELECT2(~0u)},
	{17400, S_036A10_PERFCOUNTER_SELECT3(~0u)},
	/* 1074 */
	{16435, S_036B00_PERF_SEL(~0u)},
	{16444, S_036B00_PERF_SEL1(~0u)},
	{16454, S_036B00_CNTR_MODE(~0u)},
	{17072, S_036B00_PERF_MODE1(~0u)},
	{17062, S_036B00_PERF_MODE(~0u)},
	/* 1079 */
	{16415, S_036B04_PERF_SEL2(~0u)},
	{16425, S_036B04_PERF_SEL3(~0u)},
	{17083, S_036B04_PERF_MODE3(~0u)},
	{17094, S_036B04_PERF_MODE2(~0u)},
	/* 1083 */
	{16435, S_036C00_PERF_SEL(~0u)},
	{16444, S_036C00_PERF_SEL1(~0u)},
	{16454, S_036C00_CNTR_MODE(~0u)},
	{17072, S_036C00_PERF_MODE1(~0u)},
	{17062, S_036C00_PERF_MODE(~0u)},
	/* 1088 */
	{16415, S_036C04_PERF_SEL2(~0u)},
	{16425, S_036C04_PERF_SEL3(~0u)},
	{17083, S_036C04_PERF_MODE3(~0u)},
	{17094, S_036C04_PERF_MODE2(~0u)},
	/* 1092 */
	{16435, S_036D00_PERF_SEL(~0u)},
	{16444, S_036D00_PERF_SEL1(~0u)},
	{16454, S_036D00_CNTR_MODE(~0u)},
	{17072, S_036D00_PERF_MODE1(~0u)},
	{17062, S_036D00_PERF_MODE(~0u)},
	/* 1097 */
	{16415, S_036D04_PERF_SEL2(~0u)},
	{16425, S_036D04_PERF_SEL3(~0u)},
	{17083, S_036D04_PERF_MODE3(~0u)},
	{17094, S_036D04_PERF_MODE2(~0u)},
	/* 1101 */
	{16435, S_036E00_PERF_SEL(~0u)},
	{16444, S_036E00_PERF_SEL1(~0u)},
	{16454, S_036E00_CNTR_MODE(~0u)},
	{17072, S_036E00_PERF_MODE1(~0u)},
	{17062, S_036E00_PERF_MODE(~0u)},
	/* 1106 */
	{16415, S_036E04_PERF_SEL2(~0u)},
	{16425, S_036E04_PERF_SEL3(~0u)},
	{17094, S_036E04_PERF_MODE2(~0u)},
	{17083, S_036E04_PERF_MODE3(~0u)},
	/* 1110 */
	{16435, S_036E40_PERF_SEL(~0u)},
	{16444, S_036E40_PERF_SEL1(~0u)},
	{16454, S_036E40_CNTR_MODE(~0u)},
	{17072, S_036E40_PERF_MODE1(~0u)},
	{17062, S_036E40_PERF_MODE(~0u)},
	/* 1115 */
	{16415, S_036E44_PERF_SEL2(~0u)},
	{16425, S_036E44_PERF_SEL3(~0u)},
	{17094, S_036E44_PERF_MODE2(~0u)},
	{17083, S_036E44_PERF_MODE3(~0u)},
	/* 1119 */
	{17420, S_037000_OP_FILTER_ENABLE(~0u)},
	{17437, S_037000_OP_FILTER_SEL(~0u)},
	{17451, S_037000_FORMAT_FILTER_ENABLE(~0u)},
	{17472, S_037000_FORMAT_FILTER_SEL(~0u)},
	{17490, S_037000_CLEAR_FILTER_ENABLE(~0u)},
	{17510, S_037000_CLEAR_FILTER_SEL(~0u)},
	{17527, S_037000_MRT_FILTER_ENABLE(~0u)},
	{17545, S_037000_MRT_FILTER_SEL(~0u)},
	{17560, S_037000_NUM_SAMPLES_FILTER_ENABLE(~0u)},
	{17586, S_037000_NUM_SAMPLES_FILTER_SEL(~0u)},
	{17609, S_037000_NUM_FRAGMENTS_FILTER_ENABLE(~0u)},
	{17637, S_037000_NUM_FRAGMENTS_FILTER_SEL(~0u)},
	/* 1131 */
	{16435, S_037004_PERF_SEL(~0u)},
	{16444, S_037004_PERF_SEL1(~0u)},
	{16454, S_037004_CNTR_MODE(~0u)},
	{17072, S_037004_PERF_MODE1(~0u)},
	{17062, S_037004_PERF_MODE(~0u)},
	/* 1136 */
	{16415, S_037008_PERF_SEL2(~0u)},
	{16425, S_037008_PERF_SEL3(~0u)},
	{17083, S_037008_PERF_MODE3(~0u)},
	{17094, S_037008_PERF_MODE2(~0u)},
	/* 1140 */
	{16435, S_037100_PERF_SEL(~0u)},
	{16444, S_037100_PERF_SEL1(~0u)},
	{16454, S_037100_CNTR_MODE(~0u)},
	{17072, S_037100_PERF_MODE1(~0u)},
	{17062, S_037100_PERF_MODE(~0u)},
	/* 1145 */
	{16415, S_037104_PERF_SEL2(~0u)},
	{16425, S_037104_PERF_SEL3(~0u)},
	{17083, S_037104_PERF_MODE3(~0u)},
	{17094, S_037104_PERF_MODE2(~0u)},
	/* 1149 */
	{17662, S_028000_DEPTH_CLEAR_ENABLE(~0u)},
	{17681, S_028000_STENCIL_CLEAR_ENABLE(~0u)},
	{17702, S_028000_DEPTH_COPY(~0u)},
	{17713, S_028000_STENCIL_COPY(~0u)},
	{17726, S_028000_RESUMMARIZE_ENABLE(~0u)},
	{17745, S_028000_STENCIL_COMPRESS_DISABLE(~0u)},
	{17770, S_028000_DEPTH_COMPRESS_DISABLE(~0u)},
	{17793, S_028000_COPY_CENTROID(~0u)},
	{17807, S_028000_COPY_SAMPLE(~0u)},
	{17819, S_028000_DECOMPRESS_ENABLE(~0u)},
	/* 1159 */
	{17837, S_028004_ZPASS_INCREMENT_DISABLE(~0u)},
	{17861, S_028004_PERFECT_ZPASS_COUNTS(~0u)},
	{17882, S_028004_SAMPLE_RATE(~0u)},
	{17894, S_028004_ZPASS_ENABLE(~0u)},
	{17907, S_028004_ZFAIL_ENABLE(~0u)},
	{17920, S_028004_SFAIL_ENABLE(~0u)},
	{17933, S_028004_DBFAIL_ENABLE(~0u)},
	{17947, S_028004_SLICE_EVEN_ENABLE(~0u)},
	{17965, S_028004_SLICE_ODD_ENABLE(~0u)},
	/* 1168 */
	{17982, S_028008_SLICE_START(~0u)},
	{17994, S_028008_SLICE_MAX(~0u)},
	{18004, S_028008_Z_READ_ONLY(~0u)},
	{18016, S_028008_STENCIL_READ_ONLY(~0u)},
	/* 1172 */
	{18086, S_02800C_FORCE_HIZ_ENABLE(~0u), 4, 670},
	{18103, S_02800C_FORCE_HIS_ENABLE0(~0u), 4, 670},
	{18121, S_02800C_FORCE_HIS_ENABLE1(~0u), 4, 670},
	{18139, S_02800C_FORCE_SHADER_Z_ORDER(~0u)},
	{18160, S_02800C_FAST_Z_DISABLE(~0u)},
	{18175, S_02800C_FAST_STENCIL_DISABLE(~0u)},
	{18196, S_02800C_NOOP_CULL_DISABLE(~0u)},
	{18214, S_02800C_FORCE_COLOR_KILL(~0u)},
	{18231, S_02800C_FORCE_Z_READ(~0u)},
	{18244, S_02800C_FORCE_STENCIL_READ(~0u)},
	{18263, S_02800C_FORCE_FULL_Z_RANGE(~0u), 4, 670},
	{18282, S_02800C_FORCE_QC_SMASK_CONFLICT(~0u)},
	{18306, S_02800C_DISABLE_VIEWPORT_CLAMP(~0u)},
	{18329, S_02800C_IGNORE_SC_ZRANGE(~0u)},
	{18346, S_02800C_DISABLE_FULLY_COVERED(~0u)},
	{18431, S_02800C_FORCE_Z_LIMIT_SUMM(~0u), 4, 674},
	{18450, S_02800C_MAX_TILES_IN_DTT(~0u)},
	{18467, S_02800C_DISABLE_TILE_RATE_TILES(~0u)},
	{18491, S_02800C_FORCE_Z_DIRTY(~0u)},
	{18505, S_02800C_FORCE_STENCIL_DIRTY(~0u)},
	{18525, S_02800C_FORCE_Z_VALID(~0u)},
	{18539, S_02800C_FORCE_STENCIL_VALID(~0u)},
	{18559, S_02800C_PRESERVE_COMPRESSION(~0u)},
	/* 1195 */
	{18633, S_028010_PARTIAL_SQUAD_LAUNCH_CONTROL(~0u), 4, 678},
	{18662, S_028010_PARTIAL_SQUAD_LAUNCH_COUNTDOWN(~0u)},
	{18693, S_028010_DISABLE_ZMASK_EXPCLEAR_OPTIMIZATION(~0u)},
	{18729, S_028010_DISABLE_SMEM_EXPCLEAR_OPTIMIZATION(~0u)},
	{18764, S_028010_DISABLE_COLOR_ON_VALIDATION(~0u)},
	{18792, S_028010_DECOMPRESS_Z_ON_FLUSH(~0u)},
	{18814, S_028010_DISABLE_REG_SNOOP(~0u)},
	{18832, S_028010_DEPTH_BOUNDS_HIER_DEPTH_DISABLE(~0u)},
	{18864, S_028010_SEPARATE_HIZS_FUNC_ENABLE(~0u)},
	{18890, S_028010_HIZ_ZFUNC(~0u)},
	{18900, S_028010_HIS_SFUNC_FF(~0u)},
	{18913, S_028010_HIS_SFUNC_BF(~0u)},
	{18926, S_028010_PRESERVE_ZRANGE(~0u)},
	{18942, S_028010_PRESERVE_SRESULTS(~0u)},
	{18960, S_028010_DISABLE_FAST_PASS(~0u)},
	/* 1210 */
	{18978, S_028028_CLEAR(~0u)},
	/* 1211 */
	{18984, S_028030_TL_X(~0u)},
	{18989, S_028030_TL_Y(~0u)},
	/* 1213 */
	{18994, S_028034_BR_X(~0u)},
	{18999, S_028034_BR_Y(~0u)},
	/* 1215 */
	{19004, S_02803C_ADDR5_SWIZZLE_MASK(~0u)},
	{14420, S_02803C_ARRAY_MODE(~0u), 7, 682},
	{14782, S_02803C_PIPE_CONFIG(~0u), 18, 689},
	{15075, S_02803C_BANK_WIDTH(~0u), 4, 406},
	{15182, S_02803C_BANK_HEIGHT(~0u), 4, 410},
	{15294, S_02803C_MACRO_TILE_ASPECT(~0u), 4, 414},
	{15381, S_02803C_NUM_BANKS(~0u), 4, 418},
	/* 1222 */
	{8802, S_028040_FORMAT(~0u), 4, 707},
	{19156, S_028040_NUM_SAMPLES(~0u)},
	{14972, S_028040_TILE_SPLIT(~0u), 7, 399},
	{19168, S_028040_TILE_MODE_INDEX(~0u)},
	{19184, S_028040_DECOMPRESS_ON_N_ZPLANES(~0u)},
	{19208, S_028040_ALLOW_EXPCLEAR(~0u)},
	{19223, S_028040_READ_SIZE(~0u)},
	{19233, S_028040_TILE_SURFACE_ENABLE(~0u)},
	{19253, S_028040_CLEAR_DISALLOWED(~0u)},
	{19270, S_028040_ZRANGE_PRECISION(~0u)},
	/* 1232 */
	{8802, S_028044_FORMAT(~0u), 2, 711},
	{14972, S_028044_TILE_SPLIT(~0u), 7, 399},
	{19168, S_028044_TILE_MODE_INDEX(~0u)},
	{19208, S_028044_ALLOW_EXPCLEAR(~0u)},
	{19313, S_028044_TILE_STENCIL_DISABLE(~0u)},
	{19253, S_028044_CLEAR_DISALLOWED(~0u)},
	/* 1238 */
	{19334, S_028058_PITCH_TILE_MAX(~0u)},
	{19349, S_028058_HEIGHT_TILE_MAX(~0u)},
	/* 1240 */
	{19365, S_02805C_SLICE_TILE_MAX(~0u)},
	/* 1241 */
	{8425, S_028084_ADDRESS(~0u)},
	/* 1242 */
	{19380, S_028200_WINDOW_X_OFFSET(~0u)},
	{19396, S_028200_WINDOW_Y_OFFSET(~0u)},
	/* 1244 */
	{18984, S_028204_TL_X(~0u)},
	{18989, S_028204_TL_Y(~0u)},
	{19412, S_028204_WINDOW_OFFSET_DISABLE(~0u)},
	/* 1247 */
	{18994, S_028208_BR_X(~0u)},
	{18999, S_028208_BR_Y(~0u)},
	/* 1249 */
	{19434, S_02820C_CLIP_RULE(~0u)},
	/* 1250 */
	{18984, S_028210_TL_X(~0u)},
	{18989, S_028210_TL_Y(~0u)},
	/* 1252 */
	{18994, S_028214_BR_X(~0u)},
	{18999, S_028214_BR_Y(~0u)},
	/* 1254 */
	{19444, S_028230_ER_TRI(~0u)},
	{12527, S_028230_ER_POINT(~0u)},
	{19451, S_028230_ER_RECT(~0u)},
	{19459, S_028230_ER_LINE_LR(~0u)},
	{19470, S_028230_ER_LINE_RL(~0u)},
	{19481, S_028230_ER_LINE_TB(~0u)},
	{19492, S_028230_ER_LINE_BT(~0u)},
	/* 1261 */
	{19503, S_028234_HW_SCREEN_OFFSET_X(~0u)},
	{19522, S_028234_HW_SCREEN_OFFSET_Y(~0u)},
	/* 1263 */
	{19541, S_028238_TARGET0_ENABLE(~0u)},
	{19556, S_028238_TARGET1_ENABLE(~0u)},
	{19571, S_028238_TARGET2_ENABLE(~0u)},
	{19586, S_028238_TARGET3_ENABLE(~0u)},
	{19601, S_028238_TARGET4_ENABLE(~0u)},
	{19616, S_028238_TARGET5_ENABLE(~0u)},
	{19631, S_028238_TARGET6_ENABLE(~0u)},
	{19646, S_028238_TARGET7_ENABLE(~0u)},
	/* 1271 */
	{19661, S_02823C_OUTPUT0_ENABLE(~0u)},
	{19676, S_02823C_OUTPUT1_ENABLE(~0u)},
	{19691, S_02823C_OUTPUT2_ENABLE(~0u)},
	{19706, S_02823C_OUTPUT3_ENABLE(~0u)},
	{19721, S_02823C_OUTPUT4_ENABLE(~0u)},
	{19736, S_02823C_OUTPUT5_ENABLE(~0u)},
	{19751, S_02823C_OUTPUT6_ENABLE(~0u)},
	{19766, S_02823C_OUTPUT7_ENABLE(~0u)},
	/* 1279 */
	{18984, S_028240_TL_X(~0u)},
	{18989, S_028240_TL_Y(~0u)},
	{19412, S_028240_WINDOW_OFFSET_DISABLE(~0u)},
	/* 1282 */
	{18994, S_028244_BR_X(~0u)},
	{18999, S_028244_BR_Y(~0u)},
	/* 1284 */
	{18984, S_028250_TL_X(~0u)},
	{18989, S_028250_TL_Y(~0u)},
	{19412, S_028250_WINDOW_OFFSET_DISABLE(~0u)},
	/* 1287 */
	{18994, S_028254_BR_X(~0u)},
	{18999, S_028254_BR_Y(~0u)},
	/* 1289 */
	{19873, S_028350_RB_MAP_PKR0(~0u), 4, 713},
	{19885, S_028350_RB_MAP_PKR1(~0u), 4, 713},
	{19997, S_028350_RB_XSEL2(~0u), 4, 717},
	{20006, S_028350_RB_XSEL(~0u)},
	{20014, S_028350_RB_YSEL(~0u)},
	{20118, S_028350_PKR_MAP(~0u), 4, 721},
	{20226, S_028350_PKR_XSEL(~0u), 4, 725},
	{20335, S_028350_PKR_YSEL(~0u), 4, 729},
	{20448, S_028350_PKR_XSEL2(~0u), 4, 733},
	{20550, S_028350_SC_MAP(~0u), 4, 737},
	{20696, S_028350_SC_XSEL(~0u), 4, 741},
	{20843, S_028350_SC_YSEL(~0u), 4, 745},
	{20943, S_028350_SE_MAP(~0u), 4, 749},
	{21089, S_028350_SE_XSEL(~0u), 4, 753},
	{21236, S_028350_SE_YSEL(~0u), 4, 757},
	/* 1304 */
	{21356, S_028354_SE_PAIR_MAP(~0u), 4, 761},
	{21527, S_028354_SE_PAIR_XSEL(~0u), 4, 765},
	{21699, S_028354_SE_PAIR_YSEL(~0u), 4, 769},
	/* 1307 */
	{17947, S_028358_SLICE_EVEN_ENABLE(~0u)},
	{17965, S_028358_SLICE_ODD_ENABLE(~0u)},
	/* 1309 */
	{21712, S_028424_OVERWRITE_COMBINER_DISABLE(~0u)},
	{21739, S_028424_OVERWRITE_COMBINER_MRT_SHARING_DISABLE(~0u)},
	{21778, S_028424_OVERWRITE_COMBINER_WATERMARK(~0u)},
	/* 1312 */
	{22044, S_02842C_STENCILFAIL(~0u), 16, 773},
	{22056, S_02842C_STENCILZPASS(~0u), 16, 773},
	{22069, S_02842C_STENCILZFAIL(~0u), 16, 773},
	{22082, S_02842C_STENCILFAIL_BF(~0u), 16, 773},
	{22097, S_02842C_STENCILZPASS_BF(~0u), 16, 773},
	{22113, S_02842C_STENCILZFAIL_BF(~0u), 16, 773},
	/* 1318 */
	{22129, S_028430_STENCILTESTVAL(~0u)},
	{22144, S_028430_STENCILMASK(~0u)},
	{22156, S_028430_STENCILWRITEMASK(~0u)},
	{22173, S_028430_STENCILOPVAL(~0u)},
	/* 1322 */
	{22186, S_028434_STENCILTESTVAL_BF(~0u)},
	{22204, S_028434_STENCILMASK_BF(~0u)},
	{22219, S_028434_STENCILWRITEMASK_BF(~0u)},
	{22239, S_028434_STENCILOPVAL_BF(~0u)},
	/* 1326 */
	{657, S_028644_OFFSET(~0u)},
	{22262, S_028644_DEFAULT_VAL(~0u), 1, 789},
	{22274, S_028644_FLAT_SHADE(~0u)},
	{22285, S_028644_CYL_WRAP(~0u)},
	{22294, S_028644_PT_SPRITE_TEX(~0u)},
	{22308, S_028644_DUP(~0u)},
	{22312, S_028644_FP16_INTERP_MODE(~0u)},
	{22329, S_028644_USE_DEFAULT_ATTR1(~0u)},
	{22347, S_028644_DEFAULT_VAL_ATTR1(~0u)},
	{22365, S_028644_PT_SPRITE_TEX_ATTR1(~0u)},
	{22385, S_028644_ATTR0_VALID(~0u)},
	{22397, S_028644_ATTR1_VALID(~0u)},
	/* 1338 */
	{22409, S_0286C4_VS_EXPORT_COUNT(~0u)},
	{22425, S_0286C4_VS_HALF_PACK(~0u)},
	{22438, S_0286C4_VS_EXPORTS_FOG(~0u)},
	{22453, S_0286C4_VS_OUT_FOG_VEC_ADDR(~0u)},
	/* 1342 */
	{22473, S_0286CC_PERSP_SAMPLE_ENA(~0u)},
	{22490, S_0286CC_PERSP_CENTER_ENA(~0u)},
	{22507, S_0286CC_PERSP_CENTROID_ENA(~0u)},
	{22526, S_0286CC_PERSP_PULL_MODEL_ENA(~0u)},
	{22547, S_0286CC_LINEAR_SAMPLE_ENA(~0u)},
	{22565, S_0286CC_LINEAR_CENTER_ENA(~0u)},
	{22583, S_0286CC_LINEAR_CENTROID_ENA(~0u)},
	{22603, S_0286CC_LINE_STIPPLE_TEX_ENA(~0u)},
	{22624, S_0286CC_POS_X_FLOAT_ENA(~0u)},
	{22640, S_0286CC_POS_Y_FLOAT_ENA(~0u)},
	{22656, S_0286CC_POS_Z_FLOAT_ENA(~0u)},
	{22672, S_0286CC_POS_W_FLOAT_ENA(~0u)},
	{22688, S_0286CC_FRONT_FACE_ENA(~0u)},
	{22703, S_0286CC_ANCILLARY_ENA(~0u)},
	{22717, S_0286CC_SAMPLE_COVERAGE_ENA(~0u)},
	{22737, S_0286CC_POS_FIXED_PT_ENA(~0u)},
	/* 1358 */
	{22473, S_0286D0_PERSP_SAMPLE_ENA(~0u)},
	{22490, S_0286D0_PERSP_CENTER_ENA(~0u)},
	{22507, S_0286D0_PERSP_CENTROID_ENA(~0u)},
	{22526, S_0286D0_PERSP_PULL_MODEL_ENA(~0u)},
	{22547, S_0286D0_LINEAR_SAMPLE_ENA(~0u)},
	{22565, S_0286D0_LINEAR_CENTER_ENA(~0u)},
	{22583, S_0286D0_LINEAR_CENTROID_ENA(~0u)},
	{22603, S_0286D0_LINE_STIPPLE_TEX_ENA(~0u)},
	{22624, S_0286D0_POS_X_FLOAT_ENA(~0u)},
	{22640, S_0286D0_POS_Y_FLOAT_ENA(~0u)},
	{22656, S_0286D0_POS_Z_FLOAT_ENA(~0u)},
	{22672, S_0286D0_POS_W_FLOAT_ENA(~0u)},
	{22688, S_0286D0_FRONT_FACE_ENA(~0u)},
	{22703, S_0286D0_ANCILLARY_ENA(~0u)},
	{22717, S_0286D0_SAMPLE_COVERAGE_ENA(~0u)},
	{22737, S_0286D0_POS_FIXED_PT_ENA(~0u)},
	/* 1374 */
	{22754, S_0286D4_FLAT_SHADE_ENA(~0u)},
	{22769, S_0286D4_PNT_SPRITE_ENA(~0u)},
	{22892, S_0286D4_PNT_SPRITE_OVRD_X(~0u), 5, 790},
	{22910, S_0286D4_PNT_SPRITE_OVRD_Y(~0u), 5, 790},
	{22928, S_0286D4_PNT_SPRITE_OVRD_Z(~0u), 5, 790},
	{22946, S_0286D4_PNT_SPRITE_OVRD_W(~0u), 5, 790},
	{22964, S_0286D4_PNT_SPRITE_TOP_1(~0u)},
	/* 1381 */
	{22981, S_0286D8_NUM_INTERP(~0u)},
	{22992, S_0286D8_PARAM_GEN(~0u)},
	{23002, S_0286D8_FOG_ADDR(~0u)},
	{23011, S_0286D8_BC_OPTIMIZE_DISABLE(~0u)},
	{23031, S_0286D8_PASS_FOG_THROUGH_PS(~0u)},
	/* 1386 */
	{23051, S_0286E0_PERSP_CENTER_CNTL(~0u)},
	{23069, S_0286E0_PERSP_CENTROID_CNTL(~0u)},
	{23089, S_0286E0_LINEAR_CENTER_CNTL(~0u)},
	{23108, S_0286E0_LINEAR_CENTROID_CNTL(~0u)},
	{23178, S_0286E0_POS_FLOAT_LOCATION(~0u), 1, 795},
	{23197, S_0286E0_POS_FLOAT_ULC(~0u)},
	{23211, S_0286E0_FRONT_FACE_ALL_BITS(~0u)},
	/* 1393 */
	{16316, S_0286E8_WAVES(~0u)},
	{16322, S_0286E8_WAVESIZE(~0u)},
	/* 1395 */
	{23231, S_028704_NUM_PS_WAVES(~0u)},
	{23244, S_028704_NUM_VS_WAVES(~0u)},
	{23257, S_028704_NUM_GS_WAVES(~0u)},
	{23270, S_028704_NUM_ES_WAVES(~0u)},
	{23283, S_028704_NUM_HS_WAVES(~0u)},
	/* 1400 */
	{23296, S_028708_NUM_LS_WAVES(~0u)},
	/* 1401 */
	{23397, S_02870C_POS0_EXPORT_FORMAT(~0u), 5, 796},
	{23416, S_02870C_POS1_EXPORT_FORMAT(~0u), 5, 796},
	{23435, S_02870C_POS2_EXPORT_FORMAT(~0u), 5, 796},
	{23454, S_02870C_POS3_EXPORT_FORMAT(~0u), 5, 796},
	/* 1405 */
	{23673, S_028710_Z_EXPORT_FORMAT(~0u), 10, 801},
	/* 1406 */
	{23689, S_028714_COL0_EXPORT_FORMAT(~0u), 10, 801},
	{23708, S_028714_COL1_EXPORT_FORMAT(~0u), 10, 801},
	{23727, S_028714_COL2_EXPORT_FORMAT(~0u), 10, 801},
	{23746, S_028714_COL3_EXPORT_FORMAT(~0u), 10, 801},
	{23765, S_028714_COL4_EXPORT_FORMAT(~0u), 10, 801},
	{23784, S_028714_COL5_EXPORT_FORMAT(~0u), 10, 801},
	{23803, S_028714_COL6_EXPORT_FORMAT(~0u), 10, 801},
	{23822, S_028714_COL7_EXPORT_FORMAT(~0u), 10, 801},
	/* 1414 */
	{24076, S_028754_MRT0(~0u), 11, 811},
	{24081, S_028754_MRT1(~0u)},
	{24086, S_028754_MRT2(~0u)},
	{24091, S_028754_MRT3(~0u)},
	{24096, S_028754_MRT4(~0u)},
	{24101, S_028754_MRT5(~0u)},
	{24106, S_028754_MRT6(~0u)},
	{24111, S_028754_MRT7(~0u)},
	/* 1422 */
	{24196, S_028758_MRT0_EPSILON(~0u), 16, 822},
	{24209, S_028758_MRT1_EPSILON(~0u)},
	{24222, S_028758_MRT2_EPSILON(~0u)},
	{24235, S_028758_MRT3_EPSILON(~0u)},
	{24248, S_028758_MRT4_EPSILON(~0u)},
	{24261, S_028758_MRT5_EPSILON(~0u)},
	{24274, S_028758_MRT6_EPSILON(~0u)},
	{24287, S_028758_MRT7_EPSILON(~0u)},
	/* 1430 */
	{24300, S_02875C_MRT0_COLOR_OPT_DISABLE(~0u)},
	{24323, S_02875C_MRT0_ALPHA_OPT_DISABLE(~0u)},
	{24346, S_02875C_MRT1_COLOR_OPT_DISABLE(~0u)},
	{24369, S_02875C_MRT1_ALPHA_OPT_DISABLE(~0u)},
	{24392, S_02875C_MRT2_COLOR_OPT_DISABLE(~0u)},
	{24415, S_02875C_MRT2_ALPHA_OPT_DISABLE(~0u)},
	{24438, S_02875C_MRT3_COLOR_OPT_DISABLE(~0u)},
	{24461, S_02875C_MRT3_ALPHA_OPT_DISABLE(~0u)},
	{24484, S_02875C_MRT4_COLOR_OPT_DISABLE(~0u)},
	{24507, S_02875C_MRT4_ALPHA_OPT_DISABLE(~0u)},
	{24530, S_02875C_MRT5_COLOR_OPT_DISABLE(~0u)},
	{24553, S_02875C_MRT5_ALPHA_OPT_DISABLE(~0u)},
	{24576, S_02875C_MRT6_COLOR_OPT_DISABLE(~0u)},
	{24599, S_02875C_MRT6_ALPHA_OPT_DISABLE(~0u)},
	{24622, S_02875C_MRT7_COLOR_OPT_DISABLE(~0u)},
	{24645, S_02875C_MRT7_ALPHA_OPT_DISABLE(~0u)},
	{24668, S_02875C_PIXEN_ZERO_OPT_DISABLE(~0u)},
	/* 1447 */
	{24959, S_028760_COLOR_SRC_OPT(~0u), 8, 838},
	{24973, S_028760_COLOR_DST_OPT(~0u)},
	{25121, S_028760_COLOR_COMB_FCN(~0u), 8, 846},
	{25136, S_028760_ALPHA_SRC_OPT(~0u)},
	{25150, S_028760_ALPHA_DST_OPT(~0u)},
	{25164, S_028760_ALPHA_COMB_FCN(~0u)},
	/* 1453 */
	{24959, S_028764_COLOR_SRC_OPT(~0u)},
	{24973, S_028764_COLOR_DST_OPT(~0u)},
	{25121, S_028764_COLOR_COMB_FCN(~0u)},
	{25136, S_028764_ALPHA_SRC_OPT(~0u)},
	{25150, S_028764_ALPHA_DST_OPT(~0u)},
	{25164, S_028764_ALPHA_COMB_FCN(~0u)},
	/* 1459 */
	{24959, S_028768_COLOR_SRC_OPT(~0u)},
	{24973, S_028768_COLOR_DST_OPT(~0u)},
	{25121, S_028768_COLOR_COMB_FCN(~0u)},
	{25136, S_028768_ALPHA_SRC_OPT(~0u)},
	{25150, S_028768_ALPHA_DST_OPT(~0u)},
	{25164, S_028768_ALPHA_COMB_FCN(~0u)},
	/* 1465 */
	{24959, S_02876C_COLOR_SRC_OPT(~0u)},
	{24973, S_02876C_COLOR_DST_OPT(~0u)},
	{25121, S_02876C_COLOR_COMB_FCN(~0u)},
	{25136, S_02876C_ALPHA_SRC_OPT(~0u)},
	{25150, S_02876C_ALPHA_DST_OPT(~0u)},
	{25164, S_02876C_ALPHA_COMB_FCN(~0u)},
	/* 1471 */
	{24959, S_028770_COLOR_SRC_OPT(~0u)},
	{24973, S_028770_COLOR_DST_OPT(~0u)},
	{25121, S_028770_COLOR_COMB_FCN(~0u)},
	{25136, S_028770_ALPHA_SRC_OPT(~0u)},
	{25150, S_028770_ALPHA_DST_OPT(~0u)},
	{25164, S_028770_ALPHA_COMB_FCN(~0u)},
	/* 1477 */
	{24959, S_028774_COLOR_SRC_OPT(~0u)},
	{24973, S_028774_COLOR_DST_OPT(~0u)},
	{25121, S_028774_COLOR_COMB_FCN(~0u)},
	{25136, S_028774_ALPHA_SRC_OPT(~0u)},
	{25150, S_028774_ALPHA_DST_OPT(~0u)},
	{25164, S_028774_ALPHA_COMB_FCN(~0u)},
	/* 1483 */
	{24959, S_028778_COLOR_SRC_OPT(~0u)},
	{24973, S_028778_COLOR_DST_OPT(~0u)},
	{25121, S_028778_COLOR_COMB_FCN(~0u)},
	{25136, S_028778_ALPHA_SRC_OPT(~0u)},
	{25150, S_028778_ALPHA_DST_OPT(~0u)},
	{25164, S_028778_ALPHA_COMB_FCN(~0u)},
	/* 1489 */
	{24959, S_02877C_COLOR_SRC_OPT(~0u)},
	{24973, S_02877C_COLOR_DST_OPT(~0u)},
	{25121, S_02877C_COLOR_COMB_FCN(~0u)},
	{25136, S_02877C_ALPHA_SRC_OPT(~0u)},
	{25150, S_02877C_ALPHA_DST_OPT(~0u)},
	{25164, S_02877C_ALPHA_COMB_FCN(~0u)},
	/* 1495 */
	{25573, S_028780_COLOR_SRCBLEND(~0u), 21, 854},
	{25121, S_028780_COLOR_COMB_FCN(~0u), 5, 875},
	{25678, S_028780_COLOR_DESTBLEND(~0u), 21, 854},
	{25694, S_028780_ALPHA_SRCBLEND(~0u), 21, 854},
	{25164, S_028780_ALPHA_COMB_FCN(~0u), 5, 875},
	{25709, S_028780_ALPHA_DESTBLEND(~0u), 21, 854},
	{25725, S_028780_SEPARATE_ALPHA_BLEND(~0u)},
	{830, S_028780_ENABLE(~0u)},
	{25746, S_028780_DISABLE_ROP3(~0u)},
	/* 1504 */
	{25759, S_0287CC_SRC_STATE_ID(~0u)},
	/* 1505 */
	{25772, S_0287E4_BASE_ADDR(~0u)},
	/* 1506 */
	{25860, S_0287F0_SOURCE_SELECT(~0u), 4, 880},
	{25906, S_0287F0_MAJOR_MODE(~0u), 2, 884},
	{25917, S_0287F0_NOT_EOP(~0u)},
	{25925, S_0287F0_USE_OPAQUE(~0u)},
	/* 1510 */
	{25936, S_0287F8_ADDRESS_LOW(~0u)},
	/* 1511 */
	{25948, S_028800_STENCIL_ENABLE(~0u)},
	{18094, S_028800_Z_ENABLE(~0u)},
	{25963, S_028800_Z_WRITE_ENABLE(~0u)},
	{25978, S_028800_DEPTH_BOUNDS_ENABLE(~0u)},
	{18894, S_028800_ZFUNC(~0u), 8, 886},
	{26093, S_028800_BACKFACE_ENABLE(~0u)},
	{26196, S_028800_STENCILFUNC(~0u), 8, 894},
	{26208, S_028800_STENCILFUNC_BF(~0u), 8, 894},
	{26223, S_028800_ENABLE_COLOR_WRITES_ON_DEPTH_FAIL(~0u)},
	{26257, S_028800_DISABLE_COLOR_WRITES_ON_DEPTH_PASS(~0u)},
	/* 1521 */
	{26292, S_028804_MAX_ANCHOR_SAMPLES(~0u)},
	{26311, S_028804_PS_ITER_SAMPLES(~0u)},
	{26327, S_028804_MASK_EXPORT_NUM_SAMPLES(~0u)},
	{26351, S_028804_ALPHA_TO_MASK_NUM_SAMPLES(~0u)},
	{26377, S_028804_HIGH_QUALITY_INTERSECTIONS(~0u)},
	{26404, S_028804_INCOHERENT_EQAA_READS(~0u)},
	{26426, S_028804_INTERPOLATE_COMP_Z(~0u)},
	{26445, S_028804_INTERPOLATE_SRC_Z(~0u)},
	{26463, S_028804_STATIC_ANCHOR_ASSOCIATIONS(~0u)},
	{26490, S_028804_ALPHA_TO_MASK_EQAA_DISABLE(~0u)},
	{26517, S_028804_OVERRASTERIZATION_AMOUNT(~0u)},
	{26542, S_028804_ENABLE_POSTZ_OVERRASTERIZATION(~0u)},
	/* 1533 */
	{26573, S_028808_DISABLE_DUAL_QUAD(~0u)},
	{26591, S_028808_DEGAMMA_ENABLE(~0u)},
	{12450, S_028808_MODE(~0u), 7, 902},
	{25754, S_028808_ROP3(~0u), 256, 909},
	/* 1537 */
	{26896, S_02880C_Z_EXPORT_ENABLE(~0u)},
	{26912, S_02880C_STENCIL_TEST_VAL_EXPORT_ENABLE(~0u)},
	{26943, S_02880C_STENCIL_OP_VAL_EXPORT_ENABLE(~0u)},
	{18152, S_02880C_Z_ORDER(~0u), 4, 1165},
	{27022, S_02880C_KILL_ENABLE(~0u)},
	{27034, S_02880C_COVERAGE_TO_MASK_ENABLE(~0u)},
	{27058, S_02880C_MASK_EXPORT_ENABLE(~0u)},
	{27077, S_02880C_EXEC_ON_HIER_FAIL(~0u)},
	{27095, S_02880C_EXEC_ON_NOOP(~0u)},
	{27108, S_02880C_ALPHA_TO_MASK_DISABLE(~0u)},
	{27130, S_02880C_DEPTH_BEFORE_SHADER(~0u)},
	{27220, S_02880C_CONSERVATIVE_Z_EXPORT(~0u), 4, 1169},
	{27242, S_02880C_DUAL_QUAD_DISABLE(~0u)},
	/* 1550 */
	{27260, S_028810_UCP_ENA_0(~0u)},
	{27270, S_028810_UCP_ENA_1(~0u)},
	{27280, S_028810_UCP_ENA_2(~0u)},
	{27290, S_028810_UCP_ENA_3(~0u)},
	{27300, S_028810_UCP_ENA_4(~0u)},
	{27310, S_028810_UCP_ENA_5(~0u)},
	{27320, S_028810_PS_UCP_Y_SCALE_NEG(~0u)},
	{27339, S_028810_PS_UCP_MODE(~0u)},
	{27351, S_028810_CLIP_DISABLE(~0u)},
	{27364, S_028810_UCP_CULL_ONLY_ENA(~0u)},
	{27382, S_028810_BOUNDARY_EDGE_FLAG_ENA(~0u)},
	{27405, S_028810_DX_CLIP_SPACE_DEF(~0u)},
	{27423, S_028810_DIS_CLIP_ERR_DETECT(~0u)},
	{27443, S_028810_VTX_KILL_OR(~0u)},
	{27455, S_028810_DX_RASTERIZATION_KILL(~0u)},
	{27477, S_028810_DX_LINEAR_ATTR_CLIP_ENA(~0u)},
	{27501, S_028810_VTE_VPORT_PROVOKE_DISABLE(~0u)},
	{27527, S_028810_ZCLIP_NEAR_DISABLE(~0u)},
	{27546, S_028810_ZCLIP_FAR_DISABLE(~0u)},
	/* 1569 */
	{27564, S_028814_CULL_FRONT(~0u)},
	{27575, S_028814_CULL_BACK(~0u)},
	{27585, S_028814_FACE(~0u)},
	{27600, S_028814_POLY_MODE(~0u), 2, 1173},
	{27666, S_028814_POLYMODE_FRONT_PTYPE(~0u), 3, 1175},
	{27687, S_028814_POLYMODE_BACK_PTYPE(~0u), 3, 1175},
	{27707, S_028814_POLY_OFFSET_FRONT_ENABLE(~0u)},
	{27732, S_028814_POLY_OFFSET_BACK_ENABLE(~0u)},
	{27756, S_028814_POLY_OFFSET_PARA_ENABLE(~0u)},
	{27780, S_028814_VTX_WINDOW_OFFSET_ENABLE(~0u)},
	{27805, S_028814_PROVOKING_VTX_LAST(~0u)},
	{27824, S_028814_PERSP_CORR_DIS(~0u)},
	{27839, S_028814_MULTI_PRIM_IB_ENA(~0u)},
	/* 1582 */
	{27857, S_028818_VPORT_X_SCALE_ENA(~0u)},
	{27875, S_028818_VPORT_X_OFFSET_ENA(~0u)},
	{27894, S_028818_VPORT_Y_SCALE_ENA(~0u)},
	{27912, S_028818_VPORT_Y_OFFSET_ENA(~0u)},
	{27931, S_028818_VPORT_Z_SCALE_ENA(~0u)},
	{27949, S_028818_VPORT_Z_OFFSET_ENA(~0u)},
	{27968, S_028818_VTX_XY_FMT(~0u)},
	{27979, S_028818_VTX_Z_FMT(~0u)},
	{27989, S_028818_VTX_W0_FMT(~0u)},
	/* 1591 */
	{28000, S_02881C_CLIP_DIST_ENA_0(~0u)},
	{28016, S_02881C_CLIP_DIST_ENA_1(~0u)},
	{28032, S_02881C_CLIP_DIST_ENA_2(~0u)},
	{28048, S_02881C_CLIP_DIST_ENA_3(~0u)},
	{28064, S_02881C_CLIP_DIST_ENA_4(~0u)},
	{28080, S_02881C_CLIP_DIST_ENA_5(~0u)},
	{28096, S_02881C_CLIP_DIST_ENA_6(~0u)},
	{28112, S_02881C_CLIP_DIST_ENA_7(~0u)},
	{28128, S_02881C_CULL_DIST_ENA_0(~0u)},
	{28144, S_02881C_CULL_DIST_ENA_1(~0u)},
	{28160, S_02881C_CULL_DIST_ENA_2(~0u)},
	{28176, S_02881C_CULL_DIST_ENA_3(~0u)},
	{28192, S_02881C_CULL_DIST_ENA_4(~0u)},
	{28208, S_02881C_CULL_DIST_ENA_5(~0u)},
	{28224, S_02881C_CULL_DIST_ENA_6(~0u)},
	{28240, S_02881C_CULL_DIST_ENA_7(~0u)},
	{28256, S_02881C_USE_VTX_POINT_SIZE(~0u)},
	{28275, S_02881C_USE_VTX_EDGE_FLAG(~0u)},
	{28293, S_02881C_USE_VTX_RENDER_TARGET_INDX(~0u)},
	{28320, S_02881C_USE_VTX_VIEWPORT_INDX(~0u)},
	{28342, S_02881C_USE_VTX_KILL_FLAG(~0u)},
	{28360, S_02881C_VS_OUT_MISC_VEC_ENA(~0u)},
	{28380, S_02881C_VS_OUT_CCDIST0_VEC_ENA(~0u)},
	{28403, S_02881C_VS_OUT_CCDIST1_VEC_ENA(~0u)},
	{28426, S_02881C_VS_OUT_MISC_SIDE_BUS_ENA(~0u)},
	{28451, S_02881C_USE_VTX_GS_CUT_FLAG(~0u)},
	{28471, S_02881C_USE_VTX_LINE_WIDTH(~0u)},
	/* 1618 */
	{28490, S_028820_VTE_XY_INF_DISCARD(~0u)},
	{28509, S_028820_VTE_Z_INF_DISCARD(~0u)},
	{28527, S_028820_VTE_W_INF_DISCARD(~0u)},
	{28545, S_028820_VTE_0XNANINF_IS_0(~0u)},
	{28563, S_028820_VTE_XY_NAN_RETAIN(~0u)},
	{28581, S_028820_VTE_Z_NAN_RETAIN(~0u)},
	{28598, S_028820_VTE_W_NAN_RETAIN(~0u)},
	{28615, S_028820_VTE_W_RECIP_NAN_IS_0(~0u)},
	{28636, S_028820_VS_XY_NAN_TO_INF(~0u)},
	{28653, S_028820_VS_XY_INF_RETAIN(~0u)},
	{28670, S_028820_VS_Z_NAN_TO_INF(~0u)},
	{28686, S_028820_VS_Z_INF_RETAIN(~0u)},
	{28702, S_028820_VS_W_NAN_TO_INF(~0u)},
	{28718, S_028820_VS_W_INF_RETAIN(~0u)},
	{28734, S_028820_VS_CLIP_DIST_INF_DISCARD(~0u)},
	{28759, S_028820_VTE_NO_OUTPUT_NEG_0(~0u)},
	/* 1634 */
	{28779, S_028824_LINE_STIPPLE_RESET(~0u)},
	{28798, S_028824_EXPAND_FULL_LENGTH(~0u)},
	{28817, S_028824_FRACTIONAL_ACCUM(~0u)},
	{28834, S_028824_DIAMOND_ADJUST(~0u)},
	/* 1638 */
	{28849, S_02882C_TRIANGLE_FILTER_DISABLE(~0u)},
	{28873, S_02882C_LINE_FILTER_DISABLE(~0u)},
	{28893, S_02882C_POINT_FILTER_DISABLE(~0u)},
	{28914, S_02882C_RECTANGLE_FILTER_DISABLE(~0u)},
	{28939, S_02882C_TRIANGLE_EXPAND_ENA(~0u)},
	{28959, S_02882C_LINE_EXPAND_ENA(~0u)},
	{28975, S_02882C_POINT_EXPAND_ENA(~0u)},
	{28992, S_02882C_RECTANGLE_EXPAND_ENA(~0u)},
	{29013, S_02882C_PRIM_EXPAND_CONSTANT(~0u)},
	{29034, S_02882C_XMAX_RIGHT_EXCLUSION(~0u)},
	{29055, S_02882C_YMAX_BOTTOM_EXCLUSION(~0u)},
	/* 1649 */
	{29077, S_028830_SMALL_PRIM_FILTER_ENABLE(~0u)},
	{28849, S_028830_TRIANGLE_FILTER_DISABLE(~0u)},
	{28873, S_028830_LINE_FILTER_DISABLE(~0u)},
	{28893, S_028830_POINT_FILTER_DISABLE(~0u)},
	{28914, S_028830_RECTANGLE_FILTER_DISABLE(~0u)},
	/* 1654 */
	{11335, S_028A00_HEIGHT(~0u)},
	{11329, S_028A00_WIDTH(~0u)},
	/* 1656 */
	{29102, S_028A04_MIN_SIZE(~0u)},
	{29111, S_028A04_MAX_SIZE(~0u)},
	/* 1658 */
	{11329, S_028A08_WIDTH(~0u)},
	/* 1659 */
	{29120, S_028A0C_LINE_PATTERN(~0u)},
	{29133, S_028A0C_REPEAT_COUNT(~0u)},
	{29146, S_028A0C_PATTERN_BIT_ORDER(~0u)},
	{29164, S_028A0C_AUTO_RESET_CNTL(~0u)},
	/* 1663 */
	{29285, S_028A10_PATH_SELECT(~0u), 5, 1178},
	/* 1664 */
	{29297, S_028A14_TESS_MODE(~0u)},
	/* 1665 */
	{29307, S_028A20_REUSE_DEPTH(~0u)},
	/* 1666 */
	{5952, S_028A24_PRIM_TYPE(~0u), 18, 1183},
	{29674, S_028A24_RETAIN_ORDER(~0u)},
	{29687, S_028A24_RETAIN_QUADS(~0u)},
	{29768, S_028A24_PRIM_ORDER(~0u), 5, 1201},
	/* 1670 */
	{29779, S_028A28_FIRST_DECR(~0u)},
	/* 1671 */
	{29785, S_028A2C_DECR(~0u)},
	/* 1672 */
	{29790, S_028A30_COMP_X_EN(~0u)},
	{29800, S_028A30_COMP_Y_EN(~0u)},
	{29810, S_028A30_COMP_Z_EN(~0u)},
	{29820, S_028A30_COMP_W_EN(~0u)},
	{8458, S_028A30_STRIDE(~0u)},
	{29830, S_028A30_SHIFT(~0u)},
	/* 1678 */
	{29790, S_028A34_COMP_X_EN(~0u)},
	{29800, S_028A34_COMP_Y_EN(~0u)},
	{29810, S_028A34_COMP_Z_EN(~0u)},
	{29820, S_028A34_COMP_W_EN(~0u)},
	{8458, S_028A34_STRIDE(~0u)},
	{29830, S_028A34_SHIFT(~0u)},
	/* 1684 */
	{29995, S_028A38_X_CONV(~0u), 9, 1206},
	{19387, S_028A38_X_OFFSET(~0u)},
	{30002, S_028A38_Y_CONV(~0u), 9, 1206},
	{19403, S_028A38_Y_OFFSET(~0u)},
	{30009, S_028A38_Z_CONV(~0u), 9, 1206},
	{30016, S_028A38_Z_OFFSET(~0u)},
	{30025, S_028A38_W_CONV(~0u), 9, 1206},
	{30032, S_028A38_W_OFFSET(~0u)},
	/* 1692 */
	{29995, S_028A3C_X_CONV(~0u), 9, 1206},
	{19387, S_028A3C_X_OFFSET(~0u)},
	{30002, S_028A3C_Y_CONV(~0u), 9, 1206},
	{19403, S_028A3C_Y_OFFSET(~0u)},
	{30009, S_028A3C_Z_CONV(~0u), 9, 1206},
	{30016, S_028A3C_Z_OFFSET(~0u)},
	{30025, S_028A3C_W_CONV(~0u), 9, 1206},
	{30032, S_028A3C_W_OFFSET(~0u)},
	/* 1700 */
	{12450, S_028A40_MODE(~0u), 6, 1215},
	{8519, S_028A40_RESERVED_0(~0u)},
	{30159, S_028A40_CUT_MODE(~0u), 4, 1221},
	{8537, S_028A40_RESERVED_1(~0u)},
	{30168, S_028A40_GS_C_PACK_EN(~0u)},
	{30181, S_028A40_RESERVED_2(~0u)},
	{30192, S_028A40_ES_PASSTHRU(~0u)},
	{30204, S_028A40_COMPUTE_MODE(~0u)},
	{30217, S_028A40_FAST_COMPUTE_MODE(~0u)},
	{30235, S_028A40_ELEMENT_INFO_EN(~0u)},
	{30251, S_028A40_PARTIAL_THD_AT_EOI(~0u)},
	{30270, S_028A40_SUPPRESS_CUTS(~0u)},
	{30284, S_028A40_ES_WRITE_OPTIMIZE(~0u)},
	{30302, S_028A40_GS_WRITE_OPTIMIZE(~0u)},
	{30353, S_028A40_ONCHIP(~0u), 4, 1225},
	/* 1715 */
	{30360, S_028A44_ES_VERTS_PER_SUBGRP(~0u)},
	{30380, S_028A44_GS_PRIMS_PER_SUBGRP(~0u)},
	/* 1717 */
	{30400, S_028A48_MSAA_ENABLE(~0u)},
	{30412, S_028A48_VPORT_SCISSOR_ENABLE(~0u)},
	{30433, S_028A48_LINE_STIPPLE_ENABLE(~0u)},
	{30453, S_028A48_SEND_UNLIT_STILES_TO_PKR(~0u)},
	/* 1721 */
	{30478, S_028A4C_WALK_SIZE(~0u)},
	{30488, S_028A4C_WALK_ALIGNMENT(~0u)},
	{30503, S_028A4C_WALK_ALIGN8_PRIM_FITS_ST(~0u)},
	{30528, S_028A4C_WALK_FENCE_ENABLE(~0u)},
	{30546, S_028A4C_WALK_FENCE_SIZE(~0u)},
	{30562, S_028A4C_SUPERTILE_WALK_ORDER_ENABLE(~0u)},
	{30567, S_028A4C_TILE_WALK_ORDER_ENABLE(~0u)},
	{30590, S_028A4C_TILE_COVER_DISABLE(~0u)},
	{30609, S_028A4C_TILE_COVER_NO_SCISSOR(~0u)},
	{30631, S_028A4C_ZMM_LINE_EXTENT(~0u)},
	{30647, S_028A4C_ZMM_LINE_OFFSET(~0u)},
	{30663, S_028A4C_ZMM_RECT_EXTENT(~0u)},
	{30679, S_028A4C_KILL_PIX_POST_HI_Z(~0u)},
	{30698, S_028A4C_KILL_PIX_POST_DETAIL_MASK(~0u)},
	{30724, S_028A4C_PS_ITER_SAMPLE(~0u)},
	{30739, S_028A4C_MULTI_SHADER_ENGINE_PRIM_DISCARD_ENABLE(~0u)},
	{30779, S_028A4C_MULTI_GPU_SUPERTILE_ENABLE(~0u)},
	{30806, S_028A4C_GPU_ID_OVERRIDE_ENABLE(~0u)},
	{30829, S_028A4C_GPU_ID_OVERRIDE(~0u)},
	{30845, S_028A4C_MULTI_GPU_PRIM_DISCARD_ENABLE(~0u)},
	{30875, S_028A4C_FORCE_EOV_CNTDWN_ENABLE(~0u)},
	{30899, S_028A4C_FORCE_EOV_REZ_ENABLE(~0u)},
	{30920, S_028A4C_OUT_OF_ORDER_PRIMITIVE_ENABLE(~0u)},
	{30950, S_028A4C_OUT_OF_ORDER_WATER_MARK(~0u)},
	/* 1745 */
	{30974, S_028A54_GS_PER_ES(~0u)},
	/* 1746 */
	{30984, S_028A58_ES_PER_GS(~0u)},
	/* 1747 */
	{30994, S_028A5C_GS_PER_VS(~0u)},
	/* 1748 */
	{657, S_028A60_OFFSET(~0u)},
	/* 1749 */
	{657, S_028A64_OFFSET(~0u)},
	/* 1750 */
	{657, S_028A68_OFFSET(~0u)},
	/* 1751 */
	{31072, S_028A6C_OUTPRIM_TYPE(~0u), 3, 1229},
	{31085, S_028A6C_OUTPRIM_TYPE_1(~0u)},
	{31100, S_028A6C_OUTPRIM_TYPE_2(~0u)},
	{31115, S_028A6C_OUTPRIM_TYPE_3(~0u)},
	{31130, S_028A6C_UNIQUE_TYPE_PER_STREAM(~0u)},
	/* 1756 */
	{203, S_028A7C_INDEX_TYPE(~0u), 3, 1232},
	{31267, S_028A7C_SWAP_MODE(~0u), 4, 1235},
	{31328, S_028A7C_BUF_TYPE(~0u), 3, 1239},
	{31370, S_028A7C_RDREQ_POLICY(~0u), 2, 1242},
	{31383, S_028A7C_RDREQ_POLICY_VI(~0u)},
	{9243, S_028A7C_ATC(~0u)},
	{25917, S_028A7C_NOT_EOP(~0u)},
	{31399, S_028A7C_REQ_PATH(~0u)},
	{9264, S_028A7C_MTYPE(~0u)},
	/* 1765 */
	{31408, S_028A84_PRIMITIVEID_EN(~0u)},
	{31423, S_028A84_DISABLE_RESET_ON_EOI(~0u)},
	/* 1767 */
	{32379, S_028A90_EVENT_TYPE(~0u), 59, 1244},
	{8447, S_028A90_ADDRESS_HI(~0u)},
	{32390, S_028A90_EXTENDED_EVENT(~0u)},
	/* 1770 */
	{32405, S_028A94_RESET_EN(~0u)},
	/* 1771 */
	{32414, S_028AA8_PRIMGROUP_SIZE(~0u)},
	{32429, S_028AA8_PARTIAL_VS_WAVE_ON(~0u)},
	{32448, S_028AA8_SWITCH_ON_EOP(~0u)},
	{32462, S_028AA8_PARTIAL_ES_WAVE_ON(~0u)},
	{32481, S_028AA8_SWITCH_ON_EOI(~0u)},
	{32495, S_028AA8_WD_SWITCH_ON_EOP(~0u)},
	{32512, S_028AA8_MAX_PRIMGRP_IN_WAVE(~0u)},
	/* 1778 */
	{32532, S_028AAC_ITEMSIZE(~0u)},
	/* 1779 */
	{32532, S_028AB0_ITEMSIZE(~0u)},
	/* 1780 */
	{32541, S_028AB4_REUSE_OFF(~0u)},
	/* 1781 */
	{32551, S_028AB8_VTX_CNT_EN(~0u)},
	/* 1782 */
	{12555, S_028ABC_LINEAR(~0u)},
	{32562, S_028ABC_FULL_CACHE(~0u)},
	{32573, S_028ABC_HTILE_USES_PRELOAD_WIN(~0u)},
	{32596, S_028ABC_PRELOAD(~0u)},
	{32604, S_028ABC_PREFETCH_WIDTH(~0u)},
	{32619, S_028ABC_PREFETCH_HEIGHT(~0u)},
	{32635, S_028ABC_DST_OUTSIDE_ZERO_TO_ONE(~0u)},
	{32659, S_028ABC_TC_COMPATIBLE(~0u)},
	/* 1790 */
	{32673, S_028AC0_COMPAREFUNC0(~0u), 8, 894},
	{32686, S_028AC0_COMPAREVALUE0(~0u)},
	{32700, S_028AC0_COMPAREMASK0(~0u)},
	{18113, S_028AC0_ENABLE0(~0u)},
	/* 1794 */
	{32713, S_028AC4_COMPAREFUNC1(~0u), 8, 894},
	{32726, S_028AC4_COMPAREVALUE1(~0u)},
	{32740, S_028AC4_COMPAREMASK1(~0u)},
	{18131, S_028AC4_ENABLE1(~0u)},
	/* 1798 */
	{32753, S_028AC8_START_X(~0u)},
	{32761, S_028AC8_START_Y(~0u)},
	{32769, S_028AC8_MAX_X(~0u)},
	{32775, S_028AC8_MAX_Y(~0u)},
	/* 1802 */
	{8458, S_028AD4_STRIDE(~0u)},
	/* 1803 */
	{8458, S_028AE4_STRIDE(~0u)},
	/* 1804 */
	{8458, S_028AF4_STRIDE(~0u)},
	/* 1805 */
	{8458, S_028B04_STRIDE(~0u)},
	/* 1806 */
	{32781, S_028B30_VERTEX_STRIDE(~0u)},
	/* 1807 */
	{32795, S_028B38_MAX_VERT_OUT(~0u)},
	/* 1808 */
	{32808, S_028B50_ACCUM_ISOLINE(~0u)},
	{32822, S_028B50_ACCUM_TRI(~0u)},
	{32832, S_028B50_ACCUM_QUAD(~0u)},
	{32843, S_028B50_DONUT_SPLIT(~0u)},
	{32855, S_028B50_TRAP_SPLIT(~0u)},
	/* 1813 */
	{17278, S_028B54_LS_EN(~0u), 3, 1303},
	{17272, S_028B54_HS_EN(~0u)},
	{17266, S_028B54_ES_EN(~0u), 3, 1306},
	{17260, S_028B54_GS_EN(~0u)},
	{17254, S_028B54_VS_EN(~0u), 3, 1309},
	{32989, S_028B54_DYNAMIC_HS(~0u)},
	{15809, S_028B54_DISPATCH_DRAW_EN(~0u)},
	{33000, S_028B54_DIS_DEALLOC_ACCUM_0(~0u)},
	{33020, S_028B54_DIS_DEALLOC_ACCUM_1(~0u)},
	{33040, S_028B54_VS_WAVE_ID_EN(~0u)},
	/* 1823 */
	{33054, S_028B58_NUM_PATCHES(~0u)},
	{33066, S_028B58_HS_NUM_INPUT_CP(~0u)},
	{33082, S_028B58_HS_NUM_OUTPUT_CP(~0u)},
	/* 1826 */
	{32532, S_028B5C_ITEMSIZE(~0u)},
	/* 1827 */
	{32532, S_028B60_ITEMSIZE(~0u)},
	/* 1828 */
	{32532, S_028B64_ITEMSIZE(~0u)},
	/* 1829 */
	{32532, S_028B68_ITEMSIZE(~0u)},
	/* 1830 */
	{209, S_028B6C_TYPE(~0u), 3, 1312},
	{33188, S_028B6C_PARTITIONING(~0u), 4, 1315},
	{33265, S_028B6C_TOPOLOGY(~0u), 4, 1319},
	{33274, S_028B6C_RESERVED_REDUC_AXIS(~0u)},
	{33294, S_028B6C_DEPRECATED(~0u)},
	{33305, S_028B6C_NUM_DS_WAVES_PER_SIMD(~0u)},
	{33327, S_028B6C_DISABLE_DONUTS(~0u)},
	{31370, S_028B6C_RDREQ_POLICY(~0u), 3, 1323},
	{31383, S_028B6C_RDREQ_POLICY_VI(~0u)},
	{33466, S_028B6C_DISTRIBUTION_MODE(~0u), 4, 1326},
	{9264, S_028B6C_MTYPE(~0u)},
	/* 1841 */
	{33484, S_028B70_ALPHA_TO_MASK_ENABLE(~0u)},
	{33505, S_028B70_ALPHA_TO_MASK_OFFSET0(~0u)},
	{33527, S_028B70_ALPHA_TO_MASK_OFFSET1(~0u)},
	{33549, S_028B70_ALPHA_TO_MASK_OFFSET2(~0u)},
	{33571, S_028B70_ALPHA_TO_MASK_OFFSET3(~0u)},
	{33593, S_028B70_OFFSET_ROUND(~0u)},
	/* 1847 */
	{33606, S_028B78_POLY_OFFSET_NEG_NUM_DB_BITS(~0u)},
	{33634, S_028B78_POLY_OFFSET_DB_IS_FLOAT_FMT(~0u)},
	/* 1849 */
	{830, S_028B90_ENABLE(~0u)},
	{15725, S_028B90_CNT(~0u)},
	/* 1851 */
	{33662, S_028B94_STREAMOUT_0_EN(~0u)},
	{33677, S_028B94_STREAMOUT_1_EN(~0u)},
	{33692, S_028B94_STREAMOUT_2_EN(~0u)},
	{33707, S_028B94_STREAMOUT_3_EN(~0u)},
	{33722, S_028B94_RAST_STREAM(~0u)},
	{33734, S_028B94_RAST_STREAM_MASK(~0u)},
	{33751, S_028B94_USE_RAST_STREAM_MASK(~0u)},
	/* 1858 */
	{33772, S_028B98_STREAM_0_BUFFER_EN(~0u)},
	{33791, S_028B98_STREAM_1_BUFFER_EN(~0u)},
	{33810, S_028B98_STREAM_2_BUFFER_EN(~0u)},
	{33829, S_028B98_STREAM_3_BUFFER_EN(~0u)},
	/* 1862 */
	{33848, S_028BD4_DISTANCE_0(~0u)},
	{33859, S_028BD4_DISTANCE_1(~0u)},
	{33870, S_028BD4_DISTANCE_2(~0u)},
	{33881, S_028BD4_DISTANCE_3(~0u)},
	{33892, S_028BD4_DISTANCE_4(~0u)},
	{33903, S_028BD4_DISTANCE_5(~0u)},
	{33914, S_028BD4_DISTANCE_6(~0u)},
	{33925, S_028BD4_DISTANCE_7(~0u)},
	/* 1870 */
	{33936, S_028BD8_DISTANCE_8(~0u)},
	{33947, S_028BD8_DISTANCE_9(~0u)},
	{33958, S_028BD8_DISTANCE_10(~0u)},
	{33970, S_028BD8_DISTANCE_11(~0u)},
	{33982, S_028BD8_DISTANCE_12(~0u)},
	{33994, S_028BD8_DISTANCE_13(~0u)},
	{34006, S_028BD8_DISTANCE_14(~0u)},
	{34018, S_028BD8_DISTANCE_15(~0u)},
	/* 1878 */
	{34030, S_028BDC_EXPAND_LINE_WIDTH(~0u)},
	{34048, S_028BDC_LAST_PIXEL(~0u)},
	{34059, S_028BDC_PERPENDICULAR_ENDCAP_ENA(~0u)},
	{34084, S_028BDC_DX10_DIAMOND_TEST_ENA(~0u)},
	/* 1882 */
	{34106, S_028BE0_MSAA_NUM_SAMPLES(~0u)},
	{34123, S_028BE0_AA_MASK_CENTROID_DTMN(~0u)},
	{34145, S_028BE0_MAX_SAMPLE_DIST(~0u)},
	{34161, S_028BE0_MSAA_EXPOSED_SAMPLES(~0u)},
	{34182, S_028BE0_DETAIL_TO_EXPOSED_MODE(~0u)},
	/* 1887 */
	{34205, S_028BE4_PIX_CENTER(~0u)},
	{34266, S_028BE4_ROUND_MODE(~0u), 4, 1330},
	{34482, S_028BE4_QUANT_MODE(~0u), 8, 1334},
	/* 1890 */
	{34493, S_028BF8_S0_X(~0u)},
	{34498, S_028BF8_S0_Y(~0u)},
	{34503, S_028BF8_S1_X(~0u)},
	{34508, S_028BF8_S1_Y(~0u)},
	{34513, S_028BF8_S2_X(~0u)},
	{34518, S_028BF8_S2_Y(~0u)},
	{34523, S_028BF8_S3_X(~0u)},
	{34528, S_028BF8_S3_Y(~0u)},
	/* 1898 */
	{34533, S_028BFC_S4_X(~0u)},
	{34538, S_028BFC_S4_Y(~0u)},
	{34543, S_028BFC_S5_X(~0u)},
	{34548, S_028BFC_S5_Y(~0u)},
	{34553, S_028BFC_S6_X(~0u)},
	{34558, S_028BFC_S6_Y(~0u)},
	{34563, S_028BFC_S7_X(~0u)},
	{34568, S_028BFC_S7_Y(~0u)},
	/* 1906 */
	{34573, S_028C00_S8_X(~0u)},
	{34578, S_028C00_S8_Y(~0u)},
	{34583, S_028C00_S9_X(~0u)},
	{34588, S_028C00_S9_Y(~0u)},
	{34593, S_028C00_S10_X(~0u)},
	{34599, S_028C00_S10_Y(~0u)},
	{34605, S_028C00_S11_X(~0u)},
	{34611, S_028C00_S11_Y(~0u)},
	/* 1914 */
	{34617, S_028C04_S12_X(~0u)},
	{34623, S_028C04_S12_Y(~0u)},
	{34629, S_028C04_S13_X(~0u)},
	{34635, S_028C04_S13_Y(~0u)},
	{34641, S_028C04_S14_X(~0u)},
	{34647, S_028C04_S14_Y(~0u)},
	{34653, S_028C04_S15_X(~0u)},
	{34659, S_028C04_S15_Y(~0u)},
	/* 1922 */
	{34493, S_028C08_S0_X(~0u)},
	{34498, S_028C08_S0_Y(~0u)},
	{34503, S_028C08_S1_X(~0u)},
	{34508, S_028C08_S1_Y(~0u)},
	{34513, S_028C08_S2_X(~0u)},
	{34518, S_028C08_S2_Y(~0u)},
	{34523, S_028C08_S3_X(~0u)},
	{34528, S_028C08_S3_Y(~0u)},
	/* 1930 */
	{34533, S_028C0C_S4_X(~0u)},
	{34538, S_028C0C_S4_Y(~0u)},
	{34543, S_028C0C_S5_X(~0u)},
	{34548, S_028C0C_S5_Y(~0u)},
	{34553, S_028C0C_S6_X(~0u)},
	{34558, S_028C0C_S6_Y(~0u)},
	{34563, S_028C0C_S7_X(~0u)},
	{34568, S_028C0C_S7_Y(~0u)},
	/* 1938 */
	{34573, S_028C10_S8_X(~0u)},
	{34578, S_028C10_S8_Y(~0u)},
	{34583, S_028C10_S9_X(~0u)},
	{34588, S_028C10_S9_Y(~0u)},
	{34593, S_028C10_S10_X(~0u)},
	{34599, S_028C10_S10_Y(~0u)},
	{34605, S_028C10_S11_X(~0u)},
	{34611, S_028C10_S11_Y(~0u)},
	/* 1946 */
	{34617, S_028C14_S12_X(~0u)},
	{34623, S_028C14_S12_Y(~0u)},
	{34629, S_028C14_S13_X(~0u)},
	{34635, S_028C14_S13_Y(~0u)},
	{34641, S_028C14_S14_X(~0u)},
	{34647, S_028C14_S14_Y(~0u)},
	{34653, S_028C14_S15_X(~0u)},
	{34659, S_028C14_S15_Y(~0u)},
	/* 1954 */
	{34493, S_028C18_S0_X(~0u)},
	{34498, S_028C18_S0_Y(~0u)},
	{34503, S_028C18_S1_X(~0u)},
	{34508, S_028C18_S1_Y(~0u)},
	{34513, S_028C18_S2_X(~0u)},
	{34518, S_028C18_S2_Y(~0u)},
	{34523, S_028C18_S3_X(~0u)},
	{34528, S_028C18_S3_Y(~0u)},
	/* 1962 */
	{34533, S_028C1C_S4_X(~0u)},
	{34538, S_028C1C_S4_Y(~0u)},
	{34543, S_028C1C_S5_X(~0u)},
	{34548, S_028C1C_S5_Y(~0u)},
	{34553, S_028C1C_S6_X(~0u)},
	{34558, S_028C1C_S6_Y(~0u)},
	{34563, S_028C1C_S7_X(~0u)},
	{34568, S_028C1C_S7_Y(~0u)},
	/* 1970 */
	{34573, S_028C20_S8_X(~0u)},
	{34578, S_028C20_S8_Y(~0u)},
	{34583, S_028C20_S9_X(~0u)},
	{34588, S_028C20_S9_Y(~0u)},
	{34593, S_028C20_S10_X(~0u)},
	{34599, S_028C20_S10_Y(~0u)},
	{34605, S_028C20_S11_X(~0u)},
	{34611, S_028C20_S11_Y(~0u)},
	/* 1978 */
	{34617, S_028C24_S12_X(~0u)},
	{34623, S_028C24_S12_Y(~0u)},
	{34629, S_028C24_S13_X(~0u)},
	{34635, S_028C24_S13_Y(~0u)},
	{34641, S_028C24_S14_X(~0u)},
	{34647, S_028C24_S14_Y(~0u)},
	{34653, S_028C24_S15_X(~0u)},
	{34659, S_028C24_S15_Y(~0u)},
	/* 1986 */
	{34493, S_028C28_S0_X(~0u)},
	{34498, S_028C28_S0_Y(~0u)},
	{34503, S_028C28_S1_X(~0u)},
	{34508, S_028C28_S1_Y(~0u)},
	{34513, S_028C28_S2_X(~0u)},
	{34518, S_028C28_S2_Y(~0u)},
	{34523, S_028C28_S3_X(~0u)},
	{34528, S_028C28_S3_Y(~0u)},
	/* 1994 */
	{34533, S_028C2C_S4_X(~0u)},
	{34538, S_028C2C_S4_Y(~0u)},
	{34543, S_028C2C_S5_X(~0u)},
	{34548, S_028C2C_S5_Y(~0u)},
	{34553, S_028C2C_S6_X(~0u)},
	{34558, S_028C2C_S6_Y(~0u)},
	{34563, S_028C2C_S7_X(~0u)},
	{34568, S_028C2C_S7_Y(~0u)},
	/* 2002 */
	{34573, S_028C30_S8_X(~0u)},
	{34578, S_028C30_S8_Y(~0u)},
	{34583, S_028C30_S9_X(~0u)},
	{34588, S_028C30_S9_Y(~0u)},
	{34593, S_028C30_S10_X(~0u)},
	{34599, S_028C30_S10_Y(~0u)},
	{34605, S_028C30_S11_X(~0u)},
	{34611, S_028C30_S11_Y(~0u)},
	/* 2010 */
	{34617, S_028C34_S12_X(~0u)},
	{34623, S_028C34_S12_Y(~0u)},
	{34629, S_028C34_S13_X(~0u)},
	{34635, S_028C34_S13_Y(~0u)},
	{34641, S_028C34_S14_X(~0u)},
	{34647, S_028C34_S14_Y(~0u)},
	{34653, S_028C34_S15_X(~0u)},
	{34659, S_028C34_S15_Y(~0u)},
	/* 2018 */
	{34665, S_028C38_AA_MASK_X0Y0(~0u)},
	{34678, S_028C38_AA_MASK_X1Y0(~0u)},
	/* 2020 */
	{34691, S_028C3C_AA_MASK_X0Y1(~0u)},
	{34704, S_028C3C_AA_MASK_X1Y1(~0u)},
	/* 2022 */
	{34717, S_028C40_REALIGN_DQUADS_AFTER_N_WAVES(~0u)},
	/* 2023 */
	{34746, S_028C58_VTX_REUSE_DEPTH(~0u)},
	/* 2024 */
	{34762, S_028C5C_DEALLOC_DIST(~0u)},
	/* 2025 */
	{19340, S_028C64_TILE_MAX(~0u)},
	{34775, S_028C64_FMASK_TILE_MAX(~0u)},
	/* 2027 */
	{19340, S_028C68_TILE_MAX(~0u)},
	/* 2028 */
	{17982, S_028C6C_SLICE_START(~0u)},
	{17994, S_028C6C_SLICE_MAX(~0u)},
	/* 2030 */
	{34841, S_028C70_ENDIAN(~0u), 4, 1342},
	{8802, S_028C70_FORMAT(~0u), 23, 1346},
	{14197, S_028C70_LINEAR_GENERAL(~0u)},
	{35208, S_028C70_NUMBER_TYPE(~0u), 8, 1369},
	{35264, S_028C70_COMP_SWAP(~0u), 4, 1377},
	{26640, S_028C70_FAST_CLEAR(~0u)},
	{18568, S_028C70_COMPRESSION(~0u)},
	{35274, S_028C70_BLEND_CLAMP(~0u)},
	{35286, S_028C70_BLEND_BYPASS(~0u)},
	{35299, S_028C70_SIMPLE_FLOAT(~0u)},
	{34266, S_028C70_ROUND_MODE(~0u)},
	{35312, S_028C70_CMASK_IS_LINEAR(~0u)},
	{35539, S_028C70_BLEND_OPT_DONT_RD_DST(~0u), 8, 1381},
	{35561, S_028C70_BLEND_OPT_DISCARD_PIXEL(~0u), 8, 1381},
	{35585, S_028C70_FMASK_COMPRESSION_DISABLE(~0u)},
	{35611, S_028C70_FMASK_COMPRESS_1FRAG_ONLY(~0u)},
	{35637, S_028C70_DCC_ENABLE(~0u)},
	{35648, S_028C70_CMASK_ADDR_TYPE(~0u)},
	/* 2048 */
	{19168, S_028C74_TILE_MODE_INDEX(~0u)},
	{35664, S_028C74_FMASK_TILE_MODE_INDEX(~0u)},
	{35686, S_028C74_FMASK_BANK_HEIGHT(~0u)},
	{19156, S_028C74_NUM_SAMPLES(~0u)},
	{35704, S_028C74_NUM_FRAGMENTS(~0u)},
	{35718, S_028C74_FORCE_DST_ALPHA_1(~0u)},
	/* 2054 */
	{21712, S_028C78_OVERWRITE_COMBINER_DISABLE(~0u)},
	{35736, S_028C78_KEY_CLEAR_ENABLE(~0u)},
	{35753, S_028C78_MAX_UNCOMPRESSED_BLOCK_SIZE(~0u)},
	{35781, S_028C78_MIN_COMPRESSED_BLOCK_SIZE(~0u)},
	{35807, S_028C78_MAX_COMPRESSED_BLOCK_SIZE(~0u)},
	{11817, S_028C78_COLOR_TRANSFORM(~0u)},
	{35833, S_028C78_INDEPENDENT_64B_BLOCKS(~0u)},
	{35856, S_028C78_LOSSY_RGB_PRECISION(~0u)},
	{35876, S_028C78_LOSSY_ALPHA_PRECISION(~0u)},
	/* 2063 */
	{19340, S_028C80_TILE_MAX(~0u)},
	/* 2064 */
	{19340, S_028C88_TILE_MAX(~0u)},
};

static const struct si_reg sid_reg_table[] = {
	{35898, R_2C3_DRAW_INDEX_LOC, 2, 0},
	{195, R_370_CONTROL, 4, 2},
	{1091, R_371_DST_ADDR_LO},
	{1103, R_372_DST_ADDR_HI},
	{35913, R_3F0_IB_BASE_LO},
	{35924, R_3F1_IB_BASE_HI},
	{195, R_3F2_CONTROL, 3, 6},
	{35935, R_410_CP_DMA_WORD0, 1, 9},
	{35948, R_411_CP_DMA_WORD1, 5, 10},
	{35961, R_412_CP_DMA_WORD2, 1, 15},
	{35974, R_413_CP_DMA_WORD3, 1, 16},
	{35987, R_414_COMMAND, 9, 17},
	{35995, R_500_DMA_DATA_WORD0, 4, 26},
	{988, R_501_SRC_ADDR_LO},
	{1079, R_502_SRC_ADDR_HI},
	{1091, R_503_DST_ADDR_LO},
	{1103, R_504_DST_ADDR_HI},
	{36010, R_000E4C_SRBM_STATUS2, 21, 30},
	{36023, R_000E50_SRBM_STATUS, 20, 51},
	{36035, R_000E54_SRBM_STATUS3, 16, 71},
	{36048, R_00D034_SDMA0_STATUS_REG, 29, 87},
	{36065, R_00D834_SDMA1_STATUS_REG, 29, 87},
	{36082, R_008008_GRBM_STATUS2, 18, 116},
	{36095, R_008010_GRBM_STATUS, 24, 134},
	{36107, R_0084FC_CP_STRMOUT_CNTL, 1, 158},
	{36123, R_0085F0_CP_COHER_CNTL, 19, 159},
	{36137, R_0085F4_CP_COHER_SIZE},
	{36151, R_0085F8_CP_COHER_BASE},
	{36165, R_008014_GRBM_STATUS_SE0, 11, 178},
	{36181, R_008018_GRBM_STATUS_SE1, 11, 189},
	{36197, R_008038_GRBM_STATUS_SE2, 11, 200},
	{36213, R_00803C_GRBM_STATUS_SE3, 11, 211},
	{36107, R_0300FC_CP_STRMOUT_CNTL, 1, 222},
	{36229, R_0301E4_CP_COHER_BASE_HI, 1, 223},
	{36246, R_0301EC_CP_COHER_START_DELAY, 1, 224},
	{36123, R_0301F0_CP_COHER_CNTL, 27, 225},
	{36137, R_0301F4_CP_COHER_SIZE},
	{36151, R_0301F8_CP_COHER_BASE},
	{36267, R_0301FC_CP_COHER_STATUS, 4, 252},
	{36283, R_008210_CP_CPC_STATUS, 15, 256},
	{36297, R_008214_CP_CPC_BUSY_STAT, 28, 271},
	{36314, R_008218_CP_CPC_STALLED_STAT1, 14, 299},
	{36335, R_00821C_CP_CPF_STATUS, 21, 313},
	{36349, R_008220_CP_CPF_BUSY_STAT, 31, 334},
	{36366, R_008224_CP_CPF_STALLED_STAT1, 9, 365},
	{36387, R_030230_CP_COHER_SIZE_HI, 1, 374},
	{36404, R_0088B0_VGT_VTX_VECT_EJECT_REG, 1, 375},
	{36427, R_0088C4_VGT_CACHE_INVALIDATION, 3, 376},
	{36450, R_0088C8_VGT_ESGS_RING_SIZE},
	{36469, R_0088CC_VGT_GSVS_RING_SIZE},
	{36488, R_0088D4_VGT_GS_VERTEX_REUSE, 1, 379},
	{36508, R_008958_VGT_PRIMITIVE_TYPE, 1, 380},
	{36527, R_00895C_VGT_INDEX_TYPE, 1, 381},
	{36542, R_008960_VGT_STRMOUT_BUFFER_FILLED_SIZE_0},
	{36575, R_008964_VGT_STRMOUT_BUFFER_FILLED_SIZE_1},
	{36608, R_008968_VGT_STRMOUT_BUFFER_FILLED_SIZE_2},
	{36641, R_00896C_VGT_STRMOUT_BUFFER_FILLED_SIZE_3},
	{36674, R_008970_VGT_NUM_INDICES},
	{36690, R_008974_VGT_NUM_INSTANCES},
	{36708, R_008988_VGT_TF_RING_SIZE, 1, 382},
	{36725, R_0089B0_VGT_HS_OFFCHIP_PARAM, 1, 383},
	{36746, R_0089B8_VGT_TF_MEMORY_BASE},
	{36765, R_008A14_PA_CL_ENHANCE, 4, 384},
	{36779, R_008A60_PA_SU_LINE_STIPPLE_VALUE, 1, 388},
	{36804, R_008B10_PA_SC_LINE_STIPPLE_STATE, 2, 389},
	{36829, R_008670_CP_STALLED_STAT3, 19, 391},
	{36846, R_008674_CP_STALLED_STAT1, 16, 410},
	{36863, R_008678_CP_STALLED_STAT2, 29, 426},
	{36880, R_008680_CP_STAT, 23, 455},
	{36888, R_030800_GRBM_GFX_INDEX, 6, 478},
	{36450, R_030900_VGT_ESGS_RING_SIZE},
	{36469, R_030904_VGT_GSVS_RING_SIZE},
	{36508, R_030908_VGT_PRIMITIVE_TYPE, 1, 484},
	{36527, R_03090C_VGT_INDEX_TYPE, 1, 485},
	{36542, R_030910_VGT_STRMOUT_BUFFER_FILLED_SIZE_0},
	{36575, R_030914_VGT_STRMOUT_BUFFER_FILLED_SIZE_1},
	{36608, R_030918_VGT_STRMOUT_BUFFER_FILLED_SIZE_2},
	{36641, R_03091C_VGT_STRMOUT_BUFFER_FILLED_SIZE_3},
	{36674, R_030930_VGT_NUM_INDICES},
	{36690, R_030934_VGT_NUM_INSTANCES},
	{36708, R_030938_VGT_TF_RING_SIZE, 1, 486},
	{36725, R_03093C_VGT_HS_OFFCHIP_PARAM, 2, 487},
	{36746, R_030940_VGT_TF_MEMORY_BASE},
	{36779, R_030A00_PA_SU_LINE_STIPPLE_VALUE, 1, 489},
	{36804, R_030A04_PA_SC_LINE_STIPPLE_STATE, 2, 490},
	{36903, R_030A10_PA_SC_SCREEN_EXTENT_MIN_0, 2, 492},
	{36929, R_030A14_PA_SC_SCREEN_EXTENT_MAX_0, 2, 494},
	{36955, R_030A18_PA_SC_SCREEN_EXTENT_MIN_1, 2, 496},
	{36981, R_030A2C_PA_SC_SCREEN_EXTENT_MAX_1, 2, 498},
	{37007, R_008BF0_PA_SC_ENHANCE, 9, 500},
	{37021, R_008C08_SQC_CACHES, 2, 509},
	{37021, R_030D20_SQC_CACHES, 3, 511},
	{37032, R_008C0C_SQ_RANDOM_WAVE_PRI, 3, 514},
	{37051, R_008DFC_SQ_EXP_0, 6, 517},
	{37060, R_030E00_TA_CS_BC_BASE_ADDR},
	{37079, R_030E04_TA_CS_BC_BASE_ADDR_HI, 1, 523},
	{37101, R_030F00_DB_OCCLUSION_COUNT0_LOW},
	{37125, R_008F00_SQ_BUF_RSRC_WORD0},
	{37143, R_030F04_DB_OCCLUSION_COUNT0_HI, 1, 524},
	{37166, R_008F04_SQ_BUF_RSRC_WORD1, 4, 525},
	{37184, R_030F08_DB_OCCLUSION_COUNT1_LOW},
	{37208, R_008F08_SQ_BUF_RSRC_WORD2},
	{37226, R_030F0C_DB_OCCLUSION_COUNT1_HI, 1, 529},
	{37249, R_008F0C_SQ_BUF_RSRC_WORD3, 14, 530},
	{37267, R_030F10_DB_OCCLUSION_COUNT2_LOW},
	{37291, R_008F10_SQ_IMG_RSRC_WORD0},
	{37309, R_030F14_DB_OCCLUSION_COUNT2_HI, 1, 544},
	{37332, R_008F14_SQ_IMG_RSRC_WORD1, 5, 545},
	{37350, R_030F18_DB_OCCLUSION_COUNT3_LOW},
	{37374, R_008F18_SQ_IMG_RSRC_WORD2, 4, 550},
	{37392, R_030F1C_DB_OCCLUSION_COUNT3_HI, 1, 554},
	{37415, R_008F1C_SQ_IMG_RSRC_WORD3, 11, 555},
	{37433, R_008F20_SQ_IMG_RSRC_WORD4, 2, 566},
	{37451, R_008F24_SQ_IMG_RSRC_WORD5, 2, 568},
	{37469, R_008F28_SQ_IMG_RSRC_WORD6, 8, 570},
	{37487, R_008F2C_SQ_IMG_RSRC_WORD7},
	{37505, R_008F30_SQ_IMG_SAMP_WORD0, 14, 578},
	{37523, R_008F34_SQ_IMG_SAMP_WORD1, 4, 592},
	{37541, R_008F38_SQ_IMG_SAMP_WORD2, 10, 596},
	{37559, R_008F3C_SQ_IMG_SAMP_WORD3, 2, 606},
	{37577, R_0090DC_SPI_DYN_GPR_LOCK_EN, 5, 608},
	{37597, R_0090E0_SPI_STATIC_THREAD_MGMT_1, 2, 613},
	{37622, R_0090E4_SPI_STATIC_THREAD_MGMT_2, 2, 615},
	{37647, R_0090E8_SPI_STATIC_THREAD_MGMT_3, 1, 617},
	{37672, R_0090EC_SPI_PS_MAX_WAVE_ID, 1, 618},
	{37672, R_0090E8_SPI_PS_MAX_WAVE_ID, 1, 619},
	{37691, R_0090F0_SPI_ARB_PRIORITY, 3, 620},
	{37691, R_00C700_SPI_ARB_PRIORITY, 8, 623},
	{37708, R_0090F4_SPI_ARB_CYCLES_0, 2, 631},
	{37725, R_0090F8_SPI_ARB_CYCLES_1, 1, 633},
	{37742, R_008F40_SQ_FLAT_SCRATCH_WORD0, 1, 634},
	{37764, R_008F44_SQ_FLAT_SCRATCH_WORD1, 1, 635},
	{37786, R_030FF8_DB_ZPASS_COUNT_LOW},
	{37805, R_030FFC_DB_ZPASS_COUNT_HI, 1, 636},
	{37823, R_009100_SPI_CONFIG_CNTL, 5, 637},
	{37839, R_00913C_SPI_CONFIG_CNTL_1, 5, 642},
	{37857, R_00936C_SPI_RESOURCE_RESERVE_CU_AB_0, 12, 647},
	{37060, R_00950C_TA_CS_BC_BASE_ADDR},
	{37886, R_009858_DB_SUBTILE_CONTROL, 10, 659},
	{37905, R_0098F8_GB_ADDR_CONFIG, 9, 669},
	{37920, R_009910_GB_TILE_MODE0, 10, 678},
	{37934, R_009914_GB_TILE_MODE1, 10, 678},
	{37948, R_009918_GB_TILE_MODE2, 10, 678},
	{37962, R_00991C_GB_TILE_MODE3, 10, 678},
	{37976, R_009920_GB_TILE_MODE4, 10, 678},
	{37990, R_009924_GB_TILE_MODE5, 10, 678},
	{38004, R_009928_GB_TILE_MODE6, 10, 678},
	{38018, R_00992C_GB_TILE_MODE7, 10, 678},
	{38032, R_009930_GB_TILE_MODE8, 10, 678},
	{38046, R_009934_GB_TILE_MODE9, 10, 678},
	{38060, R_009938_GB_TILE_MODE10, 10, 678},
	{38075, R_00993C_GB_TILE_MODE11, 10, 678},
	{38090, R_009940_GB_TILE_MODE12, 10, 678},
	{38105, R_009944_GB_TILE_MODE13, 10, 678},
	{38120, R_009948_GB_TILE_MODE14, 10, 678},
	{38135, R_00994C_GB_TILE_MODE15, 10, 678},
	{38150, R_009950_GB_TILE_MODE16, 10, 678},
	{38165, R_009954_GB_TILE_MODE17, 10, 678},
	{38180, R_009958_GB_TILE_MODE18, 10, 678},
	{38195, R_00995C_GB_TILE_MODE19, 10, 678},
	{38210, R_009960_GB_TILE_MODE20, 10, 678},
	{38225, R_009964_GB_TILE_MODE21, 10, 678},
	{38240, R_009968_GB_TILE_MODE22, 10, 678},
	{38255, R_00996C_GB_TILE_MODE23, 10, 678},
	{38270, R_009970_GB_TILE_MODE24, 10, 678},
	{38285, R_009974_GB_TILE_MODE25, 10, 678},
	{38300, R_009978_GB_TILE_MODE26, 10, 678},
	{38315, R_00997C_GB_TILE_MODE27, 10, 678},
	{38330, R_009980_GB_TILE_MODE28, 10, 678},
	{38345, R_009984_GB_TILE_MODE29, 10, 678},
	{38360, R_009988_GB_TILE_MODE30, 10, 678},
	{38375, R_00998C_GB_TILE_MODE31, 10, 678},
	{38390, R_009990_GB_MACROTILE_MODE0, 4, 688},
	{38409, R_009994_GB_MACROTILE_MODE1, 4, 688},
	{38428, R_009998_GB_MACROTILE_MODE2, 4, 688},
	{38447, R_00999C_GB_MACROTILE_MODE3, 4, 688},
	{38466, R_0099A0_GB_MACROTILE_MODE4, 4, 688},
	{38485, R_0099A4_GB_MACROTILE_MODE5, 4, 688},
	{38504, R_0099A8_GB_MACROTILE_MODE6, 4, 688},
	{38523, R_0099AC_GB_MACROTILE_MODE7, 4, 688},
	{38542, R_0099B0_GB_MACROTILE_MODE8, 4, 688},
	{38561, R_0099B4_GB_MACROTILE_MODE9, 4, 688},
	{38580, R_0099B8_GB_MACROTILE_MODE10, 4, 688},
	{38600, R_0099BC_GB_MACROTILE_MODE11, 4, 688},
	{38620, R_0099C0_GB_MACROTILE_MODE12, 4, 688},
	{38640, R_0099C4_GB_MACROTILE_MODE13, 4, 688},
	{38660, R_0099C8_GB_MACROTILE_MODE14, 4, 688},
	{38680, R_0099CC_GB_MACROTILE_MODE15, 4, 688},
	{38700, R_00B000_SPI_SHADER_TBA_LO_PS},
	{38721, R_00B004_SPI_SHADER_TBA_HI_PS, 1, 692},
	{38742, R_00B008_SPI_SHADER_TMA_LO_PS},
	{38763, R_00B00C_SPI_SHADER_TMA_HI_PS, 1, 693},
	{38784, R_00B01C_SPI_SHADER_PGM_RSRC3_PS, 3, 694},
	{38808, R_00B020_SPI_SHADER_PGM_LO_PS},
	{38829, R_00B024_SPI_SHADER_PGM_HI_PS, 1, 697},
	{38850, R_00B028_SPI_SHADER_PGM_RSRC1_PS, 11, 698},
	{38874, R_00B02C_SPI_SHADER_PGM_RSRC2_PS, 7, 709},
	{38898, R_00B030_SPI_SHADER_USER_DATA_PS_0},
	{38924, R_00B034_SPI_SHADER_USER_DATA_PS_1},
	{38950, R_00B038_SPI_SHADER_USER_DATA_PS_2},
	{38976, R_00B03C_SPI_SHADER_USER_DATA_PS_3},
	{39002, R_00B040_SPI_SHADER_USER_DATA_PS_4},
	{39028, R_00B044_SPI_SHADER_USER_DATA_PS_5},
	{39054, R_00B048_SPI_SHADER_USER_DATA_PS_6},
	{39080, R_00B04C_SPI_SHADER_USER_DATA_PS_7},
	{39106, R_00B050_SPI_SHADER_USER_DATA_PS_8},
	{39132, R_00B054_SPI_SHADER_USER_DATA_PS_9},
	{39158, R_00B058_SPI_SHADER_USER_DATA_PS_10},
	{39185, R_00B05C_SPI_SHADER_USER_DATA_PS_11},
	{39212, R_00B060_SPI_SHADER_USER_DATA_PS_12},
	{39239, R_00B064_SPI_SHADER_USER_DATA_PS_13},
	{39266, R_00B068_SPI_SHADER_USER_DATA_PS_14},
	{39293, R_00B06C_SPI_SHADER_USER_DATA_PS_15},
	{39320, R_00B100_SPI_SHADER_TBA_LO_VS},
	{39341, R_00B104_SPI_SHADER_TBA_HI_VS, 1, 716},
	{39362, R_00B108_SPI_SHADER_TMA_LO_VS},
	{39383, R_00B10C_SPI_SHADER_TMA_HI_VS, 1, 717},
	{39404, R_00B118_SPI_SHADER_PGM_RSRC3_VS, 3, 718},
	{39428, R_00B11C_SPI_SHADER_LATE_ALLOC_VS, 1, 721},
	{39453, R_00B120_SPI_SHADER_PGM_LO_VS},
	{39474, R_00B124_SPI_SHADER_PGM_HI_VS, 1, 722},
	{39495, R_00B128_SPI_SHADER_PGM_RSRC1_VS, 12, 723},
	{39519, R_00B12C_SPI_SHADER_PGM_RSRC2_VS, 12, 735},
	{39543, R_00B130_SPI_SHADER_USER_DATA_VS_0},
	{39569, R_00B134_SPI_SHADER_USER_DATA_VS_1},
	{39595, R_00B138_SPI_SHADER_USER_DATA_VS_2},
	{39621, R_00B13C_SPI_SHADER_USER_DATA_VS_3},
	{39647, R_00B140_SPI_SHADER_USER_DATA_VS_4},
	{39673, R_00B144_SPI_SHADER_USER_DATA_VS_5},
	{39699, R_00B148_SPI_SHADER_USER_DATA_VS_6},
	{39725, R_00B14C_SPI_SHADER_USER_DATA_VS_7},
	{39751, R_00B150_SPI_SHADER_USER_DATA_VS_8},
	{39777, R_00B154_SPI_SHADER_USER_DATA_VS_9},
	{39803, R_00B158_SPI_SHADER_USER_DATA_VS_10},
	{39830, R_00B15C_SPI_SHADER_USER_DATA_VS_11},
	{39857, R_00B160_SPI_SHADER_USER_DATA_VS_12},
	{39884, R_00B164_SPI_SHADER_USER_DATA_VS_13},
	{39911, R_00B168_SPI_SHADER_USER_DATA_VS_14},
	{39938, R_00B16C_SPI_SHADER_USER_DATA_VS_15},
	{39965, R_00B200_SPI_SHADER_TBA_LO_GS},
	{39986, R_00B204_SPI_SHADER_TBA_HI_GS, 1, 747},
	{40007, R_00B208_SPI_SHADER_TMA_LO_GS},
	{40028, R_00B20C_SPI_SHADER_TMA_HI_GS, 1, 748},
	{40049, R_00B21C_SPI_SHADER_PGM_RSRC3_GS, 4, 749},
	{40073, R_00B220_SPI_SHADER_PGM_LO_GS},
	{40094, R_00B224_SPI_SHADER_PGM_HI_GS, 1, 753},
	{40115, R_00B228_SPI_SHADER_PGM_RSRC1_GS, 11, 754},
	{40139, R_00B22C_SPI_SHADER_PGM_RSRC2_GS, 5, 765},
	{40163, R_00B230_SPI_SHADER_USER_DATA_GS_0},
	{40189, R_00B234_SPI_SHADER_USER_DATA_GS_1},
	{40215, R_00B238_SPI_SHADER_USER_DATA_GS_2},
	{40241, R_00B23C_SPI_SHADER_USER_DATA_GS_3},
	{40267, R_00B240_SPI_SHADER_USER_DATA_GS_4},
	{40293, R_00B244_SPI_SHADER_USER_DATA_GS_5},
	{40319, R_00B248_SPI_SHADER_USER_DATA_GS_6},
	{40345, R_00B24C_SPI_SHADER_USER_DATA_GS_7},
	{40371, R_00B250_SPI_SHADER_USER_DATA_GS_8},
	{40397, R_00B254_SPI_SHADER_USER_DATA_GS_9},
	{40423, R_00B258_SPI_SHADER_USER_DATA_GS_10},
	{40450, R_00B25C_SPI_SHADER_USER_DATA_GS_11},
	{40477, R_00B260_SPI_SHADER_USER_DATA_GS_12},
	{40504, R_00B264_SPI_SHADER_USER_DATA_GS_13},
	{40531, R_00B268_SPI_SHADER_USER_DATA_GS_14},
	{40558, R_00B26C_SPI_SHADER_USER_DATA_GS_15},
	{40585, R_00B300_SPI_SHADER_TBA_LO_ES},
	{40606, R_00B304_SPI_SHADER_TBA_HI_ES, 1, 770},
	{40627, R_00B308_SPI_SHADER_TMA_LO_ES},
	{40648, R_00B30C_SPI_SHADER_TMA_HI_ES, 1, 771},
	{40669, R_00B31C_SPI_SHADER_PGM_RSRC3_ES, 4, 772},
	{40693, R_00B320_SPI_SHADER_PGM_LO_ES},
	{40714, R_00B324_SPI_SHADER_PGM_HI_ES, 1, 776},
	{40735, R_00B328_SPI_SHADER_PGM_RSRC1_ES, 12, 777},
	{40759, R_00B32C_SPI_SHADER_PGM_RSRC2_ES, 6, 789},
	{40783, R_00B330_SPI_SHADER_USER_DATA_ES_0},
	{40809, R_00B334_SPI_SHADER_USER_DATA_ES_1},
	{40835, R_00B338_SPI_SHADER_USER_DATA_ES_2},
	{40861, R_00B33C_SPI_SHADER_USER_DATA_ES_3},
	{40887, R_00B340_SPI_SHADER_USER_DATA_ES_4},
	{40913, R_00B344_SPI_SHADER_USER_DATA_ES_5},
	{40939, R_00B348_SPI_SHADER_USER_DATA_ES_6},
	{40965, R_00B34C_SPI_SHADER_USER_DATA_ES_7},
	{40991, R_00B350_SPI_SHADER_USER_DATA_ES_8},
	{41017, R_00B354_SPI_SHADER_USER_DATA_ES_9},
	{41043, R_00B358_SPI_SHADER_USER_DATA_ES_10},
	{41070, R_00B35C_SPI_SHADER_USER_DATA_ES_11},
	{41097, R_00B360_SPI_SHADER_USER_DATA_ES_12},
	{41124, R_00B364_SPI_SHADER_USER_DATA_ES_13},
	{41151, R_00B368_SPI_SHADER_USER_DATA_ES_14},
	{41178, R_00B36C_SPI_SHADER_USER_DATA_ES_15},
	{41205, R_00B400_SPI_SHADER_TBA_LO_HS},
	{41226, R_00B404_SPI_SHADER_TBA_HI_HS, 1, 795},
	{41247, R_00B408_SPI_SHADER_TMA_LO_HS},
	{41268, R_00B40C_SPI_SHADER_TMA_HI_HS, 1, 796},
	{41289, R_00B41C_SPI_SHADER_PGM_RSRC3_HS, 3, 797},
	{41313, R_00B420_SPI_SHADER_PGM_LO_HS},
	{41334, R_00B424_SPI_SHADER_PGM_HI_HS, 1, 800},
	{41355, R_00B428_SPI_SHADER_PGM_RSRC1_HS, 10, 801},
	{41379, R_00B42C_SPI_SHADER_PGM_RSRC2_HS, 6, 811},
	{41403, R_00B430_SPI_SHADER_USER_DATA_HS_0},
	{41429, R_00B434_SPI_SHADER_USER_DATA_HS_1},
	{41455, R_00B438_SPI_SHADER_USER_DATA_HS_2},
	{41481, R_00B43C_SPI_SHADER_USER_DATA_HS_3},
	{41507, R_00B440_SPI_SHADER_USER_DATA_HS_4},
	{41533, R_00B444_SPI_SHADER_USER_DATA_HS_5},
	{41559, R_00B448_SPI_SHADER_USER_DATA_HS_6},
	{41585, R_00B44C_SPI_SHADER_USER_DATA_HS_7},
	{41611, R_00B450_SPI_SHADER_USER_DATA_HS_8},
	{41637, R_00B454_SPI_SHADER_USER_DATA_HS_9},
	{41663, R_00B458_SPI_SHADER_USER_DATA_HS_10},
	{41690, R_00B45C_SPI_SHADER_USER_DATA_HS_11},
	{41717, R_00B460_SPI_SHADER_USER_DATA_HS_12},
	{41744, R_00B464_SPI_SHADER_USER_DATA_HS_13},
	{41771, R_00B468_SPI_SHADER_USER_DATA_HS_14},
	{41798, R_00B46C_SPI_SHADER_USER_DATA_HS_15},
	{41825, R_00B500_SPI_SHADER_TBA_LO_LS},
	{41846, R_00B504_SPI_SHADER_TBA_HI_LS, 1, 817},
	{41867, R_00B508_SPI_SHADER_TMA_LO_LS},
	{41888, R_00B50C_SPI_SHADER_TMA_HI_LS, 1, 818},
	{41909, R_00B51C_SPI_SHADER_PGM_RSRC3_LS, 4, 819},
	{41933, R_00B520_SPI_SHADER_PGM_LO_LS},
	{41954, R_00B524_SPI_SHADER_PGM_HI_LS, 1, 823},
	{41975, R_00B528_SPI_SHADER_PGM_RSRC1_LS, 11, 824},
	{41999, R_00B52C_SPI_SHADER_PGM_RSRC2_LS, 5, 835},
	{42023, R_00B530_SPI_SHADER_USER_DATA_LS_0},
	{42049, R_00B534_SPI_SHADER_USER_DATA_LS_1},
	{42075, R_00B538_SPI_SHADER_USER_DATA_LS_2},
	{42101, R_00B53C_SPI_SHADER_USER_DATA_LS_3},
	{42127, R_00B540_SPI_SHADER_USER_DATA_LS_4},
	{42153, R_00B544_SPI_SHADER_USER_DATA_LS_5},
	{42179, R_00B548_SPI_SHADER_USER_DATA_LS_6},
	{42205, R_00B54C_SPI_SHADER_USER_DATA_LS_7},
	{42231, R_00B550_SPI_SHADER_USER_DATA_LS_8},
	{42257, R_00B554_SPI_SHADER_USER_DATA_LS_9},
	{42283, R_00B558_SPI_SHADER_USER_DATA_LS_10},
	{42310, R_00B55C_SPI_SHADER_USER_DATA_LS_11},
	{42337, R_00B560_SPI_SHADER_USER_DATA_LS_12},
	{42364, R_00B564_SPI_SHADER_USER_DATA_LS_13},
	{42391, R_00B568_SPI_SHADER_USER_DATA_LS_14},
	{42418, R_00B56C_SPI_SHADER_USER_DATA_LS_15},
	{42445, R_00B800_COMPUTE_DISPATCH_INITIATOR, 12, 840},
	{42472, R_00B804_COMPUTE_DIM_X},
	{42486, R_00B808_COMPUTE_DIM_Y},
	{42500, R_00B80C_COMPUTE_DIM_Z},
	{42514, R_00B810_COMPUTE_START_X},
	{42530, R_00B814_COMPUTE_START_Y},
	{42546, R_00B818_COMPUTE_START_Z},
	{42562, R_00B81C_COMPUTE_NUM_THREAD_X, 2, 852},
	{42583, R_00B820_COMPUTE_NUM_THREAD_Y, 2, 854},
	{42604, R_00B824_COMPUTE_NUM_THREAD_Z, 2, 856},
	{42625, R_00B82C_COMPUTE_MAX_WAVE_ID, 1, 858},
	{42645, R_00B828_COMPUTE_PIPELINESTAT_ENABLE, 1, 859},
	{42673, R_00B82C_COMPUTE_PERFCOUNT_ENABLE, 1, 860},
	{42698, R_00B830_COMPUTE_PGM_LO},
	{42713, R_00B834_COMPUTE_PGM_HI, 2, 861},
	{42728, R_00B838_COMPUTE_TBA_LO},
	{42743, R_00B83C_COMPUTE_TBA_HI, 1, 863},
	{42758, R_00B840_COMPUTE_TMA_LO},
	{42773, R_00B844_COMPUTE_TMA_HI, 1, 864},
	{42788, R_00B848_COMPUTE_PGM_RSRC1, 10, 865},
	{42806, R_00B84C_COMPUTE_PGM_RSRC2, 11, 875},
	{42824, R_00B850_COMPUTE_VMID, 1, 886},
	{42837, R_00B854_COMPUTE_RESOURCE_LIMITS, 7, 887},
	{42861, R_00B858_COMPUTE_STATIC_THREAD_MGMT_SE0, 2, 894},
	{42892, R_00B85C_COMPUTE_STATIC_THREAD_MGMT_SE1, 2, 896},
	{42923, R_00B860_COMPUTE_TMPRING_SIZE, 2, 898},
	{42944, R_00B864_COMPUTE_STATIC_THREAD_MGMT_SE2, 2, 900},
	{42975, R_00B868_COMPUTE_STATIC_THREAD_MGMT_SE3, 2, 902},
	{43006, R_00B86C_COMPUTE_RESTART_X},
	{43024, R_00B870_COMPUTE_RESTART_Y},
	{43042, R_00B874_COMPUTE_RESTART_Z},
	{43060, R_00B87C_COMPUTE_MISC_RESERVED, 5, 904},
	{43082, R_00B880_COMPUTE_DISPATCH_ID},
	{43102, R_00B884_COMPUTE_THREADGROUP_ID},
	{43125, R_00B888_COMPUTE_RELAUNCH, 3, 909},
	{43142, R_00B88C_COMPUTE_WAVE_RESTORE_ADDR_LO},
	{43171, R_00B890_COMPUTE_WAVE_RESTORE_ADDR_HI, 1, 912},
	{43200, R_00B894_COMPUTE_WAVE_RESTORE_CONTROL, 2, 913},
	{43229, R_00B900_COMPUTE_USER_DATA_0},
	{43249, R_00B904_COMPUTE_USER_DATA_1},
	{43269, R_00B908_COMPUTE_USER_DATA_2},
	{43289, R_00B90C_COMPUTE_USER_DATA_3},
	{43309, R_00B910_COMPUTE_USER_DATA_4},
	{43329, R_00B914_COMPUTE_USER_DATA_5},
	{43349, R_00B918_COMPUTE_USER_DATA_6},
	{43369, R_00B91C_COMPUTE_USER_DATA_7},
	{43389, R_00B920_COMPUTE_USER_DATA_8},
	{43409, R_00B924_COMPUTE_USER_DATA_9},
	{43429, R_00B928_COMPUTE_USER_DATA_10},
	{43450, R_00B92C_COMPUTE_USER_DATA_11},
	{43471, R_00B930_COMPUTE_USER_DATA_12},
	{43492, R_00B934_COMPUTE_USER_DATA_13},
	{43513, R_00B938_COMPUTE_USER_DATA_14},
	{43534, R_00B93C_COMPUTE_USER_DATA_15},
	{43555, R_00B9FC_COMPUTE_NOWHERE},
	{43571, R_034000_CPG_PERFCOUNTER1_LO},
	{43591, R_034004_CPG_PERFCOUNTER1_HI},
	{43611, R_034008_CPG_PERFCOUNTER0_LO},
	{43631, R_03400C_CPG_PERFCOUNTER0_HI},
	{43651, R_034010_CPC_PERFCOUNTER1_LO},
	{43671, R_034014_CPC_PERFCOUNTER1_HI},
	{43691, R_034018_CPC_PERFCOUNTER0_LO},
	{43711, R_03401C_CPC_PERFCOUNTER0_HI},
	{43731, R_034020_CPF_PERFCOUNTER1_LO},
	{43751, R_034024_CPF_PERFCOUNTER1_HI},
	{43771, R_034028_CPF_PERFCOUNTER0_LO},
	{43791, R_03402C_CPF_PERFCOUNTER0_HI},
	{43811, R_034100_GRBM_PERFCOUNTER0_LO},
	{43832, R_034104_GRBM_PERFCOUNTER0_HI},
	{43853, R_03410C_GRBM_PERFCOUNTER1_LO},
	{43874, R_034110_GRBM_PERFCOUNTER1_HI},
	{43895, R_034114_GRBM_SE0_PERFCOUNTER_LO},
	{43919, R_034118_GRBM_SE0_PERFCOUNTER_HI},
	{43943, R_03411C_GRBM_SE1_PERFCOUNTER_LO},
	{43967, R_034120_GRBM_SE1_PERFCOUNTER_HI},
	{43991, R_034124_GRBM_SE2_PERFCOUNTER_LO},
	{44015, R_034128_GRBM_SE2_PERFCOUNTER_HI},
	{44039, R_03412C_GRBM_SE3_PERFCOUNTER_LO},
	{44063, R_034130_GRBM_SE3_PERFCOUNTER_HI},
	{44087, R_034200_WD_PERFCOUNTER0_LO},
	{44106, R_034204_WD_PERFCOUNTER0_HI},
	{44125, R_034208_WD_PERFCOUNTER1_LO},
	{44144, R_03420C_WD_PERFCOUNTER1_HI},
	{44163, R_034210_WD_PERFCOUNTER2_LO},
	{44182, R_034214_WD_PERFCOUNTER2_HI},
	{44201, R_034218_WD_PERFCOUNTER3_LO},
	{44220, R_03421C_WD_PERFCOUNTER3_HI},
	{44239, R_034220_IA_PERFCOUNTER0_LO},
	{44258, R_034224_IA_PERFCOUNTER0_HI},
	{44277, R_034228_IA_PERFCOUNTER1_LO},
	{44296, R_03422C_IA_PERFCOUNTER1_HI},
	{44315, R_034230_IA_PERFCOUNTER2_LO},
	{44334, R_034234_IA_PERFCOUNTER2_HI},
	{44353, R_034238_IA_PERFCOUNTER3_LO},
	{44372, R_03423C_IA_PERFCOUNTER3_HI},
	{44391, R_034240_VGT_PERFCOUNTER0_LO},
	{44411, R_034244_VGT_PERFCOUNTER0_HI},
	{44431, R_034248_VGT_PERFCOUNTER1_LO},
	{44451, R_03424C_VGT_PERFCOUNTER1_HI},
	{44471, R_034250_VGT_PERFCOUNTER2_LO},
	{44491, R_034254_VGT_PERFCOUNTER2_HI},
	{44511, R_034258_VGT_PERFCOUNTER3_LO},
	{44531, R_03425C_VGT_PERFCOUNTER3_HI},
	{44551, R_034400_PA_SU_PERFCOUNTER0_LO},
	{44573, R_034404_PA_SU_PERFCOUNTER0_HI, 1, 915},
	{44595, R_034408_PA_SU_PERFCOUNTER1_LO},
	{44617, R_03440C_PA_SU_PERFCOUNTER1_HI, 1, 915},
	{44639, R_034410_PA_SU_PERFCOUNTER2_LO},
	{44661, R_034414_PA_SU_PERFCOUNTER2_HI, 1, 915},
	{44683, R_034418_PA_SU_PERFCOUNTER3_LO},
	{44705, R_03441C_PA_SU_PERFCOUNTER3_HI, 1, 915},
	{44727, R_034500_PA_SC_PERFCOUNTER0_LO},
	{44749, R_034504_PA_SC_PERFCOUNTER0_HI},
	{44771, R_034508_PA_SC_PERFCOUNTER1_LO},
	{44793, R_03450C_PA_SC_PERFCOUNTER1_HI},
	{44815, R_034510_PA_SC_PERFCOUNTER2_LO},
	{44837, R_034514_PA_SC_PERFCOUNTER2_HI},
	{44859, R_034518_PA_SC_PERFCOUNTER3_LO},
	{44881, R_03451C_PA_SC_PERFCOUNTER3_HI},
	{44903, R_034520_PA_SC_PERFCOUNTER4_LO},
	{44925, R_034524_PA_SC_PERFCOUNTER4_HI},
	{44947, R_034528_PA_SC_PERFCOUNTER5_LO},
	{44969, R_03452C_PA_SC_PERFCOUNTER5_HI},
	{44991, R_034530_PA_SC_PERFCOUNTER6_LO},
	{45013, R_034534_PA_SC_PERFCOUNTER6_HI},
	{45035, R_034538_PA_SC_PERFCOUNTER7_LO},
	{45057, R_03453C_PA_SC_PERFCOUNTER7_HI},
	{45079, R_034600_SPI_PERFCOUNTER0_HI},
	{45099, R_034604_SPI_PERFCOUNTER0_LO},
	{45119, R_034608_SPI_PERFCOUNTER1_HI},
	{45139, R_03460C_SPI_PERFCOUNTER1_LO},
	{45159, R_034610_SPI_PERFCOUNTER2_HI},
	{45179, R_034614_SPI_PERFCOUNTER2_LO},
	{45199, R_034618_SPI_PERFCOUNTER3_HI},
	{45219, R_03461C_SPI_PERFCOUNTER3_LO},
	{45239, R_034620_SPI_PERFCOUNTER4_HI},
	{45259, R_034624_SPI_PERFCOUNTER4_LO},
	{45279, R_034628_SPI_PERFCOUNTER5_HI},
	{45299, R_03462C_SPI_PERFCOUNTER5_LO},
	{45319, R_034700_SQ_PERFCOUNTER0_LO},
	{45338, R_034704_SQ_PERFCOUNTER0_HI},
	{45357, R_034708_SQ_PERFCOUNTER1_LO},
	{45376, R_03470C_SQ_PERFCOUNTER1_HI},
	{45395, R_034710_SQ_PERFCOUNTER2_LO},
	{45414, R_034714_SQ_PERFCOUNTER2_HI},
	{45433, R_034718_SQ_PERFCOUNTER3_LO},
	{45452, R_03471C_SQ_PERFCOUNTER3_HI},
	{45471, R_034720_SQ_PERFCOUNTER4_LO},
	{45490, R_034724_SQ_PERFCOUNTER4_HI},
	{45509, R_034728_SQ_PERFCOUNTER5_LO},
	{45528, R_03472C_SQ_PERFCOUNTER5_HI},
	{45547, R_034730_SQ_PERFCOUNTER6_LO},
	{45566, R_034734_SQ_PERFCOUNTER6_HI},
	{45585, R_034738_SQ_PERFCOUNTER7_LO},
	{45604, R_03473C_SQ_PERFCOUNTER7_HI},
	{45623, R_034740_SQ_PERFCOUNTER8_LO},
	{45642, R_034744_SQ_PERFCOUNTER8_HI},
	{45661, R_034748_SQ_PERFCOUNTER9_LO},
	{45680, R_03474C_SQ_PERFCOUNTER9_HI},
	{45699, R_034750_SQ_PERFCOUNTER10_LO},
	{45719, R_034754_SQ_PERFCOUNTER10_HI},
	{45739, R_034758_SQ_PERFCOUNTER11_LO},
	{45759, R_03475C_SQ_PERFCOUNTER11_HI},
	{45779, R_034760_SQ_PERFCOUNTER12_LO},
	{45799, R_034764_SQ_PERFCOUNTER12_HI},
	{45819, R_034768_SQ_PERFCOUNTER13_LO},
	{45839, R_03476C_SQ_PERFCOUNTER13_HI},
	{45859, R_034770_SQ_PERFCOUNTER14_LO},
	{45879, R_034774_SQ_PERFCOUNTER14_HI},
	{45899, R_034778_SQ_PERFCOUNTER15_LO},
	{45919, R_03477C_SQ_PERFCOUNTER15_HI},
	{45939, R_034900_SX_PERFCOUNTER0_LO},
	{45958, R_034904_SX_PERFCOUNTER0_HI},
	{45977, R_034908_SX_PERFCOUNTER1_LO},
	{45996, R_03490C_SX_PERFCOUNTER1_HI},
	{46015, R_034910_SX_PERFCOUNTER2_LO},
	{46034, R_034914_SX_PERFCOUNTER2_HI},
	{46053, R_034918_SX_PERFCOUNTER3_LO},
	{46072, R_03491C_SX_PERFCOUNTER3_HI},
	{46091, R_034A00_GDS_PERFCOUNTER0_LO},
	{46111, R_034A04_GDS_PERFCOUNTER0_HI},
	{46131, R_034A08_GDS_PERFCOUNTER1_LO},
	{46151, R_034A0C_GDS_PERFCOUNTER1_HI},
	{46171, R_034A10_GDS_PERFCOUNTER2_LO},
	{46191, R_034A14_GDS_PERFCOUNTER2_HI},
	{46211, R_034A18_GDS_PERFCOUNTER3_LO},
	{46231, R_034A1C_GDS_PERFCOUNTER3_HI},
	{46251, R_034B00_TA_PERFCOUNTER0_LO},
	{46270, R_034B04_TA_PERFCOUNTER0_HI},
	{46289, R_034B08_TA_PERFCOUNTER1_LO},
	{46308, R_034B0C_TA_PERFCOUNTER1_HI},
	{46327, R_034C00_TD_PERFCOUNTER0_LO},
	{46346, R_034C04_TD_PERFCOUNTER0_HI},
	{46365, R_034C08_TD_PERFCOUNTER1_LO},
	{46384, R_034C0C_TD_PERFCOUNTER1_HI},
	{46403, R_034D00_TCP_PERFCOUNTER0_LO},
	{46423, R_034D04_TCP_PERFCOUNTER0_HI},
	{46443, R_034D08_TCP_PERFCOUNTER1_LO},
	{46463, R_034D0C_TCP_PERFCOUNTER1_HI},
	{46483, R_034D10_TCP_PERFCOUNTER2_LO},
	{46503, R_034D14_TCP_PERFCOUNTER2_HI},
	{46523, R_034D18_TCP_PERFCOUNTER3_LO},
	{46543, R_034D1C_TCP_PERFCOUNTER3_HI},
	{46563, R_034E00_TCC_PERFCOUNTER0_LO},
	{46583, R_034E04_TCC_PERFCOUNTER0_HI},
	{46603, R_034E08_TCC_PERFCOUNTER1_LO},
	{46623, R_034E0C_TCC_PERFCOUNTER1_HI},
	{46643, R_034E10_TCC_PERFCOUNTER2_LO},
	{46663, R_034E14_TCC_PERFCOUNTER2_HI},
	{46683, R_034E18_TCC_PERFCOUNTER3_LO},
	{46703, R_034E1C_TCC_PERFCOUNTER3_HI},
	{46723, R_034E40_TCA_PERFCOUNTER0_LO},
	{46743, R_034E44_TCA_PERFCOUNTER0_HI},
	{46763, R_034E48_TCA_PERFCOUNTER1_LO},
	{46783, R_034E4C_TCA_PERFCOUNTER1_HI},
	{46803, R_034E50_TCA_PERFCOUNTER2_LO},
	{46823, R_034E54_TCA_PERFCOUNTER2_HI},
	{46843, R_034E58_TCA_PERFCOUNTER3_LO},
	{46863, R_034E5C_TCA_PERFCOUNTER3_HI},
	{46883, R_035018_CB_PERFCOUNTER0_LO},
	{46902, R_03501C_CB_PERFCOUNTER0_HI},
	{46921, R_035020_CB_PERFCOUNTER1_LO},
	{46940, R_035024_CB_PERFCOUNTER1_HI},
	{46959, R_035028_CB_PERFCOUNTER2_LO},
	{46978, R_03502C_CB_PERFCOUNTER2_HI},
	{46997, R_035030_CB_PERFCOUNTER3_LO},
	{47016, R_035034_CB_PERFCOUNTER3_HI},
	{47035, R_035100_DB_PERFCOUNTER0_LO},
	{47054, R_035104_DB_PERFCOUNTER0_HI},
	{47073, R_035108_DB_PERFCOUNTER1_LO},
	{47092, R_03510C_DB_PERFCOUNTER1_HI},
	{47111, R_035110_DB_PERFCOUNTER2_LO},
	{47130, R_035114_DB_PERFCOUNTER2_HI},
	{47149, R_035118_DB_PERFCOUNTER3_LO},
	{47168, R_03511C_DB_PERFCOUNTER3_HI},
	{47187, R_035200_RLC_PERFCOUNTER0_LO},
	{47207, R_035204_RLC_PERFCOUNTER0_HI},
	{47227, R_035208_RLC_PERFCOUNTER1_LO},
	{47247, R_03520C_RLC_PERFCOUNTER1_HI},
	{47267, R_036000_CPG_PERFCOUNTER1_SELECT, 3, 918},
	{47291, R_036004_CPG_PERFCOUNTER0_SELECT1, 2, 916},
	{47316, R_036008_CPG_PERFCOUNTER0_SELECT, 3, 918},
	{47340, R_03600C_CPC_PERFCOUNTER1_SELECT, 3, 932},
	{47364, R_036010_CPC_PERFCOUNTER0_SELECT1, 2, 921},
	{47389, R_036014_CPF_PERFCOUNTER1_SELECT, 3, 925},
	{47413, R_036018_CPF_PERFCOUNTER0_SELECT1, 2, 923},
	{47438, R_03601C_CPF_PERFCOUNTER0_SELECT, 3, 925},
	{47462, R_036020_CP_PERFMON_CNTL, 4, 928},
	{47478, R_036024_CPC_PERFCOUNTER0_SELECT, 3, 932},
	{47502, R_036100_GRBM_PERFCOUNTER0_SELECT, 19, 935},
	{47527, R_036104_GRBM_PERFCOUNTER1_SELECT, 19, 935},
	{47552, R_036108_GRBM_SE0_PERFCOUNTER_SELECT, 12, 954},
	{47580, R_03610C_GRBM_SE1_PERFCOUNTER_SELECT, 12, 966},
	{47608, R_036110_GRBM_SE2_PERFCOUNTER_SELECT, 12, 978},
	{47636, R_036114_GRBM_SE3_PERFCOUNTER_SELECT, 12, 990},
	{47664, R_036200_WD_PERFCOUNTER0_SELECT, 2, 1002},
	{47687, R_036204_WD_PERFCOUNTER1_SELECT, 2, 1002},
	{47710, R_036208_WD_PERFCOUNTER2_SELECT, 2, 1002},
	{47733, R_03620C_WD_PERFCOUNTER3_SELECT, 2, 1002},
	{47756, R_036210_IA_PERFCOUNTER0_SELECT, 5, 1004},
	{47779, R_036214_IA_PERFCOUNTER1_SELECT, 5, 1004},
	{47802, R_036218_IA_PERFCOUNTER2_SELECT, 5, 1004},
	{47825, R_03621C_IA_PERFCOUNTER3_SELECT, 5, 1004},
	{47848, R_036220_IA_PERFCOUNTER0_SELECT1, 4, 1009},
	{47872, R_036230_VGT_PERFCOUNTER0_SELECT, 5, 1013},
	{47896, R_036234_VGT_PERFCOUNTER1_SELECT, 5, 1013},
	{47920, R_036238_VGT_PERFCOUNTER2_SELECT, 5, 1013},
	{47944, R_03623C_VGT_PERFCOUNTER3_SELECT, 5, 1013},
	{47968, R_036240_VGT_PERFCOUNTER0_SELECT1, 4, 1018},
	{47993, R_036244_VGT_PERFCOUNTER1_SELECT1},
	{48018, R_036250_VGT_PERFCOUNTER_SEID_MASK, 1, 1022},
	{48044, R_036400_PA_SU_PERFCOUNTER0_SELECT, 3, 1023},
	{48070, R_036404_PA_SU_PERFCOUNTER0_SELECT1, 2, 1026},
	{48097, R_036408_PA_SU_PERFCOUNTER1_SELECT, 3, 1023},
	{48123, R_03640C_PA_SU_PERFCOUNTER1_SELECT1},
	{48150, R_036410_PA_SU_PERFCOUNTER2_SELECT, 3, 1023},
	{48176, R_036414_PA_SU_PERFCOUNTER3_SELECT, 3, 1023},
	{48202, R_036500_PA_SC_PERFCOUNTER0_SELECT, 3, 1028},
	{48228, R_036504_PA_SC_PERFCOUNTER0_SELECT1, 2, 1031},
	{48255, R_036508_PA_SC_PERFCOUNTER1_SELECT, 3, 1028},
	{48281, R_03650C_PA_SC_PERFCOUNTER2_SELECT, 3, 1028},
	{48307, R_036510_PA_SC_PERFCOUNTER3_SELECT, 3, 1028},
	{48333, R_036514_PA_SC_PERFCOUNTER4_SELECT, 3, 1028},
	{48359, R_036518_PA_SC_PERFCOUNTER5_SELECT, 3, 1028},
	{48385, R_03651C_PA_SC_PERFCOUNTER6_SELECT, 3, 1028},
	{48411, R_036520_PA_SC_PERFCOUNTER7_SELECT, 3, 1028},
	{48437, R_036600_SPI_PERFCOUNTER0_SELECT, 3, 1033},
	{48461, R_036604_SPI_PERFCOUNTER1_SELECT, 3, 1033},
	{48485, R_036608_SPI_PERFCOUNTER2_SELECT, 3, 1033},
	{48509, R_03660C_SPI_PERFCOUNTER3_SELECT, 3, 1033},
	{48533, R_036610_SPI_PERFCOUNTER0_SELECT1, 2, 1036},
	{48558, R_036614_SPI_PERFCOUNTER1_SELECT1},
	{48583, R_036618_SPI_PERFCOUNTER2_SELECT1},
	{48608, R_03661C_SPI_PERFCOUNTER3_SELECT1},
	{48633, R_036620_SPI_PERFCOUNTER4_SELECT, 3, 1033},
	{48657, R_036624_SPI_PERFCOUNTER5_SELECT, 3, 1033},
	{48681, R_036628_SPI_PERFCOUNTER_BINS, 8, 1038},
	{48702, R_036700_SQ_PERFCOUNTER0_SELECT, 6, 1046},
	{48725, R_036704_SQ_PERFCOUNTER1_SELECT, 6, 1046},
	{48748, R_036708_SQ_PERFCOUNTER2_SELECT, 6, 1046},
	{48771, R_03670C_SQ_PERFCOUNTER3_SELECT, 6, 1046},
	{48794, R_036710_SQ_PERFCOUNTER4_SELECT, 6, 1046},
	{48817, R_036714_SQ_PERFCOUNTER5_SELECT, 6, 1046},
	{48840, R_036718_SQ_PERFCOUNTER6_SELECT, 6, 1046},
	{48863, R_03671C_SQ_PERFCOUNTER7_SELECT, 6, 1046},
	{48886, R_036720_SQ_PERFCOUNTER8_SELECT, 6, 1046},
	{48909, R_036724_SQ_PERFCOUNTER9_SELECT, 6, 1046},
	{48932, R_036728_SQ_PERFCOUNTER10_SELECT, 6, 1046},
	{48956, R_03672C_SQ_PERFCOUNTER11_SELECT, 6, 1046},
	{48980, R_036730_SQ_PERFCOUNTER12_SELECT, 6, 1046},
	{49004, R_036734_SQ_PERFCOUNTER13_SELECT, 6, 1046},
	{49028, R_036738_SQ_PERFCOUNTER14_SELECT, 6, 1046},
	{49052, R_03673C_SQ_PERFCOUNTER15_SELECT, 6, 1046},
	{49076, R_036780_SQ_PERFCOUNTER_CTRL, 9, 1052},
	{49096, R_036784_SQ_PERFCOUNTER_MASK, 2, 1061},
	{49116, R_036788_SQ_PERFCOUNTER_CTRL2, 1, 1063},
	{49137, R_036900_SX_PERFCOUNTER0_SELECT, 3, 1064},
	{49160, R_036904_SX_PERFCOUNTER1_SELECT, 3, 1064},
	{49183, R_036908_SX_PERFCOUNTER2_SELECT, 3, 1064},
	{49206, R_03690C_SX_PERFCOUNTER3_SELECT, 3, 1064},
	{49229, R_036910_SX_PERFCOUNTER0_SELECT1, 2, 1067},
	{49253, R_036914_SX_PERFCOUNTER1_SELECT1},
	{49277, R_036A00_GDS_PERFCOUNTER0_SELECT, 3, 1069},
	{49301, R_036A04_GDS_PERFCOUNTER1_SELECT, 3, 1069},
	{49325, R_036A08_GDS_PERFCOUNTER2_SELECT, 3, 1069},
	{49349, R_036A0C_GDS_PERFCOUNTER3_SELECT, 3, 1069},
	{49373, R_036A10_GDS_PERFCOUNTER0_SELECT1, 2, 1072},
	{49398, R_036B00_TA_PERFCOUNTER0_SELECT, 5, 1074},
	{49421, R_036B04_TA_PERFCOUNTER0_SELECT1, 4, 1079},
	{49445, R_036B08_TA_PERFCOUNTER1_SELECT, 5, 1074},
	{49468, R_036C00_TD_PERFCOUNTER0_SELECT, 5, 1083},
	{49491, R_036C04_TD_PERFCOUNTER0_SELECT1, 4, 1088},
	{49515, R_036C08_TD_PERFCOUNTER1_SELECT, 5, 1083},
	{49538, R_036D00_TCP_PERFCOUNTER0_SELECT, 5, 1092},
	{49562, R_036D04_TCP_PERFCOUNTER0_SELECT1, 4, 1097},
	{49587, R_036D08_TCP_PERFCOUNTER1_SELECT, 5, 1092},
	{49611, R_036D0C_TCP_PERFCOUNTER1_SELECT1},
	{49636, R_036D10_TCP_PERFCOUNTER2_SELECT, 5, 1092},
	{49660, R_036D14_TCP_PERFCOUNTER3_SELECT, 5, 1092},
	{49684, R_036E00_TCC_PERFCOUNTER0_SELECT, 5, 1101},
	{49708, R_036E04_TCC_PERFCOUNTER0_SELECT1, 4, 1106},
	{49733, R_036E08_TCC_PERFCOUNTER1_SELECT, 5, 1101},
	{49757, R_036E0C_TCC_PERFCOUNTER1_SELECT1},
	{49782, R_036E10_TCC_PERFCOUNTER2_SELECT, 5, 1101},
	{49806, R_036E14_TCC_PERFCOUNTER3_SELECT, 5, 1101},
	{49830, R_036E40_TCA_PERFCOUNTER0_SELECT, 5, 1110},
	{49854, R_036E44_TCA_PERFCOUNTER0_SELECT1, 4, 1115},
	{49879, R_036E48_TCA_PERFCOUNTER1_SELECT, 5, 1110},
	{49903, R_036E4C_TCA_PERFCOUNTER1_SELECT1},
	{49928, R_036E50_TCA_PERFCOUNTER2_SELECT, 5, 1110},
	{49952, R_036E54_TCA_PERFCOUNTER3_SELECT, 5, 1110},
	{49976, R_037000_CB_PERFCOUNTER_FILTER, 12, 1119},
	{49998, R_037004_CB_PERFCOUNTER0_SELECT, 5, 1131},
	{50021, R_037008_CB_PERFCOUNTER0_SELECT1, 4, 1136},
	{50045, R_03700C_CB_PERFCOUNTER1_SELECT, 5, 1131},
	{50068, R_037010_CB_PERFCOUNTER2_SELECT, 5, 1131},
	{50091, R_037014_CB_PERFCOUNTER3_SELECT, 5, 1131},
	{50114, R_037100_DB_PERFCOUNTER0_SELECT, 5, 1140},
	{50137, R_037104_DB_PERFCOUNTER0_SELECT1, 4, 1145},
	{50161, R_037108_DB_PERFCOUNTER1_SELECT, 5, 1140},
	{50184, R_03710C_DB_PERFCOUNTER1_SELECT1},
	{50208, R_037110_DB_PERFCOUNTER2_SELECT, 5, 1140},
	{50231, R_037118_DB_PERFCOUNTER3_SELECT, 5, 1140},
	{50254, R_028000_DB_RENDER_CONTROL, 10, 1149},
	{50272, R_028004_DB_COUNT_CONTROL, 9, 1159},
	{50289, R_028008_DB_DEPTH_VIEW, 4, 1168},
	{50303, R_02800C_DB_RENDER_OVERRIDE, 23, 1172},
	{50322, R_028010_DB_RENDER_OVERRIDE2, 15, 1195},
	{50342, R_028014_DB_HTILE_DATA_BASE},
	{50361, R_028020_DB_DEPTH_BOUNDS_MIN},
	{50381, R_028024_DB_DEPTH_BOUNDS_MAX},
	{50401, R_028028_DB_STENCIL_CLEAR, 1, 1210},
	{50418, R_02802C_DB_DEPTH_CLEAR},
	{50433, R_028030_PA_SC_SCREEN_SCISSOR_TL, 2, 1211},
	{50457, R_028034_PA_SC_SCREEN_SCISSOR_BR, 2, 1213},
	{50481, R_02803C_DB_DEPTH_INFO, 7, 1215},
	{50495, R_028040_DB_Z_INFO, 10, 1222},
	{50505, R_028044_DB_STENCIL_INFO, 6, 1232},
	{50521, R_028048_DB_Z_READ_BASE},
	{50536, R_02804C_DB_STENCIL_READ_BASE},
	{50557, R_028050_DB_Z_WRITE_BASE},
	{50573, R_028054_DB_STENCIL_WRITE_BASE},
	{50595, R_028058_DB_DEPTH_SIZE, 2, 1238},
	{50609, R_02805C_DB_DEPTH_SLICE, 1, 1240},
	{50624, R_028080_TA_BC_BASE_ADDR},
	{50640, R_028084_TA_BC_BASE_ADDR_HI, 1, 1241},
	{50659, R_0281E8_COHER_DEST_BASE_HI_0},
	{50680, R_0281EC_COHER_DEST_BASE_HI_1},
	{50701, R_0281F0_COHER_DEST_BASE_HI_2},
	{50722, R_0281F4_COHER_DEST_BASE_HI_3},
	{50743, R_0281F8_COHER_DEST_BASE_2},
	{50761, R_0281FC_COHER_DEST_BASE_3},
	{50779, R_028200_PA_SC_WINDOW_OFFSET, 2, 1242},
	{50799, R_028204_PA_SC_WINDOW_SCISSOR_TL, 3, 1244},
	{50823, R_028208_PA_SC_WINDOW_SCISSOR_BR, 2, 1247},
	{50847, R_02820C_PA_SC_CLIPRECT_RULE, 1, 1249},
	{50867, R_028210_PA_SC_CLIPRECT_0_TL, 2, 1250},
	{50887, R_028214_PA_SC_CLIPRECT_0_BR, 2, 1252},
	{50907, R_028218_PA_SC_CLIPRECT_1_TL, 2, 1250},
	{50927, R_02821C_PA_SC_CLIPRECT_1_BR, 2, 1252},
	{50947, R_028220_PA_SC_CLIPRECT_2_TL, 2, 1250},
	{50967, R_028224_PA_SC_CLIPRECT_2_BR, 2, 1252},
	{50987, R_028228_PA_SC_CLIPRECT_3_TL, 2, 1250},
	{51007, R_02822C_PA_SC_CLIPRECT_3_BR, 2, 1252},
	{51027, R_028230_PA_SC_EDGERULE, 7, 1254},
	{51042, R_028234_PA_SU_HARDWARE_SCREEN_OFFSET, 2, 1261},
	{51071, R_028238_CB_TARGET_MASK, 8, 1263},
	{51086, R_02823C_CB_SHADER_MASK, 8, 1271},
	{51101, R_028240_PA_SC_GENERIC_SCISSOR_TL, 3, 1279},
	{51126, R_028244_PA_SC_GENERIC_SCISSOR_BR, 2, 1282},
	{51151, R_028248_COHER_DEST_BASE_0},
	{51169, R_02824C_COHER_DEST_BASE_1},
	{51187, R_028250_PA_SC_VPORT_SCISSOR_0_TL, 3, 1284},
	{51212, R_028254_PA_SC_VPORT_SCISSOR_0_BR, 2, 1287},
	{51237, R_028258_PA_SC_VPORT_SCISSOR_1_TL, 3, 1284},
	{51262, R_02825C_PA_SC_VPORT_SCISSOR_1_BR, 2, 1287},
	{51287, R_028260_PA_SC_VPORT_SCISSOR_2_TL, 3, 1284},
	{51312, R_028264_PA_SC_VPORT_SCISSOR_2_BR, 2, 1287},
	{51337, R_028268_PA_SC_VPORT_SCISSOR_3_TL, 3, 1284},
	{51362, R_02826C_PA_SC_VPORT_SCISSOR_3_BR, 2, 1287},
	{51387, R_028270_PA_SC_VPORT_SCISSOR_4_TL, 3, 1284},
	{51412, R_028274_PA_SC_VPORT_SCISSOR_4_BR, 2, 1287},
	{51437, R_028278_PA_SC_VPORT_SCISSOR_5_TL, 3, 1284},
	{51462, R_02827C_PA_SC_VPORT_SCISSOR_5_BR, 2, 1287},
	{51487, R_028280_PA_SC_VPORT_SCISSOR_6_TL, 3, 1284},
	{51512, R_028284_PA_SC_VPORT_SCISSOR_6_BR, 2, 1287},
	{51537, R_028288_PA_SC_VPORT_SCISSOR_7_TL, 3, 1284},
	{51562, R_02828C_PA_SC_VPORT_SCISSOR_7_BR, 2, 1287},
	{51587, R_028290_PA_SC_VPORT_SCISSOR_8_TL, 3, 1284},
	{51612, R_028294_PA_SC_VPORT_SCISSOR_8_BR, 2, 1287},
	{51637, R_028298_PA_SC_VPORT_SCISSOR_9_TL, 3, 1284},
	{51662, R_02829C_PA_SC_VPORT_SCISSOR_9_BR, 2, 1287},
	{51687, R_0282A0_PA_SC_VPORT_SCISSOR_10_TL, 3, 1284},
	{51713, R_0282A4_PA_SC_VPORT_SCISSOR_10_BR, 2, 1287},
	{51739, R_0282A8_PA_SC_VPORT_SCISSOR_11_TL, 3, 1284},
	{51765, R_0282AC_PA_SC_VPORT_SCISSOR_11_BR, 2, 1287},
	{51791, R_0282B0_PA_SC_VPORT_SCISSOR_12_TL, 3, 1284},
	{51817, R_0282B4_PA_SC_VPORT_SCISSOR_12_BR, 2, 1287},
	{51843, R_0282B8_PA_SC_VPORT_SCISSOR_13_TL, 3, 1284},
	{51869, R_0282BC_PA_SC_VPORT_SCISSOR_13_BR, 2, 1287},
	{51895, R_0282C0_PA_SC_VPORT_SCISSOR_14_TL, 3, 1284},
	{51921, R_0282C4_PA_SC_VPORT_SCISSOR_14_BR, 2, 1287},
	{51947, R_0282C8_PA_SC_VPORT_SCISSOR_15_TL, 3, 1284},
	{51973, R_0282CC_PA_SC_VPORT_SCISSOR_15_BR, 2, 1287},
	{51999, R_0282D0_PA_SC_VPORT_ZMIN_0},
	{52018, R_0282D4_PA_SC_VPORT_ZMAX_0},
	{52037, R_0282D8_PA_SC_VPORT_ZMIN_1},
	{52056, R_0282DC_PA_SC_VPORT_ZMAX_1},
	{52075, R_0282E0_PA_SC_VPORT_ZMIN_2},
	{52094, R_0282E4_PA_SC_VPORT_ZMAX_2},
	{52113, R_0282E8_PA_SC_VPORT_ZMIN_3},
	{52132, R_0282EC_PA_SC_VPORT_ZMAX_3},
	{52151, R_0282F0_PA_SC_VPORT_ZMIN_4},
	{52170, R_0282F4_PA_SC_VPORT_ZMAX_4},
	{52189, R_0282F8_PA_SC_VPORT_ZMIN_5},
	{52208, R_0282FC_PA_SC_VPORT_ZMAX_5},
	{52227, R_028300_PA_SC_VPORT_ZMIN_6},
	{52246, R_028304_PA_SC_VPORT_ZMAX_6},
	{52265, R_028308_PA_SC_VPORT_ZMIN_7},
	{52284, R_02830C_PA_SC_VPORT_ZMAX_7},
	{52303, R_028310_PA_SC_VPORT_ZMIN_8},
	{52322, R_028314_PA_SC_VPORT_ZMAX_8},
	{52341, R_028318_PA_SC_VPORT_ZMIN_9},
	{52360, R_02831C_PA_SC_VPORT_ZMAX_9},
	{52379, R_028320_PA_SC_VPORT_ZMIN_10},
	{52399, R_028324_PA_SC_VPORT_ZMAX_10},
	{52419, R_028328_PA_SC_VPORT_ZMIN_11},
	{52439, R_02832C_PA_SC_VPORT_ZMAX_11},
	{52459, R_028330_PA_SC_VPORT_ZMIN_12},
	{52479, R_028334_PA_SC_VPORT_ZMAX_12},
	{52499, R_028338_PA_SC_VPORT_ZMIN_13},
	{52519, R_02833C_PA_SC_VPORT_ZMAX_13},
	{52539, R_028340_PA_SC_VPORT_ZMIN_14},
	{52559, R_028344_PA_SC_VPORT_ZMAX_14},
	{52579, R_028348_PA_SC_VPORT_ZMIN_15},
	{52599, R_02834C_PA_SC_VPORT_ZMAX_15},
	{52619, R_028350_PA_SC_RASTER_CONFIG, 15, 1289},
	{52639, R_028354_PA_SC_RASTER_CONFIG_1, 3, 1304},
	{52661, R_028358_PA_SC_SCREEN_EXTENT_CONTROL, 2, 1307},
	{52689, R_028400_VGT_MAX_VTX_INDX},
	{52706, R_028404_VGT_MIN_VTX_INDX},
	{52723, R_028408_VGT_INDX_OFFSET},
	{52739, R_02840C_VGT_MULTI_PRIM_IB_RESET_INDX},
	{52768, R_028414_CB_BLEND_RED},
	{52781, R_028418_CB_BLEND_GREEN},
	{52796, R_02841C_CB_BLEND_BLUE},
	{52810, R_028420_CB_BLEND_ALPHA},
	{52825, R_028424_CB_DCC_CONTROL, 3, 1309},
	{52840, R_02842C_DB_STENCIL_CONTROL, 6, 1312},
	{52859, R_028430_DB_STENCILREFMASK, 4, 1318},
	{52877, R_028434_DB_STENCILREFMASK_BF, 4, 1322},
	{52898, R_02843C_PA_CL_VPORT_XSCALE},
	{52917, R_028440_PA_CL_VPORT_XOFFSET},
	{52937, R_028444_PA_CL_VPORT_YSCALE},
	{52956, R_028448_PA_CL_VPORT_YOFFSET},
	{52976, R_02844C_PA_CL_VPORT_ZSCALE},
	{52995, R_028450_PA_CL_VPORT_ZOFFSET},
	{53015, R_028454_PA_CL_VPORT_XSCALE_1},
	{53036, R_028458_PA_CL_VPORT_XOFFSET_1},
	{53058, R_02845C_PA_CL_VPORT_YSCALE_1},
	{53079, R_028460_PA_CL_VPORT_YOFFSET_1},
	{53101, R_028464_PA_CL_VPORT_ZSCALE_1},
	{53122, R_028468_PA_CL_VPORT_ZOFFSET_1},
	{53144, R_02846C_PA_CL_VPORT_XSCALE_2},
	{53165, R_028470_PA_CL_VPORT_XOFFSET_2},
	{53187, R_028474_PA_CL_VPORT_YSCALE_2},
	{53208, R_028478_PA_CL_VPORT_YOFFSET_2},
	{53230, R_02847C_PA_CL_VPORT_ZSCALE_2},
	{53251, R_028480_PA_CL_VPORT_ZOFFSET_2},
	{53273, R_028484_PA_CL_VPORT_XSCALE_3},
	{53294, R_028488_PA_CL_VPORT_XOFFSET_3},
	{53316, R_02848C_PA_CL_VPORT_YSCALE_3},
	{53337, R_028490_PA_CL_VPORT_YOFFSET_3},
	{53359, R_028494_PA_CL_VPORT_ZSCALE_3},
	{53380, R_028498_PA_CL_VPORT_ZOFFSET_3},
	{53402, R_02849C_PA_CL_VPORT_XSCALE_4},
	{53423, R_0284A0_PA_CL_VPORT_XOFFSET_4},
	{53445, R_0284A4_PA_CL_VPORT_YSCALE_4},
	{53466, R_0284A8_PA_CL_VPORT_YOFFSET_4},
	{53488, R_0284AC_PA_CL_VPORT_ZSCALE_4},
	{53509, R_0284B0_PA_CL_VPORT_ZOFFSET_4},
	{53531, R_0284B4_PA_CL_VPORT_XSCALE_5},
	{53552, R_0284B8_PA_CL_VPORT_XOFFSET_5},
	{53574, R_0284BC_PA_CL_VPORT_YSCALE_5},
	{53595, R_0284C0_PA_CL_VPORT_YOFFSET_5},
	{53617, R_0284C4_PA_CL_VPORT_ZSCALE_5},
	{53638, R_0284C8_PA_CL_VPORT_ZOFFSET_5},
	{53660, R_0284CC_PA_CL_VPORT_XSCALE_6},
	{53681, R_0284D0_PA_CL_VPORT_XOFFSET_6},
	{53703, R_0284D4_PA_CL_VPORT_YSCALE_6},
	{53724, R_0284D8_PA_CL_VPORT_YOFFSET_6},
	{53746, R_0284DC_PA_CL_VPORT_ZSCALE_6},
	{53767, R_0284E0_PA_CL_VPORT_ZOFFSET_6},
	{53789, R_0284E4_PA_CL_VPORT_XSCALE_7},
	{53810, R_0284E8_PA_CL_VPORT_XOFFSET_7},
	{53832, R_0284EC_PA_CL_VPORT_YSCALE_7},
	{53853, R_0284F0_PA_CL_VPORT_YOFFSET_7},
	{53875, R_0284F4_PA_CL_VPORT_ZSCALE_7},
	{53896, R_0284F8_PA_CL_VPORT_ZOFFSET_7},
	{53918, R_0284FC_PA_CL_VPORT_XSCALE_8},
	{53939, R_028500_PA_CL_VPORT_XOFFSET_8},
	{53961, R_028504_PA_CL_VPORT_YSCALE_8},
	{53982, R_028508_PA_CL_VPORT_YOFFSET_8},
	{54004, R_02850C_PA_CL_VPORT_ZSCALE_8},
	{54025, R_028510_PA_CL_VPORT_ZOFFSET_8},
	{54047, R_028514_PA_CL_VPORT_XSCALE_9},
	{54068, R_028518_PA_CL_VPORT_XOFFSET_9},
	{54090, R_02851C_PA_CL_VPORT_YSCALE_9},
	{54111, R_028520_PA_CL_VPORT_YOFFSET_9},
	{54133, R_028524_PA_CL_VPORT_ZSCALE_9},
	{54154, R_028528_PA_CL_VPORT_ZOFFSET_9},
	{54176, R_02852C_PA_CL_VPORT_XSCALE_10},
	{54198, R_028530_PA_CL_VPORT_XOFFSET_10},
	{54221, R_028534_PA_CL_VPORT_YSCALE_10},
	{54243, R_028538_PA_CL_VPORT_YOFFSET_10},
	{54266, R_02853C_PA_CL_VPORT_ZSCALE_10},
	{54288, R_028540_PA_CL_VPORT_ZOFFSET_10},
	{54311, R_028544_PA_CL_VPORT_XSCALE_11},
	{54333, R_028548_PA_CL_VPORT_XOFFSET_11},
	{54356, R_02854C_PA_CL_VPORT_YSCALE_11},
	{54378, R_028550_PA_CL_VPORT_YOFFSET_11},
	{54401, R_028554_PA_CL_VPORT_ZSCALE_11},
	{54423, R_028558_PA_CL_VPORT_ZOFFSET_11},
	{54446, R_02855C_PA_CL_VPORT_XSCALE_12},
	{54468, R_028560_PA_CL_VPORT_XOFFSET_12},
	{54491, R_028564_PA_CL_VPORT_YSCALE_12},
	{54513, R_028568_PA_CL_VPORT_YOFFSET_12},
	{54536, R_02856C_PA_CL_VPORT_ZSCALE_12},
	{54558, R_028570_PA_CL_VPORT_ZOFFSET_12},
	{54581, R_028574_PA_CL_VPORT_XSCALE_13},
	{54603, R_028578_PA_CL_VPORT_XOFFSET_13},
	{54626, R_02857C_PA_CL_VPORT_YSCALE_13},
	{54648, R_028580_PA_CL_VPORT_YOFFSET_13},
	{54671, R_028584_PA_CL_VPORT_ZSCALE_13},
	{54693, R_028588_PA_CL_VPORT_ZOFFSET_13},
	{54716, R_02858C_PA_CL_VPORT_XSCALE_14},
	{54738, R_028590_PA_CL_VPORT_XOFFSET_14},
	{54761, R_028594_PA_CL_VPORT_YSCALE_14},
	{54783, R_028598_PA_CL_VPORT_YOFFSET_14},
	{54806, R_02859C_PA_CL_VPORT_ZSCALE_14},
	{54828, R_0285A0_PA_CL_VPORT_ZOFFSET_14},
	{54851, R_0285A4_PA_CL_VPORT_XSCALE_15},
	{54873, R_0285A8_PA_CL_VPORT_XOFFSET_15},
	{54896, R_0285AC_PA_CL_VPORT_YSCALE_15},
	{54918, R_0285B0_PA_CL_VPORT_YOFFSET_15},
	{54941, R_0285B4_PA_CL_VPORT_ZSCALE_15},
	{54963, R_0285B8_PA_CL_VPORT_ZOFFSET_15},
	{54986, R_0285BC_PA_CL_UCP_0_X},
	{55000, R_0285C0_PA_CL_UCP_0_Y},
	{55014, R_0285C4_PA_CL_UCP_0_Z},
	{55028, R_0285C8_PA_CL_UCP_0_W},
	{55042, R_0285CC_PA_CL_UCP_1_X},
	{55056, R_0285D0_PA_CL_UCP_1_Y},
	{55070, R_0285D4_PA_CL_UCP_1_Z},
	{55084, R_0285D8_PA_CL_UCP_1_W},
	{55098, R_0285DC_PA_CL_UCP_2_X},
	{55112, R_0285E0_PA_CL_UCP_2_Y},
	{55126, R_0285E4_PA_CL_UCP_2_Z},
	{55140, R_0285E8_PA_CL_UCP_2_W},
	{55154, R_0285EC_PA_CL_UCP_3_X},
	{55168, R_0285F0_PA_CL_UCP_3_Y},
	{55182, R_0285F4_PA_CL_UCP_3_Z},
	{55196, R_0285F8_PA_CL_UCP_3_W},
	{55210, R_0285FC_PA_CL_UCP_4_X},
	{55224, R_028600_PA_CL_UCP_4_Y},
	{55238, R_028604_PA_CL_UCP_4_Z},
	{55252, R_028608_PA_CL_UCP_4_W},
	{55266, R_02860C_PA_CL_UCP_5_X},
	{55280, R_028610_PA_CL_UCP_5_Y},
	{55294, R_028614_PA_CL_UCP_5_Z},
	{55308, R_028618_PA_CL_UCP_5_W},
	{55322, R_028644_SPI_PS_INPUT_CNTL_0, 12, 1326},
	{55342, R_028648_SPI_PS_INPUT_CNTL_1, 12, 1326},
	{55362, R_02864C_SPI_PS_INPUT_CNTL_2, 12, 1326},
	{55382, R_028650_SPI_PS_INPUT_CNTL_3, 12, 1326},
	{55402, R_028654_SPI_PS_INPUT_CNTL_4, 12, 1326},
	{55422, R_028658_SPI_PS_INPUT_CNTL_5, 12, 1326},
	{55442, R_02865C_SPI_PS_INPUT_CNTL_6, 12, 1326},
	{55462, R_028660_SPI_PS_INPUT_CNTL_7, 12, 1326},
	{55482, R_028664_SPI_PS_INPUT_CNTL_8, 12, 1326},
	{55502, R_028668_SPI_PS_INPUT_CNTL_9, 12, 1326},
	{55522, R_02866C_SPI_PS_INPUT_CNTL_10, 12, 1326},
	{55543, R_028670_SPI_PS_INPUT_CNTL_11, 12, 1326},
	{55564, R_028674_SPI_PS_INPUT_CNTL_12, 12, 1326},
	{55585, R_028678_SPI_PS_INPUT_CNTL_13, 12, 1326},
	{55606, R_02867C_SPI_PS_INPUT_CNTL_14, 12, 1326},
	{55627, R_028680_SPI_PS_INPUT_CNTL_15, 12, 1326},
	{55648, R_028684_SPI_PS_INPUT_CNTL_16, 12, 1326},
	{55669, R_028688_SPI_PS_INPUT_CNTL_17, 12, 1326},
	{55690, R_02868C_SPI_PS_INPUT_CNTL_18, 12, 1326},
	{55711, R_028690_SPI_PS_INPUT_CNTL_19, 12, 1326},
	{55732, R_028694_SPI_PS_INPUT_CNTL_20, 12, 1326},
	{55753, R_028698_SPI_PS_INPUT_CNTL_21, 12, 1326},
	{55774, R_02869C_SPI_PS_INPUT_CNTL_22, 12, 1326},
	{55795, R_0286A0_SPI_PS_INPUT_CNTL_23, 12, 1326},
	{55816, R_0286A4_SPI_PS_INPUT_CNTL_24, 12, 1326},
	{55837, R_0286A8_SPI_PS_INPUT_CNTL_25, 12, 1326},
	{55858, R_0286AC_SPI_PS_INPUT_CNTL_26, 12, 1326},
	{55879, R_0286B0_SPI_PS_INPUT_CNTL_27, 12, 1326},
	{55900, R_0286B4_SPI_PS_INPUT_CNTL_28, 12, 1326},
	{55921, R_0286B8_SPI_PS_INPUT_CNTL_29, 12, 1326},
	{55942, R_0286BC_SPI_PS_INPUT_CNTL_30, 12, 1326},
	{55963, R_0286C0_SPI_PS_INPUT_CNTL_31, 12, 1326},
	{55984, R_0286C4_SPI_VS_OUT_CONFIG, 4, 1338},
	{56002, R_0286CC_SPI_PS_INPUT_ENA, 16, 1342},
	{56019, R_0286D0_SPI_PS_INPUT_ADDR, 16, 1358},
	{56037, R_0286D4_SPI_INTERP_CONTROL_0, 7, 1374},
	{56058, R_0286D8_SPI_PS_IN_CONTROL, 5, 1381},
	{56076, R_0286E0_SPI_BARYC_CNTL, 7, 1386},
	{56091, R_0286E8_SPI_TMPRING_SIZE, 2, 1393},
	{56108, R_028704_SPI_WAVE_MGMT_1, 5, 1395},
	{56124, R_028708_SPI_WAVE_MGMT_2, 1, 1400},
	{56140, R_02870C_SPI_SHADER_POS_FORMAT, 4, 1401},
	{56162, R_028710_SPI_SHADER_Z_FORMAT, 1, 1405},
	{56182, R_028714_SPI_SHADER_COL_FORMAT, 8, 1406},
	{56204, R_028754_SX_PS_DOWNCONVERT, 8, 1414},
	{56222, R_028758_SX_BLEND_OPT_EPSILON, 8, 1422},
	{56243, R_02875C_SX_BLEND_OPT_CONTROL, 17, 1430},
	{56264, R_028760_SX_MRT0_BLEND_OPT, 6, 1447},
	{56282, R_028764_SX_MRT1_BLEND_OPT, 6, 1453},
	{56300, R_028768_SX_MRT2_BLEND_OPT, 6, 1459},
	{56318, R_02876C_SX_MRT3_BLEND_OPT, 6, 1465},
	{56336, R_028770_SX_MRT4_BLEND_OPT, 6, 1471},
	{56354, R_028774_SX_MRT5_BLEND_OPT, 6, 1477},
	{56372, R_028778_SX_MRT6_BLEND_OPT, 6, 1483},
	{56390, R_02877C_SX_MRT7_BLEND_OPT, 6, 1489},
	{56408, R_028780_CB_BLEND0_CONTROL, 9, 1495},
	{56426, R_028784_CB_BLEND1_CONTROL, 9, 1495},
	{56444, R_028788_CB_BLEND2_CONTROL, 9, 1495},
	{56462, R_02878C_CB_BLEND3_CONTROL, 9, 1495},
	{56480, R_028790_CB_BLEND4_CONTROL, 9, 1495},
	{56498, R_028794_CB_BLEND5_CONTROL, 9, 1495},
	{56516, R_028798_CB_BLEND6_CONTROL, 9, 1495},
	{56534, R_02879C_CB_BLEND7_CONTROL, 9, 1495},
	{56552, R_0287CC_CS_COPY_STATE, 1, 1504},
	{56566, R_0287D4_PA_CL_POINT_X_RAD},
	{56584, R_0287D8_PA_CL_POINT_Y_RAD},
	{56602, R_0287DC_PA_CL_POINT_SIZE},
	{56619, R_0287E0_PA_CL_POINT_CULL_RAD},
	{56640, R_0287E4_VGT_DMA_BASE_HI, 1, 1505},
	{56656, R_0287E8_VGT_DMA_BASE},
	{56669, R_0287F0_VGT_DRAW_INITIATOR, 4, 1506},
	{56688, R_0287F4_VGT_IMMED_DATA},
	{56703, R_0287F8_VGT_EVENT_ADDRESS_REG, 1, 1510},
	{56725, R_028800_DB_DEPTH_CONTROL, 10, 1511},
	{56742, R_028804_DB_EQAA, 12, 1521},
	{56750, R_028808_CB_COLOR_CONTROL, 4, 1533},
	{56767, R_02880C_DB_SHADER_CONTROL, 13, 1537},
	{56785, R_028810_PA_CL_CLIP_CNTL, 19, 1550},
	{56801, R_028814_PA_SU_SC_MODE_CNTL, 13, 1569},
	{56820, R_028818_PA_CL_VTE_CNTL, 9, 1582},
	{56835, R_02881C_PA_CL_VS_OUT_CNTL, 27, 1591},
	{56853, R_028820_PA_CL_NANINF_CNTL, 16, 1618},
	{56871, R_028824_PA_SU_LINE_STIPPLE_CNTL, 4, 1634},
	{56895, R_028828_PA_SU_LINE_STIPPLE_SCALE},
	{56920, R_02882C_PA_SU_PRIM_FILTER_CNTL, 11, 1638},
	{56943, R_028830_PA_SU_SMALL_PRIM_FILTER_CNTL, 5, 1649},
	{56972, R_028A00_PA_SU_POINT_SIZE, 2, 1654},
	{56989, R_028A04_PA_SU_POINT_MINMAX, 2, 1656},
	{57008, R_028A08_PA_SU_LINE_CNTL, 1, 1658},
	{57024, R_028A0C_PA_SC_LINE_STIPPLE, 4, 1659},
	{57043, R_028A10_VGT_OUTPUT_PATH_CNTL, 1, 1663},
	{57064, R_028A14_VGT_HOS_CNTL, 1, 1664},
	{57077, R_028A18_VGT_HOS_MAX_TESS_LEVEL},
	{57100, R_028A1C_VGT_HOS_MIN_TESS_LEVEL},
	{57123, R_028A20_VGT_HOS_REUSE_DEPTH, 1, 1665},
	{57143, R_028A24_VGT_GROUP_PRIM_TYPE, 4, 1666},
	{57163, R_028A28_VGT_GROUP_FIRST_DECR, 1, 1670},
	{57184, R_028A2C_VGT_GROUP_DECR, 1, 1671},
	{57199, R_028A30_VGT_GROUP_VECT_0_CNTL, 6, 1672},
	{57221, R_028A34_VGT_GROUP_VECT_1_CNTL, 6, 1678},
	{57243, R_028A38_VGT_GROUP_VECT_0_FMT_CNTL, 8, 1684},
	{57269, R_028A3C_VGT_GROUP_VECT_1_FMT_CNTL, 8, 1692},
	{57295, R_028A40_VGT_GS_MODE, 15, 1700},
	{57307, R_028A44_VGT_GS_ONCHIP_CNTL, 2, 1715},
	{57326, R_028A48_PA_SC_MODE_CNTL_0, 4, 1717},
	{57344, R_028A4C_PA_SC_MODE_CNTL_1, 24, 1721},
	{57362, R_028A50_VGT_ENHANCE},
	{57374, R_028A54_VGT_GS_PER_ES, 1, 1745},
	{57388, R_028A58_VGT_ES_PER_GS, 1, 1746},
	{57402, R_028A5C_VGT_GS_PER_VS, 1, 1747},
	{57416, R_028A60_VGT_GSVS_RING_OFFSET_1, 1, 1748},
	{57439, R_028A64_VGT_GSVS_RING_OFFSET_2, 1, 1749},
	{57462, R_028A68_VGT_GSVS_RING_OFFSET_3, 1, 1750},
	{57485, R_028A6C_VGT_GS_OUT_PRIM_TYPE, 5, 1751},
	{57506, R_028A70_IA_ENHANCE},
	{57517, R_028A74_VGT_DMA_SIZE},
	{57530, R_028A78_VGT_DMA_MAX_SIZE},
	{57547, R_028A7C_VGT_DMA_INDEX_TYPE, 9, 1756},
	{57566, R_028A80_WD_ENHANCE},
	{57577, R_028A84_VGT_PRIMITIVEID_EN, 2, 1765},
	{57596, R_028A88_VGT_DMA_NUM_INSTANCES},
	{57618, R_028A8C_VGT_PRIMITIVEID_RESET},
	{57640, R_028A90_VGT_EVENT_INITIATOR, 3, 1767},
	{57660, R_028A94_VGT_MULTI_PRIM_IB_RESET_EN, 1, 1770},
	{57687, R_028AA0_VGT_INSTANCE_STEP_RATE_0},
	{57712, R_028AA4_VGT_INSTANCE_STEP_RATE_1},
	{57737, R_028AA8_IA_MULTI_VGT_PARAM, 7, 1771},
	{57756, R_028AAC_VGT_ESGS_RING_ITEMSIZE, 1, 1778},
	{57779, R_028AB0_VGT_GSVS_RING_ITEMSIZE, 1, 1779},
	{57802, R_028AB4_VGT_REUSE_OFF, 1, 1780},
	{57816, R_028AB8_VGT_VTX_CNT_EN, 1, 1781},
	{57831, R_028ABC_DB_HTILE_SURFACE, 8, 1782},
	{57848, R_028AC0_DB_SRESULTS_COMPARE_STATE0, 4, 1790},
	{57875, R_028AC4_DB_SRESULTS_COMPARE_STATE1, 4, 1794},
	{57902, R_028AC8_DB_PRELOAD_CONTROL, 4, 1798},
	{57921, R_028AD0_VGT_STRMOUT_BUFFER_SIZE_0},
	{57947, R_028AD4_VGT_STRMOUT_VTX_STRIDE_0, 1, 1802},
	{57972, R_028ADC_VGT_STRMOUT_BUFFER_OFFSET_0},
	{58000, R_028AE0_VGT_STRMOUT_BUFFER_SIZE_1},
	{58026, R_028AE4_VGT_STRMOUT_VTX_STRIDE_1, 1, 1803},
	{58051, R_028AEC_VGT_STRMOUT_BUFFER_OFFSET_1},
	{58079, R_028AF0_VGT_STRMOUT_BUFFER_SIZE_2},
	{58105, R_028AF4_VGT_STRMOUT_VTX_STRIDE_2, 1, 1804},
	{58130, R_028AFC_VGT_STRMOUT_BUFFER_OFFSET_2},
	{58158, R_028B00_VGT_STRMOUT_BUFFER_SIZE_3},
	{58184, R_028B04_VGT_STRMOUT_VTX_STRIDE_3, 1, 1805},
	{58209, R_028B0C_VGT_STRMOUT_BUFFER_OFFSET_3},
	{58237, R_028B28_VGT_STRMOUT_DRAW_OPAQUE_OFFSET},
	{58268, R_028B2C_VGT_STRMOUT_DRAW_OPAQUE_BUFFER_FILLED_SIZE},
	{58311, R_028B30_VGT_STRMOUT_DRAW_OPAQUE_VERTEX_STRIDE, 1, 1806},
	{58349, R_028B38_VGT_GS_MAX_VERT_OUT, 1, 1807},
	{58369, R_028B50_VGT_TESS_DISTRIBUTION, 5, 1808},
	{58391, R_028B54_VGT_SHADER_STAGES_EN, 10, 1813},
	{58412, R_028B58_VGT_LS_HS_CONFIG, 3, 1823},
	{58429, R_028B5C_VGT_GS_VERT_ITEMSIZE, 1, 1826},
	{58450, R_028B60_VGT_GS_VERT_ITEMSIZE_1, 1, 1827},
	{58473, R_028B64_VGT_GS_VERT_ITEMSIZE_2, 1, 1828},
	{58496, R_028B68_VGT_GS_VERT_ITEMSIZE_3, 1, 1829},
	{58519, R_028B6C_VGT_TF_PARAM, 11, 1830},
	{58532, R_028B70_DB_ALPHA_TO_MASK, 6, 1841},
	{58549, R_028B74_VGT_DISPATCH_DRAW_INDEX},
	{58573, R_028B78_PA_SU_POLY_OFFSET_DB_FMT_CNTL, 2, 1847},
	{58603, R_028B7C_PA_SU_POLY_OFFSET_CLAMP},
	{58627, R_028B80_PA_SU_POLY_OFFSET_FRONT_SCALE},
	{58657, R_028B84_PA_SU_POLY_OFFSET_FRONT_OFFSET},
	{58688, R_028B88_PA_SU_POLY_OFFSET_BACK_SCALE},
	{58717, R_028B8C_PA_SU_POLY_OFFSET_BACK_OFFSET},
	{58747, R_028B90_VGT_GS_INSTANCE_CNT, 2, 1849},
	{58767, R_028B94_VGT_STRMOUT_CONFIG, 7, 1851},
	{58786, R_028B98_VGT_STRMOUT_BUFFER_CONFIG, 4, 1858},
	{58812, R_028BD4_PA_SC_CENTROID_PRIORITY_0, 8, 1862},
	{58838, R_028BD8_PA_SC_CENTROID_PRIORITY_1, 8, 1870},
	{58864, R_028BDC_PA_SC_LINE_CNTL, 4, 1878},
	{58880, R_028BE0_PA_SC_AA_CONFIG, 5, 1882},
	{58896, R_028BE4_PA_SU_VTX_CNTL, 3, 1887},
	{58911, R_028BE8_PA_CL_GB_VERT_CLIP_ADJ},
	{58934, R_028BEC_PA_CL_GB_VERT_DISC_ADJ},
	{58957, R_028BF0_PA_CL_GB_HORZ_CLIP_ADJ},
	{58980, R_028BF4_PA_CL_GB_HORZ_DISC_ADJ},
	{59003, R_028BF8_PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0, 8, 1890},
	{59037, R_028BFC_PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1, 8, 1898},
	{59071, R_028C00_PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2, 8, 1906},
	{59105, R_028C04_PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3, 8, 1914},
	{59139, R_028C08_PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0, 8, 1922},
	{59173, R_028C0C_PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1, 8, 1930},
	{59207, R_028C10_PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2, 8, 1938},
	{59241, R_028C14_PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3, 8, 1946},
	{59275, R_028C18_PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0, 8, 1954},
	{59309, R_028C1C_PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1, 8, 1962},
	{59343, R_028C20_PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2, 8, 1970},
	{59377, R_028C24_PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3, 8, 1978},
	{59411, R_028C28_PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0, 8, 1986},
	{59445, R_028C2C_PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1, 8, 1994},
	{59479, R_028C30_PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2, 8, 2002},
	{59513, R_028C34_PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3, 8, 2010},
	{59547, R_028C38_PA_SC_AA_MASK_X0Y0_X1Y0, 2, 2018},
	{59571, R_028C3C_PA_SC_AA_MASK_X0Y1_X1Y1, 2, 2020},
	{59595, R_028C40_PA_SC_SHADER_CONTROL, 1, 2022},
	{59616, R_028C58_VGT_VERTEX_REUSE_BLOCK_CNTL, 1, 2023},
	{59644, R_028C5C_VGT_OUT_DEALLOC_CNTL, 1, 2024},
	{59665, R_028C60_CB_COLOR0_BASE},
	{59680, R_028C64_CB_COLOR0_PITCH, 2, 2025},
	{59696, R_028C68_CB_COLOR0_SLICE, 1, 2027},
	{59712, R_028C6C_CB_COLOR0_VIEW, 2, 2028},
	{59727, R_028C70_CB_COLOR0_INFO, 18, 2030},
	{59742, R_028C74_CB_COLOR0_ATTRIB, 6, 2048},
	{59759, R_028C78_CB_COLOR0_DCC_CONTROL, 9, 2054},
	{59781, R_028C7C_CB_COLOR0_CMASK},
	{59797, R_028C80_CB_COLOR0_CMASK_SLICE, 1, 2063},
	{59819, R_028C84_CB_COLOR0_FMASK},
	{59835, R_028C88_CB_COLOR0_FMASK_SLICE, 1, 2064},
	{59857, R_028C8C_CB_COLOR0_CLEAR_WORD0},
	{59879, R_028C90_CB_COLOR0_CLEAR_WORD1},
	{59901, R_028C94_CB_COLOR0_DCC_BASE},
	{59920, R_028C9C_CB_COLOR1_BASE},
	{59935, R_028CA0_CB_COLOR1_PITCH, 2, 2025},
	{59951, R_028CA4_CB_COLOR1_SLICE, 1, 2027},
	{59967, R_028CA8_CB_COLOR1_VIEW, 2, 2028},
	{59982, R_028CAC_CB_COLOR1_INFO, 18, 2030},
	{59997, R_028CB0_CB_COLOR1_ATTRIB, 6, 2048},
	{60014, R_028CB4_CB_COLOR1_DCC_CONTROL, 9, 2054},
	{60036, R_028CB8_CB_COLOR1_CMASK},
	{60052, R_028CBC_CB_COLOR1_CMASK_SLICE, 1, 2063},
	{60074, R_028CC0_CB_COLOR1_FMASK},
	{60090, R_028CC4_CB_COLOR1_FMASK_SLICE, 1, 2064},
	{60112, R_028CC8_CB_COLOR1_CLEAR_WORD0},
	{60134, R_028CCC_CB_COLOR1_CLEAR_WORD1},
	{60156, R_028CD0_CB_COLOR1_DCC_BASE},
	{60175, R_028CD8_CB_COLOR2_BASE},
	{60190, R_028CDC_CB_COLOR2_PITCH, 2, 2025},
	{60206, R_028CE0_CB_COLOR2_SLICE, 1, 2027},
	{60222, R_028CE4_CB_COLOR2_VIEW, 2, 2028},
	{60237, R_028CE8_CB_COLOR2_INFO, 18, 2030},
	{60252, R_028CEC_CB_COLOR2_ATTRIB, 6, 2048},
	{60269, R_028CF0_CB_COLOR2_DCC_CONTROL, 9, 2054},
	{60291, R_028CF4_CB_COLOR2_CMASK},
	{60307, R_028CF8_CB_COLOR2_CMASK_SLICE, 1, 2063},
	{60329, R_028CFC_CB_COLOR2_FMASK},
	{60345, R_028D00_CB_COLOR2_FMASK_SLICE, 1, 2064},
	{60367, R_028D04_CB_COLOR2_CLEAR_WORD0},
	{60389, R_028D08_CB_COLOR2_CLEAR_WORD1},
	{60411, R_028D0C_CB_COLOR2_DCC_BASE},
	{60430, R_028D14_CB_COLOR3_BASE},
	{60445, R_028D18_CB_COLOR3_PITCH, 2, 2025},
	{60461, R_028D1C_CB_COLOR3_SLICE, 1, 2027},
	{60477, R_028D20_CB_COLOR3_VIEW, 2, 2028},
	{60492, R_028D24_CB_COLOR3_INFO, 18, 2030},
	{60507, R_028D28_CB_COLOR3_ATTRIB, 6, 2048},
	{60524, R_028D2C_CB_COLOR3_DCC_CONTROL, 9, 2054},
	{60546, R_028D30_CB_COLOR3_CMASK},
	{60562, R_028D34_CB_COLOR3_CMASK_SLICE, 1, 2063},
	{60584, R_028D38_CB_COLOR3_FMASK},
	{60600, R_028D3C_CB_COLOR3_FMASK_SLICE, 1, 2064},
	{60622, R_028D40_CB_COLOR3_CLEAR_WORD0},
	{60644, R_028D44_CB_COLOR3_CLEAR_WORD1},
	{60666, R_028D48_CB_COLOR3_DCC_BASE},
	{60685, R_028D50_CB_COLOR4_BASE},
	{60700, R_028D54_CB_COLOR4_PITCH, 2, 2025},
	{60716, R_028D58_CB_COLOR4_SLICE, 1, 2027},
	{60732, R_028D5C_CB_COLOR4_VIEW, 2, 2028},
	{60747, R_028D60_CB_COLOR4_INFO, 18, 2030},
	{60762, R_028D64_CB_COLOR4_ATTRIB, 6, 2048},
	{60779, R_028D68_CB_COLOR4_DCC_CONTROL, 9, 2054},
	{60801, R_028D6C_CB_COLOR4_CMASK},
	{60817, R_028D70_CB_COLOR4_CMASK_SLICE, 1, 2063},
	{60839, R_028D74_CB_COLOR4_FMASK},
	{60855, R_028D78_CB_COLOR4_FMASK_SLICE, 1, 2064},
	{60877, R_028D7C_CB_COLOR4_CLEAR_WORD0},
	{60899, R_028D80_CB_COLOR4_CLEAR_WORD1},
	{60921, R_028D84_CB_COLOR4_DCC_BASE},
	{60940, R_028D8C_CB_COLOR5_BASE},
	{60955, R_028D90_CB_COLOR5_PITCH, 2, 2025},
	{60971, R_028D94_CB_COLOR5_SLICE, 1, 2027},
	{60987, R_028D98_CB_COLOR5_VIEW, 2, 2028},
	{61002, R_028D9C_CB_COLOR5_INFO, 18, 2030},
	{61017, R_028DA0_CB_COLOR5_ATTRIB, 6, 2048},
	{61034, R_028DA4_CB_COLOR5_DCC_CONTROL, 9, 2054},
	{61056, R_028DA8_CB_COLOR5_CMASK},
	{61072, R_028DAC_CB_COLOR5_CMASK_SLICE, 1, 2063},
	{61094, R_028DB0_CB_COLOR5_FMASK},
	{61110, R_028DB4_CB_COLOR5_FMASK_SLICE, 1, 2064},
	{61132, R_028DB8_CB_COLOR5_CLEAR_WORD0},
	{61154, R_028DBC_CB_COLOR5_CLEAR_WORD1},
	{61176, R_028DC0_CB_COLOR5_DCC_BASE},
	{61195, R_028DC8_CB_COLOR6_BASE},
	{61210, R_028DCC_CB_COLOR6_PITCH, 2, 2025},
	{61226, R_028DD0_CB_COLOR6_SLICE, 1, 2027},
	{61242, R_028DD4_CB_COLOR6_VIEW, 2, 2028},
	{61257, R_028DD8_CB_COLOR6_INFO, 18, 2030},
	{61272, R_028DDC_CB_COLOR6_ATTRIB, 6, 2048},
	{61289, R_028DE0_CB_COLOR6_DCC_CONTROL, 9, 2054},
	{61311, R_028DE4_CB_COLOR6_CMASK},
	{61327, R_028DE8_CB_COLOR6_CMASK_SLICE, 1, 2063},
	{61349, R_028DEC_CB_COLOR6_FMASK},
	{61365, R_028DF0_CB_COLOR6_FMASK_SLICE, 1, 2064},
	{61387, R_028DF4_CB_COLOR6_CLEAR_WORD0},
	{61409, R_028DF8_CB_COLOR6_CLEAR_WORD1},
	{61431, R_028DFC_CB_COLOR6_DCC_BASE},
	{61450, R_028E04_CB_COLOR7_BASE},
	{61465, R_028E08_CB_COLOR7_PITCH, 2, 2025},
	{61481, R_028E0C_CB_COLOR7_SLICE, 1, 2027},
	{61497, R_028E10_CB_COLOR7_VIEW, 2, 2028},
	{61512, R_028E14_CB_COLOR7_INFO, 18, 2030},
	{61527, R_028E18_CB_COLOR7_ATTRIB, 6, 2048},
	{61544, R_028E1C_CB_COLOR7_DCC_CONTROL, 9, 2054},
	{61566, R_028E20_CB_COLOR7_CMASK},
	{61582, R_028E24_CB_COLOR7_CMASK_SLICE, 1, 2063},
	{61604, R_028E28_CB_COLOR7_FMASK},
	{61620, R_028E2C_CB_COLOR7_FMASK_SLICE, 1, 2064},
	{61642, R_028E30_CB_COLOR7_CLEAR_WORD0},
	{61664, R_028E34_CB_COLOR7_CLEAR_WORD1},
	{61686, R_028E38_CB_COLOR7_DCC_BASE},
};

static const char sid_strings[] =
	"NOP\0" /* 0 */
	"SET_BASE\0" /* 4 */
	"CLEAR_STATE\0" /* 13 */
	"INDEX_BUFFER_SIZE\0" /* 25, 38 */
	"DISPATCH_DIRECT\0" /* 43 */
	"DISPATCH_INDIRECT\0" /* 59 */
	"OCCLUSION_QUERY\0" /* 91, 77 */
	"SET_PREDICATION\0" /* 93 */
	"COND_EXEC\0" /* 109 */
	"PRED_EXEC\0" /* 119 */
	"DRAW_INDIRECT\0" /* 129 */
	"DRAW_INDEX_INDIRECT\0" /* 143 */
	"INDEX_BASE\0" /* 163 */
	"DRAW_INDEX_2\0" /* 174 */
	"CONTEXT_CONTROL\0" /* 187, 195 */
	"INDEX_TYPE\0" /* 209, 203 */
	"DRAW_INDIRECT_MULTI\0" /* 214 */
	"DRAW_INDEX_AUTO\0" /* 234 */
	"DRAW_INDEX_IMMD\0" /* 250 */
	"NUM_INSTANCES\0" /* 266 */
	"DRAW_INDEX_MULTI_AUTO\0" /* 280 */
	"INDIRECT_BUFFER_SI\0" /* 302 */
	"INDIRECT_BUFFER_CONST\0" /* 321 */
	"STRMOUT_BUFFER_UPDATE\0" /* 343 */
	"DRAW_INDEX_OFFSET_2\0" /* 365 */
	"WRITE_DATA\0" /* 385, 391 */
	"DRAW_INDEX_INDIRECT_MULTI\0" /* 396 */
	"MEM_SEMAPHORE\0" /* 422 */
	"MPEG_INDEX\0" /* 436, 445 */
	"WAIT_REG_MEM\0" /* 447 */
	"MEM_WRITE\0" /* 460 */
	"INDIRECT_BUFFER_CIK\0" /* 470 */
	"COPY_DATA\0" /* 490 */
	"PFP_SYNC_ME\0" /* 500, 509 */
	"SURFACE_SYNC\0" /* 512 */
	"ME_INITIALIZE\0" /* 525 */
	"COND_WRITE\0" /* 539 */
	"EVENT_WRITE\0" /* 550 */
	"EVENT_WRITE_EOP\0" /* 562 */
	"ONE_REG_WRITE\0" /* 578 */
	"ACQUIRE_MEM\0" /* 592 */
	"SET_CONFIG_REG\0" /* 604 */
	"SET_CONTEXT_REG\0" /* 619 */
	"SET_SH_REG\0" /* 635 */
	"SET_SH_REG_OFFSET\0" /* 657, 646 */
	"SET_UCONFIG_REG\0" /* 664 */
	"LOAD_CONST_RAM\0" /* 680 */
	"WRITE_CONST_RAM\0" /* 695 */
	"DUMP_CONST_RAM\0" /* 711 */
	"INCREMENT_CE_COUNTER\0" /* 726 */
	"INCREMENT_DE_COUNTER\0" /* 747 */
	"WAIT_ON_CE_COUNTER\0" /* 768 */
	"IT_OPCODE_C\0" /* 787 */
	"CP_DMA\0" /* 799 */
	"DMA_DATA\0" /* 806 */
	"COUNT_INDIRECT_ENABLE\0" /* 830, 815 */
	"DRAW_INDEX_ENABLE\0" /* 837 */
	"PFP\0" /* 855 */
	"CE\0" /* 859 */
	"DE\0" /* 862 */
	"ENGINE_SEL\0" /* 865 */
	"WR_CONFIRM\0" /* 876 */
	"WR_ONE_ADDR\0" /* 894, 887 */
	"MEM_MAPPED_REGISTER\0" /* 899, 910 */
	"MEMORY_SYNC\0" /* 919 */
	"TC_L2\0" /* 931 */
	"GDS\0" /* 937 */
	"RESERVED\0" /* 941 */
	"MEM_ASYNC\0" /* 950 */
	"DST_SEL\0" /* 960 */
	"IB_SIZE\0" /* 968 */
	"CHAIN\0" /* 976 */
	"VALID\0" /* 982 */
	"SRC_ADDR_LO\0" /* 988 */
	"CP_SYNC\0" /* 1000 */
	"SRC_ADDR\0" /* 1008 */
	"SRC_ADDR_TC_L2\0" /* 1017 */
	"SRC_SEL\0" /* 1032 */
	"ENGINE\0" /* 1040 */
	"DST_ADDR\0" /* 1047 */
	"DST_ADDR_TC_L2\0" /* 1056 */
	"DSL_SEL\0" /* 1071 */
	"SRC_ADDR_HI\0" /* 1079 */
	"DST_ADDR_LO\0" /* 1091 */
	"DST_ADDR_HI\0" /* 1103 */
	"BYTE_COUNT\0" /* 1115 */
	"DISABLE_WR_CONFIRM\0" /* 1126 */
	"NONE\0" /* 1145 */
	"8_IN_16\0" /* 1150 */
	"8_IN_32\0" /* 1158 */
	"8_IN_64\0" /* 1166 */
	"SRC_SWAP\0" /* 1174 */
	"DST_SWAP\0" /* 1183 */
	"MEMORY\0" /* 1192 */
	"SAS\0" /* 1199 */
	"DAS\0" /* 1203 */
	"INCREMENT\0" /* 1207 */
	"NO_INCREMENT\0" /* 1217 */
	"SAIC\0" /* 1230 */
	"DAIC\0" /* 1235 */
	"RAW_WAIT\0" /* 1240 */
	"SDMA_RQ_PENDING\0" /* 1249 */
	"TST_RQ_PENDING\0" /* 1265 */
	"SDMA1_RQ_PENDING\0" /* 1280 */
	"VCE0_RQ_PENDING\0" /* 1297 */
	"VP8_BUSY\0" /* 1313 */
	"SDMA_BUSY\0" /* 1322, 1323 */
	"SDMA1_BUSY\0" /* 1332 */
	"VCE0_BUSY\0" /* 1343 */
	"XDMA_BUSY\0" /* 1353 */
	"CHUB_BUSY\0" /* 1363 */
	"SDMA2_BUSY\0" /* 1373 */
	"SDMA3_BUSY\0" /* 1384 */
	"SAMSCP_BUSY\0" /* 1395, 1399 */
	"ISP_BUSY\0" /* 1407 */
	"VCE1_BUSY\0" /* 1416 */
	"ODE_BUSY\0" /* 1426 */
	"SDMA2_RQ_PENDING\0" /* 1435 */
	"SDMA3_RQ_PENDING\0" /* 1452 */
	"SAMSCP_RQ_PENDING\0" /* 1469 */
	"ISP_RQ_PENDING\0" /* 1487 */
	"VCE1_RQ_PENDING\0" /* 1502 */
	"UVD_RQ_PENDING\0" /* 1518 */
	"SAMMSP_RQ_PENDING\0" /* 1533 */
	"ACP_RQ_PENDING\0" /* 1551 */
	"SMU_RQ_PENDING\0" /* 1566 */
	"GRBM_RQ_PENDING\0" /* 1581 */
	"HI_RQ_PENDING\0" /* 1597 */
	"VMC_BUSY\0" /* 1611 */
	"MCB_BUSY\0" /* 1620, 1621 */
	"MCB_NON_DISPLAY_BUSY\0" /* 1629 */
	"MCC_BUSY\0" /* 1650 */
	"MCD_BUSY\0" /* 1659 */
	"VMC1_BUSY\0" /* 1668 */
	"SEM_BUSY\0" /* 1678 */
	"ACP_BUSY\0" /* 1687 */
	"IH_BUSY\0" /* 1696 */
	"UVD_BUSY\0" /* 1704 */
	"SAMMSP_BUSY\0" /* 1713 */
	"GCATCL2_BUSY\0" /* 1725 */
	"OSATCL2_BUSY\0" /* 1738 */
	"BIF_BUSY\0" /* 1751 */
	"MCC0_BUSY\0" /* 1760 */
	"MCC1_BUSY\0" /* 1770 */
	"MCC2_BUSY\0" /* 1780 */
	"MCC3_BUSY\0" /* 1790 */
	"MCC4_BUSY\0" /* 1800 */
	"MCC5_BUSY\0" /* 1810 */
	"MCC6_BUSY\0" /* 1820 */
	"MCC7_BUSY\0" /* 1830 */
	"MCD0_BUSY\0" /* 1840 */
	"MCD1_BUSY\0" /* 1850 */
	"MCD2_BUSY\0" /* 1860 */
	"MCD3_BUSY\0" /* 1870 */
	"MCD4_BUSY\0" /* 1880 */
	"MCD5_BUSY\0" /* 1890 */
	"MCD6_BUSY\0" /* 1900 */
	"MCD7_BUSY\0" /* 1910 */
	"IDLE\0" /* 1920 */
	"REG_IDLE\0" /* 1925 */
	"RB_EMPTY\0" /* 1934 */
	"RB_FULL\0" /* 1943 */
	"RB_CMD_IDLE\0" /* 1951 */
	"RB_CMD_FULL\0" /* 1963 */
	"IB_CMD_IDLE\0" /* 1975 */
	"IB_CMD_FULL\0" /* 1987 */
	"BLOCK_IDLE\0" /* 1999 */
	"INSIDE_IB\0" /* 2010 */
	"EX_IDLE\0" /* 2020 */
	"EX_IDLE_POLL_TIMER_EXPIRE\0" /* 2028 */
	"PACKET_READY\0" /* 2054 */
	"MC_WR_IDLE\0" /* 2067 */
	"SRBM_IDLE\0" /* 2078 */
	"CONTEXT_EMPTY\0" /* 2088 */
	"DELTA_RPTR_FULL\0" /* 2102 */
	"RB_MC_RREQ_IDLE\0" /* 2118 */
	"IB_MC_RREQ_IDLE\0" /* 2134 */
	"MC_RD_IDLE\0" /* 2150 */
	"DELTA_RPTR_EMPTY\0" /* 2161 */
	"MC_RD_RET_STALL\0" /* 2178 */
	"MC_RD_NO_POLL_IDLE\0" /* 2194 */
	"PREV_CMD_IDLE\0" /* 2213 */
	"SEM_IDLE\0" /* 2227 */
	"SEM_REQ_STALL\0" /* 2236 */
	"SEM_RESP_STATE\0" /* 2250 */
	"INT_IDLE\0" /* 2265 */
	"INT_REQ_STALL\0" /* 2274 */
	"ME0PIPE1_CMDFIFO_AVAIL\0" /* 2288 */
	"ME0PIPE1_CF_RQ_PENDING\0" /* 2311 */
	"ME0PIPE1_PF_RQ_PENDING\0" /* 2334 */
	"ME1PIPE0_RQ_PENDING\0" /* 2357 */
	"ME1PIPE1_RQ_PENDING\0" /* 2377 */
	"ME1PIPE2_RQ_PENDING\0" /* 2397 */
	"ME1PIPE3_RQ_PENDING\0" /* 2417 */
	"ME2PIPE0_RQ_PENDING\0" /* 2437 */
	"ME2PIPE1_RQ_PENDING\0" /* 2457 */
	"ME2PIPE2_RQ_PENDING\0" /* 2477 */
	"ME2PIPE3_RQ_PENDING\0" /* 2497 */
	"RLC_RQ_PENDING\0" /* 2517 */
	"RLC_BUSY\0" /* 2532 */
	"TC_BUSY\0" /* 2541 */
	"TCC_CC_RESIDENT\0" /* 2549 */
	"CPF_BUSY\0" /* 2565 */
	"CPC_BUSY\0" /* 2574 */
	"CPG_BUSY\0" /* 2583 */
	"ME0PIPE0_CMDFIFO_AVAIL\0" /* 2592 */
	"SRBM_RQ_PENDING\0" /* 2615 */
	"ME0PIPE0_CF_RQ_PENDING\0" /* 2631 */
	"ME0PIPE0_PF_RQ_PENDING\0" /* 2654 */
	"GDS_DMA_RQ_PENDING\0" /* 2677 */
	"DB_CLEAN\0" /* 2696 */
	"CB_CLEAN\0" /* 2705 */
	"TA_BUSY\0" /* 2714 */
	"GDS_BUSY\0" /* 2722 */
	"WD_BUSY_NO_DMA\0" /* 2731 */
	"VGT_BUSY\0" /* 2746 */
	"IA_BUSY_NO_DMA\0" /* 2755 */
	"IA_BUSY\0" /* 2770 */
	"SX_BUSY\0" /* 2778 */
	"WD_BUSY\0" /* 2786 */
	"SPI_BUSY\0" /* 2794 */
	"BCI_BUSY\0" /* 2803 */
	"SC_BUSY\0" /* 2812 */
	"PA_BUSY\0" /* 2820 */
	"DB_BUSY\0" /* 2828 */
	"CP_COHERENCY_BUSY\0" /* 2836 */
	"GUI_ACTIVE\0" /* 2854 */
	"OFFSET_UPDATE_DONE\0" /* 2865, 2879 */
	"DEST_BASE_0_ENA\0" /* 2884 */
	"DEST_BASE_1_ENA\0" /* 2900 */
	"CB0_DEST_BASE_ENA\0" /* 2916 */
	"CB1_DEST_BASE_ENA\0" /* 2934 */
	"CB2_DEST_BASE_ENA\0" /* 2952 */
	"CB3_DEST_BASE_ENA\0" /* 2970 */
	"CB4_DEST_BASE_ENA\0" /* 2988 */
	"CB5_DEST_BASE_ENA\0" /* 3006 */
	"CB6_DEST_BASE_ENA\0" /* 3024 */
	"CB7_DEST_BASE_ENA\0" /* 3042 */
	"DB_DEST_BASE_ENA\0" /* 3060 */
	"DEST_BASE_2_ENA\0" /* 3077 */
	"DEST_BASE_3_ENA\0" /* 3093 */
	"TCL1_ACTION_ENA\0" /* 3109 */
	"TC_ACTION_ENA\0" /* 3125 */
	"CB_ACTION_ENA\0" /* 3139 */
	"DB_ACTION_ENA\0" /* 3153 */
	"SH_KCACHE_ACTION_ENA\0" /* 3167 */
	"SH_ICACHE_ACTION_ENA\0" /* 3188 */
	"COHER_BASE_HI_256B\0" /* 3209 */
	"START_DELAY_COUNT\0" /* 3228 */
	"TC_SD_ACTION_ENA\0" /* 3246 */
	"TC_NC_ACTION_ENA\0" /* 3263 */
	"TCL1_VOL_ACTION_ENA\0" /* 3280 */
	"TC_VOL_ACTION_ENA\0" /* 3300 */
	"TC_WB_ACTION_ENA\0" /* 3318 */
	"SH_KCACHE_VOL_ACTION_ENA\0" /* 3335 */
	"SH_KCACHE_WB_ACTION_ENA\0" /* 3360 */
	"SH_SD_ACTION_ENA\0" /* 3384 */
	"MATCHING_GFX_CNTX\0" /* 3401 */
	"MEID\0" /* 3419 */
	"PHASE1_STATUS\0" /* 3424, 3431 */
	"MEC1_BUSY\0" /* 3438 */
	"MEC2_BUSY\0" /* 3448 */
	"DC0_BUSY\0" /* 3458 */
	"DC1_BUSY\0" /* 3467 */
	"RCIU1_BUSY\0" /* 3476 */
	"RCIU2_BUSY\0" /* 3487 */
	"ROQ1_BUSY\0" /* 3498 */
	"ROQ2_BUSY\0" /* 3508 */
	"TCIU_BUSY\0" /* 3518 */
	"SCRATCH_RAM_BUSY\0" /* 3528 */
	"QU_BUSY\0" /* 3545 */
	"ATCL2IU_BUSY\0" /* 3553 */
	"CPG_CPC_BUSY\0" /* 3566 */
	"CPF_CPC_BUSY\0" /* 3579 */
	"MEC1_LOAD_BUSY\0" /* 3592 */
	"MEC1_SEMAPOHRE_BUSY\0" /* 3607 */
	"MEC1_MUTEX_BUSY\0" /* 3627 */
	"MEC1_MESSAGE_BUSY\0" /* 3643 */
	"MEC1_EOP_QUEUE_BUSY\0" /* 3661 */
	"MEC1_IQ_QUEUE_BUSY\0" /* 3681 */
	"MEC1_IB_QUEUE_BUSY\0" /* 3700 */
	"MEC1_TC_BUSY\0" /* 3719 */
	"MEC1_DMA_BUSY\0" /* 3732 */
	"MEC1_PARTIAL_FLUSH_BUSY\0" /* 3746 */
	"MEC1_PIPE0_BUSY\0" /* 3770 */
	"MEC1_PIPE1_BUSY\0" /* 3786 */
	"MEC1_PIPE2_BUSY\0" /* 3802 */
	"MEC1_PIPE3_BUSY\0" /* 3818 */
	"MEC2_LOAD_BUSY\0" /* 3834 */
	"MEC2_SEMAPOHRE_BUSY\0" /* 3849 */
	"MEC2_MUTEX_BUSY\0" /* 3869 */
	"MEC2_MESSAGE_BUSY\0" /* 3885 */
	"MEC2_EOP_QUEUE_BUSY\0" /* 3903 */
	"MEC2_IQ_QUEUE_BUSY\0" /* 3923 */
	"MEC2_IB_QUEUE_BUSY\0" /* 3942 */
	"MEC2_TC_BUSY\0" /* 3961 */
	"MEC2_DMA_BUSY\0" /* 3974 */
	"MEC2_PARTIAL_FLUSH_BUSY\0" /* 3988 */
	"MEC2_PIPE0_BUSY\0" /* 4012 */
	"MEC2_PIPE1_BUSY\0" /* 4028 */
	"MEC2_PIPE2_BUSY\0" /* 4044 */
	"MEC2_PIPE3_BUSY\0" /* 4060 */
	"RCIU_TX_FREE_STALL\0" /* 4076 */
	"RCIU_PRIV_VIOLATION\0" /* 4095 */
	"TCIU_TX_FREE_STALL\0" /* 4115 */
	"MEC1_DECODING_PACKET\0" /* 4134 */
	"MEC1_WAIT_ON_RCIU\0" /* 4155 */
	"MEC1_WAIT_ON_RCIU_READ\0" /* 4173 */
	"MEC1_WAIT_ON_ROQ_DATA\0" /* 4196 */
	"MEC2_DECODING_PACKET\0" /* 4218 */
	"MEC2_WAIT_ON_RCIU\0" /* 4239 */
	"MEC2_WAIT_ON_RCIU_READ\0" /* 4257 */
	"MEC2_WAIT_ON_ROQ_DATA\0" /* 4280 */
	"ATCL2IU_WAITING_ON_FREE\0" /* 4302 */
	"ATCL2IU_WAITING_ON_TAGS\0" /* 4326 */
	"ATCL1_WAITING_ON_TRANS\0" /* 4350 */
	"POST_WPTR_GFX_BUSY\0" /* 4373 */
	"CSF_BUSY\0" /* 4392 */
	"ROQ_ALIGN_BUSY\0" /* 4401 */
	"ROQ_RING_BUSY\0" /* 4416 */
	"ROQ_INDIRECT1_BUSY\0" /* 4430 */
	"ROQ_INDIRECT2_BUSY\0" /* 4449 */
	"ROQ_STATE_BUSY\0" /* 4468 */
	"ROQ_CE_RING_BUSY\0" /* 4483 */
	"ROQ_CE_INDIRECT1_BUSY\0" /* 4500 */
	"ROQ_CE_INDIRECT2_BUSY\0" /* 4522 */
	"SEMAPHORE_BUSY\0" /* 4544 */
	"INTERRUPT_BUSY\0" /* 4559 */
	"HQD_BUSY\0" /* 4574 */
	"PRT_BUSY\0" /* 4583 */
	"CPF_GFX_BUSY\0" /* 4592 */
	"CPF_CMP_BUSY\0" /* 4605 */
	"GRBM_CPF_STAT_BUSY\0" /* 4618 */
	"CPC_CPF_BUSY\0" /* 4637 */
	"REG_BUS_FIFO_BUSY\0" /* 4650 */
	"CSF_RING_BUSY\0" /* 4668 */
	"CSF_INDIRECT1_BUSY\0" /* 4682 */
	"CSF_INDIRECT2_BUSY\0" /* 4701 */
	"CSF_STATE_BUSY\0" /* 4720 */
	"CSF_CE_INDR1_BUSY\0" /* 4735 */
	"CSF_CE_INDR2_BUSY\0" /* 4753 */
	"CSF_ARBITER_BUSY\0" /* 4771 */
	"CSF_INPUT_BUSY\0" /* 4788 */
	"OUTSTANDING_READ_TAGS\0" /* 4803 */
	"HPD_PROCESSING_EOP_BUSY\0" /* 4825 */
	"HQD_DISPATCH_BUSY\0" /* 4849 */
	"HQD_IQ_TIMER_BUSY\0" /* 4867 */
	"HQD_DMA_OFFLOAD_BUSY\0" /* 4885 */
	"HQD_WAIT_SEMAPHORE_BUSY\0" /* 4906 */
	"HQD_SIGNAL_SEMAPHORE_BUSY\0" /* 4930 */
	"HQD_MESSAGE_BUSY\0" /* 4956 */
	"HQD_PQ_FETCHER_BUSY\0" /* 4973 */
	"HQD_IB_FETCHER_BUSY\0" /* 4993 */
	"HQD_IQ_FETCHER_BUSY\0" /* 5013 */
	"HQD_EOP_FETCHER_BUSY\0" /* 5033 */
	"HQD_CONSUMED_RPTR_BUSY\0" /* 5054 */
	"HQD_FETCHER_ARB_BUSY\0" /* 5077 */
	"HQD_ROQ_ALIGN_BUSY\0" /* 5098 */
	"HQD_ROQ_EOP_BUSY\0" /* 5117 */
	"HQD_ROQ_IQ_BUSY\0" /* 5134 */
	"HQD_ROQ_PQ_BUSY\0" /* 5150 */
	"HQD_ROQ_IB_BUSY\0" /* 5166 */
	"HQD_WPTR_POLL_BUSY\0" /* 5182 */
	"HQD_PQ_BUSY\0" /* 5201 */
	"HQD_IB_BUSY\0" /* 5213 */
	"RING_FETCHING_DATA\0" /* 5225 */
	"INDR1_FETCHING_DATA\0" /* 5244 */
	"INDR2_FETCHING_DATA\0" /* 5264 */
	"STATE_FETCHING_DATA\0" /* 5284 */
	"TCIU_WAITING_ON_FREE\0" /* 5304 */
	"TCIU_WAITING_ON_TAGS\0" /* 5325 */
	"COHER_SIZE_HI_256B\0" /* 5346 */
	"PRIM_COUNT\0" /* 5365 */
	"VS_NO_EXTRA_BUFFER\0" /* 5376 */
	"STREAMOUT_FULL_FLUSH\0" /* 5395 */
	"ES_LIMIT\0" /* 5416, 5419 */
	"VERT_REUSE\0" /* 5425 */
	"DI_PT_NONE\0" /* 5436 */
	"DI_PT_POINTLIST\0" /* 5447 */
	"DI_PT_LINELIST\0" /* 5463 */
	"DI_PT_LINESTRIP\0" /* 5478 */
	"DI_PT_TRILIST\0" /* 5494 */
	"DI_PT_TRIFAN\0" /* 5508 */
	"DI_PT_TRISTRIP\0" /* 5521 */
	"DI_PT_UNUSED_0\0" /* 5536 */
	"DI_PT_UNUSED_1\0" /* 5551 */
	"DI_PT_PATCH\0" /* 5566 */
	"DI_PT_LINELIST_ADJ\0" /* 5578 */
	"DI_PT_LINESTRIP_ADJ\0" /* 5597 */
	"DI_PT_TRILIST_ADJ\0" /* 5617 */
	"DI_PT_TRISTRIP_ADJ\0" /* 5635 */
	"DI_PT_UNUSED_3\0" /* 5654 */
	"DI_PT_UNUSED_4\0" /* 5669 */
	"DI_PT_TRI_WITH_WFLAGS\0" /* 5684 */
	"DI_PT_RECTLIST\0" /* 5706 */
	"DI_PT_LINELOOP\0" /* 5721 */
	"DI_PT_QUADLIST\0" /* 5736 */
	"DI_PT_QUADSTRIP\0" /* 5751 */
	"DI_PT_POLYGON\0" /* 5767 */
	"DI_PT_2D_COPY_RECT_LIST_V0\0" /* 5781 */
	"DI_PT_2D_COPY_RECT_LIST_V1\0" /* 5808 */
	"DI_PT_2D_COPY_RECT_LIST_V2\0" /* 5835 */
	"DI_PT_2D_COPY_RECT_LIST_V3\0" /* 5862 */
	"DI_PT_2D_FILL_RECT_LIST\0" /* 5889 */
	"DI_PT_2D_LINE_STRIP\0" /* 5913 */
	"DI_PT_2D_TRI_STRIP\0" /* 5933 */
	"PRIM_TYPE\0" /* 5952 */
	"DI_INDEX_SIZE_16_BIT\0" /* 5962 */
	"DI_INDEX_SIZE_32_BIT\0" /* 5983 */
	"OFFCHIP_BUFFERING\0" /* 6004 */
	"CLIP_VTX_REORDER_ENA\0" /* 6022 */
	"NUM_CLIP_SEQ\0" /* 6043 */
	"CLIPPED_PRIM_SEQ_STALL\0" /* 6056 */
	"VE_NAN_PROC_DISABLE\0" /* 6079 */
	"LINE_STIPPLE_VALUE\0" /* 6099 */
	"CURRENT_PTR\0" /* 6118 */
	"CURRENT_COUNT\0" /* 6130 */
	"CE_TO_CSF_NOT_RDY_TO_RCV\0" /* 6144 */
	"CE_TO_RAM_INIT_FETCHER_NOT_RDY_TO_RCV\0" /* 6169 */
	"CE_WAITING_ON_DATA_FROM_RAM_INIT_FETCHER\0" /* 6207 */
	"CE_TO_RAM_INIT_NOT_RDY\0" /* 6248 */
	"CE_TO_RAM_DUMP_NOT_RDY\0" /* 6271 */
	"CE_TO_RAM_WRITE_NOT_RDY\0" /* 6294 */
	"CE_TO_INC_FIFO_NOT_RDY_TO_RCV\0" /* 6318 */
	"CE_TO_WR_FIFO_NOT_RDY_TO_RCV\0" /* 6348 */
	"CE_WAITING_ON_BUFFER_DATA\0" /* 6377 */
	"CE_WAITING_ON_CE_BUFFER_FLAG\0" /* 6403 */
	"CE_WAITING_ON_DE_COUNTER\0" /* 6432 */
	"CE_WAITING_ON_DE_COUNTER_UNDERFLOW\0" /* 6457 */
	"CE_STALLED_ON_TC_WR_CONFIRM\0" /* 6492 */
	"CE_STALLED_ON_ATOMIC_RTN_DATA\0" /* 6520 */
	"RBIU_TO_DMA_NOT_RDY_TO_RCV\0" /* 6550 */
	"RBIU_TO_SEM_NOT_RDY_TO_RCV\0" /* 6577 */
	"RBIU_TO_MEMWR_NOT_RDY_TO_RCV\0" /* 6604 */
	"ME_HAS_ACTIVE_CE_BUFFER_FLAG\0" /* 6633 */
	"ME_HAS_ACTIVE_DE_BUFFER_FLAG\0" /* 6662 */
	"ME_STALLED_ON_TC_WR_CONFIRM\0" /* 6691 */
	"ME_STALLED_ON_ATOMIC_RTN_DATA\0" /* 6719 */
	"ME_WAITING_ON_TC_READ_DATA\0" /* 6749 */
	"ME_WAITING_ON_REG_READ_DATA\0" /* 6776 */
	"RCIU_WAITING_ON_GDS_FREE\0" /* 6804 */
	"RCIU_WAITING_ON_GRBM_FREE\0" /* 6829 */
	"RCIU_WAITING_ON_VGT_FREE\0" /* 6855 */
	"RCIU_STALLED_ON_ME_READ\0" /* 6880 */
	"RCIU_STALLED_ON_DMA_READ\0" /* 6904 */
	"RCIU_STALLED_ON_APPEND_READ\0" /* 6929 */
	"RCIU_HALTED_BY_REG_VIOLATION\0" /* 6957 */
	"PFP_TO_CSF_NOT_RDY_TO_RCV\0" /* 6986 */
	"PFP_TO_MEQ_NOT_RDY_TO_RCV\0" /* 7012 */
	"PFP_TO_RCIU_NOT_RDY_TO_RCV\0" /* 7038 */
	"PFP_TO_VGT_WRITES_PENDING\0" /* 7065 */
	"PFP_RCIU_READ_PENDING\0" /* 7091 */
	"PFP_WAITING_ON_BUFFER_DATA\0" /* 7113 */
	"ME_WAIT_ON_CE_COUNTER\0" /* 7140 */
	"ME_WAIT_ON_AVAIL_BUFFER\0" /* 7162 */
	"GFX_CNTX_NOT_AVAIL_TO_ME\0" /* 7186 */
	"ME_RCIU_NOT_RDY_TO_RCV\0" /* 7211 */
	"ME_TO_CONST_NOT_RDY_TO_RCV\0" /* 7234 */
	"ME_WAITING_DATA_FROM_PFP\0" /* 7261 */
	"ME_WAITING_ON_PARTIAL_FLUSH\0" /* 7286 */
	"MEQ_TO_ME_NOT_RDY_TO_RCV\0" /* 7314 */
	"STQ_TO_ME_NOT_RDY_TO_RCV\0" /* 7339 */
	"ME_WAITING_DATA_FROM_STQ\0" /* 7364 */
	"PFP_STALLED_ON_TC_WR_CONFIRM\0" /* 7389 */
	"PFP_STALLED_ON_ATOMIC_RTN_DATA\0" /* 7418 */
	"EOPD_FIFO_NEEDS_SC_EOP_DONE\0" /* 7449 */
	"EOPD_FIFO_NEEDS_WR_CONFIRM\0" /* 7477 */
	"STRMO_WR_OF_PRIM_DATA_PENDING\0" /* 7504 */
	"PIPE_STATS_WR_DATA_PENDING\0" /* 7534 */
	"APPEND_RDY_WAIT_ON_CS_DONE\0" /* 7561, 7580 */
	"APPEND_RDY_WAIT_ON_PS_DONE\0" /* 7588, 7607 */
	"APPEND_WAIT_ON_WR_CONFIRM\0" /* 7615 */
	"APPEND_ACTIVE_PARTITION\0" /* 7641 */
	"APPEND_WAITING_TO_SEND_MEMWRITE\0" /* 7665 */
	"SURF_SYNC_NEEDS_IDLE_CNTXS\0" /* 7697 */
	"SURF_SYNC_NEEDS_ALL_CLEAN\0" /* 7724 */
	"DC_BUSY\0" /* 7750 */
	"PFP_BUSY\0" /* 7758 */
	"MEQ_BUSY\0" /* 7767 */
	"ME_BUSY\0" /* 7776 */
	"QUERY_BUSY\0" /* 7784 */
	"SURFACE_SYNC_BUSY\0" /* 7795 */
	"RCIU_BUSY\0" /* 7813 */
	"CPC_CPG_BUSY\0" /* 7823 */
	"CE_BUSY\0" /* 7836 */
	"INSTANCE_INDEX\0" /* 7844 */
	"SH_INDEX\0" /* 7859 */
	"SE_INDEX\0" /* 7868 */
	"SH_BROADCAST_WRITES\0" /* 7877 */
	"INSTANCE_BROADCAST_WRITES\0" /* 7897 */
	"SE_BROADCAST_WRITES\0" /* 7923 */
	"X_8K_DWORDS\0" /* 7943 */
	"X_4K_DWORDS\0" /* 7955 */
	"X_2K_DWORDS\0" /* 7967 */
	"X_1K_DWORDS\0" /* 7979 */
	"OFFCHIP_GRANULARITY\0" /* 7991 */
	"ENABLE_PA_SC_OUT_OF_ORDER\0" /* 8011 */
	"DISABLE_SC_DB_TILE_FIX\0" /* 8037 */
	"DISABLE_AA_MASK_FULL_FIX\0" /* 8060 */
	"ENABLE_1XMSAA_SAMPLE_LOCATIONS\0" /* 8085 */
	"ENABLE_1XMSAA_SAMPLE_LOC_CENTROID\0" /* 8116 */
	"DISABLE_SCISSOR_FIX\0" /* 8150 */
	"DISABLE_PW_BUBBLE_COLLAPSE\0" /* 8170 */
	"SEND_UNLIT_STILES_TO_PACKER\0" /* 8197 */
	"DISABLE_DUALGRAD_PERF_OPTIMIZATION\0" /* 8225 */
	"INST_INVALIDATE\0" /* 8260 */
	"DATA_INVALIDATE\0" /* 8276 */
	"INVALIDATE_VOLATILE\0" /* 8292 */
	"RET\0" /* 8312 */
	"RUI\0" /* 8316 */
	"RNG\0" /* 8320 */
	"EN\0" /* 8324 */
	"SQ_EXP_MRT\0" /* 8327 */
	"SQ_EXP_MRTZ\0" /* 8338 */
	"SQ_EXP_NULL\0" /* 8350 */
	"SQ_EXP_POS\0" /* 8362 */
	"SQ_EXP_PARAM\0" /* 8373 */
	"TGT\0" /* 8386 */
	"COMPR\0" /* 8390 */
	"VM\0" /* 8396 */
	"SQ_ENC_EXP_FIELD\0" /* 8399 */
	"ENCODING\0" /* 8416 */
	"ADDRESS\0" /* 8425 */
	"COUNT_HI\0" /* 8433 */
	"BASE_ADDRESS_HI\0" /* 8442, 8447 */
	"STRIDE\0" /* 8458 */
	"CACHE_SWIZZLE\0" /* 8465 */
	"SWIZZLE_ENABLE\0" /* 8479 */
	"SQ_SEL_0\0" /* 8494 */
	"SQ_SEL_1\0" /* 8503 */
	"SQ_SEL_RESERVED_0\0" /* 8512, 8519 */
	"SQ_SEL_RESERVED_1\0" /* 8537, 8530 */
	"SQ_SEL_X\0" /* 8548 */
	"SQ_SEL_Y\0" /* 8557 */
	"SQ_SEL_Z\0" /* 8566 */
	"SQ_SEL_W\0" /* 8575 */
	"DST_SEL_X\0" /* 8584 */
	"DST_SEL_Y\0" /* 8594 */
	"DST_SEL_Z\0" /* 8604 */
	"DST_SEL_W\0" /* 8614 */
	"BUF_NUM_FORMAT_UNORM\0" /* 8624 */
	"BUF_NUM_FORMAT_SNORM\0" /* 8645 */
	"BUF_NUM_FORMAT_USCALED\0" /* 8666 */
	"BUF_NUM_FORMAT_SSCALED\0" /* 8689 */
	"BUF_NUM_FORMAT_UINT\0" /* 8712 */
	"BUF_NUM_FORMAT_SINT\0" /* 8732 */
	"BUF_NUM_FORMAT_SNORM_OGL\0" /* 8752 */
	"BUF_NUM_FORMAT_FLOAT\0" /* 8777 */
	"NUM_FORMAT\0" /* 8802, 8798 */
	"BUF_DATA_FORMAT_INVALID\0" /* 8809 */
	"BUF_DATA_FORMAT_8\0" /* 8833 */
	"BUF_DATA_FORMAT_16\0" /* 8851 */
	"BUF_DATA_FORMAT_8_8\0" /* 8870 */
	"BUF_DATA_FORMAT_32\0" /* 8890 */
	"BUF_DATA_FORMAT_16_16\0" /* 8909 */
	"BUF_DATA_FORMAT_10_11_11\0" /* 8931 */
	"BUF_DATA_FORMAT_11_11_10\0" /* 8956 */
	"BUF_DATA_FORMAT_10_10_10_2\0" /* 8981 */
	"BUF_DATA_FORMAT_2_10_10_10\0" /* 9008 */
	"BUF_DATA_FORMAT_8_8_8_8\0" /* 9035 */
	"BUF_DATA_FORMAT_32_32\0" /* 9059 */
	"BUF_DATA_FORMAT_16_16_16_16\0" /* 9081 */
	"BUF_DATA_FORMAT_32_32_32\0" /* 9109 */
	"BUF_DATA_FORMAT_32_32_32_32\0" /* 9134 */
	"BUF_DATA_FORMAT_RESERVED_15\0" /* 9162 */
	"DATA_FORMAT\0" /* 9190 */
	"ELEMENT_SIZE\0" /* 9202 */
	"INDEX_STRIDE\0" /* 9215 */
	"ADD_TID_ENABLE\0" /* 9228 */
	"ATC\0" /* 9243 */
	"HASH_ENABLE\0" /* 9247 */
	"HEAP\0" /* 9259 */
	"MTYPE\0" /* 9264 */
	"SQ_RSRC_BUF\0" /* 9270 */
	"SQ_RSRC_BUF_RSVD_1\0" /* 9282 */
	"SQ_RSRC_BUF_RSVD_2\0" /* 9301 */
	"SQ_RSRC_BUF_RSVD_3\0" /* 9320 */
	"MIN_LOD\0" /* 9339 */
	"IMG_DATA_FORMAT_INVALID\0" /* 9347 */
	"IMG_DATA_FORMAT_8\0" /* 9371 */
	"IMG_DATA_FORMAT_16\0" /* 9389 */
	"IMG_DATA_FORMAT_8_8\0" /* 9408 */
	"IMG_DATA_FORMAT_32\0" /* 9428 */
	"IMG_DATA_FORMAT_16_16\0" /* 9447 */
	"IMG_DATA_FORMAT_10_11_11\0" /* 9469 */
	"IMG_DATA_FORMAT_11_11_10\0" /* 9494 */
	"IMG_DATA_FORMAT_10_10_10_2\0" /* 9519 */
	"IMG_DATA_FORMAT_2_10_10_10\0" /* 9546 */
	"IMG_DATA_FORMAT_8_8_8_8\0" /* 9573 */
	"IMG_DATA_FORMAT_32_32\0" /* 9597 */
	"IMG_DATA_FORMAT_16_16_16_16\0" /* 9619 */
	"IMG_DATA_FORMAT_32_32_32\0" /* 9647 */
	"IMG_DATA_FORMAT_32_32_32_32\0" /* 9672 */
	"IMG_DATA_FORMAT_RESERVED_15\0" /* 9700 */
	"IMG_DATA_FORMAT_5_6_5\0" /* 9728 */
	"IMG_DATA_FORMAT_1_5_5_5\0" /* 9750 */
	"IMG_DATA_FORMAT_5_5_5_1\0" /* 9774 */
	"IMG_DATA_FORMAT_4_4_4_4\0" /* 9798 */
	"IMG_DATA_FORMAT_8_24\0" /* 9822 */
	"IMG_DATA_FORMAT_24_8\0" /* 9843 */
	"IMG_DATA_FORMAT_X24_8_32\0" /* 9864 */
	"IMG_DATA_FORMAT_8_AS_8_8_8_8\0" /* 9889 */
	"IMG_DATA_FORMAT_ETC2_RGB\0" /* 9918 */
	"IMG_DATA_FORMAT_ETC2_RGBA\0" /* 9943 */
	"IMG_DATA_FORMAT_ETC2_R\0" /* 9969 */
	"IMG_DATA_FORMAT_ETC2_RG\0" /* 9992 */
	"IMG_DATA_FORMAT_ETC2_RGBA1\0" /* 10016 */
	"IMG_DATA_FORMAT_RESERVED_29\0" /* 10043 */
	"IMG_DATA_FORMAT_RESERVED_30\0" /* 10071 */
	"IMG_DATA_FORMAT_RESERVED_31\0" /* 10099 */
	"IMG_DATA_FORMAT_GB_GR\0" /* 10127 */
	"IMG_DATA_FORMAT_BG_RG\0" /* 10149 */
	"IMG_DATA_FORMAT_5_9_9_9\0" /* 10171 */
	"IMG_DATA_FORMAT_BC1\0" /* 10195 */
	"IMG_DATA_FORMAT_BC2\0" /* 10215 */
	"IMG_DATA_FORMAT_BC3\0" /* 10235 */
	"IMG_DATA_FORMAT_BC4\0" /* 10255 */
	"IMG_DATA_FORMAT_BC5\0" /* 10275 */
	"IMG_DATA_FORMAT_BC6\0" /* 10295 */
	"IMG_DATA_FORMAT_BC7\0" /* 10315 */
	"IMG_DATA_FORMAT_16_AS_16_16_16_16\0" /* 10335 */
	"IMG_DATA_FORMAT_16_AS_32_32_32_32\0" /* 10369 */
	"IMG_DATA_FORMAT_FMASK8_S2_F1\0" /* 10403 */
	"IMG_DATA_FORMAT_FMASK8_S4_F1\0" /* 10432 */
	"IMG_DATA_FORMAT_FMASK8_S8_F1\0" /* 10461 */
	"IMG_DATA_FORMAT_FMASK8_S2_F2\0" /* 10490 */
	"IMG_DATA_FORMAT_FMASK8_S4_F2\0" /* 10519 */
	"IMG_DATA_FORMAT_FMASK8_S4_F4\0" /* 10548 */
	"IMG_DATA_FORMAT_FMASK16_S16_F1\0" /* 10577 */
	"IMG_DATA_FORMAT_FMASK16_S8_F2\0" /* 10608 */
	"IMG_DATA_FORMAT_FMASK32_S16_F2\0" /* 10638 */
	"IMG_DATA_FORMAT_FMASK32_S8_F4\0" /* 10669 */
	"IMG_DATA_FORMAT_FMASK32_S8_F8\0" /* 10699 */
	"IMG_DATA_FORMAT_FMASK64_S16_F4\0" /* 10729 */
	"IMG_DATA_FORMAT_FMASK64_S16_F8\0" /* 10760 */
	"IMG_DATA_FORMAT_4_4\0" /* 10791 */
	"IMG_DATA_FORMAT_6_5_5\0" /* 10811 */
	"IMG_DATA_FORMAT_1\0" /* 10833 */
	"IMG_DATA_FORMAT_1_REVERSED\0" /* 10851 */
	"IMG_DATA_FORMAT_32_AS_8\0" /* 10878 */
	"IMG_DATA_FORMAT_32_AS_8_8\0" /* 10902 */
	"IMG_DATA_FORMAT_32_AS_32_32_32_32\0" /* 10928 */
	"IMG_NUM_FORMAT_UNORM\0" /* 10962 */
	"IMG_NUM_FORMAT_SNORM\0" /* 10983 */
	"IMG_NUM_FORMAT_USCALED\0" /* 11004 */
	"IMG_NUM_FORMAT_SSCALED\0" /* 11027 */
	"IMG_NUM_FORMAT_UINT\0" /* 11050 */
	"IMG_NUM_FORMAT_SINT\0" /* 11070 */
	"IMG_NUM_FORMAT_SNORM_OGL\0" /* 11090 */
	"IMG_NUM_FORMAT_FLOAT\0" /* 11115 */
	"IMG_NUM_FORMAT_RESERVED_8\0" /* 11136 */
	"IMG_NUM_FORMAT_SRGB\0" /* 11162 */
	"IMG_NUM_FORMAT_UBNORM\0" /* 11182 */
	"IMG_NUM_FORMAT_UBNORM_OGL\0" /* 11204 */
	"IMG_NUM_FORMAT_UBINT\0" /* 11230 */
	"IMG_NUM_FORMAT_UBSCALED\0" /* 11251 */
	"IMG_NUM_FORMAT_RESERVED_14\0" /* 11275 */
	"IMG_NUM_FORMAT_RESERVED_15\0" /* 11302 */
	"WIDTH\0" /* 11329 */
	"HEIGHT\0" /* 11335 */
	"PERF_MOD\0" /* 11342 */
	"INTERLACED\0" /* 11351 */
	"BASE_LEVEL\0" /* 11362 */
	"LAST_LEVEL\0" /* 11373 */
	"TILING_INDEX\0" /* 11384 */
	"POW2_PAD\0" /* 11397 */
	"SQ_RSRC_IMG_RSVD_0\0" /* 11406 */
	"SQ_RSRC_IMG_RSVD_1\0" /* 11425 */
	"SQ_RSRC_IMG_RSVD_2\0" /* 11444 */
	"SQ_RSRC_IMG_RSVD_3\0" /* 11463 */
	"SQ_RSRC_IMG_RSVD_4\0" /* 11482 */
	"SQ_RSRC_IMG_RSVD_5\0" /* 11501 */
	"SQ_RSRC_IMG_RSVD_6\0" /* 11520 */
	"SQ_RSRC_IMG_RSVD_7\0" /* 11539 */
	"SQ_RSRC_IMG_1D\0" /* 11558 */
	"SQ_RSRC_IMG_2D\0" /* 11573 */
	"SQ_RSRC_IMG_3D\0" /* 11588 */
	"SQ_RSRC_IMG_CUBE\0" /* 11603 */
	"SQ_RSRC_IMG_1D_ARRAY\0" /* 11620 */
	"SQ_RSRC_IMG_2D_ARRAY\0" /* 11641 */
	"SQ_RSRC_IMG_2D_MSAA\0" /* 11662 */
	"SQ_RSRC_IMG_2D_MSAA_ARRAY\0" /* 11682 */
	"DEPTH\0" /* 11708 */
	"PITCH\0" /* 11714 */
	"BASE_ARRAY\0" /* 11720 */
	"LAST_ARRAY\0" /* 11731 */
	"MIN_LOD_WARN\0" /* 11742 */
	"COUNTER_BANK_ID\0" /* 11755 */
	"LOD_HDW_CNT_EN\0" /* 11771 */
	"COMPRESSION_EN\0" /* 11786 */
	"ALPHA_IS_ON_MSB\0" /* 11801 */
	"COLOR_TRANSFORM\0" /* 11817 */
	"LOST_ALPHA_BITS\0" /* 11833 */
	"LOST_COLOR_BITS\0" /* 11849 */
	"SQ_TEX_WRAP\0" /* 11865 */
	"SQ_TEX_MIRROR\0" /* 11877 */
	"SQ_TEX_CLAMP_LAST_TEXEL\0" /* 11891 */
	"SQ_TEX_MIRROR_ONCE_LAST_TEXEL\0" /* 11915 */
	"SQ_TEX_CLAMP_HALF_BORDER\0" /* 11945 */
	"SQ_TEX_MIRROR_ONCE_HALF_BORDER\0" /* 11970 */
	"SQ_TEX_CLAMP_BORDER\0" /* 12001 */
	"SQ_TEX_MIRROR_ONCE_BORDER\0" /* 12021 */
	"CLAMP_X\0" /* 12047 */
	"CLAMP_Y\0" /* 12055 */
	"CLAMP_Z\0" /* 12063 */
	"MAX_ANISO_RATIO\0" /* 12071 */
	"SQ_TEX_DEPTH_COMPARE_NEVER\0" /* 12087 */
	"SQ_TEX_DEPTH_COMPARE_LESS\0" /* 12114 */
	"SQ_TEX_DEPTH_COMPARE_EQUAL\0" /* 12140 */
	"SQ_TEX_DEPTH_COMPARE_LESSEQUAL\0" /* 12167 */
	"SQ_TEX_DEPTH_COMPARE_GREATER\0" /* 12198 */
	"SQ_TEX_DEPTH_COMPARE_NOTEQUAL\0" /* 12227 */
	"SQ_TEX_DEPTH_COMPARE_GREATEREQUAL\0" /* 12257 */
	"SQ_TEX_DEPTH_COMPARE_ALWAYS\0" /* 12291 */
	"DEPTH_COMPARE_FUNC\0" /* 12319 */
	"FORCE_UNNORMALIZED\0" /* 12338 */
	"ANISO_THRESHOLD\0" /* 12357 */
	"MC_COORD_TRUNC\0" /* 12373 */
	"FORCE_DEGAMMA\0" /* 12388 */
	"ANISO_BIAS\0" /* 12402 */
	"TRUNC_COORD\0" /* 12413 */
	"DISABLE_CUBE_WRAP\0" /* 12425 */
	"FILTER_MODE\0" /* 12450, 12443 */
	"COMPAT_MODE\0" /* 12455 */
	"MAX_LOD\0" /* 12467 */
	"PERF_MIP\0" /* 12475 */
	"PERF_Z\0" /* 12484 */
	"LOD_BIAS\0" /* 12491 */
	"LOD_BIAS_SEC\0" /* 12500 */
	"SQ_TEX_XY_FILTER_POINT\0" /* 12513, 12527 */
	"SQ_TEX_XY_FILTER_BILINEAR\0" /* 12536, 12555 */
	"XY_MAG_FILTER\0" /* 12562 */
	"SQ_TEX_XY_FILTER_ANISO_POINT\0" /* 12576 */
	"SQ_TEX_XY_FILTER_ANISO_BILINEAR\0" /* 12605 */
	"XY_MIN_FILTER\0" /* 12637 */
	"SQ_TEX_Z_FILTER_NONE\0" /* 12651 */
	"SQ_TEX_Z_FILTER_POINT\0" /* 12672 */
	"SQ_TEX_Z_FILTER_LINEAR\0" /* 12694 */
	"Z_FILTER\0" /* 12717 */
	"MIP_FILTER\0" /* 12726 */
	"MIP_POINT_PRECLAMP\0" /* 12737 */
	"DISABLE_LSB_CEIL\0" /* 12756 */
	"FILTER_PREC_FIX\0" /* 12773 */
	"ANISO_OVERRIDE\0" /* 12789 */
	"BORDER_COLOR_PTR\0" /* 12804 */
	"SQ_TEX_BORDER_COLOR_TRANS_BLACK\0" /* 12821 */
	"SQ_TEX_BORDER_COLOR_OPAQUE_BLACK\0" /* 12853 */
	"SQ_TEX_BORDER_COLOR_OPAQUE_WHITE\0" /* 12886 */
	"SQ_TEX_BORDER_COLOR_REGISTER\0" /* 12919 */
	"BORDER_COLOR_TYPE\0" /* 12948 */
	"VS_LOW_THRESHOLD\0" /* 12966 */
	"GS_LOW_THRESHOLD\0" /* 12983 */
	"ES_LOW_THRESHOLD\0" /* 13000 */
	"HS_LOW_THRESHOLD\0" /* 13017 */
	"LS_LOW_THRESHOLD\0" /* 13034 */
	"PS_CU_EN\0" /* 13051, 13054 */
	"VS_CU_EN\0" /* 13060 */
	"GS_CU_EN\0" /* 13069 */
	"ES_CU_EN\0" /* 13078 */
	"LSHS_CU_EN\0" /* 13087 */
	"MAX_WAVE_ID\0" /* 13098 */
	"X_R0\0" /* 13110 */
	"RING_ORDER_TS0\0" /* 13115 */
	"RING_ORDER_TS1\0" /* 13130 */
	"RING_ORDER_TS2\0" /* 13145 */
	"PIPE_ORDER_TS0\0" /* 13160 */
	"PIPE_ORDER_TS1\0" /* 13175 */
	"PIPE_ORDER_TS2\0" /* 13190 */
	"PIPE_ORDER_TS3\0" /* 13205 */
	"TS0_DUR_MULT\0" /* 13220 */
	"TS1_DUR_MULT\0" /* 13233 */
	"TS2_DUR_MULT\0" /* 13246 */
	"TS3_DUR_MULT\0" /* 13259 */
	"TS0_DURATION\0" /* 13272 */
	"TS1_DURATION\0" /* 13285 */
	"TS2_DURATION\0" /* 13298 */
	"GPR_WRITE_PRIORITY\0" /* 13321, 13311 */
	"EXP_PRIORITY_ORDER\0" /* 13330 */
	"ENABLE_SQG_TOP_EVENTS\0" /* 13349 */
	"ENABLE_SQG_BOP_EVENTS\0" /* 13371 */
	"RSRC_MGMT_RESET\0" /* 13393 */
	"X_DELAY_14_CLKS\0" /* 13409 */
	"X_DELAY_16_CLKS\0" /* 13425 */
	"X_DELAY_18_CLKS\0" /* 13441 */
	"X_DELAY_20_CLKS\0" /* 13457 */
	"X_DELAY_22_CLKS\0" /* 13473 */
	"X_DELAY_24_CLKS\0" /* 13489 */
	"X_DELAY_26_CLKS\0" /* 13505 */
	"X_DELAY_28_CLKS\0" /* 13521 */
	"X_DELAY_30_CLKS\0" /* 13537 */
	"X_DELAY_32_CLKS\0" /* 13553 */
	"X_DELAY_34_CLKS\0" /* 13569 */
	"X_DELAY_4_CLKS\0" /* 13585 */
	"X_DELAY_6_CLKS\0" /* 13600 */
	"X_DELAY_8_CLKS\0" /* 13615 */
	"X_DELAY_10_CLKS\0" /* 13630 */
	"X_DELAY_12_CLKS\0" /* 13646 */
	"VTX_DONE_DELAY\0" /* 13662 */
	"INTERP_ONE_PRIM_PER_ROW\0" /* 13677 */
	"PC_LIMIT_ENABLE\0" /* 13701 */
	"PC_LIMIT_STRICT\0" /* 13717 */
	"PC_LIMIT_SIZE\0" /* 13733 */
	"TYPE_A\0" /* 13747 */
	"VGPR_A\0" /* 13754 */
	"SGPR_A\0" /* 13761 */
	"LDS_A\0" /* 13768 */
	"WAVES_A\0" /* 13774 */
	"EN_A\0" /* 13782 */
	"TYPE_B\0" /* 13787 */
	"VGPR_B\0" /* 13794 */
	"SGPR_B\0" /* 13801 */
	"LDS_B\0" /* 13808 */
	"WAVES_B\0" /* 13814 */
	"EN_B\0" /* 13822 */
	"MSAA1_X\0" /* 13827 */
	"MSAA1_Y\0" /* 13835 */
	"MSAA2_X\0" /* 13843 */
	"MSAA2_Y\0" /* 13851 */
	"MSAA4_X\0" /* 13859 */
	"MSAA4_Y\0" /* 13867 */
	"MSAA8_X\0" /* 13875 */
	"MSAA8_Y\0" /* 13883 */
	"MSAA16_X\0" /* 13891 */
	"MSAA16_Y\0" /* 13900 */
	"NUM_PIPES\0" /* 13909 */
	"PIPE_INTERLEAVE_SIZE\0" /* 13919 */
	"BANK_INTERLEAVE_SIZE\0" /* 13940 */
	"NUM_SHADER_ENGINES\0" /* 13961 */
	"SHADER_ENGINE_TILE_SIZE\0" /* 13980 */
	"NUM_GPUS\0" /* 14004 */
	"MULTI_GPU_TILE_SIZE\0" /* 14013 */
	"ROW_SIZE\0" /* 14033 */
	"NUM_LOWER_PIPES\0" /* 14042 */
	"ADDR_SURF_DISPLAY_MICRO_TILING\0" /* 14058 */
	"ADDR_SURF_THIN_MICRO_TILING\0" /* 14089 */
	"ADDR_SURF_DEPTH_MICRO_TILING\0" /* 14117 */
	"ADDR_SURF_THICK_MICRO_TILING\0" /* 14146 */
	"MICRO_TILE_MODE\0" /* 14175 */
	"ARRAY_LINEAR_GENERAL\0" /* 14197, 14191 */
	"ARRAY_LINEAR_ALIGNED\0" /* 14212 */
	"ARRAY_1D_TILED_THIN1\0" /* 14233 */
	"ARRAY_1D_TILED_THICK\0" /* 14254 */
	"ARRAY_2D_TILED_THIN1\0" /* 14275 */
	"ARRAY_2D_TILED_THICK\0" /* 14296 */
	"ARRAY_2D_TILED_XTHICK\0" /* 14317 */
	"ARRAY_3D_TILED_THIN1\0" /* 14339 */
	"ARRAY_3D_TILED_THICK\0" /* 14360 */
	"ARRAY_3D_TILED_XTHICK\0" /* 14381 */
	"ARRAY_POWER_SAVE\0" /* 14403 */
	"ARRAY_MODE\0" /* 14420 */
	"ADDR_SURF_P2\0" /* 14431 */
	"ADDR_SURF_P2_RESERVED0\0" /* 14444 */
	"ADDR_SURF_P2_RESERVED1\0" /* 14467 */
	"ADDR_SURF_P2_RESERVED2\0" /* 14490, 14503 */
	"X_ADDR_SURF_P4_8X16\0" /* 14513 */
	"X_ADDR_SURF_P4_16X16\0" /* 14533 */
	"X_ADDR_SURF_P4_16X32\0" /* 14554 */
	"X_ADDR_SURF_P4_32X32\0" /* 14575 */
	"X_ADDR_SURF_P8_16X16_8X16\0" /* 14596 */
	"X_ADDR_SURF_P8_16X32_8X16\0" /* 14622 */
	"X_ADDR_SURF_P8_32X32_8X16\0" /* 14648 */
	"X_ADDR_SURF_P8_16X32_16X16\0" /* 14674 */
	"X_ADDR_SURF_P8_32X32_16X16\0" /* 14701 */
	"X_ADDR_SURF_P8_32X32_16X32\0" /* 14728 */
	"X_ADDR_SURF_P8_32X64_32X32\0" /* 14755 */
	"PIPE_CONFIG\0" /* 14782 */
	"ADDR_SURF_TILE_SPLIT_64B\0" /* 14794 */
	"ADDR_SURF_TILE_SPLIT_128B\0" /* 14819 */
	"ADDR_SURF_TILE_SPLIT_256B\0" /* 14845 */
	"ADDR_SURF_TILE_SPLIT_512B\0" /* 14871 */
	"ADDR_SURF_TILE_SPLIT_1KB\0" /* 14897 */
	"ADDR_SURF_TILE_SPLIT_2KB\0" /* 14922 */
	"ADDR_SURF_TILE_SPLIT_4KB\0" /* 14947 */
	"TILE_SPLIT\0" /* 14972 */
	"ADDR_SURF_BANK_WIDTH_1\0" /* 14983 */
	"ADDR_SURF_BANK_WIDTH_2\0" /* 15006 */
	"ADDR_SURF_BANK_WIDTH_4\0" /* 15029 */
	"ADDR_SURF_BANK_WIDTH_8\0" /* 15052 */
	"BANK_WIDTH\0" /* 15075 */
	"ADDR_SURF_BANK_HEIGHT_1\0" /* 15086 */
	"ADDR_SURF_BANK_HEIGHT_2\0" /* 15110 */
	"ADDR_SURF_BANK_HEIGHT_4\0" /* 15134 */
	"ADDR_SURF_BANK_HEIGHT_8\0" /* 15158 */
	"BANK_HEIGHT\0" /* 15182 */
	"ADDR_SURF_MACRO_ASPECT_1\0" /* 15194 */
	"ADDR_SURF_MACRO_ASPECT_2\0" /* 15219 */
	"ADDR_SURF_MACRO_ASPECT_4\0" /* 15244 */
	"ADDR_SURF_MACRO_ASPECT_8\0" /* 15269 */
	"MACRO_TILE_ASPECT\0" /* 15294 */
	"ADDR_SURF_2_BANK\0" /* 15312 */
	"ADDR_SURF_4_BANK\0" /* 15329 */
	"ADDR_SURF_8_BANK\0" /* 15346 */
	"ADDR_SURF_16_BANK\0" /* 15363 */
	"NUM_BANKS\0" /* 15381 */
	"ADDR_SURF_ROTATED_MICRO_TILING\0" /* 15391 */
	"MICRO_TILE_MODE_NEW\0" /* 15422 */
	"SAMPLE_SPLIT\0" /* 15442 */
	"MEM_BASE\0" /* 15455 */
	"WAVE_LIMIT\0" /* 15464 */
	"LOCK_LOW_THRESHOLD\0" /* 15475 */
	"VGPRS\0" /* 15494 */
	"SGPRS\0" /* 15500 */
	"FP_32_DENORMS\0" /* 15506 */
	"FP_64_DENORMS\0" /* 15520 */
	"FP_ALL_DENORMS\0" /* 15534 */
	"FLOAT_MODE\0" /* 15549 */
	"PRIV\0" /* 15560 */
	"DX10_CLAMP\0" /* 15565 */
	"DEBUG_MODE\0" /* 15576 */
	"IEEE_MODE\0" /* 15587 */
	"CU_GROUP_DISABLE\0" /* 15597 */
	"CACHE_CTL\0" /* 15614 */
	"CDBG_USER\0" /* 15624 */
	"SCRATCH_EN\0" /* 15634 */
	"USER_SGPR\0" /* 15645 */
	"TRAP_PRESENT\0" /* 15655 */
	"WAVE_CNT_EN\0" /* 15668 */
	"EXTRA_LDS_SIZE\0" /* 15680, 15686 */
	"EXCP_EN\0" /* 15695 */
	"EXCP_EN_CIK\0" /* 15703 */
	"VGPR_COMP_CNT\0" /* 15715, 15725 */
	"CU_GROUP_ENABLE\0" /* 15729 */
	"OC_LDS_EN\0" /* 15745 */
	"SO_BASE0_EN\0" /* 15755 */
	"SO_BASE1_EN\0" /* 15767 */
	"SO_BASE2_EN\0" /* 15779 */
	"SO_BASE3_EN\0" /* 15791 */
	"SO_EN\0" /* 15803 */
	"DISPATCH_DRAW_EN\0" /* 15809 */
	"GROUP_FIFO_DEPTH\0" /* 15826 */
	"TG_SIZE_EN\0" /* 15843 */
	"COMPUTE_SHADER_EN\0" /* 15854 */
	"PARTIAL_TG_EN\0" /* 15872 */
	"FORCE_START_AT_000\0" /* 15886 */
	"ORDERED_APPEND_ENBL\0" /* 15905 */
	"ORDERED_APPEND_MODE\0" /* 15925 */
	"USE_THREAD_DIMENSIONS\0" /* 15945 */
	"ORDER_MODE\0" /* 15967 */
	"DISPATCH_CACHE_CNTL\0" /* 15978 */
	"SCALAR_L1_INV_VOL\0" /* 15998 */
	"VECTOR_L1_INV_VOL\0" /* 16016 */
	"DATA_ATC\0" /* 16034 */
	"RESTORE\0" /* 16043 */
	"NUM_THREAD_FULL\0" /* 16051 */
	"NUM_THREAD_PARTIAL\0" /* 16067 */
	"PIPELINESTAT_ENABLE\0" /* 16086 */
	"PERFCOUNT_ENABLE\0" /* 16106 */
	"INST_ATC\0" /* 16123 */
	"BULKY\0" /* 16132 */
	"TGID_X_EN\0" /* 16138 */
	"TGID_Y_EN\0" /* 16148 */
	"TGID_Z_EN\0" /* 16158 */
	"TIDIG_COMP_CNT\0" /* 16168 */
	"EXCP_EN_MSB\0" /* 16183 */
	"WAVES_PER_SH\0" /* 16195 */
	"WAVES_PER_SH_CIK\0" /* 16208 */
	"TG_PER_CU\0" /* 16225 */
	"LOCK_THRESHOLD\0" /* 16235 */
	"SIMD_DEST_CNTL\0" /* 16250 */
	"FORCE_SIMD_DIST\0" /* 16265 */
	"CU_GROUP_COUNT\0" /* 16281 */
	"SH0_CU_EN\0" /* 16296 */
	"SH1_CU_EN\0" /* 16306 */
	"WAVES\0" /* 16316 */
	"WAVESIZE\0" /* 16322 */
	"SEND_SEID\0" /* 16331 */
	"RESERVED3\0" /* 16341 */
	"RESERVED4\0" /* 16351 */
	"WAVE_ID_BASE\0" /* 16361 */
	"PAYLOAD\0" /* 16374 */
	"IS_EVENT\0" /* 16382 */
	"IS_STATE\0" /* 16391 */
	"PERFCOUNTER_HI\0" /* 16400 */
	"PERF_SEL2\0" /* 16415 */
	"PERF_SEL3\0" /* 16425 */
	"PERF_SEL\0" /* 16435 */
	"PERF_SEL1\0" /* 16444 */
	"CNTR_MODE\0" /* 16454 */
	"DISABLE_AND_RESET\0" /* 16464 */
	"START_COUNTING\0" /* 16482 */
	"STOP_COUNTING\0" /* 16497 */
	"PERFMON_STATE\0" /* 16511 */
	"SPM_PERFMON_STATE\0" /* 16525 */
	"PERFMON_ENABLE_MODE\0" /* 16543 */
	"PERFMON_SAMPLE_ENABLE\0" /* 16563 */
	"DB_CLEAN_USER_DEFINED_MASK\0" /* 16585 */
	"CB_CLEAN_USER_DEFINED_MASK\0" /* 16612 */
	"VGT_BUSY_USER_DEFINED_MASK\0" /* 16639 */
	"TA_BUSY_USER_DEFINED_MASK\0" /* 16666 */
	"SX_BUSY_USER_DEFINED_MASK\0" /* 16692 */
	"SPI_BUSY_USER_DEFINED_MASK\0" /* 16718 */
	"SC_BUSY_USER_DEFINED_MASK\0" /* 16745 */
	"PA_BUSY_USER_DEFINED_MASK\0" /* 16771 */
	"GRBM_BUSY_USER_DEFINED_MASK\0" /* 16797 */
	"DB_BUSY_USER_DEFINED_MASK\0" /* 16825 */
	"CB_BUSY_USER_DEFINED_MASK\0" /* 16851 */
	"CP_BUSY_USER_DEFINED_MASK\0" /* 16877 */
	"IA_BUSY_USER_DEFINED_MASK\0" /* 16903 */
	"GDS_BUSY_USER_DEFINED_MASK\0" /* 16929 */
	"BCI_BUSY_USER_DEFINED_MASK\0" /* 16956 */
	"RLC_BUSY_USER_DEFINED_MASK\0" /* 16983 */
	"TC_BUSY_USER_DEFINED_MASK\0" /* 17010 */
	"WD_BUSY_USER_DEFINED_MASK\0" /* 17036 */
	"PERF_MODE\0" /* 17062 */
	"PERF_MODE1\0" /* 17072 */
	"PERF_MODE3\0" /* 17083 */
	"PERF_MODE2\0" /* 17094 */
	"PERF_SEID_IGNORE_MASK\0" /* 17105 */
	"BIN0_MIN\0" /* 17127 */
	"BIN0_MAX\0" /* 17136 */
	"BIN1_MIN\0" /* 17145 */
	"BIN1_MAX\0" /* 17154 */
	"BIN2_MIN\0" /* 17163 */
	"BIN2_MAX\0" /* 17172 */
	"BIN3_MIN\0" /* 17181 */
	"BIN3_MAX\0" /* 17190 */
	"SQC_BANK_MASK\0" /* 17199 */
	"SQC_CLIENT_MASK\0" /* 17213 */
	"SPM_MODE\0" /* 17229 */
	"SIMD_MASK\0" /* 17238 */
	"PS_EN\0" /* 17248 */
	"VS_EN\0" /* 17254 */
	"GS_EN\0" /* 17260 */
	"ES_EN\0" /* 17266 */
	"HS_EN\0" /* 17272 */
	"LS_EN\0" /* 17278 */
	"CS_EN\0" /* 17284 */
	"CNTR_RATE\0" /* 17290 */
	"DISABLE_FLUSH\0" /* 17300 */
	"SH0_MASK\0" /* 17314 */
	"SH1_MASK\0" /* 17323 */
	"FORCE_EN\0" /* 17332 */
	"PERFCOUNTER_SELECT\0" /* 17341 */
	"PERFCOUNTER_SELECT1\0" /* 17360 */
	"PERFCOUNTER_SELECT2\0" /* 17380 */
	"PERFCOUNTER_SELECT3\0" /* 17400 */
	"OP_FILTER_ENABLE\0" /* 17420 */
	"OP_FILTER_SEL\0" /* 17437 */
	"FORMAT_FILTER_ENABLE\0" /* 17451 */
	"FORMAT_FILTER_SEL\0" /* 17472 */
	"CLEAR_FILTER_ENABLE\0" /* 17490 */
	"CLEAR_FILTER_SEL\0" /* 17510 */
	"MRT_FILTER_ENABLE\0" /* 17527 */
	"MRT_FILTER_SEL\0" /* 17545 */
	"NUM_SAMPLES_FILTER_ENABLE\0" /* 17560 */
	"NUM_SAMPLES_FILTER_SEL\0" /* 17586 */
	"NUM_FRAGMENTS_FILTER_ENABLE\0" /* 17609 */
	"NUM_FRAGMENTS_FILTER_SEL\0" /* 17637 */
	"DEPTH_CLEAR_ENABLE\0" /* 17662 */
	"STENCIL_CLEAR_ENABLE\0" /* 17681 */
	"DEPTH_COPY\0" /* 17702 */
	"STENCIL_COPY\0" /* 17713 */
	"RESUMMARIZE_ENABLE\0" /* 17726 */
	"STENCIL_COMPRESS_DISABLE\0" /* 17745 */
	"DEPTH_COMPRESS_DISABLE\0" /* 17770 */
	"COPY_CENTROID\0" /* 17793 */
	"COPY_SAMPLE\0" /* 17807 */
	"DECOMPRESS_ENABLE\0" /* 17819 */
	"ZPASS_INCREMENT_DISABLE\0" /* 17837 */
	"PERFECT_ZPASS_COUNTS\0" /* 17861 */
	"SAMPLE_RATE\0" /* 17882 */
	"ZPASS_ENABLE\0" /* 17894 */
	"ZFAIL_ENABLE\0" /* 17907 */
	"SFAIL_ENABLE\0" /* 17920 */
	"DBFAIL_ENABLE\0" /* 17933 */
	"SLICE_EVEN_ENABLE\0" /* 17947 */
	"SLICE_ODD_ENABLE\0" /* 17965 */
	"SLICE_START\0" /* 17982 */
	"SLICE_MAX\0" /* 17994 */
	"Z_READ_ONLY\0" /* 18004 */
	"STENCIL_READ_ONLY\0" /* 18016 */
	"FORCE_OFF\0" /* 18034 */
	"FORCE_ENABLE\0" /* 18044 */
	"FORCE_DISABLE\0" /* 18057 */
	"FORCE_RESERVED\0" /* 18071 */
	"FORCE_HIZ_ENABLE\0" /* 18094, 18086 */
	"FORCE_HIS_ENABLE0\0" /* 18113, 18103 */
	"FORCE_HIS_ENABLE1\0" /* 18121, 18131 */
	"FORCE_SHADER_Z_ORDER\0" /* 18152, 18139 */
	"FAST_Z_DISABLE\0" /* 18160 */
	"FAST_STENCIL_DISABLE\0" /* 18175 */
	"NOOP_CULL_DISABLE\0" /* 18196 */
	"FORCE_COLOR_KILL\0" /* 18214 */
	"FORCE_Z_READ\0" /* 18231 */
	"FORCE_STENCIL_READ\0" /* 18244 */
	"FORCE_FULL_Z_RANGE\0" /* 18263 */
	"FORCE_QC_SMASK_CONFLICT\0" /* 18282 */
	"DISABLE_VIEWPORT_CLAMP\0" /* 18306 */
	"IGNORE_SC_ZRANGE\0" /* 18329 */
	"DISABLE_FULLY_COVERED\0" /* 18346 */
	"FORCE_SUMM_OFF\0" /* 18368 */
	"FORCE_SUMM_MINZ\0" /* 18383 */
	"FORCE_SUMM_MAXZ\0" /* 18399 */
	"FORCE_SUMM_BOTH\0" /* 18415 */
	"FORCE_Z_LIMIT_SUMM\0" /* 18431 */
	"MAX_TILES_IN_DTT\0" /* 18450 */
	"DISABLE_TILE_RATE_TILES\0" /* 18467 */
	"FORCE_Z_DIRTY\0" /* 18491 */
	"FORCE_STENCIL_DIRTY\0" /* 18505 */
	"FORCE_Z_VALID\0" /* 18525 */
	"FORCE_STENCIL_VALID\0" /* 18539 */
	"PRESERVE_COMPRESSION\0" /* 18568, 18559 */
	"PSLC_AUTO\0" /* 18580 */
	"PSLC_ON_HANG_ONLY\0" /* 18590 */
	"PSLC_ASAP\0" /* 18608 */
	"PSLC_COUNTDOWN\0" /* 18618 */
	"PARTIAL_SQUAD_LAUNCH_CONTROL\0" /* 18633 */
	"PARTIAL_SQUAD_LAUNCH_COUNTDOWN\0" /* 18662 */
	"DISABLE_ZMASK_EXPCLEAR_OPTIMIZATION\0" /* 18693 */
	"DISABLE_SMEM_EXPCLEAR_OPTIMIZATION\0" /* 18729 */
	"DISABLE_COLOR_ON_VALIDATION\0" /* 18764 */
	"DECOMPRESS_Z_ON_FLUSH\0" /* 18792 */
	"DISABLE_REG_SNOOP\0" /* 18814 */
	"DEPTH_BOUNDS_HIER_DEPTH_DISABLE\0" /* 18832 */
	"SEPARATE_HIZS_FUNC_ENABLE\0" /* 18864 */
	"HIZ_ZFUNC\0" /* 18890, 18894 */
	"HIS_SFUNC_FF\0" /* 18900 */
	"HIS_SFUNC_BF\0" /* 18913 */
	"PRESERVE_ZRANGE\0" /* 18926 */
	"PRESERVE_SRESULTS\0" /* 18942 */
	"DISABLE_FAST_PASS\0" /* 18960 */
	"CLEAR\0" /* 18978 */
	"TL_X\0" /* 18984 */
	"TL_Y\0" /* 18989 */
	"BR_X\0" /* 18994 */
	"BR_Y\0" /* 18999 */
	"ADDR5_SWIZZLE_MASK\0" /* 19004 */
	"ARRAY_PRT_TILED_THIN1\0" /* 19023 */
	"ARRAY_PRT_2D_TILED_THIN1\0" /* 19045 */
	"X_ADDR_SURF_P16_32X32_8X16\0" /* 19070 */
	"X_ADDR_SURF_P16_32X32_16X16\0" /* 19097 */
	"Z_INVALID\0" /* 19125 */
	"Z_16\0" /* 19135 */
	"Z_24\0" /* 19140 */
	"Z_32_FLOAT\0" /* 19145 */
	"NUM_SAMPLES\0" /* 19156 */
	"TILE_MODE_INDEX\0" /* 19168 */
	"DECOMPRESS_ON_N_ZPLANES\0" /* 19184 */
	"ALLOW_EXPCLEAR\0" /* 19208 */
	"READ_SIZE\0" /* 19223 */
	"TILE_SURFACE_ENABLE\0" /* 19233 */
	"CLEAR_DISALLOWED\0" /* 19253 */
	"ZRANGE_PRECISION\0" /* 19270 */
	"STENCIL_INVALID\0" /* 19287 */
	"STENCIL_8\0" /* 19303 */
	"TILE_STENCIL_DISABLE\0" /* 19313 */
	"PITCH_TILE_MAX\0" /* 19340, 19334 */
	"HEIGHT_TILE_MAX\0" /* 19349 */
	"SLICE_TILE_MAX\0" /* 19365 */
	"WINDOW_X_OFFSET\0" /* 19387, 19380 */
	"WINDOW_Y_OFFSET\0" /* 19403, 19396 */
	"WINDOW_OFFSET_DISABLE\0" /* 19412 */
	"CLIP_RULE\0" /* 19434 */
	"ER_TRI\0" /* 19444 */
	"ER_RECT\0" /* 19451 */
	"ER_LINE_LR\0" /* 19459 */
	"ER_LINE_RL\0" /* 19470 */
	"ER_LINE_TB\0" /* 19481 */
	"ER_LINE_BT\0" /* 19492 */
	"HW_SCREEN_OFFSET_X\0" /* 19503 */
	"HW_SCREEN_OFFSET_Y\0" /* 19522 */
	"TARGET0_ENABLE\0" /* 19541 */
	"TARGET1_ENABLE\0" /* 19556 */
	"TARGET2_ENABLE\0" /* 19571 */
	"TARGET3_ENABLE\0" /* 19586 */
	"TARGET4_ENABLE\0" /* 19601 */
	"TARGET5_ENABLE\0" /* 19616 */
	"TARGET6_ENABLE\0" /* 19631 */
	"TARGET7_ENABLE\0" /* 19646 */
	"OUTPUT0_ENABLE\0" /* 19661 */
	"OUTPUT1_ENABLE\0" /* 19676 */
	"OUTPUT2_ENABLE\0" /* 19691 */
	"OUTPUT3_ENABLE\0" /* 19706 */
	"OUTPUT4_ENABLE\0" /* 19721 */
	"OUTPUT5_ENABLE\0" /* 19736 */
	"OUTPUT6_ENABLE\0" /* 19751 */
	"OUTPUT7_ENABLE\0" /* 19766 */
	"RASTER_CONFIG_RB_MAP_0\0" /* 19781 */
	"RASTER_CONFIG_RB_MAP_1\0" /* 19804 */
	"RASTER_CONFIG_RB_MAP_2\0" /* 19827 */
	"RASTER_CONFIG_RB_MAP_3\0" /* 19850 */
	"RB_MAP_PKR0\0" /* 19873 */
	"RB_MAP_PKR1\0" /* 19885 */
	"RASTER_CONFIG_RB_XSEL2_0\0" /* 19897 */
	"RASTER_CONFIG_RB_XSEL2_1\0" /* 19922 */
	"RASTER_CONFIG_RB_XSEL2_2\0" /* 19947 */
	"RASTER_CONFIG_RB_XSEL2_3\0" /* 19972 */
	"RB_XSEL2\0" /* 19997 */
	"RB_XSEL\0" /* 20006 */
	"RB_YSEL\0" /* 20014 */
	"RASTER_CONFIG_PKR_MAP_0\0" /* 20022 */
	"RASTER_CONFIG_PKR_MAP_1\0" /* 20046 */
	"RASTER_CONFIG_PKR_MAP_2\0" /* 20070 */
	"RASTER_CONFIG_PKR_MAP_3\0" /* 20094 */
	"PKR_MAP\0" /* 20118 */
	"RASTER_CONFIG_PKR_XSEL_0\0" /* 20126 */
	"RASTER_CONFIG_PKR_XSEL_1\0" /* 20151 */
	"RASTER_CONFIG_PKR_XSEL_2\0" /* 20176 */
	"RASTER_CONFIG_PKR_XSEL_3\0" /* 20201 */
	"PKR_XSEL\0" /* 20226 */
	"RASTER_CONFIG_PKR_YSEL_0\0" /* 20235 */
	"RASTER_CONFIG_PKR_YSEL_1\0" /* 20260 */
	"RASTER_CONFIG_PKR_YSEL_2\0" /* 20285 */
	"RASTER_CONFIG_PKR_YSEL_3\0" /* 20310 */
	"PKR_YSEL\0" /* 20335 */
	"RASTER_CONFIG_PKR_XSEL2_0\0" /* 20344 */
	"RASTER_CONFIG_PKR_XSEL2_1\0" /* 20370 */
	"RASTER_CONFIG_PKR_XSEL2_2\0" /* 20396 */
	"RASTER_CONFIG_PKR_XSEL2_3\0" /* 20422 */
	"PKR_XSEL2\0" /* 20448 */
	"RASTER_CONFIG_SC_MAP_0\0" /* 20458 */
	"RASTER_CONFIG_SC_MAP_1\0" /* 20481 */
	"RASTER_CONFIG_SC_MAP_2\0" /* 20504 */
	"RASTER_CONFIG_SC_MAP_3\0" /* 20527 */
	"SC_MAP\0" /* 20550 */
	"RASTER_CONFIG_SC_XSEL_8_WIDE_TILE\0" /* 20557 */
	"RASTER_CONFIG_SC_XSEL_16_WIDE_TILE\0" /* 20591 */
	"RASTER_CONFIG_SC_XSEL_32_WIDE_TILE\0" /* 20626 */
	"RASTER_CONFIG_SC_XSEL_64_WIDE_TILE\0" /* 20661 */
	"SC_XSEL\0" /* 20696 */
	"RASTER_CONFIG_SC_YSEL_8_WIDE_TILE\0" /* 20704 */
	"RASTER_CONFIG_SC_YSEL_16_WIDE_TILE\0" /* 20738 */
	"RASTER_CONFIG_SC_YSEL_32_WIDE_TILE\0" /* 20773 */
	"RASTER_CONFIG_SC_YSEL_64_WIDE_TILE\0" /* 20808 */
	"SC_YSEL\0" /* 20843 */
	"RASTER_CONFIG_SE_MAP_0\0" /* 20851 */
	"RASTER_CONFIG_SE_MAP_1\0" /* 20874 */
	"RASTER_CONFIG_SE_MAP_2\0" /* 20897 */
	"RASTER_CONFIG_SE_MAP_3\0" /* 20920 */
	"SE_MAP\0" /* 20943 */
	"RASTER_CONFIG_SE_XSEL_8_WIDE_TILE\0" /* 20950 */
	"RASTER_CONFIG_SE_XSEL_16_WIDE_TILE\0" /* 20984 */
	"RASTER_CONFIG_SE_XSEL_32_WIDE_TILE\0" /* 21019 */
	"RASTER_CONFIG_SE_XSEL_64_WIDE_TILE\0" /* 21054 */
	"SE_XSEL\0" /* 21089 */
	"RASTER_CONFIG_SE_YSEL_8_WIDE_TILE\0" /* 21097 */
	"RASTER_CONFIG_SE_YSEL_16_WIDE_TILE\0" /* 21131 */
	"RASTER_CONFIG_SE_YSEL_32_WIDE_TILE\0" /* 21166 */
	"RASTER_CONFIG_SE_YSEL_64_WIDE_TILE\0" /* 21201 */
	"SE_YSEL\0" /* 21236 */
	"RASTER_CONFIG_SE_PAIR_MAP_0\0" /* 21244 */
	"RASTER_CONFIG_SE_PAIR_MAP_1\0" /* 21272 */
	"RASTER_CONFIG_SE_PAIR_MAP_2\0" /* 21300 */
	"RASTER_CONFIG_SE_PAIR_MAP_3\0" /* 21328 */
	"SE_PAIR_MAP\0" /* 21356 */
	"RASTER_CONFIG_SE_PAIR_XSEL_8_WIDE_TILE\0" /* 21368 */
	"RASTER_CONFIG_SE_PAIR_XSEL_16_WIDE_TILE\0" /* 21407 */
	"RASTER_CONFIG_SE_PAIR_XSEL_32_WIDE_TILE\0" /* 21447 */
	"RASTER_CONFIG_SE_PAIR_XSEL_64_WIDE_TILE\0" /* 21487 */
	"SE_PAIR_XSEL\0" /* 21527 */
	"RASTER_CONFIG_SE_PAIR_YSEL_8_WIDE_TILE\0" /* 21540 */
	"RASTER_CONFIG_SE_PAIR_YSEL_16_WIDE_TILE\0" /* 21579 */
	"RASTER_CONFIG_SE_PAIR_YSEL_32_WIDE_TILE\0" /* 21619 */
	"RASTER_CONFIG_SE_PAIR_YSEL_64_WIDE_TILE\0" /* 21659 */
	"SE_PAIR_YSEL\0" /* 21699 */
	"OVERWRITE_COMBINER_DISABLE\0" /* 21712 */
	"OVERWRITE_COMBINER_MRT_SHARING_DISABLE\0" /* 21739 */
	"OVERWRITE_COMBINER_WATERMARK\0" /* 21778 */
	"STENCIL_KEEP\0" /* 21807 */
	"STENCIL_ZERO\0" /* 21820 */
	"STENCIL_ONES\0" /* 21833 */
	"STENCIL_REPLACE_TEST\0" /* 21846 */
	"STENCIL_REPLACE_OP\0" /* 21867 */
	"STENCIL_ADD_CLAMP\0" /* 21886 */
	"STENCIL_SUB_CLAMP\0" /* 21904 */
	"STENCIL_INVERT\0" /* 21922 */
	"STENCIL_ADD_WRAP\0" /* 21937 */
	"STENCIL_SUB_WRAP\0" /* 21954 */
	"STENCIL_AND\0" /* 21971 */
	"STENCIL_OR\0" /* 21983 */
	"STENCIL_XOR\0" /* 21994 */
	"STENCIL_NAND\0" /* 22006 */
	"STENCIL_NOR\0" /* 22019 */
	"STENCIL_XNOR\0" /* 22031 */
	"STENCILFAIL\0" /* 22044 */
	"STENCILZPASS\0" /* 22056 */
	"STENCILZFAIL\0" /* 22069 */
	"STENCILFAIL_BF\0" /* 22082 */
	"STENCILZPASS_BF\0" /* 22097 */
	"STENCILZFAIL_BF\0" /* 22113 */
	"STENCILTESTVAL\0" /* 22129 */
	"STENCILMASK\0" /* 22144 */
	"STENCILWRITEMASK\0" /* 22156 */
	"STENCILOPVAL\0" /* 22173 */
	"STENCILTESTVAL_BF\0" /* 22186 */
	"STENCILMASK_BF\0" /* 22204 */
	"STENCILWRITEMASK_BF\0" /* 22219 */
	"STENCILOPVAL_BF\0" /* 22239 */
	"X_0_0F\0" /* 22255 */
	"DEFAULT_VAL\0" /* 22262 */
	"FLAT_SHADE\0" /* 22274 */
	"CYL_WRAP\0" /* 22285 */
	"PT_SPRITE_TEX\0" /* 22294 */
	"DUP\0" /* 22308 */
	"FP16_INTERP_MODE\0" /* 22312 */
	"USE_DEFAULT_ATTR1\0" /* 22329 */
	"DEFAULT_VAL_ATTR1\0" /* 22347 */
	"PT_SPRITE_TEX_ATTR1\0" /* 22365 */
	"ATTR0_VALID\0" /* 22385 */
	"ATTR1_VALID\0" /* 22397 */
	"VS_EXPORT_COUNT\0" /* 22409 */
	"VS_HALF_PACK\0" /* 22425 */
	"VS_EXPORTS_FOG\0" /* 22438 */
	"VS_OUT_FOG_VEC_ADDR\0" /* 22453 */
	"PERSP_SAMPLE_ENA\0" /* 22473 */
	"PERSP_CENTER_ENA\0" /* 22490 */
	"PERSP_CENTROID_ENA\0" /* 22507 */
	"PERSP_PULL_MODEL_ENA\0" /* 22526 */
	"LINEAR_SAMPLE_ENA\0" /* 22547 */
	"LINEAR_CENTER_ENA\0" /* 22565 */
	"LINEAR_CENTROID_ENA\0" /* 22583 */
	"LINE_STIPPLE_TEX_ENA\0" /* 22603 */
	"POS_X_FLOAT_ENA\0" /* 22624 */
	"POS_Y_FLOAT_ENA\0" /* 22640 */
	"POS_Z_FLOAT_ENA\0" /* 22656 */
	"POS_W_FLOAT_ENA\0" /* 22672 */
	"FRONT_FACE_ENA\0" /* 22688 */
	"ANCILLARY_ENA\0" /* 22703 */
	"SAMPLE_COVERAGE_ENA\0" /* 22717 */
	"POS_FIXED_PT_ENA\0" /* 22737 */
	"FLAT_SHADE_ENA\0" /* 22754 */
	"PNT_SPRITE_ENA\0" /* 22769 */
	"SPI_PNT_SPRITE_SEL_0\0" /* 22784 */
	"SPI_PNT_SPRITE_SEL_1\0" /* 22805 */
	"SPI_PNT_SPRITE_SEL_S\0" /* 22826 */
	"SPI_PNT_SPRITE_SEL_T\0" /* 22847 */
	"SPI_PNT_SPRITE_SEL_NONE\0" /* 22868 */
	"PNT_SPRITE_OVRD_X\0" /* 22892 */
	"PNT_SPRITE_OVRD_Y\0" /* 22910 */
	"PNT_SPRITE_OVRD_Z\0" /* 22928 */
	"PNT_SPRITE_OVRD_W\0" /* 22946 */
	"PNT_SPRITE_TOP_1\0" /* 22964 */
	"NUM_INTERP\0" /* 22981 */
	"PARAM_GEN\0" /* 22992 */
	"FOG_ADDR\0" /* 23002 */
	"BC_OPTIMIZE_DISABLE\0" /* 23011 */
	"PASS_FOG_THROUGH_PS\0" /* 23031 */
	"PERSP_CENTER_CNTL\0" /* 23051 */
	"PERSP_CENTROID_CNTL\0" /* 23069 */
	"LINEAR_CENTER_CNTL\0" /* 23089 */
	"LINEAR_CENTROID_CNTL\0" /* 23108 */
	"X_CALCULATE_PER_PIXEL_FLOATING_POINT_POSITION_AT\0" /* 23129 */
	"POS_FLOAT_LOCATION\0" /* 23178 */
	"POS_FLOAT_ULC\0" /* 23197 */
	"FRONT_FACE_ALL_BITS\0" /* 23211 */
	"NUM_PS_WAVES\0" /* 23231 */
	"NUM_VS_WAVES\0" /* 23244 */
	"NUM_GS_WAVES\0" /* 23257 */
	"NUM_ES_WAVES\0" /* 23270 */
	"NUM_HS_WAVES\0" /* 23283 */
	"NUM_LS_WAVES\0" /* 23296 */
	"SPI_SHADER_NONE\0" /* 23309 */
	"SPI_SHADER_1COMP\0" /* 23325 */
	"SPI_SHADER_2COMP\0" /* 23342 */
	"SPI_SHADER_4COMPRESS\0" /* 23359 */
	"SPI_SHADER_4COMP\0" /* 23380 */
	"POS0_EXPORT_FORMAT\0" /* 23397 */
	"POS1_EXPORT_FORMAT\0" /* 23416 */
	"POS2_EXPORT_FORMAT\0" /* 23435 */
	"POS3_EXPORT_FORMAT\0" /* 23454 */
	"SPI_SHADER_ZERO\0" /* 23473 */
	"SPI_SHADER_32_R\0" /* 23489 */
	"SPI_SHADER_32_GR\0" /* 23505 */
	"SPI_SHADER_32_AR\0" /* 23522 */
	"SPI_SHADER_FP16_ABGR\0" /* 23539 */
	"SPI_SHADER_UNORM16_ABGR\0" /* 23560 */
	"SPI_SHADER_SNORM16_ABGR\0" /* 23584 */
	"SPI_SHADER_UINT16_ABGR\0" /* 23608 */
	"SPI_SHADER_SINT16_ABGR\0" /* 23631 */
	"SPI_SHADER_32_ABGR\0" /* 23654 */
	"Z_EXPORT_FORMAT\0" /* 23673 */
	"COL0_EXPORT_FORMAT\0" /* 23689 */
	"COL1_EXPORT_FORMAT\0" /* 23708 */
	"COL2_EXPORT_FORMAT\0" /* 23727 */
	"COL3_EXPORT_FORMAT\0" /* 23746 */
	"COL4_EXPORT_FORMAT\0" /* 23765 */
	"COL5_EXPORT_FORMAT\0" /* 23784 */
	"COL6_EXPORT_FORMAT\0" /* 23803 */
	"COL7_EXPORT_FORMAT\0" /* 23822 */
	"SX_RT_EXPORT_NO_CONVERSION\0" /* 23841 */
	"SX_RT_EXPORT_32_R\0" /* 23868 */
	"SX_RT_EXPORT_32_A\0" /* 23886 */
	"SX_RT_EXPORT_10_11_11\0" /* 23904 */
	"SX_RT_EXPORT_2_10_10_10\0" /* 23926 */
	"SX_RT_EXPORT_8_8_8_8\0" /* 23950 */
	"SX_RT_EXPORT_5_6_5\0" /* 23971 */
	"SX_RT_EXPORT_1_5_5_5\0" /* 23990 */
	"SX_RT_EXPORT_4_4_4_4\0" /* 24011 */
	"SX_RT_EXPORT_16_16_GR\0" /* 24032 */
	"SX_RT_EXPORT_16_16_AR\0" /* 24054 */
	"MRT0\0" /* 24076 */
	"MRT1\0" /* 24081 */
	"MRT2\0" /* 24086 */
	"MRT3\0" /* 24091 */
	"MRT4\0" /* 24096 */
	"MRT5\0" /* 24101 */
	"MRT6\0" /* 24106 */
	"MRT7\0" /* 24111 */
	"EXACT\0" /* 24116 */
	"11BIT_FORMAT\0" /* 24122 */
	"10BIT_FORMAT\0" /* 24135 */
	"8BIT_FORMAT\0" /* 24148 */
	"6BIT_FORMAT\0" /* 24160 */
	"5BIT_FORMAT\0" /* 24172 */
	"4BIT_FORMAT\0" /* 24184 */
	"MRT0_EPSILON\0" /* 24196 */
	"MRT1_EPSILON\0" /* 24209 */
	"MRT2_EPSILON\0" /* 24222 */
	"MRT3_EPSILON\0" /* 24235 */
	"MRT4_EPSILON\0" /* 24248 */
	"MRT5_EPSILON\0" /* 24261 */
	"MRT6_EPSILON\0" /* 24274 */
	"MRT7_EPSILON\0" /* 24287 */
	"MRT0_COLOR_OPT_DISABLE\0" /* 24300 */
	"MRT0_ALPHA_OPT_DISABLE\0" /* 24323 */
	"MRT1_COLOR_OPT_DISABLE\0" /* 24346 */
	"MRT1_ALPHA_OPT_DISABLE\0" /* 24369 */
	"MRT2_COLOR_OPT_DISABLE\0" /* 24392 */
	"MRT2_ALPHA_OPT_DISABLE\0" /* 24415 */
	"MRT3_COLOR_OPT_DISABLE\0" /* 24438 */
	"MRT3_ALPHA_OPT_DISABLE\0" /* 24461 */
	"MRT4_COLOR_OPT_DISABLE\0" /* 24484 */
	"MRT4_ALPHA_OPT_DISABLE\0" /* 24507 */
	"MRT5_COLOR_OPT_DISABLE\0" /* 24530 */
	"MRT5_ALPHA_OPT_DISABLE\0" /* 24553 */
	"MRT6_COLOR_OPT_DISABLE\0" /* 24576 */
	"MRT6_ALPHA_OPT_DISABLE\0" /* 24599 */
	"MRT7_COLOR_OPT_DISABLE\0" /* 24622 */
	"MRT7_ALPHA_OPT_DISABLE\0" /* 24645 */
	"PIXEN_ZERO_OPT_DISABLE\0" /* 24668 */
	"BLEND_OPT_PRESERVE_NONE_IGNORE_ALL\0" /* 24691 */
	"BLEND_OPT_PRESERVE_ALL_IGNORE_NONE\0" /* 24726 */
	"BLEND_OPT_PRESERVE_C1_IGNORE_C0\0" /* 24761 */
	"BLEND_OPT_PRESERVE_C0_IGNORE_C1\0" /* 24793 */
	"BLEND_OPT_PRESERVE_A1_IGNORE_A0\0" /* 24825 */
	"BLEND_OPT_PRESERVE_A0_IGNORE_A1\0" /* 24857 */
	"BLEND_OPT_PRESERVE_NONE_IGNORE_A0\0" /* 24889 */
	"BLEND_OPT_PRESERVE_NONE_IGNORE_NONE\0" /* 24923 */
	"COLOR_SRC_OPT\0" /* 24959 */
	"COLOR_DST_OPT\0" /* 24973 */
	"OPT_COMB_NONE\0" /* 24987 */
	"OPT_COMB_ADD\0" /* 25001 */
	"OPT_COMB_SUBTRACT\0" /* 25014 */
	"OPT_COMB_MIN\0" /* 25032 */
	"OPT_COMB_MAX\0" /* 25045 */
	"OPT_COMB_REVSUBTRACT\0" /* 25058 */
	"OPT_COMB_BLEND_DISABLED\0" /* 25079 */
	"OPT_COMB_SAFE_ADD\0" /* 25103 */
	"COLOR_COMB_FCN\0" /* 25121 */
	"ALPHA_SRC_OPT\0" /* 25136 */
	"ALPHA_DST_OPT\0" /* 25150 */
	"ALPHA_COMB_FCN\0" /* 25164 */
	"BLEND_ZERO\0" /* 25179 */
	"BLEND_ONE\0" /* 25190 */
	"BLEND_SRC_COLOR\0" /* 25200 */
	"BLEND_ONE_MINUS_SRC_COLOR\0" /* 25216 */
	"BLEND_SRC_ALPHA\0" /* 25242 */
	"BLEND_ONE_MINUS_SRC_ALPHA\0" /* 25258 */
	"BLEND_DST_ALPHA\0" /* 25284 */
	"BLEND_ONE_MINUS_DST_ALPHA\0" /* 25300 */
	"BLEND_DST_COLOR\0" /* 25326 */
	"BLEND_ONE_MINUS_DST_COLOR\0" /* 25342 */
	"BLEND_SRC_ALPHA_SATURATE\0" /* 25368 */
	"BLEND_CONSTANT_COLOR\0" /* 25393 */
	"BLEND_ONE_MINUS_CONSTANT_COLOR\0" /* 25414 */
	"BLEND_SRC1_COLOR\0" /* 25445 */
	"BLEND_INV_SRC1_COLOR\0" /* 25462 */
	"BLEND_SRC1_ALPHA\0" /* 25483 */
	"BLEND_INV_SRC1_ALPHA\0" /* 25500 */
	"BLEND_CONSTANT_ALPHA\0" /* 25521 */
	"BLEND_ONE_MINUS_CONSTANT_ALPHA\0" /* 25542 */
	"COLOR_SRCBLEND\0" /* 25573 */
	"COMB_DST_PLUS_SRC\0" /* 25588 */
	"COMB_SRC_MINUS_DST\0" /* 25606 */
	"COMB_MIN_DST_SRC\0" /* 25625 */
	"COMB_MAX_DST_SRC\0" /* 25642 */
	"COMB_DST_MINUS_SRC\0" /* 25659 */
	"COLOR_DESTBLEND\0" /* 25678 */
	"ALPHA_SRCBLEND\0" /* 25694 */
	"ALPHA_DESTBLEND\0" /* 25709 */
	"SEPARATE_ALPHA_BLEND\0" /* 25725 */
	"DISABLE_ROP3\0" /* 25746, 25754 */
	"SRC_STATE_ID\0" /* 25759 */
	"BASE_ADDR\0" /* 25772 */
	"DI_SRC_SEL_DMA\0" /* 25782 */
	"DI_SRC_SEL_IMMEDIATE\0" /* 25797 */
	"DI_SRC_SEL_AUTO_INDEX\0" /* 25818 */
	"DI_SRC_SEL_RESERVED\0" /* 25840 */
	"SOURCE_SELECT\0" /* 25860 */
	"DI_MAJOR_MODE_0\0" /* 25874 */
	"DI_MAJOR_MODE_1\0" /* 25890 */
	"MAJOR_MODE\0" /* 25906 */
	"NOT_EOP\0" /* 25917 */
	"USE_OPAQUE\0" /* 25925 */
	"ADDRESS_LOW\0" /* 25936 */
	"STENCIL_ENABLE\0" /* 25948 */
	"Z_WRITE_ENABLE\0" /* 25963 */
	"DEPTH_BOUNDS_ENABLE\0" /* 25978 */
	"FRAG_NEVER\0" /* 25998 */
	"FRAG_LESS\0" /* 26009 */
	"FRAG_EQUAL\0" /* 26019 */
	"FRAG_LEQUAL\0" /* 26030 */
	"FRAG_GREATER\0" /* 26042 */
	"FRAG_NOTEQUAL\0" /* 26055 */
	"FRAG_GEQUAL\0" /* 26069 */
	"FRAG_ALWAYS\0" /* 26081 */
	"BACKFACE_ENABLE\0" /* 26093 */
	"REF_NEVER\0" /* 26109 */
	"REF_LESS\0" /* 26119 */
	"REF_EQUAL\0" /* 26128 */
	"REF_LEQUAL\0" /* 26138 */
	"REF_GREATER\0" /* 26149 */
	"REF_NOTEQUAL\0" /* 26161 */
	"REF_GEQUAL\0" /* 26174 */
	"REF_ALWAYS\0" /* 26185 */
	"STENCILFUNC\0" /* 26196 */
	"STENCILFUNC_BF\0" /* 26208 */
	"ENABLE_COLOR_WRITES_ON_DEPTH_FAIL\0" /* 26223 */
	"DISABLE_COLOR_WRITES_ON_DEPTH_PASS\0" /* 26257 */
	"MAX_ANCHOR_SAMPLES\0" /* 26292 */
	"PS_ITER_SAMPLES\0" /* 26311 */
	"MASK_EXPORT_NUM_SAMPLES\0" /* 26327 */
	"ALPHA_TO_MASK_NUM_SAMPLES\0" /* 26351 */
	"HIGH_QUALITY_INTERSECTIONS\0" /* 26377 */
	"INCOHERENT_EQAA_READS\0" /* 26404 */
	"INTERPOLATE_COMP_Z\0" /* 26426 */
	"INTERPOLATE_SRC_Z\0" /* 26445 */
	"STATIC_ANCHOR_ASSOCIATIONS\0" /* 26463 */
	"ALPHA_TO_MASK_EQAA_DISABLE\0" /* 26490 */
	"OVERRASTERIZATION_AMOUNT\0" /* 26517 */
	"ENABLE_POSTZ_OVERRASTERIZATION\0" /* 26542 */
	"DISABLE_DUAL_QUAD\0" /* 26573 */
	"DEGAMMA_ENABLE\0" /* 26591 */
	"CB_DISABLE\0" /* 26606 */
	"CB_NORMAL\0" /* 26617 */
	"CB_ELIMINATE_FAST_CLEAR\0" /* 26640, 26627 */
	"CB_RESOLVE\0" /* 26651 */
	"CB_FMASK_DECOMPRESS\0" /* 26662 */
	"CB_DCC_DECOMPRESS\0" /* 26682 */
	"X_0X00\0" /* 26700 */
	"X_0X05\0" /* 26707 */
	"X_0X0A\0" /* 26714 */
	"X_0X0F\0" /* 26721 */
	"X_0X11\0" /* 26728 */
	"X_0X22\0" /* 26735 */
	"X_0X33\0" /* 26742 */
	"X_0X44\0" /* 26749 */
	"X_0X50\0" /* 26756 */
	"X_0X55\0" /* 26763 */
	"X_0X5A\0" /* 26770 */
	"X_0X5F\0" /* 26777 */
	"X_0X66\0" /* 26784 */
	"X_0X77\0" /* 26791 */
	"X_0X88\0" /* 26798 */
	"X_0X99\0" /* 26805 */
	"X_0XA0\0" /* 26812 */
	"X_0XA5\0" /* 26819 */
	"X_0XAA\0" /* 26826 */
	"X_0XAF\0" /* 26833 */
	"X_0XBB\0" /* 26840 */
	"X_0XCC\0" /* 26847 */
	"X_0XDD\0" /* 26854 */
	"X_0XEE\0" /* 26861 */
	"X_0XF0\0" /* 26868 */
	"X_0XF5\0" /* 26875 */
	"X_0XFA\0" /* 26882 */
	"X_0XFF\0" /* 26889 */
	"Z_EXPORT_ENABLE\0" /* 26896 */
	"STENCIL_TEST_VAL_EXPORT_ENABLE\0" /* 26912 */
	"STENCIL_OP_VAL_EXPORT_ENABLE\0" /* 26943 */
	"LATE_Z\0" /* 26972 */
	"EARLY_Z_THEN_LATE_Z\0" /* 26979 */
	"RE_Z\0" /* 26999 */
	"EARLY_Z_THEN_RE_Z\0" /* 27004 */
	"KILL_ENABLE\0" /* 27022 */
	"COVERAGE_TO_MASK_ENABLE\0" /* 27034 */
	"MASK_EXPORT_ENABLE\0" /* 27058 */
	"EXEC_ON_HIER_FAIL\0" /* 27077 */
	"EXEC_ON_NOOP\0" /* 27095 */
	"ALPHA_TO_MASK_DISABLE\0" /* 27108 */
	"DEPTH_BEFORE_SHADER\0" /* 27130 */
	"EXPORT_ANY_Z\0" /* 27150 */
	"EXPORT_LESS_THAN_Z\0" /* 27163 */
	"EXPORT_GREATER_THAN_Z\0" /* 27182 */
	"EXPORT_RESERVED\0" /* 27204 */
	"CONSERVATIVE_Z_EXPORT\0" /* 27220 */
	"DUAL_QUAD_DISABLE\0" /* 27242 */
	"UCP_ENA_0\0" /* 27260 */
	"UCP_ENA_1\0" /* 27270 */
	"UCP_ENA_2\0" /* 27280 */
	"UCP_ENA_3\0" /* 27290 */
	"UCP_ENA_4\0" /* 27300 */
	"UCP_ENA_5\0" /* 27310 */
	"PS_UCP_Y_SCALE_NEG\0" /* 27320 */
	"PS_UCP_MODE\0" /* 27339 */
	"CLIP_DISABLE\0" /* 27351 */
	"UCP_CULL_ONLY_ENA\0" /* 27364 */
	"BOUNDARY_EDGE_FLAG_ENA\0" /* 27382 */
	"DX_CLIP_SPACE_DEF\0" /* 27405 */
	"DIS_CLIP_ERR_DETECT\0" /* 27423 */
	"VTX_KILL_OR\0" /* 27443 */
	"DX_RASTERIZATION_KILL\0" /* 27455 */
	"DX_LINEAR_ATTR_CLIP_ENA\0" /* 27477 */
	"VTE_VPORT_PROVOKE_DISABLE\0" /* 27501 */
	"ZCLIP_NEAR_DISABLE\0" /* 27527 */
	"ZCLIP_FAR_DISABLE\0" /* 27546 */
	"CULL_FRONT\0" /* 27564 */
	"CULL_BACK\0" /* 27575 */
	"FACE\0" /* 27585 */
	"X_DISABLE_POLY_MODE\0" /* 27600, 27590 */
	"X_DUAL_MODE\0" /* 27610 */
	"X_DRAW_POINTS\0" /* 27622 */
	"X_DRAW_LINES\0" /* 27636 */
	"X_DRAW_TRIANGLES\0" /* 27649 */
	"POLYMODE_FRONT_PTYPE\0" /* 27666 */
	"POLYMODE_BACK_PTYPE\0" /* 27687 */
	"POLY_OFFSET_FRONT_ENABLE\0" /* 27707 */
	"POLY_OFFSET_BACK_ENABLE\0" /* 27732 */
	"POLY_OFFSET_PARA_ENABLE\0" /* 27756 */
	"VTX_WINDOW_OFFSET_ENABLE\0" /* 27780 */
	"PROVOKING_VTX_LAST\0" /* 27805 */
	"PERSP_CORR_DIS\0" /* 27824 */
	"MULTI_PRIM_IB_ENA\0" /* 27839 */
	"VPORT_X_SCALE_ENA\0" /* 27857 */
	"VPORT_X_OFFSET_ENA\0" /* 27875 */
	"VPORT_Y_SCALE_ENA\0" /* 27894 */
	"VPORT_Y_OFFSET_ENA\0" /* 27912 */
	"VPORT_Z_SCALE_ENA\0" /* 27931 */
	"VPORT_Z_OFFSET_ENA\0" /* 27949 */
	"VTX_XY_FMT\0" /* 27968 */
	"VTX_Z_FMT\0" /* 27979 */
	"VTX_W0_FMT\0" /* 27989 */
	"CLIP_DIST_ENA_0\0" /* 28000 */
	"CLIP_DIST_ENA_1\0" /* 28016 */
	"CLIP_DIST_ENA_2\0" /* 28032 */
	"CLIP_DIST_ENA_3\0" /* 28048 */
	"CLIP_DIST_ENA_4\0" /* 28064 */
	"CLIP_DIST_ENA_5\0" /* 28080 */
	"CLIP_DIST_ENA_6\0" /* 28096 */
	"CLIP_DIST_ENA_7\0" /* 28112 */
	"CULL_DIST_ENA_0\0" /* 28128 */
	"CULL_DIST_ENA_1\0" /* 28144 */
	"CULL_DIST_ENA_2\0" /* 28160 */
	"CULL_DIST_ENA_3\0" /* 28176 */
	"CULL_DIST_ENA_4\0" /* 28192 */
	"CULL_DIST_ENA_5\0" /* 28208 */
	"CULL_DIST_ENA_6\0" /* 28224 */
	"CULL_DIST_ENA_7\0" /* 28240 */
	"USE_VTX_POINT_SIZE\0" /* 28256 */
	"USE_VTX_EDGE_FLAG\0" /* 28275 */
	"USE_VTX_RENDER_TARGET_INDX\0" /* 28293 */
	"USE_VTX_VIEWPORT_INDX\0" /* 28320 */
	"USE_VTX_KILL_FLAG\0" /* 28342 */
	"VS_OUT_MISC_VEC_ENA\0" /* 28360 */
	"VS_OUT_CCDIST0_VEC_ENA\0" /* 28380 */
	"VS_OUT_CCDIST1_VEC_ENA\0" /* 28403 */
	"VS_OUT_MISC_SIDE_BUS_ENA\0" /* 28426 */
	"USE_VTX_GS_CUT_FLAG\0" /* 28451 */
	"USE_VTX_LINE_WIDTH\0" /* 28471 */
	"VTE_XY_INF_DISCARD\0" /* 28490 */
	"VTE_Z_INF_DISCARD\0" /* 28509 */
	"VTE_W_INF_DISCARD\0" /* 28527 */
	"VTE_0XNANINF_IS_0\0" /* 28545 */
	"VTE_XY_NAN_RETAIN\0" /* 28563 */
	"VTE_Z_NAN_RETAIN\0" /* 28581 */
	"VTE_W_NAN_RETAIN\0" /* 28598 */
	"VTE_W_RECIP_NAN_IS_0\0" /* 28615 */
	"VS_XY_NAN_TO_INF\0" /* 28636 */
	"VS_XY_INF_RETAIN\0" /* 28653 */
	"VS_Z_NAN_TO_INF\0" /* 28670 */
	"VS_Z_INF_RETAIN\0" /* 28686 */
	"VS_W_NAN_TO_INF\0" /* 28702 */
	"VS_W_INF_RETAIN\0" /* 28718 */
	"VS_CLIP_DIST_INF_DISCARD\0" /* 28734 */
	"VTE_NO_OUTPUT_NEG_0\0" /* 28759 */
	"LINE_STIPPLE_RESET\0" /* 28779 */
	"EXPAND_FULL_LENGTH\0" /* 28798 */
	"FRACTIONAL_ACCUM\0" /* 28817 */
	"DIAMOND_ADJUST\0" /* 28834 */
	"TRIANGLE_FILTER_DISABLE\0" /* 28849 */
	"LINE_FILTER_DISABLE\0" /* 28873 */
	"POINT_FILTER_DISABLE\0" /* 28893 */
	"RECTANGLE_FILTER_DISABLE\0" /* 28914 */
	"TRIANGLE_EXPAND_ENA\0" /* 28939 */
	"LINE_EXPAND_ENA\0" /* 28959 */
	"POINT_EXPAND_ENA\0" /* 28975 */
	"RECTANGLE_EXPAND_ENA\0" /* 28992 */
	"PRIM_EXPAND_CONSTANT\0" /* 29013 */
	"XMAX_RIGHT_EXCLUSION\0" /* 29034 */
	"YMAX_BOTTOM_EXCLUSION\0" /* 29055 */
	"SMALL_PRIM_FILTER_ENABLE\0" /* 29077 */
	"MIN_SIZE\0" /* 29102 */
	"MAX_SIZE\0" /* 29111 */
	"LINE_PATTERN\0" /* 29120 */
	"REPEAT_COUNT\0" /* 29133 */
	"PATTERN_BIT_ORDER\0" /* 29146 */
	"AUTO_RESET_CNTL\0" /* 29164 */
	"VGT_OUTPATH_VTX_REUSE\0" /* 29180 */
	"VGT_OUTPATH_TESS_EN\0" /* 29202 */
	"VGT_OUTPATH_PASSTHRU\0" /* 29222 */
	"VGT_OUTPATH_GS_BLOCK\0" /* 29243 */
	"VGT_OUTPATH_HS_BLOCK\0" /* 29264 */
	"PATH_SELECT\0" /* 29285 */
	"TESS_MODE\0" /* 29297 */
	"REUSE_DEPTH\0" /* 29307 */
	"VGT_GRP_3D_POINT\0" /* 29319 */
	"VGT_GRP_3D_LINE\0" /* 29336 */
	"VGT_GRP_3D_TRI\0" /* 29352 */
	"VGT_GRP_3D_RECT\0" /* 29367 */
	"VGT_GRP_3D_QUAD\0" /* 29383 */
	"VGT_GRP_2D_COPY_RECT_V0\0" /* 29399 */
	"VGT_GRP_2D_COPY_RECT_V1\0" /* 29423 */
	"VGT_GRP_2D_COPY_RECT_V2\0" /* 29447 */
	"VGT_GRP_2D_COPY_RECT_V3\0" /* 29471 */
	"VGT_GRP_2D_FILL_RECT\0" /* 29495 */
	"VGT_GRP_2D_LINE\0" /* 29516 */
	"VGT_GRP_2D_TRI\0" /* 29532 */
	"VGT_GRP_PRIM_INDEX_LINE\0" /* 29547 */
	"VGT_GRP_PRIM_INDEX_TRI\0" /* 29571 */
	"VGT_GRP_PRIM_INDEX_QUAD\0" /* 29594 */
	"VGT_GRP_3D_LINE_ADJ\0" /* 29618 */
	"VGT_GRP_3D_TRI_ADJ\0" /* 29638 */
	"VGT_GRP_3D_PATCH\0" /* 29657 */
	"RETAIN_ORDER\0" /* 29674 */
	"RETAIN_QUADS\0" /* 29687 */
	"VGT_GRP_LIST\0" /* 29700 */
	"VGT_GRP_STRIP\0" /* 29713 */
	"VGT_GRP_FAN\0" /* 29727 */
	"VGT_GRP_LOOP\0" /* 29739 */
	"VGT_GRP_POLYGON\0" /* 29752 */
	"PRIM_ORDER\0" /* 29768 */
	"FIRST_DECR\0" /* 29785, 29779 */
	"COMP_X_EN\0" /* 29790 */
	"COMP_Y_EN\0" /* 29800 */
	"COMP_Z_EN\0" /* 29810 */
	"COMP_W_EN\0" /* 29820 */
	"SHIFT\0" /* 29830 */
	"VGT_GRP_INDEX_16\0" /* 29836 */
	"VGT_GRP_INDEX_32\0" /* 29853 */
	"VGT_GRP_UINT_16\0" /* 29870 */
	"VGT_GRP_UINT_32\0" /* 29886 */
	"VGT_GRP_SINT_16\0" /* 29902 */
	"VGT_GRP_SINT_32\0" /* 29918 */
	"VGT_GRP_FLOAT_32\0" /* 29934 */
	"VGT_GRP_AUTO_PRIM\0" /* 29951 */
	"VGT_GRP_FIX_1_23_TO_FLOAT\0" /* 29969 */
	"X_CONV\0" /* 29995 */
	"Y_CONV\0" /* 30002 */
	"Z_CONV\0" /* 30009 */
	"Z_OFFSET\0" /* 30016 */
	"W_CONV\0" /* 30025 */
	"W_OFFSET\0" /* 30032 */
	"GS_OFF\0" /* 30041 */
	"GS_SCENARIO_A\0" /* 30048 */
	"GS_SCENARIO_B\0" /* 30062 */
	"GS_SCENARIO_G\0" /* 30076 */
	"GS_SCENARIO_C\0" /* 30090 */
	"SPRITE_EN\0" /* 30104 */
	"GS_CUT_1024\0" /* 30114 */
	"GS_CUT_512\0" /* 30126 */
	"GS_CUT_256\0" /* 30137 */
	"GS_CUT_128\0" /* 30148 */
	"CUT_MODE\0" /* 30159 */
	"GS_C_PACK_EN\0" /* 30168 */
	"RESERVED_2\0" /* 30181 */
	"ES_PASSTHRU\0" /* 30192 */
	"COMPUTE_MODE\0" /* 30204 */
	"FAST_COMPUTE_MODE\0" /* 30217 */
	"ELEMENT_INFO_EN\0" /* 30235 */
	"PARTIAL_THD_AT_EOI\0" /* 30251 */
	"SUPPRESS_CUTS\0" /* 30270 */
	"ES_WRITE_OPTIMIZE\0" /* 30284 */
	"GS_WRITE_OPTIMIZE\0" /* 30302 */
	"X_0_OFFCHIP_GS\0" /* 30320 */
	"X_3_ES_AND_GS_ARE_ONCHIP\0" /* 30353, 30335 */
	"ES_VERTS_PER_SUBGRP\0" /* 30360 */
	"GS_PRIMS_PER_SUBGRP\0" /* 30380 */
	"MSAA_ENABLE\0" /* 30400 */
	"VPORT_SCISSOR_ENABLE\0" /* 30412 */
	"LINE_STIPPLE_ENABLE\0" /* 30433 */
	"SEND_UNLIT_STILES_TO_PKR\0" /* 30453 */
	"WALK_SIZE\0" /* 30478 */
	"WALK_ALIGNMENT\0" /* 30488 */
	"WALK_ALIGN8_PRIM_FITS_ST\0" /* 30503 */
	"WALK_FENCE_ENABLE\0" /* 30528 */
	"WALK_FENCE_SIZE\0" /* 30546 */
	"SUPERTILE_WALK_ORDER_ENABLE\0" /* 30562, 30567 */
	"TILE_COVER_DISABLE\0" /* 30590 */
	"TILE_COVER_NO_SCISSOR\0" /* 30609 */
	"ZMM_LINE_EXTENT\0" /* 30631 */
	"ZMM_LINE_OFFSET\0" /* 30647 */
	"ZMM_RECT_EXTENT\0" /* 30663 */
	"KILL_PIX_POST_HI_Z\0" /* 30679 */
	"KILL_PIX_POST_DETAIL_MASK\0" /* 30698 */
	"PS_ITER_SAMPLE\0" /* 30724 */
	"MULTI_SHADER_ENGINE_PRIM_DISCARD_ENABLE\0" /* 30739 */
	"MULTI_GPU_SUPERTILE_ENABLE\0" /* 30779 */
	"GPU_ID_OVERRIDE_ENABLE\0" /* 30806 */
	"GPU_ID_OVERRIDE\0" /* 30829 */
	"MULTI_GPU_PRIM_DISCARD_ENABLE\0" /* 30845 */
	"FORCE_EOV_CNTDWN_ENABLE\0" /* 30875 */
	"FORCE_EOV_REZ_ENABLE\0" /* 30899 */
	"OUT_OF_ORDER_PRIMITIVE_ENABLE\0" /* 30920 */
	"OUT_OF_ORDER_WATER_MARK\0" /* 30950 */
	"GS_PER_ES\0" /* 30974 */
	"ES_PER_GS\0" /* 30984 */
	"GS_PER_VS\0" /* 30994 */
	"OUTPRIM_TYPE_POINTLIST\0" /* 31004 */
	"OUTPRIM_TYPE_LINESTRIP\0" /* 31027 */
	"OUTPRIM_TYPE_TRISTRIP\0" /* 31050 */
	"OUTPRIM_TYPE\0" /* 31072 */
	"OUTPRIM_TYPE_1\0" /* 31085 */
	"OUTPRIM_TYPE_2\0" /* 31100 */
	"OUTPRIM_TYPE_3\0" /* 31115 */
	"UNIQUE_TYPE_PER_STREAM\0" /* 31130 */
	"VGT_INDEX_16\0" /* 31153 */
	"VGT_INDEX_32\0" /* 31166 */
	"VGT_INDEX_8\0" /* 31179 */
	"VGT_DMA_SWAP_NONE\0" /* 31191 */
	"VGT_DMA_SWAP_16_BIT\0" /* 31209 */
	"VGT_DMA_SWAP_32_BIT\0" /* 31229 */
	"VGT_DMA_SWAP_WORD\0" /* 31249 */
	"SWAP_MODE\0" /* 31267 */
	"VGT_DMA_BUF_MEM\0" /* 31277 */
	"VGT_DMA_BUF_RING\0" /* 31293 */
	"VGT_DMA_BUF_SETUP\0" /* 31310 */
	"BUF_TYPE\0" /* 31328 */
	"VGT_POLICY_LRU\0" /* 31337 */
	"VGT_POLICY_STREAM\0" /* 31352 */
	"RDREQ_POLICY\0" /* 31370 */
	"RDREQ_POLICY_VI\0" /* 31383 */
	"REQ_PATH\0" /* 31399 */
	"PRIMITIVEID_EN\0" /* 31408 */
	"DISABLE_RESET_ON_EOI\0" /* 31423 */
	"SAMPLE_STREAMOUTSTATS1\0" /* 31444 */
	"SAMPLE_STREAMOUTSTATS2\0" /* 31467 */
	"SAMPLE_STREAMOUTSTATS3\0" /* 31490 */
	"CACHE_FLUSH_TS\0" /* 31513 */
	"CONTEXT_DONE\0" /* 31528 */
	"CACHE_FLUSH\0" /* 31541 */
	"CS_PARTIAL_FLUSH\0" /* 31553 */
	"VGT_STREAMOUT_SYNC\0" /* 31570 */
	"VGT_STREAMOUT_RESET\0" /* 31589 */
	"END_OF_PIPE_INCR_DE\0" /* 31609 */
	"END_OF_PIPE_IB_END\0" /* 31629 */
	"RST_PIX_CNT\0" /* 31648 */
	"VS_PARTIAL_FLUSH\0" /* 31660 */
	"PS_PARTIAL_FLUSH\0" /* 31677 */
	"FLUSH_HS_OUTPUT\0" /* 31694 */
	"FLUSH_LS_OUTPUT\0" /* 31710 */
	"CACHE_FLUSH_AND_INV_TS_EVENT\0" /* 31726 */
	"ZPASS_DONE\0" /* 31755 */
	"CACHE_FLUSH_AND_INV_EVENT\0" /* 31766 */
	"PERFCOUNTER_START\0" /* 31792 */
	"PERFCOUNTER_STOP\0" /* 31810 */
	"PIPELINESTAT_START\0" /* 31827 */
	"PIPELINESTAT_STOP\0" /* 31846 */
	"PERFCOUNTER_SAMPLE\0" /* 31864 */
	"FLUSH_ES_OUTPUT\0" /* 31883 */
	"FLUSH_GS_OUTPUT\0" /* 31899 */
	"SAMPLE_PIPELINESTAT\0" /* 31915 */
	"SO_VGTSTREAMOUT_FLUSH\0" /* 31935 */
	"SAMPLE_STREAMOUTSTATS\0" /* 31957 */
	"RESET_VTX_CNT\0" /* 31979 */
	"BLOCK_CONTEXT_DONE\0" /* 31993 */
	"CS_CONTEXT_DONE\0" /* 32012 */
	"VGT_FLUSH\0" /* 32028 */
	"SC_SEND_DB_VPZ\0" /* 32038 */
	"BOTTOM_OF_PIPE_TS\0" /* 32053 */
	"DB_CACHE_FLUSH_AND_INV\0" /* 32071 */
	"FLUSH_AND_INV_DB_DATA_TS\0" /* 32094 */
	"FLUSH_AND_INV_DB_META\0" /* 32119 */
	"FLUSH_AND_INV_CB_DATA_TS\0" /* 32141 */
	"FLUSH_AND_INV_CB_META\0" /* 32166 */
	"FLUSH_AND_INV_CB_PIXEL_DATA\0" /* 32188 */
	"THREAD_TRACE_START\0" /* 32216 */
	"THREAD_TRACE_STOP\0" /* 32235 */
	"THREAD_TRACE_MARKER\0" /* 32253 */
	"THREAD_TRACE_FLUSH\0" /* 32273 */
	"THREAD_TRACE_FINISH\0" /* 32292 */
	"PIXEL_PIPE_STAT_CONTROL\0" /* 32312 */
	"PIXEL_PIPE_STAT_DUMP\0" /* 32336 */
	"PIXEL_PIPE_STAT_RESET\0" /* 32357 */
	"EVENT_TYPE\0" /* 32379 */
	"EXTENDED_EVENT\0" /* 32390 */
	"RESET_EN\0" /* 32405 */
	"PRIMGROUP_SIZE\0" /* 32414 */
	"PARTIAL_VS_WAVE_ON\0" /* 32429 */
	"SWITCH_ON_EOP\0" /* 32448 */
	"PARTIAL_ES_WAVE_ON\0" /* 32462 */
	"SWITCH_ON_EOI\0" /* 32481 */
	"WD_SWITCH_ON_EOP\0" /* 32495 */
	"MAX_PRIMGRP_IN_WAVE\0" /* 32512 */
	"ITEMSIZE\0" /* 32532 */
	"REUSE_OFF\0" /* 32541 */
	"VTX_CNT_EN\0" /* 32551 */
	"FULL_CACHE\0" /* 32562 */
	"HTILE_USES_PRELOAD_WIN\0" /* 32573 */
	"PRELOAD\0" /* 32596 */
	"PREFETCH_WIDTH\0" /* 32604 */
	"PREFETCH_HEIGHT\0" /* 32619 */
	"DST_OUTSIDE_ZERO_TO_ONE\0" /* 32635 */
	"TC_COMPATIBLE\0" /* 32659 */
	"COMPAREFUNC0\0" /* 32673 */
	"COMPAREVALUE0\0" /* 32686 */
	"COMPAREMASK0\0" /* 32700 */
	"COMPAREFUNC1\0" /* 32713 */
	"COMPAREVALUE1\0" /* 32726 */
	"COMPAREMASK1\0" /* 32740 */
	"START_X\0" /* 32753 */
	"START_Y\0" /* 32761 */
	"MAX_X\0" /* 32769 */
	"MAX_Y\0" /* 32775 */
	"VERTEX_STRIDE\0" /* 32781 */
	"MAX_VERT_OUT\0" /* 32795 */
	"ACCUM_ISOLINE\0" /* 32808 */
	"ACCUM_TRI\0" /* 32822 */
	"ACCUM_QUAD\0" /* 32832 */
	"DONUT_SPLIT\0" /* 32843 */
	"TRAP_SPLIT\0" /* 32855 */
	"LS_STAGE_OFF\0" /* 32866 */
	"LS_STAGE_ON\0" /* 32879 */
	"CS_STAGE_ON\0" /* 32891 */
	"ES_STAGE_OFF\0" /* 32903 */
	"ES_STAGE_DS\0" /* 32916 */
	"ES_STAGE_REAL\0" /* 32928 */
	"VS_STAGE_REAL\0" /* 32942 */
	"VS_STAGE_DS\0" /* 32956 */
	"VS_STAGE_COPY_SHADER\0" /* 32968 */
	"DYNAMIC_HS\0" /* 32989 */
	"DIS_DEALLOC_ACCUM_0\0" /* 33000 */
	"DIS_DEALLOC_ACCUM_1\0" /* 33020 */
	"VS_WAVE_ID_EN\0" /* 33040 */
	"NUM_PATCHES\0" /* 33054 */
	"HS_NUM_INPUT_CP\0" /* 33066 */
	"HS_NUM_OUTPUT_CP\0" /* 33082 */
	"TESS_ISOLINE\0" /* 33099 */
	"TESS_TRIANGLE\0" /* 33112 */
	"TESS_QUAD\0" /* 33126 */
	"PART_INTEGER\0" /* 33136 */
	"PART_POW2\0" /* 33149 */
	"PART_FRAC_ODD\0" /* 33159 */
	"PART_FRAC_EVEN\0" /* 33173 */
	"PARTITIONING\0" /* 33188 */
	"OUTPUT_POINT\0" /* 33201 */
	"OUTPUT_LINE\0" /* 33214 */
	"OUTPUT_TRIANGLE_CW\0" /* 33226 */
	"OUTPUT_TRIANGLE_CCW\0" /* 33245 */
	"TOPOLOGY\0" /* 33265 */
	"RESERVED_REDUC_AXIS\0" /* 33274 */
	"DEPRECATED\0" /* 33294 */
	"NUM_DS_WAVES_PER_SIMD\0" /* 33305 */
	"DISABLE_DONUTS\0" /* 33327 */
	"VGT_POLICY_BYPASS\0" /* 33342 */
	"DISTRIBUTION_MODE_NO_DIST\0" /* 33360 */
	"DISTRIBUTION_MODE_PATCHES\0" /* 33386 */
	"DISTRIBUTION_MODE_DONUTS\0" /* 33412 */
	"DISTRIBUTION_MODE_TRAPEZOIDS\0" /* 33437 */
	"DISTRIBUTION_MODE\0" /* 33466 */
	"ALPHA_TO_MASK_ENABLE\0" /* 33484 */
	"ALPHA_TO_MASK_OFFSET0\0" /* 33505 */
	"ALPHA_TO_MASK_OFFSET1\0" /* 33527 */
	"ALPHA_TO_MASK_OFFSET2\0" /* 33549 */
	"ALPHA_TO_MASK_OFFSET3\0" /* 33571 */
	"OFFSET_ROUND\0" /* 33593 */
	"POLY_OFFSET_NEG_NUM_DB_BITS\0" /* 33606 */
	"POLY_OFFSET_DB_IS_FLOAT_FMT\0" /* 33634 */
	"STREAMOUT_0_EN\0" /* 33662 */
	"STREAMOUT_1_EN\0" /* 33677 */
	"STREAMOUT_2_EN\0" /* 33692 */
	"STREAMOUT_3_EN\0" /* 33707 */
	"RAST_STREAM\0" /* 33722 */
	"RAST_STREAM_MASK\0" /* 33734 */
	"USE_RAST_STREAM_MASK\0" /* 33751 */
	"STREAM_0_BUFFER_EN\0" /* 33772 */
	"STREAM_1_BUFFER_EN\0" /* 33791 */
	"STREAM_2_BUFFER_EN\0" /* 33810 */
	"STREAM_3_BUFFER_EN\0" /* 33829 */
	"DISTANCE_0\0" /* 33848 */
	"DISTANCE_1\0" /* 33859 */
	"DISTANCE_2\0" /* 33870 */
	"DISTANCE_3\0" /* 33881 */
	"DISTANCE_4\0" /* 33892 */
	"DISTANCE_5\0" /* 33903 */
	"DISTANCE_6\0" /* 33914 */
	"DISTANCE_7\0" /* 33925 */
	"DISTANCE_8\0" /* 33936 */
	"DISTANCE_9\0" /* 33947 */
	"DISTANCE_10\0" /* 33958 */
	"DISTANCE_11\0" /* 33970 */
	"DISTANCE_12\0" /* 33982 */
	"DISTANCE_13\0" /* 33994 */
	"DISTANCE_14\0" /* 34006 */
	"DISTANCE_15\0" /* 34018 */
	"EXPAND_LINE_WIDTH\0" /* 34030 */
	"LAST_PIXEL\0" /* 34048 */
	"PERPENDICULAR_ENDCAP_ENA\0" /* 34059 */
	"DX10_DIAMOND_TEST_ENA\0" /* 34084 */
	"MSAA_NUM_SAMPLES\0" /* 34106 */
	"AA_MASK_CENTROID_DTMN\0" /* 34123 */
	"MAX_SAMPLE_DIST\0" /* 34145 */
	"MSAA_EXPOSED_SAMPLES\0" /* 34161 */
	"DETAIL_TO_EXPOSED_MODE\0" /* 34182 */
	"PIX_CENTER\0" /* 34205 */
	"X_TRUNCATE\0" /* 34216 */
	"X_ROUND\0" /* 34227 */
	"X_ROUND_TO_EVEN\0" /* 34235 */
	"X_ROUND_TO_ODD\0" /* 34251 */
	"ROUND_MODE\0" /* 34266 */
	"X_16_8_FIXED_POINT_1_16TH\0" /* 34277 */
	"X_16_8_FIXED_POINT_1_8TH\0" /* 34303 */
	"X_16_8_FIXED_POINT_1_4TH\0" /* 34328 */
	"X_16_8_FIXED_POINT_1_2\0" /* 34353 */
	"X_16_8_FIXED_POINT_1\0" /* 34376 */
	"X_16_8_FIXED_POINT_1_256TH\0" /* 34397 */
	"X_14_10_FIXED_POINT_1_1024TH\0" /* 34424 */
	"X_12_12_FIXED_POINT_1_4096TH\0" /* 34453 */
	"QUANT_MODE\0" /* 34482 */
	"S0_X\0" /* 34493 */
	"S0_Y\0" /* 34498 */
	"S1_X\0" /* 34503 */
	"S1_Y\0" /* 34508 */
	"S2_X\0" /* 34513 */
	"S2_Y\0" /* 34518 */
	"S3_X\0" /* 34523 */
	"S3_Y\0" /* 34528 */
	"S4_X\0" /* 34533 */
	"S4_Y\0" /* 34538 */
	"S5_X\0" /* 34543 */
	"S5_Y\0" /* 34548 */
	"S6_X\0" /* 34553 */
	"S6_Y\0" /* 34558 */
	"S7_X\0" /* 34563 */
	"S7_Y\0" /* 34568 */
	"S8_X\0" /* 34573 */
	"S8_Y\0" /* 34578 */
	"S9_X\0" /* 34583 */
	"S9_Y\0" /* 34588 */
	"S10_X\0" /* 34593 */
	"S10_Y\0" /* 34599 */
	"S11_X\0" /* 34605 */
	"S11_Y\0" /* 34611 */
	"S12_X\0" /* 34617 */
	"S12_Y\0" /* 34623 */
	"S13_X\0" /* 34629 */
	"S13_Y\0" /* 34635 */
	"S14_X\0" /* 34641 */
	"S14_Y\0" /* 34647 */
	"S15_X\0" /* 34653 */
	"S15_Y\0" /* 34659 */
	"AA_MASK_X0Y0\0" /* 34665 */
	"AA_MASK_X1Y0\0" /* 34678 */
	"AA_MASK_X0Y1\0" /* 34691 */
	"AA_MASK_X1Y1\0" /* 34704 */
	"REALIGN_DQUADS_AFTER_N_WAVES\0" /* 34717 */
	"VTX_REUSE_DEPTH\0" /* 34746 */
	"DEALLOC_DIST\0" /* 34762 */
	"FMASK_TILE_MAX\0" /* 34775 */
	"ENDIAN_NONE\0" /* 34790 */
	"ENDIAN_8IN16\0" /* 34802 */
	"ENDIAN_8IN32\0" /* 34815 */
	"ENDIAN_8IN64\0" /* 34828 */
	"ENDIAN\0" /* 34841 */
	"COLOR_INVALID\0" /* 34848 */
	"COLOR_8\0" /* 34862 */
	"COLOR_16\0" /* 34870 */
	"COLOR_8_8\0" /* 34879 */
	"COLOR_32\0" /* 34889 */
	"COLOR_16_16\0" /* 34898 */
	"COLOR_10_11_11\0" /* 34910 */
	"COLOR_11_11_10\0" /* 34925 */
	"COLOR_10_10_10_2\0" /* 34940 */
	"COLOR_2_10_10_10\0" /* 34957 */
	"COLOR_8_8_8_8\0" /* 34974 */
	"COLOR_32_32\0" /* 34988 */
	"COLOR_16_16_16_16\0" /* 35000 */
	"COLOR_32_32_32_32\0" /* 35018 */
	"COLOR_5_6_5\0" /* 35036 */
	"COLOR_1_5_5_5\0" /* 35048 */
	"COLOR_5_5_5_1\0" /* 35062 */
	"COLOR_4_4_4_4\0" /* 35076 */
	"COLOR_8_24\0" /* 35090 */
	"COLOR_24_8\0" /* 35101 */
	"COLOR_X24_8_32_FLOAT\0" /* 35112 */
	"NUMBER_UNORM\0" /* 35133 */
	"NUMBER_SNORM\0" /* 35146 */
	"NUMBER_UINT\0" /* 35159 */
	"NUMBER_SINT\0" /* 35171 */
	"NUMBER_SRGB\0" /* 35183 */
	"NUMBER_FLOAT\0" /* 35195 */
	"NUMBER_TYPE\0" /* 35208 */
	"SWAP_STD\0" /* 35220 */
	"SWAP_ALT\0" /* 35229 */
	"SWAP_STD_REV\0" /* 35238 */
	"SWAP_ALT_REV\0" /* 35251 */
	"COMP_SWAP\0" /* 35264 */
	"BLEND_CLAMP\0" /* 35274 */
	"BLEND_BYPASS\0" /* 35286 */
	"SIMPLE_FLOAT\0" /* 35299 */
	"CMASK_IS_LINEAR\0" /* 35312 */
	"FORCE_OPT_AUTO\0" /* 35328 */
	"FORCE_OPT_DISABLE\0" /* 35343 */
	"FORCE_OPT_ENABLE_IF_SRC_A_0\0" /* 35361 */
	"FORCE_OPT_ENABLE_IF_SRC_RGB_0\0" /* 35389 */
	"FORCE_OPT_ENABLE_IF_SRC_ARGB_0\0" /* 35419 */
	"FORCE_OPT_ENABLE_IF_SRC_A_1\0" /* 35450 */
	"FORCE_OPT_ENABLE_IF_SRC_RGB_1\0" /* 35478 */
	"FORCE_OPT_ENABLE_IF_SRC_ARGB_1\0" /* 35508 */
	"BLEND_OPT_DONT_RD_DST\0" /* 35539 */
	"BLEND_OPT_DISCARD_PIXEL\0" /* 35561 */
	"FMASK_COMPRESSION_DISABLE\0" /* 35585 */
	"FMASK_COMPRESS_1FRAG_ONLY\0" /* 35611 */
	"DCC_ENABLE\0" /* 35637 */
	"CMASK_ADDR_TYPE\0" /* 35648 */
	"FMASK_TILE_MODE_INDEX\0" /* 35664 */
	"FMASK_BANK_HEIGHT\0" /* 35686 */
	"NUM_FRAGMENTS\0" /* 35704 */
	"FORCE_DST_ALPHA_1\0" /* 35718 */
	"KEY_CLEAR_ENABLE\0" /* 35736 */
	"MAX_UNCOMPRESSED_BLOCK_SIZE\0" /* 35753 */
	"MIN_COMPRESSED_BLOCK_SIZE\0" /* 35781 */
	"MAX_COMPRESSED_BLOCK_SIZE\0" /* 35807 */
	"INDEPENDENT_64B_BLOCKS\0" /* 35833 */
	"LOSSY_RGB_PRECISION\0" /* 35856 */
	"LOSSY_ALPHA_PRECISION\0" /* 35876 */
	"DRAW_INDEX_LOC\0" /* 35898 */
	"IB_BASE_LO\0" /* 35913 */
	"IB_BASE_HI\0" /* 35924 */
	"CP_DMA_WORD0\0" /* 35935 */
	"CP_DMA_WORD1\0" /* 35948 */
	"CP_DMA_WORD2\0" /* 35961 */
	"CP_DMA_WORD3\0" /* 35974 */
	"COMMAND\0" /* 35987 */
	"DMA_DATA_WORD0\0" /* 35995 */
	"SRBM_STATUS2\0" /* 36010 */
	"SRBM_STATUS\0" /* 36023 */
	"SRBM_STATUS3\0" /* 36035 */
	"SDMA0_STATUS_REG\0" /* 36048 */
	"SDMA1_STATUS_REG\0" /* 36065 */
	"GRBM_STATUS2\0" /* 36082 */
	"GRBM_STATUS\0" /* 36095 */
	"CP_STRMOUT_CNTL\0" /* 36107 */
	"CP_COHER_CNTL\0" /* 36123 */
	"CP_COHER_SIZE\0" /* 36137 */
	"CP_COHER_BASE\0" /* 36151 */
	"GRBM_STATUS_SE0\0" /* 36165 */
	"GRBM_STATUS_SE1\0" /* 36181 */
	"GRBM_STATUS_SE2\0" /* 36197 */
	"GRBM_STATUS_SE3\0" /* 36213 */
	"CP_COHER_BASE_HI\0" /* 36229 */
	"CP_COHER_START_DELAY\0" /* 36246 */
	"CP_COHER_STATUS\0" /* 36267 */
	"CP_CPC_STATUS\0" /* 36283 */
	"CP_CPC_BUSY_STAT\0" /* 36297 */
	"CP_CPC_STALLED_STAT1\0" /* 36314 */
	"CP_CPF_STATUS\0" /* 36335 */
	"CP_CPF_BUSY_STAT\0" /* 36349 */
	"CP_CPF_STALLED_STAT1\0" /* 36366 */
	"CP_COHER_SIZE_HI\0" /* 36387 */
	"VGT_VTX_VECT_EJECT_REG\0" /* 36404 */
	"VGT_CACHE_INVALIDATION\0" /* 36427 */
	"VGT_ESGS_RING_SIZE\0" /* 36450 */
	"VGT_GSVS_RING_SIZE\0" /* 36469 */
	"VGT_GS_VERTEX_REUSE\0" /* 36488 */
	"VGT_PRIMITIVE_TYPE\0" /* 36508 */
	"VGT_INDEX_TYPE\0" /* 36527 */
	"VGT_STRMOUT_BUFFER_FILLED_SIZE_0\0" /* 36542 */
	"VGT_STRMOUT_BUFFER_FILLED_SIZE_1\0" /* 36575 */
	"VGT_STRMOUT_BUFFER_FILLED_SIZE_2\0" /* 36608 */
	"VGT_STRMOUT_BUFFER_FILLED_SIZE_3\0" /* 36641 */
	"VGT_NUM_INDICES\0" /* 36674 */
	"VGT_NUM_INSTANCES\0" /* 36690 */
	"VGT_TF_RING_SIZE\0" /* 36708 */
	"VGT_HS_OFFCHIP_PARAM\0" /* 36725 */
	"VGT_TF_MEMORY_BASE\0" /* 36746 */
	"PA_CL_ENHANCE\0" /* 36765 */
	"PA_SU_LINE_STIPPLE_VALUE\0" /* 36779 */
	"PA_SC_LINE_STIPPLE_STATE\0" /* 36804 */
	"CP_STALLED_STAT3\0" /* 36829 */
	"CP_STALLED_STAT1\0" /* 36846 */
	"CP_STALLED_STAT2\0" /* 36863 */
	"CP_STAT\0" /* 36880 */
	"GRBM_GFX_INDEX\0" /* 36888 */
	"PA_SC_SCREEN_EXTENT_MIN_0\0" /* 36903 */
	"PA_SC_SCREEN_EXTENT_MAX_0\0" /* 36929 */
	"PA_SC_SCREEN_EXTENT_MIN_1\0" /* 36955 */
	"PA_SC_SCREEN_EXTENT_MAX_1\0" /* 36981 */
	"PA_SC_ENHANCE\0" /* 37007 */
	"SQC_CACHES\0" /* 37021 */
	"SQ_RANDOM_WAVE_PRI\0" /* 37032 */
	"SQ_EXP_0\0" /* 37051 */
	"TA_CS_BC_BASE_ADDR\0" /* 37060 */
	"TA_CS_BC_BASE_ADDR_HI\0" /* 37079 */
	"DB_OCCLUSION_COUNT0_LOW\0" /* 37101 */
	"SQ_BUF_RSRC_WORD0\0" /* 37125 */
	"DB_OCCLUSION_COUNT0_HI\0" /* 37143 */
	"SQ_BUF_RSRC_WORD1\0" /* 37166 */
	"DB_OCCLUSION_COUNT1_LOW\0" /* 37184 */
	"SQ_BUF_RSRC_WORD2\0" /* 37208 */
	"DB_OCCLUSION_COUNT1_HI\0" /* 37226 */
	"SQ_BUF_RSRC_WORD3\0" /* 37249 */
	"DB_OCCLUSION_COUNT2_LOW\0" /* 37267 */
	"SQ_IMG_RSRC_WORD0\0" /* 37291 */
	"DB_OCCLUSION_COUNT2_HI\0" /* 37309 */
	"SQ_IMG_RSRC_WORD1\0" /* 37332 */
	"DB_OCCLUSION_COUNT3_LOW\0" /* 37350 */
	"SQ_IMG_RSRC_WORD2\0" /* 37374 */
	"DB_OCCLUSION_COUNT3_HI\0" /* 37392 */
	"SQ_IMG_RSRC_WORD3\0" /* 37415 */
	"SQ_IMG_RSRC_WORD4\0" /* 37433 */
	"SQ_IMG_RSRC_WORD5\0" /* 37451 */
	"SQ_IMG_RSRC_WORD6\0" /* 37469 */
	"SQ_IMG_RSRC_WORD7\0" /* 37487 */
	"SQ_IMG_SAMP_WORD0\0" /* 37505 */
	"SQ_IMG_SAMP_WORD1\0" /* 37523 */
	"SQ_IMG_SAMP_WORD2\0" /* 37541 */
	"SQ_IMG_SAMP_WORD3\0" /* 37559 */
	"SPI_DYN_GPR_LOCK_EN\0" /* 37577 */
	"SPI_STATIC_THREAD_MGMT_1\0" /* 37597 */
	"SPI_STATIC_THREAD_MGMT_2\0" /* 37622 */
	"SPI_STATIC_THREAD_MGMT_3\0" /* 37647 */
	"SPI_PS_MAX_WAVE_ID\0" /* 37672 */
	"SPI_ARB_PRIORITY\0" /* 37691 */
	"SPI_ARB_CYCLES_0\0" /* 37708 */
	"SPI_ARB_CYCLES_1\0" /* 37725 */
	"SQ_FLAT_SCRATCH_WORD0\0" /* 37742 */
	"SQ_FLAT_SCRATCH_WORD1\0" /* 37764 */
	"DB_ZPASS_COUNT_LOW\0" /* 37786 */
	"DB_ZPASS_COUNT_HI\0" /* 37805 */
	"SPI_CONFIG_CNTL\0" /* 37823 */
	"SPI_CONFIG_CNTL_1\0" /* 37839 */
	"SPI_RESOURCE_RESERVE_CU_AB_0\0" /* 37857 */
	"DB_SUBTILE_CONTROL\0" /* 37886 */
	"GB_ADDR_CONFIG\0" /* 37905 */
	"GB_TILE_MODE0\0" /* 37920 */
	"GB_TILE_MODE1\0" /* 37934 */
	"GB_TILE_MODE2\0" /* 37948 */
	"GB_TILE_MODE3\0" /* 37962 */
	"GB_TILE_MODE4\0" /* 37976 */
	"GB_TILE_MODE5\0" /* 37990 */
	"GB_TILE_MODE6\0" /* 38004 */
	"GB_TILE_MODE7\0" /* 38018 */
	"GB_TILE_MODE8\0" /* 38032 */
	"GB_TILE_MODE9\0" /* 38046 */
	"GB_TILE_MODE10\0" /* 38060 */
	"GB_TILE_MODE11\0" /* 38075 */
	"GB_TILE_MODE12\0" /* 38090 */
	"GB_TILE_MODE13\0" /* 38105 */
	"GB_TILE_MODE14\0" /* 38120 */
	"GB_TILE_MODE15\0" /* 38135 */
	"GB_TILE_MODE16\0" /* 38150 */
	"GB_TILE_MODE17\0" /* 38165 */
	"GB_TILE_MODE18\0" /* 38180 */
	"GB_TILE_MODE19\0" /* 38195 */
	"GB_TILE_MODE20\0" /* 38210 */
	"GB_TILE_MODE21\0" /* 38225 */
	"GB_TILE_MODE22\0" /* 38240 */
	"GB_TILE_MODE23\0" /* 38255 */
	"GB_TILE_MODE24\0" /* 38270 */
	"GB_TILE_MODE25\0" /* 38285 */
	"GB_TILE_MODE26\0" /* 38300 */
	"GB_TILE_MODE27\0" /* 38315 */
	"GB_TILE_MODE28\0" /* 38330 */
	"GB_TILE_MODE29\0" /* 38345 */
	"GB_TILE_MODE30\0" /* 38360 */
	"GB_TILE_MODE31\0" /* 38375 */
	"GB_MACROTILE_MODE0\0" /* 38390 */
	"GB_MACROTILE_MODE1\0" /* 38409 */
	"GB_MACROTILE_MODE2\0" /* 38428 */
	"GB_MACROTILE_MODE3\0" /* 38447 */
	"GB_MACROTILE_MODE4\0" /* 38466 */
	"GB_MACROTILE_MODE5\0" /* 38485 */
	"GB_MACROTILE_MODE6\0" /* 38504 */
	"GB_MACROTILE_MODE7\0" /* 38523 */
	"GB_MACROTILE_MODE8\0" /* 38542 */
	"GB_MACROTILE_MODE9\0" /* 38561 */
	"GB_MACROTILE_MODE10\0" /* 38580 */
	"GB_MACROTILE_MODE11\0" /* 38600 */
	"GB_MACROTILE_MODE12\0" /* 38620 */
	"GB_MACROTILE_MODE13\0" /* 38640 */
	"GB_MACROTILE_MODE14\0" /* 38660 */
	"GB_MACROTILE_MODE15\0" /* 38680 */
	"SPI_SHADER_TBA_LO_PS\0" /* 38700 */
	"SPI_SHADER_TBA_HI_PS\0" /* 38721 */
	"SPI_SHADER_TMA_LO_PS\0" /* 38742 */
	"SPI_SHADER_TMA_HI_PS\0" /* 38763 */
	"SPI_SHADER_PGM_RSRC3_PS\0" /* 38784 */
	"SPI_SHADER_PGM_LO_PS\0" /* 38808 */
	"SPI_SHADER_PGM_HI_PS\0" /* 38829 */
	"SPI_SHADER_PGM_RSRC1_PS\0" /* 38850 */
	"SPI_SHADER_PGM_RSRC2_PS\0" /* 38874 */
	"SPI_SHADER_USER_DATA_PS_0\0" /* 38898 */
	"SPI_SHADER_USER_DATA_PS_1\0" /* 38924 */
	"SPI_SHADER_USER_DATA_PS_2\0" /* 38950 */
	"SPI_SHADER_USER_DATA_PS_3\0" /* 38976 */
	"SPI_SHADER_USER_DATA_PS_4\0" /* 39002 */
	"SPI_SHADER_USER_DATA_PS_5\0" /* 39028 */
	"SPI_SHADER_USER_DATA_PS_6\0" /* 39054 */
	"SPI_SHADER_USER_DATA_PS_7\0" /* 39080 */
	"SPI_SHADER_USER_DATA_PS_8\0" /* 39106 */
	"SPI_SHADER_USER_DATA_PS_9\0" /* 39132 */
	"SPI_SHADER_USER_DATA_PS_10\0" /* 39158 */
	"SPI_SHADER_USER_DATA_PS_11\0" /* 39185 */
	"SPI_SHADER_USER_DATA_PS_12\0" /* 39212 */
	"SPI_SHADER_USER_DATA_PS_13\0" /* 39239 */
	"SPI_SHADER_USER_DATA_PS_14\0" /* 39266 */
	"SPI_SHADER_USER_DATA_PS_15\0" /* 39293 */
	"SPI_SHADER_TBA_LO_VS\0" /* 39320 */
	"SPI_SHADER_TBA_HI_VS\0" /* 39341 */
	"SPI_SHADER_TMA_LO_VS\0" /* 39362 */
	"SPI_SHADER_TMA_HI_VS\0" /* 39383 */
	"SPI_SHADER_PGM_RSRC3_VS\0" /* 39404 */
	"SPI_SHADER_LATE_ALLOC_VS\0" /* 39428 */
	"SPI_SHADER_PGM_LO_VS\0" /* 39453 */
	"SPI_SHADER_PGM_HI_VS\0" /* 39474 */
	"SPI_SHADER_PGM_RSRC1_VS\0" /* 39495 */
	"SPI_SHADER_PGM_RSRC2_VS\0" /* 39519 */
	"SPI_SHADER_USER_DATA_VS_0\0" /* 39543 */
	"SPI_SHADER_USER_DATA_VS_1\0" /* 39569 */
	"SPI_SHADER_USER_DATA_VS_2\0" /* 39595 */
	"SPI_SHADER_USER_DATA_VS_3\0" /* 39621 */
	"SPI_SHADER_USER_DATA_VS_4\0" /* 39647 */
	"SPI_SHADER_USER_DATA_VS_5\0" /* 39673 */
	"SPI_SHADER_USER_DATA_VS_6\0" /* 39699 */
	"SPI_SHADER_USER_DATA_VS_7\0" /* 39725 */
	"SPI_SHADER_USER_DATA_VS_8\0" /* 39751 */
	"SPI_SHADER_USER_DATA_VS_9\0" /* 39777 */
	"SPI_SHADER_USER_DATA_VS_10\0" /* 39803 */
	"SPI_SHADER_USER_DATA_VS_11\0" /* 39830 */
	"SPI_SHADER_USER_DATA_VS_12\0" /* 39857 */
	"SPI_SHADER_USER_DATA_VS_13\0" /* 39884 */
	"SPI_SHADER_USER_DATA_VS_14\0" /* 39911 */
	"SPI_SHADER_USER_DATA_VS_15\0" /* 39938 */
	"SPI_SHADER_TBA_LO_GS\0" /* 39965 */
	"SPI_SHADER_TBA_HI_GS\0" /* 39986 */
	"SPI_SHADER_TMA_LO_GS\0" /* 40007 */
	"SPI_SHADER_TMA_HI_GS\0" /* 40028 */
	"SPI_SHADER_PGM_RSRC3_GS\0" /* 40049 */
	"SPI_SHADER_PGM_LO_GS\0" /* 40073 */
	"SPI_SHADER_PGM_HI_GS\0" /* 40094 */
	"SPI_SHADER_PGM_RSRC1_GS\0" /* 40115 */
	"SPI_SHADER_PGM_RSRC2_GS\0" /* 40139 */
	"SPI_SHADER_USER_DATA_GS_0\0" /* 40163 */
	"SPI_SHADER_USER_DATA_GS_1\0" /* 40189 */
	"SPI_SHADER_USER_DATA_GS_2\0" /* 40215 */
	"SPI_SHADER_USER_DATA_GS_3\0" /* 40241 */
	"SPI_SHADER_USER_DATA_GS_4\0" /* 40267 */
	"SPI_SHADER_USER_DATA_GS_5\0" /* 40293 */
	"SPI_SHADER_USER_DATA_GS_6\0" /* 40319 */
	"SPI_SHADER_USER_DATA_GS_7\0" /* 40345 */
	"SPI_SHADER_USER_DATA_GS_8\0" /* 40371 */
	"SPI_SHADER_USER_DATA_GS_9\0" /* 40397 */
	"SPI_SHADER_USER_DATA_GS_10\0" /* 40423 */
	"SPI_SHADER_USER_DATA_GS_11\0" /* 40450 */
	"SPI_SHADER_USER_DATA_GS_12\0" /* 40477 */
	"SPI_SHADER_USER_DATA_GS_13\0" /* 40504 */
	"SPI_SHADER_USER_DATA_GS_14\0" /* 40531 */
	"SPI_SHADER_USER_DATA_GS_15\0" /* 40558 */
	"SPI_SHADER_TBA_LO_ES\0" /* 40585 */
	"SPI_SHADER_TBA_HI_ES\0" /* 40606 */
	"SPI_SHADER_TMA_LO_ES\0" /* 40627 */
	"SPI_SHADER_TMA_HI_ES\0" /* 40648 */
	"SPI_SHADER_PGM_RSRC3_ES\0" /* 40669 */
	"SPI_SHADER_PGM_LO_ES\0" /* 40693 */
	"SPI_SHADER_PGM_HI_ES\0" /* 40714 */
	"SPI_SHADER_PGM_RSRC1_ES\0" /* 40735 */
	"SPI_SHADER_PGM_RSRC2_ES\0" /* 40759 */
	"SPI_SHADER_USER_DATA_ES_0\0" /* 40783 */
	"SPI_SHADER_USER_DATA_ES_1\0" /* 40809 */
	"SPI_SHADER_USER_DATA_ES_2\0" /* 40835 */
	"SPI_SHADER_USER_DATA_ES_3\0" /* 40861 */
	"SPI_SHADER_USER_DATA_ES_4\0" /* 40887 */
	"SPI_SHADER_USER_DATA_ES_5\0" /* 40913 */
	"SPI_SHADER_USER_DATA_ES_6\0" /* 40939 */
	"SPI_SHADER_USER_DATA_ES_7\0" /* 40965 */
	"SPI_SHADER_USER_DATA_ES_8\0" /* 40991 */
	"SPI_SHADER_USER_DATA_ES_9\0" /* 41017 */
	"SPI_SHADER_USER_DATA_ES_10\0" /* 41043 */
	"SPI_SHADER_USER_DATA_ES_11\0" /* 41070 */
	"SPI_SHADER_USER_DATA_ES_12\0" /* 41097 */
	"SPI_SHADER_USER_DATA_ES_13\0" /* 41124 */
	"SPI_SHADER_USER_DATA_ES_14\0" /* 41151 */
	"SPI_SHADER_USER_DATA_ES_15\0" /* 41178 */
	"SPI_SHADER_TBA_LO_HS\0" /* 41205 */
	"SPI_SHADER_TBA_HI_HS\0" /* 41226 */
	"SPI_SHADER_TMA_LO_HS\0" /* 41247 */
	"SPI_SHADER_TMA_HI_HS\0" /* 41268 */
	"SPI_SHADER_PGM_RSRC3_HS\0" /* 41289 */
	"SPI_SHADER_PGM_LO_HS\0" /* 41313 */
	"SPI_SHADER_PGM_HI_HS\0" /* 41334 */
	"SPI_SHADER_PGM_RSRC1_HS\0" /* 41355 */
	"SPI_SHADER_PGM_RSRC2_HS\0" /* 41379 */
	"SPI_SHADER_USER_DATA_HS_0\0" /* 41403 */
	"SPI_SHADER_USER_DATA_HS_1\0" /* 41429 */
	"SPI_SHADER_USER_DATA_HS_2\0" /* 41455 */
	"SPI_SHADER_USER_DATA_HS_3\0" /* 41481 */
	"SPI_SHADER_USER_DATA_HS_4\0" /* 41507 */
	"SPI_SHADER_USER_DATA_HS_5\0" /* 41533 */
	"SPI_SHADER_USER_DATA_HS_6\0" /* 41559 */
	"SPI_SHADER_USER_DATA_HS_7\0" /* 41585 */
	"SPI_SHADER_USER_DATA_HS_8\0" /* 41611 */
	"SPI_SHADER_USER_DATA_HS_9\0" /* 41637 */
	"SPI_SHADER_USER_DATA_HS_10\0" /* 41663 */
	"SPI_SHADER_USER_DATA_HS_11\0" /* 41690 */
	"SPI_SHADER_USER_DATA_HS_12\0" /* 41717 */
	"SPI_SHADER_USER_DATA_HS_13\0" /* 41744 */
	"SPI_SHADER_USER_DATA_HS_14\0" /* 41771 */
	"SPI_SHADER_USER_DATA_HS_15\0" /* 41798 */
	"SPI_SHADER_TBA_LO_LS\0" /* 41825 */
	"SPI_SHADER_TBA_HI_LS\0" /* 41846 */
	"SPI_SHADER_TMA_LO_LS\0" /* 41867 */
	"SPI_SHADER_TMA_HI_LS\0" /* 41888 */
	"SPI_SHADER_PGM_RSRC3_LS\0" /* 41909 */
	"SPI_SHADER_PGM_LO_LS\0" /* 41933 */
	"SPI_SHADER_PGM_HI_LS\0" /* 41954 */
	"SPI_SHADER_PGM_RSRC1_LS\0" /* 41975 */
	"SPI_SHADER_PGM_RSRC2_LS\0" /* 41999 */
	"SPI_SHADER_USER_DATA_LS_0\0" /* 42023 */
	"SPI_SHADER_USER_DATA_LS_1\0" /* 42049 */
	"SPI_SHADER_USER_DATA_LS_2\0" /* 42075 */
	"SPI_SHADER_USER_DATA_LS_3\0" /* 42101 */
	"SPI_SHADER_USER_DATA_LS_4\0" /* 42127 */
	"SPI_SHADER_USER_DATA_LS_5\0" /* 42153 */
	"SPI_SHADER_USER_DATA_LS_6\0" /* 42179 */
	"SPI_SHADER_USER_DATA_LS_7\0" /* 42205 */
	"SPI_SHADER_USER_DATA_LS_8\0" /* 42231 */
	"SPI_SHADER_USER_DATA_LS_9\0" /* 42257 */
	"SPI_SHADER_USER_DATA_LS_10\0" /* 42283 */
	"SPI_SHADER_USER_DATA_LS_11\0" /* 42310 */
	"SPI_SHADER_USER_DATA_LS_12\0" /* 42337 */
	"SPI_SHADER_USER_DATA_LS_13\0" /* 42364 */
	"SPI_SHADER_USER_DATA_LS_14\0" /* 42391 */
	"SPI_SHADER_USER_DATA_LS_15\0" /* 42418 */
	"COMPUTE_DISPATCH_INITIATOR\0" /* 42445 */
	"COMPUTE_DIM_X\0" /* 42472 */
	"COMPUTE_DIM_Y\0" /* 42486 */
	"COMPUTE_DIM_Z\0" /* 42500 */
	"COMPUTE_START_X\0" /* 42514 */
	"COMPUTE_START_Y\0" /* 42530 */
	"COMPUTE_START_Z\0" /* 42546 */
	"COMPUTE_NUM_THREAD_X\0" /* 42562 */
	"COMPUTE_NUM_THREAD_Y\0" /* 42583 */
	"COMPUTE_NUM_THREAD_Z\0" /* 42604 */
	"COMPUTE_MAX_WAVE_ID\0" /* 42625 */
	"COMPUTE_PIPELINESTAT_ENABLE\0" /* 42645 */
	"COMPUTE_PERFCOUNT_ENABLE\0" /* 42673 */
	"COMPUTE_PGM_LO\0" /* 42698 */
	"COMPUTE_PGM_HI\0" /* 42713 */
	"COMPUTE_TBA_LO\0" /* 42728 */
	"COMPUTE_TBA_HI\0" /* 42743 */
	"COMPUTE_TMA_LO\0" /* 42758 */
	"COMPUTE_TMA_HI\0" /* 42773 */
	"COMPUTE_PGM_RSRC1\0" /* 42788 */
	"COMPUTE_PGM_RSRC2\0" /* 42806 */
	"COMPUTE_VMID\0" /* 42824 */
	"COMPUTE_RESOURCE_LIMITS\0" /* 42837 */
	"COMPUTE_STATIC_THREAD_MGMT_SE0\0" /* 42861 */
	"COMPUTE_STATIC_THREAD_MGMT_SE1\0" /* 42892 */
	"COMPUTE_TMPRING_SIZE\0" /* 42923 */
	"COMPUTE_STATIC_THREAD_MGMT_SE2\0" /* 42944 */
	"COMPUTE_STATIC_THREAD_MGMT_SE3\0" /* 42975 */
	"COMPUTE_RESTART_X\0" /* 43006 */
	"COMPUTE_RESTART_Y\0" /* 43024 */
	"COMPUTE_RESTART_Z\0" /* 43042 */
	"COMPUTE_MISC_RESERVED\0" /* 43060 */
	"COMPUTE_DISPATCH_ID\0" /* 43082 */
	"COMPUTE_THREADGROUP_ID\0" /* 43102 */
	"COMPUTE_RELAUNCH\0" /* 43125 */
	"COMPUTE_WAVE_RESTORE_ADDR_LO\0" /* 43142 */
	"COMPUTE_WAVE_RESTORE_ADDR_HI\0" /* 43171 */
	"COMPUTE_WAVE_RESTORE_CONTROL\0" /* 43200 */
	"COMPUTE_USER_DATA_0\0" /* 43229 */
	"COMPUTE_USER_DATA_1\0" /* 43249 */
	"COMPUTE_USER_DATA_2\0" /* 43269 */
	"COMPUTE_USER_DATA_3\0" /* 43289 */
	"COMPUTE_USER_DATA_4\0" /* 43309 */
	"COMPUTE_USER_DATA_5\0" /* 43329 */
	"COMPUTE_USER_DATA_6\0" /* 43349 */
	"COMPUTE_USER_DATA_7\0" /* 43369 */
	"COMPUTE_USER_DATA_8\0" /* 43389 */
	"COMPUTE_USER_DATA_9\0" /* 43409 */
	"COMPUTE_USER_DATA_10\0" /* 43429 */
	"COMPUTE_USER_DATA_11\0" /* 43450 */
	"COMPUTE_USER_DATA_12\0" /* 43471 */
	"COMPUTE_USER_DATA_13\0" /* 43492 */
	"COMPUTE_USER_DATA_14\0" /* 43513 */
	"COMPUTE_USER_DATA_15\0" /* 43534 */
	"COMPUTE_NOWHERE\0" /* 43555 */
	"CPG_PERFCOUNTER1_LO\0" /* 43571 */
	"CPG_PERFCOUNTER1_HI\0" /* 43591 */
	"CPG_PERFCOUNTER0_LO\0" /* 43611 */
	"CPG_PERFCOUNTER0_HI\0" /* 43631 */
	"CPC_PERFCOUNTER1_LO\0" /* 43651 */
	"CPC_PERFCOUNTER1_HI\0" /* 43671 */
	"CPC_PERFCOUNTER0_LO\0" /* 43691 */
	"CPC_PERFCOUNTER0_HI\0" /* 43711 */
	"CPF_PERFCOUNTER1_LO\0" /* 43731 */
	"CPF_PERFCOUNTER1_HI\0" /* 43751 */
	"CPF_PERFCOUNTER0_LO\0" /* 43771 */
	"CPF_PERFCOUNTER0_HI\0" /* 43791 */
	"GRBM_PERFCOUNTER0_LO\0" /* 43811 */
	"GRBM_PERFCOUNTER0_HI\0" /* 43832 */
	"GRBM_PERFCOUNTER1_LO\0" /* 43853 */
	"GRBM_PERFCOUNTER1_HI\0" /* 43874 */
	"GRBM_SE0_PERFCOUNTER_LO\0" /* 43895 */
	"GRBM_SE0_PERFCOUNTER_HI\0" /* 43919 */
	"GRBM_SE1_PERFCOUNTER_LO\0" /* 43943 */
	"GRBM_SE1_PERFCOUNTER_HI\0" /* 43967 */
	"GRBM_SE2_PERFCOUNTER_LO\0" /* 43991 */
	"GRBM_SE2_PERFCOUNTER_HI\0" /* 44015 */
	"GRBM_SE3_PERFCOUNTER_LO\0" /* 44039 */
	"GRBM_SE3_PERFCOUNTER_HI\0" /* 44063 */
	"WD_PERFCOUNTER0_LO\0" /* 44087 */
	"WD_PERFCOUNTER0_HI\0" /* 44106 */
	"WD_PERFCOUNTER1_LO\0" /* 44125 */
	"WD_PERFCOUNTER1_HI\0" /* 44144 */
	"WD_PERFCOUNTER2_LO\0" /* 44163 */
	"WD_PERFCOUNTER2_HI\0" /* 44182 */
	"WD_PERFCOUNTER3_LO\0" /* 44201 */
	"WD_PERFCOUNTER3_HI\0" /* 44220 */
	"IA_PERFCOUNTER0_LO\0" /* 44239 */
	"IA_PERFCOUNTER0_HI\0" /* 44258 */
	"IA_PERFCOUNTER1_LO\0" /* 44277 */
	"IA_PERFCOUNTER1_HI\0" /* 44296 */
	"IA_PERFCOUNTER2_LO\0" /* 44315 */
	"IA_PERFCOUNTER2_HI\0" /* 44334 */
	"IA_PERFCOUNTER3_LO\0" /* 44353 */
	"IA_PERFCOUNTER3_HI\0" /* 44372 */
	"VGT_PERFCOUNTER0_LO\0" /* 44391 */
	"VGT_PERFCOUNTER0_HI\0" /* 44411 */
	"VGT_PERFCOUNTER1_LO\0" /* 44431 */
	"VGT_PERFCOUNTER1_HI\0" /* 44451 */
	"VGT_PERFCOUNTER2_LO\0" /* 44471 */
	"VGT_PERFCOUNTER2_HI\0" /* 44491 */
	"VGT_PERFCOUNTER3_LO\0" /* 44511 */
	"VGT_PERFCOUNTER3_HI\0" /* 44531 */
	"PA_SU_PERFCOUNTER0_LO\0" /* 44551 */
	"PA_SU_PERFCOUNTER0_HI\0" /* 44573 */
	"PA_SU_PERFCOUNTER1_LO\0" /* 44595 */
	"PA_SU_PERFCOUNTER1_HI\0" /* 44617 */
	"PA_SU_PERFCOUNTER2_LO\0" /* 44639 */
	"PA_SU_PERFCOUNTER2_HI\0" /* 44661 */
	"PA_SU_PERFCOUNTER3_LO\0" /* 44683 */
	"PA_SU_PERFCOUNTER3_HI\0" /* 44705 */
	"PA_SC_PERFCOUNTER0_LO\0" /* 44727 */
	"PA_SC_PERFCOUNTER0_HI\0" /* 44749 */
	"PA_SC_PERFCOUNTER1_LO\0" /* 44771 */
	"PA_SC_PERFCOUNTER1_HI\0" /* 44793 */
	"PA_SC_PERFCOUNTER2_LO\0" /* 44815 */
	"PA_SC_PERFCOUNTER2_HI\0" /* 44837 */
	"PA_SC_PERFCOUNTER3_LO\0" /* 44859 */
	"PA_SC_PERFCOUNTER3_HI\0" /* 44881 */
	"PA_SC_PERFCOUNTER4_LO\0" /* 44903 */
	"PA_SC_PERFCOUNTER4_HI\0" /* 44925 */
	"PA_SC_PERFCOUNTER5_LO\0" /* 44947 */
	"PA_SC_PERFCOUNTER5_HI\0" /* 44969 */
	"PA_SC_PERFCOUNTER6_LO\0" /* 44991 */
	"PA_SC_PERFCOUNTER6_HI\0" /* 45013 */
	"PA_SC_PERFCOUNTER7_LO\0" /* 45035 */
	"PA_SC_PERFCOUNTER7_HI\0" /* 45057 */
	"SPI_PERFCOUNTER0_HI\0" /* 45079 */
	"SPI_PERFCOUNTER0_LO\0" /* 45099 */
	"SPI_PERFCOUNTER1_HI\0" /* 45119 */
	"SPI_PERFCOUNTER1_LO\0" /* 45139 */
	"SPI_PERFCOUNTER2_HI\0" /* 45159 */
	"SPI_PERFCOUNTER2_LO\0" /* 45179 */
	"SPI_PERFCOUNTER3_HI\0" /* 45199 */
	"SPI_PERFCOUNTER3_LO\0" /* 45219 */
	"SPI_PERFCOUNTER4_HI\0" /* 45239 */
	"SPI_PERFCOUNTER4_LO\0" /* 45259 */
	"SPI_PERFCOUNTER5_HI\0" /* 45279 */
	"SPI_PERFCOUNTER5_LO\0" /* 45299 */
	"SQ_PERFCOUNTER0_LO\0" /* 45319 */
	"SQ_PERFCOUNTER0_HI\0" /* 45338 */
	"SQ_PERFCOUNTER1_LO\0" /* 45357 */
	"SQ_PERFCOUNTER1_HI\0" /* 45376 */
	"SQ_PERFCOUNTER2_LO\0" /* 45395 */
	"SQ_PERFCOUNTER2_HI\0" /* 45414 */
	"SQ_PERFCOUNTER3_LO\0" /* 45433 */
	"SQ_PERFCOUNTER3_HI\0" /* 45452 */
	"SQ_PERFCOUNTER4_LO\0" /* 45471 */
	"SQ_PERFCOUNTER4_HI\0" /* 45490 */
	"SQ_PERFCOUNTER5_LO\0" /* 45509 */
	"SQ_PERFCOUNTER5_HI\0" /* 45528 */
	"SQ_PERFCOUNTER6_LO\0" /* 45547 */
	"SQ_PERFCOUNTER6_HI\0" /* 45566 */
	"SQ_PERFCOUNTER7_LO\0" /* 45585 */
	"SQ_PERFCOUNTER7_HI\0" /* 45604 */
	"SQ_PERFCOUNTER8_LO\0" /* 45623 */
	"SQ_PERFCOUNTER8_HI\0" /* 45642 */
	"SQ_PERFCOUNTER9_LO\0" /* 45661 */
	"SQ_PERFCOUNTER9_HI\0" /* 45680 */
	"SQ_PERFCOUNTER10_LO\0" /* 45699 */
	"SQ_PERFCOUNTER10_HI\0" /* 45719 */
	"SQ_PERFCOUNTER11_LO\0" /* 45739 */
	"SQ_PERFCOUNTER11_HI\0" /* 45759 */
	"SQ_PERFCOUNTER12_LO\0" /* 45779 */
	"SQ_PERFCOUNTER12_HI\0" /* 45799 */
	"SQ_PERFCOUNTER13_LO\0" /* 45819 */
	"SQ_PERFCOUNTER13_HI\0" /* 45839 */
	"SQ_PERFCOUNTER14_LO\0" /* 45859 */
	"SQ_PERFCOUNTER14_HI\0" /* 45879 */
	"SQ_PERFCOUNTER15_LO\0" /* 45899 */
	"SQ_PERFCOUNTER15_HI\0" /* 45919 */
	"SX_PERFCOUNTER0_LO\0" /* 45939 */
	"SX_PERFCOUNTER0_HI\0" /* 45958 */
	"SX_PERFCOUNTER1_LO\0" /* 45977 */
	"SX_PERFCOUNTER1_HI\0" /* 45996 */
	"SX_PERFCOUNTER2_LO\0" /* 46015 */
	"SX_PERFCOUNTER2_HI\0" /* 46034 */
	"SX_PERFCOUNTER3_LO\0" /* 46053 */
	"SX_PERFCOUNTER3_HI\0" /* 46072 */
	"GDS_PERFCOUNTER0_LO\0" /* 46091 */
	"GDS_PERFCOUNTER0_HI\0" /* 46111 */
	"GDS_PERFCOUNTER1_LO\0" /* 46131 */
	"GDS_PERFCOUNTER1_HI\0" /* 46151 */
	"GDS_PERFCOUNTER2_LO\0" /* 46171 */
	"GDS_PERFCOUNTER2_HI\0" /* 46191 */
	"GDS_PERFCOUNTER3_LO\0" /* 46211 */
	"GDS_PERFCOUNTER3_HI\0" /* 46231 */
	"TA_PERFCOUNTER0_LO\0" /* 46251 */
	"TA_PERFCOUNTER0_HI\0" /* 46270 */
	"TA_PERFCOUNTER1_LO\0" /* 46289 */
	"TA_PERFCOUNTER1_HI\0" /* 46308 */
	"TD_PERFCOUNTER0_LO\0" /* 46327 */
	"TD_PERFCOUNTER0_HI\0" /* 46346 */
	"TD_PERFCOUNTER1_LO\0" /* 46365 */
	"TD_PERFCOUNTER1_HI\0" /* 46384 */
	"TCP_PERFCOUNTER0_LO\0" /* 46403 */
	"TCP_PERFCOUNTER0_HI\0" /* 46423 */
	"TCP_PERFCOUNTER1_LO\0" /* 46443 */
	"TCP_PERFCOUNTER1_HI\0" /* 46463 */
	"TCP_PERFCOUNTER2_LO\0" /* 46483 */
	"TCP_PERFCOUNTER2_HI\0" /* 46503 */
	"TCP_PERFCOUNTER3_LO\0" /* 46523 */
	"TCP_PERFCOUNTER3_HI\0" /* 46543 */
	"TCC_PERFCOUNTER0_LO\0" /* 46563 */
	"TCC_PERFCOUNTER0_HI\0" /* 46583 */
	"TCC_PERFCOUNTER1_LO\0" /* 46603 */
	"TCC_PERFCOUNTER1_HI\0" /* 46623 */
	"TCC_PERFCOUNTER2_LO\0" /* 46643 */
	"TCC_PERFCOUNTER2_HI\0" /* 46663 */
	"TCC_PERFCOUNTER3_LO\0" /* 46683 */
	"TCC_PERFCOUNTER3_HI\0" /* 46703 */
	"TCA_PERFCOUNTER0_LO\0" /* 46723 */
	"TCA_PERFCOUNTER0_HI\0" /* 46743 */
	"TCA_PERFCOUNTER1_LO\0" /* 46763 */
	"TCA_PERFCOUNTER1_HI\0" /* 46783 */
	"TCA_PERFCOUNTER2_LO\0" /* 46803 */
	"TCA_PERFCOUNTER2_HI\0" /* 46823 */
	"TCA_PERFCOUNTER3_LO\0" /* 46843 */
	"TCA_PERFCOUNTER3_HI\0" /* 46863 */
	"CB_PERFCOUNTER0_LO\0" /* 46883 */
	"CB_PERFCOUNTER0_HI\0" /* 46902 */
	"CB_PERFCOUNTER1_LO\0" /* 46921 */
	"CB_PERFCOUNTER1_HI\0" /* 46940 */
	"CB_PERFCOUNTER2_LO\0" /* 46959 */
	"CB_PERFCOUNTER2_HI\0" /* 46978 */
	"CB_PERFCOUNTER3_LO\0" /* 46997 */
	"CB_PERFCOUNTER3_HI\0" /* 47016 */
	"DB_PERFCOUNTER0_LO\0" /* 47035 */
	"DB_PERFCOUNTER0_HI\0" /* 47054 */
	"DB_PERFCOUNTER1_LO\0" /* 47073 */
	"DB_PERFCOUNTER1_HI\0" /* 47092 */
	"DB_PERFCOUNTER2_LO\0" /* 47111 */
	"DB_PERFCOUNTER2_HI\0" /* 47130 */
	"DB_PERFCOUNTER3_LO\0" /* 47149 */
	"DB_PERFCOUNTER3_HI\0" /* 47168 */
	"RLC_PERFCOUNTER0_LO\0" /* 47187 */
	"RLC_PERFCOUNTER0_HI\0" /* 47207 */
	"RLC_PERFCOUNTER1_LO\0" /* 47227 */
	"RLC_PERFCOUNTER1_HI\0" /* 47247 */
	"CPG_PERFCOUNTER1_SELECT\0" /* 47267 */
	"CPG_PERFCOUNTER0_SELECT1\0" /* 47291 */
	"CPG_PERFCOUNTER0_SELECT\0" /* 47316 */
	"CPC_PERFCOUNTER1_SELECT\0" /* 47340 */
	"CPC_PERFCOUNTER0_SELECT1\0" /* 47364 */
	"CPF_PERFCOUNTER1_SELECT\0" /* 47389 */
	"CPF_PERFCOUNTER0_SELECT1\0" /* 47413 */
	"CPF_PERFCOUNTER0_SELECT\0" /* 47438 */
	"CP_PERFMON_CNTL\0" /* 47462 */
	"CPC_PERFCOUNTER0_SELECT\0" /* 47478 */
	"GRBM_PERFCOUNTER0_SELECT\0" /* 47502 */
	"GRBM_PERFCOUNTER1_SELECT\0" /* 47527 */
	"GRBM_SE0_PERFCOUNTER_SELECT\0" /* 47552 */
	"GRBM_SE1_PERFCOUNTER_SELECT\0" /* 47580 */
	"GRBM_SE2_PERFCOUNTER_SELECT\0" /* 47608 */
	"GRBM_SE3_PERFCOUNTER_SELECT\0" /* 47636 */
	"WD_PERFCOUNTER0_SELECT\0" /* 47664 */
	"WD_PERFCOUNTER1_SELECT\0" /* 47687 */
	"WD_PERFCOUNTER2_SELECT\0" /* 47710 */
	"WD_PERFCOUNTER3_SELECT\0" /* 47733 */
	"IA_PERFCOUNTER0_SELECT\0" /* 47756 */
	"IA_PERFCOUNTER1_SELECT\0" /* 47779 */
	"IA_PERFCOUNTER2_SELECT\0" /* 47802 */
	"IA_PERFCOUNTER3_SELECT\0" /* 47825 */
	"IA_PERFCOUNTER0_SELECT1\0" /* 47848 */
	"VGT_PERFCOUNTER0_SELECT\0" /* 47872 */
	"VGT_PERFCOUNTER1_SELECT\0" /* 47896 */
	"VGT_PERFCOUNTER2_SELECT\0" /* 47920 */
	"VGT_PERFCOUNTER3_SELECT\0" /* 47944 */
	"VGT_PERFCOUNTER0_SELECT1\0" /* 47968 */
	"VGT_PERFCOUNTER1_SELECT1\0" /* 47993 */
	"VGT_PERFCOUNTER_SEID_MASK\0" /* 48018 */
	"PA_SU_PERFCOUNTER0_SELECT\0" /* 48044 */
	"PA_SU_PERFCOUNTER0_SELECT1\0" /* 48070 */
	"PA_SU_PERFCOUNTER1_SELECT\0" /* 48097 */
	"PA_SU_PERFCOUNTER1_SELECT1\0" /* 48123 */
	"PA_SU_PERFCOUNTER2_SELECT\0" /* 48150 */
	"PA_SU_PERFCOUNTER3_SELECT\0" /* 48176 */
	"PA_SC_PERFCOUNTER0_SELECT\0" /* 48202 */
	"PA_SC_PERFCOUNTER0_SELECT1\0" /* 48228 */
	"PA_SC_PERFCOUNTER1_SELECT\0" /* 48255 */
	"PA_SC_PERFCOUNTER2_SELECT\0" /* 48281 */
	"PA_SC_PERFCOUNTER3_SELECT\0" /* 48307 */
	"PA_SC_PERFCOUNTER4_SELECT\0" /* 48333 */
	"PA_SC_PERFCOUNTER5_SELECT\0" /* 48359 */
	"PA_SC_PERFCOUNTER6_SELECT\0" /* 48385 */
	"PA_SC_PERFCOUNTER7_SELECT\0" /* 48411 */
	"SPI_PERFCOUNTER0_SELECT\0" /* 48437 */
	"SPI_PERFCOUNTER1_SELECT\0" /* 48461 */
	"SPI_PERFCOUNTER2_SELECT\0" /* 48485 */
	"SPI_PERFCOUNTER3_SELECT\0" /* 48509 */
	"SPI_PERFCOUNTER0_SELECT1\0" /* 48533 */
	"SPI_PERFCOUNTER1_SELECT1\0" /* 48558 */
	"SPI_PERFCOUNTER2_SELECT1\0" /* 48583 */
	"SPI_PERFCOUNTER3_SELECT1\0" /* 48608 */
	"SPI_PERFCOUNTER4_SELECT\0" /* 48633 */
	"SPI_PERFCOUNTER5_SELECT\0" /* 48657 */
	"SPI_PERFCOUNTER_BINS\0" /* 48681 */
	"SQ_PERFCOUNTER0_SELECT\0" /* 48702 */
	"SQ_PERFCOUNTER1_SELECT\0" /* 48725 */
	"SQ_PERFCOUNTER2_SELECT\0" /* 48748 */
	"SQ_PERFCOUNTER3_SELECT\0" /* 48771 */
	"SQ_PERFCOUNTER4_SELECT\0" /* 48794 */
	"SQ_PERFCOUNTER5_SELECT\0" /* 48817 */
	"SQ_PERFCOUNTER6_SELECT\0" /* 48840 */
	"SQ_PERFCOUNTER7_SELECT\0" /* 48863 */
	"SQ_PERFCOUNTER8_SELECT\0" /* 48886 */
	"SQ_PERFCOUNTER9_SELECT\0" /* 48909 */
	"SQ_PERFCOUNTER10_SELECT\0" /* 48932 */
	"SQ_PERFCOUNTER11_SELECT\0" /* 48956 */
	"SQ_PERFCOUNTER12_SELECT\0" /* 48980 */
	"SQ_PERFCOUNTER13_SELECT\0" /* 49004 */
	"SQ_PERFCOUNTER14_SELECT\0" /* 49028 */
	"SQ_PERFCOUNTER15_SELECT\0" /* 49052 */
	"SQ_PERFCOUNTER_CTRL\0" /* 49076 */
	"SQ_PERFCOUNTER_MASK\0" /* 49096 */
	"SQ_PERFCOUNTER_CTRL2\0" /* 49116 */
	"SX_PERFCOUNTER0_SELECT\0" /* 49137 */
	"SX_PERFCOUNTER1_SELECT\0" /* 49160 */
	"SX_PERFCOUNTER2_SELECT\0" /* 49183 */
	"SX_PERFCOUNTER3_SELECT\0" /* 49206 */
	"SX_PERFCOUNTER0_SELECT1\0" /* 49229 */
	"SX_PERFCOUNTER1_SELECT1\0" /* 49253 */
	"GDS_PERFCOUNTER0_SELECT\0" /* 49277 */
	"GDS_PERFCOUNTER1_SELECT\0" /* 49301 */
	"GDS_PERFCOUNTER2_SELECT\0" /* 49325 */
	"GDS_PERFCOUNTER3_SELECT\0" /* 49349 */
	"GDS_PERFCOUNTER0_SELECT1\0" /* 49373 */
	"TA_PERFCOUNTER0_SELECT\0" /* 49398 */
	"TA_PERFCOUNTER0_SELECT1\0" /* 49421 */
	"TA_PERFCOUNTER1_SELECT\0" /* 49445 */
	"TD_PERFCOUNTER0_SELECT\0" /* 49468 */
	"TD_PERFCOUNTER0_SELECT1\0" /* 49491 */
	"TD_PERFCOUNTER1_SELECT\0" /* 49515 */
	"TCP_PERFCOUNTER0_SELECT\0" /* 49538 */
	"TCP_PERFCOUNTER0_SELECT1\0" /* 49562 */
	"TCP_PERFCOUNTER1_SELECT\0" /* 49587 */
	"TCP_PERFCOUNTER1_SELECT1\0" /* 49611 */
	"TCP_PERFCOUNTER2_SELECT\0" /* 49636 */
	"TCP_PERFCOUNTER3_SELECT\0" /* 49660 */
	"TCC_PERFCOUNTER0_SELECT\0" /* 49684 */
	"TCC_PERFCOUNTER0_SELECT1\0" /* 49708 */
	"TCC_PERFCOUNTER1_SELECT\0" /* 49733 */
	"TCC_PERFCOUNTER1_SELECT1\0" /* 49757 */
	"TCC_PERFCOUNTER2_SELECT\0" /* 49782 */
	"TCC_PERFCOUNTER3_SELECT\0" /* 49806 */
	"TCA_PERFCOUNTER0_SELECT\0" /* 49830 */
	"TCA_PERFCOUNTER0_SELECT1\0" /* 49854 */
	"TCA_PERFCOUNTER1_SELECT\0" /* 49879 */
	"TCA_PERFCOUNTER1_SELECT1\0" /* 49903 */
	"TCA_PERFCOUNTER2_SELECT\0" /* 49928 */
	"TCA_PERFCOUNTER3_SELECT\0" /* 49952 */
	"CB_PERFCOUNTER_FILTER\0" /* 49976 */
	"CB_PERFCOUNTER0_SELECT\0" /* 49998 */
	"CB_PERFCOUNTER0_SELECT1\0" /* 50021 */
	"CB_PERFCOUNTER1_SELECT\0" /* 50045 */
	"CB_PERFCOUNTER2_SELECT\0" /* 50068 */
	"CB_PERFCOUNTER3_SELECT\0" /* 50091 */
	"DB_PERFCOUNTER0_SELECT\0" /* 50114 */
	"DB_PERFCOUNTER0_SELECT1\0" /* 50137 */
	"DB_PERFCOUNTER1_SELECT\0" /* 50161 */
	"DB_PERFCOUNTER1_SELECT1\0" /* 50184 */
	"DB_PERFCOUNTER2_SELECT\0" /* 50208 */
	"DB_PERFCOUNTER3_SELECT\0" /* 50231 */
	"DB_RENDER_CONTROL\0" /* 50254 */
	"DB_COUNT_CONTROL\0" /* 50272 */
	"DB_DEPTH_VIEW\0" /* 50289 */
	"DB_RENDER_OVERRIDE\0" /* 50303 */
	"DB_RENDER_OVERRIDE2\0" /* 50322 */
	"DB_HTILE_DATA_BASE\0" /* 50342 */
	"DB_DEPTH_BOUNDS_MIN\0" /* 50361 */
	"DB_DEPTH_BOUNDS_MAX\0" /* 50381 */
	"DB_STENCIL_CLEAR\0" /* 50401 */
	"DB_DEPTH_CLEAR\0" /* 50418 */
	"PA_SC_SCREEN_SCISSOR_TL\0" /* 50433 */
	"PA_SC_SCREEN_SCISSOR_BR\0" /* 50457 */
	"DB_DEPTH_INFO\0" /* 50481 */
	"DB_Z_INFO\0" /* 50495 */
	"DB_STENCIL_INFO\0" /* 50505 */
	"DB_Z_READ_BASE\0" /* 50521 */
	"DB_STENCIL_READ_BASE\0" /* 50536 */
	"DB_Z_WRITE_BASE\0" /* 50557 */
	"DB_STENCIL_WRITE_BASE\0" /* 50573 */
	"DB_DEPTH_SIZE\0" /* 50595 */
	"DB_DEPTH_SLICE\0" /* 50609 */
	"TA_BC_BASE_ADDR\0" /* 50624 */
	"TA_BC_BASE_ADDR_HI\0" /* 50640 */
	"COHER_DEST_BASE_HI_0\0" /* 50659 */
	"COHER_DEST_BASE_HI_1\0" /* 50680 */
	"COHER_DEST_BASE_HI_2\0" /* 50701 */
	"COHER_DEST_BASE_HI_3\0" /* 50722 */
	"COHER_DEST_BASE_2\0" /* 50743 */
	"COHER_DEST_BASE_3\0" /* 50761 */
	"PA_SC_WINDOW_OFFSET\0" /* 50779 */
	"PA_SC_WINDOW_SCISSOR_TL\0" /* 50799 */
	"PA_SC_WINDOW_SCISSOR_BR\0" /* 50823 */
	"PA_SC_CLIPRECT_RULE\0" /* 50847 */
	"PA_SC_CLIPRECT_0_TL\0" /* 50867 */
	"PA_SC_CLIPRECT_0_BR\0" /* 50887 */
	"PA_SC_CLIPRECT_1_TL\0" /* 50907 */
	"PA_SC_CLIPRECT_1_BR\0" /* 50927 */
	"PA_SC_CLIPRECT_2_TL\0" /* 50947 */
	"PA_SC_CLIPRECT_2_BR\0" /* 50967 */
	"PA_SC_CLIPRECT_3_TL\0" /* 50987 */
	"PA_SC_CLIPRECT_3_BR\0" /* 51007 */
	"PA_SC_EDGERULE\0" /* 51027 */
	"PA_SU_HARDWARE_SCREEN_OFFSET\0" /* 51042 */
	"CB_TARGET_MASK\0" /* 51071 */
	"CB_SHADER_MASK\0" /* 51086 */
	"PA_SC_GENERIC_SCISSOR_TL\0" /* 51101 */
	"PA_SC_GENERIC_SCISSOR_BR\0" /* 51126 */
	"COHER_DEST_BASE_0\0" /* 51151 */
	"COHER_DEST_BASE_1\0" /* 51169 */
	"PA_SC_VPORT_SCISSOR_0_TL\0" /* 51187 */
	"PA_SC_VPORT_SCISSOR_0_BR\0" /* 51212 */
	"PA_SC_VPORT_SCISSOR_1_TL\0" /* 51237 */
	"PA_SC_VPORT_SCISSOR_1_BR\0" /* 51262 */
	"PA_SC_VPORT_SCISSOR_2_TL\0" /* 51287 */
	"PA_SC_VPORT_SCISSOR_2_BR\0" /* 51312 */
	"PA_SC_VPORT_SCISSOR_3_TL\0" /* 51337 */
	"PA_SC_VPORT_SCISSOR_3_BR\0" /* 51362 */
	"PA_SC_VPORT_SCISSOR_4_TL\0" /* 51387 */
	"PA_SC_VPORT_SCISSOR_4_BR\0" /* 51412 */
	"PA_SC_VPORT_SCISSOR_5_TL\0" /* 51437 */
	"PA_SC_VPORT_SCISSOR_5_BR\0" /* 51462 */
	"PA_SC_VPORT_SCISSOR_6_TL\0" /* 51487 */
	"PA_SC_VPORT_SCISSOR_6_BR\0" /* 51512 */
	"PA_SC_VPORT_SCISSOR_7_TL\0" /* 51537 */
	"PA_SC_VPORT_SCISSOR_7_BR\0" /* 51562 */
	"PA_SC_VPORT_SCISSOR_8_TL\0" /* 51587 */
	"PA_SC_VPORT_SCISSOR_8_BR\0" /* 51612 */
	"PA_SC_VPORT_SCISSOR_9_TL\0" /* 51637 */
	"PA_SC_VPORT_SCISSOR_9_BR\0" /* 51662 */
	"PA_SC_VPORT_SCISSOR_10_TL\0" /* 51687 */
	"PA_SC_VPORT_SCISSOR_10_BR\0" /* 51713 */
	"PA_SC_VPORT_SCISSOR_11_TL\0" /* 51739 */
	"PA_SC_VPORT_SCISSOR_11_BR\0" /* 51765 */
	"PA_SC_VPORT_SCISSOR_12_TL\0" /* 51791 */
	"PA_SC_VPORT_SCISSOR_12_BR\0" /* 51817 */
	"PA_SC_VPORT_SCISSOR_13_TL\0" /* 51843 */
	"PA_SC_VPORT_SCISSOR_13_BR\0" /* 51869 */
	"PA_SC_VPORT_SCISSOR_14_TL\0" /* 51895 */
	"PA_SC_VPORT_SCISSOR_14_BR\0" /* 51921 */
	"PA_SC_VPORT_SCISSOR_15_TL\0" /* 51947 */
	"PA_SC_VPORT_SCISSOR_15_BR\0" /* 51973 */
	"PA_SC_VPORT_ZMIN_0\0" /* 51999 */
	"PA_SC_VPORT_ZMAX_0\0" /* 52018 */
	"PA_SC_VPORT_ZMIN_1\0" /* 52037 */
	"PA_SC_VPORT_ZMAX_1\0" /* 52056 */
	"PA_SC_VPORT_ZMIN_2\0" /* 52075 */
	"PA_SC_VPORT_ZMAX_2\0" /* 52094 */
	"PA_SC_VPORT_ZMIN_3\0" /* 52113 */
	"PA_SC_VPORT_ZMAX_3\0" /* 52132 */
	"PA_SC_VPORT_ZMIN_4\0" /* 52151 */
	"PA_SC_VPORT_ZMAX_4\0" /* 52170 */
	"PA_SC_VPORT_ZMIN_5\0" /* 52189 */
	"PA_SC_VPORT_ZMAX_5\0" /* 52208 */
	"PA_SC_VPORT_ZMIN_6\0" /* 52227 */
	"PA_SC_VPORT_ZMAX_6\0" /* 52246 */
	"PA_SC_VPORT_ZMIN_7\0" /* 52265 */
	"PA_SC_VPORT_ZMAX_7\0" /* 52284 */
	"PA_SC_VPORT_ZMIN_8\0" /* 52303 */
	"PA_SC_VPORT_ZMAX_8\0" /* 52322 */
	"PA_SC_VPORT_ZMIN_9\0" /* 52341 */
	"PA_SC_VPORT_ZMAX_9\0" /* 52360 */
	"PA_SC_VPORT_ZMIN_10\0" /* 52379 */
	"PA_SC_VPORT_ZMAX_10\0" /* 52399 */
	"PA_SC_VPORT_ZMIN_11\0" /* 52419 */
	"PA_SC_VPORT_ZMAX_11\0" /* 52439 */
	"PA_SC_VPORT_ZMIN_12\0" /* 52459 */
	"PA_SC_VPORT_ZMAX_12\0" /* 52479 */
	"PA_SC_VPORT_ZMIN_13\0" /* 52499 */
	"PA_SC_VPORT_ZMAX_13\0" /* 52519 */
	"PA_SC_VPORT_ZMIN_14\0" /* 52539 */
	"PA_SC_VPORT_ZMAX_14\0" /* 52559 */
	"PA_SC_VPORT_ZMIN_15\0" /* 52579 */
	"PA_SC_VPORT_ZMAX_15\0" /* 52599 */
	"PA_SC_RASTER_CONFIG\0" /* 52619 */
	"PA_SC_RASTER_CONFIG_1\0" /* 52639 */
	"PA_SC_SCREEN_EXTENT_CONTROL\0" /* 52661 */
	"VGT_MAX_VTX_INDX\0" /* 52689 */
	"VGT_MIN_VTX_INDX\0" /* 52706 */
	"VGT_INDX_OFFSET\0" /* 52723 */
	"VGT_MULTI_PRIM_IB_RESET_INDX\0" /* 52739 */
	"CB_BLEND_RED\0" /* 52768 */
	"CB_BLEND_GREEN\0" /* 52781 */
	"CB_BLEND_BLUE\0" /* 52796 */
	"CB_BLEND_ALPHA\0" /* 52810 */
	"CB_DCC_CONTROL\0" /* 52825 */
	"DB_STENCIL_CONTROL\0" /* 52840 */
	"DB_STENCILREFMASK\0" /* 52859 */
	"DB_STENCILREFMASK_BF\0" /* 52877 */
	"PA_CL_VPORT_XSCALE\0" /* 52898 */
	"PA_CL_VPORT_XOFFSET\0" /* 52917 */
	"PA_CL_VPORT_YSCALE\0" /* 52937 */
	"PA_CL_VPORT_YOFFSET\0" /* 52956 */
	"PA_CL_VPORT_ZSCALE\0" /* 52976 */
	"PA_CL_VPORT_ZOFFSET\0" /* 52995 */
	"PA_CL_VPORT_XSCALE_1\0" /* 53015 */
	"PA_CL_VPORT_XOFFSET_1\0" /* 53036 */
	"PA_CL_VPORT_YSCALE_1\0" /* 53058 */
	"PA_CL_VPORT_YOFFSET_1\0" /* 53079 */
	"PA_CL_VPORT_ZSCALE_1\0" /* 53101 */
	"PA_CL_VPORT_ZOFFSET_1\0" /* 53122 */
	"PA_CL_VPORT_XSCALE_2\0" /* 53144 */
	"PA_CL_VPORT_XOFFSET_2\0" /* 53165 */
	"PA_CL_VPORT_YSCALE_2\0" /* 53187 */
	"PA_CL_VPORT_YOFFSET_2\0" /* 53208 */
	"PA_CL_VPORT_ZSCALE_2\0" /* 53230 */
	"PA_CL_VPORT_ZOFFSET_2\0" /* 53251 */
	"PA_CL_VPORT_XSCALE_3\0" /* 53273 */
	"PA_CL_VPORT_XOFFSET_3\0" /* 53294 */
	"PA_CL_VPORT_YSCALE_3\0" /* 53316 */
	"PA_CL_VPORT_YOFFSET_3\0" /* 53337 */
	"PA_CL_VPORT_ZSCALE_3\0" /* 53359 */
	"PA_CL_VPORT_ZOFFSET_3\0" /* 53380 */
	"PA_CL_VPORT_XSCALE_4\0" /* 53402 */
	"PA_CL_VPORT_XOFFSET_4\0" /* 53423 */
	"PA_CL_VPORT_YSCALE_4\0" /* 53445 */
	"PA_CL_VPORT_YOFFSET_4\0" /* 53466 */
	"PA_CL_VPORT_ZSCALE_4\0" /* 53488 */
	"PA_CL_VPORT_ZOFFSET_4\0" /* 53509 */
	"PA_CL_VPORT_XSCALE_5\0" /* 53531 */
	"PA_CL_VPORT_XOFFSET_5\0" /* 53552 */
	"PA_CL_VPORT_YSCALE_5\0" /* 53574 */
	"PA_CL_VPORT_YOFFSET_5\0" /* 53595 */
	"PA_CL_VPORT_ZSCALE_5\0" /* 53617 */
	"PA_CL_VPORT_ZOFFSET_5\0" /* 53638 */
	"PA_CL_VPORT_XSCALE_6\0" /* 53660 */
	"PA_CL_VPORT_XOFFSET_6\0" /* 53681 */
	"PA_CL_VPORT_YSCALE_6\0" /* 53703 */
	"PA_CL_VPORT_YOFFSET_6\0" /* 53724 */
	"PA_CL_VPORT_ZSCALE_6\0" /* 53746 */
	"PA_CL_VPORT_ZOFFSET_6\0" /* 53767 */
	"PA_CL_VPORT_XSCALE_7\0" /* 53789 */
	"PA_CL_VPORT_XOFFSET_7\0" /* 53810 */
	"PA_CL_VPORT_YSCALE_7\0" /* 53832 */
	"PA_CL_VPORT_YOFFSET_7\0" /* 53853 */
	"PA_CL_VPORT_ZSCALE_7\0" /* 53875 */
	"PA_CL_VPORT_ZOFFSET_7\0" /* 53896 */
	"PA_CL_VPORT_XSCALE_8\0" /* 53918 */
	"PA_CL_VPORT_XOFFSET_8\0" /* 53939 */
	"PA_CL_VPORT_YSCALE_8\0" /* 53961 */
	"PA_CL_VPORT_YOFFSET_8\0" /* 53982 */
	"PA_CL_VPORT_ZSCALE_8\0" /* 54004 */
	"PA_CL_VPORT_ZOFFSET_8\0" /* 54025 */
	"PA_CL_VPORT_XSCALE_9\0" /* 54047 */
	"PA_CL_VPORT_XOFFSET_9\0" /* 54068 */
	"PA_CL_VPORT_YSCALE_9\0" /* 54090 */
	"PA_CL_VPORT_YOFFSET_9\0" /* 54111 */
	"PA_CL_VPORT_ZSCALE_9\0" /* 54133 */
	"PA_CL_VPORT_ZOFFSET_9\0" /* 54154 */
	"PA_CL_VPORT_XSCALE_10\0" /* 54176 */
	"PA_CL_VPORT_XOFFSET_10\0" /* 54198 */
	"PA_CL_VPORT_YSCALE_10\0" /* 54221 */
	"PA_CL_VPORT_YOFFSET_10\0" /* 54243 */
	"PA_CL_VPORT_ZSCALE_10\0" /* 54266 */
	"PA_CL_VPORT_ZOFFSET_10\0" /* 54288 */
	"PA_CL_VPORT_XSCALE_11\0" /* 54311 */
	"PA_CL_VPORT_XOFFSET_11\0" /* 54333 */
	"PA_CL_VPORT_YSCALE_11\0" /* 54356 */
	"PA_CL_VPORT_YOFFSET_11\0" /* 54378 */
	"PA_CL_VPORT_ZSCALE_11\0" /* 54401 */
	"PA_CL_VPORT_ZOFFSET_11\0" /* 54423 */
	"PA_CL_VPORT_XSCALE_12\0" /* 54446 */
	"PA_CL_VPORT_XOFFSET_12\0" /* 54468 */
	"PA_CL_VPORT_YSCALE_12\0" /* 54491 */
	"PA_CL_VPORT_YOFFSET_12\0" /* 54513 */
	"PA_CL_VPORT_ZSCALE_12\0" /* 54536 */
	"PA_CL_VPORT_ZOFFSET_12\0" /* 54558 */
	"PA_CL_VPORT_XSCALE_13\0" /* 54581 */
	"PA_CL_VPORT_XOFFSET_13\0" /* 54603 */
	"PA_CL_VPORT_YSCALE_13\0" /* 54626 */
	"PA_CL_VPORT_YOFFSET_13\0" /* 54648 */
	"PA_CL_VPORT_ZSCALE_13\0" /* 54671 */
	"PA_CL_VPORT_ZOFFSET_13\0" /* 54693 */
	"PA_CL_VPORT_XSCALE_14\0" /* 54716 */
	"PA_CL_VPORT_XOFFSET_14\0" /* 54738 */
	"PA_CL_VPORT_YSCALE_14\0" /* 54761 */
	"PA_CL_VPORT_YOFFSET_14\0" /* 54783 */
	"PA_CL_VPORT_ZSCALE_14\0" /* 54806 */
	"PA_CL_VPORT_ZOFFSET_14\0" /* 54828 */
	"PA_CL_VPORT_XSCALE_15\0" /* 54851 */
	"PA_CL_VPORT_XOFFSET_15\0" /* 54873 */
	"PA_CL_VPORT_YSCALE_15\0" /* 54896 */
	"PA_CL_VPORT_YOFFSET_15\0" /* 54918 */
	"PA_CL_VPORT_ZSCALE_15\0" /* 54941 */
	"PA_CL_VPORT_ZOFFSET_15\0" /* 54963 */
	"PA_CL_UCP_0_X\0" /* 54986 */
	"PA_CL_UCP_0_Y\0" /* 55000 */
	"PA_CL_UCP_0_Z\0" /* 55014 */
	"PA_CL_UCP_0_W\0" /* 55028 */
	"PA_CL_UCP_1_X\0" /* 55042 */
	"PA_CL_UCP_1_Y\0" /* 55056 */
	"PA_CL_UCP_1_Z\0" /* 55070 */
	"PA_CL_UCP_1_W\0" /* 55084 */
	"PA_CL_UCP_2_X\0" /* 55098 */
	"PA_CL_UCP_2_Y\0" /* 55112 */
	"PA_CL_UCP_2_Z\0" /* 55126 */
	"PA_CL_UCP_2_W\0" /* 55140 */
	"PA_CL_UCP_3_X\0" /* 55154 */
	"PA_CL_UCP_3_Y\0" /* 55168 */
	"PA_CL_UCP_3_Z\0" /* 55182 */
	"PA_CL_UCP_3_W\0" /* 55196 */
	"PA_CL_UCP_4_X\0" /* 55210 */
	"PA_CL_UCP_4_Y\0" /* 55224 */
	"PA_CL_UCP_4_Z\0" /* 55238 */
	"PA_CL_UCP_4_W\0" /* 55252 */
	"PA_CL_UCP_5_X\0" /* 55266 */
	"PA_CL_UCP_5_Y\0" /* 55280 */
	"PA_CL_UCP_5_Z\0" /* 55294 */
	"PA_CL_UCP_5_W\0" /* 55308 */
	"SPI_PS_INPUT_CNTL_0\0" /* 55322 */
	"SPI_PS_INPUT_CNTL_1\0" /* 55342 */
	"SPI_PS_INPUT_CNTL_2\0" /* 55362 */
	"SPI_PS_INPUT_CNTL_3\0" /* 55382 */
	"SPI_PS_INPUT_CNTL_4\0" /* 55402 */
	"SPI_PS_INPUT_CNTL_5\0" /* 55422 */
	"SPI_PS_INPUT_CNTL_6\0" /* 55442 */
	"SPI_PS_INPUT_CNTL_7\0" /* 55462 */
	"SPI_PS_INPUT_CNTL_8\0" /* 55482 */
	"SPI_PS_INPUT_CNTL_9\0" /* 55502 */
	"SPI_PS_INPUT_CNTL_10\0" /* 55522 */
	"SPI_PS_INPUT_CNTL_11\0" /* 55543 */
	"SPI_PS_INPUT_CNTL_12\0" /* 55564 */
	"SPI_PS_INPUT_CNTL_13\0" /* 55585 */
	"SPI_PS_INPUT_CNTL_14\0" /* 55606 */
	"SPI_PS_INPUT_CNTL_15\0" /* 55627 */
	"SPI_PS_INPUT_CNTL_16\0" /* 55648 */
	"SPI_PS_INPUT_CNTL_17\0" /* 55669 */
	"SPI_PS_INPUT_CNTL_18\0" /* 55690 */
	"SPI_PS_INPUT_CNTL_19\0" /* 55711 */
	"SPI_PS_INPUT_CNTL_20\0" /* 55732 */
	"SPI_PS_INPUT_CNTL_21\0" /* 55753 */
	"SPI_PS_INPUT_CNTL_22\0" /* 55774 */
	"SPI_PS_INPUT_CNTL_23\0" /* 55795 */
	"SPI_PS_INPUT_CNTL_24\0" /* 55816 */
	"SPI_PS_INPUT_CNTL_25\0" /* 55837 */
	"SPI_PS_INPUT_CNTL_26\0" /* 55858 */
	"SPI_PS_INPUT_CNTL_27\0" /* 55879 */
	"SPI_PS_INPUT_CNTL_28\0" /* 55900 */
	"SPI_PS_INPUT_CNTL_29\0" /* 55921 */
	"SPI_PS_INPUT_CNTL_30\0" /* 55942 */
	"SPI_PS_INPUT_CNTL_31\0" /* 55963 */
	"SPI_VS_OUT_CONFIG\0" /* 55984 */
	"SPI_PS_INPUT_ENA\0" /* 56002 */
	"SPI_PS_INPUT_ADDR\0" /* 56019 */
	"SPI_INTERP_CONTROL_0\0" /* 56037 */
	"SPI_PS_IN_CONTROL\0" /* 56058 */
	"SPI_BARYC_CNTL\0" /* 56076 */
	"SPI_TMPRING_SIZE\0" /* 56091 */
	"SPI_WAVE_MGMT_1\0" /* 56108 */
	"SPI_WAVE_MGMT_2\0" /* 56124 */
	"SPI_SHADER_POS_FORMAT\0" /* 56140 */
	"SPI_SHADER_Z_FORMAT\0" /* 56162 */
	"SPI_SHADER_COL_FORMAT\0" /* 56182 */
	"SX_PS_DOWNCONVERT\0" /* 56204 */
	"SX_BLEND_OPT_EPSILON\0" /* 56222 */
	"SX_BLEND_OPT_CONTROL\0" /* 56243 */
	"SX_MRT0_BLEND_OPT\0" /* 56264 */
	"SX_MRT1_BLEND_OPT\0" /* 56282 */
	"SX_MRT2_BLEND_OPT\0" /* 56300 */
	"SX_MRT3_BLEND_OPT\0" /* 56318 */
	"SX_MRT4_BLEND_OPT\0" /* 56336 */
	"SX_MRT5_BLEND_OPT\0" /* 56354 */
	"SX_MRT6_BLEND_OPT\0" /* 56372 */
	"SX_MRT7_BLEND_OPT\0" /* 56390 */
	"CB_BLEND0_CONTROL\0" /* 56408 */
	"CB_BLEND1_CONTROL\0" /* 56426 */
	"CB_BLEND2_CONTROL\0" /* 56444 */
	"CB_BLEND3_CONTROL\0" /* 56462 */
	"CB_BLEND4_CONTROL\0" /* 56480 */
	"CB_BLEND5_CONTROL\0" /* 56498 */
	"CB_BLEND6_CONTROL\0" /* 56516 */
	"CB_BLEND7_CONTROL\0" /* 56534 */
	"CS_COPY_STATE\0" /* 56552 */
	"PA_CL_POINT_X_RAD\0" /* 56566 */
	"PA_CL_POINT_Y_RAD\0" /* 56584 */
	"PA_CL_POINT_SIZE\0" /* 56602 */
	"PA_CL_POINT_CULL_RAD\0" /* 56619 */
	"VGT_DMA_BASE_HI\0" /* 56640 */
	"VGT_DMA_BASE\0" /* 56656 */
	"VGT_DRAW_INITIATOR\0" /* 56669 */
	"VGT_IMMED_DATA\0" /* 56688 */
	"VGT_EVENT_ADDRESS_REG\0" /* 56703 */
	"DB_DEPTH_CONTROL\0" /* 56725 */
	"DB_EQAA\0" /* 56742 */
	"CB_COLOR_CONTROL\0" /* 56750 */
	"DB_SHADER_CONTROL\0" /* 56767 */
	"PA_CL_CLIP_CNTL\0" /* 56785 */
	"PA_SU_SC_MODE_CNTL\0" /* 56801 */
	"PA_CL_VTE_CNTL\0" /* 56820 */
	"PA_CL_VS_OUT_CNTL\0" /* 56835 */
	"PA_CL_NANINF_CNTL\0" /* 56853 */
	"PA_SU_LINE_STIPPLE_CNTL\0" /* 56871 */
	"PA_SU_LINE_STIPPLE_SCALE\0" /* 56895 */
	"PA_SU_PRIM_FILTER_CNTL\0" /* 56920 */
	"PA_SU_SMALL_PRIM_FILTER_CNTL\0" /* 56943 */
	"PA_SU_POINT_SIZE\0" /* 56972 */
	"PA_SU_POINT_MINMAX\0" /* 56989 */
	"PA_SU_LINE_CNTL\0" /* 57008 */
	"PA_SC_LINE_STIPPLE\0" /* 57024 */
	"VGT_OUTPUT_PATH_CNTL\0" /* 57043 */
	"VGT_HOS_CNTL\0" /* 57064 */
	"VGT_HOS_MAX_TESS_LEVEL\0" /* 57077 */
	"VGT_HOS_MIN_TESS_LEVEL\0" /* 57100 */
	"VGT_HOS_REUSE_DEPTH\0" /* 57123 */
	"VGT_GROUP_PRIM_TYPE\0" /* 57143 */
	"VGT_GROUP_FIRST_DECR\0" /* 57163 */
	"VGT_GROUP_DECR\0" /* 57184 */
	"VGT_GROUP_VECT_0_CNTL\0" /* 57199 */
	"VGT_GROUP_VECT_1_CNTL\0" /* 57221 */
	"VGT_GROUP_VECT_0_FMT_CNTL\0" /* 57243 */
	"VGT_GROUP_VECT_1_FMT_CNTL\0" /* 57269 */
	"VGT_GS_MODE\0" /* 57295 */
	"VGT_GS_ONCHIP_CNTL\0" /* 57307 */
	"PA_SC_MODE_CNTL_0\0" /* 57326 */
	"PA_SC_MODE_CNTL_1\0" /* 57344 */
	"VGT_ENHANCE\0" /* 57362 */
	"VGT_GS_PER_ES\0" /* 57374 */
	"VGT_ES_PER_GS\0" /* 57388 */
	"VGT_GS_PER_VS\0" /* 57402 */
	"VGT_GSVS_RING_OFFSET_1\0" /* 57416 */
	"VGT_GSVS_RING_OFFSET_2\0" /* 57439 */
	"VGT_GSVS_RING_OFFSET_3\0" /* 57462 */
	"VGT_GS_OUT_PRIM_TYPE\0" /* 57485 */
	"IA_ENHANCE\0" /* 57506 */
	"VGT_DMA_SIZE\0" /* 57517 */
	"VGT_DMA_MAX_SIZE\0" /* 57530 */
	"VGT_DMA_INDEX_TYPE\0" /* 57547 */
	"WD_ENHANCE\0" /* 57566 */
	"VGT_PRIMITIVEID_EN\0" /* 57577 */
	"VGT_DMA_NUM_INSTANCES\0" /* 57596 */
	"VGT_PRIMITIVEID_RESET\0" /* 57618 */
	"VGT_EVENT_INITIATOR\0" /* 57640 */
	"VGT_MULTI_PRIM_IB_RESET_EN\0" /* 57660 */
	"VGT_INSTANCE_STEP_RATE_0\0" /* 57687 */
	"VGT_INSTANCE_STEP_RATE_1\0" /* 57712 */
	"IA_MULTI_VGT_PARAM\0" /* 57737 */
	"VGT_ESGS_RING_ITEMSIZE\0" /* 57756 */
	"VGT_GSVS_RING_ITEMSIZE\0" /* 57779 */
	"VGT_REUSE_OFF\0" /* 57802 */
	"VGT_VTX_CNT_EN\0" /* 57816 */
	"DB_HTILE_SURFACE\0" /* 57831 */
	"DB_SRESULTS_COMPARE_STATE0\0" /* 57848 */
	"DB_SRESULTS_COMPARE_STATE1\0" /* 57875 */
	"DB_PRELOAD_CONTROL\0" /* 57902 */
	"VGT_STRMOUT_BUFFER_SIZE_0\0" /* 57921 */
	"VGT_STRMOUT_VTX_STRIDE_0\0" /* 57947 */
	"VGT_STRMOUT_BUFFER_OFFSET_0\0" /* 57972 */
	"VGT_STRMOUT_BUFFER_SIZE_1\0" /* 58000 */
	"VGT_STRMOUT_VTX_STRIDE_1\0" /* 58026 */
	"VGT_STRMOUT_BUFFER_OFFSET_1\0" /* 58051 */
	"VGT_STRMOUT_BUFFER_SIZE_2\0" /* 58079 */
	"VGT_STRMOUT_VTX_STRIDE_2\0" /* 58105 */
	"VGT_STRMOUT_BUFFER_OFFSET_2\0" /* 58130 */
	"VGT_STRMOUT_BUFFER_SIZE_3\0" /* 58158 */
	"VGT_STRMOUT_VTX_STRIDE_3\0" /* 58184 */
	"VGT_STRMOUT_BUFFER_OFFSET_3\0" /* 58209 */
	"VGT_STRMOUT_DRAW_OPAQUE_OFFSET\0" /* 58237 */
	"VGT_STRMOUT_DRAW_OPAQUE_BUFFER_FILLED_SIZE\0" /* 58268 */
	"VGT_STRMOUT_DRAW_OPAQUE_VERTEX_STRIDE\0" /* 58311 */
	"VGT_GS_MAX_VERT_OUT\0" /* 58349 */
	"VGT_TESS_DISTRIBUTION\0" /* 58369 */
	"VGT_SHADER_STAGES_EN\0" /* 58391 */
	"VGT_LS_HS_CONFIG\0" /* 58412 */
	"VGT_GS_VERT_ITEMSIZE\0" /* 58429 */
	"VGT_GS_VERT_ITEMSIZE_1\0" /* 58450 */
	"VGT_GS_VERT_ITEMSIZE_2\0" /* 58473 */
	"VGT_GS_VERT_ITEMSIZE_3\0" /* 58496 */
	"VGT_TF_PARAM\0" /* 58519 */
	"DB_ALPHA_TO_MASK\0" /* 58532 */
	"VGT_DISPATCH_DRAW_INDEX\0" /* 58549 */
	"PA_SU_POLY_OFFSET_DB_FMT_CNTL\0" /* 58573 */
	"PA_SU_POLY_OFFSET_CLAMP\0" /* 58603 */
	"PA_SU_POLY_OFFSET_FRONT_SCALE\0" /* 58627 */
	"PA_SU_POLY_OFFSET_FRONT_OFFSET\0" /* 58657 */
	"PA_SU_POLY_OFFSET_BACK_SCALE\0" /* 58688 */
	"PA_SU_POLY_OFFSET_BACK_OFFSET\0" /* 58717 */
	"VGT_GS_INSTANCE_CNT\0" /* 58747 */
	"VGT_STRMOUT_CONFIG\0" /* 58767 */
	"VGT_STRMOUT_BUFFER_CONFIG\0" /* 58786 */
	"PA_SC_CENTROID_PRIORITY_0\0" /* 58812 */
	"PA_SC_CENTROID_PRIORITY_1\0" /* 58838 */
	"PA_SC_LINE_CNTL\0" /* 58864 */
	"PA_SC_AA_CONFIG\0" /* 58880 */
	"PA_SU_VTX_CNTL\0" /* 58896 */
	"PA_CL_GB_VERT_CLIP_ADJ\0" /* 58911 */
	"PA_CL_GB_VERT_DISC_ADJ\0" /* 58934 */
	"PA_CL_GB_HORZ_CLIP_ADJ\0" /* 58957 */
	"PA_CL_GB_HORZ_DISC_ADJ\0" /* 58980 */
	"PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0\0" /* 59003 */
	"PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1\0" /* 59037 */
	"PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2\0" /* 59071 */
	"PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3\0" /* 59105 */
	"PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0\0" /* 59139 */
	"PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1\0" /* 59173 */
	"PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2\0" /* 59207 */
	"PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3\0" /* 59241 */
	"PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0\0" /* 59275 */
	"PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1\0" /* 59309 */
	"PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2\0" /* 59343 */
	"PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3\0" /* 59377 */
	"PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0\0" /* 59411 */
	"PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1\0" /* 59445 */
	"PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2\0" /* 59479 */
	"PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3\0" /* 59513 */
	"PA_SC_AA_MASK_X0Y0_X1Y0\0" /* 59547 */
	"PA_SC_AA_MASK_X0Y1_X1Y1\0" /* 59571 */
	"PA_SC_SHADER_CONTROL\0" /* 59595 */
	"VGT_VERTEX_REUSE_BLOCK_CNTL\0" /* 59616 */
	"VGT_OUT_DEALLOC_CNTL\0" /* 59644 */
	"CB_COLOR0_BASE\0" /* 59665 */
	"CB_COLOR0_PITCH\0" /* 59680 */
	"CB_COLOR0_SLICE\0" /* 59696 */
	"CB_COLOR0_VIEW\0" /* 59712 */
	"CB_COLOR0_INFO\0" /* 59727 */
	"CB_COLOR0_ATTRIB\0" /* 59742 */
	"CB_COLOR0_DCC_CONTROL\0" /* 59759 */
	"CB_COLOR0_CMASK\0" /* 59781 */
	"CB_COLOR0_CMASK_SLICE\0" /* 59797 */
	"CB_COLOR0_FMASK\0" /* 59819 */
	"CB_COLOR0_FMASK_SLICE\0" /* 59835 */
	"CB_COLOR0_CLEAR_WORD0\0" /* 59857 */
	"CB_COLOR0_CLEAR_WORD1\0" /* 59879 */
	"CB_COLOR0_DCC_BASE\0" /* 59901 */
	"CB_COLOR1_BASE\0" /* 59920 */
	"CB_COLOR1_PITCH\0" /* 59935 */
	"CB_COLOR1_SLICE\0" /* 59951 */
	"CB_COLOR1_VIEW\0" /* 59967 */
	"CB_COLOR1_INFO\0" /* 59982 */
	"CB_COLOR1_ATTRIB\0" /* 59997 */
	"CB_COLOR1_DCC_CONTROL\0" /* 60014 */
	"CB_COLOR1_CMASK\0" /* 60036 */
	"CB_COLOR1_CMASK_SLICE\0" /* 60052 */
	"CB_COLOR1_FMASK\0" /* 60074 */
	"CB_COLOR1_FMASK_SLICE\0" /* 60090 */
	"CB_COLOR1_CLEAR_WORD0\0" /* 60112 */
	"CB_COLOR1_CLEAR_WORD1\0" /* 60134 */
	"CB_COLOR1_DCC_BASE\0" /* 60156 */
	"CB_COLOR2_BASE\0" /* 60175 */
	"CB_COLOR2_PITCH\0" /* 60190 */
	"CB_COLOR2_SLICE\0" /* 60206 */
	"CB_COLOR2_VIEW\0" /* 60222 */
	"CB_COLOR2_INFO\0" /* 60237 */
	"CB_COLOR2_ATTRIB\0" /* 60252 */
	"CB_COLOR2_DCC_CONTROL\0" /* 60269 */
	"CB_COLOR2_CMASK\0" /* 60291 */
	"CB_COLOR2_CMASK_SLICE\0" /* 60307 */
	"CB_COLOR2_FMASK\0" /* 60329 */
	"CB_COLOR2_FMASK_SLICE\0" /* 60345 */
	"CB_COLOR2_CLEAR_WORD0\0" /* 60367 */
	"CB_COLOR2_CLEAR_WORD1\0" /* 60389 */
	"CB_COLOR2_DCC_BASE\0" /* 60411 */
	"CB_COLOR3_BASE\0" /* 60430 */
	"CB_COLOR3_PITCH\0" /* 60445 */
	"CB_COLOR3_SLICE\0" /* 60461 */
	"CB_COLOR3_VIEW\0" /* 60477 */
	"CB_COLOR3_INFO\0" /* 60492 */
	"CB_COLOR3_ATTRIB\0" /* 60507 */
	"CB_COLOR3_DCC_CONTROL\0" /* 60524 */
	"CB_COLOR3_CMASK\0" /* 60546 */
	"CB_COLOR3_CMASK_SLICE\0" /* 60562 */
	"CB_COLOR3_FMASK\0" /* 60584 */
	"CB_COLOR3_FMASK_SLICE\0" /* 60600 */
	"CB_COLOR3_CLEAR_WORD0\0" /* 60622 */
	"CB_COLOR3_CLEAR_WORD1\0" /* 60644 */
	"CB_COLOR3_DCC_BASE\0" /* 60666 */
	"CB_COLOR4_BASE\0" /* 60685 */
	"CB_COLOR4_PITCH\0" /* 60700 */
	"CB_COLOR4_SLICE\0" /* 60716 */
	"CB_COLOR4_VIEW\0" /* 60732 */
	"CB_COLOR4_INFO\0" /* 60747 */
	"CB_COLOR4_ATTRIB\0" /* 60762 */
	"CB_COLOR4_DCC_CONTROL\0" /* 60779 */
	"CB_COLOR4_CMASK\0" /* 60801 */
	"CB_COLOR4_CMASK_SLICE\0" /* 60817 */
	"CB_COLOR4_FMASK\0" /* 60839 */
	"CB_COLOR4_FMASK_SLICE\0" /* 60855 */
	"CB_COLOR4_CLEAR_WORD0\0" /* 60877 */
	"CB_COLOR4_CLEAR_WORD1\0" /* 60899 */
	"CB_COLOR4_DCC_BASE\0" /* 60921 */
	"CB_COLOR5_BASE\0" /* 60940 */
	"CB_COLOR5_PITCH\0" /* 60955 */
	"CB_COLOR5_SLICE\0" /* 60971 */
	"CB_COLOR5_VIEW\0" /* 60987 */
	"CB_COLOR5_INFO\0" /* 61002 */
	"CB_COLOR5_ATTRIB\0" /* 61017 */
	"CB_COLOR5_DCC_CONTROL\0" /* 61034 */
	"CB_COLOR5_CMASK\0" /* 61056 */
	"CB_COLOR5_CMASK_SLICE\0" /* 61072 */
	"CB_COLOR5_FMASK\0" /* 61094 */
	"CB_COLOR5_FMASK_SLICE\0" /* 61110 */
	"CB_COLOR5_CLEAR_WORD0\0" /* 61132 */
	"CB_COLOR5_CLEAR_WORD1\0" /* 61154 */
	"CB_COLOR5_DCC_BASE\0" /* 61176 */
	"CB_COLOR6_BASE\0" /* 61195 */
	"CB_COLOR6_PITCH\0" /* 61210 */
	"CB_COLOR6_SLICE\0" /* 61226 */
	"CB_COLOR6_VIEW\0" /* 61242 */
	"CB_COLOR6_INFO\0" /* 61257 */
	"CB_COLOR6_ATTRIB\0" /* 61272 */
	"CB_COLOR6_DCC_CONTROL\0" /* 61289 */
	"CB_COLOR6_CMASK\0" /* 61311 */
	"CB_COLOR6_CMASK_SLICE\0" /* 61327 */
	"CB_COLOR6_FMASK\0" /* 61349 */
	"CB_COLOR6_FMASK_SLICE\0" /* 61365 */
	"CB_COLOR6_CLEAR_WORD0\0" /* 61387 */
	"CB_COLOR6_CLEAR_WORD1\0" /* 61409 */
	"CB_COLOR6_DCC_BASE\0" /* 61431 */
	"CB_COLOR7_BASE\0" /* 61450 */
	"CB_COLOR7_PITCH\0" /* 61465 */
	"CB_COLOR7_SLICE\0" /* 61481 */
	"CB_COLOR7_VIEW\0" /* 61497 */
	"CB_COLOR7_INFO\0" /* 61512 */
	"CB_COLOR7_ATTRIB\0" /* 61527 */
	"CB_COLOR7_DCC_CONTROL\0" /* 61544 */
	"CB_COLOR7_CMASK\0" /* 61566 */
	"CB_COLOR7_CMASK_SLICE\0" /* 61582 */
	"CB_COLOR7_FMASK\0" /* 61604 */
	"CB_COLOR7_FMASK_SLICE\0" /* 61620 */
	"CB_COLOR7_CLEAR_WORD0\0" /* 61642 */
	"CB_COLOR7_CLEAR_WORD1\0" /* 61664 */
	"CB_COLOR7_DCC_BASE\0" /* 61686 */;

static const int sid_strings_offsets[] = {
	/* 0 */ 509, 855, 859, 862,
	/* 4 */ 899, 919, 931, 937, 941, 950,
	/* 10 */ 1008, 937, 391, 1017,
	/* 14 */ 1047, 937, -1, 1056,
	/* 18 */ 1145, 1150, 1158, 1166,
	/* 22 */ 1192, 910,
	/* 24 */ 1207, 1217,
	/* 26 */ 5436, 5447, 5463, 5478, 5494, 5508, 5521, 5536, 5551, 5566, 5578, 5597, 5617, 5635, 5654, 5669, 5684, 5706, 5721, 5736, 5751, 5767, 5781, 5808, 5835, 5862, 5889, 5913, 5933,
	/* 55 */ 5962, 5983,
	/* 57 */ 5436, 5447, 5463, 5478, 5494, 5508, 5521, -1, -1, 5566, 5578, 5597, 5617, 5635, -1, -1, 5684, 5706, 5721, 5736, 5751, 5767, 5781, 5808, 5835, 5862, 5889, 5913, 5933,
	/* 86 */ 7943, 7955, 7967, 7979,
	/* 90 */ 8327, -1, -1, -1, -1, -1, -1, -1, 8338, 8350, -1, -1, 8362, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, 8373,
	/* 123 */ -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, 8399,
	/* 186 */ 8494, 8503, 8512, 8530, 8548, 8557, 8566, 8575,
	/* 194 */ 8624, 8645, 8666, 8689, 8712, 8732, 8752, 8777,
	/* 202 */ 8809, 8833, 8851, 8870, 8890, 8909, 8931, 8956, 8981, 9008, 9035, 9059, 9081, 9109, 9134, 9162,
	/* 218 */ 9270, 9282, 9301, 9320,
	/* 222 */ 9347, 9371, 9389, 9408, 9428, 9447, 9469, 9494, 9519, 9546, 9573, 9597, 9619, 9647, 9672, 9700, 9728, 9750, 9774, 9798, 9822, 9843, 9864, 9889, 9918, 9943, 9969, 9992, 10016, 10043, 10071, 10099, 10127, 10149, 10171, 10195, 10215, 10235, 10255, 10275, 10295, 10315, 10335, 10369, 10403, 10432, 10461, 10490, 10519, 10548, 10577, 10608, 10638, 10669, 10699, 10729, 10760, 10791, 10811, 10833, 10851, 10878, 10902, 10928,
	/* 286 */ 10962, 10983, 11004, 11027, 11050, 11070, 11090, 11115, 11136, 11162, 11182, 11204, 11230, 11251, 11275, 11302,
	/* 302 */ 11406, 11425, 11444, 11463, 11482, 11501, 11520, 11539, 11558, 11573, 11588, 11603, 11620, 11641, 11662, 11682,
	/* 318 */ 11865, 11877, 11891, 11915, 11945, 11970, 12001, 12021,
	/* 326 */ 12087, 12114, 12140, 12167, 12198, 12227, 12257, 12291,
	/* 334 */ 12513, 12536,
	/* 336 */ 12513, 12536, 12576, 12605,
	/* 340 */ 12651, 12672, 12694,
	/* 343 */ 12821, 12853, 12886, 12919,
	/* 347 */ 13110,
	/* 348 */ 13409, 13425, 13441, 13457, 13473, 13489, 13505, 13521, 13537, 13553, 13569, 13585, 13600, 13615, 13630, 13646,
	/* 364 */ 14058, 14089, 14117, 14146,
	/* 368 */ 14191, 14212, 14233, 14254, 14275, -1, -1, 14296, 14317, -1, -1, -1, 14339, 14360, 14381, 14403,
	/* 384 */ 14431, 14444, 14467, 14490, 14513, 14533, 14554, 14575, 14596, 14622, 14648, 14674, 14701, 14728, 14755,
	/* 399 */ 14794, 14819, 14845, 14871, 14897, 14922, 14947,
	/* 406 */ 14983, 15006, 15029, 15052,
	/* 410 */ 15086, 15110, 15134, 15158,
	/* 414 */ 15194, 15219, 15244, 15269,
	/* 418 */ 15312, 15329, 15346, 15363,
	/* 422 */ 14058, 14089, 14117, 15391,
	/* 426 */ -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, 15506, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, 15520, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, 15534,
	/* 667 */ 16464, 16482, 16497,
	/* 670 */ 18034, 18044, 18057, 18071,
	/* 674 */ 18368, 18383, 18399, 18415,
	/* 678 */ 18580, 18590, 18608, 18618,
	/* 682 */ 14191, 14212, 14233, -1, 14275, 19023, 19045,
	/* 689 */ 14431, -1, -1, -1, 14513, 14533, 14554, 14575, 14596, 14622, 14648, 14674, 14701, 14728, 14755, -1, 19070, 19097,
	/* 707 */ 19125, 19135, 19140, 19145,
	/* 711 */ 19287, 19303,
	/* 713 */ 19781, 19804, 19827, 19850,
	/* 717 */ 19897, 19922, 19947, 19972,
	/* 721 */ 20022, 20046, 20070, 20094,
	/* 725 */ 20126, 20151, 20176, 20201,
	/* 729 */ 20235, 20260, 20285, 20310,
	/* 733 */ 20344, 20370, 20396, 20422,
	/* 737 */ 20458, 20481, 20504, 20527,
	/* 741 */ 20557, 20591, 20626, 20661,
	/* 745 */ 20704, 20738, 20773, 20808,
	/* 749 */ 20851, 20874, 20897, 20920,
	/* 753 */ 20950, 20984, 21019, 21054,
	/* 757 */ 21097, 21131, 21166, 21201,
	/* 761 */ 21244, 21272, 21300, 21328,
	/* 765 */ 21368, 21407, 21447, 21487,
	/* 769 */ 21540, 21579, 21619, 21659,
	/* 773 */ 21807, 21820, 21833, 21846, 21867, 21886, 21904, 21922, 21937, 21954, 21971, 21983, 21994, 22006, 22019, 22031,
	/* 789 */ 22255,
	/* 790 */ 22784, 22805, 22826, 22847, 22868,
	/* 795 */ 23129,
	/* 796 */ 23309, 23325, 23342, 23359, 23380,
	/* 801 */ 23473, 23489, 23505, 23522, 23539, 23560, 23584, 23608, 23631, 23654,
	/* 811 */ 23841, 23868, 23886, 23904, 23926, 23950, 23971, 23990, 24011, 24032, 24054,
	/* 822 */ 24116, 24122, -1, 24135, -1, -1, -1, 24148, -1, -1, -1, 24160, -1, 24172, -1, 24184,
	/* 838 */ 24691, 24726, 24761, 24793, 24825, 24857, 24889, 24923,
	/* 846 */ 24987, 25001, 25014, 25032, 25045, 25058, 25079, 25103,
	/* 854 */ 25179, 25190, 25200, 25216, 25242, 25258, 25284, 25300, 25326, 25342, 25368, -1, -1, 25393, 25414, 25445, 25462, 25483, 25500, 25521, 25542,
	/* 875 */ 25588, 25606, 25625, 25642, 25659,
	/* 880 */ 25782, 25797, 25818, 25840,
	/* 884 */ 25874, 25890,
	/* 886 */ 25998, 26009, 26019, 26030, 26042, 26055, 26069, 26081,
	/* 894 */ 26109, 26119, 26128, 26138, 26149, 26161, 26174, 26185,
	/* 902 */ 26606, 26617, 26627, 26651, -1, 26662, 26682,
	/* 909 */ 26700, -1, -1, -1, -1, 26707, -1, -1, -1, -1, 26714, -1, -1, -1, -1, 26721, -1, 26728, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, 26735, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, 26742, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, 26749, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, 26756, -1, -1, -1, -1, 26763, -1, -1, -1, -1, 26770, -1, -1, -1, -1, 26777, -1, -1, -1, -1, -1, -1, 26784, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, 26791, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, 26798, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, 26805, -1, -1, -1, -1, -1, -1, 26812, -1, -1, -1, -1, 26819, -1, -1, -1, -1, 26826, -1, -1, -1, -1, 26833, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, 26840, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, 26847, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, 26854, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, 26861, -1, 26868, -1, -1, -1, -1, 26875, -1, -1, -1, -1, 26882, -1, -1, -1, -1, 26889,
	/* 1165 */ 26972, 26979, 26999, 27004,
	/* 1169 */ 27150, 27163, 27182, 27204,
	/* 1173 */ 27590, 27610,
	/* 1175 */ 27622, 27636, 27649,
	/* 1178 */ 29180, 29202, 29222, 29243, 29264,
	/* 1183 */ 29319, 29336, 29352, 29367, 29383, 29399, 29423, 29447, 29471, 29495, 29516, 29532, 29547, 29571, 29594, 29618, 29638, 29657,
	/* 1201 */ 29700, 29713, 29727, 29739, 29752,
	/* 1206 */ 29836, 29853, 29870, 29886, 29902, 29918, 29934, 29951, 29969,
	/* 1215 */ 30041, 30048, 30062, 30076, 30090, 30104,
	/* 1221 */ 30114, 30126, 30137, 30148,
	/* 1225 */ 30320, -1, -1, 30335,
	/* 1229 */ 31004, 31027, 31050,
	/* 1232 */ 31153, 31166, 31179,
	/* 1235 */ 31191, 31209, 31229, 31249,
	/* 1239 */ 31277, 31293, 31310,
	/* 1242 */ 31337, 31352,
	/* 1244 */ -1, 31444, 31467, 31490, 31513, 31528, 31541, 31553, 31570, -1, 31589, 31609, 31629, 31648, -1, 31660, 31677, 31694, 31710, -1, 31726, 31755, 31766, 31792, 31810, 31827, 31846, 31864, 31883, 31899, 31915, 31935, 31957, 31979, 31993, 32012, 32028, -1, -1, 32038, 32053, -1, 32071, 32094, 32119, 32141, 32166, 7580, 7607, 32188, -1, 32216, 32235, 32253, 32273, 32292, 32312, 32336, 32357,
	/* 1303 */ 32866, 32879, 32891,
	/* 1306 */ 32903, 32916, 32928,
	/* 1309 */ 32942, 32956, 32968,
	/* 1312 */ 33099, 33112, 33126,
	/* 1315 */ 33136, 33149, 33159, 33173,
	/* 1319 */ 33201, 33214, 33226, 33245,
	/* 1323 */ 31337, 31352, 33342,
	/* 1326 */ 33360, 33386, 33412, 33437,
	/* 1330 */ 34216, 34227, 34235, 34251,
	/* 1334 */ 34277, 34303, 34328, 34353, 34376, 34397, 34424, 34453,
	/* 1342 */ 34790, 34802, 34815, 34828,
	/* 1346 */ 34848, 34862, 34870, 34879, 34889, 34898, 34910, 34925, 34940, 34957, 34974, 34988, 35000, -1, 35018, -1, 35036, 35048, 35062, 35076, 35090, 35101, 35112,
	/* 1369 */ 35133, 35146, -1, -1, 35159, 35171, 35183, 35195,
	/* 1377 */ 35220, 35229, 35238, 35251,
	/* 1381 */ 35328, 35343, 35361, 35389, 35419, 35450, 35478,
};

#endif
