#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: $abc$124119$abc$73045$lo5.Q[0] (dffsre clocked by clock0)
Endpoint  : K[4].D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clock0 (rise edge)                                            0.000     0.000
clock source latency                                                0.000     0.000
clock0.inpad[0] (.input)                                            0.000     0.000
$abc$124119$abc$73045$lo5.C[0] (dffsre)                             1.519     1.519
$abc$124119$abc$73045$lo5.Q[0] (dffsre) [clock-to-output]           0.709     2.228
$abc$475220$new_new_n5632__.in[0] (.names)                          1.519     3.747
$abc$475220$new_new_n5632__.out[0] (.names)                         0.320     4.067
$abc$475220$new_new_n5634__.in[2] (.names)                          1.519     5.586
$abc$475220$new_new_n5634__.out[0] (.names)                         0.200     5.786
$abc$475220$new_new_n5650__.in[2] (.names)                          1.519     7.305
$abc$475220$new_new_n5650__.out[0] (.names)                         0.200     7.505
$abc$475220$new_new_n5673__.in[0] (.names)                          1.519     9.023
$abc$475220$new_new_n5673__.out[0] (.names)                         0.280     9.303
$abc$475220$new_new_n6975__.in[0] (.names)                          1.519    10.822
$abc$475220$new_new_n6975__.out[0] (.names)                         0.240    11.062
$abc$475220$new_new_n6977__.in[2] (.names)                          1.519    12.581
$abc$475220$new_new_n6977__.out[0] (.names)                         0.200    12.781
$abc$475220$new_new_n6979__.in[0] (.names)                          1.519    14.300
$abc$475220$new_new_n6979__.out[0] (.names)                         0.320    14.620
$abc$475220$new_new_n6980__.in[0] (.names)                          1.519    16.139
$abc$475220$new_new_n6980__.out[0] (.names)                         0.240    16.379
$abc$475220$new_new_n7888__.in[1] (.names)                          1.519    17.897
$abc$475220$new_new_n7888__.out[0] (.names)                         0.220    18.117
$abc$124119$abc$86912$li4_li4.in[1] (.names)                        1.519    19.636
$abc$124119$abc$86912$li4_li4.out[0] (.names)                       0.220    19.856
K[4].D[0] (dffsre)                                                  1.519    21.375
data arrival time                                                            21.375

clock clock0 (rise edge)                                            6.800     6.800
clock source latency                                                0.000     6.800
clock0.inpad[0] (.input)                                            0.000     6.800
K[4].C[0] (dffsre)                                                  1.519     8.319
clock uncertainty                                                   0.000     8.319
cell setup time                                                    -0.063     8.255
data required time                                                            8.255
-----------------------------------------------------------------------------------
data required time                                                            8.255
data arrival time                                                           -21.375
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -13.120


#Path 2
Startpoint: $abc$124119$abc$73045$lo5.Q[0] (dffsre clocked by clock0)
Endpoint  : K[6].D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clock0 (rise edge)                                            0.000     0.000
clock source latency                                                0.000     0.000
clock0.inpad[0] (.input)                                            0.000     0.000
$abc$124119$abc$73045$lo5.C[0] (dffsre)                             1.519     1.519
$abc$124119$abc$73045$lo5.Q[0] (dffsre) [clock-to-output]           0.709     2.228
$abc$475220$new_new_n5632__.in[0] (.names)                          1.519     3.747
$abc$475220$new_new_n5632__.out[0] (.names)                         0.320     4.067
$abc$475220$new_new_n5634__.in[2] (.names)                          1.519     5.586
$abc$475220$new_new_n5634__.out[0] (.names)                         0.200     5.786
$abc$475220$new_new_n5650__.in[2] (.names)                          1.519     7.305
$abc$475220$new_new_n5650__.out[0] (.names)                         0.200     7.505
$abc$475220$new_new_n5673__.in[0] (.names)                          1.519     9.023
$abc$475220$new_new_n5673__.out[0] (.names)                         0.280     9.303
$abc$475220$new_new_n6975__.in[0] (.names)                          1.519    10.822
$abc$475220$new_new_n6975__.out[0] (.names)                         0.240    11.062
$abc$475220$new_new_n6977__.in[2] (.names)                          1.519    12.581
$abc$475220$new_new_n6977__.out[0] (.names)                         0.200    12.781
$abc$475220$new_new_n6979__.in[0] (.names)                          1.519    14.300
$abc$475220$new_new_n6979__.out[0] (.names)                         0.320    14.620
$abc$475220$new_new_n6980__.in[0] (.names)                          1.519    16.139
$abc$475220$new_new_n6980__.out[0] (.names)                         0.240    16.379
$abc$475220$new_new_n10236__.in[1] (.names)                         1.519    17.897
$abc$475220$new_new_n10236__.out[0] (.names)                        0.260    18.157
$abc$124119$abc$86912$li0_li0.in[3] (.names)                        1.519    19.676
$abc$124119$abc$86912$li0_li0.out[0] (.names)                       0.160    19.836
K[6].D[0] (dffsre)                                                  1.519    21.355
data arrival time                                                            21.355

clock clock0 (rise edge)                                            6.800     6.800
clock source latency                                                0.000     6.800
clock0.inpad[0] (.input)                                            0.000     6.800
K[6].C[0] (dffsre)                                                  1.519     8.319
clock uncertainty                                                   0.000     8.319
cell setup time                                                    -0.063     8.255
data required time                                                            8.255
-----------------------------------------------------------------------------------
data required time                                                            8.255
data arrival time                                                           -21.355
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -13.100


#Path 3
Startpoint: $abc$124119$abc$73045$lo5.Q[0] (dffsre clocked by clock0)
Endpoint  : K[3].D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clock0 (rise edge)                                            0.000     0.000
clock source latency                                                0.000     0.000
clock0.inpad[0] (.input)                                            0.000     0.000
$abc$124119$abc$73045$lo5.C[0] (dffsre)                             1.519     1.519
$abc$124119$abc$73045$lo5.Q[0] (dffsre) [clock-to-output]           0.709     2.228
$abc$475220$new_new_n5632__.in[0] (.names)                          1.519     3.747
$abc$475220$new_new_n5632__.out[0] (.names)                         0.320     4.067
$abc$475220$new_new_n5634__.in[2] (.names)                          1.519     5.586
$abc$475220$new_new_n5634__.out[0] (.names)                         0.200     5.786
$abc$475220$new_new_n5650__.in[2] (.names)                          1.519     7.305
$abc$475220$new_new_n5650__.out[0] (.names)                         0.200     7.505
$abc$475220$new_new_n5673__.in[0] (.names)                          1.519     9.023
$abc$475220$new_new_n5673__.out[0] (.names)                         0.280     9.303
$abc$475220$new_new_n5674__.in[0] (.names)                          1.519    10.822
$abc$475220$new_new_n5674__.out[0] (.names)                         0.240    11.062
$abc$475220$new_new_n8028__.in[0] (.names)                          1.519    12.581
$abc$475220$new_new_n8028__.out[0] (.names)                         0.320    12.901
$abc$475220$new_new_n8029__.in[1] (.names)                          1.519    14.420
$abc$475220$new_new_n8029__.out[0] (.names)                         0.260    14.680
$abc$475220$new_new_n8039__.in[2] (.names)                          1.519    16.199
$abc$475220$new_new_n8039__.out[0] (.names)                         0.200    16.399
$abc$475220$new_new_n8082__.in[2] (.names)                          1.519    17.917
$abc$475220$new_new_n8082__.out[0] (.names)                         0.200    18.117
$abc$124119$abc$86912$li5_li5.in[3] (.names)                        1.519    19.636
$abc$124119$abc$86912$li5_li5.out[0] (.names)                       0.160    19.796
K[3].D[0] (dffsre)                                                  1.519    21.315
data arrival time                                                            21.315

clock clock0 (rise edge)                                            6.800     6.800
clock source latency                                                0.000     6.800
clock0.inpad[0] (.input)                                            0.000     6.800
K[3].C[0] (dffsre)                                                  1.519     8.319
clock uncertainty                                                   0.000     8.319
cell setup time                                                    -0.063     8.255
data required time                                                            8.255
-----------------------------------------------------------------------------------
data required time                                                            8.255
data arrival time                                                           -21.315
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -13.060


#Path 4
Startpoint: $abc$124119$abc$73045$lo5.Q[0] (dffsre clocked by clock0)
Endpoint  : K[2].D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clock0 (rise edge)                                            0.000     0.000
clock source latency                                                0.000     0.000
clock0.inpad[0] (.input)                                            0.000     0.000
$abc$124119$abc$73045$lo5.C[0] (dffsre)                             1.519     1.519
$abc$124119$abc$73045$lo5.Q[0] (dffsre) [clock-to-output]           0.709     2.228
$abc$475220$new_new_n5833__.in[0] (.names)                          1.519     3.747
$abc$475220$new_new_n5833__.out[0] (.names)                         0.320     4.067
$abc$475220$new_new_n5835__.in[2] (.names)                          1.519     5.586
$abc$475220$new_new_n5835__.out[0] (.names)                         0.200     5.786
$abc$475220$new_new_n5841__.in[2] (.names)                          1.519     7.305
$abc$475220$new_new_n5841__.out[0] (.names)                         0.200     7.505
$abc$475220$new_new_n5863__.in[2] (.names)                          1.519     9.023
$abc$475220$new_new_n5863__.out[0] (.names)                         0.200     9.223
$abc$475220$new_new_n6985__.in[0] (.names)                          1.519    10.742
$abc$475220$new_new_n6985__.out[0] (.names)                         0.240    10.982
$abc$475220$new_new_n6986__.in[0] (.names)                          1.519    12.501
$abc$475220$new_new_n6986__.out[0] (.names)                         0.320    12.821
$abc$475220$new_new_n8287__.in[0] (.names)                          1.519    14.340
$abc$475220$new_new_n8287__.out[0] (.names)                         0.320    14.660
$abc$475220$new_new_n8288__.in[2] (.names)                          1.519    16.179
$abc$475220$new_new_n8288__.out[0] (.names)                         0.200    16.379
$abc$475220$new_new_n8289__.in[2] (.names)                          1.519    17.897
$abc$475220$new_new_n8289__.out[0] (.names)                         0.200    18.097
$abc$124119$abc$86912$li7_li7.in[2] (.names)                        1.519    19.616
$abc$124119$abc$86912$li7_li7.out[0] (.names)                       0.170    19.786
K[2].D[0] (dffsre)                                                  1.519    21.305
data arrival time                                                            21.305

clock clock0 (rise edge)                                            6.800     6.800
clock source latency                                                0.000     6.800
clock0.inpad[0] (.input)                                            0.000     6.800
K[2].C[0] (dffsre)                                                  1.519     8.319
clock uncertainty                                                   0.000     8.319
cell setup time                                                    -0.063     8.255
data required time                                                            8.255
-----------------------------------------------------------------------------------
data required time                                                            8.255
data arrival time                                                           -21.305
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -13.050


#Path 5
Startpoint: $abc$124119$abc$73045$lo5.Q[0] (dffsre clocked by clock0)
Endpoint  : K[7].D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clock0 (rise edge)                                            0.000     0.000
clock source latency                                                0.000     0.000
clock0.inpad[0] (.input)                                            0.000     0.000
$abc$124119$abc$73045$lo5.C[0] (dffsre)                             1.519     1.519
$abc$124119$abc$73045$lo5.Q[0] (dffsre) [clock-to-output]           0.709     2.228
$abc$475220$new_new_n5833__.in[0] (.names)                          1.519     3.747
$abc$475220$new_new_n5833__.out[0] (.names)                         0.320     4.067
$abc$475220$new_new_n5835__.in[2] (.names)                          1.519     5.586
$abc$475220$new_new_n5835__.out[0] (.names)                         0.200     5.786
$abc$475220$new_new_n5841__.in[2] (.names)                          1.519     7.305
$abc$475220$new_new_n5841__.out[0] (.names)                         0.200     7.505
$abc$475220$new_new_n5863__.in[2] (.names)                          1.519     9.023
$abc$475220$new_new_n5863__.out[0] (.names)                         0.200     9.223
$abc$475220$new_new_n6985__.in[0] (.names)                          1.519    10.742
$abc$475220$new_new_n6985__.out[0] (.names)                         0.240    10.982
$abc$475220$new_new_n6986__.in[0] (.names)                          1.519    12.501
$abc$475220$new_new_n6986__.out[0] (.names)                         0.320    12.821
$abc$475220$new_new_n8178__.in[0] (.names)                          1.519    14.340
$abc$475220$new_new_n8178__.out[0] (.names)                         0.320    14.660
$abc$475220$new_new_n8185__.in[2] (.names)                          1.519    16.179
$abc$475220$new_new_n8185__.out[0] (.names)                         0.200    16.379
$abc$475220$new_new_n8199__.in[2] (.names)                          1.519    17.897
$abc$475220$new_new_n8199__.out[0] (.names)                         0.200    18.097
$abc$124119$abc$86912$li6_li6.in[3] (.names)                        1.519    19.616
$abc$124119$abc$86912$li6_li6.out[0] (.names)                       0.160    19.776
K[7].D[0] (dffsre)                                                  1.519    21.295
data arrival time                                                            21.295

clock clock0 (rise edge)                                            6.800     6.800
clock source latency                                                0.000     6.800
clock0.inpad[0] (.input)                                            0.000     6.800
K[7].C[0] (dffsre)                                                  1.519     8.319
clock uncertainty                                                   0.000     8.319
cell setup time                                                    -0.063     8.255
data required time                                                            8.255
-----------------------------------------------------------------------------------
data required time                                                            8.255
data arrival time                                                           -21.295
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -13.040


#Path 6
Startpoint: $abc$124119$abc$73045$lo5.Q[0] (dffsre clocked by clock0)
Endpoint  : K[0].D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clock0 (rise edge)                                            0.000     0.000
clock source latency                                                0.000     0.000
clock0.inpad[0] (.input)                                            0.000     0.000
$abc$124119$abc$73045$lo5.C[0] (dffsre)                             1.519     1.519
$abc$124119$abc$73045$lo5.Q[0] (dffsre) [clock-to-output]           0.709     2.228
$abc$475220$new_new_n5833__.in[0] (.names)                          1.519     3.747
$abc$475220$new_new_n5833__.out[0] (.names)                         0.320     4.067
$abc$475220$new_new_n5835__.in[2] (.names)                          1.519     5.586
$abc$475220$new_new_n5835__.out[0] (.names)                         0.200     5.786
$abc$475220$new_new_n5841__.in[2] (.names)                          1.519     7.305
$abc$475220$new_new_n5841__.out[0] (.names)                         0.200     7.505
$abc$475220$new_new_n5863__.in[2] (.names)                          1.519     9.023
$abc$475220$new_new_n5863__.out[0] (.names)                         0.200     9.223
$abc$475220$new_new_n6985__.in[0] (.names)                          1.519    10.742
$abc$475220$new_new_n6985__.out[0] (.names)                         0.240    10.982
$abc$475220$new_new_n6986__.in[0] (.names)                          1.519    12.501
$abc$475220$new_new_n6986__.out[0] (.names)                         0.320    12.821
$abc$475220$new_new_n7742__.in[0] (.names)                          1.519    14.340
$abc$475220$new_new_n7742__.out[0] (.names)                         0.320    14.660
$abc$475220$new_new_n7753__.in[2] (.names)                          1.519    16.179
$abc$475220$new_new_n7753__.out[0] (.names)                         0.200    16.379
$abc$475220$new_new_n7770__.in[2] (.names)                          1.519    17.897
$abc$475220$new_new_n7770__.out[0] (.names)                         0.200    18.097
$abc$124119$abc$86912$li3_li3.in[3] (.names)                        1.519    19.616
$abc$124119$abc$86912$li3_li3.out[0] (.names)                       0.160    19.776
K[0].D[0] (dffsre)                                                  1.519    21.295
data arrival time                                                            21.295

clock clock0 (rise edge)                                            6.800     6.800
clock source latency                                                0.000     6.800
clock0.inpad[0] (.input)                                            0.000     6.800
K[0].C[0] (dffsre)                                                  1.519     8.319
clock uncertainty                                                   0.000     8.319
cell setup time                                                    -0.063     8.255
data required time                                                            8.255
-----------------------------------------------------------------------------------
data required time                                                            8.255
data arrival time                                                           -21.295
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -13.040


#Path 7
Startpoint: $abc$124119$abc$73045$lo5.Q[0] (dffsre clocked by clock0)
Endpoint  : K[5].D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clock0 (rise edge)                                            0.000     0.000
clock source latency                                                0.000     0.000
clock0.inpad[0] (.input)                                            0.000     0.000
$abc$124119$abc$73045$lo5.C[0] (dffsre)                             1.519     1.519
$abc$124119$abc$73045$lo5.Q[0] (dffsre) [clock-to-output]           0.709     2.228
$abc$475220$new_new_n5833__.in[0] (.names)                          1.519     3.747
$abc$475220$new_new_n5833__.out[0] (.names)                         0.320     4.067
$abc$475220$new_new_n5835__.in[2] (.names)                          1.519     5.586
$abc$475220$new_new_n5835__.out[0] (.names)                         0.200     5.786
$abc$475220$new_new_n5841__.in[2] (.names)                          1.519     7.305
$abc$475220$new_new_n5841__.out[0] (.names)                         0.200     7.505
$abc$475220$new_new_n5863__.in[2] (.names)                          1.519     9.023
$abc$475220$new_new_n5863__.out[0] (.names)                         0.200     9.223
$abc$475220$new_new_n6985__.in[0] (.names)                          1.519    10.742
$abc$475220$new_new_n6985__.out[0] (.names)                         0.240    10.982
$abc$475220$new_new_n6986__.in[0] (.names)                          1.519    12.501
$abc$475220$new_new_n6986__.out[0] (.names)                         0.320    12.821
$abc$475220$new_new_n7042__.in[1] (.names)                          1.519    14.340
$abc$475220$new_new_n7042__.out[0] (.names)                         0.260    14.600
$abc$475220$new_new_n7053__.in[1] (.names)                          1.519    16.119
$abc$475220$new_new_n7053__.out[0] (.names)                         0.260    16.379
$abc$475220$new_new_n7054__.in[2] (.names)                          1.519    17.897
$abc$475220$new_new_n7054__.out[0] (.names)                         0.200    18.097
$abc$124119$abc$86912$li2_li2.in[3] (.names)                        1.519    19.616
$abc$124119$abc$86912$li2_li2.out[0] (.names)                       0.160    19.776
K[5].D[0] (dffsre)                                                  1.519    21.295
data arrival time                                                            21.295

clock clock0 (rise edge)                                            6.800     6.800
clock source latency                                                0.000     6.800
clock0.inpad[0] (.input)                                            0.000     6.800
K[5].C[0] (dffsre)                                                  1.519     8.319
clock uncertainty                                                   0.000     8.319
cell setup time                                                    -0.063     8.255
data required time                                                            8.255
-----------------------------------------------------------------------------------
data required time                                                            8.255
data arrival time                                                           -21.295
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -13.040


#Path 8
Startpoint: $abc$124119$abc$73045$lo5.Q[0] (dffsre clocked by clock0)
Endpoint  : K[1].D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clock0 (rise edge)                                            0.000     0.000
clock source latency                                                0.000     0.000
clock0.inpad[0] (.input)                                            0.000     0.000
$abc$124119$abc$73045$lo5.C[0] (dffsre)                             1.519     1.519
$abc$124119$abc$73045$lo5.Q[0] (dffsre) [clock-to-output]           0.709     2.228
$abc$475220$new_new_n5833__.in[0] (.names)                          1.519     3.747
$abc$475220$new_new_n5833__.out[0] (.names)                         0.320     4.067
$abc$475220$new_new_n5835__.in[2] (.names)                          1.519     5.586
$abc$475220$new_new_n5835__.out[0] (.names)                         0.200     5.786
$abc$475220$new_new_n5841__.in[2] (.names)                          1.519     7.305
$abc$475220$new_new_n5841__.out[0] (.names)                         0.200     7.505
$abc$475220$new_new_n5863__.in[2] (.names)                          1.519     9.023
$abc$475220$new_new_n5863__.out[0] (.names)                         0.200     9.223
$abc$475220$new_new_n6985__.in[0] (.names)                          1.519    10.742
$abc$475220$new_new_n6985__.out[0] (.names)                         0.240    10.982
$abc$475220$new_new_n6986__.in[0] (.names)                          1.519    12.501
$abc$475220$new_new_n6986__.out[0] (.names)                         0.320    12.821
$abc$475220$new_new_n7197__.in[0] (.names)                          1.519    14.340
$abc$475220$new_new_n7197__.out[0] (.names)                         0.320    14.660
$abc$475220$new_new_n7201__.in[2] (.names)                          1.519    16.179
$abc$475220$new_new_n7201__.out[0] (.names)                         0.200    16.379
$abc$475220$new_new_n7232__.in[2] (.names)                          1.519    17.897
$abc$475220$new_new_n7232__.out[0] (.names)                         0.200    18.097
$abc$124119$abc$86912$li1_li1.in[2] (.names)                        1.519    19.616
$abc$124119$abc$86912$li1_li1.out[0] (.names)                       0.120    19.736
K[1].D[0] (dffsre)                                                  1.519    21.255
data arrival time                                                            21.255

clock clock0 (rise edge)                                            6.800     6.800
clock source latency                                                0.000     6.800
clock0.inpad[0] (.input)                                            0.000     6.800
K[1].C[0] (dffsre)                                                  1.519     8.319
clock uncertainty                                                   0.000     8.319
cell setup time                                                    -0.063     8.255
data required time                                                            8.255
-----------------------------------------------------------------------------------
data required time                                                            8.255
data arrival time                                                           -21.255
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -13.000


#Path 9
Startpoint: $abc$124119$abc$73045$lo5.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$124119$abc$69176$lo0.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clock0 (rise edge)                                            0.000     0.000
clock source latency                                                0.000     0.000
clock0.inpad[0] (.input)                                            0.000     0.000
$abc$124119$abc$73045$lo5.C[0] (dffsre)                             1.519     1.519
$abc$124119$abc$73045$lo5.Q[0] (dffsre) [clock-to-output]           0.709     2.228
$abc$475220$new_new_n5632__.in[0] (.names)                          1.519     3.747
$abc$475220$new_new_n5632__.out[0] (.names)                         0.320     4.067
$abc$475220$new_new_n5634__.in[2] (.names)                          1.519     5.586
$abc$475220$new_new_n5634__.out[0] (.names)                         0.200     5.786
$abc$475220$new_new_n5650__.in[2] (.names)                          1.519     7.305
$abc$475220$new_new_n5650__.out[0] (.names)                         0.200     7.505
$abc$475220$new_new_n5673__.in[0] (.names)                          1.519     9.023
$abc$475220$new_new_n5673__.out[0] (.names)                         0.280     9.303
$abc$475220$new_new_n10057__.in[0] (.names)                         1.519    10.822
$abc$475220$new_new_n10057__.out[0] (.names)                        0.320    11.142
$abc$475220$new_new_n10073__.in[0] (.names)                         1.519    12.661
$abc$475220$new_new_n10073__.out[0] (.names)                        0.240    12.901
$abc$475220$new_new_n10074__.in[2] (.names)                         1.519    14.420
$abc$475220$new_new_n10074__.out[0] (.names)                        0.170    14.590
$abc$475220$new_new_n10075__.in[1] (.names)                         1.519    16.109
$abc$475220$new_new_n10075__.out[0] (.names)                        0.220    16.329
$abc$475220$new_new_n10081__.in[2] (.names)                         1.519    17.847
$abc$475220$new_new_n10081__.out[0] (.names)                        0.170    18.017
$abc$124119$abc$69176$li0_li0.in[2] (.names)                        1.519    19.536
$abc$124119$abc$69176$li0_li0.out[0] (.names)                       0.200    19.736
$abc$124119$abc$69176$lo0.D[0] (dffsre)                             1.519    21.255
data arrival time                                                            21.255

clock clock0 (rise edge)                                            6.800     6.800
clock source latency                                                0.000     6.800
clock0.inpad[0] (.input)                                            0.000     6.800
$abc$124119$abc$69176$lo0.C[0] (dffsre)                             1.519     8.319
clock uncertainty                                                   0.000     8.319
cell setup time                                                    -0.063     8.255
data required time                                                            8.255
-----------------------------------------------------------------------------------
data required time                                                            8.255
data arrival time                                                           -21.255
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -13.000


#Path 10
Startpoint: $abc$124119$abc$73045$lo5.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$124119$abc$69176$lo2.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clock0 (rise edge)                                            0.000     0.000
clock source latency                                                0.000     0.000
clock0.inpad[0] (.input)                                            0.000     0.000
$abc$124119$abc$73045$lo5.C[0] (dffsre)                             1.519     1.519
$abc$124119$abc$73045$lo5.Q[0] (dffsre) [clock-to-output]           0.709     2.228
$abc$475220$new_new_n5632__.in[0] (.names)                          1.519     3.747
$abc$475220$new_new_n5632__.out[0] (.names)                         0.320     4.067
$abc$475220$new_new_n5634__.in[2] (.names)                          1.519     5.586
$abc$475220$new_new_n5634__.out[0] (.names)                         0.200     5.786
$abc$475220$new_new_n5650__.in[2] (.names)                          1.519     7.305
$abc$475220$new_new_n5650__.out[0] (.names)                         0.200     7.505
$abc$475220$new_new_n5673__.in[0] (.names)                          1.519     9.023
$abc$475220$new_new_n5673__.out[0] (.names)                         0.280     9.303
$abc$475220$new_new_n10057__.in[0] (.names)                         1.519    10.822
$abc$475220$new_new_n10057__.out[0] (.names)                        0.320    11.142
$abc$475220$new_new_n10073__.in[0] (.names)                         1.519    12.661
$abc$475220$new_new_n10073__.out[0] (.names)                        0.240    12.901
$abc$475220$new_new_n10074__.in[2] (.names)                         1.519    14.420
$abc$475220$new_new_n10074__.out[0] (.names)                        0.170    14.590
$abc$475220$new_new_n10075__.in[1] (.names)                         1.519    16.109
$abc$475220$new_new_n10075__.out[0] (.names)                        0.220    16.329
$abc$475220$new_new_n10089__.in[3] (.names)                         1.519    17.847
$abc$475220$new_new_n10089__.out[0] (.names)                        0.160    18.007
$abc$124119$abc$69176$li2_li2.in[2] (.names)                        1.519    19.526
$abc$124119$abc$69176$li2_li2.out[0] (.names)                       0.200    19.726
$abc$124119$abc$69176$lo2.D[0] (dffsre)                             1.519    21.245
data arrival time                                                            21.245

clock clock0 (rise edge)                                            6.800     6.800
clock source latency                                                0.000     6.800
clock0.inpad[0] (.input)                                            0.000     6.800
$abc$124119$abc$69176$lo2.C[0] (dffsre)                             1.519     8.319
clock uncertainty                                                   0.000     8.319
cell setup time                                                    -0.063     8.255
data required time                                                            8.255
-----------------------------------------------------------------------------------
data required time                                                            8.255
data arrival time                                                           -21.245
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -12.990


#Path 11
Startpoint: $abc$124119$abc$73045$lo5.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$124119$abc$69176$lo6.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clock0 (rise edge)                                            0.000     0.000
clock source latency                                                0.000     0.000
clock0.inpad[0] (.input)                                            0.000     0.000
$abc$124119$abc$73045$lo5.C[0] (dffsre)                             1.519     1.519
$abc$124119$abc$73045$lo5.Q[0] (dffsre) [clock-to-output]           0.709     2.228
$abc$475220$new_new_n5632__.in[0] (.names)                          1.519     3.747
$abc$475220$new_new_n5632__.out[0] (.names)                         0.320     4.067
$abc$475220$new_new_n5634__.in[2] (.names)                          1.519     5.586
$abc$475220$new_new_n5634__.out[0] (.names)                         0.200     5.786
$abc$475220$new_new_n5650__.in[2] (.names)                          1.519     7.305
$abc$475220$new_new_n5650__.out[0] (.names)                         0.200     7.505
$abc$475220$new_new_n5673__.in[0] (.names)                          1.519     9.023
$abc$475220$new_new_n5673__.out[0] (.names)                         0.280     9.303
$abc$475220$new_new_n10057__.in[0] (.names)                         1.519    10.822
$abc$475220$new_new_n10057__.out[0] (.names)                        0.320    11.142
$abc$475220$new_new_n10073__.in[0] (.names)                         1.519    12.661
$abc$475220$new_new_n10073__.out[0] (.names)                        0.240    12.901
$abc$475220$new_new_n10074__.in[2] (.names)                         1.519    14.420
$abc$475220$new_new_n10074__.out[0] (.names)                        0.170    14.590
$abc$475220$new_new_n10102__.in[1] (.names)                         1.519    16.109
$abc$475220$new_new_n10102__.out[0] (.names)                        0.260    16.369
$abc$124119$abc$69176$li6_li6.in[2] (.names)                        1.519    17.887
$abc$124119$abc$69176$li6_li6.out[0] (.names)                       0.200    18.087
$abc$124119$abc$69176$lo6.D[0] (dffsre)                             1.519    19.606
data arrival time                                                            19.606

clock clock0 (rise edge)                                            6.800     6.800
clock source latency                                                0.000     6.800
clock0.inpad[0] (.input)                                            0.000     6.800
$abc$124119$abc$69176$lo6.C[0] (dffsre)                             1.519     8.319
clock uncertainty                                                   0.000     8.319
cell setup time                                                    -0.063     8.255
data required time                                                            8.255
-----------------------------------------------------------------------------------
data required time                                                            8.255
data arrival time                                                           -19.606
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -11.351


#Path 12
Startpoint: $abc$124119$abc$73045$lo5.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$124119$abc$69176$lo4.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clock0 (rise edge)                                            0.000     0.000
clock source latency                                                0.000     0.000
clock0.inpad[0] (.input)                                            0.000     0.000
$abc$124119$abc$73045$lo5.C[0] (dffsre)                             1.519     1.519
$abc$124119$abc$73045$lo5.Q[0] (dffsre) [clock-to-output]           0.709     2.228
$abc$475220$new_new_n5632__.in[0] (.names)                          1.519     3.747
$abc$475220$new_new_n5632__.out[0] (.names)                         0.320     4.067
$abc$475220$new_new_n5634__.in[2] (.names)                          1.519     5.586
$abc$475220$new_new_n5634__.out[0] (.names)                         0.200     5.786
$abc$475220$new_new_n5650__.in[2] (.names)                          1.519     7.305
$abc$475220$new_new_n5650__.out[0] (.names)                         0.200     7.505
$abc$475220$new_new_n5673__.in[0] (.names)                          1.519     9.023
$abc$475220$new_new_n5673__.out[0] (.names)                         0.280     9.303
$abc$475220$new_new_n10057__.in[0] (.names)                         1.519    10.822
$abc$475220$new_new_n10057__.out[0] (.names)                        0.320    11.142
$abc$475220$new_new_n10073__.in[0] (.names)                         1.519    12.661
$abc$475220$new_new_n10073__.out[0] (.names)                        0.240    12.901
$abc$475220$new_new_n10074__.in[2] (.names)                         1.519    14.420
$abc$475220$new_new_n10074__.out[0] (.names)                        0.170    14.590
$abc$475220$new_new_n10096__.in[3] (.names)                         1.519    16.109
$abc$475220$new_new_n10096__.out[0] (.names)                        0.160    16.269
$abc$124119$abc$69176$li4_li4.in[4] (.names)                        1.519    17.787
$abc$124119$abc$69176$li4_li4.out[0] (.names)                       0.070    17.857
$abc$124119$abc$69176$lo4.D[0] (dffsre)                             1.519    19.376
data arrival time                                                            19.376

clock clock0 (rise edge)                                            6.800     6.800
clock source latency                                                0.000     6.800
clock0.inpad[0] (.input)                                            0.000     6.800
$abc$124119$abc$69176$lo4.C[0] (dffsre)                             1.519     8.319
clock uncertainty                                                   0.000     8.319
cell setup time                                                    -0.063     8.255
data required time                                                            8.255
-----------------------------------------------------------------------------------
data required time                                                            8.255
data arrival time                                                           -19.376
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -11.121


#Path 13
Startpoint: $abc$124119$abc$73045$lo5.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$124119$abc$69176$lo1.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clock0 (rise edge)                                            0.000     0.000
clock source latency                                                0.000     0.000
clock0.inpad[0] (.input)                                            0.000     0.000
$abc$124119$abc$73045$lo5.C[0] (dffsre)                             1.519     1.519
$abc$124119$abc$73045$lo5.Q[0] (dffsre) [clock-to-output]           0.709     2.228
$abc$475220$new_new_n5632__.in[0] (.names)                          1.519     3.747
$abc$475220$new_new_n5632__.out[0] (.names)                         0.320     4.067
$abc$475220$new_new_n5634__.in[2] (.names)                          1.519     5.586
$abc$475220$new_new_n5634__.out[0] (.names)                         0.200     5.786
$abc$475220$new_new_n5650__.in[2] (.names)                          1.519     7.305
$abc$475220$new_new_n5650__.out[0] (.names)                         0.200     7.505
$abc$475220$new_new_n5673__.in[0] (.names)                          1.519     9.023
$abc$475220$new_new_n5673__.out[0] (.names)                         0.280     9.303
$abc$475220$new_new_n10057__.in[0] (.names)                         1.519    10.822
$abc$475220$new_new_n10057__.out[0] (.names)                        0.320    11.142
$abc$475220$new_new_n10073__.in[0] (.names)                         1.519    12.661
$abc$475220$new_new_n10073__.out[0] (.names)                        0.240    12.901
$abc$475220$new_new_n10086__.in[1] (.names)                         1.519    14.420
$abc$475220$new_new_n10086__.out[0] (.names)                        0.260    14.680
$abc$124119$abc$69176$li1_li1.in[2] (.names)                        1.519    16.199
$abc$124119$abc$69176$li1_li1.out[0] (.names)                       0.170    16.369
$abc$124119$abc$69176$lo1.D[0] (dffsre)                             1.519    17.887
data arrival time                                                            17.887

clock clock0 (rise edge)                                            6.800     6.800
clock source latency                                                0.000     6.800
clock0.inpad[0] (.input)                                            0.000     6.800
$abc$124119$abc$69176$lo1.C[0] (dffsre)                             1.519     8.319
clock uncertainty                                                   0.000     8.319
cell setup time                                                    -0.063     8.255
data required time                                                            8.255
-----------------------------------------------------------------------------------
data required time                                                            8.255
data arrival time                                                           -17.887
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -9.632


#Path 14
Startpoint: $abc$124119$abc$73045$lo5.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$124119$abc$69176$lo7.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clock0 (rise edge)                                            0.000     0.000
clock source latency                                                0.000     0.000
clock0.inpad[0] (.input)                                            0.000     0.000
$abc$124119$abc$73045$lo5.C[0] (dffsre)                             1.519     1.519
$abc$124119$abc$73045$lo5.Q[0] (dffsre) [clock-to-output]           0.709     2.228
$abc$475220$new_new_n9442__.in[0] (.names)                          1.519     3.747
$abc$475220$new_new_n9442__.out[0] (.names)                         0.240     3.987
$abc$475220$new_new_n9692__.in[0] (.names)                          1.519     5.506
$abc$475220$new_new_n9692__.out[0] (.names)                         0.320     5.826
$abc$475220$new_new_n9696__.in[0] (.names)                          1.519     7.345
$abc$475220$new_new_n9696__.out[0] (.names)                         0.320     7.665
$abc$475220$new_new_n9707__.in[2] (.names)                          1.519     9.183
$abc$475220$new_new_n9707__.out[0] (.names)                         0.200     9.383
$abc$475220$new_new_n9776__.in[3] (.names)                          1.519    10.902
$abc$475220$new_new_n9776__.out[0] (.names)                         0.160    11.062
$abc$475220$new_new_n9777__.in[2] (.names)                          1.519    12.581
$abc$475220$new_new_n9777__.out[0] (.names)                         0.170    12.751
$abc$475220$new_new_n10105__.in[2] (.names)                         1.519    14.270
$abc$475220$new_new_n10105__.out[0] (.names)                        0.200    14.470
$abc$124119$abc$69176$li7_li7.in[0] (.names)                        1.519    15.989
$abc$124119$abc$69176$li7_li7.out[0] (.names)                       0.280    16.269
$abc$124119$abc$69176$lo7.D[0] (dffsre)                             1.519    17.787
data arrival time                                                            17.787

clock clock0 (rise edge)                                            6.800     6.800
clock source latency                                                0.000     6.800
clock0.inpad[0] (.input)                                            0.000     6.800
$abc$124119$abc$69176$lo7.C[0] (dffsre)                             1.519     8.319
clock uncertainty                                                   0.000     8.319
cell setup time                                                    -0.063     8.255
data required time                                                            8.255
-----------------------------------------------------------------------------------
data required time                                                            8.255
data arrival time                                                           -17.787
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -9.532


#Path 15
Startpoint: $abc$124119$abc$73045$lo4.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$124119$abc$69176$lo3.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clock0 (rise edge)                                            0.000     0.000
clock source latency                                                0.000     0.000
clock0.inpad[0] (.input)                                            0.000     0.000
$abc$124119$abc$73045$lo4.C[0] (dffsre)                             1.519     1.519
$abc$124119$abc$73045$lo4.Q[0] (dffsre) [clock-to-output]           0.709     2.228
$abc$475220$new_new_n4680__.in[0] (.names)                          1.519     3.747
$abc$475220$new_new_n4680__.out[0] (.names)                         0.240     3.987
$abc$475220$new_new_n4681__.in[0] (.names)                          1.519     5.506
$abc$475220$new_new_n4681__.out[0] (.names)                         0.280     5.786
$abc$475220$new_new_n4682__.in[0] (.names)                          1.519     7.305
$abc$475220$new_new_n4682__.out[0] (.names)                         0.280     7.585
$abc$475220$new_new_n4694__.in[2] (.names)                          1.519     9.103
$abc$475220$new_new_n4694__.out[0] (.names)                         0.120     9.223
$abc$475220$new_new_n10091__.in[1] (.names)                         1.519    10.742
$abc$475220$new_new_n10091__.out[0] (.names)                        0.260    11.002
$abc$475220$new_new_n10092__.in[0] (.names)                         1.519    12.521
$abc$475220$new_new_n10092__.out[0] (.names)                        0.320    12.841
$abc$124119$abc$69176$li3_li3.in[4] (.names)                        1.519    14.360
$abc$124119$abc$69176$li3_li3.out[0] (.names)                       0.070    14.430
$abc$124119$abc$69176$lo3.D[0] (dffsre)                             1.519    15.949
data arrival time                                                            15.949

clock clock0 (rise edge)                                            6.800     6.800
clock source latency                                                0.000     6.800
clock0.inpad[0] (.input)                                            0.000     6.800
$abc$124119$abc$69176$lo3.C[0] (dffsre)                             1.519     8.319
clock uncertainty                                                   0.000     8.319
cell setup time                                                    -0.063     8.255
data required time                                                            8.255
-----------------------------------------------------------------------------------
data required time                                                            8.255
data arrival time                                                           -15.949
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -7.693


#Path 16
Startpoint: j[0].Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$109446$lo4.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input)                                          0.000     0.000
j[0].C[0] (dffsre)                                                1.519     1.519
j[0].Q[0] (dffsre) [clock-to-output]                              0.709     2.228
$abc$475220$new_new_n4584__.in[0] (.names)                        1.519     3.747
$abc$475220$new_new_n4584__.out[0] (.names)                       0.320     4.067
$abc$475220$new_new_n4586__.in[2] (.names)                        1.519     5.586
$abc$475220$new_new_n4586__.out[0] (.names)                       0.200     5.786
$abc$475220$new_new_n4592__.in[1] (.names)                        1.519     7.305
$abc$475220$new_new_n4592__.out[0] (.names)                       0.180     7.485
$abc$475220$new_new_n4593__.in[2] (.names)                        1.519     9.003
$abc$475220$new_new_n4593__.out[0] (.names)                       0.170     9.173
$abc$475220$new_new_n4636__.in[5] (.names)                        1.519    10.692
$abc$475220$new_new_n4636__.out[0] (.names)                       0.070    10.762
$abc$475220$new_new_n4637__.in[0] (.names)                        1.519    12.281
$abc$475220$new_new_n4637__.out[0] (.names)                       0.240    12.521
$abc$109446$li4_li4.in[3] (.names)                                1.519    14.040
$abc$109446$li4_li4.out[0] (.names)                               0.120    14.160
$abc$109446$lo4.D[0] (dffsre)                                     1.519    15.679
data arrival time                                                          15.679

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input)                                          0.000     6.800
$abc$109446$lo4.C[0] (dffsre)                                     1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                         -15.679
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -7.423


#Path 17
Startpoint: j[0].Q[0] (dffsre clocked by clock0)
Endpoint  : S[31][6].D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input)                                          0.000     0.000
j[0].C[0] (dffsre)                                                1.519     1.519
j[0].Q[0] (dffsre) [clock-to-output]                              0.709     2.228
$abc$475220$new_new_n4584__.in[0] (.names)                        1.519     3.747
$abc$475220$new_new_n4584__.out[0] (.names)                       0.320     4.067
$abc$475220$new_new_n4586__.in[2] (.names)                        1.519     5.586
$abc$475220$new_new_n4586__.out[0] (.names)                       0.200     5.786
$abc$475220$new_new_n4592__.in[1] (.names)                        1.519     7.305
$abc$475220$new_new_n4592__.out[0] (.names)                       0.180     7.485
$abc$475220$new_new_n4593__.in[2] (.names)                        1.519     9.003
$abc$475220$new_new_n4593__.out[0] (.names)                       0.170     9.173
$abc$475220$new_new_n4636__.in[5] (.names)                        1.519    10.692
$abc$475220$new_new_n4636__.out[0] (.names)                       0.070    10.762
$abc$475220$new_new_n4637__.in[0] (.names)                        1.519    12.281
$abc$475220$new_new_n4637__.out[0] (.names)                       0.240    12.521
$abc$110534$li0_li0.in[3] (.names)                                1.519    14.040
$abc$110534$li0_li0.out[0] (.names)                               0.120    14.160
S[31][6].D[0] (dffsre)                                            1.519    15.679
data arrival time                                                          15.679

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input)                                          0.000     6.800
S[31][6].C[0] (dffsre)                                            1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                         -15.679
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -7.423


#Path 18
Startpoint: j[0].Q[0] (dffsre clocked by clock0)
Endpoint  : S[36][6].D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input)                                          0.000     0.000
j[0].C[0] (dffsre)                                                1.519     1.519
j[0].Q[0] (dffsre) [clock-to-output]                              0.709     2.228
$abc$475220$new_new_n4584__.in[0] (.names)                        1.519     3.747
$abc$475220$new_new_n4584__.out[0] (.names)                       0.320     4.067
$abc$475220$new_new_n4586__.in[2] (.names)                        1.519     5.586
$abc$475220$new_new_n4586__.out[0] (.names)                       0.200     5.786
$abc$475220$new_new_n4592__.in[1] (.names)                        1.519     7.305
$abc$475220$new_new_n4592__.out[0] (.names)                       0.180     7.485
$abc$475220$new_new_n4593__.in[2] (.names)                        1.519     9.003
$abc$475220$new_new_n4593__.out[0] (.names)                       0.170     9.173
$abc$475220$new_new_n4636__.in[5] (.names)                        1.519    10.692
$abc$475220$new_new_n4636__.out[0] (.names)                       0.070    10.762
$abc$475220$new_new_n4637__.in[0] (.names)                        1.519    12.281
$abc$475220$new_new_n4637__.out[0] (.names)                       0.240    12.521
$abc$111591$li0_li0.in[3] (.names)                                1.519    14.040
$abc$111591$li0_li0.out[0] (.names)                               0.120    14.160
S[36][6].D[0] (dffsre)                                            1.519    15.679
data arrival time                                                          15.679

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input)                                          0.000     6.800
S[36][6].C[0] (dffsre)                                            1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                         -15.679
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -7.423


#Path 19
Startpoint: j[0].Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$108368$abc$91352$lo1.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input)                                          0.000     0.000
j[0].C[0] (dffsre)                                                1.519     1.519
j[0].Q[0] (dffsre) [clock-to-output]                              0.709     2.228
$abc$475220$new_new_n4584__.in[0] (.names)                        1.519     3.747
$abc$475220$new_new_n4584__.out[0] (.names)                       0.320     4.067
$abc$475220$new_new_n4586__.in[2] (.names)                        1.519     5.586
$abc$475220$new_new_n4586__.out[0] (.names)                       0.200     5.786
$abc$475220$new_new_n4592__.in[1] (.names)                        1.519     7.305
$abc$475220$new_new_n4592__.out[0] (.names)                       0.180     7.485
$abc$475220$new_new_n4593__.in[2] (.names)                        1.519     9.003
$abc$475220$new_new_n4593__.out[0] (.names)                       0.170     9.173
$abc$475220$new_new_n4636__.in[5] (.names)                        1.519    10.692
$abc$475220$new_new_n4636__.out[0] (.names)                       0.070    10.762
$abc$475220$new_new_n4637__.in[0] (.names)                        1.519    12.281
$abc$475220$new_new_n4637__.out[0] (.names)                       0.240    12.521
$abc$108454$li1_li1.in[3] (.names)                                1.519    14.040
$abc$108454$li1_li1.out[0] (.names)                               0.120    14.160
$abc$108368$abc$91352$lo1.D[0] (dffsre)                           1.519    15.679
data arrival time                                                          15.679

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input)                                          0.000     6.800
$abc$108368$abc$91352$lo1.C[0] (dffsre)                           1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                         -15.679
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -7.423


#Path 20
Startpoint: j[0].Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$113177$lo1.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input)                                          0.000     0.000
j[0].C[0] (dffsre)                                                1.519     1.519
j[0].Q[0] (dffsre) [clock-to-output]                              0.709     2.228
$abc$475220$new_new_n4584__.in[0] (.names)                        1.519     3.747
$abc$475220$new_new_n4584__.out[0] (.names)                       0.320     4.067
$abc$475220$new_new_n4586__.in[2] (.names)                        1.519     5.586
$abc$475220$new_new_n4586__.out[0] (.names)                       0.200     5.786
$abc$475220$new_new_n4592__.in[1] (.names)                        1.519     7.305
$abc$475220$new_new_n4592__.out[0] (.names)                       0.180     7.485
$abc$475220$new_new_n4593__.in[2] (.names)                        1.519     9.003
$abc$475220$new_new_n4593__.out[0] (.names)                       0.170     9.173
$abc$475220$new_new_n4636__.in[5] (.names)                        1.519    10.692
$abc$475220$new_new_n4636__.out[0] (.names)                       0.070    10.762
$abc$475220$new_new_n4637__.in[0] (.names)                        1.519    12.281
$abc$475220$new_new_n4637__.out[0] (.names)                       0.240    12.521
$abc$113177$li1_li1.in[3] (.names)                                1.519    14.040
$abc$113177$li1_li1.out[0] (.names)                               0.120    14.160
$abc$113177$lo1.D[0] (dffsre)                                     1.519    15.679
data arrival time                                                          15.679

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input)                                          0.000     6.800
$abc$113177$lo1.C[0] (dffsre)                                     1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                         -15.679
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -7.423


#Path 21
Startpoint: j[0].Q[0] (dffsre clocked by clock0)
Endpoint  : S[34][6].D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input)                                          0.000     0.000
j[0].C[0] (dffsre)                                                1.519     1.519
j[0].Q[0] (dffsre) [clock-to-output]                              0.709     2.228
$abc$475220$new_new_n4584__.in[0] (.names)                        1.519     3.747
$abc$475220$new_new_n4584__.out[0] (.names)                       0.320     4.067
$abc$475220$new_new_n4586__.in[2] (.names)                        1.519     5.586
$abc$475220$new_new_n4586__.out[0] (.names)                       0.200     5.786
$abc$475220$new_new_n4592__.in[1] (.names)                        1.519     7.305
$abc$475220$new_new_n4592__.out[0] (.names)                       0.180     7.485
$abc$475220$new_new_n4593__.in[2] (.names)                        1.519     9.003
$abc$475220$new_new_n4593__.out[0] (.names)                       0.170     9.173
$abc$475220$new_new_n4636__.in[5] (.names)                        1.519    10.692
$abc$475220$new_new_n4636__.out[0] (.names)                       0.070    10.762
$abc$475220$new_new_n4637__.in[0] (.names)                        1.519    12.281
$abc$475220$new_new_n4637__.out[0] (.names)                       0.240    12.521
$abc$111656$li0_li0.in[3] (.names)                                1.519    14.040
$abc$111656$li0_li0.out[0] (.names)                               0.120    14.160
S[34][6].D[0] (dffsre)                                            1.519    15.679
data arrival time                                                          15.679

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input)                                          0.000     6.800
S[34][6].C[0] (dffsre)                                            1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                         -15.679
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -7.423


#Path 22
Startpoint: j[0].Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$109532$lo2.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input)                                          0.000     0.000
j[0].C[0] (dffsre)                                                1.519     1.519
j[0].Q[0] (dffsre) [clock-to-output]                              0.709     2.228
$abc$475220$new_new_n4584__.in[0] (.names)                        1.519     3.747
$abc$475220$new_new_n4584__.out[0] (.names)                       0.320     4.067
$abc$475220$new_new_n4586__.in[2] (.names)                        1.519     5.586
$abc$475220$new_new_n4586__.out[0] (.names)                       0.200     5.786
$abc$475220$new_new_n4592__.in[1] (.names)                        1.519     7.305
$abc$475220$new_new_n4592__.out[0] (.names)                       0.180     7.485
$abc$475220$new_new_n4593__.in[2] (.names)                        1.519     9.003
$abc$475220$new_new_n4593__.out[0] (.names)                       0.170     9.173
$abc$475220$new_new_n4636__.in[5] (.names)                        1.519    10.692
$abc$475220$new_new_n4636__.out[0] (.names)                       0.070    10.762
$abc$475220$new_new_n4637__.in[0] (.names)                        1.519    12.281
$abc$475220$new_new_n4637__.out[0] (.names)                       0.240    12.521
$abc$109532$li2_li2.in[3] (.names)                                1.519    14.040
$abc$109532$li2_li2.out[0] (.names)                               0.120    14.160
$abc$109532$lo2.D[0] (dffsre)                                     1.519    15.679
data arrival time                                                          15.679

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input)                                          0.000     6.800
$abc$109532$lo2.C[0] (dffsre)                                     1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                         -15.679
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -7.423


#Path 23
Startpoint: j[0].Q[0] (dffsre clocked by clock0)
Endpoint  : S[40][6].D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input)                                          0.000     0.000
j[0].C[0] (dffsre)                                                1.519     1.519
j[0].Q[0] (dffsre) [clock-to-output]                              0.709     2.228
$abc$475220$new_new_n4584__.in[0] (.names)                        1.519     3.747
$abc$475220$new_new_n4584__.out[0] (.names)                       0.320     4.067
$abc$475220$new_new_n4586__.in[2] (.names)                        1.519     5.586
$abc$475220$new_new_n4586__.out[0] (.names)                       0.200     5.786
$abc$475220$new_new_n4592__.in[1] (.names)                        1.519     7.305
$abc$475220$new_new_n4592__.out[0] (.names)                       0.180     7.485
$abc$475220$new_new_n4593__.in[2] (.names)                        1.519     9.003
$abc$475220$new_new_n4593__.out[0] (.names)                       0.170     9.173
$abc$475220$new_new_n4636__.in[5] (.names)                        1.519    10.692
$abc$475220$new_new_n4636__.out[0] (.names)                       0.070    10.762
$abc$475220$new_new_n4637__.in[0] (.names)                        1.519    12.281
$abc$475220$new_new_n4637__.out[0] (.names)                       0.240    12.521
$abc$111440$li0_li0.in[3] (.names)                                1.519    14.040
$abc$111440$li0_li0.out[0] (.names)                               0.120    14.160
S[40][6].D[0] (dffsre)                                            1.519    15.679
data arrival time                                                          15.679

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input)                                          0.000     6.800
S[40][6].C[0] (dffsre)                                            1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                         -15.679
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -7.423


#Path 24
Startpoint: j[0].Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$111505$lo0.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input)                                          0.000     0.000
j[0].C[0] (dffsre)                                                1.519     1.519
j[0].Q[0] (dffsre) [clock-to-output]                              0.709     2.228
$abc$475220$new_new_n4584__.in[0] (.names)                        1.519     3.747
$abc$475220$new_new_n4584__.out[0] (.names)                       0.320     4.067
$abc$475220$new_new_n4586__.in[2] (.names)                        1.519     5.586
$abc$475220$new_new_n4586__.out[0] (.names)                       0.200     5.786
$abc$475220$new_new_n4592__.in[1] (.names)                        1.519     7.305
$abc$475220$new_new_n4592__.out[0] (.names)                       0.180     7.485
$abc$475220$new_new_n4593__.in[2] (.names)                        1.519     9.003
$abc$475220$new_new_n4593__.out[0] (.names)                       0.170     9.173
$abc$475220$new_new_n4636__.in[5] (.names)                        1.519    10.692
$abc$475220$new_new_n4636__.out[0] (.names)                       0.070    10.762
$abc$475220$new_new_n4637__.in[0] (.names)                        1.519    12.281
$abc$475220$new_new_n4637__.out[0] (.names)                       0.240    12.521
$abc$111505$li0_li0.in[3] (.names)                                1.519    14.040
$abc$111505$li0_li0.out[0] (.names)                               0.120    14.160
$abc$111505$lo0.D[0] (dffsre)                                     1.519    15.679
data arrival time                                                          15.679

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input)                                          0.000     6.800
$abc$111505$lo0.C[0] (dffsre)                                     1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                         -15.679
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -7.423


#Path 25
Startpoint: j[0].Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$109876$lo7.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input)                                          0.000     0.000
j[0].C[0] (dffsre)                                                1.519     1.519
j[0].Q[0] (dffsre) [clock-to-output]                              0.709     2.228
$abc$475220$new_new_n4584__.in[0] (.names)                        1.519     3.747
$abc$475220$new_new_n4584__.out[0] (.names)                       0.320     4.067
$abc$475220$new_new_n4586__.in[2] (.names)                        1.519     5.586
$abc$475220$new_new_n4586__.out[0] (.names)                       0.200     5.786
$abc$475220$new_new_n4592__.in[1] (.names)                        1.519     7.305
$abc$475220$new_new_n4592__.out[0] (.names)                       0.180     7.485
$abc$475220$new_new_n4593__.in[2] (.names)                        1.519     9.003
$abc$475220$new_new_n4593__.out[0] (.names)                       0.170     9.173
$abc$475220$new_new_n4636__.in[5] (.names)                        1.519    10.692
$abc$475220$new_new_n4636__.out[0] (.names)                       0.070    10.762
$abc$475220$new_new_n4637__.in[0] (.names)                        1.519    12.281
$abc$475220$new_new_n4637__.out[0] (.names)                       0.240    12.521
$abc$109876$li7_li7.in[3] (.names)                                1.519    14.040
$abc$109876$li7_li7.out[0] (.names)                               0.120    14.160
$abc$109876$lo7.D[0] (dffsre)                                     1.519    15.679
data arrival time                                                          15.679

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input)                                          0.000     6.800
$abc$109876$lo7.C[0] (dffsre)                                     1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                         -15.679
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -7.423


#Path 26
Startpoint: j[0].Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$115322$lo1.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input)                                          0.000     0.000
j[0].C[0] (dffsre)                                                1.519     1.519
j[0].Q[0] (dffsre) [clock-to-output]                              0.709     2.228
$abc$475220$new_new_n4584__.in[0] (.names)                        1.519     3.747
$abc$475220$new_new_n4584__.out[0] (.names)                       0.320     4.067
$abc$475220$new_new_n4586__.in[2] (.names)                        1.519     5.586
$abc$475220$new_new_n4586__.out[0] (.names)                       0.200     5.786
$abc$475220$new_new_n4592__.in[1] (.names)                        1.519     7.305
$abc$475220$new_new_n4592__.out[0] (.names)                       0.180     7.485
$abc$475220$new_new_n4593__.in[2] (.names)                        1.519     9.003
$abc$475220$new_new_n4593__.out[0] (.names)                       0.170     9.173
$abc$475220$new_new_n4636__.in[5] (.names)                        1.519    10.692
$abc$475220$new_new_n4636__.out[0] (.names)                       0.070    10.762
$abc$475220$new_new_n4637__.in[0] (.names)                        1.519    12.281
$abc$475220$new_new_n4637__.out[0] (.names)                       0.240    12.521
$abc$115322$li1_li1.in[3] (.names)                                1.519    14.040
$abc$115322$li1_li1.out[0] (.names)                               0.120    14.160
$abc$115322$lo1.D[0] (dffsre)                                     1.519    15.679
data arrival time                                                          15.679

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input)                                          0.000     6.800
$abc$115322$lo1.C[0] (dffsre)                                     1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                         -15.679
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -7.423


#Path 27
Startpoint: j[0].Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$110762$lo1.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input)                                          0.000     0.000
j[0].C[0] (dffsre)                                                1.519     1.519
j[0].Q[0] (dffsre) [clock-to-output]                              0.709     2.228
$abc$475220$new_new_n4584__.in[0] (.names)                        1.519     3.747
$abc$475220$new_new_n4584__.out[0] (.names)                       0.320     4.067
$abc$475220$new_new_n4586__.in[2] (.names)                        1.519     5.586
$abc$475220$new_new_n4586__.out[0] (.names)                       0.200     5.786
$abc$475220$new_new_n4592__.in[1] (.names)                        1.519     7.305
$abc$475220$new_new_n4592__.out[0] (.names)                       0.180     7.485
$abc$475220$new_new_n4593__.in[2] (.names)                        1.519     9.003
$abc$475220$new_new_n4593__.out[0] (.names)                       0.170     9.173
$abc$475220$new_new_n4636__.in[5] (.names)                        1.519    10.692
$abc$475220$new_new_n4636__.out[0] (.names)                       0.070    10.762
$abc$475220$new_new_n4637__.in[0] (.names)                        1.519    12.281
$abc$475220$new_new_n4637__.out[0] (.names)                       0.240    12.521
$abc$110762$li1_li1.in[3] (.names)                                1.519    14.040
$abc$110762$li1_li1.out[0] (.names)                               0.120    14.160
$abc$110762$lo1.D[0] (dffsre)                                     1.519    15.679
data arrival time                                                          15.679

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input)                                          0.000     6.800
$abc$110762$lo1.C[0] (dffsre)                                     1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                         -15.679
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -7.423


#Path 28
Startpoint: j[0].Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$116513$lo1.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input)                                          0.000     0.000
j[0].C[0] (dffsre)                                                1.519     1.519
j[0].Q[0] (dffsre) [clock-to-output]                              0.709     2.228
$abc$475220$new_new_n4584__.in[0] (.names)                        1.519     3.747
$abc$475220$new_new_n4584__.out[0] (.names)                       0.320     4.067
$abc$475220$new_new_n4586__.in[2] (.names)                        1.519     5.586
$abc$475220$new_new_n4586__.out[0] (.names)                       0.200     5.786
$abc$475220$new_new_n4592__.in[1] (.names)                        1.519     7.305
$abc$475220$new_new_n4592__.out[0] (.names)                       0.180     7.485
$abc$475220$new_new_n4593__.in[2] (.names)                        1.519     9.003
$abc$475220$new_new_n4593__.out[0] (.names)                       0.170     9.173
$abc$475220$new_new_n4636__.in[5] (.names)                        1.519    10.692
$abc$475220$new_new_n4636__.out[0] (.names)                       0.070    10.762
$abc$475220$new_new_n4637__.in[0] (.names)                        1.519    12.281
$abc$475220$new_new_n4637__.out[0] (.names)                       0.240    12.521
$abc$116513$li1_li1.in[3] (.names)                                1.519    14.040
$abc$116513$li1_li1.out[0] (.names)                               0.120    14.160
$abc$116513$lo1.D[0] (dffsre)                                     1.519    15.679
data arrival time                                                          15.679

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input)                                          0.000     6.800
$abc$116513$lo1.C[0] (dffsre)                                     1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                         -15.679
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -7.423


#Path 29
Startpoint: j[0].Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$116258$lo1.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input)                                          0.000     0.000
j[0].C[0] (dffsre)                                                1.519     1.519
j[0].Q[0] (dffsre) [clock-to-output]                              0.709     2.228
$abc$475220$new_new_n4584__.in[0] (.names)                        1.519     3.747
$abc$475220$new_new_n4584__.out[0] (.names)                       0.320     4.067
$abc$475220$new_new_n4586__.in[2] (.names)                        1.519     5.586
$abc$475220$new_new_n4586__.out[0] (.names)                       0.200     5.786
$abc$475220$new_new_n4592__.in[1] (.names)                        1.519     7.305
$abc$475220$new_new_n4592__.out[0] (.names)                       0.180     7.485
$abc$475220$new_new_n4593__.in[2] (.names)                        1.519     9.003
$abc$475220$new_new_n4593__.out[0] (.names)                       0.170     9.173
$abc$475220$new_new_n4636__.in[5] (.names)                        1.519    10.692
$abc$475220$new_new_n4636__.out[0] (.names)                       0.070    10.762
$abc$475220$new_new_n4637__.in[0] (.names)                        1.519    12.281
$abc$475220$new_new_n4637__.out[0] (.names)                       0.240    12.521
$abc$116258$li1_li1.in[3] (.names)                                1.519    14.040
$abc$116258$li1_li1.out[0] (.names)                               0.120    14.160
$abc$116258$lo1.D[0] (dffsre)                                     1.519    15.679
data arrival time                                                          15.679

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input)                                          0.000     6.800
$abc$116258$lo1.C[0] (dffsre)                                     1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                         -15.679
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -7.423


#Path 30
Startpoint: j[0].Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$111073$lo1.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input)                                          0.000     0.000
j[0].C[0] (dffsre)                                                1.519     1.519
j[0].Q[0] (dffsre) [clock-to-output]                              0.709     2.228
$abc$475220$new_new_n4584__.in[0] (.names)                        1.519     3.747
$abc$475220$new_new_n4584__.out[0] (.names)                       0.320     4.067
$abc$475220$new_new_n4586__.in[2] (.names)                        1.519     5.586
$abc$475220$new_new_n4586__.out[0] (.names)                       0.200     5.786
$abc$475220$new_new_n4592__.in[1] (.names)                        1.519     7.305
$abc$475220$new_new_n4592__.out[0] (.names)                       0.180     7.485
$abc$475220$new_new_n4593__.in[2] (.names)                        1.519     9.003
$abc$475220$new_new_n4593__.out[0] (.names)                       0.170     9.173
$abc$475220$new_new_n4636__.in[5] (.names)                        1.519    10.692
$abc$475220$new_new_n4636__.out[0] (.names)                       0.070    10.762
$abc$475220$new_new_n4637__.in[0] (.names)                        1.519    12.281
$abc$475220$new_new_n4637__.out[0] (.names)                       0.240    12.521
$abc$111073$li1_li1.in[3] (.names)                                1.519    14.040
$abc$111073$li1_li1.out[0] (.names)                               0.120    14.160
$abc$111073$lo1.D[0] (dffsre)                                     1.519    15.679
data arrival time                                                          15.679

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input)                                          0.000     6.800
$abc$111073$lo1.C[0] (dffsre)                                     1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                         -15.679
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -7.423


#Path 31
Startpoint: j[0].Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$115238$lo1.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input)                                          0.000     0.000
j[0].C[0] (dffsre)                                                1.519     1.519
j[0].Q[0] (dffsre) [clock-to-output]                              0.709     2.228
$abc$475220$new_new_n4584__.in[0] (.names)                        1.519     3.747
$abc$475220$new_new_n4584__.out[0] (.names)                       0.320     4.067
$abc$475220$new_new_n4586__.in[2] (.names)                        1.519     5.586
$abc$475220$new_new_n4586__.out[0] (.names)                       0.200     5.786
$abc$475220$new_new_n4592__.in[1] (.names)                        1.519     7.305
$abc$475220$new_new_n4592__.out[0] (.names)                       0.180     7.485
$abc$475220$new_new_n4593__.in[2] (.names)                        1.519     9.003
$abc$475220$new_new_n4593__.out[0] (.names)                       0.170     9.173
$abc$475220$new_new_n4636__.in[5] (.names)                        1.519    10.692
$abc$475220$new_new_n4636__.out[0] (.names)                       0.070    10.762
$abc$475220$new_new_n4637__.in[0] (.names)                        1.519    12.281
$abc$475220$new_new_n4637__.out[0] (.names)                       0.240    12.521
$abc$115238$li1_li1.in[3] (.names)                                1.519    14.040
$abc$115238$li1_li1.out[0] (.names)                               0.120    14.160
$abc$115238$lo1.D[0] (dffsre)                                     1.519    15.679
data arrival time                                                          15.679

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input)                                          0.000     6.800
$abc$115238$lo1.C[0] (dffsre)                                     1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                         -15.679
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -7.423


#Path 32
Startpoint: j[0].Q[0] (dffsre clocked by clock0)
Endpoint  : S[32][6].D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input)                                          0.000     0.000
j[0].C[0] (dffsre)                                                1.519     1.519
j[0].Q[0] (dffsre) [clock-to-output]                              0.709     2.228
$abc$475220$new_new_n4584__.in[0] (.names)                        1.519     3.747
$abc$475220$new_new_n4584__.out[0] (.names)                       0.320     4.067
$abc$475220$new_new_n4586__.in[2] (.names)                        1.519     5.586
$abc$475220$new_new_n4586__.out[0] (.names)                       0.200     5.786
$abc$475220$new_new_n4592__.in[1] (.names)                        1.519     7.305
$abc$475220$new_new_n4592__.out[0] (.names)                       0.180     7.485
$abc$475220$new_new_n4593__.in[2] (.names)                        1.519     9.003
$abc$475220$new_new_n4593__.out[0] (.names)                       0.170     9.173
$abc$475220$new_new_n4636__.in[5] (.names)                        1.519    10.692
$abc$475220$new_new_n4636__.out[0] (.names)                       0.070    10.762
$abc$475220$new_new_n4637__.in[0] (.names)                        1.519    12.281
$abc$475220$new_new_n4637__.out[0] (.names)                       0.240    12.521
$abc$111718$li0_li0.in[3] (.names)                                1.519    14.040
$abc$111718$li0_li0.out[0] (.names)                               0.120    14.160
S[32][6].D[0] (dffsre)                                            1.519    15.679
data arrival time                                                          15.679

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input)                                          0.000     6.800
S[32][6].C[0] (dffsre)                                            1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                         -15.679
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -7.423


#Path 33
Startpoint: j[0].Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$110448$lo0.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input)                                          0.000     0.000
j[0].C[0] (dffsre)                                                1.519     1.519
j[0].Q[0] (dffsre) [clock-to-output]                              0.709     2.228
$abc$475220$new_new_n4584__.in[0] (.names)                        1.519     3.747
$abc$475220$new_new_n4584__.out[0] (.names)                       0.320     4.067
$abc$475220$new_new_n4586__.in[2] (.names)                        1.519     5.586
$abc$475220$new_new_n4586__.out[0] (.names)                       0.200     5.786
$abc$475220$new_new_n4592__.in[1] (.names)                        1.519     7.305
$abc$475220$new_new_n4592__.out[0] (.names)                       0.180     7.485
$abc$475220$new_new_n4593__.in[2] (.names)                        1.519     9.003
$abc$475220$new_new_n4593__.out[0] (.names)                       0.170     9.173
$abc$475220$new_new_n4636__.in[5] (.names)                        1.519    10.692
$abc$475220$new_new_n4636__.out[0] (.names)                       0.070    10.762
$abc$475220$new_new_n4637__.in[0] (.names)                        1.519    12.281
$abc$475220$new_new_n4637__.out[0] (.names)                       0.240    12.521
$abc$110448$li0_li0.in[3] (.names)                                1.519    14.040
$abc$110448$li0_li0.out[0] (.names)                               0.120    14.160
$abc$110448$lo0.D[0] (dffsre)                                     1.519    15.679
data arrival time                                                          15.679

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input)                                          0.000     6.800
$abc$110448$lo0.C[0] (dffsre)                                     1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                         -15.679
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -7.423


#Path 34
Startpoint: j[0].Q[0] (dffsre clocked by clock0)
Endpoint  : S[14][6].D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clock0 (rise edge)                                            0.000     0.000
clock source latency                                                0.000     0.000
clock0.inpad[0] (.input)                                            0.000     0.000
j[0].C[0] (dffsre)                                                  1.519     1.519
j[0].Q[0] (dffsre) [clock-to-output]                                0.709     2.228
$abc$475220$new_new_n4584__.in[0] (.names)                          1.519     3.747
$abc$475220$new_new_n4584__.out[0] (.names)                         0.320     4.067
$abc$475220$new_new_n4586__.in[2] (.names)                          1.519     5.586
$abc$475220$new_new_n4586__.out[0] (.names)                         0.200     5.786
$abc$475220$new_new_n4592__.in[1] (.names)                          1.519     7.305
$abc$475220$new_new_n4592__.out[0] (.names)                         0.180     7.485
$abc$475220$new_new_n4593__.in[2] (.names)                          1.519     9.003
$abc$475220$new_new_n4593__.out[0] (.names)                         0.170     9.173
$abc$475220$new_new_n4636__.in[5] (.names)                          1.519    10.692
$abc$475220$new_new_n4636__.out[0] (.names)                         0.070    10.762
$abc$475220$new_new_n4637__.in[0] (.names)                          1.519    12.281
$abc$475220$new_new_n4637__.out[0] (.names)                         0.240    12.521
$abc$124119$abc$55878$li6_li6.in[3] (.names)                        1.519    14.040
$abc$124119$abc$55878$li6_li6.out[0] (.names)                       0.120    14.160
S[14][6].D[0] (dffsre)                                              1.519    15.679
data arrival time                                                            15.679

clock clock0 (rise edge)                                            6.800     6.800
clock source latency                                                0.000     6.800
clock0.inpad[0] (.input)                                            0.000     6.800
S[14][6].C[0] (dffsre)                                              1.519     8.319
clock uncertainty                                                   0.000     8.319
cell setup time                                                    -0.063     8.255
data required time                                                            8.255
-----------------------------------------------------------------------------------
data required time                                                            8.255
data arrival time                                                           -15.679
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -7.423


#Path 35
Startpoint: j[0].Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$113011$lo1.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input)                                          0.000     0.000
j[0].C[0] (dffsre)                                                1.519     1.519
j[0].Q[0] (dffsre) [clock-to-output]                              0.709     2.228
$abc$475220$new_new_n4584__.in[0] (.names)                        1.519     3.747
$abc$475220$new_new_n4584__.out[0] (.names)                       0.320     4.067
$abc$475220$new_new_n4586__.in[2] (.names)                        1.519     5.586
$abc$475220$new_new_n4586__.out[0] (.names)                       0.200     5.786
$abc$475220$new_new_n4592__.in[1] (.names)                        1.519     7.305
$abc$475220$new_new_n4592__.out[0] (.names)                       0.180     7.485
$abc$475220$new_new_n4593__.in[2] (.names)                        1.519     9.003
$abc$475220$new_new_n4593__.out[0] (.names)                       0.170     9.173
$abc$475220$new_new_n4636__.in[5] (.names)                        1.519    10.692
$abc$475220$new_new_n4636__.out[0] (.names)                       0.070    10.762
$abc$475220$new_new_n4637__.in[0] (.names)                        1.519    12.281
$abc$475220$new_new_n4637__.out[0] (.names)                       0.240    12.521
$abc$113011$li1_li1.in[3] (.names)                                1.519    14.040
$abc$113011$li1_li1.out[0] (.names)                               0.120    14.160
$abc$113011$lo1.D[0] (dffsre)                                     1.519    15.679
data arrival time                                                          15.679

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input)                                          0.000     6.800
$abc$113011$lo1.C[0] (dffsre)                                     1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                         -15.679
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -7.423


#Path 36
Startpoint: j[0].Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$112288$lo1.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input)                                          0.000     0.000
j[0].C[0] (dffsre)                                                1.519     1.519
j[0].Q[0] (dffsre) [clock-to-output]                              0.709     2.228
$abc$475220$new_new_n4584__.in[0] (.names)                        1.519     3.747
$abc$475220$new_new_n4584__.out[0] (.names)                       0.320     4.067
$abc$475220$new_new_n4586__.in[2] (.names)                        1.519     5.586
$abc$475220$new_new_n4586__.out[0] (.names)                       0.200     5.786
$abc$475220$new_new_n4592__.in[1] (.names)                        1.519     7.305
$abc$475220$new_new_n4592__.out[0] (.names)                       0.180     7.485
$abc$475220$new_new_n4593__.in[2] (.names)                        1.519     9.003
$abc$475220$new_new_n4593__.out[0] (.names)                       0.170     9.173
$abc$475220$new_new_n4636__.in[5] (.names)                        1.519    10.692
$abc$475220$new_new_n4636__.out[0] (.names)                       0.070    10.762
$abc$475220$new_new_n4637__.in[0] (.names)                        1.519    12.281
$abc$475220$new_new_n4637__.out[0] (.names)                       0.240    12.521
$abc$112288$li1_li1.in[3] (.names)                                1.519    14.040
$abc$112288$li1_li1.out[0] (.names)                               0.120    14.160
$abc$112288$lo1.D[0] (dffsre)                                     1.519    15.679
data arrival time                                                          15.679

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input)                                          0.000     6.800
$abc$112288$lo1.C[0] (dffsre)                                     1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                         -15.679
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -7.423


#Path 37
Startpoint: j[0].Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$112205$lo1.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input)                                          0.000     0.000
j[0].C[0] (dffsre)                                                1.519     1.519
j[0].Q[0] (dffsre) [clock-to-output]                              0.709     2.228
$abc$475220$new_new_n4584__.in[0] (.names)                        1.519     3.747
$abc$475220$new_new_n4584__.out[0] (.names)                       0.320     4.067
$abc$475220$new_new_n4586__.in[2] (.names)                        1.519     5.586
$abc$475220$new_new_n4586__.out[0] (.names)                       0.200     5.786
$abc$475220$new_new_n4592__.in[1] (.names)                        1.519     7.305
$abc$475220$new_new_n4592__.out[0] (.names)                       0.180     7.485
$abc$475220$new_new_n4593__.in[2] (.names)                        1.519     9.003
$abc$475220$new_new_n4593__.out[0] (.names)                       0.170     9.173
$abc$475220$new_new_n4636__.in[5] (.names)                        1.519    10.692
$abc$475220$new_new_n4636__.out[0] (.names)                       0.070    10.762
$abc$475220$new_new_n4637__.in[0] (.names)                        1.519    12.281
$abc$475220$new_new_n4637__.out[0] (.names)                       0.240    12.521
$abc$112205$li1_li1.in[3] (.names)                                1.519    14.040
$abc$112205$li1_li1.out[0] (.names)                               0.120    14.160
$abc$112205$lo1.D[0] (dffsre)                                     1.519    15.679
data arrival time                                                          15.679

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input)                                          0.000     6.800
$abc$112205$lo1.C[0] (dffsre)                                     1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                         -15.679
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -7.423


#Path 38
Startpoint: j[0].Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$116175$lo1.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input)                                          0.000     0.000
j[0].C[0] (dffsre)                                                1.519     1.519
j[0].Q[0] (dffsre) [clock-to-output]                              0.709     2.228
$abc$475220$new_new_n4584__.in[0] (.names)                        1.519     3.747
$abc$475220$new_new_n4584__.out[0] (.names)                       0.320     4.067
$abc$475220$new_new_n4586__.in[2] (.names)                        1.519     5.586
$abc$475220$new_new_n4586__.out[0] (.names)                       0.200     5.786
$abc$475220$new_new_n4592__.in[1] (.names)                        1.519     7.305
$abc$475220$new_new_n4592__.out[0] (.names)                       0.180     7.485
$abc$475220$new_new_n4593__.in[2] (.names)                        1.519     9.003
$abc$475220$new_new_n4593__.out[0] (.names)                       0.170     9.173
$abc$475220$new_new_n4636__.in[5] (.names)                        1.519    10.692
$abc$475220$new_new_n4636__.out[0] (.names)                       0.070    10.762
$abc$475220$new_new_n4637__.in[0] (.names)                        1.519    12.281
$abc$475220$new_new_n4637__.out[0] (.names)                       0.240    12.521
$abc$116175$li1_li1.in[3] (.names)                                1.519    14.040
$abc$116175$li1_li1.out[0] (.names)                               0.120    14.160
$abc$116175$lo1.D[0] (dffsre)                                     1.519    15.679
data arrival time                                                          15.679

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input)                                          0.000     6.800
$abc$116175$lo1.C[0] (dffsre)                                     1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                         -15.679
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -7.423


#Path 39
Startpoint: j[0].Q[0] (dffsre clocked by clock0)
Endpoint  : S[150][6].D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clock0 (rise edge)                                            0.000     0.000
clock source latency                                                0.000     0.000
clock0.inpad[0] (.input)                                            0.000     0.000
j[0].C[0] (dffsre)                                                  1.519     1.519
j[0].Q[0] (dffsre) [clock-to-output]                                0.709     2.228
$abc$475220$new_new_n4584__.in[0] (.names)                          1.519     3.747
$abc$475220$new_new_n4584__.out[0] (.names)                         0.320     4.067
$abc$475220$new_new_n4586__.in[2] (.names)                          1.519     5.586
$abc$475220$new_new_n4586__.out[0] (.names)                         0.200     5.786
$abc$475220$new_new_n4592__.in[1] (.names)                          1.519     7.305
$abc$475220$new_new_n4592__.out[0] (.names)                         0.180     7.485
$abc$475220$new_new_n4593__.in[2] (.names)                          1.519     9.003
$abc$475220$new_new_n4593__.out[0] (.names)                         0.170     9.173
$abc$475220$new_new_n4636__.in[5] (.names)                          1.519    10.692
$abc$475220$new_new_n4636__.out[0] (.names)                         0.070    10.762
$abc$475220$new_new_n4637__.in[0] (.names)                          1.519    12.281
$abc$475220$new_new_n4637__.out[0] (.names)                         0.240    12.521
$abc$124119$abc$55849$li6_li6.in[3] (.names)                        1.519    14.040
$abc$124119$abc$55849$li6_li6.out[0] (.names)                       0.120    14.160
S[150][6].D[0] (dffsre)                                             1.519    15.679
data arrival time                                                            15.679

clock clock0 (rise edge)                                            6.800     6.800
clock source latency                                                0.000     6.800
clock0.inpad[0] (.input)                                            0.000     6.800
S[150][6].C[0] (dffsre)                                             1.519     8.319
clock uncertainty                                                   0.000     8.319
cell setup time                                                    -0.063     8.255
data required time                                                            8.255
-----------------------------------------------------------------------------------
data required time                                                            8.255
data arrival time                                                           -15.679
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -7.423


#Path 40
Startpoint: j[0].Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$124119$abc$55960$lo6.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clock0 (rise edge)                                            0.000     0.000
clock source latency                                                0.000     0.000
clock0.inpad[0] (.input)                                            0.000     0.000
j[0].C[0] (dffsre)                                                  1.519     1.519
j[0].Q[0] (dffsre) [clock-to-output]                                0.709     2.228
$abc$475220$new_new_n4584__.in[0] (.names)                          1.519     3.747
$abc$475220$new_new_n4584__.out[0] (.names)                         0.320     4.067
$abc$475220$new_new_n4586__.in[2] (.names)                          1.519     5.586
$abc$475220$new_new_n4586__.out[0] (.names)                         0.200     5.786
$abc$475220$new_new_n4592__.in[1] (.names)                          1.519     7.305
$abc$475220$new_new_n4592__.out[0] (.names)                         0.180     7.485
$abc$475220$new_new_n4593__.in[2] (.names)                          1.519     9.003
$abc$475220$new_new_n4593__.out[0] (.names)                         0.170     9.173
$abc$475220$new_new_n4636__.in[5] (.names)                          1.519    10.692
$abc$475220$new_new_n4636__.out[0] (.names)                         0.070    10.762
$abc$475220$new_new_n4637__.in[0] (.names)                          1.519    12.281
$abc$475220$new_new_n4637__.out[0] (.names)                         0.240    12.521
$abc$124119$abc$55960$li6_li6.in[3] (.names)                        1.519    14.040
$abc$124119$abc$55960$li6_li6.out[0] (.names)                       0.120    14.160
$abc$124119$abc$55960$lo6.D[0] (dffsre)                             1.519    15.679
data arrival time                                                            15.679

clock clock0 (rise edge)                                            6.800     6.800
clock source latency                                                0.000     6.800
clock0.inpad[0] (.input)                                            0.000     6.800
$abc$124119$abc$55960$lo6.C[0] (dffsre)                             1.519     8.319
clock uncertainty                                                   0.000     8.319
cell setup time                                                    -0.063     8.255
data required time                                                            8.255
-----------------------------------------------------------------------------------
data required time                                                            8.255
data arrival time                                                           -15.679
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -7.423


#Path 41
Startpoint: j[0].Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$114197$abc$98387$lo0.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input)                                          0.000     0.000
j[0].C[0] (dffsre)                                                1.519     1.519
j[0].Q[0] (dffsre) [clock-to-output]                              0.709     2.228
$abc$475220$new_new_n4584__.in[0] (.names)                        1.519     3.747
$abc$475220$new_new_n4584__.out[0] (.names)                       0.320     4.067
$abc$475220$new_new_n4586__.in[2] (.names)                        1.519     5.586
$abc$475220$new_new_n4586__.out[0] (.names)                       0.200     5.786
$abc$475220$new_new_n4592__.in[1] (.names)                        1.519     7.305
$abc$475220$new_new_n4592__.out[0] (.names)                       0.180     7.485
$abc$475220$new_new_n4593__.in[2] (.names)                        1.519     9.003
$abc$475220$new_new_n4593__.out[0] (.names)                       0.170     9.173
$abc$475220$new_new_n4636__.in[5] (.names)                        1.519    10.692
$abc$475220$new_new_n4636__.out[0] (.names)                       0.070    10.762
$abc$475220$new_new_n4637__.in[0] (.names)                        1.519    12.281
$abc$475220$new_new_n4637__.out[0] (.names)                       0.240    12.521
$abc$115492$li0_li0.in[3] (.names)                                1.519    14.040
$abc$115492$li0_li0.out[0] (.names)                               0.120    14.160
$abc$114197$abc$98387$lo0.D[0] (dffsre)                           1.519    15.679
data arrival time                                                          15.679

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input)                                          0.000     6.800
$abc$114197$abc$98387$lo0.C[0] (dffsre)                           1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                         -15.679
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -7.423


#Path 42
Startpoint: j[0].Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$115406$lo1.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input)                                          0.000     0.000
j[0].C[0] (dffsre)                                                1.519     1.519
j[0].Q[0] (dffsre) [clock-to-output]                              0.709     2.228
$abc$475220$new_new_n4584__.in[0] (.names)                        1.519     3.747
$abc$475220$new_new_n4584__.out[0] (.names)                       0.320     4.067
$abc$475220$new_new_n4586__.in[2] (.names)                        1.519     5.586
$abc$475220$new_new_n4586__.out[0] (.names)                       0.200     5.786
$abc$475220$new_new_n4592__.in[1] (.names)                        1.519     7.305
$abc$475220$new_new_n4592__.out[0] (.names)                       0.180     7.485
$abc$475220$new_new_n4593__.in[2] (.names)                        1.519     9.003
$abc$475220$new_new_n4593__.out[0] (.names)                       0.170     9.173
$abc$475220$new_new_n4636__.in[5] (.names)                        1.519    10.692
$abc$475220$new_new_n4636__.out[0] (.names)                       0.070    10.762
$abc$475220$new_new_n4637__.in[0] (.names)                        1.519    12.281
$abc$475220$new_new_n4637__.out[0] (.names)                       0.240    12.521
$abc$115406$li1_li1.in[3] (.names)                                1.519    14.040
$abc$115406$li1_li1.out[0] (.names)                               0.120    14.160
$abc$115406$lo1.D[0] (dffsre)                                     1.519    15.679
data arrival time                                                          15.679

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input)                                          0.000     6.800
$abc$115406$lo1.C[0] (dffsre)                                     1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                         -15.679
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -7.423


#Path 43
Startpoint: j[0].Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$111780$lo1.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input)                                          0.000     0.000
j[0].C[0] (dffsre)                                                1.519     1.519
j[0].Q[0] (dffsre) [clock-to-output]                              0.709     2.228
$abc$475220$new_new_n4584__.in[0] (.names)                        1.519     3.747
$abc$475220$new_new_n4584__.out[0] (.names)                       0.320     4.067
$abc$475220$new_new_n4586__.in[2] (.names)                        1.519     5.586
$abc$475220$new_new_n4586__.out[0] (.names)                       0.200     5.786
$abc$475220$new_new_n4592__.in[1] (.names)                        1.519     7.305
$abc$475220$new_new_n4592__.out[0] (.names)                       0.180     7.485
$abc$475220$new_new_n4593__.in[2] (.names)                        1.519     9.003
$abc$475220$new_new_n4593__.out[0] (.names)                       0.170     9.173
$abc$475220$new_new_n4636__.in[5] (.names)                        1.519    10.692
$abc$475220$new_new_n4636__.out[0] (.names)                       0.070    10.762
$abc$475220$new_new_n4637__.in[0] (.names)                        1.519    12.281
$abc$475220$new_new_n4637__.out[0] (.names)                       0.240    12.521
$abc$111780$li1_li1.in[3] (.names)                                1.519    14.040
$abc$111780$li1_li1.out[0] (.names)                               0.120    14.160
$abc$111780$lo1.D[0] (dffsre)                                     1.519    15.679
data arrival time                                                          15.679

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input)                                          0.000     6.800
$abc$111780$lo1.C[0] (dffsre)                                     1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                         -15.679
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -7.423


#Path 44
Startpoint: j[0].Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$117063$lo0.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input)                                          0.000     0.000
j[0].C[0] (dffsre)                                                1.519     1.519
j[0].Q[0] (dffsre) [clock-to-output]                              0.709     2.228
$abc$475220$new_new_n4584__.in[0] (.names)                        1.519     3.747
$abc$475220$new_new_n4584__.out[0] (.names)                       0.320     4.067
$abc$475220$new_new_n4586__.in[2] (.names)                        1.519     5.586
$abc$475220$new_new_n4586__.out[0] (.names)                       0.200     5.786
$abc$475220$new_new_n4592__.in[1] (.names)                        1.519     7.305
$abc$475220$new_new_n4592__.out[0] (.names)                       0.180     7.485
$abc$475220$new_new_n4593__.in[2] (.names)                        1.519     9.003
$abc$475220$new_new_n4593__.out[0] (.names)                       0.170     9.173
$abc$475220$new_new_n4636__.in[5] (.names)                        1.519    10.692
$abc$475220$new_new_n4636__.out[0] (.names)                       0.070    10.762
$abc$475220$new_new_n4637__.in[0] (.names)                        1.519    12.281
$abc$475220$new_new_n4637__.out[0] (.names)                       0.240    12.521
$abc$117063$li0_li0.in[3] (.names)                                1.519    14.040
$abc$117063$li0_li0.out[0] (.names)                               0.120    14.160
$abc$117063$lo0.D[0] (dffsre)                                     1.519    15.679
data arrival time                                                          15.679

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input)                                          0.000     6.800
$abc$117063$lo0.C[0] (dffsre)                                     1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                         -15.679
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -7.423


#Path 45
Startpoint: j[0].Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$117809$lo1.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input)                                          0.000     0.000
j[0].C[0] (dffsre)                                                1.519     1.519
j[0].Q[0] (dffsre) [clock-to-output]                              0.709     2.228
$abc$475220$new_new_n4584__.in[0] (.names)                        1.519     3.747
$abc$475220$new_new_n4584__.out[0] (.names)                       0.320     4.067
$abc$475220$new_new_n4586__.in[2] (.names)                        1.519     5.586
$abc$475220$new_new_n4586__.out[0] (.names)                       0.200     5.786
$abc$475220$new_new_n4592__.in[1] (.names)                        1.519     7.305
$abc$475220$new_new_n4592__.out[0] (.names)                       0.180     7.485
$abc$475220$new_new_n4593__.in[2] (.names)                        1.519     9.003
$abc$475220$new_new_n4593__.out[0] (.names)                       0.170     9.173
$abc$475220$new_new_n4636__.in[5] (.names)                        1.519    10.692
$abc$475220$new_new_n4636__.out[0] (.names)                       0.070    10.762
$abc$475220$new_new_n4637__.in[0] (.names)                        1.519    12.281
$abc$475220$new_new_n4637__.out[0] (.names)                       0.240    12.521
$abc$117809$li1_li1.in[3] (.names)                                1.519    14.040
$abc$117809$li1_li1.out[0] (.names)                               0.120    14.160
$abc$117809$lo1.D[0] (dffsre)                                     1.519    15.679
data arrival time                                                          15.679

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input)                                          0.000     6.800
$abc$117809$lo1.C[0] (dffsre)                                     1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                         -15.679
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -7.423


#Path 46
Startpoint: j[0].Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$108032$lo1.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input)                                          0.000     0.000
j[0].C[0] (dffsre)                                                1.519     1.519
j[0].Q[0] (dffsre) [clock-to-output]                              0.709     2.228
$abc$475220$new_new_n4584__.in[0] (.names)                        1.519     3.747
$abc$475220$new_new_n4584__.out[0] (.names)                       0.320     4.067
$abc$475220$new_new_n4586__.in[2] (.names)                        1.519     5.586
$abc$475220$new_new_n4586__.out[0] (.names)                       0.200     5.786
$abc$475220$new_new_n4592__.in[1] (.names)                        1.519     7.305
$abc$475220$new_new_n4592__.out[0] (.names)                       0.180     7.485
$abc$475220$new_new_n4593__.in[2] (.names)                        1.519     9.003
$abc$475220$new_new_n4593__.out[0] (.names)                       0.170     9.173
$abc$475220$new_new_n4636__.in[5] (.names)                        1.519    10.692
$abc$475220$new_new_n4636__.out[0] (.names)                       0.070    10.762
$abc$475220$new_new_n4637__.in[0] (.names)                        1.519    12.281
$abc$475220$new_new_n4637__.out[0] (.names)                       0.240    12.521
$abc$108032$li1_li1.in[3] (.names)                                1.519    14.040
$abc$108032$li1_li1.out[0] (.names)                               0.120    14.160
$abc$108032$lo1.D[0] (dffsre)                                     1.519    15.679
data arrival time                                                          15.679

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input)                                          0.000     6.800
$abc$108032$lo1.C[0] (dffsre)                                     1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                         -15.679
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -7.423


#Path 47
Startpoint: j[0].Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$105407$abc$53420$lo6.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input)                                          0.000     0.000
j[0].C[0] (dffsre)                                                1.519     1.519
j[0].Q[0] (dffsre) [clock-to-output]                              0.709     2.228
$abc$475220$new_new_n4584__.in[0] (.names)                        1.519     3.747
$abc$475220$new_new_n4584__.out[0] (.names)                       0.320     4.067
$abc$475220$new_new_n4586__.in[2] (.names)                        1.519     5.586
$abc$475220$new_new_n4586__.out[0] (.names)                       0.200     5.786
$abc$475220$new_new_n4592__.in[1] (.names)                        1.519     7.305
$abc$475220$new_new_n4592__.out[0] (.names)                       0.180     7.485
$abc$475220$new_new_n4593__.in[2] (.names)                        1.519     9.003
$abc$475220$new_new_n4593__.out[0] (.names)                       0.170     9.173
$abc$475220$new_new_n4636__.in[5] (.names)                        1.519    10.692
$abc$475220$new_new_n4636__.out[0] (.names)                       0.070    10.762
$abc$475220$new_new_n4637__.in[0] (.names)                        1.519    12.281
$abc$475220$new_new_n4637__.out[0] (.names)                       0.240    12.521
$abc$122483$li1_li1.in[3] (.names)                                1.519    14.040
$abc$122483$li1_li1.out[0] (.names)                               0.120    14.160
$abc$105407$abc$53420$lo6.D[0] (dffsre)                           1.519    15.679
data arrival time                                                          15.679

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input)                                          0.000     6.800
$abc$105407$abc$53420$lo6.C[0] (dffsre)                           1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                         -15.679
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -7.423


#Path 48
Startpoint: j[0].Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$118141$lo1.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input)                                          0.000     0.000
j[0].C[0] (dffsre)                                                1.519     1.519
j[0].Q[0] (dffsre) [clock-to-output]                              0.709     2.228
$abc$475220$new_new_n4584__.in[0] (.names)                        1.519     3.747
$abc$475220$new_new_n4584__.out[0] (.names)                       0.320     4.067
$abc$475220$new_new_n4586__.in[2] (.names)                        1.519     5.586
$abc$475220$new_new_n4586__.out[0] (.names)                       0.200     5.786
$abc$475220$new_new_n4592__.in[1] (.names)                        1.519     7.305
$abc$475220$new_new_n4592__.out[0] (.names)                       0.180     7.485
$abc$475220$new_new_n4593__.in[2] (.names)                        1.519     9.003
$abc$475220$new_new_n4593__.out[0] (.names)                       0.170     9.173
$abc$475220$new_new_n4636__.in[5] (.names)                        1.519    10.692
$abc$475220$new_new_n4636__.out[0] (.names)                       0.070    10.762
$abc$475220$new_new_n4637__.in[0] (.names)                        1.519    12.281
$abc$475220$new_new_n4637__.out[0] (.names)                       0.240    12.521
$abc$118141$li1_li1.in[3] (.names)                                1.519    14.040
$abc$118141$li1_li1.out[0] (.names)                               0.120    14.160
$abc$118141$lo1.D[0] (dffsre)                                     1.519    15.679
data arrival time                                                          15.679

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input)                                          0.000     6.800
$abc$118141$lo1.C[0] (dffsre)                                     1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                         -15.679
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -7.423


#Path 49
Startpoint: j[0].Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$109274$lo6.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input)                                          0.000     0.000
j[0].C[0] (dffsre)                                                1.519     1.519
j[0].Q[0] (dffsre) [clock-to-output]                              0.709     2.228
$abc$475220$new_new_n4584__.in[0] (.names)                        1.519     3.747
$abc$475220$new_new_n4584__.out[0] (.names)                       0.320     4.067
$abc$475220$new_new_n4586__.in[2] (.names)                        1.519     5.586
$abc$475220$new_new_n4586__.out[0] (.names)                       0.200     5.786
$abc$475220$new_new_n4592__.in[1] (.names)                        1.519     7.305
$abc$475220$new_new_n4592__.out[0] (.names)                       0.180     7.485
$abc$475220$new_new_n4593__.in[2] (.names)                        1.519     9.003
$abc$475220$new_new_n4593__.out[0] (.names)                       0.170     9.173
$abc$475220$new_new_n4636__.in[5] (.names)                        1.519    10.692
$abc$475220$new_new_n4636__.out[0] (.names)                       0.070    10.762
$abc$475220$new_new_n4637__.in[0] (.names)                        1.519    12.281
$abc$475220$new_new_n4637__.out[0] (.names)                       0.240    12.521
$abc$109274$li6_li6.in[3] (.names)                                1.519    14.040
$abc$109274$li6_li6.out[0] (.names)                               0.120    14.160
$abc$109274$lo6.D[0] (dffsre)                                     1.519    15.679
data arrival time                                                          15.679

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input)                                          0.000     6.800
$abc$109274$lo6.C[0] (dffsre)                                     1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                         -15.679
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -7.423


#Path 50
Startpoint: j[0].Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$107868$abc$90852$lo1.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input)                                          0.000     0.000
j[0].C[0] (dffsre)                                                1.519     1.519
j[0].Q[0] (dffsre) [clock-to-output]                              0.709     2.228
$abc$475220$new_new_n4584__.in[0] (.names)                        1.519     3.747
$abc$475220$new_new_n4584__.out[0] (.names)                       0.320     4.067
$abc$475220$new_new_n4586__.in[2] (.names)                        1.519     5.586
$abc$475220$new_new_n4586__.out[0] (.names)                       0.200     5.786
$abc$475220$new_new_n4592__.in[1] (.names)                        1.519     7.305
$abc$475220$new_new_n4592__.out[0] (.names)                       0.180     7.485
$abc$475220$new_new_n4593__.in[2] (.names)                        1.519     9.003
$abc$475220$new_new_n4593__.out[0] (.names)                       0.170     9.173
$abc$475220$new_new_n4636__.in[5] (.names)                        1.519    10.692
$abc$475220$new_new_n4636__.out[0] (.names)                       0.070    10.762
$abc$475220$new_new_n4637__.in[0] (.names)                        1.519    12.281
$abc$475220$new_new_n4637__.out[0] (.names)                       0.240    12.521
$abc$107954$li1_li1.in[3] (.names)                                1.519    14.040
$abc$107954$li1_li1.out[0] (.names)                               0.120    14.160
$abc$107868$abc$90852$lo1.D[0] (dffsre)                           1.519    15.679
data arrival time                                                          15.679

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input)                                          0.000     6.800
$abc$107868$abc$90852$lo1.C[0] (dffsre)                           1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                         -15.679
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -7.423


#Path 51
Startpoint: j[0].Q[0] (dffsre clocked by clock0)
Endpoint  : S[20][6].D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input)                                          0.000     0.000
j[0].C[0] (dffsre)                                                1.519     1.519
j[0].Q[0] (dffsre) [clock-to-output]                              0.709     2.228
$abc$475220$new_new_n4584__.in[0] (.names)                        1.519     3.747
$abc$475220$new_new_n4584__.out[0] (.names)                       0.320     4.067
$abc$475220$new_new_n4586__.in[2] (.names)                        1.519     5.586
$abc$475220$new_new_n4586__.out[0] (.names)                       0.200     5.786
$abc$475220$new_new_n4592__.in[1] (.names)                        1.519     7.305
$abc$475220$new_new_n4592__.out[0] (.names)                       0.180     7.485
$abc$475220$new_new_n4593__.in[2] (.names)                        1.519     9.003
$abc$475220$new_new_n4593__.out[0] (.names)                       0.170     9.173
$abc$475220$new_new_n4636__.in[5] (.names)                        1.519    10.692
$abc$475220$new_new_n4636__.out[0] (.names)                       0.070    10.762
$abc$475220$new_new_n4637__.in[0] (.names)                        1.519    12.281
$abc$475220$new_new_n4637__.out[0] (.names)                       0.240    12.521
$abc$123136$li1_li1.in[3] (.names)                                1.519    14.040
$abc$123136$li1_li1.out[0] (.names)                               0.120    14.160
S[20][6].D[0] (dffsre)                                            1.519    15.679
data arrival time                                                          15.679

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input)                                          0.000     6.800
S[20][6].C[0] (dffsre)                                            1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                         -15.679
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -7.423


#Path 52
Startpoint: j[0].Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$105990$abc$88743$lo6.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input)                                          0.000     0.000
j[0].C[0] (dffsre)                                                1.519     1.519
j[0].Q[0] (dffsre) [clock-to-output]                              0.709     2.228
$abc$475220$new_new_n4584__.in[0] (.names)                        1.519     3.747
$abc$475220$new_new_n4584__.out[0] (.names)                       0.320     4.067
$abc$475220$new_new_n4586__.in[2] (.names)                        1.519     5.586
$abc$475220$new_new_n4586__.out[0] (.names)                       0.200     5.786
$abc$475220$new_new_n4592__.in[1] (.names)                        1.519     7.305
$abc$475220$new_new_n4592__.out[0] (.names)                       0.180     7.485
$abc$475220$new_new_n4593__.in[2] (.names)                        1.519     9.003
$abc$475220$new_new_n4593__.out[0] (.names)                       0.170     9.173
$abc$475220$new_new_n4636__.in[5] (.names)                        1.519    10.692
$abc$475220$new_new_n4636__.out[0] (.names)                       0.070    10.762
$abc$475220$new_new_n4637__.in[0] (.names)                        1.519    12.281
$abc$475220$new_new_n4637__.out[0] (.names)                       0.240    12.521
$abc$123058$li1_li1.in[3] (.names)                                1.519    14.040
$abc$123058$li1_li1.out[0] (.names)                               0.120    14.160
$abc$105990$abc$88743$lo6.D[0] (dffsre)                           1.519    15.679
data arrival time                                                          15.679

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input)                                          0.000     6.800
$abc$105990$abc$88743$lo6.C[0] (dffsre)                           1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                         -15.679
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -7.423


#Path 53
Startpoint: j[0].Q[0] (dffsre clocked by clock0)
Endpoint  : S[216][6].D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input)                                          0.000     0.000
j[0].C[0] (dffsre)                                                1.519     1.519
j[0].Q[0] (dffsre) [clock-to-output]                              0.709     2.228
$abc$475220$new_new_n4584__.in[0] (.names)                        1.519     3.747
$abc$475220$new_new_n4584__.out[0] (.names)                       0.320     4.067
$abc$475220$new_new_n4586__.in[2] (.names)                        1.519     5.586
$abc$475220$new_new_n4586__.out[0] (.names)                       0.200     5.786
$abc$475220$new_new_n4592__.in[1] (.names)                        1.519     7.305
$abc$475220$new_new_n4592__.out[0] (.names)                       0.180     7.485
$abc$475220$new_new_n4593__.in[2] (.names)                        1.519     9.003
$abc$475220$new_new_n4593__.out[0] (.names)                       0.170     9.173
$abc$475220$new_new_n4636__.in[5] (.names)                        1.519    10.692
$abc$475220$new_new_n4636__.out[0] (.names)                       0.070    10.762
$abc$475220$new_new_n4637__.in[0] (.names)                        1.519    12.281
$abc$475220$new_new_n4637__.out[0] (.names)                       0.240    12.521
$abc$124016$li1_li1.in[3] (.names)                                1.519    14.040
$abc$124016$li1_li1.out[0] (.names)                               0.120    14.160
S[216][6].D[0] (dffsre)                                           1.519    15.679
data arrival time                                                          15.679

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input)                                          0.000     6.800
S[216][6].C[0] (dffsre)                                           1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                         -15.679
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -7.423


#Path 54
Startpoint: j[0].Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$124119$abc$54166$lo6.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clock0 (rise edge)                                            0.000     0.000
clock source latency                                                0.000     0.000
clock0.inpad[0] (.input)                                            0.000     0.000
j[0].C[0] (dffsre)                                                  1.519     1.519
j[0].Q[0] (dffsre) [clock-to-output]                                0.709     2.228
$abc$475220$new_new_n4584__.in[0] (.names)                          1.519     3.747
$abc$475220$new_new_n4584__.out[0] (.names)                         0.320     4.067
$abc$475220$new_new_n4586__.in[2] (.names)                          1.519     5.586
$abc$475220$new_new_n4586__.out[0] (.names)                         0.200     5.786
$abc$475220$new_new_n4592__.in[1] (.names)                          1.519     7.305
$abc$475220$new_new_n4592__.out[0] (.names)                         0.180     7.485
$abc$475220$new_new_n4593__.in[2] (.names)                          1.519     9.003
$abc$475220$new_new_n4593__.out[0] (.names)                         0.170     9.173
$abc$475220$new_new_n4636__.in[5] (.names)                          1.519    10.692
$abc$475220$new_new_n4636__.out[0] (.names)                         0.070    10.762
$abc$475220$new_new_n4637__.in[0] (.names)                          1.519    12.281
$abc$475220$new_new_n4637__.out[0] (.names)                         0.240    12.521
$abc$124119$abc$54166$li6_li6.in[3] (.names)                        1.519    14.040
$abc$124119$abc$54166$li6_li6.out[0] (.names)                       0.120    14.160
$abc$124119$abc$54166$lo6.D[0] (dffsre)                             1.519    15.679
data arrival time                                                            15.679

clock clock0 (rise edge)                                            6.800     6.800
clock source latency                                                0.000     6.800
clock0.inpad[0] (.input)                                            0.000     6.800
$abc$124119$abc$54166$lo6.C[0] (dffsre)                             1.519     8.319
clock uncertainty                                                   0.000     8.319
cell setup time                                                    -0.063     8.255
data required time                                                            8.255
-----------------------------------------------------------------------------------
data required time                                                            8.255
data arrival time                                                           -15.679
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -7.423


#Path 55
Startpoint: j[0].Q[0] (dffsre clocked by clock0)
Endpoint  : S[209][6].D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input)                                          0.000     0.000
j[0].C[0] (dffsre)                                                1.519     1.519
j[0].Q[0] (dffsre) [clock-to-output]                              0.709     2.228
$abc$475220$new_new_n4584__.in[0] (.names)                        1.519     3.747
$abc$475220$new_new_n4584__.out[0] (.names)                       0.320     4.067
$abc$475220$new_new_n4586__.in[2] (.names)                        1.519     5.586
$abc$475220$new_new_n4586__.out[0] (.names)                       0.200     5.786
$abc$475220$new_new_n4592__.in[1] (.names)                        1.519     7.305
$abc$475220$new_new_n4592__.out[0] (.names)                       0.180     7.485
$abc$475220$new_new_n4593__.in[2] (.names)                        1.519     9.003
$abc$475220$new_new_n4593__.out[0] (.names)                       0.170     9.173
$abc$475220$new_new_n4636__.in[5] (.names)                        1.519    10.692
$abc$475220$new_new_n4636__.out[0] (.names)                       0.070    10.762
$abc$475220$new_new_n4637__.in[0] (.names)                        1.519    12.281
$abc$475220$new_new_n4637__.out[0] (.names)                       0.240    12.521
$abc$123697$li4_li4.in[3] (.names)                                1.519    14.040
$abc$123697$li4_li4.out[0] (.names)                               0.120    14.160
S[209][6].D[0] (dffsre)                                           1.519    15.679
data arrival time                                                          15.679

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input)                                          0.000     6.800
S[209][6].C[0] (dffsre)                                           1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                         -15.679
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -7.423


#Path 56
Startpoint: j[0].Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$106955$abc$89981$lo6.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input)                                          0.000     0.000
j[0].C[0] (dffsre)                                                1.519     1.519
j[0].Q[0] (dffsre) [clock-to-output]                              0.709     2.228
$abc$475220$new_new_n4584__.in[0] (.names)                        1.519     3.747
$abc$475220$new_new_n4584__.out[0] (.names)                       0.320     4.067
$abc$475220$new_new_n4586__.in[2] (.names)                        1.519     5.586
$abc$475220$new_new_n4586__.out[0] (.names)                       0.200     5.786
$abc$475220$new_new_n4592__.in[1] (.names)                        1.519     7.305
$abc$475220$new_new_n4592__.out[0] (.names)                       0.180     7.485
$abc$475220$new_new_n4593__.in[2] (.names)                        1.519     9.003
$abc$475220$new_new_n4593__.out[0] (.names)                       0.170     9.173
$abc$475220$new_new_n4636__.in[5] (.names)                        1.519    10.692
$abc$475220$new_new_n4636__.out[0] (.names)                       0.070    10.762
$abc$475220$new_new_n4637__.in[0] (.names)                        1.519    12.281
$abc$475220$new_new_n4637__.out[0] (.names)                       0.240    12.521
$abc$123937$li1_li1.in[3] (.names)                                1.519    14.040
$abc$123937$li1_li1.out[0] (.names)                               0.120    14.160
$abc$106955$abc$89981$lo6.D[0] (dffsre)                           1.519    15.679
data arrival time                                                          15.679

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input)                                          0.000     6.800
$abc$106955$abc$89981$lo6.C[0] (dffsre)                           1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                         -15.679
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -7.423


#Path 57
Startpoint: j[0].Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$108532$lo1.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input)                                          0.000     0.000
j[0].C[0] (dffsre)                                                1.519     1.519
j[0].Q[0] (dffsre) [clock-to-output]                              0.709     2.228
$abc$475220$new_new_n4584__.in[0] (.names)                        1.519     3.747
$abc$475220$new_new_n4584__.out[0] (.names)                       0.320     4.067
$abc$475220$new_new_n4586__.in[2] (.names)                        1.519     5.586
$abc$475220$new_new_n4586__.out[0] (.names)                       0.200     5.786
$abc$475220$new_new_n4592__.in[1] (.names)                        1.519     7.305
$abc$475220$new_new_n4592__.out[0] (.names)                       0.180     7.485
$abc$475220$new_new_n4593__.in[2] (.names)                        1.519     9.003
$abc$475220$new_new_n4593__.out[0] (.names)                       0.170     9.173
$abc$475220$new_new_n4636__.in[5] (.names)                        1.519    10.692
$abc$475220$new_new_n4636__.out[0] (.names)                       0.070    10.762
$abc$475220$new_new_n4637__.in[0] (.names)                        1.519    12.281
$abc$475220$new_new_n4637__.out[0] (.names)                       0.240    12.521
$abc$108532$li1_li1.in[3] (.names)                                1.519    14.040
$abc$108532$li1_li1.out[0] (.names)                               0.120    14.160
$abc$108532$lo1.D[0] (dffsre)                                     1.519    15.679
data arrival time                                                          15.679

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input)                                          0.000     6.800
$abc$108532$lo1.C[0] (dffsre)                                     1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                         -15.679
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -7.423


#Path 58
Startpoint: j[0].Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$108204$abc$91188$lo1.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input)                                          0.000     0.000
j[0].C[0] (dffsre)                                                1.519     1.519
j[0].Q[0] (dffsre) [clock-to-output]                              0.709     2.228
$abc$475220$new_new_n4584__.in[0] (.names)                        1.519     3.747
$abc$475220$new_new_n4584__.out[0] (.names)                       0.320     4.067
$abc$475220$new_new_n4586__.in[2] (.names)                        1.519     5.586
$abc$475220$new_new_n4586__.out[0] (.names)                       0.200     5.786
$abc$475220$new_new_n4592__.in[1] (.names)                        1.519     7.305
$abc$475220$new_new_n4592__.out[0] (.names)                       0.180     7.485
$abc$475220$new_new_n4593__.in[2] (.names)                        1.519     9.003
$abc$475220$new_new_n4593__.out[0] (.names)                       0.170     9.173
$abc$475220$new_new_n4636__.in[5] (.names)                        1.519    10.692
$abc$475220$new_new_n4636__.out[0] (.names)                       0.070    10.762
$abc$475220$new_new_n4637__.in[0] (.names)                        1.519    12.281
$abc$475220$new_new_n4637__.out[0] (.names)                       0.240    12.521
$abc$108290$li1_li1.in[3] (.names)                                1.519    14.040
$abc$108290$li1_li1.out[0] (.names)                               0.120    14.160
$abc$108204$abc$91188$lo1.D[0] (dffsre)                           1.519    15.679
data arrival time                                                          15.679

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input)                                          0.000     6.800
$abc$108204$abc$91188$lo1.C[0] (dffsre)                           1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                         -15.679
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -7.423


#Path 59
Startpoint: j[0].Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$108204$lo1.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input)                                          0.000     0.000
j[0].C[0] (dffsre)                                                1.519     1.519
j[0].Q[0] (dffsre) [clock-to-output]                              0.709     2.228
$abc$475220$new_new_n4584__.in[0] (.names)                        1.519     3.747
$abc$475220$new_new_n4584__.out[0] (.names)                       0.320     4.067
$abc$475220$new_new_n4586__.in[2] (.names)                        1.519     5.586
$abc$475220$new_new_n4586__.out[0] (.names)                       0.200     5.786
$abc$475220$new_new_n4592__.in[1] (.names)                        1.519     7.305
$abc$475220$new_new_n4592__.out[0] (.names)                       0.180     7.485
$abc$475220$new_new_n4593__.in[2] (.names)                        1.519     9.003
$abc$475220$new_new_n4593__.out[0] (.names)                       0.170     9.173
$abc$475220$new_new_n4636__.in[5] (.names)                        1.519    10.692
$abc$475220$new_new_n4636__.out[0] (.names)                       0.070    10.762
$abc$475220$new_new_n4637__.in[0] (.names)                        1.519    12.281
$abc$475220$new_new_n4637__.out[0] (.names)                       0.240    12.521
$abc$108204$li1_li1.in[3] (.names)                                1.519    14.040
$abc$108204$li1_li1.out[0] (.names)                               0.120    14.160
$abc$108204$lo1.D[0] (dffsre)                                     1.519    15.679
data arrival time                                                          15.679

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input)                                          0.000     6.800
$abc$108204$lo1.C[0] (dffsre)                                     1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                         -15.679
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -7.423


#Path 60
Startpoint: j[0].Q[0] (dffsre clocked by clock0)
Endpoint  : S[246][6].D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input)                                          0.000     0.000
j[0].C[0] (dffsre)                                                1.519     1.519
j[0].Q[0] (dffsre) [clock-to-output]                              0.709     2.228
$abc$475220$new_new_n4584__.in[0] (.names)                        1.519     3.747
$abc$475220$new_new_n4584__.out[0] (.names)                       0.320     4.067
$abc$475220$new_new_n4586__.in[2] (.names)                        1.519     5.586
$abc$475220$new_new_n4586__.out[0] (.names)                       0.200     5.786
$abc$475220$new_new_n4592__.in[1] (.names)                        1.519     7.305
$abc$475220$new_new_n4592__.out[0] (.names)                       0.180     7.485
$abc$475220$new_new_n4593__.in[2] (.names)                        1.519     9.003
$abc$475220$new_new_n4593__.out[0] (.names)                       0.170     9.173
$abc$475220$new_new_n4636__.in[5] (.names)                        1.519    10.692
$abc$475220$new_new_n4636__.out[0] (.names)                       0.070    10.762
$abc$475220$new_new_n4637__.in[0] (.names)                        1.519    12.281
$abc$475220$new_new_n4637__.out[0] (.names)                       0.240    12.521
$abc$121781$li1_li1.in[3] (.names)                                1.519    14.040
$abc$121781$li1_li1.out[0] (.names)                               0.120    14.160
S[246][6].D[0] (dffsre)                                           1.519    15.679
data arrival time                                                          15.679

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input)                                          0.000     6.800
S[246][6].C[0] (dffsre)                                           1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                         -15.679
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -7.423


#Path 61
Startpoint: j[0].Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$107373$abc$90360$lo1.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input)                                          0.000     0.000
j[0].C[0] (dffsre)                                                1.519     1.519
j[0].Q[0] (dffsre) [clock-to-output]                              0.709     2.228
$abc$475220$new_new_n4584__.in[0] (.names)                        1.519     3.747
$abc$475220$new_new_n4584__.out[0] (.names)                       0.320     4.067
$abc$475220$new_new_n4586__.in[2] (.names)                        1.519     5.586
$abc$475220$new_new_n4586__.out[0] (.names)                       0.200     5.786
$abc$475220$new_new_n4592__.in[1] (.names)                        1.519     7.305
$abc$475220$new_new_n4592__.out[0] (.names)                       0.180     7.485
$abc$475220$new_new_n4593__.in[2] (.names)                        1.519     9.003
$abc$475220$new_new_n4593__.out[0] (.names)                       0.170     9.173
$abc$475220$new_new_n4636__.in[5] (.names)                        1.519    10.692
$abc$475220$new_new_n4636__.out[0] (.names)                       0.070    10.762
$abc$475220$new_new_n4637__.in[0] (.names)                        1.519    12.281
$abc$475220$new_new_n4637__.out[0] (.names)                       0.240    12.521
$abc$107462$li1_li1.in[3] (.names)                                1.519    14.040
$abc$107462$li1_li1.out[0] (.names)                               0.120    14.160
$abc$107373$abc$90360$lo1.D[0] (dffsre)                           1.519    15.679
data arrival time                                                          15.679

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input)                                          0.000     6.800
$abc$107373$abc$90360$lo1.C[0] (dffsre)                           1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                         -15.679
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -7.423


#Path 62
Startpoint: j[0].Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$106324$abc$88714$lo6.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input)                                          0.000     0.000
j[0].C[0] (dffsre)                                                1.519     1.519
j[0].Q[0] (dffsre) [clock-to-output]                              0.709     2.228
$abc$475220$new_new_n4584__.in[0] (.names)                        1.519     3.747
$abc$475220$new_new_n4584__.out[0] (.names)                       0.320     4.067
$abc$475220$new_new_n4586__.in[2] (.names)                        1.519     5.586
$abc$475220$new_new_n4586__.out[0] (.names)                       0.200     5.786
$abc$475220$new_new_n4592__.in[1] (.names)                        1.519     7.305
$abc$475220$new_new_n4592__.out[0] (.names)                       0.180     7.485
$abc$475220$new_new_n4593__.in[2] (.names)                        1.519     9.003
$abc$475220$new_new_n4593__.out[0] (.names)                       0.170     9.173
$abc$475220$new_new_n4636__.in[5] (.names)                        1.519    10.692
$abc$475220$new_new_n4636__.out[0] (.names)                       0.070    10.762
$abc$475220$new_new_n4637__.in[0] (.names)                        1.519    12.281
$abc$475220$new_new_n4637__.out[0] (.names)                       0.240    12.521
$abc$123222$li1_li1.in[3] (.names)                                1.519    14.040
$abc$123222$li1_li1.out[0] (.names)                               0.120    14.160
$abc$106324$abc$88714$lo6.D[0] (dffsre)                           1.519    15.679
data arrival time                                                          15.679

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input)                                          0.000     6.800
$abc$106324$abc$88714$lo6.C[0] (dffsre)                           1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                         -15.679
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -7.423


#Path 63
Startpoint: j[0].Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$103666$abc$89234$lo6.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input)                                          0.000     0.000
j[0].C[0] (dffsre)                                                1.519     1.519
j[0].Q[0] (dffsre) [clock-to-output]                              0.709     2.228
$abc$475220$new_new_n4584__.in[0] (.names)                        1.519     3.747
$abc$475220$new_new_n4584__.out[0] (.names)                       0.320     4.067
$abc$475220$new_new_n4586__.in[2] (.names)                        1.519     5.586
$abc$475220$new_new_n4586__.out[0] (.names)                       0.200     5.786
$abc$475220$new_new_n4592__.in[1] (.names)                        1.519     7.305
$abc$475220$new_new_n4592__.out[0] (.names)                       0.180     7.485
$abc$475220$new_new_n4593__.in[2] (.names)                        1.519     9.003
$abc$475220$new_new_n4593__.out[0] (.names)                       0.170     9.173
$abc$475220$new_new_n4636__.in[5] (.names)                        1.519    10.692
$abc$475220$new_new_n4636__.out[0] (.names)                       0.070    10.762
$abc$475220$new_new_n4637__.in[0] (.names)                        1.519    12.281
$abc$475220$new_new_n4637__.out[0] (.names)                       0.240    12.521
$abc$120554$li1_li1.in[3] (.names)                                1.519    14.040
$abc$120554$li1_li1.out[0] (.names)                               0.120    14.160
$abc$103666$abc$89234$lo6.D[0] (dffsre)                           1.519    15.679
data arrival time                                                          15.679

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input)                                          0.000     6.800
$abc$103666$abc$89234$lo6.C[0] (dffsre)                           1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                         -15.679
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -7.423


#Path 64
Startpoint: j[0].Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$107373$lo1.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input)                                          0.000     0.000
j[0].C[0] (dffsre)                                                1.519     1.519
j[0].Q[0] (dffsre) [clock-to-output]                              0.709     2.228
$abc$475220$new_new_n4584__.in[0] (.names)                        1.519     3.747
$abc$475220$new_new_n4584__.out[0] (.names)                       0.320     4.067
$abc$475220$new_new_n4586__.in[2] (.names)                        1.519     5.586
$abc$475220$new_new_n4586__.out[0] (.names)                       0.200     5.786
$abc$475220$new_new_n4592__.in[1] (.names)                        1.519     7.305
$abc$475220$new_new_n4592__.out[0] (.names)                       0.180     7.485
$abc$475220$new_new_n4593__.in[2] (.names)                        1.519     9.003
$abc$475220$new_new_n4593__.out[0] (.names)                       0.170     9.173
$abc$475220$new_new_n4636__.in[5] (.names)                        1.519    10.692
$abc$475220$new_new_n4636__.out[0] (.names)                       0.070    10.762
$abc$475220$new_new_n4637__.in[0] (.names)                        1.519    12.281
$abc$475220$new_new_n4637__.out[0] (.names)                       0.240    12.521
$abc$107373$li1_li1.in[3] (.names)                                1.519    14.040
$abc$107373$li1_li1.out[0] (.names)                               0.120    14.160
$abc$107373$lo1.D[0] (dffsre)                                     1.519    15.679
data arrival time                                                          15.679

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input)                                          0.000     6.800
$abc$107373$lo1.C[0] (dffsre)                                     1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                         -15.679
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -7.423


#Path 65
Startpoint: j[0].Q[0] (dffsre clocked by clock0)
Endpoint  : S[210][6].D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input)                                          0.000     0.000
j[0].C[0] (dffsre)                                                1.519     1.519
j[0].Q[0] (dffsre) [clock-to-output]                              0.709     2.228
$abc$475220$new_new_n4584__.in[0] (.names)                        1.519     3.747
$abc$475220$new_new_n4584__.out[0] (.names)                       0.320     4.067
$abc$475220$new_new_n4586__.in[2] (.names)                        1.519     5.586
$abc$475220$new_new_n4586__.out[0] (.names)                       0.200     5.786
$abc$475220$new_new_n4592__.in[1] (.names)                        1.519     7.305
$abc$475220$new_new_n4592__.out[0] (.names)                       0.180     7.485
$abc$475220$new_new_n4593__.in[2] (.names)                        1.519     9.003
$abc$475220$new_new_n4593__.out[0] (.names)                       0.170     9.173
$abc$475220$new_new_n4636__.in[5] (.names)                        1.519    10.692
$abc$475220$new_new_n4636__.out[0] (.names)                       0.070    10.762
$abc$475220$new_new_n4637__.in[0] (.names)                        1.519    12.281
$abc$475220$new_new_n4637__.out[0] (.names)                       0.240    12.521
$abc$123293$li1_li1.in[3] (.names)                                1.519    14.040
$abc$123293$li1_li1.out[0] (.names)                               0.120    14.160
S[210][6].D[0] (dffsre)                                           1.519    15.679
data arrival time                                                          15.679

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input)                                          0.000     6.800
S[210][6].C[0] (dffsre)                                           1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                         -15.679
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -7.423


#Path 66
Startpoint: j[0].Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$104311$abc$53785$lo6.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input)                                          0.000     0.000
j[0].C[0] (dffsre)                                                1.519     1.519
j[0].Q[0] (dffsre) [clock-to-output]                              0.709     2.228
$abc$475220$new_new_n4584__.in[0] (.names)                        1.519     3.747
$abc$475220$new_new_n4584__.out[0] (.names)                       0.320     4.067
$abc$475220$new_new_n4586__.in[2] (.names)                        1.519     5.586
$abc$475220$new_new_n4586__.out[0] (.names)                       0.200     5.786
$abc$475220$new_new_n4592__.in[1] (.names)                        1.519     7.305
$abc$475220$new_new_n4592__.out[0] (.names)                       0.180     7.485
$abc$475220$new_new_n4593__.in[2] (.names)                        1.519     9.003
$abc$475220$new_new_n4593__.out[0] (.names)                       0.170     9.173
$abc$475220$new_new_n4636__.in[5] (.names)                        1.519    10.692
$abc$475220$new_new_n4636__.out[0] (.names)                       0.070    10.762
$abc$475220$new_new_n4637__.in[0] (.names)                        1.519    12.281
$abc$475220$new_new_n4637__.out[0] (.names)                       0.240    12.521
$abc$121199$li1_li1.in[3] (.names)                                1.519    14.040
$abc$121199$li1_li1.out[0] (.names)                               0.120    14.160
$abc$104311$abc$53785$lo6.D[0] (dffsre)                           1.519    15.679
data arrival time                                                          15.679

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input)                                          0.000     6.800
$abc$104311$abc$53785$lo6.C[0] (dffsre)                           1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                         -15.679
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -7.423


#Path 67
Startpoint: j[0].Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$109446$abc$55907$lo6.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clock0 (rise edge)                                            0.000     0.000
clock source latency                                                0.000     0.000
clock0.inpad[0] (.input)                                            0.000     0.000
j[0].C[0] (dffsre)                                                  1.519     1.519
j[0].Q[0] (dffsre) [clock-to-output]                                0.709     2.228
$abc$475220$new_new_n4584__.in[0] (.names)                          1.519     3.747
$abc$475220$new_new_n4584__.out[0] (.names)                         0.320     4.067
$abc$475220$new_new_n4586__.in[2] (.names)                          1.519     5.586
$abc$475220$new_new_n4586__.out[0] (.names)                         0.200     5.786
$abc$475220$new_new_n4592__.in[1] (.names)                          1.519     7.305
$abc$475220$new_new_n4592__.out[0] (.names)                         0.180     7.485
$abc$475220$new_new_n4593__.in[2] (.names)                          1.519     9.003
$abc$475220$new_new_n4593__.out[0] (.names)                         0.170     9.173
$abc$475220$new_new_n4636__.in[5] (.names)                          1.519    10.692
$abc$475220$new_new_n4636__.out[0] (.names)                         0.070    10.762
$abc$475220$new_new_n4637__.in[0] (.names)                          1.519    12.281
$abc$475220$new_new_n4637__.out[0] (.names)                         0.240    12.521
$abc$124119$abc$55907$li6_li6.in[3] (.names)                        1.519    14.040
$abc$124119$abc$55907$li6_li6.out[0] (.names)                       0.120    14.160
$abc$109446$abc$55907$lo6.D[0] (dffsre)                             1.519    15.679
data arrival time                                                            15.679

clock clock0 (rise edge)                                            6.800     6.800
clock source latency                                                0.000     6.800
clock0.inpad[0] (.input)                                            0.000     6.800
$abc$109446$abc$55907$lo6.C[0] (dffsre)                             1.519     8.319
clock uncertainty                                                   0.000     8.319
cell setup time                                                    -0.063     8.255
data required time                                                            8.255
-----------------------------------------------------------------------------------
data required time                                                            8.255
data arrival time                                                           -15.679
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -7.423


#Path 68
Startpoint: j[0].Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$104460$lo2.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input)                                          0.000     0.000
j[0].C[0] (dffsre)                                                1.519     1.519
j[0].Q[0] (dffsre) [clock-to-output]                              0.709     2.228
$abc$475220$new_new_n4584__.in[0] (.names)                        1.519     3.747
$abc$475220$new_new_n4584__.out[0] (.names)                       0.320     4.067
$abc$475220$new_new_n4586__.in[2] (.names)                        1.519     5.586
$abc$475220$new_new_n4586__.out[0] (.names)                       0.200     5.786
$abc$475220$new_new_n4592__.in[1] (.names)                        1.519     7.305
$abc$475220$new_new_n4592__.out[0] (.names)                       0.180     7.485
$abc$475220$new_new_n4593__.in[2] (.names)                        1.519     9.003
$abc$475220$new_new_n4593__.out[0] (.names)                       0.170     9.173
$abc$475220$new_new_n4636__.in[5] (.names)                        1.519    10.692
$abc$475220$new_new_n4636__.out[0] (.names)                       0.070    10.762
$abc$475220$new_new_n4637__.in[0] (.names)                        1.519    12.281
$abc$475220$new_new_n4637__.out[0] (.names)                       0.240    12.521
$abc$121369$li2_li2.in[3] (.names)                                1.519    14.040
$abc$121369$li2_li2.out[0] (.names)                               0.120    14.160
$abc$104460$lo2.D[0] (dffsre)                                     1.519    15.679
data arrival time                                                          15.679

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input)                                          0.000     6.800
$abc$104460$lo2.C[0] (dffsre)                                     1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                         -15.679
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -7.423


#Path 69
Startpoint: j[0].Q[0] (dffsre clocked by clock0)
Endpoint  : S[250][6].D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input)                                          0.000     0.000
j[0].C[0] (dffsre)                                                1.519     1.519
j[0].Q[0] (dffsre) [clock-to-output]                              0.709     2.228
$abc$475220$new_new_n4584__.in[0] (.names)                        1.519     3.747
$abc$475220$new_new_n4584__.out[0] (.names)                       0.320     4.067
$abc$475220$new_new_n4586__.in[2] (.names)                        1.519     5.586
$abc$475220$new_new_n4586__.out[0] (.names)                       0.200     5.786
$abc$475220$new_new_n4592__.in[1] (.names)                        1.519     7.305
$abc$475220$new_new_n4592__.out[0] (.names)                       0.180     7.485
$abc$475220$new_new_n4593__.in[2] (.names)                        1.519     9.003
$abc$475220$new_new_n4593__.out[0] (.names)                       0.170     9.173
$abc$475220$new_new_n4636__.in[5] (.names)                        1.519    10.692
$abc$475220$new_new_n4636__.out[0] (.names)                       0.070    10.762
$abc$475220$new_new_n4637__.in[0] (.names)                        1.519    12.281
$abc$475220$new_new_n4637__.out[0] (.names)                       0.240    12.521
$abc$122403$li1_li1.in[3] (.names)                                1.519    14.040
$abc$122403$li1_li1.out[0] (.names)                               0.120    14.160
S[250][6].D[0] (dffsre)                                           1.519    15.679
data arrival time                                                          15.679

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input)                                          0.000     6.800
S[250][6].C[0] (dffsre)                                           1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                         -15.679
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -7.423


#Path 70
Startpoint: j[0].Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$104785$abc$53584$lo6.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input)                                          0.000     0.000
j[0].C[0] (dffsre)                                                1.519     1.519
j[0].Q[0] (dffsre) [clock-to-output]                              0.709     2.228
$abc$475220$new_new_n4584__.in[0] (.names)                        1.519     3.747
$abc$475220$new_new_n4584__.out[0] (.names)                       0.320     4.067
$abc$475220$new_new_n4586__.in[2] (.names)                        1.519     5.586
$abc$475220$new_new_n4586__.out[0] (.names)                       0.200     5.786
$abc$475220$new_new_n4592__.in[1] (.names)                        1.519     7.305
$abc$475220$new_new_n4592__.out[0] (.names)                       0.180     7.485
$abc$475220$new_new_n4593__.in[2] (.names)                        1.519     9.003
$abc$475220$new_new_n4593__.out[0] (.names)                       0.170     9.173
$abc$475220$new_new_n4636__.in[5] (.names)                        1.519    10.692
$abc$475220$new_new_n4636__.out[0] (.names)                       0.070    10.762
$abc$475220$new_new_n4637__.in[0] (.names)                        1.519    12.281
$abc$475220$new_new_n4637__.out[0] (.names)                       0.240    12.521
$abc$121868$li1_li1.in[3] (.names)                                1.519    14.040
$abc$121868$li1_li1.out[0] (.names)                               0.120    14.160
$abc$104785$abc$53584$lo6.D[0] (dffsre)                           1.519    15.679
data arrival time                                                          15.679

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input)                                          0.000     6.800
$abc$104785$abc$53584$lo6.C[0] (dffsre)                           1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                         -15.679
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -7.423


#Path 71
Startpoint: j[0].Q[0] (dffsre clocked by clock0)
Endpoint  : S[202][6].D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input)                                          0.000     0.000
j[0].C[0] (dffsre)                                                1.519     1.519
j[0].Q[0] (dffsre) [clock-to-output]                              0.709     2.228
$abc$475220$new_new_n4584__.in[0] (.names)                        1.519     3.747
$abc$475220$new_new_n4584__.out[0] (.names)                       0.320     4.067
$abc$475220$new_new_n4586__.in[2] (.names)                        1.519     5.586
$abc$475220$new_new_n4586__.out[0] (.names)                       0.200     5.786
$abc$475220$new_new_n4592__.in[1] (.names)                        1.519     7.305
$abc$475220$new_new_n4592__.out[0] (.names)                       0.180     7.485
$abc$475220$new_new_n4593__.in[2] (.names)                        1.519     9.003
$abc$475220$new_new_n4593__.out[0] (.names)                       0.170     9.173
$abc$475220$new_new_n4636__.in[5] (.names)                        1.519    10.692
$abc$475220$new_new_n4636__.out[0] (.names)                       0.070    10.762
$abc$475220$new_new_n4637__.in[0] (.names)                        1.519    12.281
$abc$475220$new_new_n4637__.out[0] (.names)                       0.240    12.521
$abc$122025$li1_li1.in[3] (.names)                                1.519    14.040
$abc$122025$li1_li1.out[0] (.names)                               0.120    14.160
S[202][6].D[0] (dffsre)                                           1.519    15.679
data arrival time                                                          15.679

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input)                                          0.000     6.800
S[202][6].C[0] (dffsre)                                           1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                         -15.679
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -7.423


#Path 72
Startpoint: j[0].Q[0] (dffsre clocked by clock0)
Endpoint  : S[242][6].D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input)                                          0.000     0.000
j[0].C[0] (dffsre)                                                1.519     1.519
j[0].Q[0] (dffsre) [clock-to-output]                              0.709     2.228
$abc$475220$new_new_n4584__.in[0] (.names)                        1.519     3.747
$abc$475220$new_new_n4584__.out[0] (.names)                       0.320     4.067
$abc$475220$new_new_n4586__.in[2] (.names)                        1.519     5.586
$abc$475220$new_new_n4586__.out[0] (.names)                       0.200     5.786
$abc$475220$new_new_n4592__.in[1] (.names)                        1.519     7.305
$abc$475220$new_new_n4592__.out[0] (.names)                       0.180     7.485
$abc$475220$new_new_n4593__.in[2] (.names)                        1.519     9.003
$abc$475220$new_new_n4593__.out[0] (.names)                       0.170     9.173
$abc$475220$new_new_n4636__.in[5] (.names)                        1.519    10.692
$abc$475220$new_new_n4636__.out[0] (.names)                       0.070    10.762
$abc$475220$new_new_n4637__.in[0] (.names)                        1.519    12.281
$abc$475220$new_new_n4637__.out[0] (.names)                       0.240    12.521
$abc$120867$li1_li1.in[3] (.names)                                1.519    14.040
$abc$120867$li1_li1.out[0] (.names)                               0.120    14.160
S[242][6].D[0] (dffsre)                                           1.519    15.679
data arrival time                                                          15.679

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input)                                          0.000     6.800
S[242][6].C[0] (dffsre)                                           1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                         -15.679
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -7.423


#Path 73
Startpoint: j[0].Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$103813$abc$89131$lo6.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input)                                          0.000     0.000
j[0].C[0] (dffsre)                                                1.519     1.519
j[0].Q[0] (dffsre) [clock-to-output]                              0.709     2.228
$abc$475220$new_new_n4584__.in[0] (.names)                        1.519     3.747
$abc$475220$new_new_n4584__.out[0] (.names)                       0.320     4.067
$abc$475220$new_new_n4586__.in[2] (.names)                        1.519     5.586
$abc$475220$new_new_n4586__.out[0] (.names)                       0.200     5.786
$abc$475220$new_new_n4592__.in[1] (.names)                        1.519     7.305
$abc$475220$new_new_n4592__.out[0] (.names)                       0.180     7.485
$abc$475220$new_new_n4593__.in[2] (.names)                        1.519     9.003
$abc$475220$new_new_n4593__.out[0] (.names)                       0.170     9.173
$abc$475220$new_new_n4636__.in[5] (.names)                        1.519    10.692
$abc$475220$new_new_n4636__.out[0] (.names)                       0.070    10.762
$abc$475220$new_new_n4637__.in[0] (.names)                        1.519    12.281
$abc$475220$new_new_n4637__.out[0] (.names)                       0.240    12.521
$abc$120788$li1_li1.in[3] (.names)                                1.519    14.040
$abc$120788$li1_li1.out[0] (.names)                               0.120    14.160
$abc$103813$abc$89131$lo6.D[0] (dffsre)                           1.519    15.679
data arrival time                                                          15.679

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input)                                          0.000     6.800
$abc$103813$abc$89131$lo6.C[0] (dffsre)                           1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                         -15.679
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -7.423


#Path 74
Startpoint: j[0].Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$111863$lo1.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input)                                          0.000     0.000
j[0].C[0] (dffsre)                                                1.519     1.519
j[0].Q[0] (dffsre) [clock-to-output]                              0.709     2.228
$abc$475220$new_new_n4584__.in[0] (.names)                        1.519     3.747
$abc$475220$new_new_n4584__.out[0] (.names)                       0.320     4.067
$abc$475220$new_new_n4586__.in[2] (.names)                        1.519     5.586
$abc$475220$new_new_n4586__.out[0] (.names)                       0.200     5.786
$abc$475220$new_new_n4592__.in[1] (.names)                        1.519     7.305
$abc$475220$new_new_n4592__.out[0] (.names)                       0.180     7.485
$abc$475220$new_new_n4593__.in[2] (.names)                        1.519     9.003
$abc$475220$new_new_n4593__.out[0] (.names)                       0.170     9.173
$abc$475220$new_new_n4636__.in[5] (.names)                        1.519    10.692
$abc$475220$new_new_n4636__.out[0] (.names)                       0.070    10.762
$abc$475220$new_new_n4637__.in[0] (.names)                        1.519    12.281
$abc$475220$new_new_n4637__.out[0] (.names)                       0.240    12.521
$abc$111863$li1_li1.in[3] (.names)                                1.519    14.040
$abc$111863$li1_li1.out[0] (.names)                               0.120    14.160
$abc$111863$lo1.D[0] (dffsre)                                     1.519    15.679
data arrival time                                                          15.679

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input)                                          0.000     6.800
$abc$111863$lo1.C[0] (dffsre)                                     1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                         -15.679
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -7.423


#Path 75
Startpoint: j[0].Q[0] (dffsre clocked by clock0)
Endpoint  : S[60][6].D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input)                                          0.000     0.000
j[0].C[0] (dffsre)                                                1.519     1.519
j[0].Q[0] (dffsre) [clock-to-output]                              0.709     2.228
$abc$475220$new_new_n4584__.in[0] (.names)                        1.519     3.747
$abc$475220$new_new_n4584__.out[0] (.names)                       0.320     4.067
$abc$475220$new_new_n4586__.in[2] (.names)                        1.519     5.586
$abc$475220$new_new_n4586__.out[0] (.names)                       0.200     5.786
$abc$475220$new_new_n4592__.in[1] (.names)                        1.519     7.305
$abc$475220$new_new_n4592__.out[0] (.names)                       0.180     7.485
$abc$475220$new_new_n4593__.in[2] (.names)                        1.519     9.003
$abc$475220$new_new_n4593__.out[0] (.names)                       0.170     9.173
$abc$475220$new_new_n4636__.in[5] (.names)                        1.519    10.692
$abc$475220$new_new_n4636__.out[0] (.names)                       0.070    10.762
$abc$475220$new_new_n4637__.in[0] (.names)                        1.519    12.281
$abc$475220$new_new_n4637__.out[0] (.names)                       0.240    12.521
$abc$113260$li1_li1.in[3] (.names)                                1.519    14.040
$abc$113260$li1_li1.out[0] (.names)                               0.120    14.160
S[60][6].D[0] (dffsre)                                            1.519    15.679
data arrival time                                                          15.679

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input)                                          0.000     6.800
S[60][6].C[0] (dffsre)                                            1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                         -15.679
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -7.423


#Path 76
Startpoint: j[0].Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$112039$lo1.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input)                                          0.000     0.000
j[0].C[0] (dffsre)                                                1.519     1.519
j[0].Q[0] (dffsre) [clock-to-output]                              0.709     2.228
$abc$475220$new_new_n4584__.in[0] (.names)                        1.519     3.747
$abc$475220$new_new_n4584__.out[0] (.names)                       0.320     4.067
$abc$475220$new_new_n4586__.in[2] (.names)                        1.519     5.586
$abc$475220$new_new_n4586__.out[0] (.names)                       0.200     5.786
$abc$475220$new_new_n4592__.in[1] (.names)                        1.519     7.305
$abc$475220$new_new_n4592__.out[0] (.names)                       0.180     7.485
$abc$475220$new_new_n4593__.in[2] (.names)                        1.519     9.003
$abc$475220$new_new_n4593__.out[0] (.names)                       0.170     9.173
$abc$475220$new_new_n4636__.in[5] (.names)                        1.519    10.692
$abc$475220$new_new_n4636__.out[0] (.names)                       0.070    10.762
$abc$475220$new_new_n4637__.in[0] (.names)                        1.519    12.281
$abc$475220$new_new_n4637__.out[0] (.names)                       0.240    12.521
$abc$112039$li1_li1.in[3] (.names)                                1.519    14.040
$abc$112039$li1_li1.out[0] (.names)                               0.120    14.160
$abc$112039$lo1.D[0] (dffsre)                                     1.519    15.679
data arrival time                                                          15.679

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input)                                          0.000     6.800
$abc$112039$lo1.C[0] (dffsre)                                     1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                         -15.679
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -7.423


#Path 77
Startpoint: j[0].Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$111949$lo1.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input)                                          0.000     0.000
j[0].C[0] (dffsre)                                                1.519     1.519
j[0].Q[0] (dffsre) [clock-to-output]                              0.709     2.228
$abc$475220$new_new_n4584__.in[0] (.names)                        1.519     3.747
$abc$475220$new_new_n4584__.out[0] (.names)                       0.320     4.067
$abc$475220$new_new_n4586__.in[2] (.names)                        1.519     5.586
$abc$475220$new_new_n4586__.out[0] (.names)                       0.200     5.786
$abc$475220$new_new_n4592__.in[1] (.names)                        1.519     7.305
$abc$475220$new_new_n4592__.out[0] (.names)                       0.180     7.485
$abc$475220$new_new_n4593__.in[2] (.names)                        1.519     9.003
$abc$475220$new_new_n4593__.out[0] (.names)                       0.170     9.173
$abc$475220$new_new_n4636__.in[5] (.names)                        1.519    10.692
$abc$475220$new_new_n4636__.out[0] (.names)                       0.070    10.762
$abc$475220$new_new_n4637__.in[0] (.names)                        1.519    12.281
$abc$475220$new_new_n4637__.out[0] (.names)                       0.240    12.521
$abc$111949$li1_li1.in[3] (.names)                                1.519    14.040
$abc$111949$li1_li1.out[0] (.names)                               0.120    14.160
$abc$111949$lo1.D[0] (dffsre)                                     1.519    15.679
data arrival time                                                          15.679

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input)                                          0.000     6.800
$abc$111949$lo1.C[0] (dffsre)                                     1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                         -15.679
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -7.423


#Path 78
Startpoint: j[0].Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$110845$lo1.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input)                                          0.000     0.000
j[0].C[0] (dffsre)                                                1.519     1.519
j[0].Q[0] (dffsre) [clock-to-output]                              0.709     2.228
$abc$475220$new_new_n4584__.in[0] (.names)                        1.519     3.747
$abc$475220$new_new_n4584__.out[0] (.names)                       0.320     4.067
$abc$475220$new_new_n4586__.in[2] (.names)                        1.519     5.586
$abc$475220$new_new_n4586__.out[0] (.names)                       0.200     5.786
$abc$475220$new_new_n4592__.in[1] (.names)                        1.519     7.305
$abc$475220$new_new_n4592__.out[0] (.names)                       0.180     7.485
$abc$475220$new_new_n4593__.in[2] (.names)                        1.519     9.003
$abc$475220$new_new_n4593__.out[0] (.names)                       0.170     9.173
$abc$475220$new_new_n4636__.in[5] (.names)                        1.519    10.692
$abc$475220$new_new_n4636__.out[0] (.names)                       0.070    10.762
$abc$475220$new_new_n4637__.in[0] (.names)                        1.519    12.281
$abc$475220$new_new_n4637__.out[0] (.names)                       0.240    12.521
$abc$110845$li1_li1.in[3] (.names)                                1.519    14.040
$abc$110845$li1_li1.out[0] (.names)                               0.120    14.160
$abc$110845$lo1.D[0] (dffsre)                                     1.519    15.679
data arrival time                                                          15.679

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input)                                          0.000     6.800
$abc$110845$lo1.C[0] (dffsre)                                     1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                         -15.679
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -7.423


#Path 79
Startpoint: j[0].Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$116427$lo1.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input)                                          0.000     0.000
j[0].C[0] (dffsre)                                                1.519     1.519
j[0].Q[0] (dffsre) [clock-to-output]                              0.709     2.228
$abc$475220$new_new_n4584__.in[0] (.names)                        1.519     3.747
$abc$475220$new_new_n4584__.out[0] (.names)                       0.320     4.067
$abc$475220$new_new_n4586__.in[2] (.names)                        1.519     5.586
$abc$475220$new_new_n4586__.out[0] (.names)                       0.200     5.786
$abc$475220$new_new_n4592__.in[1] (.names)                        1.519     7.305
$abc$475220$new_new_n4592__.out[0] (.names)                       0.180     7.485
$abc$475220$new_new_n4593__.in[2] (.names)                        1.519     9.003
$abc$475220$new_new_n4593__.out[0] (.names)                       0.170     9.173
$abc$475220$new_new_n4636__.in[5] (.names)                        1.519    10.692
$abc$475220$new_new_n4636__.out[0] (.names)                       0.070    10.762
$abc$475220$new_new_n4637__.in[0] (.names)                        1.519    12.281
$abc$475220$new_new_n4637__.out[0] (.names)                       0.240    12.521
$abc$116427$li1_li1.in[3] (.names)                                1.519    14.040
$abc$116427$li1_li1.out[0] (.names)                               0.120    14.160
$abc$116427$lo1.D[0] (dffsre)                                     1.519    15.679
data arrival time                                                          15.679

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input)                                          0.000     6.800
$abc$116427$lo1.C[0] (dffsre)                                     1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                         -15.679
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -7.423


#Path 80
Startpoint: j[0].Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$109274$abc$95500$lo1.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input)                                          0.000     0.000
j[0].C[0] (dffsre)                                                1.519     1.519
j[0].Q[0] (dffsre) [clock-to-output]                              0.709     2.228
$abc$475220$new_new_n4584__.in[0] (.names)                        1.519     3.747
$abc$475220$new_new_n4584__.out[0] (.names)                       0.320     4.067
$abc$475220$new_new_n4586__.in[2] (.names)                        1.519     5.586
$abc$475220$new_new_n4586__.out[0] (.names)                       0.200     5.786
$abc$475220$new_new_n4592__.in[1] (.names)                        1.519     7.305
$abc$475220$new_new_n4592__.out[0] (.names)                       0.180     7.485
$abc$475220$new_new_n4593__.in[2] (.names)                        1.519     9.003
$abc$475220$new_new_n4593__.out[0] (.names)                       0.170     9.173
$abc$475220$new_new_n4636__.in[5] (.names)                        1.519    10.692
$abc$475220$new_new_n4636__.out[0] (.names)                       0.070    10.762
$abc$475220$new_new_n4637__.in[0] (.names)                        1.519    12.281
$abc$475220$new_new_n4637__.out[0] (.names)                       0.240    12.521
$abc$112605$li1_li1.in[3] (.names)                                1.519    14.040
$abc$112605$li1_li1.out[0] (.names)                               0.120    14.160
$abc$109274$abc$95500$lo1.D[0] (dffsre)                           1.519    15.679
data arrival time                                                          15.679

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input)                                          0.000     6.800
$abc$109274$abc$95500$lo1.C[0] (dffsre)                           1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                         -15.679
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -7.423


#Path 81
Startpoint: j[0].Q[0] (dffsre clocked by clock0)
Endpoint  : S[140][6].D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input)                                          0.000     0.000
j[0].C[0] (dffsre)                                                1.519     1.519
j[0].Q[0] (dffsre) [clock-to-output]                              0.709     2.228
$abc$475220$new_new_n4584__.in[0] (.names)                        1.519     3.747
$abc$475220$new_new_n4584__.out[0] (.names)                       0.320     4.067
$abc$475220$new_new_n4586__.in[2] (.names)                        1.519     5.586
$abc$475220$new_new_n4586__.out[0] (.names)                       0.200     5.786
$abc$475220$new_new_n4592__.in[1] (.names)                        1.519     7.305
$abc$475220$new_new_n4592__.out[0] (.names)                       0.180     7.485
$abc$475220$new_new_n4593__.in[2] (.names)                        1.519     9.003
$abc$475220$new_new_n4593__.out[0] (.names)                       0.170     9.173
$abc$475220$new_new_n4636__.in[5] (.names)                        1.519    10.692
$abc$475220$new_new_n4636__.out[0] (.names)                       0.070    10.762
$abc$475220$new_new_n4637__.in[0] (.names)                        1.519    12.281
$abc$475220$new_new_n4637__.out[0] (.names)                       0.240    12.521
$abc$117892$li1_li1.in[3] (.names)                                1.519    14.040
$abc$117892$li1_li1.out[0] (.names)                               0.120    14.160
S[140][6].D[0] (dffsre)                                           1.519    15.679
data arrival time                                                          15.679

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input)                                          0.000     6.800
S[140][6].C[0] (dffsre)                                           1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                         -15.679
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -7.423


#Path 82
Startpoint: j[0].Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$110362$lo0.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input)                                          0.000     0.000
j[0].C[0] (dffsre)                                                1.519     1.519
j[0].Q[0] (dffsre) [clock-to-output]                              0.709     2.228
$abc$475220$new_new_n4584__.in[0] (.names)                        1.519     3.747
$abc$475220$new_new_n4584__.out[0] (.names)                       0.320     4.067
$abc$475220$new_new_n4586__.in[2] (.names)                        1.519     5.586
$abc$475220$new_new_n4586__.out[0] (.names)                       0.200     5.786
$abc$475220$new_new_n4592__.in[1] (.names)                        1.519     7.305
$abc$475220$new_new_n4592__.out[0] (.names)                       0.180     7.485
$abc$475220$new_new_n4593__.in[2] (.names)                        1.519     9.003
$abc$475220$new_new_n4593__.out[0] (.names)                       0.170     9.173
$abc$475220$new_new_n4636__.in[5] (.names)                        1.519    10.692
$abc$475220$new_new_n4636__.out[0] (.names)                       0.070    10.762
$abc$475220$new_new_n4637__.in[0] (.names)                        1.519    12.281
$abc$475220$new_new_n4637__.out[0] (.names)                       0.240    12.521
$abc$110362$li0_li0.in[3] (.names)                                1.519    14.040
$abc$110362$li0_li0.out[0] (.names)                               0.120    14.160
$abc$110362$lo0.D[0] (dffsre)                                     1.519    15.679
data arrival time                                                          15.679

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input)                                          0.000     6.800
$abc$110362$lo0.C[0] (dffsre)                                     1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                         -15.679
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -7.423


#Path 83
Startpoint: j[0].Q[0] (dffsre clocked by clock0)
Endpoint  : S[180][6].D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input)                                          0.000     0.000
j[0].C[0] (dffsre)                                                1.519     1.519
j[0].Q[0] (dffsre) [clock-to-output]                              0.709     2.228
$abc$475220$new_new_n4584__.in[0] (.names)                        1.519     3.747
$abc$475220$new_new_n4584__.out[0] (.names)                       0.320     4.067
$abc$475220$new_new_n4586__.in[2] (.names)                        1.519     5.586
$abc$475220$new_new_n4586__.out[0] (.names)                       0.200     5.786
$abc$475220$new_new_n4592__.in[1] (.names)                        1.519     7.305
$abc$475220$new_new_n4592__.out[0] (.names)                       0.180     7.485
$abc$475220$new_new_n4593__.in[2] (.names)                        1.519     9.003
$abc$475220$new_new_n4593__.out[0] (.names)                       0.170     9.173
$abc$475220$new_new_n4636__.in[5] (.names)                        1.519    10.692
$abc$475220$new_new_n4636__.out[0] (.names)                       0.070    10.762
$abc$475220$new_new_n4637__.in[0] (.names)                        1.519    12.281
$abc$475220$new_new_n4637__.out[0] (.names)                       0.240    12.521
$abc$120225$li1_li1.in[3] (.names)                                1.519    14.040
$abc$120225$li1_li1.out[0] (.names)                               0.120    14.160
S[180][6].D[0] (dffsre)                                           1.519    15.679
data arrival time                                                          15.679

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input)                                          0.000     6.800
S[180][6].C[0] (dffsre)                                           1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                         -15.679
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -7.423


#Path 84
Startpoint: j[0].Q[0] (dffsre clocked by clock0)
Endpoint  : S[124][6].D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input)                                          0.000     0.000
j[0].C[0] (dffsre)                                                1.519     1.519
j[0].Q[0] (dffsre) [clock-to-output]                              0.709     2.228
$abc$475220$new_new_n4584__.in[0] (.names)                        1.519     3.747
$abc$475220$new_new_n4584__.out[0] (.names)                       0.320     4.067
$abc$475220$new_new_n4586__.in[2] (.names)                        1.519     5.586
$abc$475220$new_new_n4586__.out[0] (.names)                       0.200     5.786
$abc$475220$new_new_n4592__.in[1] (.names)                        1.519     7.305
$abc$475220$new_new_n4592__.out[0] (.names)                       0.180     7.485
$abc$475220$new_new_n4593__.in[2] (.names)                        1.519     9.003
$abc$475220$new_new_n4593__.out[0] (.names)                       0.170     9.173
$abc$475220$new_new_n4636__.in[5] (.names)                        1.519    10.692
$abc$475220$new_new_n4636__.out[0] (.names)                       0.070    10.762
$abc$475220$new_new_n4637__.in[0] (.names)                        1.519    12.281
$abc$475220$new_new_n4637__.out[0] (.names)                       0.240    12.521
$abc$118017$li1_li1.in[3] (.names)                                1.519    14.040
$abc$118017$li1_li1.out[0] (.names)                               0.120    14.160
S[124][6].D[0] (dffsre)                                           1.519    15.679
data arrival time                                                          15.679

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input)                                          0.000     6.800
S[124][6].C[0] (dffsre)                                           1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                         -15.679
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -7.423


#Path 85
Startpoint: j[0].Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$117726$lo1.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input)                                          0.000     0.000
j[0].C[0] (dffsre)                                                1.519     1.519
j[0].Q[0] (dffsre) [clock-to-output]                              0.709     2.228
$abc$475220$new_new_n4584__.in[0] (.names)                        1.519     3.747
$abc$475220$new_new_n4584__.out[0] (.names)                       0.320     4.067
$abc$475220$new_new_n4586__.in[2] (.names)                        1.519     5.586
$abc$475220$new_new_n4586__.out[0] (.names)                       0.200     5.786
$abc$475220$new_new_n4592__.in[1] (.names)                        1.519     7.305
$abc$475220$new_new_n4592__.out[0] (.names)                       0.180     7.485
$abc$475220$new_new_n4593__.in[2] (.names)                        1.519     9.003
$abc$475220$new_new_n4593__.out[0] (.names)                       0.170     9.173
$abc$475220$new_new_n4636__.in[5] (.names)                        1.519    10.692
$abc$475220$new_new_n4636__.out[0] (.names)                       0.070    10.762
$abc$475220$new_new_n4637__.in[0] (.names)                        1.519    12.281
$abc$475220$new_new_n4637__.out[0] (.names)                       0.240    12.521
$abc$117726$li1_li1.in[3] (.names)                                1.519    14.040
$abc$117726$li1_li1.out[0] (.names)                               0.120    14.160
$abc$117726$lo1.D[0] (dffsre)                                     1.519    15.679
data arrival time                                                          15.679

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input)                                          0.000     6.800
$abc$117726$lo1.C[0] (dffsre)                                     1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                         -15.679
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -7.423


#Path 86
Startpoint: j[0].Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$109704$lo7.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input)                                          0.000     0.000
j[0].C[0] (dffsre)                                                1.519     1.519
j[0].Q[0] (dffsre) [clock-to-output]                              0.709     2.228
$abc$475220$new_new_n4584__.in[0] (.names)                        1.519     3.747
$abc$475220$new_new_n4584__.out[0] (.names)                       0.320     4.067
$abc$475220$new_new_n4586__.in[2] (.names)                        1.519     5.586
$abc$475220$new_new_n4586__.out[0] (.names)                       0.200     5.786
$abc$475220$new_new_n4592__.in[1] (.names)                        1.519     7.305
$abc$475220$new_new_n4592__.out[0] (.names)                       0.180     7.485
$abc$475220$new_new_n4593__.in[2] (.names)                        1.519     9.003
$abc$475220$new_new_n4593__.out[0] (.names)                       0.170     9.173
$abc$475220$new_new_n4636__.in[5] (.names)                        1.519    10.692
$abc$475220$new_new_n4636__.out[0] (.names)                       0.070    10.762
$abc$475220$new_new_n4637__.in[0] (.names)                        1.519    12.281
$abc$475220$new_new_n4637__.out[0] (.names)                       0.240    12.521
$abc$109704$li7_li7.in[3] (.names)                                1.519    14.040
$abc$109704$li7_li7.out[0] (.names)                               0.120    14.160
$abc$109704$lo7.D[0] (dffsre)                                     1.519    15.679
data arrival time                                                          15.679

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input)                                          0.000     6.800
$abc$109704$lo7.C[0] (dffsre)                                     1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                         -15.679
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -7.423


#Path 87
Startpoint: j[0].Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$120953$lo6.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input)                                          0.000     0.000
j[0].C[0] (dffsre)                                                1.519     1.519
j[0].Q[0] (dffsre) [clock-to-output]                              0.709     2.228
$abc$475220$new_new_n4584__.in[0] (.names)                        1.519     3.747
$abc$475220$new_new_n4584__.out[0] (.names)                       0.320     4.067
$abc$475220$new_new_n4586__.in[2] (.names)                        1.519     5.586
$abc$475220$new_new_n4586__.out[0] (.names)                       0.200     5.786
$abc$475220$new_new_n4592__.in[1] (.names)                        1.519     7.305
$abc$475220$new_new_n4592__.out[0] (.names)                       0.180     7.485
$abc$475220$new_new_n4593__.in[2] (.names)                        1.519     9.003
$abc$475220$new_new_n4593__.out[0] (.names)                       0.170     9.173
$abc$475220$new_new_n4636__.in[5] (.names)                        1.519    10.692
$abc$475220$new_new_n4636__.out[0] (.names)                       0.070    10.762
$abc$475220$new_new_n4637__.in[0] (.names)                        1.519    12.281
$abc$475220$new_new_n4637__.out[0] (.names)                       0.240    12.521
$abc$120953$li6_li6.in[3] (.names)                                1.519    14.040
$abc$120953$li6_li6.out[0] (.names)                               0.120    14.160
$abc$120953$lo6.D[0] (dffsre)                                     1.519    15.679
data arrival time                                                          15.679

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input)                                          0.000     6.800
$abc$120953$lo6.C[0] (dffsre)                                     1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                         -15.679
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -7.423


#Path 88
Startpoint: j[0].Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$108696$abc$91680$lo1.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input)                                          0.000     0.000
j[0].C[0] (dffsre)                                                1.519     1.519
j[0].Q[0] (dffsre) [clock-to-output]                              0.709     2.228
$abc$475220$new_new_n4584__.in[0] (.names)                        1.519     3.747
$abc$475220$new_new_n4584__.out[0] (.names)                       0.320     4.067
$abc$475220$new_new_n4586__.in[2] (.names)                        1.519     5.586
$abc$475220$new_new_n4586__.out[0] (.names)                       0.200     5.786
$abc$475220$new_new_n4592__.in[1] (.names)                        1.519     7.305
$abc$475220$new_new_n4592__.out[0] (.names)                       0.180     7.485
$abc$475220$new_new_n4593__.in[2] (.names)                        1.519     9.003
$abc$475220$new_new_n4593__.out[0] (.names)                       0.170     9.173
$abc$475220$new_new_n4636__.in[5] (.names)                        1.519    10.692
$abc$475220$new_new_n4636__.out[0] (.names)                       0.070    10.762
$abc$475220$new_new_n4637__.in[0] (.names)                        1.519    12.281
$abc$475220$new_new_n4637__.out[0] (.names)                       0.240    12.521
$abc$108782$li1_li1.in[3] (.names)                                1.519    14.040
$abc$108782$li1_li1.out[0] (.names)                               0.120    14.160
$abc$108696$abc$91680$lo1.D[0] (dffsre)                           1.519    15.679
data arrival time                                                          15.679

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input)                                          0.000     6.800
$abc$108696$abc$91680$lo1.C[0] (dffsre)                           1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                         -15.679
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -7.423


#Path 89
Startpoint: j[0].Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$110282$abc$93180$lo0.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input)                                          0.000     0.000
j[0].C[0] (dffsre)                                                1.519     1.519
j[0].Q[0] (dffsre) [clock-to-output]                              0.709     2.228
$abc$475220$new_new_n4584__.in[0] (.names)                        1.519     3.747
$abc$475220$new_new_n4584__.out[0] (.names)                       0.320     4.067
$abc$475220$new_new_n4586__.in[2] (.names)                        1.519     5.586
$abc$475220$new_new_n4586__.out[0] (.names)                       0.200     5.786
$abc$475220$new_new_n4592__.in[1] (.names)                        1.519     7.305
$abc$475220$new_new_n4592__.out[0] (.names)                       0.180     7.485
$abc$475220$new_new_n4593__.in[2] (.names)                        1.519     9.003
$abc$475220$new_new_n4593__.out[0] (.names)                       0.170     9.173
$abc$475220$new_new_n4636__.in[5] (.names)                        1.519    10.692
$abc$475220$new_new_n4636__.out[0] (.names)                       0.070    10.762
$abc$475220$new_new_n4637__.in[0] (.names)                        1.519    12.281
$abc$475220$new_new_n4637__.out[0] (.names)                       0.240    12.521
$abc$110282$li0_li0.in[3] (.names)                                1.519    14.040
$abc$110282$li0_li0.out[0] (.names)                               0.120    14.160
$abc$110282$abc$93180$lo0.D[0] (dffsre)                           1.519    15.679
data arrival time                                                          15.679

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input)                                          0.000     6.800
$abc$110282$abc$93180$lo0.C[0] (dffsre)                           1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                         -15.679
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -7.423


#Path 90
Startpoint: j[0].Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$103501$abc$89263$lo6.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input)                                          0.000     0.000
j[0].C[0] (dffsre)                                                1.519     1.519
j[0].Q[0] (dffsre) [clock-to-output]                              0.709     2.228
$abc$475220$new_new_n4584__.in[0] (.names)                        1.519     3.747
$abc$475220$new_new_n4584__.out[0] (.names)                       0.320     4.067
$abc$475220$new_new_n4586__.in[2] (.names)                        1.519     5.586
$abc$475220$new_new_n4586__.out[0] (.names)                       0.200     5.786
$abc$475220$new_new_n4592__.in[1] (.names)                        1.519     7.305
$abc$475220$new_new_n4592__.out[0] (.names)                       0.180     7.485
$abc$475220$new_new_n4593__.in[2] (.names)                        1.519     9.003
$abc$475220$new_new_n4593__.out[0] (.names)                       0.170     9.173
$abc$475220$new_new_n4636__.in[5] (.names)                        1.519    10.692
$abc$475220$new_new_n4636__.out[0] (.names)                       0.070    10.762
$abc$475220$new_new_n4637__.in[0] (.names)                        1.519    12.281
$abc$475220$new_new_n4637__.out[0] (.names)                       0.240    12.521
$abc$120475$li1_li1.in[3] (.names)                                1.519    14.040
$abc$120475$li1_li1.out[0] (.names)                               0.120    14.160
$abc$103501$abc$89263$lo6.D[0] (dffsre)                           1.519    15.679
data arrival time                                                          15.679

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input)                                          0.000     6.800
$abc$103501$abc$89263$lo6.C[0] (dffsre)                           1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                         -15.679
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -7.423


#Path 91
Startpoint: j[0].Q[0] (dffsre clocked by clock0)
Endpoint  : S[42][6].D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input)                                          0.000     0.000
j[0].C[0] (dffsre)                                                1.519     1.519
j[0].Q[0] (dffsre) [clock-to-output]                              0.709     2.228
$abc$475220$new_new_n4584__.in[0] (.names)                        1.519     3.747
$abc$475220$new_new_n4584__.out[0] (.names)                       0.320     4.067
$abc$475220$new_new_n4586__.in[2] (.names)                        1.519     5.586
$abc$475220$new_new_n4586__.out[0] (.names)                       0.200     5.786
$abc$475220$new_new_n4592__.in[1] (.names)                        1.519     7.305
$abc$475220$new_new_n4592__.out[0] (.names)                       0.180     7.485
$abc$475220$new_new_n4593__.in[2] (.names)                        1.519     9.003
$abc$475220$new_new_n4593__.out[0] (.names)                       0.170     9.173
$abc$475220$new_new_n4636__.in[5] (.names)                        1.519    10.692
$abc$475220$new_new_n4636__.out[0] (.names)                       0.070    10.762
$abc$475220$new_new_n4637__.in[0] (.names)                        1.519    12.281
$abc$475220$new_new_n4637__.out[0] (.names)                       0.240    12.521
$abc$111375$li0_li0.in[3] (.names)                                1.519    14.040
$abc$111375$li0_li0.out[0] (.names)                               0.120    14.160
S[42][6].D[0] (dffsre)                                            1.519    15.679
data arrival time                                                          15.679

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input)                                          0.000     6.800
S[42][6].C[0] (dffsre)                                            1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                         -15.679
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -7.423


#Path 92
Startpoint: j[0].Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$112667$lo1.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input)                                          0.000     0.000
j[0].C[0] (dffsre)                                                1.519     1.519
j[0].Q[0] (dffsre) [clock-to-output]                              0.709     2.228
$abc$475220$new_new_n4584__.in[0] (.names)                        1.519     3.747
$abc$475220$new_new_n4584__.out[0] (.names)                       0.320     4.067
$abc$475220$new_new_n4586__.in[2] (.names)                        1.519     5.586
$abc$475220$new_new_n4586__.out[0] (.names)                       0.200     5.786
$abc$475220$new_new_n4592__.in[1] (.names)                        1.519     7.305
$abc$475220$new_new_n4592__.out[0] (.names)                       0.180     7.485
$abc$475220$new_new_n4593__.in[2] (.names)                        1.519     9.003
$abc$475220$new_new_n4593__.out[0] (.names)                       0.170     9.173
$abc$475220$new_new_n4636__.in[5] (.names)                        1.519    10.692
$abc$475220$new_new_n4636__.out[0] (.names)                       0.070    10.762
$abc$475220$new_new_n4637__.in[0] (.names)                        1.519    12.281
$abc$475220$new_new_n4637__.out[0] (.names)                       0.240    12.521
$abc$112667$li1_li1.in[3] (.names)                                1.519    14.040
$abc$112667$li1_li1.out[0] (.names)                               0.120    14.160
$abc$112667$lo1.D[0] (dffsre)                                     1.519    15.679
data arrival time                                                          15.679

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input)                                          0.000     6.800
$abc$112667$lo1.C[0] (dffsre)                                     1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                         -15.679
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -7.423


#Path 93
Startpoint: j[0].Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$109618$lo1.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input)                                          0.000     0.000
j[0].C[0] (dffsre)                                                1.519     1.519
j[0].Q[0] (dffsre) [clock-to-output]                              0.709     2.228
$abc$475220$new_new_n4584__.in[0] (.names)                        1.519     3.747
$abc$475220$new_new_n4584__.out[0] (.names)                       0.320     4.067
$abc$475220$new_new_n4586__.in[2] (.names)                        1.519     5.586
$abc$475220$new_new_n4586__.out[0] (.names)                       0.200     5.786
$abc$475220$new_new_n4592__.in[1] (.names)                        1.519     7.305
$abc$475220$new_new_n4592__.out[0] (.names)                       0.180     7.485
$abc$475220$new_new_n4593__.in[2] (.names)                        1.519     9.003
$abc$475220$new_new_n4593__.out[0] (.names)                       0.170     9.173
$abc$475220$new_new_n4636__.in[5] (.names)                        1.519    10.692
$abc$475220$new_new_n4636__.out[0] (.names)                       0.070    10.762
$abc$475220$new_new_n4637__.in[0] (.names)                        1.519    12.281
$abc$475220$new_new_n4637__.out[0] (.names)                       0.240    12.521
$abc$109618$li1_li1.in[3] (.names)                                1.519    14.040
$abc$109618$li1_li1.out[0] (.names)                               0.120    14.160
$abc$109618$lo1.D[0] (dffsre)                                     1.519    15.679
data arrival time                                                          15.679

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input)                                          0.000     6.800
$abc$109618$lo1.C[0] (dffsre)                                     1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                         -15.679
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -7.423


#Path 94
Startpoint: j[0].Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$104149$lo3.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input)                                          0.000     0.000
j[0].C[0] (dffsre)                                                1.519     1.519
j[0].Q[0] (dffsre) [clock-to-output]                              0.709     2.228
$abc$475220$new_new_n4584__.in[0] (.names)                        1.519     3.747
$abc$475220$new_new_n4584__.out[0] (.names)                       0.320     4.067
$abc$475220$new_new_n4586__.in[2] (.names)                        1.519     5.586
$abc$475220$new_new_n4586__.out[0] (.names)                       0.200     5.786
$abc$475220$new_new_n4592__.in[1] (.names)                        1.519     7.305
$abc$475220$new_new_n4592__.out[0] (.names)                       0.180     7.485
$abc$475220$new_new_n4593__.in[2] (.names)                        1.519     9.003
$abc$475220$new_new_n4593__.out[0] (.names)                       0.170     9.173
$abc$475220$new_new_n4636__.in[5] (.names)                        1.519    10.692
$abc$475220$new_new_n4636__.out[0] (.names)                       0.070    10.762
$abc$475220$new_new_n4637__.in[0] (.names)                        1.519    12.281
$abc$475220$new_new_n4637__.out[0] (.names)                       0.240    12.521
$abc$121039$li3_li3.in[3] (.names)                                1.519    14.040
$abc$121039$li3_li3.out[0] (.names)                               0.120    14.160
$abc$104149$lo3.D[0] (dffsre)                                     1.519    15.679
data arrival time                                                          15.679

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input)                                          0.000     6.800
$abc$104149$lo3.C[0] (dffsre)                                     1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                         -15.679
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -7.423


#Path 95
Startpoint: j[0].Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$114927$abc$99578$lo0.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input)                                          0.000     0.000
j[0].C[0] (dffsre)                                                1.519     1.519
j[0].Q[0] (dffsre) [clock-to-output]                              0.709     2.228
$abc$475220$new_new_n4584__.in[0] (.names)                        1.519     3.747
$abc$475220$new_new_n4584__.out[0] (.names)                       0.320     4.067
$abc$475220$new_new_n4586__.in[2] (.names)                        1.519     5.586
$abc$475220$new_new_n4586__.out[0] (.names)                       0.200     5.786
$abc$475220$new_new_n4592__.in[1] (.names)                        1.519     7.305
$abc$475220$new_new_n4592__.out[0] (.names)                       0.180     7.485
$abc$475220$new_new_n4593__.in[2] (.names)                        1.519     9.003
$abc$475220$new_new_n4593__.out[0] (.names)                       0.170     9.173
$abc$475220$new_new_n4636__.in[5] (.names)                        1.519    10.692
$abc$475220$new_new_n4636__.out[0] (.names)                       0.070    10.762
$abc$475220$new_new_n4637__.in[0] (.names)                        1.519    12.281
$abc$475220$new_new_n4637__.out[0] (.names)                       0.240    12.521
$abc$116649$li0_li0.in[3] (.names)                                1.519    14.040
$abc$116649$li0_li0.out[0] (.names)                               0.120    14.160
$abc$114927$abc$99578$lo0.D[0] (dffsre)                           1.519    15.679
data arrival time                                                          15.679

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input)                                          0.000     6.800
$abc$114927$abc$99578$lo0.C[0] (dffsre)                           1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                         -15.679
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -7.423


#Path 96
Startpoint: j[0].Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$108118$abc$91844$lo1.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input)                                          0.000     0.000
j[0].C[0] (dffsre)                                                1.519     1.519
j[0].Q[0] (dffsre) [clock-to-output]                              0.709     2.228
$abc$475220$new_new_n4584__.in[0] (.names)                        1.519     3.747
$abc$475220$new_new_n4584__.out[0] (.names)                       0.320     4.067
$abc$475220$new_new_n4586__.in[2] (.names)                        1.519     5.586
$abc$475220$new_new_n4586__.out[0] (.names)                       0.200     5.786
$abc$475220$new_new_n4592__.in[1] (.names)                        1.519     7.305
$abc$475220$new_new_n4592__.out[0] (.names)                       0.180     7.485
$abc$475220$new_new_n4593__.in[2] (.names)                        1.519     9.003
$abc$475220$new_new_n4593__.out[0] (.names)                       0.170     9.173
$abc$475220$new_new_n4636__.in[5] (.names)                        1.519    10.692
$abc$475220$new_new_n4636__.out[0] (.names)                       0.070    10.762
$abc$475220$new_new_n4637__.in[0] (.names)                        1.519    12.281
$abc$475220$new_new_n4637__.out[0] (.names)                       0.240    12.521
$abc$108946$li1_li1.in[3] (.names)                                1.519    14.040
$abc$108946$li1_li1.out[0] (.names)                               0.120    14.160
$abc$108118$abc$91844$lo1.D[0] (dffsre)                           1.519    15.679
data arrival time                                                          15.679

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input)                                          0.000     6.800
$abc$108118$abc$91844$lo1.C[0] (dffsre)                           1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                         -15.679
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -7.423


#Path 97
Startpoint: j[0].Q[0] (dffsre clocked by clock0)
Endpoint  : S[116][6].D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input)                                          0.000     0.000
j[0].C[0] (dffsre)                                                1.519     1.519
j[0].Q[0] (dffsre) [clock-to-output]                              0.709     2.228
$abc$475220$new_new_n4584__.in[0] (.names)                        1.519     3.747
$abc$475220$new_new_n4584__.out[0] (.names)                       0.320     4.067
$abc$475220$new_new_n4586__.in[2] (.names)                        1.519     5.586
$abc$475220$new_new_n4586__.out[0] (.names)                       0.200     5.786
$abc$475220$new_new_n4592__.in[1] (.names)                        1.519     7.305
$abc$475220$new_new_n4592__.out[0] (.names)                       0.180     7.485
$abc$475220$new_new_n4593__.in[2] (.names)                        1.519     9.003
$abc$475220$new_new_n4593__.out[0] (.names)                       0.170     9.173
$abc$475220$new_new_n4636__.in[5] (.names)                        1.519    10.692
$abc$475220$new_new_n4636__.out[0] (.names)                       0.070    10.762
$abc$475220$new_new_n4637__.in[0] (.names)                        1.519    12.281
$abc$475220$new_new_n4637__.out[0] (.names)                       0.240    12.521
$abc$118079$li1_li1.in[3] (.names)                                1.519    14.040
$abc$118079$li1_li1.out[0] (.names)                               0.120    14.160
S[116][6].D[0] (dffsre)                                           1.519    15.679
data arrival time                                                          15.679

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input)                                          0.000     6.800
S[116][6].C[0] (dffsre)                                           1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                         -15.679
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -7.423


#Path 98
Startpoint: j[0].Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$108696$lo1.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input)                                          0.000     0.000
j[0].C[0] (dffsre)                                                1.519     1.519
j[0].Q[0] (dffsre) [clock-to-output]                              0.709     2.228
$abc$475220$new_new_n4584__.in[0] (.names)                        1.519     3.747
$abc$475220$new_new_n4584__.out[0] (.names)                       0.320     4.067
$abc$475220$new_new_n4586__.in[2] (.names)                        1.519     5.586
$abc$475220$new_new_n4586__.out[0] (.names)                       0.200     5.786
$abc$475220$new_new_n4592__.in[1] (.names)                        1.519     7.305
$abc$475220$new_new_n4592__.out[0] (.names)                       0.180     7.485
$abc$475220$new_new_n4593__.in[2] (.names)                        1.519     9.003
$abc$475220$new_new_n4593__.out[0] (.names)                       0.170     9.173
$abc$475220$new_new_n4636__.in[5] (.names)                        1.519    10.692
$abc$475220$new_new_n4636__.out[0] (.names)                       0.070    10.762
$abc$475220$new_new_n4637__.in[0] (.names)                        1.519    12.281
$abc$475220$new_new_n4637__.out[0] (.names)                       0.240    12.521
$abc$108696$li1_li1.in[3] (.names)                                1.519    14.040
$abc$108696$li1_li1.out[0] (.names)                               0.120    14.160
$abc$108696$lo1.D[0] (dffsre)                                     1.519    15.679
data arrival time                                                          15.679

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input)                                          0.000     6.800
$abc$108696$lo1.C[0] (dffsre)                                     1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                         -15.679
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -7.423


#Path 99
Startpoint: j[0].Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$103728$abc$89197$lo6.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input)                                          0.000     0.000
j[0].C[0] (dffsre)                                                1.519     1.519
j[0].Q[0] (dffsre) [clock-to-output]                              0.709     2.228
$abc$475220$new_new_n4584__.in[0] (.names)                        1.519     3.747
$abc$475220$new_new_n4584__.out[0] (.names)                       0.320     4.067
$abc$475220$new_new_n4586__.in[2] (.names)                        1.519     5.586
$abc$475220$new_new_n4586__.out[0] (.names)                       0.200     5.786
$abc$475220$new_new_n4592__.in[1] (.names)                        1.519     7.305
$abc$475220$new_new_n4592__.out[0] (.names)                       0.180     7.485
$abc$475220$new_new_n4593__.in[2] (.names)                        1.519     9.003
$abc$475220$new_new_n4593__.out[0] (.names)                       0.170     9.173
$abc$475220$new_new_n4636__.in[5] (.names)                        1.519    10.692
$abc$475220$new_new_n4636__.out[0] (.names)                       0.070    10.762
$abc$475220$new_new_n4637__.in[0] (.names)                        1.519    12.281
$abc$475220$new_new_n4637__.out[0] (.names)                       0.240    12.521
$abc$120616$li1_li1.in[3] (.names)                                1.519    14.040
$abc$120616$li1_li1.out[0] (.names)                               0.120    14.160
$abc$103728$abc$89197$lo6.D[0] (dffsre)                           1.519    15.679
data arrival time                                                          15.679

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input)                                          0.000     6.800
$abc$103728$abc$89197$lo6.C[0] (dffsre)                           1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                         -15.679
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -7.423


#Path 100
Startpoint: j[0].Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$104547$abc$88999$lo6.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input)                                          0.000     0.000
j[0].C[0] (dffsre)                                                1.519     1.519
j[0].Q[0] (dffsre) [clock-to-output]                              0.709     2.228
$abc$475220$new_new_n4584__.in[0] (.names)                        1.519     3.747
$abc$475220$new_new_n4584__.out[0] (.names)                       0.320     4.067
$abc$475220$new_new_n4586__.in[2] (.names)                        1.519     5.586
$abc$475220$new_new_n4586__.out[0] (.names)                       0.200     5.786
$abc$475220$new_new_n4592__.in[1] (.names)                        1.519     7.305
$abc$475220$new_new_n4592__.out[0] (.names)                       0.180     7.485
$abc$475220$new_new_n4593__.in[2] (.names)                        1.519     9.003
$abc$475220$new_new_n4593__.out[0] (.names)                       0.170     9.173
$abc$475220$new_new_n4636__.in[5] (.names)                        1.519    10.692
$abc$475220$new_new_n4636__.out[0] (.names)                       0.070    10.762
$abc$475220$new_new_n4637__.in[0] (.names)                        1.519    12.281
$abc$475220$new_new_n4637__.out[0] (.names)                       0.240    12.521
$abc$121615$li1_li1.in[3] (.names)                                1.519    14.040
$abc$121615$li1_li1.out[0] (.names)                               0.120    14.160
$abc$104547$abc$88999$lo6.D[0] (dffsre)                           1.519    15.679
data arrival time                                                          15.679

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input)                                          0.000     6.800
$abc$104547$abc$88999$lo6.C[0] (dffsre)                           1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                         -15.679
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -7.423


#End of timing report
