OpenROAD v2.0-8853-g3ec606c02 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Reading liberty file for fast: /third_party/pdks/skywater/skywater130/libs/sky130hd/v0_0_2/lib/sky130_fd_sc_hd__ff_100C_1v95.lib.gz
Reading liberty file for slow: /third_party/pdks/skywater/skywater130/libs/sky130hd/v0_0_2/lib/sky130_fd_sc_hd__ss_n40C_1v40.lib.gz
Reading liberty file for typical: /third_party/pdks/skywater/skywater130/libs/sky130hd/v0_0_2/lib/sky130_fd_sc_hd__tt_025C_1v80.lib.gz
Reading ODB: inputs/Stack_LIFO.odb
Reading SDC: inputs/Stack_LIFO.sdc
Warning: There are 11 input ports missing set_input_delay.
Warning: There are 10 output ports missing set_output_delay.
Warning: There are 72 unclocked register/latch pins.
Warning: There are 90 unconstrained endpoints.
[INFO ORD-0030] Using 2 thread(s).
[INFO FLW-0001] Setting global routing adjustment for li1 to 100.0%
[INFO FLW-0001] Setting global routing adjustment for met1 to 30.0%
[INFO FLW-0001] Setting global routing adjustment for met2 to 30.0%
[INFO FLW-0001] Setting global routing adjustment for met3 to 30.0%
[INFO FLW-0001] Setting global routing adjustment for met4 to 30.0%
[INFO FLW-0001] Setting global routing adjustment for met5 to 30.0%
##########################################################
# ROUTING
##########################################################
#######################
# Helper functions
#######################
proc insert_fillers {} {
  upvar sc_filler sc_filler
  if { ! ( $sc_filler eq "" ) } {
    filler_placement $sc_filler
  }
  check_placement -verbose
  global_connect
}
#######################
# Add Fillers
#######################
insert_fillers
[INFO DPL-0001] Placed 2964 filler instances.
######################
# Setup detailed route options
######################
if {[dict exists $sc_cfg tool $sc_tool task $sc_task var drt_default_via]} {
  foreach via [dict exists $sc_cfg tool $sc_tool task $sc_task var drt_default_via] {
    detailed_route_set_default_via $via
  }
}
if {[dict exists $sc_cfg tool $sc_tool task $sc_task var drt_unidirectional_layer]} {
  foreach layer [dict exists $sc_cfg tool $sc_tool task $sc_task var drt_unidirectional_layer] {
    detailed_route_set_unidirectional_layer $via
  }
}
######################
# GLOBAL ROUTE
######################
# Pin access
if {$openroad_grt_use_pin_access == "true"} {
  openroad_pin_access_args []
  if {$openroad_drt_process_node != "false"} {
    lappend openroad_pin_access_args "-db_process_node" $openroad_drt_process_node
  }
  pin_access -bottom_routing_layer $sc_minmetal \
    -top_routing_layer $sc_maxmetal \
    {*}$openroad_pin_access_args
}
set sc_grt_arguments []
if {$openroad_grt_allow_congestion == "true"} {
  lappend sc_grt_arguments "-allow_congestion"
}
if {$openroad_grt_allow_overflow == "true"} {
  lappend sc_grt_arguments "-allow_overflow"
}
global_route -guide_file "./route.guide" \
  -congestion_iterations $openroad_grt_overflow_iter \
  -congestion_report_file "reports/${sc_design}_congestion.rpt" \
  -verbose \
  {*}$sc_grt_arguments
[INFO GRT-0020] Min routing layer: met1
[INFO GRT-0021] Max routing layer: met5
[INFO GRT-0022] Global adjustment: 0%
[INFO GRT-0023] Grid origin: (0, 0)
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0088] Layer li1     Track-Pitch = 0.4600  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met1    Track-Pitch = 0.3400  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met2    Track-Pitch = 0.4600  line-2-Via Pitch: 0.3500
[INFO GRT-0088] Layer met3    Track-Pitch = 0.6800  line-2-Via Pitch: 0.6150
[INFO GRT-0088] Layer met4    Track-Pitch = 0.9200  line-2-Via Pitch: 1.0400
[INFO GRT-0088] Layer met5    Track-Pitch = 3.4000  line-2-Via Pitch: 3.1100
[INFO GRT-0019] Found 4 clock nets.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 44
[INFO GRT-0003] Macros: 0
[INFO GRT-0004] Blockages: 954

[INFO GRT-0053] Routing resources analysis:
          Routing      Original      Derated      Resource
Layer     Direction    Resources     Resources    Reduction (%)
---------------------------------------------------------------
li1        Vertical            0             0          0.00%
met1       Horizontal      11520          5930          48.52%
met2       Vertical         8640          5812          32.73%
met3       Horizontal       5760          4072          29.31%
met4       Vertical         3456          1896          45.14%
met5       Horizontal       1152           598          48.09%
---------------------------------------------------------------

[INFO GRT-0197] Via related to pin nodes: 1175
[INFO GRT-0198] Via related Steiner nodes: 46
[INFO GRT-0199] Via filling finished.
[INFO GRT-0111] Final number of vias: 1314
[INFO GRT-0112] Final usage 3D: 5023

[INFO GRT-0096] Final congestion report:
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow
---------------------------------------------------------------------------------------
li1                  0             0            0.00%             0 /  0 /  0
met1              5930           550            9.27%             0 /  0 /  0
met2              5812           525            9.03%             0 /  0 /  0
met3              4072             6            0.15%             0 /  0 /  0
met4              1896             0            0.00%             0 /  0 /  0
met5               598             0            0.00%             0 /  0 /  0
---------------------------------------------------------------------------------------
Total            18308          1081            5.90%             0 /  0 /  0

[INFO GRT-0018] Total wirelength: 12985 um
[INFO GRT-0014] Routed nets: 272
######################
# Report and Repair Antennas
######################
estimate_parasitics -global_routing
if {$openroad_ant_check == "true" && \
    [check_antennas -report_file "reports/${sc_design}_antenna.rpt"] != 0} {
  if {$openroad_ant_repair == "true" && \
      [llength [dict get $sc_cfg library $sc_mainlib asic cells antenna]] != 0} {
    set sc_antenna [lindex [dict get $sc_cfg library $sc_mainlib asic cells antenna] 0]
    # Remove filler cells before attempting to repair antennas
    remove_fillers
    repair_antenna $sc_antenna \
      -iterations $openroad_ant_iterations \
      -ratio_margin $openroad_ant_margin
    # Add filler cells back
    insert_fillers
    # Check antennas again to get final report
    check_antennas -report_file "reports/${sc_design}_antenna_post_repair.rpt"
  }
}
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
######################
# Detailed Route
######################
set openroad_drt_arguments []
if {$openroad_drt_disable_via_gen == "true"} {
  lappend openroad_drt_arguments "-disable_via_gen"
}
if {$openroad_drt_process_node != ""} {
  lappend openroad_drt_arguments "-db_process_node" $openroad_drt_process_node
}
if {$openroad_drt_via_in_pin_bottom_layer != ""} {
  lappend openroad_drt_arguments "-via_in_pin_bottom_layer" $openroad_drt_via_in_pin_bottom_layer
}
if {$openroad_drt_via_in_pin_top_layer != ""} {
  lappend openroad_drt_arguments "-via_in_pin_top_layer" $openroad_drt_via_in_pin_top_layer
}
if {$openroad_drt_repair_pdn_vias != ""} {
  lappend openroad_drt_arguments "-repair_pdn_vias" $openroad_drt_repair_pdn_vias
}
detailed_route -save_guide_updates \
  -output_drc "reports/${sc_design}_drc.rpt" \
  -output_maze "reports/${sc_design}_maze.log" \
  -bottom_routing_layer $sc_minmetal \
  -top_routing_layer $sc_maxmetal \
  -verbose 1 \
  {*}$openroad_drt_arguments
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     437
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   Stack_LIFO
Die area:                 ( 0 0 ) ( 170600 170600 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     3552
Number of terminals:      22
Number of snets:          2
Number of nets:           279

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 77.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 16255.
[INFO DRT-0033] mcon shape region query size = 388.
[INFO DRT-0033] met1 shape region query size = 8448.
[INFO DRT-0033] via shape region query size = 1650.
[INFO DRT-0033] met2 shape region query size = 1001.
[INFO DRT-0033] via2 shape region query size = 1320.
[INFO DRT-0033] met3 shape region query size = 1001.
[INFO DRT-0033] via3 shape region query size = 1320.
[INFO DRT-0033] met4 shape region query size = 402.
[INFO DRT-0033] via4 shape region query size = 61.
[INFO DRT-0033] met5 shape region query size = 72.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0078]   Complete 246 pins.
[INFO DRT-0081]   Complete 67 unique inst patterns.
[INFO DRT-0084]   Complete 253 groups.
#scanned instances     = 3552
#unique  instances     = 77
#stdCellGenAp          = 2038
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 1521
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 912
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:04, memory = 208.64 (MB), peak = 208.64 (MB)

Number of guides:     2151

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 24 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 24 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 760.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 574.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 329.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 12.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 1089 vertical wires in 1 frboxes and 586 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 80 vertical wires in 1 frboxes and 186 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 220.73 (MB), peak = 220.73 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 220.73 (MB), peak = 220.73 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 220.73 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 227.77 (MB).
    Completing 30% with 8 violations.
    elapsed time = 00:00:00, memory = 229.57 (MB).
    Completing 40% with 8 violations.
    elapsed time = 00:00:01, memory = 240.19 (MB).
    Completing 50% with 8 violations.
    elapsed time = 00:00:02, memory = 239.87 (MB).
    Completing 60% with 25 violations.
    elapsed time = 00:00:02, memory = 246.57 (MB).
    Completing 70% with 25 violations.
    elapsed time = 00:00:03, memory = 240.45 (MB).
    Completing 80% with 45 violations.
    elapsed time = 00:00:04, memory = 248.70 (MB).
    Completing 90% with 45 violations.
    elapsed time = 00:00:04, memory = 248.70 (MB).
    Completing 100% with 63 violations.
    elapsed time = 00:00:05, memory = 243.58 (MB).
[INFO DRT-0199]   Number of violations = 173.
Viol/Layer         li1   mcon   met1   met2
Metal Spacing        3      0     27      0
Recheck              1      0     86     23
Short                0      1     32      0
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:05, memory = 590.14 (MB), peak = 590.14 (MB)
Total wire length = 8253 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4184 um.
Total wire length on LAYER met2 = 3823 um.
Total wire length on LAYER met3 = 245 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1831.
Up-via summary (total 1831):.

-----------------------
 FR_MASTERSLICE       0
            li1     905
           met1     913
           met2      13
           met3       0
           met4       0
-----------------------
                   1831


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 173 violations.
    elapsed time = 00:00:00, memory = 590.14 (MB).
    Completing 20% with 173 violations.
    elapsed time = 00:00:01, memory = 590.85 (MB).
    Completing 30% with 107 violations.
    elapsed time = 00:00:01, memory = 590.85 (MB).
    Completing 40% with 107 violations.
    elapsed time = 00:00:02, memory = 596.26 (MB).
    Completing 50% with 107 violations.
    elapsed time = 00:00:02, memory = 596.26 (MB).
    Completing 60% with 48 violations.
    elapsed time = 00:00:02, memory = 596.26 (MB).
    Completing 70% with 48 violations.
    elapsed time = 00:00:02, memory = 596.26 (MB).
    Completing 80% with 31 violations.
    elapsed time = 00:00:03, memory = 596.26 (MB).
    Completing 90% with 31 violations.
    elapsed time = 00:00:03, memory = 596.26 (MB).
    Completing 100% with 21 violations.
    elapsed time = 00:00:03, memory = 596.26 (MB).
[INFO DRT-0199]   Number of violations = 21.
Viol/Layer        met1   met2
Metal Spacing        3      2
Short               16      0
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:03, memory = 596.26 (MB), peak = 598.64 (MB)
Total wire length = 8186 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4143 um.
Total wire length on LAYER met2 = 3798 um.
Total wire length on LAYER met3 = 244 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1828.
Up-via summary (total 1828):.

-----------------------
 FR_MASTERSLICE       0
            li1     905
           met1     910
           met2      13
           met3       0
           met4       0
-----------------------
                   1828


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 21 violations.
    elapsed time = 00:00:00, memory = 596.26 (MB).
    Completing 20% with 21 violations.
    elapsed time = 00:00:00, memory = 596.26 (MB).
    Completing 30% with 21 violations.
    elapsed time = 00:00:00, memory = 596.26 (MB).
    Completing 40% with 15 violations.
    elapsed time = 00:00:01, memory = 596.26 (MB).
    Completing 50% with 15 violations.
    elapsed time = 00:00:01, memory = 596.26 (MB).
    Completing 60% with 15 violations.
    elapsed time = 00:00:02, memory = 596.26 (MB).
    Completing 70% with 10 violations.
    elapsed time = 00:00:02, memory = 596.26 (MB).
    Completing 80% with 10 violations.
    elapsed time = 00:00:02, memory = 596.26 (MB).
    Completing 90% with 17 violations.
    elapsed time = 00:00:03, memory = 596.26 (MB).
    Completing 100% with 17 violations.
    elapsed time = 00:00:03, memory = 596.26 (MB).
[INFO DRT-0199]   Number of violations = 17.
Viol/Layer        met1   met2
Metal Spacing        4      0
Short               12      1
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:04, memory = 596.26 (MB), peak = 598.64 (MB)
Total wire length = 8145 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4102 um.
Total wire length on LAYER met2 = 3752 um.
Total wire length on LAYER met3 = 290 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1822.
Up-via summary (total 1822):.

-----------------------
 FR_MASTERSLICE       0
            li1     905
           met1     902
           met2      15
           met3       0
           met4       0
-----------------------
                   1822


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 17 violations.
    elapsed time = 00:00:00, memory = 596.26 (MB).
    Completing 20% with 17 violations.
    elapsed time = 00:00:00, memory = 596.26 (MB).
    Completing 30% with 16 violations.
    elapsed time = 00:00:00, memory = 596.26 (MB).
    Completing 40% with 16 violations.
    elapsed time = 00:00:00, memory = 596.26 (MB).
    Completing 50% with 16 violations.
    elapsed time = 00:00:01, memory = 597.55 (MB).
    Completing 60% with 5 violations.
    elapsed time = 00:00:01, memory = 597.55 (MB).
    Completing 70% with 5 violations.
    elapsed time = 00:00:01, memory = 597.55 (MB).
    Completing 80% with 3 violations.
    elapsed time = 00:00:02, memory = 597.55 (MB).
    Completing 90% with 3 violations.
    elapsed time = 00:00:02, memory = 597.55 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:02, memory = 597.55 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 597.55 (MB), peak = 598.64 (MB)
Total wire length = 8164 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4090 um.
Total wire length on LAYER met2 = 3783 um.
Total wire length on LAYER met3 = 290 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1833.
Up-via summary (total 1833):.

-----------------------
 FR_MASTERSLICE       0
            li1     905
           met1     913
           met2      15
           met3       0
           met4       0
-----------------------
                   1833


[INFO DRT-0198] Complete detail routing.
Total wire length = 8164 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4090 um.
Total wire length on LAYER met2 = 3783 um.
Total wire length on LAYER met3 = 290 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1833.
Up-via summary (total 1833):.

-----------------------
 FR_MASTERSLICE       0
            li1     905
           met1     913
           met2      15
           met3       0
           met4       0
-----------------------
                   1833


[INFO DRT-0267] cpu time = 00:00:18, elapsed time = 00:00:15, memory = 597.55 (MB), peak = 598.64 (MB)

[INFO DRT-0180] Post processing.
#########################
# Correct violations with the power grid
#########################
if {$openroad_drt_via_repair_post_route == "true"} {
  repair_pdn_vias -all
}
# estimate for metrics
estimate_parasitics -global_routing
[WARNING GRT-0026] Missing route to pin index_$_SDFFE_PN0P__Q_1/D.
[WARNING GRT-0026] Missing route to pin index_$_SDFFE_PN0P__Q_1/D.
[WARNING GRT-0026] Missing route to pin index_$_SDFFE_PN0P__Q_1/D.
[WARNING GRT-0026] Missing route to pin _153_/Y.
[WARNING GRT-0026] Missing route to pin _153_/Y.
[WARNING GRT-0026] Missing route to pin _153_/Y.
[WARNING GRT-0026] Missing route to pin _162_/Y.
[WARNING GRT-0026] Missing route to pin _162_/Y.
[WARNING GRT-0026] Missing route to pin _162_/Y.
[WARNING GRT-0026] Missing route to pin _165_/Y.
[WARNING GRT-0026] Missing route to pin _165_/Y.
[WARNING GRT-0026] Missing route to pin _165_/Y.
[WARNING GRT-0026] Missing route to pin _195_/Y.
[WARNING GRT-0026] Missing route to pin _195_/Y.
[WARNING GRT-0026] Missing route to pin _195_/Y.
[WARNING GRT-0026] Missing route to pin _213_/Y.
[WARNING GRT-0026] Missing route to pin _213_/Y.
[WARNING GRT-0026] Missing route to pin _213_/Y.
[WARNING GRT-0026] Missing route to pin _221_/Y.
[WARNING GRT-0026] Missing route to pin _221_/Y.
[WARNING GRT-0026] Missing route to pin _221_/Y.
[WARNING GRT-0026] Missing route to pin _224_/Y.
[WARNING GRT-0026] Missing route to pin _224_/Y.
[WARNING GRT-0026] Missing route to pin _224_/Y.
[WARNING GRT-0026] Missing route to pin _226_/A1.
[WARNING GRT-0026] Missing route to pin _226_/A1.
[WARNING GRT-0026] Missing route to pin _226_/A1.
[WARNING GRT-0026] Missing route to pin _229_/Y.
[WARNING GRT-0026] Missing route to pin _229_/Y.
[WARNING GRT-0026] Missing route to pin _229_/Y.
[WARNING GRT-0026] Missing route to pin _232_/Y.
[WARNING GRT-0026] Missing route to pin _232_/Y.
[WARNING GRT-0026] Missing route to pin _232_/Y.
[WARNING GRT-0026] Missing route to pin _233_/Y.
[WARNING GRT-0026] Missing route to pin _233_/Y.
[WARNING GRT-0026] Missing route to pin _233_/Y.
[WARNING GRT-0026] Missing route to pin _235_/A1.
[WARNING GRT-0026] Missing route to pin _235_/A1.
[WARNING GRT-0026] Missing route to pin _235_/A1.
[WARNING GRT-0026] Missing route to pin _254_/X.
[WARNING GRT-0026] Missing route to pin _254_/X.
[WARNING GRT-0026] Missing route to pin _254_/X.
[WARNING GRT-0026] Missing route to pin _280_/A1.
[WARNING GRT-0026] Missing route to pin _280_/A1.
[WARNING GRT-0026] Missing route to pin _280_/A1.
[WARNING GRT-0026] Missing route to pin _281_/X.
[WARNING GRT-0026] Missing route to pin _281_/X.
[WARNING GRT-0026] Missing route to pin _281_/X.
[WARNING GRT-0026] Missing route to pin _280_/A0.
[WARNING GRT-0026] Missing route to pin _280_/A0.
[WARNING GRT-0026] Missing route to pin _280_/A0.
[WARNING GRT-0026] Missing route to pin _226_/A0.
[WARNING GRT-0026] Missing route to pin _226_/A0.
[WARNING GRT-0026] Missing route to pin _226_/A0.
[WARNING GRT-0026] Missing route to pin index_$_SDFFE_PN0P__Q_6/Q.
[WARNING GRT-0026] Missing route to pin index_$_SDFFE_PN0P__Q_6/Q.
[WARNING GRT-0026] Missing route to pin index_$_SDFFE_PN0P__Q_6/Q.
[WARNING GRT-0026] Missing route to pin _180_/Y.
[WARNING GRT-0026] Missing route to pin _180_/Y.
[WARNING GRT-0026] Missing route to pin _180_/Y.
[WARNING GRT-0026] Missing route to pin next_index_$_MUX__Y_3_B_sky130_fd_sc_hd__ha_1_SUM/SUM.
[WARNING GRT-0026] Missing route to pin next_index_$_MUX__Y_3_B_sky130_fd_sc_hd__ha_1_SUM/SUM.
[WARNING GRT-0026] Missing route to pin next_index_$_MUX__Y_3_B_sky130_fd_sc_hd__ha_1_SUM/SUM.
[WARNING GRT-0026] Missing route to pin next_index_$_MUX__Y_3_B_sky130_fd_sc_hd__ha_1_SUM/B.
[WARNING GRT-0026] Missing route to pin next_index_$_MUX__Y_3_B_sky130_fd_sc_hd__ha_1_SUM/B.
[WARNING GRT-0026] Missing route to pin next_index_$_MUX__Y_3_B_sky130_fd_sc_hd__ha_1_SUM/B.
[WARNING GRT-0026] Missing route to pin next_index_$_MUX__Y_3_B_sky130_fd_sc_hd__ha_1_SUM/COUT.
[WARNING GRT-0026] Missing route to pin next_index_$_MUX__Y_3_B_sky130_fd_sc_hd__ha_1_SUM/COUT.
[WARNING GRT-0026] Missing route to pin next_index_$_MUX__Y_3_B_sky130_fd_sc_hd__ha_1_SUM/COUT.
[WARNING GRT-0026] Missing route to pin next_index_$_MUX__Y_6_B_sky130_fd_sc_hd__ha_1_SUM_A_sky130_fd_sc_hd__ha_1_A_1_COUT_sky130_fd_sc_hd__ha_1_B/COUT.
[WARNING GRT-0026] Missing route to pin next_index_$_MUX__Y_6_B_sky130_fd_sc_hd__ha_1_SUM_A_sky130_fd_sc_hd__ha_1_A_1_COUT_sky130_fd_sc_hd__ha_1_B/COUT.
[WARNING GRT-0026] Missing route to pin next_index_$_MUX__Y_6_B_sky130_fd_sc_hd__ha_1_SUM_A_sky130_fd_sc_hd__ha_1_A_1_COUT_sky130_fd_sc_hd__ha_1_B/COUT.
[WARNING GRT-0026] Missing route to pin _196_/Y.
[WARNING GRT-0026] Missing route to pin _196_/Y.
[WARNING GRT-0026] Missing route to pin _196_/Y.
[WARNING GRT-0026] Missing route to pin _200_/A.
[WARNING GRT-0026] Missing route to pin _200_/A.
[WARNING GRT-0026] Missing route to pin _200_/A.
[WARNING GRT-0026] Missing route to pin stack\[0\]_sky130_fd_sc_hd__dlxtn_1_Q_4/GATE_N.
[WARNING GRT-0026] Missing route to pin stack\[0\]_sky130_fd_sc_hd__dlxtn_1_Q_4/GATE_N.
[WARNING GRT-0026] Missing route to pin stack\[0\]_sky130_fd_sc_hd__dlxtn_1_Q_4/GATE_N.
[WARNING GRT-0026] Missing route to pin next_index_$_MUX__Y_6_B_sky130_fd_sc_hd__ha_1_SUM_A_sky130_fd_sc_hd__ha_1_A_1_COUT_sky130_fd_sc_hd__ha_1_B/SUM.
[WARNING GRT-0026] Missing route to pin next_index_$_MUX__Y_6_B_sky130_fd_sc_hd__ha_1_SUM_A_sky130_fd_sc_hd__ha_1_A_1_COUT_sky130_fd_sc_hd__ha_1_B/SUM.
[WARNING GRT-0026] Missing route to pin next_index_$_MUX__Y_6_B_sky130_fd_sc_hd__ha_1_SUM_A_sky130_fd_sc_hd__ha_1_A_1_COUT_sky130_fd_sc_hd__ha_1_B/SUM.
[WARNING GRT-0026] Missing route to pin next_index_$_MUX__Y_6_B_sky130_fd_sc_hd__ha_1_SUM/B.
[WARNING GRT-0026] Missing route to pin next_index_$_MUX__Y_6_B_sky130_fd_sc_hd__ha_1_SUM/B.
[WARNING GRT-0026] Missing route to pin next_index_$_MUX__Y_6_B_sky130_fd_sc_hd__ha_1_SUM/B.
[WARNING GRT-0026] Missing route to pin _244_/S.
[WARNING GRT-0026] Missing route to pin _244_/S.
[WARNING GRT-0026] Missing route to pin _244_/S.
[WARNING GRT-0026] Missing route to pin _280_/X.
[WARNING GRT-0026] Missing route to pin _280_/X.
[WARNING GRT-0026] Missing route to pin _280_/X.
[WARNING GRT-0026] Missing route to pin _226_/X.
[WARNING GRT-0026] Missing route to pin _226_/X.
[WARNING GRT-0026] Missing route to pin _226_/X.
[WARNING GRT-0026] Missing route to pin next_dout_sky130_fd_sc_hd__dlxtn_1_Q_7/GATE_N.
[WARNING GRT-0026] Missing route to pin next_dout_sky130_fd_sc_hd__dlxtn_1_Q_7/GATE_N.
[WARNING GRT-0026] Missing route to pin next_dout_sky130_fd_sc_hd__dlxtn_1_Q_7/GATE_N.
[WARNING GRT-0026] Missing route to pin stack\[0\]_sky130_fd_sc_hd__dlxtn_1_Q_4/Q.
[WARNING GRT-0026] Missing route to pin stack\[0\]_sky130_fd_sc_hd__dlxtn_1_Q_4/Q.
[WARNING GRT-0026] Missing route to pin stack\[0\]_sky130_fd_sc_hd__dlxtn_1_Q_4/Q.
[WARNING GRT-0026] Missing route to pin stack\[1\]_sky130_fd_sc_hd__dlxtn_1_Q_2/Q.
[WARNING GRT-0026] Missing route to pin stack\[1\]_sky130_fd_sc_hd__dlxtn_1_Q_2/Q.
[WARNING GRT-0026] Missing route to pin stack\[1\]_sky130_fd_sc_hd__dlxtn_1_Q_2/Q.
[WARNING GRT-0026] Missing route to pin stack\[1\]_sky130_fd_sc_hd__dlxtn_1_Q/Q.
[WARNING GRT-0026] Missing route to pin stack\[1\]_sky130_fd_sc_hd__dlxtn_1_Q/Q.
[WARNING GRT-0026] Missing route to pin stack\[1\]_sky130_fd_sc_hd__dlxtn_1_Q/Q.
[WARNING GRT-0026] Missing route to pin stack\[2\]_sky130_fd_sc_hd__dlxtn_1_Q_1/Q.
[WARNING GRT-0026] Missing route to pin stack\[2\]_sky130_fd_sc_hd__dlxtn_1_Q_1/Q.
[WARNING GRT-0026] Missing route to pin stack\[2\]_sky130_fd_sc_hd__dlxtn_1_Q_1/Q.
[WARNING GRT-0026] Missing route to pin stack\[2\]_sky130_fd_sc_hd__dlxtn_1_Q_1/GATE_N.
[WARNING GRT-0026] Missing route to pin stack\[2\]_sky130_fd_sc_hd__dlxtn_1_Q_1/GATE_N.
[WARNING GRT-0026] Missing route to pin stack\[2\]_sky130_fd_sc_hd__dlxtn_1_Q_1/GATE_N.
[WARNING GRT-0026] Missing route to pin _292_/Y.
[WARNING GRT-0026] Missing route to pin _292_/Y.
[WARNING GRT-0026] Missing route to pin _292_/Y.
[WARNING GRT-0026] Missing route to pin stack\[5\]_sky130_fd_sc_hd__dlxtn_1_Q_5/Q.
[WARNING GRT-0026] Missing route to pin stack\[5\]_sky130_fd_sc_hd__dlxtn_1_Q_5/Q.
[WARNING GRT-0026] Missing route to pin stack\[5\]_sky130_fd_sc_hd__dlxtn_1_Q_5/Q.
[WARNING GRT-0026] Missing route to pin stack\[5\]_sky130_fd_sc_hd__dlxtn_1_Q_4/Q.
[WARNING GRT-0026] Missing route to pin stack\[5\]_sky130_fd_sc_hd__dlxtn_1_Q_4/Q.
[WARNING GRT-0026] Missing route to pin stack\[5\]_sky130_fd_sc_hd__dlxtn_1_Q_4/Q.
[WARNING GRT-0026] Missing route to pin stack\[5\]_sky130_fd_sc_hd__dlxtn_1_Q_4/GATE_N.
[WARNING GRT-0026] Missing route to pin stack\[5\]_sky130_fd_sc_hd__dlxtn_1_Q_4/GATE_N.
[WARNING GRT-0026] Missing route to pin stack\[5\]_sky130_fd_sc_hd__dlxtn_1_Q_4/GATE_N.
[WARNING GRT-0026] Missing route to pin stack\[7\]_sky130_fd_sc_hd__dlxtn_1_Q_1/Q.
[WARNING GRT-0026] Missing route to pin stack\[7\]_sky130_fd_sc_hd__dlxtn_1_Q_1/Q.
[WARNING GRT-0026] Missing route to pin stack\[7\]_sky130_fd_sc_hd__dlxtn_1_Q_1/Q.
SC_METRIC: report_checks -path_delay max
Startpoint: index_$_SDFFE_PN0P__Q_7
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: index_$_SDFFE_PN0P__Q (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: slow

    Cap   Delay    Time   Description
----------------------------------------------------------------
           0.00    0.00   clock clk (rise edge)
           0.00    0.00   clock source latency
   0.02    0.69    0.69 ^ clk (in)
   0.02    0.95    1.64 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.04    0.73    2.37 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
           0.00    2.37 ^ index_$_SDFFE_PN0P__Q_7/CLK (sky130_fd_sc_hd__dfxtp_2)
   0.04    1.95    4.32 ^ index_$_SDFFE_PN0P__Q_7/Q (sky130_fd_sc_hd__dfxtp_2)
   0.03    0.52    4.84 v _207_/Y (sky130_fd_sc_hd__inv_2)
   0.03    0.94    5.78 v next_index_$_MUX__Y_6_B_sky130_fd_sc_hd__ha_1_SUM_A_sky130_fd_sc_hd__ha_1_A_1/COUT (sky130_fd_sc_hd__ha_2)
   0.00    0.58    6.37 v _180_/Y (sky130_fd_sc_hd__nor3b_1)
   0.01    0.58    6.95 v _182_/X (sky130_fd_sc_hd__and2_0)
   0.00    0.85    7.80 v next_index_$_MUX__Y_A_$_XOR__Y_A_sky130_fd_sc_hd__ha_1_COUT/COUT (sky130_fd_sc_hd__ha_1)
   0.01    0.64    8.44 ^ _168_/Y (sky130_fd_sc_hd__mux2i_1)
   0.01    0.43    8.87 v _169_/Y (sky130_fd_sc_hd__nor2_1)
   0.00    0.76    9.63 ^ _170_/Y (sky130_fd_sc_hd__o21ai_0)
   0.00    0.32    9.95 v _171_/Y (sky130_fd_sc_hd__a21oi_1)
           0.00    9.95 v index_$_SDFFE_PN0P__Q/D (sky130_fd_sc_hd__dfxtp_1)
                   9.95   data arrival time

          10.00   10.00   clock clk (rise edge)
           0.00   10.00   clock source latency
   0.02    0.69   10.69 ^ clk (in)
   0.02    0.95   11.64 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.05    0.76   12.40 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
           0.00   12.40 ^ index_$_SDFFE_PN0P__Q/CLK (sky130_fd_sc_hd__dfxtp_1)
           0.00   12.40   clock reconvergence pessimism
          -0.63   11.77   library setup time
                  11.77   data required time
----------------------------------------------------------------
                  11.77   data required time
                  -9.95   data arrival time
----------------------------------------------------------------
                   1.82   slack (MET)

SC_METRIC: report_checks -path_delay min
Startpoint: index_$_SDFFE_PN0P__Q_2
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: index_$_SDFFE_PN0P__Q_2
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: fast

    Cap   Delay    Time   Description
----------------------------------------------------------------
           0.00    0.00   clock clk (rise edge)
           0.00    0.00   clock source latency
   0.02    0.12    0.12 ^ clk (in)
   0.02    0.14    0.26 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.05    0.15    0.41 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
           0.00    0.41 ^ index_$_SDFFE_PN0P__Q_2/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.02    0.28    0.69 ^ index_$_SDFFE_PN0P__Q_2/Q (sky130_fd_sc_hd__dfxtp_1)
   0.00    0.06    0.75 v _163_/Y (sky130_fd_sc_hd__a21oi_1)
           0.00    0.75 v index_$_SDFFE_PN0P__Q_2/D (sky130_fd_sc_hd__dfxtp_1)
                   0.75   data arrival time

           0.00    0.00   clock clk (rise edge)
           0.00    0.00   clock source latency
   0.02    0.12    0.12 ^ clk (in)
   0.02    0.14    0.26 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.05    0.15    0.41 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
           0.00    0.41 ^ index_$_SDFFE_PN0P__Q_2/CLK (sky130_fd_sc_hd__dfxtp_1)
           0.00    0.41   clock reconvergence pessimism
          -0.02    0.39   library hold time
                   0.39   data required time
----------------------------------------------------------------
                   0.39   data required time
                  -0.75   data arrival time
----------------------------------------------------------------
                   0.36   slack (MET)

SC_METRIC: unconstrained
Startpoint: index_$_SDFFE_PN0P__Q_7
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: index_$_SDFFE_PN0P__Q (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: slow

    Cap   Delay    Time   Description
----------------------------------------------------------------
           0.00    0.00   clock clk (rise edge)
           0.00    0.00   clock source latency
   0.02    0.69    0.69 ^ clk (in)
   0.02    0.95    1.64 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.04    0.73    2.37 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
           0.00    2.37 ^ index_$_SDFFE_PN0P__Q_7/CLK (sky130_fd_sc_hd__dfxtp_2)
   0.04    1.95    4.32 ^ index_$_SDFFE_PN0P__Q_7/Q (sky130_fd_sc_hd__dfxtp_2)
   0.03    0.52    4.84 v _207_/Y (sky130_fd_sc_hd__inv_2)
   0.03    0.94    5.78 v next_index_$_MUX__Y_6_B_sky130_fd_sc_hd__ha_1_SUM_A_sky130_fd_sc_hd__ha_1_A_1/COUT (sky130_fd_sc_hd__ha_2)
   0.00    0.58    6.37 v _180_/Y (sky130_fd_sc_hd__nor3b_1)
   0.01    0.58    6.95 v _182_/X (sky130_fd_sc_hd__and2_0)
   0.00    0.85    7.80 v next_index_$_MUX__Y_A_$_XOR__Y_A_sky130_fd_sc_hd__ha_1_COUT/COUT (sky130_fd_sc_hd__ha_1)
   0.01    0.64    8.44 ^ _168_/Y (sky130_fd_sc_hd__mux2i_1)
   0.01    0.43    8.87 v _169_/Y (sky130_fd_sc_hd__nor2_1)
   0.00    0.76    9.63 ^ _170_/Y (sky130_fd_sc_hd__o21ai_0)
   0.00    0.32    9.95 v _171_/Y (sky130_fd_sc_hd__a21oi_1)
           0.00    9.95 v index_$_SDFFE_PN0P__Q/D (sky130_fd_sc_hd__dfxtp_1)
                   9.95   data arrival time

          10.00   10.00   clock clk (rise edge)
           0.00   10.00   clock source latency
   0.02    0.69   10.69 ^ clk (in)
   0.02    0.95   11.64 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.05    0.76   12.40 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
           0.00   12.40 ^ index_$_SDFFE_PN0P__Q/CLK (sky130_fd_sc_hd__dfxtp_1)
           0.00   12.40   clock reconvergence pessimism
          -0.63   11.77   library setup time
                  11.77   data required time
----------------------------------------------------------------
                  11.77   data required time
                  -9.95   data arrival time
----------------------------------------------------------------
                   1.82   slack (MET)

SC_METRIC: clock_skew
Clock clk
Latency      CRPR       Skew
index_$_SDFFE_PN0P__Q_7/CLK ^
   2.37
index_$_SDFFE_PN0P__Q_1/CLK ^
   2.40      0.00      -0.03

SC_METRIC: DRV violators

SC_METRIC: floating nets
SC_METRIC: tns
tns 0.00

SC_METRIC: setupslack
worst slack 1.82

SC_METRIC: holdslack
worst slack 0.36

SC_METRIC: fmax
122.27855133872289 MHz
SC_METRIC: power
Power for corner: fast
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.55e-04   3.36e-05   2.22e-06   1.91e-04  46.9%
Combinational          8.26e-05   1.33e-04   1.25e-06   2.17e-04  53.1%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.38e-04   1.66e-04   3.47e-06   4.08e-04 100.0%
                          58.3%      40.8%       0.8%

Power for corner: slow
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.89e-05   1.62e-05   4.40e-07   7.55e-05  43.4%
Combinational          3.59e-05   6.25e-05   6.62e-11   9.84e-05  56.6%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  9.48e-05   7.86e-05   4.40e-07   1.74e-04 100.0%
                          54.5%      45.2%       0.3%

Power for corner: typical
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.24e-04   2.81e-05   4.40e-07   1.52e-04  46.5%
Combinational          6.49e-05   1.11e-04   5.06e-10   1.76e-04  53.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.89e-04   1.39e-04   4.41e-07   3.28e-04 100.0%
                          57.6%      42.3%       0.1%

SC_METRIC: cellarea
Design area 3201 u^2 12% utilization.
