<html><body><samp><pre>
<!@TC:1558397140>
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: WIN-CQGD04421IJ

# Tue May 21 00:05:40 2019

#Implementation: Lab3_Implmnt

<a name=compilerReport1></a>Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1558397141> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

<a name=compilerReport2></a>Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1558397141> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\PhotonUser\Lab32\vbuf.v" (library work)
@I::"D:\PhotonUser\Lab32\Half_Sec_Pulse_Every_Sec.v" (library work)
@I::"D:\PhotonUser\Lab32\Lab3_140L.v" (library work)
@I::"D:\PhotonUser\Lab32\NBitCounter.v" (library work)
@I::"D:\PhotonUser\Lab32\bcd2segment.v" (library work)
@I::"D:\PhotonUser\Lab32\buart.v" (library work)
@I::"D:\PhotonUser\Lab32\countrce.v" (library work)
@I::"D:\PhotonUser\Lab32\decodeKeys.v" (library work)
@I::"D:\PhotonUser\Lab32\dispString.v" (library work)
@I::"D:\PhotonUser\Lab32\latticehx1k.v" (library work)
@I::"D:\PhotonUser\Lab32\regrce.v" (library work)
Verilog syntax check successful!
Selecting top level module latticehx1k
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v:698:7:698:20:@N:CG364:@XP_MSG">sb_ice40.v(698)</a><!@TM:1558397141> | Synthesizing module SB_PLL40_CORE in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\PhotonUser\Lab32\latticehx1k.v:355:7:355:22:@N:CG364:@XP_MSG">latticehx1k.v(355)</a><!@TM:1558397141> | Synthesizing module latticehx1k_pll in library work.

<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="D:\PhotonUser\Lab32\latticehx1k.v:368:47:368:48:@W:CG781:@XP_MSG">latticehx1k.v(368)</a><!@TM:1558397141> | Input EXTFEEDBACK on instance latticehx1k_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="D:\PhotonUser\Lab32\latticehx1k.v:369:48:369:49:@W:CG781:@XP_MSG">latticehx1k.v(369)</a><!@TM:1558397141> | Input DYNAMICDELAY on instance latticehx1k_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="D:\PhotonUser\Lab32\latticehx1k.v:372:51:372:52:@W:CG781:@XP_MSG">latticehx1k.v(372)</a><!@TM:1558397141> | Input LATCHINPUTVALUE on instance latticehx1k_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="D:\PhotonUser\Lab32\latticehx1k.v:374:39:374:40:@W:CG781:@XP_MSG">latticehx1k.v(374)</a><!@TM:1558397141> | Input SDI on instance latticehx1k_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="D:\PhotonUser\Lab32\latticehx1k.v:376:40:376:41:@W:CG781:@XP_MSG">latticehx1k.v(376)</a><!@TM:1558397141> | Input SCLK on instance latticehx1k_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\PhotonUser\Lab32\NBitCounter.v:31:7:31:20:@N:CG364:@XP_MSG">NBitCounter.v(31)</a><!@TM:1558397141> | Synthesizing module N_bit_counter in library work.

	N=32'b00000000000000000000000000000100
	N_1=32'b00000000000000000000000000000011
   Generated name = N_bit_counter_4s_3s

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\PhotonUser\Lab32\NBitCounter.v:31:7:31:20:@N:CG364:@XP_MSG">NBitCounter.v(31)</a><!@TM:1558397141> | Synthesizing module N_bit_counter in library work.

	N=32'b00000000000000000000000000010011
	N_1=32'b00000000000000000000000000010010
   Generated name = N_bit_counter_19s_18s

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\PhotonUser\Lab32\Half_Sec_Pulse_Every_Sec.v:44:7:44:29:@N:CG364:@XP_MSG">Half_Sec_Pulse_Every_Sec.v(44)</a><!@TM:1558397141> | Synthesizing module Half_Sec_Pulse_Per_Sec in library work.

	CLK_FREQ=32'b00000000101101110001101100000000
	CLK_CYCLES_PER_HALF_SEC=32'b00000000010110111000110110000000
	COUNTER_WIDTH=32'b00000000000000000000000000010111
   Generated name = Half_Sec_Pulse_Per_Sec_12000000s_6000000s_23s

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="D:\PhotonUser\Lab32\Half_Sec_Pulse_Every_Sec.v:116:44:116:51:@N:CG179:@XP_MSG">Half_Sec_Pulse_Every_Sec.v(116)</a><!@TM:1558397141> | Removing redundant assignment.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v:501:7:501:12:@N:CG364:@XP_MSG">sb_ice40.v(501)</a><!@TM:1558397141> | Synthesizing module SB_IO in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\PhotonUser\Lab32\latticehx1k.v:43:7:43:12:@N:CG364:@XP_MSG">latticehx1k.v(43)</a><!@TM:1558397141> | Synthesizing module inpin in library work.

<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="D:\PhotonUser\Lab32\latticehx1k.v:48:33:48:36:@W:CG781:@XP_MSG">latticehx1k.v(48)</a><!@TM:1558397141> | Input LATCH_INPUT_VALUE on instance _io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="D:\PhotonUser\Lab32\latticehx1k.v:48:33:48:36:@W:CG781:@XP_MSG">latticehx1k.v(48)</a><!@TM:1558397141> | Input CLOCK_ENABLE on instance _io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="D:\PhotonUser\Lab32\latticehx1k.v:48:33:48:36:@W:CG781:@XP_MSG">latticehx1k.v(48)</a><!@TM:1558397141> | Input OUTPUT_CLK on instance _io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="D:\PhotonUser\Lab32\latticehx1k.v:48:33:48:36:@W:CG781:@XP_MSG">latticehx1k.v(48)</a><!@TM:1558397141> | Input OUTPUT_ENABLE on instance _io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="D:\PhotonUser\Lab32\latticehx1k.v:48:33:48:36:@W:CG781:@XP_MSG">latticehx1k.v(48)</a><!@TM:1558397141> | Input D_OUT_1 on instance _io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="D:\PhotonUser\Lab32\latticehx1k.v:48:33:48:36:@W:CG781:@XP_MSG">latticehx1k.v(48)</a><!@TM:1558397141> | Input D_OUT_0 on instance _io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG1273:@XP_HELP">CG1273</a> : <a href="D:\PhotonUser\Lab32\latticehx1k.v:49:21:49:24:@W:CG1273:@XP_MSG">latticehx1k.v(49)</a><!@TM:1558397141> | An input port (port pin) is the target of an assignment - please check if this is intentional</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\PhotonUser\Lab32\buart.v:62:7:62:15:@N:CG364:@XP_MSG">buart.v(62)</a><!@TM:1558397141> | Synthesizing module baudgen2 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\PhotonUser\Lab32\buart.v:132:7:132:13:@N:CG364:@XP_MSG">buart.v(132)</a><!@TM:1558397141> | Synthesizing module rxuart in library work.

<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="D:\PhotonUser\Lab32\buart.v:185:2:185:8:@W:CL265:@XP_MSG">buart.v(185)</a><!@TM:1558397141> | Removing unused bit 2 of hh[2:0]. Either assign all bits or reduce the width of the signal.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\PhotonUser\Lab32\buart.v:42:7:42:14:@N:CG364:@XP_MSG">buart.v(42)</a><!@TM:1558397141> | Synthesizing module baudgen in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\PhotonUser\Lab32\buart.v:91:7:91:11:@N:CG364:@XP_MSG">buart.v(91)</a><!@TM:1558397141> | Synthesizing module uart in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\PhotonUser\Lab32\buart.v:199:7:199:12:@N:CG364:@XP_MSG">buart.v(199)</a><!@TM:1558397141> | Synthesizing module buart in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\PhotonUser\Lab32\NBitCounter.v:31:7:31:20:@N:CG364:@XP_MSG">NBitCounter.v(31)</a><!@TM:1558397141> | Synthesizing module N_bit_counter in library work.

	N=32'b00000000000000000000000000000101
	N_1=32'b00000000000000000000000000000100
   Generated name = N_bit_counter_5s_4s

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\PhotonUser\Lab32\latticehx1k.v:64:7:64:15:@N:CG364:@XP_MSG">latticehx1k.v(64)</a><!@TM:1558397141> | Synthesizing module resetGen in library work.

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="D:\PhotonUser\Lab32\latticehx1k.v:87:32:87:43:@N:CG179:@XP_MSG">latticehx1k.v(87)</a><!@TM:1558397141> | Removing redundant assignment.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\PhotonUser\Lab32\bcd2segment.v:49:7:49:18:@N:CG364:@XP_MSG">bcd2segment.v(49)</a><!@TM:1558397141> | Synthesizing module bcd2segment in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\PhotonUser\Lab32\dispString.v:13:7:13:17:@N:CG364:@XP_MSG">dispString.v(13)</a><!@TM:1558397141> | Synthesizing module dispString in library work.

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="D:\PhotonUser\Lab32\dispString.v:39:11:39:14:@N:CG179:@XP_MSG">dispString.v(39)</a><!@TM:1558397141> | Removing redundant assignment.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\PhotonUser\Lab32\Lab3_140L.v:274:7:274:13:@N:CG364:@XP_MSG">Lab3_140L.v(274)</a><!@TM:1558397141> | Synthesizing module dictrl in library work.

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\PhotonUser\Lab32\Lab3_140L.v:303:14:303:29:@W:CG133:@XP_MSG">Lab3_140L.v(303)</a><!@TM:1558397141> | Object next_alarmstate is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="D:\PhotonUser\Lab32\Lab3_140L.v:384:3:384:7:@W:CL118:@XP_MSG">Lab3_140L.v(384)</a><!@TM:1558397141> | Latch generated from always block for signal next_state[3:0]; possible missing assignment in an if or case statement.</font>
@A:<a href="@A:CL110:@XP_HELP">CL110</a> : <a href="D:\PhotonUser\Lab32\Lab3_140L.v:353:3:353:7:@A:CL110:@XP_MSG">Lab3_140L.v(353)</a><!@TM:1558397141> | Too many clocks (> 8) for set/reset analysis of justentered, try moving enabling expressions outside always block
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="D:\PhotonUser\Lab32\Lab3_140L.v:353:3:353:7:@W:CL118:@XP_MSG">Lab3_140L.v(353)</a><!@TM:1558397141> | Latch generated from always block for signal justentered; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="D:\PhotonUser\Lab32\Lab3_140L.v:353:3:353:7:@W:CL118:@XP_MSG">Lab3_140L.v(353)</a><!@TM:1558397141> | Latch generated from always block for signal alarmstate[1:0]; possible missing assignment in an if or case statement.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\PhotonUser\Lab32\countrce.v:33:7:33:15:@N:CG364:@XP_MSG">countrce.v(33)</a><!@TM:1558397141> | Synthesizing module countrce in library work.

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="D:\PhotonUser\Lab32\countrce.v:59:9:59:10:@N:CG179:@XP_MSG">countrce.v(59)</a><!@TM:1558397141> | Removing redundant assignment.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\PhotonUser\Lab32\regrce.v:39:7:39:13:@N:CG364:@XP_MSG">regrce.v(39)</a><!@TM:1558397141> | Synthesizing module regrce in library work.

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="D:\PhotonUser\Lab32\regrce.v:54:9:54:10:@N:CG179:@XP_MSG">regrce.v(54)</a><!@TM:1558397141> | Removing redundant assignment.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\PhotonUser\Lab32\Lab3_140L.v:158:7:158:11:@N:CG364:@XP_MSG">Lab3_140L.v(158)</a><!@TM:1558397141> | Synthesizing module didp in library work.

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="D:\PhotonUser\Lab32\Lab3_140L.v:171:19:171:25:@W:CG360:@XP_MSG">Lab3_140L.v(171)</a><!@TM:1558397141> | Removing wire L3_led, as there is no assignment to it.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\PhotonUser\Lab32\Lab3_140L.v:26:7:26:16:@N:CG364:@XP_MSG">Lab3_140L.v(26)</a><!@TM:1558397141> | Synthesizing module Lab3_140L in library work.

<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="D:\PhotonUser\Lab32\Lab3_140L.v:108:12:108:30:@W:CG296:@XP_MSG">Lab3_140L.v(108)</a><!@TM:1558397141> | Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="D:\PhotonUser\Lab32\Lab3_140L.v:109:7:109:10:@W:CG290:@XP_MSG">Lab3_140L.v(109)</a><!@TM:1558397141> | Referenced variable rst is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CS263:@XP_HELP">CS263</a> : <a href="D:\PhotonUser\Lab32\Lab3_140L.v:125:34:125:38:@W:CS263:@XP_MSG">Lab3_140L.v(125)</a><!@TM:1558397141> | Port-width mismatch for port num. The port definition is 4 bits, but the actual port connection bit width is 8. Adjust either the definition or the instantiation of this port.</font>
<font color=#A52A2A>@W:<a href="@W:CS263:@XP_HELP">CS263</a> : <a href="D:\PhotonUser\Lab32\Lab3_140L.v:125:40:125:41:@W:CS263:@XP_MSG">Lab3_140L.v(125)</a><!@TM:1558397141> | Port-width mismatch for port enable. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.</font>
<font color=#A52A2A>@W:<a href="@W:CS263:@XP_HELP">CS263</a> : <a href="D:\PhotonUser\Lab32\Lab3_140L.v:126:34:126:38:@W:CS263:@XP_MSG">Lab3_140L.v(126)</a><!@TM:1558397141> | Port-width mismatch for port num. The port definition is 4 bits, but the actual port connection bit width is 8. Adjust either the definition or the instantiation of this port.</font>
<font color=#A52A2A>@W:<a href="@W:CS263:@XP_HELP">CS263</a> : <a href="D:\PhotonUser\Lab32\Lab3_140L.v:126:40:126:41:@W:CS263:@XP_MSG">Lab3_140L.v(126)</a><!@TM:1558397141> | Port-width mismatch for port enable. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.</font>
<font color=#A52A2A>@W:<a href="@W:CS263:@XP_HELP">CS263</a> : <a href="D:\PhotonUser\Lab32\Lab3_140L.v:127:34:127:38:@W:CS263:@XP_MSG">Lab3_140L.v(127)</a><!@TM:1558397141> | Port-width mismatch for port num. The port definition is 4 bits, but the actual port connection bit width is 8. Adjust either the definition or the instantiation of this port.</font>
<font color=#A52A2A>@W:<a href="@W:CS263:@XP_HELP">CS263</a> : <a href="D:\PhotonUser\Lab32\Lab3_140L.v:127:40:127:41:@W:CS263:@XP_MSG">Lab3_140L.v(127)</a><!@TM:1558397141> | Port-width mismatch for port enable. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.</font>
<font color=#A52A2A>@W:<a href="@W:CS263:@XP_HELP">CS263</a> : <a href="D:\PhotonUser\Lab32\Lab3_140L.v:128:34:128:38:@W:CS263:@XP_MSG">Lab3_140L.v(128)</a><!@TM:1558397141> | Port-width mismatch for port num. The port definition is 4 bits, but the actual port connection bit width is 8. Adjust either the definition or the instantiation of this port.</font>
<font color=#A52A2A>@W:<a href="@W:CS263:@XP_HELP">CS263</a> : <a href="D:\PhotonUser\Lab32\Lab3_140L.v:128:40:128:41:@W:CS263:@XP_MSG">Lab3_140L.v(128)</a><!@TM:1558397141> | Port-width mismatch for port enable. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.</font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="D:\PhotonUser\Lab32\Lab3_140L.v:132:14:132:24:@W:CG781:@XP_MSG">Lab3_140L.v(132)</a><!@TM:1558397141> | Input dInP on instance dispString is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="D:\PhotonUser\Lab32\Lab3_140L.v:132:14:132:24:@W:CG781:@XP_MSG">Lab3_140L.v(132)</a><!@TM:1558397141> | Input rdyInP on instance dispString is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="D:\PhotonUser\Lab32\Lab3_140L.v:113:4:113:6:@W:CL118:@XP_MSG">Lab3_140L.v(113)</a><!@TM:1558397141> | Latch generated from always block for signal alarmchar[7:0]; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="D:\PhotonUser\Lab32\Lab3_140L.v:113:4:113:6:@W:CL208:@XP_MSG">Lab3_140L.v(113)</a><!@TM:1558397141> | All reachable assignments to bit 7 of alarmchar[7:0] assign 0, register removed by optimization.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\PhotonUser\Lab32\NBitCounter.v:31:7:31:20:@N:CG364:@XP_MSG">NBitCounter.v(31)</a><!@TM:1558397141> | Synthesizing module N_bit_counter in library work.

	N=32'b00000000000000000000000000001010
	N_1=32'b00000000000000000000000000001001
   Generated name = N_bit_counter_10s_9s

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\PhotonUser\Lab32\NBitCounter.v:31:7:31:20:@N:CG364:@XP_MSG">NBitCounter.v(31)</a><!@TM:1558397141> | Synthesizing module N_bit_counter in library work.

	N=32'b00000000000000000000000000001001
	N_1=32'b00000000000000000000000000001000
   Generated name = N_bit_counter_9s_8s

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v:1124:7:1124:18:@N:CG364:@XP_MSG">sb_ice40.v(1124)</a><!@TM:1558397141> | Synthesizing module SB_RAM512x8 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:634:7:634:29:@N:CG364:@XP_MSG">vbuf.v(634)</a><!@TM:1558397141> | Synthesizing module latticeDulPortRam512x8 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:66:7:66:11:@N:CG364:@XP_MSG">vbuf.v(66)</a><!@TM:1558397141> | Synthesizing module vbuf in library work.

	CLKFREQ=32'b00000000101101110001101100000000
	BAUD=32'b00000000000000011100001000000000
	CYCLES_PER_BYTE=32'b00000000000000000000010001001100
	CYCLES_PER_4_BITS=32'b00000000000000000000001000100110
	COUNT_WIDTH=32'b00000000000000000000000000001010
	BYTES_PER_RAW=32'b00000000000000000000000000100000
	RAWS_4_USER=32'b00000000000000000000000000000010
	RAWS_4_CLK=32'b00000000000000000000000000001110
	LAST_BYTES_4_USER=32'b00000000000000000000000000111111
	LAST_BYTES_4_CLK=32'b00000000000000000000000111111111
	rd_clk_init=32'b00000000000000000000000000000001
	PRE_COUNTER_WIDTH=32'b00000000000000000000000000000100
	PRE_COUNTER_MAX_NUMBER=32'b00000000000000000000000000001111
	SECOND_COUNTER_WIDTH=32'b00000000000000000000000000000110
	l_count_reset=32'b00000000000000000000001000010111
	l_count_reset_l_n=32'b00000000000000000000000000000110
	l_count_trig_rd=32'b00000000000000000000000000000111
	l_count_init=32'b00000000000000000000000100010100
	l_count_rise_rdy=32'b00000000000000000000000000000111
   Generated name = vbuf_Z1

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:199:27:199:38:@N:CG179:@XP_MSG">vbuf.v(199)</a><!@TM:1558397141> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:501:77:501:94:@N:CG179:@XP_MSG">vbuf.v(501)</a><!@TM:1558397141> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:186:0:186:6:@W:CL169:@XP_MSG">vbuf.v(186)</a><!@TM:1558397141> | Pruning unused register l_count_15. Make sure that there are no unused intermediate registers.</font>
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:217:0:217:6:@A:CL282:@XP_MSG">vbuf.v(217)</a><!@TM:1558397141> | Feedback mux created for signal r_data_reg[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:186:0:186:6:@A:CL282:@XP_MSG">vbuf.v(186)</a><!@TM:1558397141> | Feedback mux created for signal r_data_rdy. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[0] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[1] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[2] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[3] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[4] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[5] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[6] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[7] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[8] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[9] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[10] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[11] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[12] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[13] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[14] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[15] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[16] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[17] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[18] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[19] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[20] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[21] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[22] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[23] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[24] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[25] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[26] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[27] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[28] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[29] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[30] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[31] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[32] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[33] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[38] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[39] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[44] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[45] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[46] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[47] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[48] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[49] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[50] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[51] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[56] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[57] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[62] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[63] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[64] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[65] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[67] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[68] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[70] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[71] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[73] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[74] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[76] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[77] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[78] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[79] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[80] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[81] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[82] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[83] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[85] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[86] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[88] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[89] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[91] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[92] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[94] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[95] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[96] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[97] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[99] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[100] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[102] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[103] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[105] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[106] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[108] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[109] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[110] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[113] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[114] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[115] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[117] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[118] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[120] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[121] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[123] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[124] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[126] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[127] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[128] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[129] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[131] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[132] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[134] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[135] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[137] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[138] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[140] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[141] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[142] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[145] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[146] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[147] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[149] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[150] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[152] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[153] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[155] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[156] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[158] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[159] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[160] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[161] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[166] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[167] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[172] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[173] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[174] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[175] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[176] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[177] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[178] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[179] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[184] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[185] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[190] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[191] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[192] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[193] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[195] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[196] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[198] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[199] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[201] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[202] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[204] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[205] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[206] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[209] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[210] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[211] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[213] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[214] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[216] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[217] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[219] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[220] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[222] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[223] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[224] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[225] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[227] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[228] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[230] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[231] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[233] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[234] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[236] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[237] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[238] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[241] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[242] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[243] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[245] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[246] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[248] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[249] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[251] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[252] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[254] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[255] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[256] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[257] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[259] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[260] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[262] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[263] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[265] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[266] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[268] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[269] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[270] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[271] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[272] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[273] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[274] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[275] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[277] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[278] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[280] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[281] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[283] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[284] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[286] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[287] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[288] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[289] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[294] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[295] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[300] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[301] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[302] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[303] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[304] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[305] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[306] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[307] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[312] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[313] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[318] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[319] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[320] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[321] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[322] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[323] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[324] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[325] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[326] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[327] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[328] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[329] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[330] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[331] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[332] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[333] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[334] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[335] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[336] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[337] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[338] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[339] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[340] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[341] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[342] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[343] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[344] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[345] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[346] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[347] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[348] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[349] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[350] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[351] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[352] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[353] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[354] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[355] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[356] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[357] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[358] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[359] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[360] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[361] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[362] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[363] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[364] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[365] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[366] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[367] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[368] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[369] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[370] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[371] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[372] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[373] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[374] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[375] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[376] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[377] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[378] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[379] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[380] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[381] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[382] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[383] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[384] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[385] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[386] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[387] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[388] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[389] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[390] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[391] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[392] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[393] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[394] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[395] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[396] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[397] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[398] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[399] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[400] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[401] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[402] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[403] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[404] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[405] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[406] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[407] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[408] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[409] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[410] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[411] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[412] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[413] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[414] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[415] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[416] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[417] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[418] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[419] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[420] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[421] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[422] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[423] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[424] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[425] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[426] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[427] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[428] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[429] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[430] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[431] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[432] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[433] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[434] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[435] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[436] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[437] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[438] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[439] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[440] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[441] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[442] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[443] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[444] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[445] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[446] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@N:CL189:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Register bit bitmap[447] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL279:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Pruning register bits 447 to 318 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL279:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Pruning register bits 313 to 312 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL279:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Pruning register bits 307 to 300 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL279:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Pruning register bits 295 to 294 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL279:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Pruning register bits 289 to 286 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL279:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Pruning register bits 284 to 283 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL279:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Pruning register bits 281 to 280 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL279:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Pruning register bits 278 to 277 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL279:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Pruning register bits 275 to 268 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL279:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Pruning register bits 266 to 265 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL279:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Pruning register bits 263 to 262 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL279:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Pruning register bits 260 to 259 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL279:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Pruning register bits 257 to 254 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL279:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Pruning register bits 252 to 251 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL279:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Pruning register bits 249 to 248 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL279:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Pruning register bits 246 to 245 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL279:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Pruning register bits 243 to 241 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL279:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Pruning register bits 238 to 236 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL279:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Pruning register bits 234 to 233 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL279:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Pruning register bits 231 to 230 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL279:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Pruning register bits 228 to 227 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL279:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Pruning register bits 225 to 222 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL279:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Pruning register bits 220 to 219 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL279:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Pruning register bits 217 to 216 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL279:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Pruning register bits 214 to 213 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL279:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Pruning register bits 211 to 209 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL279:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Pruning register bits 206 to 204 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL279:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Pruning register bits 202 to 201 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL279:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Pruning register bits 199 to 198 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL279:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Pruning register bits 196 to 195 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL279:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Pruning register bits 193 to 190 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL279:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Pruning register bits 185 to 184 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL279:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Pruning register bits 179 to 172 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL279:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Pruning register bits 167 to 166 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL279:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Pruning register bits 161 to 158 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL279:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Pruning register bits 156 to 155 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL279:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Pruning register bits 153 to 152 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL279:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Pruning register bits 150 to 149 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL279:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Pruning register bits 147 to 145 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL279:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Pruning register bits 142 to 140 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL279:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Pruning register bits 138 to 137 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL279:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Pruning register bits 135 to 134 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL279:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Pruning register bits 132 to 131 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL279:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Pruning register bits 129 to 126 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL279:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Pruning register bits 124 to 123 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL279:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Pruning register bits 121 to 120 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL279:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Pruning register bits 118 to 117 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL279:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Pruning register bits 115 to 113 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL279:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Pruning register bits 110 to 108 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL279:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Pruning register bits 106 to 105 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL279:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Pruning register bits 103 to 102 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL279:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Pruning register bits 100 to 99 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL279:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Pruning register bits 97 to 94 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL279:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Pruning register bits 92 to 91 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL279:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Pruning register bits 89 to 88 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL279:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Pruning register bits 86 to 85 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL279:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Pruning register bits 83 to 76 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL279:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Pruning register bits 74 to 73 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL279:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Pruning register bits 71 to 70 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL279:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Pruning register bits 68 to 67 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL279:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Pruning register bits 65 to 62 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL279:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Pruning register bits 57 to 56 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL279:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Pruning register bits 51 to 44 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL279:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Pruning register bits 39 to 38 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL279:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Pruning register bits 33 to 0 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\PhotonUser\Lab32\latticehx1k.v:95:7:95:18:@N:CG364:@XP_MSG">latticehx1k.v(95)</a><!@TM:1558397141> | Synthesizing module latticehx1k in library work.

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="D:\PhotonUser\Lab32\latticehx1k.v:173:20:173:30:@W:CG360:@XP_MSG">latticehx1k.v(173)</a><!@TM:1558397141> | Removing wire bu_tx_busy, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL279:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Pruning register bits 317 to 315 of bitmap[317:314]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL279:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Pruning register bits 311 to 309 of bitmap[311:308]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL279:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Pruning register bits 299 to 297 of bitmap[299:296]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL279:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Pruning register bits 293 to 291 of bitmap[293:290]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL260:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Pruning register bit 240 of bitmap[240:239]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL260:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Pruning register bit 208 of bitmap[208:207]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL279:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Pruning register bits 189 to 187 of bitmap[189:186]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL279:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Pruning register bits 183 to 181 of bitmap[183:180]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL279:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Pruning register bits 171 to 169 of bitmap[171:168]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL279:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Pruning register bits 165 to 163 of bitmap[165:162]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL260:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Pruning register bit 144 of bitmap[144:143]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL260:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Pruning register bit 112 of bitmap[112:111]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL279:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Pruning register bits 61 to 59 of bitmap[61:58]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL279:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Pruning register bits 55 to 53 of bitmap[55:52]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL279:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Pruning register bits 43 to 41 of bitmap[43:40]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL279:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Pruning register bits 37 to 35 of bitmap[37:34]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL177:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL177:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL177:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL177:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL177:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL177:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL177:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL177:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL177:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL177:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL177:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL177:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL177:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL177:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL177:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL177:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL177:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL177:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL177:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL177:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL177:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL177:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL177:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL177:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL177:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL177:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL177:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL177:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL177:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL177:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL177:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL177:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL177:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL177:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:456:0:456:6:@W:CL177:@XP_MSG">vbuf.v(456)</a><!@TM:1558397141> | Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:79:18:79:26:@N:CL159:@XP_MSG">vbuf.v(79)</a><!@TM:1558397141> | Input alarm_on is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:81:12:81:31:@N:CL159:@XP_MSG">vbuf.v(81)</a><!@TM:1558397141> | Input enable_pulling_mode is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\PhotonUser\Lab32\vbuf.v:82:12:82:26:@N:CL159:@XP_MSG">vbuf.v(82)</a><!@TM:1558397141> | Input data_sink_busy is unused.
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\PhotonUser\Lab32\Lab3_140L.v:173:19:173:29:@W:CL246:@XP_MSG">Lab3_140L.v(173)</a><!@TM:1558397141> | Input port bits 7 to 4 of bu_rx_data[7:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="D:\PhotonUser\Lab32\Lab3_140L.v:171:19:171:25:@W:CL157:@XP_MSG">Lab3_140L.v(171)</a><!@TM:1558397141> | *Output L3_led has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\PhotonUser\Lab32\Lab3_140L.v:185:12:185:25:@N:CL159:@XP_MSG">Lab3_140L.v(185)</a><!@TM:1558397141> | Input dicAlarmArmed is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\PhotonUser\Lab32\Lab3_140L.v:289:10:289:20:@N:CL159:@XP_MSG">Lab3_140L.v(289)</a><!@TM:1558397141> | Input oneSecStrb is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\PhotonUser\Lab32\dispString.v:16:21:16:25:@N:CL159:@XP_MSG">dispString.v(16)</a><!@TM:1558397141> | Input dInP is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\PhotonUser\Lab32\dispString.v:17:19:17:25:@N:CL159:@XP_MSG">dispString.v(17)</a><!@TM:1558397141> | Input rdyInP is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 75MB peak: 78MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue May 21 00:05:41 2019

###########################################################]
<a name=compilerReport3></a>Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1558397141> | Running in 64-bit mode 
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="D:\PhotonUser\Lab32\latticehx1k.v:95:7:95:18:@N:NF107:@XP_MSG">latticehx1k.v(95)</a><!@TM:1558397141> | Selected library: work cell: latticehx1k view verilog as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="D:\PhotonUser\Lab32\latticehx1k.v:95:7:95:18:@N:NF107:@XP_MSG">latticehx1k.v(95)</a><!@TM:1558397141> | Selected library: work cell: latticehx1k view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue May 21 00:05:41 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue May 21 00:05:41 2019

###########################################################]
<a name=compilerReport4></a>Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1558397142> | Running in 64-bit mode 
File D:\PhotonUser\Lab32\Lab3\Lab3_Implmnt\synwork\Lab3_comp.srs changed - recompiling
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="D:\PhotonUser\Lab32\latticehx1k.v:95:7:95:18:@N:NF107:@XP_MSG">latticehx1k.v(95)</a><!@TM:1558397142> | Selected library: work cell: latticehx1k view verilog as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="D:\PhotonUser\Lab32\latticehx1k.v:95:7:95:18:@N:NF107:@XP_MSG">latticehx1k.v(95)</a><!@TM:1558397142> | Selected library: work cell: latticehx1k view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue May 21 00:05:42 2019

###########################################################]
Pre-mapping Report

# Tue May 21 00:05:42 2019

<a name=mapperReport5></a>Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39</a>
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1558397143> | No constraint file specified. 
Linked File: <a href="D:\PhotonUser\Lab32\Lab3\Lab3_Implmnt\Lab3_scck.rpt:@XP_FILE">Lab3_scck.rpt</a>
Printing clock  summary report in "D:\PhotonUser\Lab32\Lab3\Lab3_Implmnt\Lab3_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1558397143> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1558397143> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 105MB)

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\photonuser\lab32\lab3_140l.v:113:4:113:6:@W:BN132:@XP_MSG">lab3_140l.v(113)</a><!@TM:1558397143> | Removing sequential instance Lab_UT.alarmchar[2] because it is equivalent to instance Lab_UT.alarmchar[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\photonuser\lab32\lab3_140l.v:113:4:113:6:@W:BN132:@XP_MSG">lab3_140l.v(113)</a><!@TM:1558397143> | Removing sequential instance Lab_UT.alarmchar[5] because it is equivalent to instance Lab_UT.alarmchar[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="d:\photonuser\lab32\lab3_140l.v:171:19:171:25:@N:MO111:@XP_MSG">lab3_140l.v(171)</a><!@TM:1558397143> | Tristate driver L3_led_1 (in view: work.didp(verilog)) on net L3_led_1 (in view: work.didp(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="d:\photonuser\lab32\lab3_140l.v:171:19:171:25:@N:MO111:@XP_MSG">lab3_140l.v(171)</a><!@TM:1558397143> | Tristate driver L3_led_2 (in view: work.didp(verilog)) on net L3_led_2 (in view: work.didp(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="d:\photonuser\lab32\lab3_140l.v:171:19:171:25:@N:MO111:@XP_MSG">lab3_140l.v(171)</a><!@TM:1558397143> | Tristate driver L3_led_3 (in view: work.didp(verilog)) on net L3_led_3 (in view: work.didp(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="d:\photonuser\lab32\lab3_140l.v:171:19:171:25:@N:MO111:@XP_MSG">lab3_140l.v(171)</a><!@TM:1558397143> | Tristate driver L3_led_4 (in view: work.didp(verilog)) on net L3_led_4 (in view: work.didp(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="d:\photonuser\lab32\lab3_140l.v:171:19:171:25:@N:MO111:@XP_MSG">lab3_140l.v(171)</a><!@TM:1558397143> | Tristate driver L3_led_5 (in view: work.didp(verilog)) on net L3_led_5 (in view: work.didp(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist latticehx1k

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)



<a name=mapperReport6></a>Clock Summary</a>
*****************

Start                                        Requested     Requested     Clock                                 Clock                     Clock
Clock                                        Frequency     Period        Type                                  Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------------------
System                                       346.1 MHz     2.890         system                                system_clkgroup           12   
latticehx1k_pll|PLLOUTCORE_derived_clock     4.0 MHz       252.545       derived (from latticehx1k|clk_in)     Autoconstr_clkgroup_0     218  
latticehx1k|clk_in                           4.0 MHz       252.545       inferred                              Autoconstr_clkgroup_0     0    
==============================================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT531:@XP_HELP">MT531</a> : <a href="d:\photonuser\lab32\lab3_140l.v:384:3:384:7:@W:MT531:@XP_MSG">lab3_140l.v(384)</a><!@TM:1558397143> | Found signal identified as System clock which controls 12 sequential elements including Lab_UT.dictrl.next_state[3:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. </font>

Finished Pre Mapping Phase.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <!@TM:1558397143> | Tristate driver led_t[0] (in view: work.latticehx1k(verilog)) on net led[0] (in view: work.latticehx1k(verilog)) has its enable tied to GND. 
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <!@TM:1558397143> | Tristate driver led_t[1] (in view: work.latticehx1k(verilog)) on net led[1] (in view: work.latticehx1k(verilog)) has its enable tied to GND. 
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <!@TM:1558397143> | Tristate driver led_t[2] (in view: work.latticehx1k(verilog)) on net led[2] (in view: work.latticehx1k(verilog)) has its enable tied to GND. 
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <!@TM:1558397143> | Tristate driver led_t[3] (in view: work.latticehx1k(verilog)) on net led[3] (in view: work.latticehx1k(verilog)) has its enable tied to GND. 
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <!@TM:1558397143> | Tristate driver led_t[4] (in view: work.latticehx1k(verilog)) on net led[4] (in view: work.latticehx1k(verilog)) has its enable tied to GND. 
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1558397143> | Writing default property annotation file D:\PhotonUser\Lab32\Lab3\Lab3_Implmnt\Lab3.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\photonuser\lab32\vbuf.v:456:0:456:6:@N:BN362:@XP_MSG">vbuf.v(456)</a><!@TM:1558397143> | Removing sequential instance vram_wr_tap_4_user[1] (in view: work.vbuf_Z1(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\photonuser\lab32\vbuf.v:456:0:456:6:@N:BN362:@XP_MSG">vbuf.v(456)</a><!@TM:1558397143> | Removing sequential instance vram_wr_tap_4_user[0] (in view: work.vbuf_Z1(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue May 21 00:05:43 2019

###########################################################]
Map & Optimize Report

# Tue May 21 00:05:43 2019

<a name=mapperReport7></a>Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39</a>
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1558397151> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1558397151> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="d:\photonuser\lab32\lab3_140l.v:171:19:171:25:@N:MO111:@XP_MSG">lab3_140l.v(171)</a><!@TM:1558397151> | Tristate driver L3_led_1 (in view: work.didp(verilog)) on net L3_led_1 (in view: work.didp(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="d:\photonuser\lab32\lab3_140l.v:171:19:171:25:@N:MO111:@XP_MSG">lab3_140l.v(171)</a><!@TM:1558397151> | Tristate driver L3_led_2 (in view: work.didp(verilog)) on net L3_led_2 (in view: work.didp(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="d:\photonuser\lab32\lab3_140l.v:171:19:171:25:@N:MO111:@XP_MSG">lab3_140l.v(171)</a><!@TM:1558397151> | Tristate driver L3_led_3 (in view: work.didp(verilog)) on net L3_led_3 (in view: work.didp(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="d:\photonuser\lab32\lab3_140l.v:171:19:171:25:@N:MO111:@XP_MSG">lab3_140l.v(171)</a><!@TM:1558397151> | Tristate driver L3_led_4 (in view: work.didp(verilog)) on net L3_led_4 (in view: work.didp(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="d:\photonuser\lab32\lab3_140l.v:171:19:171:25:@N:MO111:@XP_MSG">lab3_140l.v(171)</a><!@TM:1558397151> | Tristate driver L3_led_5 (in view: work.didp(verilog)) on net L3_led_5 (in view: work.didp(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <!@TM:1558397151> | Tristate driver L3_led_t[0] (in view: work.Lab3_140L(verilog)) on net L3_led[0] (in view: work.Lab3_140L(verilog)) has its enable tied to GND. 
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <!@TM:1558397151> | Tristate driver L3_led_t[1] (in view: work.Lab3_140L(verilog)) on net L3_led[1] (in view: work.Lab3_140L(verilog)) has its enable tied to GND. 
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <!@TM:1558397151> | Tristate driver L3_led_t[2] (in view: work.Lab3_140L(verilog)) on net L3_led[2] (in view: work.Lab3_140L(verilog)) has its enable tied to GND. 
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <!@TM:1558397151> | Tristate driver L3_led_t[3] (in view: work.Lab3_140L(verilog)) on net L3_led[3] (in view: work.Lab3_140L(verilog)) has its enable tied to GND. 
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <!@TM:1558397151> | Tristate driver L3_led_t[4] (in view: work.Lab3_140L(verilog)) on net L3_led[4] (in view: work.Lab3_140L(verilog)) has its enable tied to GND. 

Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:MT206:@XP_HELP">MT206</a> : <!@TM:1558397151> | Auto Constrain mode is enabled 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\photonuser\lab32\vbuf.v:456:0:456:6:@N:BN362:@XP_MSG">vbuf.v(456)</a><!@TM:1558397151> | Removing sequential instance vram_wr_tap_4_user[1:0] (in view: work.vbuf_Z1(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="d:\photonuser\lab32\buart.v:185:2:185:8:@W:FX1039:@XP_MSG">buart.v(185)</a><!@TM:1558397151> | User-specified initial value defined for instance buart._rx.hh[1:0] is being ignored. </font>

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="d:\photonuser\lab32\buart.v:185:2:185:8:@N:MO231:@XP_MSG">buart.v(185)</a><!@TM:1558397151> | Found counter in view:work.rxuart(verilog) instance bitcount[4:0] 
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="d:\photonuser\lab32\dispstring.v:32:3:32:9:@W:MO129:@XP_MSG">dispstring.v(32)</a><!@TM:1558397151> | Sequential instance Lab_UT.dispString.dOut[7] is reduced to a combinational gate by constant propagation.</font>

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 147MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\photonuser\lab32\lab3_140l.v:323:2:323:8:@N:BN362:@XP_MSG">lab3_140l.v(323)</a><!@TM:1558397151> | Removing sequential instance Lab_UT.dictrl.state[1] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\photonuser\lab32\lab3_140l.v:323:2:323:8:@N:BN362:@XP_MSG">lab3_140l.v(323)</a><!@TM:1558397151> | Removing sequential instance Lab_UT.dictrl.state[3] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\photonuser\lab32\lab3_140l.v:323:2:323:8:@N:BN362:@XP_MSG">lab3_140l.v(323)</a><!@TM:1558397151> | Removing sequential instance Lab_UT.dictrl.state[0] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\photonuser\lab32\lab3_140l.v:323:2:323:8:@N:BN362:@XP_MSG">lab3_140l.v(323)</a><!@TM:1558397151> | Removing sequential instance Lab_UT.dictrl.state[2] (in view: work.latticehx1k(verilog)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 147MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 138MB peak: 147MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 138MB peak: 147MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 144MB peak: 147MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 144MB peak: 147MB)


Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 144MB peak: 147MB)


Finished technology mapping (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 177MB peak: 179MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:04s		    -4.50ns		 510 /       227
   2		0h:00m:04s		    -4.50ns		 500 /       227
   3		0h:00m:04s		    -3.10ns		 500 /       227
   4		0h:00m:04s		    -3.10ns		 500 /       227
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\photonuser\lab32\buart.v:185:2:185:8:@N:FX271:@XP_MSG">buart.v(185)</a><!@TM:1558397151> | Replicating instance buart._rx.shifter[4] (in view: work.latticehx1k(verilog)) with 15 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\photonuser\lab32\buart.v:185:2:185:8:@N:FX271:@XP_MSG">buart.v(185)</a><!@TM:1558397151> | Replicating instance buart._rx.shifter[2] (in view: work.latticehx1k(verilog)) with 29 loads 2 times to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\photonuser\lab32\buart.v:185:2:185:8:@N:FX271:@XP_MSG">buart.v(185)</a><!@TM:1558397151> | Replicating instance buart._rx.shifter[5] (in view: work.latticehx1k(verilog)) with 17 loads 2 times to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\photonuser\lab32\buart.v:185:2:185:8:@N:FX271:@XP_MSG">buart.v(185)</a><!@TM:1558397151> | Replicating instance buart._rx.shifter[1] (in view: work.latticehx1k(verilog)) with 26 loads 2 times to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\photonuser\lab32\buart.v:185:2:185:8:@N:FX271:@XP_MSG">buart.v(185)</a><!@TM:1558397151> | Replicating instance buart._rx.shifter[7] (in view: work.latticehx1k(verilog)) with 16 loads 2 times to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\photonuser\lab32\buart.v:185:2:185:8:@N:FX271:@XP_MSG">buart.v(185)</a><!@TM:1558397151> | Replicating instance buart._rx.shifter[6] (in view: work.latticehx1k(verilog)) with 18 loads 2 times to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\photonuser\lab32\buart.v:185:2:185:8:@N:FX271:@XP_MSG">buart.v(185)</a><!@TM:1558397151> | Replicating instance buart._rx.shifter[3] (in view: work.latticehx1k(verilog)) with 42 loads 3 times to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\photonuser\lab32\buart.v:185:2:185:8:@N:FX271:@XP_MSG">buart.v(185)</a><!@TM:1558397151> | Replicating instance buart._rx.shifter[0] (in view: work.latticehx1k(verilog)) with 21 loads 2 times to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\photonuser\lab32\lab3_140l.v:323:2:323:8:@N:FX271:@XP_MSG">lab3_140l.v(323)</a><!@TM:1558397151> | Replicating instance Lab_UT.dictrl.state_0[0] (in view: work.latticehx1k(verilog)) with 31 loads 2 times to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\photonuser\lab32\vbuf.v:456:0:456:6:@N:FX271:@XP_MSG">vbuf.v(456)</a><!@TM:1558397151> | Replicating instance uu2.w_addr_displaying[3] (in view: work.latticehx1k(verilog)) with 19 loads 2 times to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\photonuser\lab32\vbuf.v:456:0:456:6:@N:FX271:@XP_MSG">vbuf.v(456)</a><!@TM:1558397151> | Replicating instance uu2.w_addr_displaying[7] (in view: work.latticehx1k(verilog)) with 15 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\photonuser\lab32\vbuf.v:456:0:456:6:@N:FX271:@XP_MSG">vbuf.v(456)</a><!@TM:1558397151> | Replicating instance uu2.w_addr_displaying[0] (in view: work.latticehx1k(verilog)) with 20 loads 2 times to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\photonuser\lab32\vbuf.v:456:0:456:6:@N:FX271:@XP_MSG">vbuf.v(456)</a><!@TM:1558397151> | Replicating instance uu2.w_addr_displaying[2] (in view: work.latticehx1k(verilog)) with 15 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\photonuser\lab32\vbuf.v:456:0:456:6:@N:FX271:@XP_MSG">vbuf.v(456)</a><!@TM:1558397151> | Replicating instance uu2.w_addr_displaying[1] (in view: work.latticehx1k(verilog)) with 16 loads 2 times to improve timing.
Timing driven replication report
Added 26 Registers via timing driven replication
Added 6 LUTs via timing driven replication

   5		0h:00m:05s		    -1.70ns		 577 /       253
   6		0h:00m:05s		    -1.70ns		 579 /       253
   7		0h:00m:06s		    -0.97ns		 582 /       253
   8		0h:00m:06s		    -0.97ns		 586 /       253
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\photonuser\lab32\vbuf.v:456:0:456:6:@N:FX271:@XP_MSG">vbuf.v(456)</a><!@TM:1558397151> | Replicating instance uu2.w_addr_displaying[8] (in view: work.latticehx1k(verilog)) with 13 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\photonuser\lab32\lab3_140l.v:323:2:323:8:@N:FX271:@XP_MSG">lab3_140l.v(323)</a><!@TM:1558397151> | Replicating instance Lab_UT.dictrl.state_ret_2 (in view: work.latticehx1k(verilog)) with 9 loads 1 time to improve timing.
Timing driven replication report
Added 2 Registers via timing driven replication
Added 2 LUTs via timing driven replication


   9		0h:00m:06s		    -0.97ns		 586 /       255
  10		0h:00m:06s		    -0.97ns		 587 /       255
@N:<a href="@N:FX1017:@XP_HELP">FX1017</a> : <a href="d:\photonuser\lab32\latticehx1k.v:365:14:365:34:@N:FX1017:@XP_MSG">latticehx1k.v(365)</a><!@TM:1558397151> | SB_GB inserted on the net clk.
@N:<a href="@N:FX1017:@XP_HELP">FX1017</a> : <a href="d:\photonuser\lab32\latticehx1k.v:84:3:84:9:@N:FX1017:@XP_MSG">latticehx1k.v(84)</a><!@TM:1558397151> | SB_GB inserted on the net rst.
@N:<a href="@N:FX1017:@XP_HELP">FX1017</a> : <!@TM:1558397151> | SB_GB inserted on the net buart._rx.sample. 
@N:<a href="@N:FX1017:@XP_HELP">FX1017</a> : <!@TM:1558397151> | SB_GB inserted on the net uu0.un11_l_count_i. 

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 195MB peak: 197MB)

Warning: Found 10 combinational loops!
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1558397151> | Found combinational loop during mapping at net Lab_UT.dictrl.alarmstate[0]</font> 
1) instance Lab_UT.dictrl.alarmstate_latch[0] (in view: work.latticehx1k(verilog)), output net Lab_UT.dictrl.alarmstate[0] (in view: work.latticehx1k(verilog))
    net        Lab_UT.dictrl.alarmstate[0]
    input  pin Lab_UT.dictrl.alarmstate_1_sqmuxa_1_i/I0
    instance   Lab_UT.dictrl.alarmstate_1_sqmuxa_1_i (cell SB_LUT4)
    output pin Lab_UT.dictrl.alarmstate_1_sqmuxa_1_i/O
    net        Lab_UT.dictrl.alarmstate_1_sqmuxa_1_i
    input  pin Lab_UT.dictrl.alarmstate_latch[0]/I0
    instance   Lab_UT.dictrl.alarmstate_latch[0] (cell SB_LUT4)
    output pin Lab_UT.dictrl.alarmstate_latch[0]/O
    net        Lab_UT.dictrl.alarmstate[0]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1558397151> | Found combinational loop during mapping at net Lab_UT.dictrl.alarmstate_1_sqmuxa_1_i</font> 
2) instance Lab_UT.dictrl.alarmstate_1_sqmuxa_1_i (in view: work.latticehx1k(verilog)), output net Lab_UT.dictrl.alarmstate_1_sqmuxa_1_i (in view: work.latticehx1k(verilog))
    net        Lab_UT.dictrl.alarmstate_1_sqmuxa_1_i
    input  pin Lab_UT.dictrl.alarmstate_latch[1]/I0
    instance   Lab_UT.dictrl.alarmstate_latch[1] (cell SB_LUT4)
    output pin Lab_UT.dictrl.alarmstate_latch[1]/O
    net        Lab_UT.dictrl.alarmstate[1]
    input  pin Lab_UT.dictrl.alarmstate_1_sqmuxa_1_i/I1
    instance   Lab_UT.dictrl.alarmstate_1_sqmuxa_1_i (cell SB_LUT4)
    output pin Lab_UT.dictrl.alarmstate_1_sqmuxa_1_i/O
    net        Lab_UT.dictrl.alarmstate_1_sqmuxa_1_i
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1558397151> | Found combinational loop during mapping at net Lab_UT.dictrl.alarmstate[1]</font> 
3) instance Lab_UT.dictrl.alarmstate_latch[1] (in view: work.latticehx1k(verilog)), output net Lab_UT.dictrl.alarmstate[1] (in view: work.latticehx1k(verilog))
    net        Lab_UT.dictrl.alarmstate[1]
    input  pin Lab_UT.dictrl.alarmstate_latch[1]/I1
    instance   Lab_UT.dictrl.alarmstate_latch[1] (cell SB_LUT4)
    output pin Lab_UT.dictrl.alarmstate_latch[1]/O
    net        Lab_UT.dictrl.alarmstate[1]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1558397151> | Found combinational loop during mapping at net Lab_UT.alarmchar13</font> 
4) instance Lab_UT.dictrl.m1 (in view: work.latticehx1k(verilog)), output net Lab_UT.alarmchar13 (in view: work.latticehx1k(verilog))
    net        Lab_UT.alarmchar13
    input  pin Lab_UT.dictrl.un1_alarmstate_1_sqmuxa_1_0_i/I0
    instance   Lab_UT.dictrl.un1_alarmstate_1_sqmuxa_1_0_i (cell SB_LUT4)
    output pin Lab_UT.dictrl.un1_alarmstate_1_sqmuxa_1_0_i/O
    net        Lab_UT.dictrl.un1_alarmstate_1_sqmuxa_1_0_i
    input  pin Lab_UT.dictrl.alarmstate_latch[1]/I2
    instance   Lab_UT.dictrl.alarmstate_latch[1] (cell SB_LUT4)
    output pin Lab_UT.dictrl.alarmstate_latch[1]/O
    net        Lab_UT.dictrl.alarmstate[1]
    input  pin Lab_UT.dictrl.alarmstate_1_sqmuxa_1_i/I1
    instance   Lab_UT.dictrl.alarmstate_1_sqmuxa_1_i (cell SB_LUT4)
    output pin Lab_UT.dictrl.alarmstate_1_sqmuxa_1_i/O
    net        Lab_UT.dictrl.alarmstate_1_sqmuxa_1_i
    input  pin Lab_UT.dictrl.alarmstate_latch[0]/I0
    instance   Lab_UT.dictrl.alarmstate_latch[0] (cell SB_LUT4)
    output pin Lab_UT.dictrl.alarmstate_latch[0]/O
    net        Lab_UT.dictrl.alarmstate[0]
    input  pin Lab_UT.dictrl.m1/I0
    instance   Lab_UT.dictrl.m1 (cell SB_LUT4)
    output pin Lab_UT.dictrl.m1/O
    net        Lab_UT.alarmchar13
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1558397151> | Found combinational loop during mapping at net Lab_UT.dictrl.justentered</font> 
5) instance Lab_UT.dictrl.justentered_latch (in view: work.latticehx1k(verilog)), output net Lab_UT.dictrl.justentered (in view: work.latticehx1k(verilog))
    net        Lab_UT.dictrl.justentered
    input  pin Lab_UT.dictrl.un1_alarmstate_1_sqmuxa_1/I3
    instance   Lab_UT.dictrl.un1_alarmstate_1_sqmuxa_1 (cell SB_LUT4)
    output pin Lab_UT.dictrl.un1_alarmstate_1_sqmuxa_1/O
    net        Lab_UT.dictrl.un1_alarmstate_1_sqmuxa_1_0
    input  pin Lab_UT.dictrl.justentered_latch/I0
    instance   Lab_UT.dictrl.justentered_latch (cell SB_LUT4)
    output pin Lab_UT.dictrl.justentered_latch/O
    net        Lab_UT.dictrl.justentered
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1558397151> | Found combinational loop during mapping at net Lab_UT.alarmchar[6]</font> 
6) instance Lab_UT.alarmchar_latch[6] (in view: work.latticehx1k(verilog)), output net Lab_UT.alarmchar[6] (in view: work.latticehx1k(verilog))
    net        Lab_UT.alarmchar[6]
    input  pin Lab_UT.alarmchar_latch[6]/I3
    instance   Lab_UT.alarmchar_latch[6] (cell SB_LUT4)
    output pin Lab_UT.alarmchar_latch[6]/O
    net        Lab_UT.alarmchar[6]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1558397151> | Found combinational loop during mapping at net Lab_UT.alarmchar[1]</font> 
7) instance Lab_UT.alarmchar_latch[1] (in view: work.latticehx1k(verilog)), output net Lab_UT.alarmchar[1] (in view: work.latticehx1k(verilog))
    net        Lab_UT.alarmchar[1]
    input  pin Lab_UT.alarmchar_latch[1]/I1
    instance   Lab_UT.alarmchar_latch[1] (cell SB_LUT4)
    output pin Lab_UT.alarmchar_latch[1]/O
    net        Lab_UT.alarmchar[1]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1558397151> | Found combinational loop during mapping at net Lab_UT.alarmchar[0]</font> 
8) instance Lab_UT.alarmchar_latch[0] (in view: work.latticehx1k(verilog)), output net Lab_UT.alarmchar[0] (in view: work.latticehx1k(verilog))
    net        Lab_UT.alarmchar[0]
    input  pin Lab_UT.alarmchar_latch[0]/I3
    instance   Lab_UT.alarmchar_latch[0] (cell SB_LUT4)
    output pin Lab_UT.alarmchar_latch[0]/O
    net        Lab_UT.alarmchar[0]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1558397151> | Found combinational loop during mapping at net Lab_UT.alarmchar[4]</font> 
9) instance Lab_UT.alarmchar_latch[4] (in view: work.latticehx1k(verilog)), output net Lab_UT.alarmchar[4] (in view: work.latticehx1k(verilog))
    net        Lab_UT.alarmchar[4]
    input  pin Lab_UT.alarmchar_latch[4]/I2
    instance   Lab_UT.alarmchar_latch[4] (cell SB_LUT4)
    output pin Lab_UT.alarmchar_latch[4]/O
    net        Lab_UT.alarmchar[4]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1558397151> | Found combinational loop during mapping at net Lab_UT.alarmchar[3]</font> 
10) instance Lab_UT.alarmchar_latch[3] (in view: work.latticehx1k(verilog)), output net Lab_UT.alarmchar[3] (in view: work.latticehx1k(verilog))
    net        Lab_UT.alarmchar[3]
    input  pin Lab_UT.alarmchar_latch[3]/I1
    instance   Lab_UT.alarmchar_latch[3] (cell SB_LUT4)
    output pin Lab_UT.alarmchar_latch[3]/O
    net        Lab_UT.alarmchar[3]
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 196MB peak: 197MB)

@N:<a href="@N:MT611:@XP_HELP">MT611</a> : <!@TM:1558397151> | Automatically generated clock latticehx1k_pll|PLLOUTCORE_derived_clock is not used and is being removed 


@S |Clock Optimization Summary


<a name=clockReport8></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 258 clock pin(s) of sequential element(s)
0 instances converted, 258 sequential instances remain driven by gated/generated clocks

===================================================================================================================== Gated/Generated Clocks =====================================================================================================================
Clock Tree ID     Driving Element                               Drive Element Type     Fanout     Sample Instance                   Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|S:latticehx1k_pll_inst.latticehx1k_pll_inst@|E:uu2.w_addr_displaying_fast[8]@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       latticehx1k_pll_inst.latticehx1k_pll_inst     SB_PLL40_CORE          258        uu2.w_addr_displaying_fast[8]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 168MB peak: 197MB)

Writing Analyst data base D:\PhotonUser\Lab32\Lab3\Lab3_Implmnt\synwork\Lab3_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 194MB peak: 197MB)

Writing EDIF Netlist and constraint files
@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1558397151> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1558397151> | Synopsys Constraint File capacitance units using default value of 1pF  
@N:<a href="@N:FX1056:@XP_HELP">FX1056</a> : <!@TM:1558397151> | Writing EDF file: D:\PhotonUser\Lab32\Lab3\Lab3_Implmnt\Lab3.edf 
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 195MB peak: 197MB)


Start final timing analysis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 193MB peak: 197MB)

Warning: Found 9 combinational loops!
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1558397151> | Found combinational loop during mapping at net Lab_UT.dictrl.alarmstate[0]</font> 
1) instance alarmstate_latch[0] (in view: work.dictrl(netlist)), output net alarmstate[0] (in view: work.dictrl(netlist))
    net        Lab_UT.dictrl.G_179
    input  pin Lab_UT.dictrl.alarmstate_1_sqmuxa_1_i/I0
    instance   Lab_UT.dictrl.alarmstate_1_sqmuxa_1_i (cell SB_LUT4)
    output pin Lab_UT.dictrl.alarmstate_1_sqmuxa_1_i/O
    net        Lab_UT.dictrl.G_180
    input  pin Lab_UT.dictrl.alarmstate_latch[0]/I0
    instance   Lab_UT.dictrl.alarmstate_latch[0] (cell SB_LUT4)
    output pin Lab_UT.dictrl.alarmstate_latch[0]/O
    net        Lab_UT.G_179
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1558397151> | Found combinational loop during mapping at net Lab_UT.dictrl.alarmstate_1_sqmuxa_1_i</font> 
2) instance alarmstate_1_sqmuxa_1_i (in view: work.dictrl(netlist)), output net alarmstate_1_sqmuxa_1_i (in view: work.dictrl(netlist))
    net        Lab_UT.dictrl.G_180
    input  pin Lab_UT.dictrl.alarmstate_latch[1]/I0
    instance   Lab_UT.dictrl.alarmstate_latch[1] (cell SB_LUT4)
    output pin Lab_UT.dictrl.alarmstate_latch[1]/O
    net        Lab_UT.dictrl.G_181
    input  pin Lab_UT.dictrl.alarmstate_1_sqmuxa_1_i/I1
    instance   Lab_UT.dictrl.alarmstate_1_sqmuxa_1_i (cell SB_LUT4)
    output pin Lab_UT.dictrl.alarmstate_1_sqmuxa_1_i/O
    net        Lab_UT.dictrl.G_180
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1558397151> | Found combinational loop during mapping at net Lab_UT.dictrl.alarmstate[1]</font> 
3) instance alarmstate_latch[1] (in view: work.dictrl(netlist)), output net alarmstate[1] (in view: work.dictrl(netlist))
    net        Lab_UT.dictrl.G_181
    input  pin Lab_UT.dictrl.alarmstate_latch[1]/I1
    instance   Lab_UT.dictrl.alarmstate_latch[1] (cell SB_LUT4)
    output pin Lab_UT.dictrl.alarmstate_latch[1]/O
    net        Lab_UT.dictrl.G_181
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1558397151> | Found combinational loop during mapping at net Lab_UT.dictrl.justentered</font> 
4) instance justentered_latch (in view: work.dictrl(netlist)), output net justentered (in view: work.dictrl(netlist))
    net        Lab_UT.dictrl.G_183
    input  pin Lab_UT.dictrl.un1_alarmstate_1_sqmuxa_1/I3
    instance   Lab_UT.dictrl.un1_alarmstate_1_sqmuxa_1 (cell SB_LUT4)
    output pin Lab_UT.dictrl.un1_alarmstate_1_sqmuxa_1/O
    net        Lab_UT.dictrl.un1_alarmstate_1_sqmuxa_1_0
    input  pin Lab_UT.dictrl.justentered_latch/I0
    instance   Lab_UT.dictrl.justentered_latch (cell SB_LUT4)
    output pin Lab_UT.dictrl.justentered_latch/O
    net        Lab_UT.dictrl.G_183
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1558397151> | Found combinational loop during mapping at net Lab_UT.alarmchar[0]</font> 
5) instance alarmchar_latch[0] (in view: work.Lab3_140L(netlist)), output net alarmchar[0] (in view: work.Lab3_140L(netlist))
    net        Lab_UT.G_186
    input  pin Lab_UT.alarmchar_latch[0]/I3
    instance   Lab_UT.alarmchar_latch[0] (cell SB_LUT4)
    output pin Lab_UT.alarmchar_latch[0]/O
    net        Lab_UT.dispString.G_186
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1558397151> | Found combinational loop during mapping at net Lab_UT.alarmchar[3]</font> 
6) instance alarmchar_latch[3] (in view: work.Lab3_140L(netlist)), output net alarmchar[3] (in view: work.Lab3_140L(netlist))
    net        Lab_UT.G_188
    input  pin Lab_UT.alarmchar_latch[3]/I1
    instance   Lab_UT.alarmchar_latch[3] (cell SB_LUT4)
    output pin Lab_UT.alarmchar_latch[3]/O
    net        Lab_UT.dispString.G_188
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1558397151> | Found combinational loop during mapping at net Lab_UT.alarmchar[4]</font> 
7) instance alarmchar_latch[4] (in view: work.Lab3_140L(netlist)), output net alarmchar[4] (in view: work.Lab3_140L(netlist))
    net        Lab_UT.G_187
    input  pin Lab_UT.alarmchar_latch[4]/I2
    instance   Lab_UT.alarmchar_latch[4] (cell SB_LUT4)
    output pin Lab_UT.alarmchar_latch[4]/O
    net        Lab_UT.dispString.G_187
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1558397151> | Found combinational loop during mapping at net Lab_UT.alarmchar[1]</font> 
8) instance alarmchar_latch[1] (in view: work.Lab3_140L(netlist)), output net alarmchar[1] (in view: work.Lab3_140L(netlist))
    net        Lab_UT.G_185
    input  pin Lab_UT.alarmchar_latch[1]/I1
    instance   Lab_UT.alarmchar_latch[1] (cell SB_LUT4)
    output pin Lab_UT.alarmchar_latch[1]/O
    net        Lab_UT.dispString.G_185
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1558397151> | Found combinational loop during mapping at net Lab_UT.alarmchar[6]</font> 
9) instance alarmchar_latch[6] (in view: work.Lab3_140L(netlist)), output net alarmchar[6] (in view: work.Lab3_140L(netlist))
    net        Lab_UT.G_184
    input  pin Lab_UT.alarmchar_latch[6]/I3
    instance   Lab_UT.alarmchar_latch[6] (cell SB_LUT4)
    output pin Lab_UT.alarmchar_latch[6]/O
    net        Lab_UT.alarmchar[6]
End of loops
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1558397151> | Found inferred clock latticehx1k|clk_in with period 15.56ns. Please declare a user-defined clock on object "p:clk_in"</font> 


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
# Timing Report written on Tue May 21 00:05:50 2019
#


Top view:               latticehx1k
Requested Frequency:    64.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1558397151> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1558397151> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary10></a>Performance Summary</a>
*******************


Worst slack in design: -2.467

                       Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock         Frequency     Frequency     Period        Period        Slack      Type         Group                
----------------------------------------------------------------------------------------------------------------------------
latticehx1k|clk_in     64.3 MHz      NA            15.564        NA            NA         inferred     Autoconstr_clkgroup_0
System                 71.5 MHz      60.8 MHz      13.977        16.444        -2.467     system       system_clkgroup      
============================================================================================================================
@N:<a href="@N:MT582:@XP_HELP">MT582</a> : <!@TM:1558397151> | Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack 





<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise  
----------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack 
----------------------------------------------------------------------------------------------------------
System    System  |  13.977      -0.861  |  13.977      4.416  |  13.977      2.891  |  13.977      -2.467
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13></a>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack14></a>Starting Points with Worst Slack</a>
********************************

                                       Starting                                                           Arrival           
Instance                               Reference     Type           Pin     Net                           Time        Slack 
                                       Clock                                                                                
----------------------------------------------------------------------------------------------------------------------------
uu2.bitmap[162]                        System        SB_DFFNSR      Q       bitmap[162]                   0.540       -2.467
uu2.bitmap[52]                         System        SB_DFFNSR      Q       bitmap[52]                    0.540       -2.418
uu2.bitmap[168]                        System        SB_DFFNSR      Q       bitmap[168]                   0.540       -2.418
uu2.w_addr_displaying_fast_nesr[1]     System        SB_DFFNESR     Q       w_addr_displaying_fast[1]     0.540       -2.397
uu2.w_addr_displaying_fast_nesr[3]     System        SB_DFFNESR     Q       w_addr_displaying_fast[3]     0.540       -2.397
uu2.bitmap[58]                         System        SB_DFFNSR      Q       bitmap[58]                    0.540       -2.368
uu2.bitmap[180]                        System        SB_DFFNSR      Q       bitmap[180]                   0.540       -2.368
uu2.bitmap[308]                        System        SB_DFFNSR      Q       bitmap[308]                   0.540       -2.368
uu2.bitmap[40]                         System        SB_DFFNSR      Q       bitmap[40]                    0.540       -2.347
uu2.w_addr_displaying_fast[2]          System        SB_DFFNSR      Q       w_addr_displaying_fast[2]     0.540       -2.347
============================================================================================================================


<a name=endingSlack15></a>Ending Points with Worst Slack</a>
******************************

                                   Starting                                                      Required           
Instance                           Reference     Type            Pin          Net                Time         Slack 
                                   Clock                                                                            
--------------------------------------------------------------------------------------------------------------------
uu2.mem0.ram512X8_inst             System        SB_RAM512x8     WDATA[1]     w_data[1]          13.816       -2.467
uu2.mem0.ram512X8_inst             System        SB_RAM512x8     WDATA[3]     w_data[3]          13.816       -2.467
Lab_UT.didp.state_ret_1_esr        System        SB_DFFESR       D            N_90_reti          13.872       -0.861
Lab_UT.dictrl.state_ret_3          System        SB_DFFSS        D            state_ret_3_en     13.872       -0.861
Lab_UT.dictrl.state_ret_8_ess      System        SB_DFFESS       D            N_91_reti          13.872       -0.861
Lab_UT.dictrl.state_ret_9          System        SB_DFFSS        D            state_ret_9_en     13.872       -0.861
Lab_UT.dictrl.state_ret_11_ess     System        SB_DFFESS       D            LdSones_reti_i     13.872       -0.861
Lab_UT.dictrl.state_ret_10_esr     System        SB_DFFESR       D            LdSones_reti       13.872       -0.833
Lab_UT.dictrl.next_state[0]        System        SB_DFFE         E            g0_0               13.977       -0.777
Lab_UT.dictrl.next_state[1]        System        SB_DFFE         E            g0_0               13.977       -0.777
====================================================================================================================



<a name=worstPaths16></a>Worst Path Information</a>
<a href="D:\PhotonUser\Lab32\Lab3\Lab3_Implmnt\Lab3.srr:srsfD:\PhotonUser\Lab32\Lab3\Lab3_Implmnt\Lab3.srs:fp:110172:112566:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      13.977
    - Setup time:                            0.161
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         13.816

    - Propagation time:                      16.283
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -2.467

    Number of logic level(s):                6
    Starting point:                          uu2.bitmap[162] / Q
    Ending point:                            uu2.mem0.ram512X8_inst / WDATA[1]
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            System [rising] on pin WCLK

Instance / Net                                             Pin          Pin               Arrival     No. of    
Name                                       Type            Name         Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
uu2.bitmap[162]                            SB_DFFNSR       Q            Out     0.540     0.540       -         
bitmap[162]                                Net             -            -       1.599     -           1         
uu2.bitmap_RNIJS4P[162]                    SB_LUT4         I0           In      -         2.139       -         
uu2.bitmap_RNIJS4P[162]                    SB_LUT4         O            Out     0.449     2.588       -         
N_14                                       Net             -            -       1.371     -           1         
uu2.bitmap_RNI2Q8F1[111]                   SB_LUT4         I0           In      -         3.959       -         
uu2.bitmap_RNI2Q8F1[111]                   SB_LUT4         O            Out     0.449     4.408       -         
bitmap_RNI2Q8F1[111]                       Net             -            -       1.371     -           1         
uu2.w_addr_displaying_fast_RNINCTH4[2]     SB_LUT4         I0           In      -         5.779       -         
uu2.w_addr_displaying_fast_RNINCTH4[2]     SB_LUT4         O            Out     0.449     6.227       -         
N_401                                      Net             -            -       1.371     -           1         
uu2.w_addr_displaying_fast_RNINQUSG[2]     SB_LUT4         I0           In      -         7.598       -         
uu2.w_addr_displaying_fast_RNINQUSG[2]     SB_LUT4         O            Out     0.449     8.047       -         
N_406                                      Net             -            -       1.371     -           1         
uu2.w_addr_displaying_RNI6SEI31[8]         SB_LUT4         I1           In      -         9.418       -         
uu2.w_addr_displaying_RNI6SEI31[8]         SB_LUT4         O            Out     0.400     9.818       -         
bitmap_pmux                                Net             -            -       1.371     -           2         
uu2.mem0.ram512X8_inst_RNO_9               SB_LUT4         I2           In      -         11.189      -         
uu2.mem0.ram512X8_inst_RNO_9               SB_LUT4         O            Out     0.379     11.568      -         
w_data[1]                                  Net             -            -       4.715     -           1         
uu2.mem0.ram512X8_inst                     SB_RAM512x8     WDATA[1]     In      -         16.283      -         
================================================================================================================
Total path delay (propagation time + setup) of 16.444 is 3.275(19.9%) logic and 13.169(80.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      13.977
    - Setup time:                            0.161
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         13.816

    - Propagation time:                      16.283
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -2.467

    Number of logic level(s):                6
    Starting point:                          uu2.bitmap[162] / Q
    Ending point:                            uu2.mem0.ram512X8_inst / WDATA[3]
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            System [rising] on pin WCLK

Instance / Net                                             Pin          Pin               Arrival     No. of    
Name                                       Type            Name         Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
uu2.bitmap[162]                            SB_DFFNSR       Q            Out     0.540     0.540       -         
bitmap[162]                                Net             -            -       1.599     -           1         
uu2.bitmap_RNIJS4P[162]                    SB_LUT4         I0           In      -         2.139       -         
uu2.bitmap_RNIJS4P[162]                    SB_LUT4         O            Out     0.449     2.588       -         
N_14                                       Net             -            -       1.371     -           1         
uu2.bitmap_RNI2Q8F1[111]                   SB_LUT4         I0           In      -         3.959       -         
uu2.bitmap_RNI2Q8F1[111]                   SB_LUT4         O            Out     0.449     4.408       -         
bitmap_RNI2Q8F1[111]                       Net             -            -       1.371     -           1         
uu2.w_addr_displaying_fast_RNINCTH4[2]     SB_LUT4         I0           In      -         5.779       -         
uu2.w_addr_displaying_fast_RNINCTH4[2]     SB_LUT4         O            Out     0.449     6.227       -         
N_401                                      Net             -            -       1.371     -           1         
uu2.w_addr_displaying_fast_RNINQUSG[2]     SB_LUT4         I0           In      -         7.598       -         
uu2.w_addr_displaying_fast_RNINQUSG[2]     SB_LUT4         O            Out     0.449     8.047       -         
N_406                                      Net             -            -       1.371     -           1         
uu2.w_addr_displaying_RNI6SEI31[8]         SB_LUT4         I1           In      -         9.418       -         
uu2.w_addr_displaying_RNI6SEI31[8]         SB_LUT4         O            Out     0.400     9.818       -         
bitmap_pmux                                Net             -            -       1.371     -           2         
uu2.mem0.ram512X8_inst_RNO_11              SB_LUT4         I2           In      -         11.189      -         
uu2.mem0.ram512X8_inst_RNO_11              SB_LUT4         O            Out     0.379     11.568      -         
w_data[3]                                  Net             -            -       4.715     -           1         
uu2.mem0.ram512X8_inst                     SB_RAM512x8     WDATA[3]     In      -         16.283      -         
================================================================================================================
Total path delay (propagation time + setup) of 16.444 is 3.275(19.9%) logic and 13.169(80.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      13.977
    - Setup time:                            0.161
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         13.816

    - Propagation time:                      16.233
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.417

    Number of logic level(s):                6
    Starting point:                          uu2.bitmap[52] / Q
    Ending point:                            uu2.mem0.ram512X8_inst / WDATA[1]
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            System [rising] on pin WCLK

Instance / Net                                                 Pin          Pin               Arrival     No. of    
Name                                           Type            Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
uu2.bitmap[52]                                 SB_DFFNSR       Q            Out     0.540     0.540       -         
bitmap[52]                                     Net             -            -       1.599     -           1         
uu2.bitmap_RNIB3QK[52]                         SB_LUT4         I0           In      -         2.139       -         
uu2.bitmap_RNIB3QK[52]                         SB_LUT4         O            Out     0.449     2.588       -         
N_149                                          Net             -            -       1.371     -           1         
uu2.w_addr_displaying_3_rep1_nesr_RNI2UBA2     SB_LUT4         I0           In      -         3.959       -         
uu2.w_addr_displaying_3_rep1_nesr_RNI2UBA2     SB_LUT4         O            Out     0.449     4.408       -         
w_addr_displaying_3_rep1_nesr_RNI2UBA2         Net             -            -       1.371     -           2         
uu2.w_addr_displaying_RNI0NG56_0[4]            SB_LUT4         I0           In      -         5.779       -         
uu2.w_addr_displaying_RNI0NG56_0[4]            SB_LUT4         O            Out     0.449     6.227       -         
w_addr_displaying_RNI0NG56_0[4]                Net             -            -       1.371     -           1         
uu2.w_addr_displaying_fast_RNINQUSG[2]         SB_LUT4         I1           In      -         7.598       -         
uu2.w_addr_displaying_fast_RNINQUSG[2]         SB_LUT4         O            Out     0.400     7.998       -         
N_406                                          Net             -            -       1.371     -           1         
uu2.w_addr_displaying_RNI6SEI31[8]             SB_LUT4         I1           In      -         9.369       -         
uu2.w_addr_displaying_RNI6SEI31[8]             SB_LUT4         O            Out     0.400     9.769       -         
bitmap_pmux                                    Net             -            -       1.371     -           2         
uu2.mem0.ram512X8_inst_RNO_9                   SB_LUT4         I2           In      -         11.140      -         
uu2.mem0.ram512X8_inst_RNO_9                   SB_LUT4         O            Out     0.379     11.519      -         
w_data[1]                                      Net             -            -       4.715     -           1         
uu2.mem0.ram512X8_inst                         SB_RAM512x8     WDATA[1]     In      -         16.233      -         
====================================================================================================================
Total path delay (propagation time + setup) of 16.395 is 3.226(19.7%) logic and 13.169(80.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      13.977
    - Setup time:                            0.161
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         13.816

    - Propagation time:                      16.233
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.417

    Number of logic level(s):                6
    Starting point:                          uu2.bitmap[168] / Q
    Ending point:                            uu2.mem0.ram512X8_inst / WDATA[1]
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            System [rising] on pin WCLK

Instance / Net                                             Pin          Pin               Arrival     No. of    
Name                                       Type            Name         Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
uu2.bitmap[168]                            SB_DFFNSR       Q            Out     0.540     0.540       -         
bitmap[168]                                Net             -            -       1.599     -           1         
uu2.bitmap_RNIJS4P[162]                    SB_LUT4         I1           In      -         2.139       -         
uu2.bitmap_RNIJS4P[162]                    SB_LUT4         O            Out     0.400     2.539       -         
N_14                                       Net             -            -       1.371     -           1         
uu2.bitmap_RNI2Q8F1[111]                   SB_LUT4         I0           In      -         3.910       -         
uu2.bitmap_RNI2Q8F1[111]                   SB_LUT4         O            Out     0.449     4.359       -         
bitmap_RNI2Q8F1[111]                       Net             -            -       1.371     -           1         
uu2.w_addr_displaying_fast_RNINCTH4[2]     SB_LUT4         I0           In      -         5.729       -         
uu2.w_addr_displaying_fast_RNINCTH4[2]     SB_LUT4         O            Out     0.449     6.178       -         
N_401                                      Net             -            -       1.371     -           1         
uu2.w_addr_displaying_fast_RNINQUSG[2]     SB_LUT4         I0           In      -         7.549       -         
uu2.w_addr_displaying_fast_RNINQUSG[2]     SB_LUT4         O            Out     0.449     7.998       -         
N_406                                      Net             -            -       1.371     -           1         
uu2.w_addr_displaying_RNI6SEI31[8]         SB_LUT4         I1           In      -         9.369       -         
uu2.w_addr_displaying_RNI6SEI31[8]         SB_LUT4         O            Out     0.400     9.769       -         
bitmap_pmux                                Net             -            -       1.371     -           2         
uu2.mem0.ram512X8_inst_RNO_9               SB_LUT4         I2           In      -         11.140      -         
uu2.mem0.ram512X8_inst_RNO_9               SB_LUT4         O            Out     0.379     11.519      -         
w_data[1]                                  Net             -            -       4.715     -           1         
uu2.mem0.ram512X8_inst                     SB_RAM512x8     WDATA[1]     In      -         16.233      -         
================================================================================================================
Total path delay (propagation time + setup) of 16.395 is 3.226(19.7%) logic and 13.169(80.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      13.977
    - Setup time:                            0.161
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         13.816

    - Propagation time:                      16.233
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.417

    Number of logic level(s):                6
    Starting point:                          uu2.bitmap[52] / Q
    Ending point:                            uu2.mem0.ram512X8_inst / WDATA[3]
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            System [rising] on pin WCLK

Instance / Net                                                 Pin          Pin               Arrival     No. of    
Name                                           Type            Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
uu2.bitmap[52]                                 SB_DFFNSR       Q            Out     0.540     0.540       -         
bitmap[52]                                     Net             -            -       1.599     -           1         
uu2.bitmap_RNIB3QK[52]                         SB_LUT4         I0           In      -         2.139       -         
uu2.bitmap_RNIB3QK[52]                         SB_LUT4         O            Out     0.449     2.588       -         
N_149                                          Net             -            -       1.371     -           1         
uu2.w_addr_displaying_3_rep1_nesr_RNI2UBA2     SB_LUT4         I0           In      -         3.959       -         
uu2.w_addr_displaying_3_rep1_nesr_RNI2UBA2     SB_LUT4         O            Out     0.449     4.408       -         
w_addr_displaying_3_rep1_nesr_RNI2UBA2         Net             -            -       1.371     -           2         
uu2.w_addr_displaying_RNI0NG56_0[4]            SB_LUT4         I0           In      -         5.779       -         
uu2.w_addr_displaying_RNI0NG56_0[4]            SB_LUT4         O            Out     0.449     6.227       -         
w_addr_displaying_RNI0NG56_0[4]                Net             -            -       1.371     -           1         
uu2.w_addr_displaying_fast_RNINQUSG[2]         SB_LUT4         I1           In      -         7.598       -         
uu2.w_addr_displaying_fast_RNINQUSG[2]         SB_LUT4         O            Out     0.400     7.998       -         
N_406                                          Net             -            -       1.371     -           1         
uu2.w_addr_displaying_RNI6SEI31[8]             SB_LUT4         I1           In      -         9.369       -         
uu2.w_addr_displaying_RNI6SEI31[8]             SB_LUT4         O            Out     0.400     9.769       -         
bitmap_pmux                                    Net             -            -       1.371     -           2         
uu2.mem0.ram512X8_inst_RNO_11                  SB_LUT4         I2           In      -         11.140      -         
uu2.mem0.ram512X8_inst_RNO_11                  SB_LUT4         O            Out     0.379     11.519      -         
w_data[3]                                      Net             -            -       4.715     -           1         
uu2.mem0.ram512X8_inst                         SB_RAM512x8     WDATA[3]     In      -         16.233      -         
====================================================================================================================
Total path delay (propagation time + setup) of 16.395 is 3.226(19.7%) logic and 13.169(80.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 193MB peak: 197MB)


Finished timing report (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 193MB peak: 197MB)

---------------------------------------
<a name=resourceUsage17></a>Resource Usage Report for latticehx1k </a>

Mapping to part: ice40hx1ktq144
Cell usage:
GND             34 uses
SB_CARRY        13 uses
SB_DFF          46 uses
SB_DFFE         4 uses
SB_DFFER        52 uses
SB_DFFES        6 uses
SB_DFFESR       29 uses
SB_DFFESS       7 uses
SB_DFFNE        8 uses
SB_DFFNESR      9 uses
SB_DFFNESS      1 use
SB_DFFNS        2 uses
SB_DFFNSR       46 uses
SB_DFFR         18 uses
SB_DFFS         6 uses
SB_DFFSR        14 uses
SB_DFFSS        7 uses
SB_GB           4 uses
SB_PLL40_CORE   1 use
SB_RAM512x8     1 use
VCC             34 uses
SB_LUT4         563 uses

I/O ports: 10
I/O primitives: 10
SB_IO          10 uses

I/O Register bits:                  0
Register bits not including I/Os:   255 (19%)

RAM/ROM usage summary
Block Rams : 1 of 16 (6%)

Total load per clock:
   latticehx1k|clk_in: 1

@S |Mapping Summary:
Total  LUTs: 563 (43%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 563 = 563 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 30MB peak: 197MB)

Process took 0h:00m:07s realtime, 0h:00m:07s cputime
# Tue May 21 00:05:50 2019

###########################################################]

</pre></samp></body></html>
