// Seed: 3672684768
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  output wire id_15;
  input wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_4 = 1;
  assign module_1.id_12 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    input wire id_1,
    input tri1 id_2,
    input wire id_3,
    input tri1 id_4,
    output wire id_5,
    output uwire id_6,
    input tri0 id_7,
    input tri1 id_8,
    output wor id_9,
    output wor id_10,
    input uwire void id_11,
    input tri1 id_12,
    input supply1 id_13,
    output wor id_14,
    id_31,
    input wor id_15,
    input supply0 id_16,
    input tri id_17,
    input supply1 id_18,
    output wor id_19,
    input wor id_20,
    input tri0 id_21,
    input tri1 id_22,
    input tri id_23,
    output wor id_24,
    output tri1 id_25,
    input tri0 id_26,
    input uwire id_27,
    input tri1 id_28,
    input wand id_29,
    id_32
);
  module_0 modCall_1 (
      id_32,
      id_32,
      id_31,
      id_32,
      id_32,
      id_32,
      id_32,
      id_32,
      id_31,
      id_32,
      id_31,
      id_31,
      id_31,
      id_32,
      id_31,
      id_32
  );
endmodule
