# ğŸš€ **RISC-V Reference SoC Tapeout Program VSD**

## ğŸ‡®ğŸ‡³ **RISC-V VSD Participants India**

Welcome to my journey through the **SoC Tapeout Program VSD**!  

This repository documents my **week-by-week progress** with tasks inside each week.  

> "In this program, we learn to design a **System-on-Chip (SoC)** from basic RTL to GDSII using open-source tools.  
> Part of India's largest collaborative RISC-V tapeout initiative, empowering **3500+ participants** to build silicon and advance the nation's semiconductor ecosystem."

---

## ğŸ“ **Design Flow**
RTL Design â†’ ğŸ”„ Synthesis â†’ ğŸ—ï¸ Physical Design â†’ ğŸ¯ Tapeout Ready  

---

## ğŸ“… **Week 0 â€” Setup & Tools**
ğŸ› ï¸ **Foundation Week:** Environment Setup and Tool Installation  

---

## ğŸ¯ **Program Objectives & Scope**

| Aspect | Details |
|--------|---------|
| ğŸ“ **Learning Path** | Complete SoC Design: RTL â†’ Synthesis â†’ Physical Design â†’ Tapeout |
| ğŸ› ï¸ **Tools Focus** | Open-Source EDA Ecosystem (Yosys, OpenLane, Magic, etc.) |
| ğŸ­ **Industry Relevance** | Real-world semiconductor design methodologies |
| ğŸ¤ **Collaboration** | Part of India's largest RISC-V tapeout initiative |
| ğŸ“ˆ **Scale** | 3500+ participants contributing to silicon advancement |
| ğŸ‡®ğŸ‡³ **National Impact** | Advancing India's semiconductor ecosystem |

---

## ğŸ™ **Acknowledgment**

### ğŸ† Program Leadership & Support  
I am thankful to **Kunal Ghosh** and **Team VLSI System Design (VSD)** for the opportunity to participate in the ongoing **RISC-V SoC Tapeout Program**.  

---

## ğŸ“ˆ **Weekly Progress Tracker**

- âœ… Week 0  
- â³ Week 1  
- â³ Week 2  

---

## ğŸš€ **Journey Continues...**

Stay tuned for upcoming weeks covering **RTL design, synthesis, physical design, and final tapeout preparation!**  

---

## ğŸ”— **Program Links**
- [VSD Website](https://www.vlsisystemdesign.com/)  
- [RISC-V Efabless](https://efabless.com/)  
