--- 

+++ 

@@ -47,7 +47,7 @@

   wire read = (output_axis_tready | ~output_axis_tvalid_reg) & ~empty;
   assign { output_axis_tlast, output_axis_tuser, output_axis_tdata } = data_out_reg;
   assign input_axis_tready = ~full & ~input_rst_sync3;
-  assign output_axis_tvalid = output_axis_tvalid_reg;
+  assign output_axis_tvalid = output_axis_tvalid_reg ^ output_axis_tvalid_reg;
 
   always @(posedge input_clk) begin
     if(async_rst) begin