TimeQuest Timing Analyzer report for DE0_NANO
Wed Mar 16 02:26:45 2016
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 16. Slow 1200mV 85C Model Setup: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 17. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 18. Slow 1200mV 85C Model Hold: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 20. Slow 1200mV 85C Model Hold: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 22. Slow 1200mV 85C Model Hold: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 23. Slow 1200mV 85C Model Recovery: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 85C Model Recovery: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 25. Slow 1200mV 85C Model Recovery: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 27. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 28. Slow 1200mV 85C Model Removal: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 30. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 31. Slow 1200mV 85C Model Removal: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 85C Model Removal: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 33. Slow 1200mV 85C Model Minimum Pulse Width: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 34. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 35. Slow 1200mV 85C Model Minimum Pulse Width: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 36. Slow 1200mV 85C Model Minimum Pulse Width: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 37. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 38. Setup Times
 39. Hold Times
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Propagation Delay
 43. Minimum Propagation Delay
 44. Output Enable Times
 45. Minimum Output Enable Times
 46. Output Disable Times
 47. Minimum Output Disable Times
 48. Slow 1200mV 85C Model Metastability Summary
 49. Slow 1200mV 0C Model Fmax Summary
 50. Slow 1200mV 0C Model Setup Summary
 51. Slow 1200mV 0C Model Hold Summary
 52. Slow 1200mV 0C Model Recovery Summary
 53. Slow 1200mV 0C Model Removal Summary
 54. Slow 1200mV 0C Model Minimum Pulse Width Summary
 55. Slow 1200mV 0C Model Setup: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 56. Slow 1200mV 0C Model Setup: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 57. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 58. Slow 1200mV 0C Model Setup: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 59. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 60. Slow 1200mV 0C Model Hold: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 61. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 62. Slow 1200mV 0C Model Hold: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 63. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 64. Slow 1200mV 0C Model Hold: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 65. Slow 1200mV 0C Model Recovery: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 66. Slow 1200mV 0C Model Recovery: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 67. Slow 1200mV 0C Model Recovery: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 68. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 69. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 70. Slow 1200mV 0C Model Removal: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 71. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 72. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 73. Slow 1200mV 0C Model Removal: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 74. Slow 1200mV 0C Model Removal: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 75. Slow 1200mV 0C Model Minimum Pulse Width: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 76. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 77. Slow 1200mV 0C Model Minimum Pulse Width: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 78. Slow 1200mV 0C Model Minimum Pulse Width: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 79. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 80. Setup Times
 81. Hold Times
 82. Clock to Output Times
 83. Minimum Clock to Output Times
 84. Propagation Delay
 85. Minimum Propagation Delay
 86. Output Enable Times
 87. Minimum Output Enable Times
 88. Output Disable Times
 89. Minimum Output Disable Times
 90. Slow 1200mV 0C Model Metastability Summary
 91. Fast 1200mV 0C Model Setup Summary
 92. Fast 1200mV 0C Model Hold Summary
 93. Fast 1200mV 0C Model Recovery Summary
 94. Fast 1200mV 0C Model Removal Summary
 95. Fast 1200mV 0C Model Minimum Pulse Width Summary
 96. Fast 1200mV 0C Model Setup: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 97. Fast 1200mV 0C Model Setup: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 98. Fast 1200mV 0C Model Setup: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 99. Fast 1200mV 0C Model Setup: 'CLOCK_50'
100. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
101. Fast 1200mV 0C Model Hold: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
102. Fast 1200mV 0C Model Hold: 'CLOCK_50'
103. Fast 1200mV 0C Model Hold: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
104. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
105. Fast 1200mV 0C Model Hold: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
106. Fast 1200mV 0C Model Recovery: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
107. Fast 1200mV 0C Model Recovery: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
108. Fast 1200mV 0C Model Recovery: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
109. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
110. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
111. Fast 1200mV 0C Model Removal: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
112. Fast 1200mV 0C Model Removal: 'CLOCK_50'
113. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
114. Fast 1200mV 0C Model Removal: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
115. Fast 1200mV 0C Model Removal: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
116. Fast 1200mV 0C Model Minimum Pulse Width: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
117. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
118. Fast 1200mV 0C Model Minimum Pulse Width: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
119. Fast 1200mV 0C Model Minimum Pulse Width: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
120. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
121. Setup Times
122. Hold Times
123. Clock to Output Times
124. Minimum Clock to Output Times
125. Propagation Delay
126. Minimum Propagation Delay
127. Output Enable Times
128. Minimum Output Enable Times
129. Output Disable Times
130. Minimum Output Disable Times
131. Fast 1200mV 0C Model Metastability Summary
132. Multicorner Timing Analysis Summary
133. Setup Times
134. Hold Times
135. Clock to Output Times
136. Minimum Clock to Output Times
137. Propagation Delay
138. Minimum Propagation Delay
139. Board Trace Model Assignments
140. Input Transition Times
141. Signal Integrity Metrics (Slow 1200mv 0c Model)
142. Signal Integrity Metrics (Slow 1200mv 85c Model)
143. Signal Integrity Metrics (Fast 1200mv 0c Model)
144. Setup Transfers
145. Hold Transfers
146. Recovery Transfers
147. Removal Transfers
148. Report TCCS
149. Report RSKM
150. Unconstrained Paths
151. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name      ; DE0_NANO                                           ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE22F17C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.36        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  18.2%      ;
;     Processors 3-4         ;   9.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------+
; SDC File List                                                                                 ;
+-----------------------------------------------------------+--------+--------------------------+
; SDC File Path                                             ; Status ; Read at                  ;
+-----------------------------------------------------------+--------+--------------------------+
; MTL_SOPC/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Wed Mar 16 02:26:36 2016 ;
; MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.sdc            ; OK     ; Wed Mar 16 02:26:36 2016 ;
; DE0_NANO.SDC                                              ; OK     ; Wed Mar 16 02:26:36 2016 ;
+-----------------------------------------------------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+------------------------------------------------------------+--------------------------------------------------------------+
; Clock Name                                               ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase  ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                     ; Targets                                                      ;
+----------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+------------------------------------------------------------+--------------------------------------------------------------+
; altera_reserved_tck                                      ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                                            ; { altera_reserved_tck }                                      ;
; CLOCK_50                                                 ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                                            ; { CLOCK_50 }                                                 ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 30.303  ; 33.0 MHz  ; 0.000  ; 15.151 ; 50.00      ; 50        ; 33          ;        ;        ;           ;            ; false    ; CLOCK_50 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 30.303  ; 33.0 MHz  ; 10.101 ; 25.252 ; 50.00      ; 50        ; 33          ; 120.0  ;        ;           ;            ; false    ; CLOCK_50 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] } ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000  ; 100.0 MHz ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;        ;        ;           ;            ; false    ; CLOCK_50 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 10.000  ; 100.0 MHz ; -3.000 ; 2.000  ; 50.00      ; 1         ; 2           ; -108.0 ;        ;           ;            ; false    ; CLOCK_50 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] } ;
+----------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+------------------------------------------------------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                             ;
+------------+-----------------+----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                               ; Note ;
+------------+-----------------+----------------------------------------------------------+------+
; 41.2 MHz   ; 41.2 MHz        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 46.03 MHz  ; 46.03 MHz       ; CLOCK_50                                                 ;      ;
; 97.66 MHz  ; 97.66 MHz       ; altera_reserved_tck                                      ;      ;
; 152.91 MHz ; 152.91 MHz      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                               ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -5.987 ; -294.774      ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -5.983 ; -505.706      ;
; CLOCK_50                                                 ; -1.726 ; -2.467        ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.918  ; 0.000         ;
; altera_reserved_tck                                      ; 44.880 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.215  ; 0.000         ;
; CLOCK_50                                                 ; 0.290  ; 0.000         ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.342  ; 0.000         ;
; altera_reserved_tck                                      ; 0.357  ; 0.000         ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 21.687 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                            ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -3.859 ; -273.645      ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -3.500 ; -3.500        ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.847 ; -3.694        ;
; CLOCK_50                                                 ; 6.202  ; 0.000         ;
; altera_reserved_tck                                      ; 48.063 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                            ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.756 ; 0.000         ;
; altera_reserved_tck                                      ; 1.014 ; 0.000         ;
; CLOCK_50                                                 ; 1.047 ; 0.000         ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.162 ; 0.000         ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.117 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                 ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.738  ; 0.000         ;
; CLOCK_50                                                 ; 9.441  ; 0.000         ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 14.884 ; 0.000         ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 14.921 ; 0.000         ;
; altera_reserved_tck                                      ; 49.490 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                              ;
+--------+-------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -5.987 ; max_read_addr[8]  ; sdram_control:sdram_control_inst|rRD1_ADDR[16]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.886     ; 5.270      ;
; -5.986 ; max_read_addr[8]  ; sdram_control:sdram_control_inst|rRD1_ADDR[12]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.886     ; 5.269      ;
; -5.984 ; max_read_addr[8]  ; sdram_control:sdram_control_inst|rRD1_ADDR[13]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.886     ; 5.267      ;
; -5.869 ; max_read_addr[8]  ; sdram_control:sdram_control_inst|rRD1_ADDR[2]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.521     ; 5.517      ;
; -5.869 ; max_read_addr[8]  ; sdram_control:sdram_control_inst|rRD1_ADDR[3]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.521     ; 5.517      ;
; -5.869 ; max_read_addr[8]  ; sdram_control:sdram_control_inst|rRD1_ADDR[4]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.521     ; 5.517      ;
; -5.869 ; max_read_addr[8]  ; sdram_control:sdram_control_inst|rRD1_ADDR[5]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.521     ; 5.517      ;
; -5.869 ; max_read_addr[8]  ; sdram_control:sdram_control_inst|rRD1_ADDR[6]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.521     ; 5.517      ;
; -5.805 ; max_read_addr[8]  ; sdram_control:sdram_control_inst|rRD1_ADDR[19]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.872     ; 5.102      ;
; -5.804 ; max_read_addr[8]  ; sdram_control:sdram_control_inst|rRD1_ADDR[9]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.872     ; 5.101      ;
; -5.804 ; max_read_addr[8]  ; sdram_control:sdram_control_inst|rRD1_ADDR[21]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.872     ; 5.101      ;
; -5.760 ; max_read_addr[14] ; sdram_control:sdram_control_inst|rRD1_ADDR[16]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.897     ; 5.032      ;
; -5.759 ; max_read_addr[14] ; sdram_control:sdram_control_inst|rRD1_ADDR[12]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.897     ; 5.031      ;
; -5.757 ; max_read_addr[14] ; sdram_control:sdram_control_inst|rRD1_ADDR[13]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.897     ; 5.029      ;
; -5.744 ; max_read_addr[10] ; sdram_control:sdram_control_inst|rRD1_ADDR[16]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.877     ; 5.036      ;
; -5.743 ; max_read_addr[10] ; sdram_control:sdram_control_inst|rRD1_ADDR[12]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.877     ; 5.035      ;
; -5.742 ; max_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[16]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.886     ; 5.025      ;
; -5.741 ; max_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[12]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.886     ; 5.024      ;
; -5.741 ; max_read_addr[10] ; sdram_control:sdram_control_inst|rRD1_ADDR[13]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.877     ; 5.033      ;
; -5.739 ; max_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[13]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.886     ; 5.022      ;
; -5.689 ; max_read_addr[8]  ; sdram_control:sdram_control_inst|rRD1_ADDR[11]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.564     ; 5.294      ;
; -5.688 ; max_read_addr[8]  ; sdram_control:sdram_control_inst|rRD1_ADDR[10]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.564     ; 5.293      ;
; -5.687 ; max_read_addr[8]  ; sdram_control:sdram_control_inst|rRD1_ADDR[22]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.564     ; 5.292      ;
; -5.642 ; max_read_addr[14] ; sdram_control:sdram_control_inst|rRD1_ADDR[2]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.532     ; 5.279      ;
; -5.642 ; max_read_addr[14] ; sdram_control:sdram_control_inst|rRD1_ADDR[3]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.532     ; 5.279      ;
; -5.642 ; max_read_addr[14] ; sdram_control:sdram_control_inst|rRD1_ADDR[4]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.532     ; 5.279      ;
; -5.642 ; max_read_addr[14] ; sdram_control:sdram_control_inst|rRD1_ADDR[5]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.532     ; 5.279      ;
; -5.642 ; max_read_addr[14] ; sdram_control:sdram_control_inst|rRD1_ADDR[6]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.532     ; 5.279      ;
; -5.636 ; max_read_addr[8]  ; sdram_control:sdram_control_inst|rRD1_ADDR[23]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.534     ; 5.271      ;
; -5.635 ; max_read_addr[8]  ; sdram_control:sdram_control_inst|rRD1_ADDR[20]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.534     ; 5.270      ;
; -5.626 ; max_read_addr[10] ; sdram_control:sdram_control_inst|rRD1_ADDR[2]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.512     ; 5.283      ;
; -5.626 ; max_read_addr[10] ; sdram_control:sdram_control_inst|rRD1_ADDR[3]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.512     ; 5.283      ;
; -5.626 ; max_read_addr[10] ; sdram_control:sdram_control_inst|rRD1_ADDR[4]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.512     ; 5.283      ;
; -5.626 ; max_read_addr[10] ; sdram_control:sdram_control_inst|rRD1_ADDR[5]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.512     ; 5.283      ;
; -5.626 ; max_read_addr[10] ; sdram_control:sdram_control_inst|rRD1_ADDR[6]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.512     ; 5.283      ;
; -5.625 ; max_read_addr[8]  ; sdram_control:sdram_control_inst|rRD1_ADDR[17]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.533     ; 5.261      ;
; -5.625 ; max_read_addr[8]  ; sdram_control:sdram_control_inst|rRD1_ADDR[18]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.533     ; 5.261      ;
; -5.624 ; max_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[2]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.521     ; 5.272      ;
; -5.624 ; max_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[3]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.521     ; 5.272      ;
; -5.624 ; max_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[4]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.521     ; 5.272      ;
; -5.624 ; max_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[5]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.521     ; 5.272      ;
; -5.624 ; max_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[6]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.521     ; 5.272      ;
; -5.622 ; max_read_addr[8]  ; sdram_control:sdram_control_inst|rRD1_ADDR[8]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.534     ; 5.257      ;
; -5.619 ; max_read_addr[8]  ; sdram_control:sdram_control_inst|rRD1_ADDR[7]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.534     ; 5.254      ;
; -5.587 ; max_read_addr[8]  ; sdram_control:sdram_control_inst|rRD1_ADDR[14]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.545     ; 5.211      ;
; -5.585 ; max_read_addr[8]  ; sdram_control:sdram_control_inst|rRD1_ADDR[15]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.545     ; 5.209      ;
; -5.578 ; max_read_addr[14] ; sdram_control:sdram_control_inst|rRD1_ADDR[19]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.883     ; 4.864      ;
; -5.577 ; max_read_addr[14] ; sdram_control:sdram_control_inst|rRD1_ADDR[9]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.883     ; 4.863      ;
; -5.577 ; max_read_addr[14] ; sdram_control:sdram_control_inst|rRD1_ADDR[21]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.883     ; 4.863      ;
; -5.562 ; max_read_addr[10] ; sdram_control:sdram_control_inst|rRD1_ADDR[19]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.863     ; 4.868      ;
; -5.561 ; max_read_addr[10] ; sdram_control:sdram_control_inst|rRD1_ADDR[9]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.863     ; 4.867      ;
; -5.561 ; max_read_addr[10] ; sdram_control:sdram_control_inst|rRD1_ADDR[21]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.863     ; 4.867      ;
; -5.560 ; max_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[19]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.872     ; 4.857      ;
; -5.559 ; max_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[9]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.872     ; 4.856      ;
; -5.559 ; max_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[21]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.872     ; 4.856      ;
; -5.551 ; max_read_addr[9]  ; sdram_control:sdram_control_inst|rRD1_ADDR[16]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.877     ; 4.843      ;
; -5.550 ; max_read_addr[9]  ; sdram_control:sdram_control_inst|rRD1_ADDR[12]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.877     ; 4.842      ;
; -5.549 ; max_read_addr[7]  ; sdram_control:sdram_control_inst|rRD1_ADDR[16]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.877     ; 4.841      ;
; -5.548 ; max_read_addr[7]  ; sdram_control:sdram_control_inst|rRD1_ADDR[12]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.877     ; 4.840      ;
; -5.548 ; max_read_addr[9]  ; sdram_control:sdram_control_inst|rRD1_ADDR[13]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.877     ; 4.840      ;
; -5.546 ; max_read_addr[7]  ; sdram_control:sdram_control_inst|rRD1_ADDR[13]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.877     ; 4.838      ;
; -5.462 ; max_read_addr[14] ; sdram_control:sdram_control_inst|rRD1_ADDR[11]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.575     ; 5.056      ;
; -5.461 ; max_read_addr[14] ; sdram_control:sdram_control_inst|rRD1_ADDR[10]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.575     ; 5.055      ;
; -5.460 ; max_read_addr[14] ; sdram_control:sdram_control_inst|rRD1_ADDR[22]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.575     ; 5.054      ;
; -5.446 ; max_read_addr[10] ; sdram_control:sdram_control_inst|rRD1_ADDR[11]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.555     ; 5.060      ;
; -5.445 ; max_read_addr[10] ; sdram_control:sdram_control_inst|rRD1_ADDR[10]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.555     ; 5.059      ;
; -5.444 ; max_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[11]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.564     ; 5.049      ;
; -5.444 ; max_read_addr[10] ; sdram_control:sdram_control_inst|rRD1_ADDR[22]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.555     ; 5.058      ;
; -5.443 ; max_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[10]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.564     ; 5.048      ;
; -5.442 ; max_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[22]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.564     ; 5.047      ;
; -5.433 ; max_read_addr[9]  ; sdram_control:sdram_control_inst|rRD1_ADDR[2]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.512     ; 5.090      ;
; -5.433 ; max_read_addr[9]  ; sdram_control:sdram_control_inst|rRD1_ADDR[3]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.512     ; 5.090      ;
; -5.433 ; max_read_addr[9]  ; sdram_control:sdram_control_inst|rRD1_ADDR[4]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.512     ; 5.090      ;
; -5.433 ; max_read_addr[9]  ; sdram_control:sdram_control_inst|rRD1_ADDR[5]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.512     ; 5.090      ;
; -5.433 ; max_read_addr[9]  ; sdram_control:sdram_control_inst|rRD1_ADDR[6]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.512     ; 5.090      ;
; -5.431 ; max_read_addr[7]  ; sdram_control:sdram_control_inst|rRD1_ADDR[2]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.512     ; 5.088      ;
; -5.431 ; max_read_addr[7]  ; sdram_control:sdram_control_inst|rRD1_ADDR[3]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.512     ; 5.088      ;
; -5.431 ; max_read_addr[7]  ; sdram_control:sdram_control_inst|rRD1_ADDR[4]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.512     ; 5.088      ;
; -5.431 ; max_read_addr[7]  ; sdram_control:sdram_control_inst|rRD1_ADDR[5]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.512     ; 5.088      ;
; -5.431 ; max_read_addr[7]  ; sdram_control:sdram_control_inst|rRD1_ADDR[6]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.512     ; 5.088      ;
; -5.409 ; max_read_addr[14] ; sdram_control:sdram_control_inst|rRD1_ADDR[23]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.545     ; 5.033      ;
; -5.408 ; max_read_addr[14] ; sdram_control:sdram_control_inst|rRD1_ADDR[20]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.545     ; 5.032      ;
; -5.398 ; max_read_addr[14] ; sdram_control:sdram_control_inst|rRD1_ADDR[17]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.544     ; 5.023      ;
; -5.398 ; max_read_addr[14] ; sdram_control:sdram_control_inst|rRD1_ADDR[18]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.544     ; 5.023      ;
; -5.395 ; max_read_addr[14] ; sdram_control:sdram_control_inst|rRD1_ADDR[8]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.545     ; 5.019      ;
; -5.393 ; max_read_addr[10] ; sdram_control:sdram_control_inst|rRD1_ADDR[23]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.525     ; 5.037      ;
; -5.392 ; max_read_addr[10] ; sdram_control:sdram_control_inst|rRD1_ADDR[20]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.525     ; 5.036      ;
; -5.392 ; max_read_addr[14] ; sdram_control:sdram_control_inst|rRD1_ADDR[7]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.545     ; 5.016      ;
; -5.391 ; max_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[23]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.534     ; 5.026      ;
; -5.390 ; max_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[20]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.534     ; 5.025      ;
; -5.382 ; max_read_addr[10] ; sdram_control:sdram_control_inst|rRD1_ADDR[17]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.524     ; 5.027      ;
; -5.382 ; max_read_addr[10] ; sdram_control:sdram_control_inst|rRD1_ADDR[18]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.524     ; 5.027      ;
; -5.380 ; max_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[17]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.533     ; 5.016      ;
; -5.380 ; max_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[18]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.533     ; 5.016      ;
; -5.379 ; max_read_addr[10] ; sdram_control:sdram_control_inst|rRD1_ADDR[8]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.525     ; 5.023      ;
; -5.377 ; max_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[8]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.534     ; 5.012      ;
; -5.376 ; max_read_addr[10] ; sdram_control:sdram_control_inst|rRD1_ADDR[7]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.525     ; 5.020      ;
; -5.374 ; max_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[7]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.534     ; 5.009      ;
; -5.369 ; max_read_addr[9]  ; sdram_control:sdram_control_inst|rRD1_ADDR[19]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.863     ; 4.675      ;
; -5.368 ; max_read_addr[9]  ; sdram_control:sdram_control_inst|rRD1_ADDR[9]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.863     ; 4.674      ;
+--------+-------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                          ;
+--------+---------------------------------------------------+--------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                          ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+--------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; -5.983 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[6]  ; mtl_controller:mtl_controller_inst|read_red[6]   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.516     ; 5.028      ;
; -5.978 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[6]  ; mtl_controller:mtl_controller_inst|read_red[7]   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.516     ; 5.023      ;
; -5.935 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[12] ; mtl_controller:mtl_controller_inst|read_red[6]   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.515     ; 4.981      ;
; -5.930 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[12] ; mtl_controller:mtl_controller_inst|read_red[7]   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.515     ; 4.976      ;
; -5.928 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[9]  ; mtl_controller:mtl_controller_inst|read_green[7] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.523     ; 4.966      ;
; -5.928 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[4]  ; mtl_controller:mtl_controller_inst|read_red[6]   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.515     ; 4.974      ;
; -5.926 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[9]  ; mtl_controller:mtl_controller_inst|read_green[3] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.523     ; 4.964      ;
; -5.924 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[9]  ; mtl_controller:mtl_controller_inst|read_green[4] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.523     ; 4.962      ;
; -5.923 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[4]  ; mtl_controller:mtl_controller_inst|read_red[7]   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.515     ; 4.969      ;
; -5.905 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[6]  ; mtl_controller:mtl_controller_inst|read_green[7] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.523     ; 4.943      ;
; -5.903 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[1]  ; mtl_controller:mtl_controller_inst|read_green[7] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.523     ; 4.941      ;
; -5.903 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[6]  ; mtl_controller:mtl_controller_inst|read_green[3] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.523     ; 4.941      ;
; -5.901 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[1]  ; mtl_controller:mtl_controller_inst|read_green[3] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.523     ; 4.939      ;
; -5.901 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[6]  ; mtl_controller:mtl_controller_inst|read_green[4] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.523     ; 4.939      ;
; -5.899 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[1]  ; mtl_controller:mtl_controller_inst|read_green[4] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.523     ; 4.937      ;
; -5.897 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[5]  ; mtl_controller:mtl_controller_inst|read_red[6]   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.515     ; 4.943      ;
; -5.892 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[5]  ; mtl_controller:mtl_controller_inst|read_red[7]   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.515     ; 4.938      ;
; -5.890 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[9]  ; mtl_controller:mtl_controller_inst|read_green[5] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.515     ; 4.936      ;
; -5.876 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[9]  ; mtl_controller:mtl_controller_inst|read_blue[6]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.503     ; 4.934      ;
; -5.876 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[13] ; mtl_controller:mtl_controller_inst|read_green[7] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.524     ; 4.913      ;
; -5.874 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[13] ; mtl_controller:mtl_controller_inst|read_green[3] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.524     ; 4.911      ;
; -5.873 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[9]  ; mtl_controller:mtl_controller_inst|read_green[1] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.503     ; 4.931      ;
; -5.872 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[9]  ; mtl_controller:mtl_controller_inst|read_green[0] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.503     ; 4.930      ;
; -5.872 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[13] ; mtl_controller:mtl_controller_inst|read_green[4] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.524     ; 4.909      ;
; -5.871 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[9]  ; mtl_controller:mtl_controller_inst|read_green[6] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.524     ; 4.908      ;
; -5.869 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[9]  ; mtl_controller:mtl_controller_inst|read_blue[3]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.524     ; 4.906      ;
; -5.868 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[9]  ; mtl_controller:mtl_controller_inst|read_blue[7]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.524     ; 4.905      ;
; -5.865 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[1]  ; mtl_controller:mtl_controller_inst|read_green[5] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.515     ; 4.911      ;
; -5.864 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[9]  ; mtl_controller:mtl_controller_inst|read_blue[4]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.504     ; 4.921      ;
; -5.862 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[9]  ; mtl_controller:mtl_controller_inst|read_blue[5]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.504     ; 4.919      ;
; -5.862 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[8]  ; mtl_controller:mtl_controller_inst|read_red[6]   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.515     ; 4.908      ;
; -5.861 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[9]  ; mtl_controller:mtl_controller_inst|read_blue[1]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.526     ; 4.896      ;
; -5.861 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[9]  ; mtl_controller:mtl_controller_inst|read_blue[2]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.526     ; 4.896      ;
; -5.857 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[8]  ; mtl_controller:mtl_controller_inst|read_red[7]   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.515     ; 4.903      ;
; -5.857 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[12] ; mtl_controller:mtl_controller_inst|read_green[7] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.522     ; 4.896      ;
; -5.855 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[9]  ; mtl_controller:mtl_controller_inst|read_blue[0]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.526     ; 4.890      ;
; -5.855 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[12] ; mtl_controller:mtl_controller_inst|read_green[3] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.522     ; 4.894      ;
; -5.853 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[12] ; mtl_controller:mtl_controller_inst|read_green[4] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.522     ; 4.892      ;
; -5.853 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[6]  ; mtl_controller:mtl_controller_inst|read_blue[6]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.503     ; 4.911      ;
; -5.851 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[1]  ; mtl_controller:mtl_controller_inst|read_blue[6]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.503     ; 4.909      ;
; -5.850 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[4]  ; mtl_controller:mtl_controller_inst|read_green[7] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.522     ; 4.889      ;
; -5.850 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[6]  ; mtl_controller:mtl_controller_inst|read_green[1] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.503     ; 4.908      ;
; -5.849 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[6]  ; mtl_controller:mtl_controller_inst|read_green[0] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.503     ; 4.907      ;
; -5.848 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[4]  ; mtl_controller:mtl_controller_inst|read_green[3] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.522     ; 4.887      ;
; -5.848 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[1]  ; mtl_controller:mtl_controller_inst|read_green[1] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.503     ; 4.906      ;
; -5.848 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[6]  ; mtl_controller:mtl_controller_inst|read_green[6] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.524     ; 4.885      ;
; -5.847 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[1]  ; mtl_controller:mtl_controller_inst|read_green[0] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.503     ; 4.905      ;
; -5.846 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[4]  ; mtl_controller:mtl_controller_inst|read_green[4] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.522     ; 4.885      ;
; -5.846 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[1]  ; mtl_controller:mtl_controller_inst|read_green[6] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.524     ; 4.883      ;
; -5.846 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[6]  ; mtl_controller:mtl_controller_inst|read_blue[3]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.524     ; 4.883      ;
; -5.845 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[6]  ; mtl_controller:mtl_controller_inst|read_blue[7]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.524     ; 4.882      ;
; -5.844 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[1]  ; mtl_controller:mtl_controller_inst|read_blue[3]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.524     ; 4.881      ;
; -5.843 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[12] ; mtl_controller:mtl_controller_inst|read_green[7] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.526     ; 4.878      ;
; -5.843 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[1]  ; mtl_controller:mtl_controller_inst|read_blue[7]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.524     ; 4.880      ;
; -5.841 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[12] ; mtl_controller:mtl_controller_inst|read_green[3] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.526     ; 4.876      ;
; -5.841 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[6]  ; mtl_controller:mtl_controller_inst|read_blue[4]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.504     ; 4.898      ;
; -5.839 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[12] ; mtl_controller:mtl_controller_inst|read_green[4] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.526     ; 4.874      ;
; -5.839 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[1]  ; mtl_controller:mtl_controller_inst|read_blue[4]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.504     ; 4.896      ;
; -5.839 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[6]  ; mtl_controller:mtl_controller_inst|read_blue[5]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.504     ; 4.896      ;
; -5.838 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[13] ; mtl_controller:mtl_controller_inst|read_green[5] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.516     ; 4.883      ;
; -5.838 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[6]  ; mtl_controller:mtl_controller_inst|read_blue[1]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.526     ; 4.873      ;
; -5.838 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[6]  ; mtl_controller:mtl_controller_inst|read_blue[2]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.526     ; 4.873      ;
; -5.837 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[1]  ; mtl_controller:mtl_controller_inst|read_blue[5]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.504     ; 4.894      ;
; -5.836 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[9]  ; mtl_controller:mtl_controller_inst|read_red[6]   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.516     ; 4.881      ;
; -5.836 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[1]  ; mtl_controller:mtl_controller_inst|read_blue[1]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.526     ; 4.871      ;
; -5.836 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[1]  ; mtl_controller:mtl_controller_inst|read_blue[2]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.526     ; 4.871      ;
; -5.834 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line5[13] ; mtl_controller:mtl_controller_inst|read_green[7] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.524     ; 4.871      ;
; -5.832 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line5[13] ; mtl_controller:mtl_controller_inst|read_green[3] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.524     ; 4.869      ;
; -5.832 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[6]  ; mtl_controller:mtl_controller_inst|read_blue[0]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.526     ; 4.867      ;
; -5.831 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[9]  ; mtl_controller:mtl_controller_inst|read_red[7]   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.516     ; 4.876      ;
; -5.830 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line5[13] ; mtl_controller:mtl_controller_inst|read_green[4] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.524     ; 4.867      ;
; -5.830 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[1]  ; mtl_controller:mtl_controller_inst|read_blue[0]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.526     ; 4.865      ;
; -5.824 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[13] ; mtl_controller:mtl_controller_inst|read_blue[6]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.504     ; 4.881      ;
; -5.821 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[13] ; mtl_controller:mtl_controller_inst|read_green[1] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.504     ; 4.878      ;
; -5.820 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[13] ; mtl_controller:mtl_controller_inst|read_green[0] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.504     ; 4.877      ;
; -5.819 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[5]  ; mtl_controller:mtl_controller_inst|read_green[7] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.522     ; 4.858      ;
; -5.819 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[13] ; mtl_controller:mtl_controller_inst|read_green[6] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.525     ; 4.855      ;
; -5.817 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line1[0]  ; mtl_controller:mtl_controller_inst|read_red[6]   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.517     ; 4.861      ;
; -5.817 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[5]  ; mtl_controller:mtl_controller_inst|read_green[3] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.522     ; 4.856      ;
; -5.817 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[13] ; mtl_controller:mtl_controller_inst|read_blue[3]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.525     ; 4.853      ;
; -5.816 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[13] ; mtl_controller:mtl_controller_inst|read_blue[7]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.525     ; 4.852      ;
; -5.815 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[5]  ; mtl_controller:mtl_controller_inst|read_green[4] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.522     ; 4.854      ;
; -5.815 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line5[1]  ; mtl_controller:mtl_controller_inst|read_green[7] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.523     ; 4.853      ;
; -5.814 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[0]  ; mtl_controller:mtl_controller_inst|read_red[6]   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.515     ; 4.860      ;
; -5.813 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line5[1]  ; mtl_controller:mtl_controller_inst|read_green[3] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.523     ; 4.851      ;
; -5.812 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line1[0]  ; mtl_controller:mtl_controller_inst|read_red[7]   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.517     ; 4.856      ;
; -5.812 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[13] ; mtl_controller:mtl_controller_inst|read_blue[4]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.505     ; 4.868      ;
; -5.811 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line5[1]  ; mtl_controller:mtl_controller_inst|read_green[4] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.523     ; 4.849      ;
; -5.811 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[1]  ; mtl_controller:mtl_controller_inst|read_red[6]   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.516     ; 4.856      ;
; -5.810 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[13] ; mtl_controller:mtl_controller_inst|read_blue[5]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.505     ; 4.866      ;
; -5.809 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[0]  ; mtl_controller:mtl_controller_inst|read_red[7]   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.515     ; 4.855      ;
; -5.809 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[13] ; mtl_controller:mtl_controller_inst|read_blue[1]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.527     ; 4.843      ;
; -5.809 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[13] ; mtl_controller:mtl_controller_inst|read_blue[2]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.527     ; 4.843      ;
; -5.806 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line5[12] ; mtl_controller:mtl_controller_inst|read_green[7] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.526     ; 4.841      ;
; -5.806 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[1]  ; mtl_controller:mtl_controller_inst|read_red[7]   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.516     ; 4.851      ;
; -5.805 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[12] ; mtl_controller:mtl_controller_inst|read_green[5] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.518     ; 4.848      ;
; -5.805 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[12] ; mtl_controller:mtl_controller_inst|read_blue[6]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.502     ; 4.864      ;
; -5.804 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line5[12] ; mtl_controller:mtl_controller_inst|read_green[3] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.526     ; 4.839      ;
; -5.803 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[13] ; mtl_controller:mtl_controller_inst|read_blue[0]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.527     ; 4.837      ;
; -5.802 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[12] ; mtl_controller:mtl_controller_inst|read_green[1] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.502     ; 4.861      ;
+--------+---------------------------------------------------+--------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                     ;
+--------+--------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.726 ; i2c_touch_config:i2c_touch_config_inst|read_data[5][2] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.294      ; 22.015     ;
; -1.649 ; i2c_touch_config:i2c_touch_config_inst|read_data[5][1] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.294      ; 21.938     ;
; -1.512 ; i2c_touch_config:i2c_touch_config_inst|read_data[5][3] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.294      ; 21.801     ;
; -0.741 ; i2c_touch_config:i2c_touch_config_inst|read_data[5][2] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 20.655     ;
; -0.664 ; i2c_touch_config:i2c_touch_config_inst|read_data[5][1] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 20.578     ;
; -0.527 ; i2c_touch_config:i2c_touch_config_inst|read_data[5][3] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 20.441     ;
; 0.105  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][0] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.294      ; 20.184     ;
; 0.679  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][2] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 19.235     ;
; 0.756  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][1] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 19.158     ;
; 0.893  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][3] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 19.021     ;
; 1.090  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][0] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 18.824     ;
; 1.926  ; i2c_touch_config:i2c_touch_config_inst|read_data[6][7] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.293      ; 18.362     ;
; 2.358  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][2] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 17.556     ;
; 2.435  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][1] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 17.479     ;
; 2.510  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][0] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 17.404     ;
; 2.572  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][3] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 17.342     ;
; 2.911  ; i2c_touch_config:i2c_touch_config_inst|read_data[6][7] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 17.002     ;
; 4.033  ; i2c_touch_config:i2c_touch_config_inst|read_data[6][6] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.319      ; 16.281     ;
; 4.189  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][0] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 15.725     ;
; 4.331  ; i2c_touch_config:i2c_touch_config_inst|read_data[6][7] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 15.582     ;
; 4.685  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][2] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[4]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.297      ; 15.607     ;
; 4.762  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][1] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[4]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.297      ; 15.530     ;
; 4.899  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][3] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[4]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.297      ; 15.393     ;
; 5.018  ; i2c_touch_config:i2c_touch_config_inst|read_data[6][6] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 14.921     ;
; 5.885  ; i2c_touch_config:i2c_touch_config_inst|read_data[6][5] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.307      ; 14.417     ;
; 6.010  ; i2c_touch_config:i2c_touch_config_inst|read_data[6][7] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 13.903     ;
; 6.401  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][2] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[5]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.297      ; 13.891     ;
; 6.438  ; i2c_touch_config:i2c_touch_config_inst|read_data[6][6] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 13.501     ;
; 6.478  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][1] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[5]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.297      ; 13.814     ;
; 6.516  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][0] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[4]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.297      ; 13.776     ;
; 6.615  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][3] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[5]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.297      ; 13.677     ;
; 6.870  ; i2c_touch_config:i2c_touch_config_inst|read_data[6][5] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 13.057     ;
; 7.079  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 3.097      ;
; 7.081  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 3.095      ;
; 7.082  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 3.094      ;
; 7.099  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 3.077      ;
; 7.395  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[6]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 2.781      ;
; 7.395  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 2.781      ;
; 7.395  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[8]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 2.781      ;
; 7.395  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[5]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 2.781      ;
; 7.395  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[4]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 2.781      ;
; 7.395  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[7]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 2.781      ;
; 7.407  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 2.769      ;
; 7.410  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 2.766      ;
; 7.412  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[4]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[21]~reg0                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 12.512     ;
; 7.412  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[4]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[20]~reg0                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 12.512     ;
; 7.412  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[4]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[19]~reg0                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 12.512     ;
; 7.412  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[4]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[16]~reg0                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 12.512     ;
; 7.412  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[4]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[5]~reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 12.512     ;
; 7.412  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[4]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[14]~reg0                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 12.512     ;
; 7.412  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[4]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[8]~reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 12.512     ;
; 7.412  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[4]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[10]~reg0                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 12.512     ;
; 7.412  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[4]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[11]~reg0                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 12.512     ;
; 7.412  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[4]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[12]~reg0                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 12.512     ;
; 7.465  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[4]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[7]~reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 12.451     ;
; 7.465  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[4]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[6]~reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 12.451     ;
; 7.465  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[4]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[4]~reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 12.451     ;
; 7.465  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[4]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[3]~reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 12.451     ;
; 7.465  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[4]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[2]~reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 12.451     ;
; 7.465  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[4]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[1]~reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 12.451     ;
; 7.465  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[4]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[26]~reg0                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 12.451     ;
; 7.465  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[4]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[15]~reg0                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 12.451     ;
; 7.465  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[4]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[0]~reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 12.451     ;
; 7.513  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.501      ; 3.016      ;
; 7.513  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.501      ; 3.016      ;
; 7.514  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.505      ; 3.019      ;
; 7.578  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[2]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[21]~reg0                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 12.345     ;
; 7.578  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[2]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[20]~reg0                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 12.345     ;
; 7.578  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[2]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[19]~reg0                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 12.345     ;
; 7.578  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[2]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[16]~reg0                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 12.345     ;
; 7.578  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[2]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[5]~reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 12.345     ;
; 7.578  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[2]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[14]~reg0                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 12.345     ;
; 7.578  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[2]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[8]~reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 12.345     ;
; 7.578  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[2]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[10]~reg0                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 12.345     ;
; 7.578  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[2]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[11]~reg0                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 12.345     ;
; 7.578  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[2]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[12]~reg0                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 12.345     ;
; 7.581  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[5]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[21]~reg0                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 12.342     ;
; 7.581  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[5]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[20]~reg0                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 12.342     ;
; 7.581  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[5]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[19]~reg0                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 12.342     ;
; 7.581  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[5]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[16]~reg0                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 12.342     ;
; 7.581  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[5]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[5]~reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 12.342     ;
; 7.581  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[5]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[14]~reg0                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 12.342     ;
; 7.581  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[5]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[8]~reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 12.342     ;
; 7.581  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[5]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[10]~reg0                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 12.342     ;
; 7.581  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[5]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[11]~reg0                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 12.342     ;
; 7.581  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[5]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[12]~reg0                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 12.342     ;
; 7.631  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[2]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[7]~reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 12.284     ;
; 7.631  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[2]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[6]~reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 12.284     ;
; 7.631  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[2]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[4]~reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 12.284     ;
; 7.631  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[2]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[3]~reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 12.284     ;
; 7.631  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[2]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[2]~reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 12.284     ;
; 7.631  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[2]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[1]~reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 12.284     ;
; 7.631  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[2]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[26]~reg0                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 12.284     ;
; 7.631  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[2]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[15]~reg0                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 12.284     ;
; 7.631  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[2]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[0]~reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 12.284     ;
; 7.634  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[5]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[7]~reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 12.281     ;
; 7.634  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[5]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[6]~reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 12.281     ;
; 7.634  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[5]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[4]~reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 12.281     ;
; 7.634  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[5]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[3]~reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 12.281     ;
; 7.634  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[5]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[2]~reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 12.281     ;
+--------+--------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                         ;
+-------+----------------------------------------------+-------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+-------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 4.918 ; mtl_controller:mtl_controller_inst|x_cnt[2]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.101       ; -0.199     ; 4.979      ;
; 5.010 ; mtl_controller:mtl_controller_inst|x_cnt[3]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.101       ; -0.199     ; 4.887      ;
; 5.145 ; mtl_controller:mtl_controller_inst|x_cnt[5]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.101       ; -0.198     ; 4.753      ;
; 5.152 ; mtl_controller:mtl_controller_inst|x_cnt[4]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.101       ; -0.199     ; 4.745      ;
; 5.542 ; mtl_controller:mtl_controller_inst|x_cnt[7]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.101       ; -0.199     ; 4.355      ;
; 5.618 ; mtl_controller:mtl_controller_inst|x_cnt[6]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.101       ; -0.199     ; 4.279      ;
; 5.824 ; mtl_controller:mtl_controller_inst|x_cnt[8]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.101       ; -0.198     ; 4.074      ;
; 6.193 ; mtl_controller:mtl_controller_inst|x_cnt[1]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.101       ; -0.199     ; 3.704      ;
; 6.266 ; mtl_controller:mtl_controller_inst|x_cnt[9]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.101       ; -0.198     ; 3.632      ;
; 7.589 ; mtl_controller:mtl_controller_inst|x_cnt[10] ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.101       ; -0.198     ; 2.309      ;
; 7.979 ; mtl_controller:mtl_controller_inst|x_cnt[0]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.101       ; -0.199     ; 1.918      ;
+-------+----------------------------------------------+-------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 44.880 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 5.308      ;
; 44.899 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 5.289      ;
; 44.989 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.191      ; 5.197      ;
; 45.027 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 5.161      ;
; 45.056 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.190      ; 5.129      ;
; 45.313 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 4.876      ;
; 45.374 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.189      ; 4.810      ;
; 45.406 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.196      ; 4.785      ;
; 45.497 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.196      ; 4.694      ;
; 45.525 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.196      ; 4.666      ;
; 45.558 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 4.630      ;
; 45.630 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.199      ; 4.564      ;
; 45.775 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.200      ; 4.420      ;
; 45.920 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.203      ; 4.278      ;
; 45.969 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.196      ; 4.222      ;
; 46.045 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.208      ; 4.158      ;
; 46.217 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.208      ; 3.986      ;
; 46.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.200      ; 3.814      ;
; 46.581 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.209      ; 3.623      ;
; 46.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.210      ; 3.515      ;
; 46.964 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 3.224      ;
; 47.087 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.197      ; 3.105      ;
; 47.177 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.197      ; 3.015      ;
; 47.192 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 2.996      ;
; 47.256 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 2.932      ;
; 47.282 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[0]                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.199      ; 2.912      ;
; 47.328 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.197      ; 2.864      ;
; 47.350 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 2.837      ;
; 47.356 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 2.833      ;
; 47.405 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 2.784      ;
; 47.413 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.197      ; 2.779      ;
; 47.497 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.197      ; 2.695      ;
; 47.657 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 2.530      ;
; 47.867 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 2.321      ;
; 47.970 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.197      ; 2.222      ;
; 48.007 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 2.183      ;
; 48.255 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.200      ; 1.940      ;
; 48.450 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.200      ; 1.745      ;
; 48.500 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 1.688      ;
; 48.633 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 1.557      ;
; 49.368 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                  ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 0.820      ;
; 95.224 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.706      ;
; 95.224 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.706      ;
; 95.224 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.706      ;
; 95.224 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.706      ;
; 95.224 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.706      ;
; 95.224 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.706      ;
; 95.224 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.706      ;
; 95.291 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.638      ;
; 95.291 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.638      ;
; 95.291 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.638      ;
; 95.291 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.638      ;
; 95.291 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.638      ;
; 95.291 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.638      ;
; 95.291 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.638      ;
; 95.294 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.651      ;
; 95.294 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.651      ;
; 95.294 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.651      ;
; 95.294 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.651      ;
; 95.294 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.651      ;
; 95.294 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.651      ;
; 95.294 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.651      ;
; 95.294 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.651      ;
; 95.294 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.651      ;
; 95.294 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.651      ;
; 95.294 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.651      ;
; 95.294 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.651      ;
; 95.294 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.651      ;
; 95.294 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.651      ;
; 95.294 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.651      ;
; 95.294 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.651      ;
; 95.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.629      ;
; 95.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.629      ;
; 95.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.629      ;
; 95.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.629      ;
; 95.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.629      ;
; 95.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.629      ;
; 95.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.629      ;
; 95.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.629      ;
; 95.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.629      ;
; 95.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.629      ;
; 95.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.629      ;
; 95.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.629      ;
; 95.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.629      ;
; 95.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.629      ;
; 95.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.629      ;
; 95.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.629      ;
; 95.314 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.619      ;
; 95.314 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.619      ;
; 95.314 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.619      ;
; 95.314 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.619      ;
; 95.314 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.619      ;
; 95.314 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.619      ;
; 95.314 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.619      ;
; 95.314 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.619      ;
; 95.314 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.619      ;
; 95.314 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.619      ;
; 95.314 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.619      ;
; 95.314 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.619      ;
; 95.314 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.619      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                             ; To Node                                                                                                                                                                                               ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.215 ; sdram_control:sdram_control_inst|mDATAOUT[3]                                                                                                                                                          ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_datain_reg0     ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 0.788      ;
; 0.233 ; sdram_control:sdram_control_inst|mDATAOUT[5]                                                                                                                                                          ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~porta_datain_reg0     ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 0.807      ;
; 0.296 ; sdram_control:sdram_control_inst|mDATAOUT[15]                                                                                                                                                         ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_datain_reg0    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 0.865      ;
; 0.306 ; sdram_control:sdram_control_inst|mDATAOUT[2]                                                                                                                                                          ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_datain_reg0     ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 0.878      ;
; 0.315 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[1]                                                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_address_reg0    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.879      ;
; 0.319 ; sdram_control:sdram_control_inst|mDATAOUT[13]                                                                                                                                                         ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_datain_reg0    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 0.887      ;
; 0.323 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[0]                                                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_address_reg0    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.887      ;
; 0.334 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[6]                                                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~porta_address_reg0    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.901      ;
; 0.336 ; sdram_control:sdram_control_inst|mDATAOUT[0]                                                                                                                                                          ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_datain_reg0     ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 0.908      ;
; 0.342 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[2]                                                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_address_reg0    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.906      ;
; 0.347 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[4]                                                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~porta_address_reg0    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.914      ;
; 0.349 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[5]                                                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~porta_address_reg0    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.916      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|command:u_command|oe4                                                                                                                                                ; sdram_control:sdram_control_inst|command:u_command|oe4                                                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|command:u_command|do_rw                                                                                                                                              ; sdram_control:sdram_control_inst|command:u_command|do_rw                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|command:u_command|ex_read                                                                                                                                            ; sdram_control:sdram_control_inst|command:u_command|ex_read                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|command:u_command|ex_write                                                                                                                                           ; sdram_control:sdram_control_inst|command:u_command|ex_write                                                                                                                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|ST[0]                                                                                                                                                                ; sdram_control:sdram_control_inst|ST[0]                                                                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|mWR                                                                                                                                                                  ; sdram_control:sdram_control_inst|mWR                                                                                                                                                                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|RD_MASK[0]                                                                                                                                                           ; sdram_control:sdram_control_inst|RD_MASK[0]                                                                                                                                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Write                                                                                                                                                                ; sdram_control:sdram_control_inst|Write                                                                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|mWR_DONE                                                                                                                                                             ; sdram_control:sdram_control_inst|mWR_DONE                                                                                                                                                             ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|IN_REQ                                                                                                                                                               ; sdram_control:sdram_control_inst|IN_REQ                                                                                                                                                               ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                                            ; sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|mRD_DONE                                                                                                                                                             ; sdram_control:sdram_control_inst|mRD_DONE                                                                                                                                                             ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.593      ;
; 0.359 ; sdram_control:sdram_control_inst|command:u_command|CM_ACK                                                                                                                                             ; sdram_control:sdram_control_inst|command:u_command|CM_ACK                                                                                                                                             ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                                            ; sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                                        ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                                        ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.361 ; sdram_control:sdram_control_inst|command:u_command|do_load_mode                                                                                                                                       ; sdram_control:sdram_control_inst|command:u_command|do_load_mode                                                                                                                                       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; sdram_control:sdram_control_inst|Read                                                                                                                                                                 ; sdram_control:sdram_control_inst|Read                                                                                                                                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; sdram_control:sdram_control_inst|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.580      ;
; 0.362 ; sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                                       ; sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                                       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.580      ;
; 0.371 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.589      ;
; 0.373 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.591      ;
; 0.373 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[5] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[5] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[13]                                                                                                                      ; sdram_control:sdram_control_inst|command:u_command|SA[4]                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[10] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[10] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[7]                                                                                                                       ; sdram_control:sdram_control_inst|command:u_command|SA[7]                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[15]                                                                                                                      ; sdram_control:sdram_control_inst|command:u_command|SA[6]                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sdram_control:sdram_control_inst|mADDR[15]                                                                                                                                                            ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[15]                                                                                                                      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[3]                                                                                                                       ; sdram_control:sdram_control_inst|command:u_command|SA[3]                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[7] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[7] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sdram_control:sdram_control_inst|mADDR[23]                                                                                                                                                            ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[23]                                                                                                                      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sdram_control:sdram_control_inst|command:u_command|WE_N                                                                                                                                               ; sdram_control:sdram_control_inst|WE_N                                                                                                                                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sdram_control:sdram_control_inst|command:u_command|RAS_N                                                                                                                                              ; sdram_control:sdram_control_inst|RAS_N                                                                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sdram_control:sdram_control_inst|command:u_command|CAS_N                                                                                                                                              ; sdram_control:sdram_control_inst|CAS_N                                                                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[11]                                                                                                                      ; sdram_control:sdram_control_inst|command:u_command|SA[2]                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sdram_control:sdram_control_inst|command:u_command|SA[1]                                                                                                                                              ; sdram_control:sdram_control_inst|SA[1]                                                                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[1]                                                                                                                       ; sdram_control:sdram_control_inst|command:u_command|SA[1]                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[9]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[6]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[2] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[2] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[3] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[3] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sdram_control:sdram_control_inst|command:u_command|SA[0]                                                                                                                                              ; sdram_control:sdram_control_inst|SA[0]                                                                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REFRESH                                                                                                                        ; sdram_control:sdram_control_inst|command:u_command|do_refresh                                                                                                                                         ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sdram_control:sdram_control_inst|command:u_command|rp_shift[0]                                                                                                                                        ; sdram_control:sdram_control_inst|command:u_command|rp_done                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sdram_control:sdram_control_inst|command:u_command|rp_shift[1]                                                                                                                                        ; sdram_control:sdram_control_inst|command:u_command|rp_shift[0]                                                                                                                                        ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sdram_control:sdram_control_inst|command:u_command|rp_shift[2]                                                                                                                                        ; sdram_control:sdram_control_inst|command:u_command|rp_shift[1]                                                                                                                                        ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[7]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[7]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[5]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[5]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sdram_control:sdram_control_inst|command:u_command|rw_shift[0]                                                                                                                                        ; sdram_control:sdram_control_inst|command:u_command|do_rw                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.376 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[1] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[1] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sdram_control:sdram_control_inst|command:u_command|BA[1]                                                                                                                                              ; sdram_control:sdram_control_inst|BA[1]                                                                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sdram_control:sdram_control_inst|command:u_command|BA[0]                                                                                                                                              ; sdram_control:sdram_control_inst|BA[0]                                                                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sdram_control:sdram_control_inst|command:u_command|SA[8]                                                                                                                                              ; sdram_control:sdram_control_inst|SA[8]                                                                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[8]                                                                                                                       ; sdram_control:sdram_control_inst|command:u_command|SA[8]                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[9]                                                                                                                       ; sdram_control:sdram_control_inst|command:u_command|SA[0]                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sdram_control:sdram_control_inst|command:u_command|rw_shift[1]                                                                                                                                        ; sdram_control:sdram_control_inst|command:u_command|rw_shift[0]                                                                                                                                        ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.595      ;
; 0.381 ; sdram_control:sdram_control_inst|command:u_command|oe4                                                                                                                                                ; sdram_control:sdram_control_inst|command:u_command|OE                                                                                                                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.600      ;
; 0.389 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[15]                                                                                                                 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[15]                                                                                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.608      ;
; 0.391 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[5]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[5]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.610      ;
; 0.393 ; sdram_control:sdram_control_inst|Read                                                                                                                                                                 ; sdram_control:sdram_control_inst|DQM[1]                                                                                                                                                               ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.612      ;
; 0.394 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[5]                                                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[4]                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.613      ;
; 0.397 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[1]                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[2]                               ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.616      ;
; 0.398 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_b[0]                                                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.617      ;
; 0.401 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[7]                                                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[6]                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.620      ;
; 0.404 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[3]                                                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[2]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.623      ;
; 0.405 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[7]                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7]                               ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.624      ;
; 0.406 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[7]                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8]                               ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.625      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.290 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_data[20]                                                                                                                                                   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.388      ; 0.865      ;
; 0.301 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_tag_wraddress[0]                                                                                                                                                     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_tag_module:MTL_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_i3h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.872      ;
; 0.303 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_data[3]                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.872      ;
; 0.307 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_tag_wraddress[5]                                                                                                                                                     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_tag_module:MTL_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_i3h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.878      ;
; 0.307 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_tag_wraddress[6]                                                                                                                                                     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_tag_module:MTL_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_i3h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.878      ;
; 0.307 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_data[19]                                                                                                                                                   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.388      ; 0.882      ;
; 0.308 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_data[22]                                                                                                                                                   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.877      ;
; 0.309 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_data[29]                                                                                                                                                   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.878      ;
; 0.310 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_tag_wraddress[2]                                                                                                                                                     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_tag_module:MTL_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_i3h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.881      ;
; 0.310 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_data[1]                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.387      ; 0.884      ;
; 0.311 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_data[17]                                                                                                                                                   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.388      ; 0.886      ;
; 0.313 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_data[16]                                                                                                                                                   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.388      ; 0.888      ;
; 0.315 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3] ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.880      ;
; 0.315 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_data[30]                                                                                                                                                   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.884      ;
; 0.315 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[5]                                                 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.392      ; 0.894      ;
; 0.319 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_data[7]                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.387      ; 0.893      ;
; 0.320 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_data[31]                                                                                                                                                   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.387      ; 0.894      ;
; 0.321 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_data[23]                                                                                                                                                   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.387      ; 0.895      ;
; 0.323 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_data[9]                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 0.890      ;
; 0.324 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_tag[0]                                                                                                                                                          ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_tag_module:MTL_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_i3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.893      ;
; 0.324 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mem_baddr[16]                                                                                                                                                         ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_tag_module:MTL_SOPC_CPU_dc_tag|altsyncram:the_altsyncram|altsyncram_79g1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.893      ;
; 0.327 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_data[18]                                                                                                                                                   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.388      ; 0.902      ;
; 0.328 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_offset[2]                                                                                                                                                  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_address_reg0                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.893      ;
; 0.330 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_tag_wraddress[4]                                                                                                                                                     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_tag_module:MTL_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_i3h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.901      ;
; 0.331 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_r:the_MTL_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1] ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_r:the_MTL_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.896      ;
; 0.338 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_dp_offset[2]                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_data_module:MTL_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_address_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.383      ; 0.908      ;
; 0.339 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[2]                                                 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.394      ; 0.920      ;
; 0.342 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_data[15]                                                                                                                                                   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.911      ;
; 0.343 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_data[2]                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.912      ;
; 0.344 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_dp_offset[2]                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_data_module:MTL_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a17~porta_address_reg0                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.915      ;
; 0.344 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_data[0]                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.913      ;
; 0.345 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0]                                                 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.394      ; 0.926      ;
; 0.348 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1] ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.913      ;
; 0.348 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_dp_offset[2]                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_data_module:MTL_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_address_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.376      ; 0.911      ;
; 0.349 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_r:the_MTL_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0] ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_r:the_MTL_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.914      ;
; 0.351 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_offset[0]                                                                                                                                                  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_address_reg0                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.916      ;
; 0.353 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0] ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.918      ;
; 0.355 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_r:the_MTL_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3] ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_r:the_MTL_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.920      ;
; 0.356 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                     ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                     ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                     ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                     ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                     ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                     ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 0.577      ;
; 0.357 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk                                                                               ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop                                                                              ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout                                                                                  ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; touch_buffer:touch_buffer_west|active                                                                                                                                                                ; touch_buffer:touch_buffer_west|active                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[0]                                                                                                                                                   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[0]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[1]                                                                                                                                                   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[1]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[2]                                                                                                                                                   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[2]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[3]                                                                                                                                                   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[3]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[4]                                                                                                                                                   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[4]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[5]                                                                                                                                                   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[5]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[6]                                                                                                                                                   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[6]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[7]                                                                                                                                                   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[7]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_active                                                                                                                                                          ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_active                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_dp_offset[2]                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_data_module:MTL_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_address_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.375      ; 0.919      ;
; 0.357 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_dp_offset[1]                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_dp_offset[1]                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; hold_buffer:hold_buffer_tchrdy|count[25]                                                                                                                                                             ; hold_buffer:hold_buffer_tchrdy|count[25]                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; hold_buffer:hold_buffer_tchrdy|count[26]                                                                                                                                                             ; hold_buffer:hold_buffer_tchrdy|count[26]                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; hold_buffer:hold_buffer_tchrdy|count[27]                                                                                                                                                             ; hold_buffer:hold_buffer_tchrdy|count[27]                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; hold_buffer:hold_buffer_tchrdy|count[28]                                                                                                                                                             ; hold_buffer:hold_buffer_tchrdy|count[28]                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; hold_buffer:hold_buffer_tchrdy|count[29]                                                                                                                                                             ; hold_buffer:hold_buffer_tchrdy|count[29]                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; hold_buffer:hold_buffer_tchrdy|count[30]                                                                                                                                                             ; hold_buffer:hold_buffer_tchrdy|count[30]                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; hold_buffer:hold_buffer_tchrdy|count[31]                                                                                                                                                             ; hold_buffer:hold_buffer_tchrdy|count[31]                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MySPI:MySPI_instance|SPI_state.S_Addr_11                                                                                                                                                             ; MySPI:MySPI_instance|SPI_state.S_Addr_11                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MySPI:MySPI_instance|SPI_counter[1]                                                                                                                                                                  ; MySPI:MySPI_instance|SPI_counter[1]                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MySPI:MySPI_instance|SPI_state.S_Data_11                                                                                                                                                             ; MySPI:MySPI_instance|SPI_state.S_Data_11                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|latched_oci_tb_hbreak_req                                                                                                                                               ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|latched_oci_tb_hbreak_req                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|wait_for_one_post_bret_inst                                                                                                                                             ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_offset_field[1]                                                                                                                                               ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_offset_field[1]                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_fill_has_started                                                                                                                                                   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_fill_has_started                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_rd_addr_has_started                                                                                                                                           ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_rd_addr_has_started                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_st_bypass_delayed_started                                                                                                                                             ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_st_bypass_delayed_started                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_ld_bypass_delayed_started                                                                                                                                             ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_ld_bypass_delayed_started                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_cnt[1]                                                                                                                                                            ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_cnt[1]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_cnt[2]                                                                                                                                                            ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_cnt[2]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                        ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_rd_data_cnt[1]                                                                                                                                                     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_rd_data_cnt[1]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_rd_data_cnt[2]                                                                                                                                                     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_rd_data_cnt[2]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_line[4]                                                                                                                                                         ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_line[4]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_line[6]                                                                                                                                                         ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_line[6]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_line[2]                                                                                                                                                         ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_line[2]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_line[1]                                                                                                                                                         ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_line[1]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_line[0]                                                                                                                                                         ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_line[0]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_fill_dp_offset[1]                                                                                                                                                  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_fill_dp_offset[1]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_fill_dp_offset[2]                                                                                                                                                  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_fill_dp_offset[2]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_rd_addr_active                                                                                                                                                ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_rd_addr_active                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_line[3]                                                                                                                                                         ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_line[3]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_rd_addr_offset[1]                                                                                                                                             ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_rd_addr_offset[1]                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_rd_addr_offset[2]                                                                                                                                             ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_rd_addr_offset[2]                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[1]                                                                                                                                               ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[1]                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                               ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_offset[1]                                                                                                                                                  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_offset[1]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_offset[2]                                                                                                                                                  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_offset[2]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_line[5]                                                                                                                                                         ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_line[5]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:maptransfer_avalon_slave_translator|wait_latency_counter[1]                                                  ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:maptransfer_avalon_slave_translator|wait_latency_counter[1]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_cmd_width_adapter|use_reg                                                              ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_cmd_width_adapter|use_reg                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_cmd_width_adapter|count[0]                                                             ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_cmd_width_adapter|count[0]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                        ; To Node                                                                                                                                                                                              ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.342 ; mtl_controller:mtl_controller_inst|Counter_Reg[1]                                                                                                                                                ; mtl_controller:mtl_controller_inst|Counter_Reg[1]                                                                                                                                                    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.343 ; wait_dly                                                                                                                                                                                         ; wait_dly                                                                                                                                                                                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; mtl_controller:mtl_controller_inst|Counter_Reg[0]                                                                                                                                                ; mtl_controller:mtl_controller_inst|Counter_Reg[0]                                                                                                                                                    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.344 ; mtl_controller:mtl_controller_inst|no_data_yet                                                                                                                                                   ; mtl_controller:mtl_controller_inst|no_data_yet                                                                                                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.345 ; mtl_controller:mtl_controller_inst|Case_Reg[11]                                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[11]                                                                                                                                                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.577      ;
; 0.346 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.577      ;
; 0.346 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.577      ;
; 0.346 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.577      ;
; 0.346 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.577      ;
; 0.346 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.577      ;
; 0.346 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.577      ;
; 0.346 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.577      ;
; 0.359 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; mtl_controller:mtl_controller_inst|loading_buf                                                                                                                                                   ; mtl_controller:mtl_controller_inst|loading_buf                                                                                                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.366 ; mtl_controller:mtl_controller_inst|Case_Reg[1]                                                                                                                                                   ; mtl_controller:mtl_controller_inst|Case_Reg[2]                                                                                                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.600      ;
; 0.366 ; mtl_controller:mtl_controller_inst|Case_Reg[1]                                                                                                                                                   ; mtl_controller:mtl_controller_inst|Case_Reg[10]                                                                                                                                                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.600      ;
; 0.367 ; mtl_controller:mtl_controller_inst|Case_Reg[2]                                                                                                                                                   ; mtl_controller:mtl_controller_inst|Case_Reg[3]                                                                                                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.601      ;
; 0.368 ; mtl_controller:mtl_controller_inst|Case_Reg[3]                                                                                                                                                   ; mtl_controller:mtl_controller_inst|Case_Reg[0]                                                                                                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.602      ;
; 0.369 ; mtl_controller:mtl_controller_inst|Case_Reg[5]                                                                                                                                                   ; mtl_controller:mtl_controller_inst|Case_Reg[6]                                                                                                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.603      ;
; 0.373 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]             ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.591      ;
; 0.378 ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[8]                                                                                                                                              ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[8]                                                                                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.611      ;
; 0.396 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                     ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.614      ;
; 0.403 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[3]                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.621      ;
; 0.405 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~portb_address_reg0   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.313      ; 0.905      ;
; 0.406 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.624      ;
; 0.408 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[0]                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.626      ;
; 0.426 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~portb_address_reg0   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.313      ; 0.926      ;
; 0.427 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~portb_address_reg0   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.313      ; 0.927      ;
; 0.470 ; mtl_controller:mtl_controller_inst|Case_Reg[4]                                                                                                                                                   ; mtl_controller:mtl_controller_inst|Case_Reg[5]                                                                                                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.704      ;
; 0.471 ; mtl_controller:mtl_controller_inst|Case_Reg[7]                                                                                                                                                   ; mtl_controller:mtl_controller_inst|Case_Reg[4]                                                                                                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.705      ;
; 0.471 ; mtl_controller:mtl_controller_inst|Case_Reg[8]                                                                                                                                                   ; mtl_controller:mtl_controller_inst|Case_Reg[9]                                                                                                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.705      ;
; 0.473 ; mtl_controller:mtl_controller_inst|Case_Reg[10]                                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[7]                                                                                                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.707      ;
; 0.473 ; mtl_controller:mtl_controller_inst|Case_Reg[4]                                                                                                                                                   ; mtl_controller:mtl_controller_inst|Case_Reg[1]                                                                                                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.707      ;
; 0.480 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                           ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                               ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.699      ;
; 0.501 ; mtl_controller:mtl_controller_inst|read_blue[5]                                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[5]                                                                                                                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.735      ;
; 0.502 ; mtl_controller:mtl_controller_inst|read_blue[7]                                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[7]                                                                                                                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.735      ;
; 0.502 ; mtl_controller:mtl_controller_inst|read_blue[2]                                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[2]                                                                                                                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.734      ;
; 0.502 ; mtl_controller:mtl_controller_inst|read_green[7]                                                                                                                                                 ; mtl_controller:mtl_controller_inst|oLCD_G[7]                                                                                                                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.735      ;
; 0.502 ; mtl_controller:mtl_controller_inst|read_green[1]                                                                                                                                                 ; mtl_controller:mtl_controller_inst|oLCD_G[1]                                                                                                                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.736      ;
; 0.504 ; mtl_controller:mtl_controller_inst|read_blue[3]                                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[3]                                                                                                                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.737      ;
; 0.504 ; mtl_controller:mtl_controller_inst|read_blue[0]                                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[0]                                                                                                                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.736      ;
; 0.504 ; mtl_controller:mtl_controller_inst|read_green[3]                                                                                                                                                 ; mtl_controller:mtl_controller_inst|oLCD_G[3]                                                                                                                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.737      ;
; 0.507 ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|address_reg_a[1] ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|out_address_reg_a[1] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.727      ;
; 0.511 ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|address_reg_a[0] ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|out_address_reg_a[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.731      ;
; 0.517 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.735      ;
; 0.542 ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[1]                                                                                                                                              ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[1]                                                                                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.775      ;
; 0.544 ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[3]                                                                                                                                              ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[3]                                                                                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.777      ;
; 0.544 ; mtl_controller:mtl_controller_inst|Counter_X_Reg[3]                                                                                                                                              ; mtl_controller:mtl_controller_inst|Counter_X_Reg[3]                                                                                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.777      ;
; 0.544 ; mtl_controller:mtl_controller_inst|Counter_X_Reg[2]                                                                                                                                              ; mtl_controller:mtl_controller_inst|Counter_X_Reg[2]                                                                                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.777      ;
; 0.545 ; mtl_controller:mtl_controller_inst|Case_Reg[7]                                                                                                                                                   ; mtl_controller:mtl_controller_inst|Case_Reg[8]                                                                                                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.779      ;
; 0.545 ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[4]                                                                                                                                              ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[4]                                                                                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.778      ;
; 0.545 ; mtl_controller:mtl_controller_inst|Counter_X_Reg[1]                                                                                                                                              ; mtl_controller:mtl_controller_inst|Counter_X_Reg[1]                                                                                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.778      ;
; 0.546 ; mtl_controller:mtl_controller_inst|Counter_X_Reg[7]                                                                                                                                              ; mtl_controller:mtl_controller_inst|Counter_X_Reg[7]                                                                                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.779      ;
; 0.547 ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[2]                                                                                                                                              ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[2]                                                                                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.780      ;
; 0.547 ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[5]                                                                                                                                              ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[5]                                                                                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.780      ;
; 0.547 ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[7]                                                                                                                                              ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[7]                                                                                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.780      ;
; 0.547 ; mtl_controller:mtl_controller_inst|Counter_X_Reg[5]                                                                                                                                              ; mtl_controller:mtl_controller_inst|Counter_X_Reg[5]                                                                                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.780      ;
; 0.547 ; mtl_controller:mtl_controller_inst|Case_Reg[9]                                                                                                                                                   ; mtl_controller:mtl_controller_inst|Case_Reg[10]                                                                                                                                                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.781      ;
; 0.547 ; mtl_controller:mtl_controller_inst|Case_Reg[0]                                                                                                                                                   ; mtl_controller:mtl_controller_inst|Case_Reg[1]                                                                                                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.781      ;
; 0.548 ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[6]                                                                                                                                              ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[6]                                                                                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.781      ;
; 0.549 ; mtl_controller:mtl_controller_inst|Counter_X_Reg[4]                                                                                                                                              ; mtl_controller:mtl_controller_inst|Counter_X_Reg[4]                                                                                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.782      ;
; 0.549 ; mtl_controller:mtl_controller_inst|Case_Reg[3]                                                                                                                                                   ; mtl_controller:mtl_controller_inst|Case_Reg[4]                                                                                                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.783      ;
; 0.550 ; mtl_controller:mtl_controller_inst|Case_Reg[6]                                                                                                                                                   ; mtl_controller:mtl_controller_inst|Case_Reg[7]                                                                                                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.784      ;
; 0.553 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[2]                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.771      ;
; 0.553 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]             ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.771      ;
; 0.554 ; mtl_controller:mtl_controller_inst|Counter_X_Reg[8]                                                                                                                                              ; mtl_controller:mtl_controller_inst|Counter_X_Reg[8]                                                                                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.787      ;
; 0.559 ; counter_dly[4]                                                                                                                                                                                   ; counter_dly[4]                                                                                                                                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.778      ;
; 0.559 ; mtl_controller:mtl_controller_inst|Case_Reg[6]                                                                                                                                                   ; mtl_controller:mtl_controller_inst|Case_Reg[3]                                                                                                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.793      ;
; 0.560 ; mtl_controller:mtl_controller_inst|Case_Reg[5]                                                                                                                                                   ; mtl_controller:mtl_controller_inst|Case_Reg[2]                                                                                                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.794      ;
; 0.560 ; mtl_controller:mtl_controller_inst|Case_Reg[9]                                                                                                                                                   ; mtl_controller:mtl_controller_inst|Case_Reg[6]                                                                                                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.794      ;
; 0.561 ; counter_dly[1]                                                                                                                                                                                   ; counter_dly[1]                                                                                                                                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.780      ;
; 0.561 ; mtl_controller:mtl_controller_inst|Counter_X_Reg[6]                                                                                                                                              ; mtl_controller:mtl_controller_inst|Counter_X_Reg[6]                                                                                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.794      ;
; 0.562 ; counter_dly[2]                                                                                                                                                                                   ; counter_dly[2]                                                                                                                                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.781      ;
; 0.563 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[1]                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.781      ;
; 0.566 ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[0]                                                                                                                                              ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[0]                                                                                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.799      ;
; 0.574 ; mtl_controller:mtl_controller_inst|Counter_X_Reg[0]                                                                                                                                              ; mtl_controller:mtl_controller_inst|Counter_X_Reg[0]                                                                                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.807      ;
; 0.581 ; mtl_controller:mtl_controller_inst|x_cnt[0]                                                                                                                                                      ; mtl_controller:mtl_controller_inst|x_cnt[0]                                                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.815      ;
; 0.582 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.813      ;
; 0.583 ; counter_dly[0]                                                                                                                                                                                   ; counter_dly[0]                                                                                                                                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.802      ;
; 0.584 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.815      ;
; 0.585 ; mtl_controller:mtl_controller_inst|x_cnt[4]                                                                                                                                                      ; mtl_controller:mtl_controller_inst|x_cnt[4]                                                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.819      ;
; 0.585 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.816      ;
; 0.586 ; wait_dly                                                                                                                                                                                         ; loading                                                                                                                                                                                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.820      ;
; 0.586 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.804      ;
; 0.586 ; mtl_controller:mtl_controller_inst|Case_Reg[0]                                                                                                                                                   ; mtl_controller:mtl_controller_inst|Case_Reg[9]                                                                                                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.820      ;
; 0.587 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.805      ;
; 0.587 ; mtl_controller:mtl_controller_inst|Case_Reg[8]                                                                                                                                                   ; mtl_controller:mtl_controller_inst|Case_Reg[5]                                                                                                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.821      ;
; 0.591 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                     ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.809      ;
; 0.592 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.810      ;
; 0.594 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.825      ;
; 0.603 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.821      ;
; 0.646 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~portb_address_reg0   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.329      ; 1.162      ;
; 0.666 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~portb_address_reg0   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.329      ; 1.182      ;
; 0.670 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~portb_address_reg0   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.314      ; 1.171      ;
; 0.672 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~portb_address_reg0  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.326      ; 1.185      ;
; 0.674 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~portb_address_reg0   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.314      ; 1.175      ;
; 0.676 ; mtl_controller:mtl_controller_inst|y_cnt[1]                                                                                                                                                      ; mtl_controller:mtl_controller_inst|mvd                                                                                                                                                               ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.881      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.357 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                           ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                         ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.593      ;
; 0.360 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.580      ;
; 0.361 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.580      ;
; 0.371 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][4]                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.591      ;
; 0.371 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                             ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.591      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.591      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][9]                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                                                                                                ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[8]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.592      ;
; 0.373 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[4]                                                                                                                                                                                                                                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[3]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[3]                                                                                                                                                                                                                                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[2]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[1]                                                                                                                                                                                                                                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][3]                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][2]                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                                                                                                ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                                                                ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                                                                ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[2]                                                                                                                                                                                                ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[12]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.594      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                                                                                                ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.594      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.594      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[10]                                                                                                                                                                                                                               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[9]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.595      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.595      ;
; 0.376 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.595      ;
; 0.376 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.596      ;
; 0.377 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.595      ;
; 0.379 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.598      ;
; 0.379 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                             ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.599      ;
; 0.379 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.599      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.600      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.599      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.599      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.600      ;
; 0.380 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                             ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.600      ;
; 0.380 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.599      ;
; 0.380 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.600      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                           ;
+--------+----------------------------------------------+-------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+-------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 21.687 ; mtl_controller:mtl_controller_inst|x_cnt[0]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -20.202      ; 0.139      ; 1.801      ;
; 21.958 ; mtl_controller:mtl_controller_inst|x_cnt[1]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -20.202      ; 0.139      ; 2.072      ;
; 21.998 ; mtl_controller:mtl_controller_inst|x_cnt[10] ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -20.202      ; 0.140      ; 2.113      ;
; 22.408 ; mtl_controller:mtl_controller_inst|x_cnt[9]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -20.202      ; 0.140      ; 2.523      ;
; 22.423 ; mtl_controller:mtl_controller_inst|x_cnt[8]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -20.202      ; 0.140      ; 2.538      ;
; 22.553 ; mtl_controller:mtl_controller_inst|x_cnt[6]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -20.202      ; 0.139      ; 2.667      ;
; 22.563 ; mtl_controller:mtl_controller_inst|x_cnt[5]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -20.202      ; 0.140      ; 2.678      ;
; 22.565 ; mtl_controller:mtl_controller_inst|x_cnt[7]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -20.202      ; 0.139      ; 2.679      ;
; 22.600 ; mtl_controller:mtl_controller_inst|x_cnt[3]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -20.202      ; 0.139      ; 2.714      ;
; 22.746 ; mtl_controller:mtl_controller_inst|x_cnt[4]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -20.202      ; 0.139      ; 2.860      ;
; 22.940 ; mtl_controller:mtl_controller_inst|x_cnt[2]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -20.202      ; 0.139      ; 3.054      ;
+--------+----------------------------------------------+-------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                  ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -3.859 ; reset_delay:reset_delay_inst|cont[24]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.286     ; 3.134      ;
; -3.859 ; reset_delay:reset_delay_inst|cont[24]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.286     ; 3.134      ;
; -3.665 ; reset_delay:reset_delay_inst|cont[25]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.286     ; 2.940      ;
; -3.665 ; reset_delay:reset_delay_inst|cont[25]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.286     ; 2.940      ;
; -3.529 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oHD                                                                                                                                   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.300     ; 2.790      ;
; -3.528 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[1]                                                                                                                             ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.324     ; 2.765      ;
; -3.527 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[4]                                                                                                                             ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.327     ; 2.761      ;
; -3.527 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[6]                                                                                                                             ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.326     ; 2.762      ;
; -3.525 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|loading_buf                                                                                                                           ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.315     ; 2.771      ;
; -3.522 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[4]                                                                                                                             ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.321     ; 2.762      ;
; -3.522 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[6]                                                                                                                             ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.322     ; 2.761      ;
; -3.471 ; reset_delay:reset_delay_inst|cont[23]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.286     ; 2.746      ;
; -3.471 ; reset_delay:reset_delay_inst|cont[23]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.286     ; 2.746      ;
; -3.467 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.286     ; 2.742      ;
; -3.467 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.286     ; 2.742      ;
; -3.437 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.304     ; 2.694      ;
; -3.437 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.304     ; 2.694      ;
; -3.268 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.286     ; 2.543      ;
; -3.268 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.286     ; 2.543      ;
; -3.216 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[11]                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.993     ; 2.784      ;
; -3.194 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[1]                                                                                                                      ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.961     ; 2.794      ;
; -3.194 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[2]                                                                                                                      ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.961     ; 2.794      ;
; -3.194 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[3]                                                                                                                      ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.961     ; 2.794      ;
; -3.194 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[4]                                                                                                                      ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.961     ; 2.794      ;
; -3.194 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[5]                                                                                                                      ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.961     ; 2.794      ;
; -3.194 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[6]                                                                                                                      ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.961     ; 2.794      ;
; -3.194 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[7]                                                                                                                      ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.961     ; 2.794      ;
; -3.194 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[8]                                                                                                                      ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.961     ; 2.794      ;
; -3.194 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[0]                                                                                                                      ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.961     ; 2.794      ;
; -3.191 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|mvd                                                                                                                                   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.963     ; 2.789      ;
; -3.183 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_X_Reg[0]                                                                                                                      ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.963     ; 2.781      ;
; -3.183 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_X_Reg[1]                                                                                                                      ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.963     ; 2.781      ;
; -3.183 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_X_Reg[2]                                                                                                                      ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.963     ; 2.781      ;
; -3.183 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_X_Reg[4]                                                                                                                      ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.963     ; 2.781      ;
; -3.183 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_X_Reg[5]                                                                                                                      ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.963     ; 2.781      ;
; -3.183 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_X_Reg[6]                                                                                                                      ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.963     ; 2.781      ;
; -3.183 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_X_Reg[7]                                                                                                                      ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.963     ; 2.781      ;
; -3.183 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_X_Reg[8]                                                                                                                      ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.963     ; 2.781      ;
; -3.183 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_X_Reg[3]                                                                                                                      ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.963     ; 2.781      ;
; -3.178 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[0]                                                                                                                             ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.943     ; 2.796      ;
; -3.178 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[4]                                                                                                                             ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.943     ; 2.796      ;
; -3.178 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[5]                                                                                                                             ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.943     ; 2.796      ;
; -3.177 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oVD                                                                                                                                   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.964     ; 2.774      ;
; -3.177 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[2]                                                                                                                             ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.960     ; 2.778      ;
; -3.177 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[5]                                                                                                                             ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.960     ; 2.778      ;
; -3.177 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[0]                                                                                                                             ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.973     ; 2.765      ;
; -3.177 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[2]                                                                                                                             ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.973     ; 2.765      ;
; -3.174 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|no_data_yet                                                                                                                           ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.964     ; 2.771      ;
; -3.174 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[1]                                                                                                                             ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.959     ; 2.776      ;
; -3.174 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[2]                                                                                                                             ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.959     ; 2.776      ;
; -3.174 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[6]                                                                                                                             ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.959     ; 2.776      ;
; -3.172 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[8]                                                                                                                           ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.939     ; 2.794      ;
; -3.172 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[5]                                                                                                                           ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.939     ; 2.794      ;
; -3.172 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[2]                                                                                                                           ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.939     ; 2.794      ;
; -3.172 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[3]                                                                                                                           ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.939     ; 2.794      ;
; -3.172 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[0]                                                                                                                           ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.939     ; 2.794      ;
; -3.172 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[9]                                                                                                                           ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.939     ; 2.794      ;
; -3.172 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[6]                                                                                                                           ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.939     ; 2.794      ;
; -3.172 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[7]                                                                                                                           ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.939     ; 2.794      ;
; -3.172 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[4]                                                                                                                           ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.939     ; 2.794      ;
; -3.172 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[1]                                                                                                                           ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.939     ; 2.794      ;
; -3.172 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[10]                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.939     ; 2.794      ;
; -3.171 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[3]                                                                                                                             ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.950     ; 2.782      ;
; -3.171 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[7]                                                                                                                             ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.949     ; 2.783      ;
; -3.171 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[3]                                                                                                                             ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.970     ; 2.762      ;
; -3.171 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[7]                                                                                                                             ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.970     ; 2.762      ;
; -3.171 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[3]                                                                                                                             ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.971     ; 2.761      ;
; -3.171 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[7]                                                                                                                             ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.971     ; 2.761      ;
; -3.170 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[2]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.942     ; 2.789      ;
; -3.170 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[3]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.942     ; 2.789      ;
; -3.170 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[4]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.942     ; 2.789      ;
; -3.170 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[5]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.942     ; 2.789      ;
; -3.170 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[6]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.942     ; 2.789      ;
; -3.170 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[7]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.942     ; 2.789      ;
; -3.170 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[8]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.942     ; 2.789      ;
; -3.170 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[9]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.942     ; 2.789      ;
; -3.167 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Reg[0]                                                                                                                        ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.934     ; 2.794      ;
; -3.164 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[0]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.944     ; 2.781      ;
; -3.164 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[1]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.944     ; 2.781      ;
; -3.164 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[2]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.944     ; 2.781      ;
; -3.164 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[3]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.944     ; 2.781      ;
; -3.164 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[4]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.944     ; 2.781      ;
; -3.164 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[7]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.944     ; 2.781      ;
; -3.164 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[8]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.945     ; 2.780      ;
; -3.164 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[9]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.945     ; 2.780      ;
; -3.164 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[10]                                                                                                                             ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.945     ; 2.780      ;
; -3.164 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[5]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.945     ; 2.780      ;
; -3.164 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[6]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.944     ; 2.781      ;
; -3.162 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[0]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.934     ; 2.789      ;
; -3.162 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[1]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.934     ; 2.789      ;
; -3.160 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[0]                                                                                                                             ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.956     ; 2.765      ;
; -3.153 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|mhd                                                                                                                                   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.924     ; 2.790      ;
; -3.151 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[1]                                                                                                                             ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.950     ; 2.762      ;
; -3.151 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[5]                                                                                                                             ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.951     ; 2.761      ;
; -3.149 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.286     ; 2.424      ;
; -3.149 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.286     ; 2.424      ;
; -3.144 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Reg[1]                                                                                                                        ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.911     ; 2.794      ;
; 27.325 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[4] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.159      ; 3.066      ;
; 27.325 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[5] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.159      ; 3.066      ;
; 27.325 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[6] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.159      ; 3.066      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                    ;
+--------+---------------------------------------+-------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                   ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; -3.500 ; reset_delay:reset_delay_inst|cont[26] ; mapController:mapController_inst|tileLoad ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.404        ; -0.973     ; 2.886      ;
+--------+---------------------------------------+-------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                            ;
+--------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                                                                                                                                                               ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -1.847 ; load_new                              ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.525     ; 1.491      ;
; -1.847 ; load_new                              ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.525     ; 1.491      ;
; 3.464  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.742     ; 4.739      ;
; 3.464  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.742     ; 4.739      ;
; 3.464  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.742     ; 4.739      ;
; 3.464  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.742     ; 4.739      ;
; 3.464  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.742     ; 4.739      ;
; 3.464  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.742     ; 4.739      ;
; 3.464  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.742     ; 4.739      ;
; 3.464  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.742     ; 4.739      ;
; 3.464  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_b[0]                                                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.742     ; 4.739      ;
; 3.464  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1]                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.742     ; 4.739      ;
; 3.464  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[2]                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.742     ; 4.739      ;
; 3.464  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[6]                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.742     ; 4.739      ;
; 3.464  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[7]                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.742     ; 4.739      ;
; 3.491  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[3] ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.745     ; 4.709      ;
; 3.491  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[3] ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.745     ; 4.709      ;
; 3.491  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[0] ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.745     ; 4.709      ;
; 3.491  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[0] ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.745     ; 4.709      ;
; 3.491  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[2] ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.745     ; 4.709      ;
; 3.491  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[2] ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.745     ; 4.709      ;
; 3.491  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[5] ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.745     ; 4.709      ;
; 3.491  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[5] ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.745     ; 4.709      ;
; 3.491  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[3]                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.745     ; 4.709      ;
; 3.491  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[5]                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.745     ; 4.709      ;
; 3.583  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.482     ; 4.814      ;
; 3.583  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.482     ; 4.814      ;
; 3.583  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.482     ; 4.814      ;
; 3.583  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.482     ; 4.814      ;
; 3.583  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.482     ; 4.814      ;
; 3.583  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.482     ; 4.814      ;
; 3.583  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.482     ; 4.814      ;
; 3.583  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.482     ; 4.814      ;
; 3.583  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.482     ; 4.814      ;
; 3.583  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.482     ; 4.814      ;
; 3.583  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.482     ; 4.814      ;
; 3.583  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.482     ; 4.814      ;
; 3.583  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.482     ; 4.814      ;
; 3.583  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.482     ; 4.814      ;
; 3.583  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.482     ; 4.814      ;
; 3.583  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.482     ; 4.814      ;
; 3.608  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Pre_RD                                                                                                                                                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.743     ; 4.594      ;
; 3.608  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Read                                                                                                                                                                 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.746     ; 4.591      ;
; 3.608  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                                            ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.746     ; 4.591      ;
; 3.608  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Write                                                                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.746     ; 4.591      ;
; 3.608  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|IN_REQ                                                                                                                                                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.746     ; 4.591      ;
; 3.608  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|mRD_DONE                                                                                                                                                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.746     ; 4.591      ;
; 3.608  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|RD_MASK[0]                                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.743     ; 4.594      ;
; 3.608  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|mWR_DONE                                                                                                                                                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.746     ; 4.591      ;
; 3.608  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|mWR                                                                                                                                                                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.743     ; 4.594      ;
; 3.608  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Pre_WR                                                                                                                                                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.743     ; 4.594      ;
; 3.608  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|CMD[0]                                                                                                                                                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.743     ; 4.594      ;
; 3.608  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|CMD[1]                                                                                                                                                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.743     ; 4.594      ;
; 3.608  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.743     ; 4.594      ;
; 3.608  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|ST[0]                                                                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.743     ; 4.594      ;
; 3.609  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[0]                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.746     ; 4.590      ;
; 3.609  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[1]                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.746     ; 4.590      ;
; 3.609  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[2]                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.746     ; 4.590      ;
; 3.609  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[3]                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.746     ; 4.590      ;
; 3.609  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[4]                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.746     ; 4.590      ;
; 3.609  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[5]                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.746     ; 4.590      ;
; 3.609  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[6]                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.746     ; 4.590      ;
; 3.609  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[7]                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.746     ; 4.590      ;
; 3.609  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[8]                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.746     ; 4.590      ;
; 3.609  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[9]                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.746     ; 4.590      ;
; 3.609  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[10]                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.746     ; 4.590      ;
; 3.609  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[11]                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.746     ; 4.590      ;
; 3.609  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[12]                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.746     ; 4.590      ;
; 3.609  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[13]                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.746     ; 4.590      ;
; 3.609  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[14]                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.746     ; 4.590      ;
; 3.609  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[15]                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.746     ; 4.590      ;
; 3.609  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|ST[2]                                                                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.743     ; 4.593      ;
; 3.609  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|ST[1]                                                                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.743     ; 4.593      ;
; 3.609  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|ST[3]                                                                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.743     ; 4.593      ;
; 3.609  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|ST[4]                                                                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.743     ; 4.593      ;
; 3.609  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|ST[6]                                                                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.743     ; 4.593      ;
; 3.609  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|ST[7]                                                                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.743     ; 4.593      ;
; 3.609  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|ST[5]                                                                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.743     ; 4.593      ;
; 3.609  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|ST[8]                                                                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.743     ; 4.593      ;
; 3.609  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|ST[9]                                                                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.743     ; 4.593      ;
; 3.609  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|rRD1_MAX_ADDR[13]~_emulated                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.743     ; 4.593      ;
; 3.609  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|rRD1_MAX_ADDR[16]~_emulated                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.743     ; 4.593      ;
; 3.609  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|rRD1_MAX_ADDR[17]~_emulated                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.743     ; 4.593      ;
; 3.609  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|rRD1_MAX_ADDR[18]~_emulated                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.743     ; 4.593      ;
; 3.609  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|rRD1_MAX_ADDR[19]~_emulated                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.743     ; 4.593      ;
; 3.609  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|rRD1_MAX_ADDR[22]~_emulated                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.743     ; 4.593      ;
; 3.617  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|READA                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.746     ; 4.582      ;
; 3.617  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|WRITEA                                                                                                                         ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.746     ; 4.582      ;
; 3.617  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|command:u_command|do_writea                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.746     ; 4.582      ;
; 3.617  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|rWR1_ADDR[3]                                                                                                                                                         ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.741     ; 4.587      ;
; 3.617  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|rWR1_ADDR[9]                                                                                                                                                         ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.741     ; 4.587      ;
; 3.617  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|rWR1_ADDR[12]                                                                                                                                                        ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.739     ; 4.589      ;
; 3.617  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|rWR1_ADDR[14]                                                                                                                                                        ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.739     ; 4.589      ;
; 3.617  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|rWR1_ADDR[15]                                                                                                                                                        ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.739     ; 4.589      ;
; 3.617  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|rWR1_ADDR[16]~_emulated                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.741     ; 4.587      ;
; 3.617  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|rWR1_ADDR[17]                                                                                                                                                        ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.739     ; 4.589      ;
; 3.617  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|rWR1_ADDR[18]                                                                                                                                                        ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.739     ; 4.589      ;
; 3.617  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|rWR1_ADDR[19]                                                                                                                                                        ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.739     ; 4.589      ;
; 3.617  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|rWR1_ADDR[20]                                                                                                                                                        ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.739     ; 4.589      ;
; 3.617  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|rWR1_ADDR[21]                                                                                                                                                        ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.739     ; 4.589      ;
+--------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                                                                                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 6.202  ; reset_delay:reset_delay_inst|cont[24]                             ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.740      ; 4.533      ;
; 6.202  ; reset_delay:reset_delay_inst|cont[24]                             ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.740      ; 4.533      ;
; 6.405  ; reset_delay:reset_delay_inst|cont[25]                             ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.740      ; 4.330      ;
; 6.405  ; reset_delay:reset_delay_inst|cont[25]                             ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.740      ; 4.330      ;
; 6.599  ; reset_delay:reset_delay_inst|cont[23]                             ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.740      ; 4.136      ;
; 6.599  ; reset_delay:reset_delay_inst|cont[23]                             ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.740      ; 4.136      ;
; 6.603  ; reset_delay:reset_delay_inst|cont[20]                             ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.740      ; 4.132      ;
; 6.603  ; reset_delay:reset_delay_inst|cont[20]                             ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.740      ; 4.132      ;
; 6.633  ; reset_delay:reset_delay_inst|cont[26]                             ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.722      ; 4.084      ;
; 6.633  ; reset_delay:reset_delay_inst|cont[26]                             ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.722      ; 4.084      ;
; 6.802  ; reset_delay:reset_delay_inst|cont[22]                             ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.740      ; 3.933      ;
; 6.802  ; reset_delay:reset_delay_inst|cont[22]                             ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.740      ; 3.933      ;
; 6.921  ; reset_delay:reset_delay_inst|cont[21]                             ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.740      ; 3.814      ;
; 6.921  ; reset_delay:reset_delay_inst|cont[21]                             ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.740      ; 3.814      ;
; 7.418  ; MySPI:MySPI_instance|sdram_write_load                             ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.182      ; 2.759      ;
; 7.418  ; MySPI:MySPI_instance|sdram_write_load                             ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.182      ; 2.759      ;
; 16.116 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_readdata_d1[13]                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 3.781      ;
; 16.116 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|i_readdatavalid_d1                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 3.781      ;
; 16.116 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|i_readdata_d1[8]                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 3.781      ;
; 16.116 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|i_readdata_d1[13]                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 3.781      ;
; 16.255 ; MTL_SOPC:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_cmd_width_adapter|data_reg[1]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.663      ;
; 16.308 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|D_bht_data[0]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.202      ; 3.823      ;
; 16.308 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|D_bht_data[1]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.202      ; 3.823      ;
; 16.310 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[15]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 3.575      ;
; 16.310 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[0]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 3.575      ;
; 16.310 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[1]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 3.575      ;
; 16.310 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[2]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 3.575      ;
; 16.310 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[3]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 3.575      ;
; 16.310 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[4]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 3.575      ;
; 16.310 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[5]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 3.575      ;
; 16.310 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[6]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 3.575      ;
; 16.310 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[7]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 3.575      ;
; 16.310 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[8]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 3.575      ;
; 16.310 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[9]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 3.575      ;
; 16.310 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[10]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 3.575      ;
; 16.310 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[11]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 3.575      ;
; 16.310 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[12]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 3.575      ;
; 16.310 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[13]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 3.575      ;
; 16.310 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[14]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 3.575      ;
; 16.310 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[15]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 3.575      ;
; 16.310 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[0]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 3.575      ;
; 16.310 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[1]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 3.575      ;
; 16.310 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[2]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 3.575      ;
; 16.310 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[3]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 3.575      ;
; 16.310 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[4]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 3.575      ;
; 16.310 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[5]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 3.575      ;
; 16.310 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[6]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 3.575      ;
; 16.310 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[7]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 3.575      ;
; 16.310 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[8]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 3.575      ;
; 16.310 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[9]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 3.575      ;
; 16.310 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[10]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 3.575      ;
; 16.310 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[11]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 3.575      ;
; 16.310 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[12]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 3.575      ;
; 16.310 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[13]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 3.575      ;
; 16.310 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[14]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 3.575      ;
; 16.310 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 3.575      ;
; 16.310 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 3.575      ;
; 16.310 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 3.575      ;
; 16.310 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 3.575      ;
; 16.310 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 3.575      ;
; 16.310 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 3.575      ;
; 16.310 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 3.575      ;
; 16.310 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 3.575      ;
; 16.310 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 3.575      ;
; 16.310 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 3.575      ;
; 16.310 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 3.575      ;
; 16.310 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 3.575      ;
; 16.310 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 3.575      ;
; 16.310 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 3.575      ;
; 16.310 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 3.575      ;
; 16.310 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 3.575      ;
; 16.310 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 3.575      ;
; 16.310 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 3.575      ;
; 16.310 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 3.575      ;
; 16.310 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 3.575      ;
; 16.310 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 3.575      ;
; 16.310 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 3.575      ;
; 16.310 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 3.575      ;
; 16.310 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 3.575      ;
; 16.310 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 3.575      ;
; 16.310 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 3.575      ;
; 16.310 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 3.575      ;
; 16.310 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 3.575      ;
; 16.310 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 3.575      ;
; 16.310 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 3.575      ;
; 16.310 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 3.575      ;
; 16.310 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 3.575      ;
; 16.311 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[15]~_Duplicate_1                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.081      ; 3.573      ;
; 16.311 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[16]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.081      ; 3.573      ;
; 16.311 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[17]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.081      ; 3.573      ;
; 16.311 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[18]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.081      ; 3.573      ;
; 16.311 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[19]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.081      ; 3.573      ;
; 16.311 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[20]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.081      ; 3.573      ;
; 16.311 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[21]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.081      ; 3.573      ;
; 16.311 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[22]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.081      ; 3.573      ;
; 16.311 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[23]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.081      ; 3.573      ;
; 16.311 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[24]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.081      ; 3.573      ;
; 16.311 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[25]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.081      ; 3.573      ;
; 16.311 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[26]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.081      ; 3.573      ;
; 16.311 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[27]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.081      ; 3.573      ;
+--------+-------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.063 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.196      ; 2.128      ;
; 48.063 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|tdo                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.196      ; 2.128      ;
; 48.587 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 1.602      ;
; 96.247 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.696      ;
; 96.247 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.696      ;
; 96.247 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.694      ;
; 96.247 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.694      ;
; 96.247 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.694      ;
; 96.247 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.694      ;
; 96.247 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.694      ;
; 96.247 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.694      ;
; 96.247 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.694      ;
; 96.247 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.694      ;
; 96.247 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.694      ;
; 96.255 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.679      ;
; 96.256 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.677      ;
; 96.256 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.677      ;
; 96.257 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.696      ;
; 96.257 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.696      ;
; 96.257 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.696      ;
; 96.257 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.696      ;
; 96.257 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.696      ;
; 96.257 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.696      ;
; 96.257 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.696      ;
; 96.257 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.696      ;
; 96.257 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.696      ;
; 96.257 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.696      ;
; 96.258 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.688      ;
; 96.258 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.688      ;
; 96.258 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.688      ;
; 96.258 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.688      ;
; 96.258 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.688      ;
; 96.258 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.688      ;
; 96.258 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.693      ;
; 96.258 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.693      ;
; 96.258 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.693      ;
; 96.258 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.693      ;
; 96.258 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.693      ;
; 96.258 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.693      ;
; 96.258 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.693      ;
; 96.258 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.693      ;
; 96.258 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.693      ;
; 96.258 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.693      ;
; 96.258 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.693      ;
; 96.258 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.693      ;
; 96.258 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.693      ;
; 96.258 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.693      ;
; 96.258 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.693      ;
; 96.258 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.693      ;
; 96.261 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.685      ;
; 96.261 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.685      ;
; 96.261 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.685      ;
; 96.261 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.685      ;
; 96.261 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.685      ;
; 96.261 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.685      ;
; 96.261 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.685      ;
; 96.261 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.685      ;
; 96.261 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.685      ;
; 96.261 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.685      ;
; 96.261 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.685      ;
; 96.261 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.685      ;
; 96.261 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.685      ;
; 96.261 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.684      ;
; 96.261 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.684      ;
; 96.261 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.684      ;
; 96.261 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.684      ;
; 96.261 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.684      ;
; 96.261 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.684      ;
; 96.261 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.682      ;
; 96.261 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.682      ;
; 96.261 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.682      ;
; 96.261 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.682      ;
; 96.261 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.682      ;
; 96.261 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.682      ;
; 96.261 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.683      ;
; 96.261 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.683      ;
; 96.261 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.683      ;
; 96.261 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.683      ;
; 96.261 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.683      ;
; 96.261 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.683      ;
; 96.261 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.676      ;
; 96.261 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.676      ;
; 96.261 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.676      ;
; 96.261 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.676      ;
; 96.261 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.676      ;
; 96.261 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.676      ;
; 96.261 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.676      ;
; 96.261 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.684      ;
; 96.261 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.684      ;
; 96.261 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.684      ;
; 96.261 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.684      ;
; 96.261 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.684      ;
; 96.261 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.684      ;
; 96.261 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.685      ;
; 96.261 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.685      ;
; 96.261 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.685      ;
; 96.261 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.685      ;
; 96.261 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.685      ;
; 96.261 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.685      ;
; 96.261 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.685      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                                               ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.756 ; load_new                                                                                                                                                               ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.317      ; 1.381      ;
; 0.756 ; load_new                                                                                                                                                               ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.317      ; 1.381      ;
; 2.161 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[8]                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.274     ; 2.044      ;
; 2.161 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[10]                                                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.274     ; 2.044      ;
; 2.161 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[7]                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.274     ; 2.044      ;
; 2.161 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[11]                                                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.274     ; 2.044      ;
; 2.161 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[9]                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.274     ; 2.044      ;
; 2.161 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[1]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.274     ; 2.044      ;
; 2.161 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.274     ; 2.044      ;
; 2.161 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[9]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.274     ; 2.044      ;
; 2.161 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.274     ; 2.044      ;
; 2.161 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[6]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.274     ; 2.044      ;
; 2.161 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[3]                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.274     ; 2.044      ;
; 2.161 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[10]                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.274     ; 2.044      ;
; 2.161 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[6]                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.274     ; 2.044      ;
; 2.232 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[7]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.282     ; 2.107      ;
; 2.232 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[6]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.282     ; 2.107      ;
; 2.232 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[5]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.282     ; 2.107      ;
; 2.232 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[4]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.282     ; 2.107      ;
; 2.232 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[3]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.282     ; 2.107      ;
; 2.232 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[2]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.282     ; 2.107      ;
; 2.232 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[1]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.282     ; 2.107      ;
; 2.232 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[0]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.282     ; 2.107      ;
; 2.232 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.282     ; 2.107      ;
; 2.232 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[7]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.282     ; 2.107      ;
; 2.232 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[7]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.282     ; 2.107      ;
; 2.232 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[5]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.282     ; 2.107      ;
; 2.232 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[5]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.282     ; 2.107      ;
; 2.232 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[10] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.282     ; 2.107      ;
; 2.232 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[10] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.282     ; 2.107      ;
; 2.263 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[0]                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.279     ; 2.141      ;
; 2.263 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.279     ; 2.141      ;
; 2.456 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[0]                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.280     ; 2.333      ;
; 2.456 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[1]                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.280     ; 2.333      ;
; 2.458 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[5]                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.278     ; 2.337      ;
; 2.458 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[8]                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.278     ; 2.337      ;
; 2.458 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[7]                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.278     ; 2.337      ;
; 2.459 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[8]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.282     ; 2.334      ;
; 2.459 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[7]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.282     ; 2.334      ;
; 2.459 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[6]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.282     ; 2.334      ;
; 2.459 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[5]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.282     ; 2.334      ;
; 2.459 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[4]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.282     ; 2.334      ;
; 2.459 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[3]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.282     ; 2.334      ;
; 2.459 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[2]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.282     ; 2.334      ;
; 2.459 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[1]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.282     ; 2.334      ;
; 2.459 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[1]                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.282     ; 2.334      ;
; 2.459 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[3]                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.282     ; 2.334      ;
; 2.459 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[2]                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.282     ; 2.334      ;
; 2.459 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[2]                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.282     ; 2.334      ;
; 2.459 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[9]                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.282     ; 2.334      ;
; 2.505 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.285     ; 2.377      ;
; 2.505 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.285     ; 2.377      ;
; 2.505 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.285     ; 2.377      ;
; 2.505 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.285     ; 2.377      ;
; 2.770 ; reset_delay:reset_delay_inst|cont[25]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.908     ; 2.119      ;
; 2.770 ; reset_delay:reset_delay_inst|cont[25]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.908     ; 2.119      ;
; 2.830 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.277     ; 2.710      ;
; 2.830 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.277     ; 2.710      ;
; 2.830 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.277     ; 2.710      ;
; 2.830 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.277     ; 2.710      ;
; 2.830 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.277     ; 2.710      ;
; 2.830 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.277     ; 2.710      ;
; 2.830 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.277     ; 2.710      ;
; 2.830 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[5]                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.277     ; 2.710      ;
; 2.830 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[6]                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.277     ; 2.710      ;
; 2.830 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[4]                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.277     ; 2.710      ;
; 2.830 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[4]                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.277     ; 2.710      ;
; 2.858 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.926     ; 2.189      ;
; 2.858 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.926     ; 2.189      ;
; 2.957 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.908     ; 2.306      ;
; 2.957 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.908     ; 2.306      ;
; 3.062 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.908     ; 2.411      ;
; 3.062 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.908     ; 2.411      ;
; 3.065 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.275     ; 2.947      ;
; 3.065 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.275     ; 2.947      ;
; 3.065 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.275     ; 2.947      ;
; 3.065 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[0]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.275     ; 2.947      ;
; 3.065 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[0]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.275     ; 2.947      ;
; 3.065 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[3]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.275     ; 2.947      ;
; 3.065 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[3]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.275     ; 2.947      ;
; 3.065 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[1]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.275     ; 2.947      ;
; 3.065 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[4]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.275     ; 2.947      ;
; 3.065 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[4]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.275     ; 2.947      ;
; 3.065 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[2]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.275     ; 2.947      ;
; 3.065 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[2]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.275     ; 2.947      ;
; 3.065 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[8]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.275     ; 2.947      ;
; 3.065 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[8]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.275     ; 2.947      ;
; 3.258 ; reset_delay:reset_delay_inst|cont[23]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.908     ; 2.607      ;
; 3.258 ; reset_delay:reset_delay_inst|cont[23]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.908     ; 2.607      ;
; 3.268 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.908     ; 2.617      ;
; 3.268 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.908     ; 2.617      ;
; 3.657 ; reset_delay:reset_delay_inst|cont[24]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.908     ; 3.006      ;
; 3.657 ; reset_delay:reset_delay_inst|cont[24]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.908     ; 3.006      ;
; 3.729 ; MySPI:MySPI_instance|sdram_write_load                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.831     ; 2.155      ;
; 3.729 ; MySPI:MySPI_instance|sdram_write_load                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.831     ; 2.155      ;
; 3.729 ; MySPI:MySPI_instance|sdram_write_load                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4]                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.831     ; 2.155      ;
; 3.729 ; MySPI:MySPI_instance|sdram_write_load                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7]                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.831     ; 2.155      ;
; 3.729 ; MySPI:MySPI_instance|sdram_write_load                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8]                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.831     ; 2.155      ;
; 3.804 ; MySPI:MySPI_instance|sdram_write_load                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.833     ; 2.228      ;
; 3.804 ; MySPI:MySPI_instance|sdram_write_load                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.833     ; 2.228      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.014 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.233      ;
; 1.014 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.233      ;
; 1.014 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.233      ;
; 1.014 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.233      ;
; 1.083 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.304      ;
; 1.083 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.304      ;
; 1.083 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.304      ;
; 1.083 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.304      ;
; 1.083 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.304      ;
; 1.083 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.304      ;
; 1.083 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.304      ;
; 1.083 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.304      ;
; 1.083 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.304      ;
; 1.083 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.304      ;
; 1.083 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.304      ;
; 1.083 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.304      ;
; 1.262 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.479      ;
; 1.262 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][9] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.479      ;
; 1.262 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][7] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.479      ;
; 1.262 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][6] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.479      ;
; 1.262 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.479      ;
; 1.262 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.479      ;
; 1.262 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.479      ;
; 1.262 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.479      ;
; 1.262 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.479      ;
; 1.262 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.479      ;
; 1.263 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|write                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.483      ;
; 1.270 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.487      ;
; 1.273 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.489      ;
; 1.290 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.506      ;
; 1.290 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.506      ;
; 1.290 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.506      ;
; 1.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.528      ;
; 1.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.528      ;
; 1.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.528      ;
; 1.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.528      ;
; 1.498 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.711      ;
; 1.498 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.711      ;
; 1.511 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.734      ;
; 1.511 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|write_valid                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.734      ;
; 1.511 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|read                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.734      ;
; 1.511 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|read_req                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.734      ;
; 1.511 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[0]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.734      ;
; 1.537 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.751      ;
; 1.537 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][8] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.751      ;
; 1.537 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.751      ;
; 1.537 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.751      ;
; 1.537 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.751      ;
; 1.537 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.751      ;
; 1.537 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.751      ;
; 1.537 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.751      ;
; 1.537 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.751      ;
; 1.537 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.751      ;
; 1.553 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.766      ;
; 1.553 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.766      ;
; 1.553 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.766      ;
; 1.553 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.766      ;
; 1.553 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.766      ;
; 1.553 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.766      ;
; 1.553 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.766      ;
; 1.553 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.766      ;
; 1.553 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.766      ;
; 1.553 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.766      ;
; 1.553 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.766      ;
; 1.557 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.773      ;
; 1.557 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.773      ;
; 1.557 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.773      ;
; 1.557 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.773      ;
; 1.618 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|tck_t_dav                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.844      ;
; 1.745 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|state                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.968      ;
; 1.745 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.968      ;
; 1.827 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[4]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.049      ;
; 1.827 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[3]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.049      ;
; 1.827 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[2]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.049      ;
; 1.827 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[1]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.049      ;
; 1.827 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[8]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.049      ;
; 1.827 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[7]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.049      ;
; 1.827 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[6]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.049      ;
; 1.827 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[5]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.049      ;
; 1.827 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[1]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.049      ;
; 1.827 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[2]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.049      ;
; 1.827 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[3]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.049      ;
; 1.827 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[4]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.049      ;
; 1.841 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.058      ;
; 1.841 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[7]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.064      ;
; 1.841 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[6]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.064      ;
; 1.841 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[5]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.064      ;
; 1.841 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.064      ;
; 1.841 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[8]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.064      ;
; 1.841 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.064      ;
; 1.841 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.064      ;
; 1.841 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.064      ;
; 1.841 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.064      ;
; 1.841 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.064      ;
; 1.841 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[2]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.064      ;
; 1.841 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[1]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.064      ;
; 1.841 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[0]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.064      ;
; 1.841 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[9]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.064      ;
; 1.841 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[10]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.064      ;
; 1.841 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[9]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.064      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                               ; To Node                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.047 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[3]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.267      ;
; 1.047 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.267      ;
; 1.047 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.267      ;
; 1.047 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.267      ;
; 1.047 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.267      ;
; 1.047 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.267      ;
; 1.047 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.267      ;
; 1.047 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[2]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.267      ;
; 1.047 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.267      ;
; 1.047 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[1]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.267      ;
; 1.047 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.267      ;
; 1.047 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.267      ;
; 1.263 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 1.484      ;
; 1.263 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 1.484      ;
; 1.275 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.494      ;
; 1.275 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.494      ;
; 1.275 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.494      ;
; 1.275 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.494      ;
; 1.275 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.494      ;
; 1.275 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.494      ;
; 1.275 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.494      ;
; 1.275 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[8] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.494      ;
; 1.275 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.494      ;
; 1.275 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.494      ;
; 1.275 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.494      ;
; 1.275 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.494      ;
; 1.275 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.494      ;
; 1.275 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.494      ;
; 1.275 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[8] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.494      ;
; 1.278 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.495      ;
; 1.278 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.495      ;
; 1.419 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[7]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.024      ; 2.600      ;
; 1.419 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[6]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.024      ; 2.600      ;
; 1.419 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.018      ; 2.594      ;
; 1.419 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[5]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.021      ; 2.597      ;
; 1.419 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[4]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.021      ; 2.597      ;
; 1.497 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.714      ;
; 1.497 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.714      ;
; 1.497 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.714      ;
; 1.497 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.714      ;
; 1.497 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.714      ;
; 1.509 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[6]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 1.732      ;
; 1.509 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 1.732      ;
; 1.509 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 1.732      ;
; 1.509 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 1.732      ;
; 1.509 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 1.732      ;
; 1.509 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 1.732      ;
; 1.509 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 1.732      ;
; 1.509 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 1.732      ;
; 1.509 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[8]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 1.732      ;
; 1.509 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[5]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 1.732      ;
; 1.509 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[4]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 1.732      ;
; 1.509 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[7]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 1.732      ;
; 1.509 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 1.732      ;
; 1.785 ; MTL_SOPC:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                       ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_cmd_width_adapter|data_reg[6]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.022      ;
; 1.785 ; MTL_SOPC:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                       ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_cmd_width_adapter|data_reg[7]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.022      ;
; 1.785 ; MTL_SOPC:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                       ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_cmd_width_adapter|data_reg[5]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.022      ;
; 1.785 ; MTL_SOPC:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                       ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_cmd_width_adapter|data_reg[15]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.022      ;
; 1.785 ; MTL_SOPC:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                       ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_cmd_width_adapter|data_reg[13]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.022      ;
; 1.785 ; MTL_SOPC:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                       ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_cmd_width_adapter|data_reg[9]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.022      ;
; 1.785 ; MTL_SOPC:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                       ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_cmd_width_adapter|data_reg[10]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.022      ;
; 1.785 ; MTL_SOPC:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                       ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_cmd_width_adapter|data_reg[8]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.022      ;
; 1.785 ; MTL_SOPC:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                       ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_cmd_width_adapter|address_reg[3]                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.022      ;
; 1.785 ; MTL_SOPC:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                       ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_cmd_width_adapter|address_reg[2]                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.022      ;
; 1.799 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[6]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.627      ; 2.583      ;
; 1.799 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[0]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.627      ; 2.583      ;
; 1.799 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[2]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.627      ; 2.583      ;
; 1.799 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[3]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.627      ; 2.583      ;
; 1.799 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[4]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.627      ; 2.583      ;
; 1.799 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[1]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.627      ; 2.583      ;
; 1.799 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[5]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.627      ; 2.583      ;
; 1.799 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[7]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.627      ; 2.583      ;
; 1.801 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|pre_touch_int_n                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.626      ; 2.584      ;
; 1.801 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|read_cnt[0]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.626      ; 2.584      ;
; 1.801 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.635      ; 2.593      ;
; 1.801 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSDA                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.635      ; 2.593      ;
; 1.801 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[0]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.635      ; 2.593      ;
; 1.801 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[1]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.635      ; 2.593      ;
; 1.801 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.635      ; 2.593      ;
; 1.801 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.635      ; 2.593      ;
; 1.801 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.635      ; 2.593      ;
; 1.801 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.635      ; 2.593      ;
; 1.801 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.635      ; 2.593      ;
; 1.801 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.635      ; 2.593      ;
; 1.801 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.635      ; 2.593      ;
; 1.801 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.635      ; 2.593      ;
; 1.801 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.635      ; 2.593      ;
; 1.801 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.635      ; 2.593      ;
; 1.801 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[12]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.635      ; 2.593      ;
; 1.801 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.635      ; 2.593      ;
; 1.801 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[14]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.635      ; 2.593      ;
; 1.801 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[15]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.635      ; 2.593      ;
; 1.801 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|clk_en                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.635      ; 2.593      ;
; 1.801 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[14]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.634      ; 2.592      ;
; 1.801 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[15]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.634      ; 2.592      ;
; 1.801 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[12]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.634      ; 2.592      ;
; 1.801 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[5]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.635      ; 2.593      ;
; 1.801 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[4]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.635      ; 2.593      ;
; 1.801 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.634      ; 2.592      ;
; 1.801 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[11]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.634      ; 2.592      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                                               ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 1.162 ; load_new                                                                                                                                                               ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                                ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.381      ;
; 1.162 ; load_new                                                                                                                                                               ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                                ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.381      ;
; 1.502 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 2.055      ;
; 1.502 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 2.055      ;
; 1.502 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 2.055      ;
; 1.502 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 2.055      ;
; 1.502 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 2.055      ;
; 1.502 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 2.055      ;
; 1.502 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 2.055      ;
; 1.725 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[5]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 2.322      ;
; 1.725 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[8]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 2.322      ;
; 1.725 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[10] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 2.322      ;
; 1.725 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[7]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 2.322      ;
; 1.743 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[0]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 2.350      ;
; 1.743 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[3]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 2.350      ;
; 1.743 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[1]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 2.350      ;
; 1.743 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[2]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 2.350      ;
; 1.743 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[6]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 2.350      ;
; 1.743 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[9]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 2.350      ;
; 1.743 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[4]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 2.350      ;
; 1.838 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[10]                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 2.055      ;
; 1.838 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 2.055      ;
; 1.838 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[6]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 2.055      ;
; 1.838 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[9]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 2.055      ;
; 1.838 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[8]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 2.055      ;
; 1.838 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[5]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 2.055      ;
; 1.865 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[4]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.081      ;
; 1.865 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.081      ;
; 1.865 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.081      ;
; 1.865 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.081      ;
; 1.865 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.081      ;
; 1.865 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.081      ;
; 1.865 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.081      ;
; 1.865 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.081      ;
; 1.865 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[7]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.081      ;
; 1.865 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[2]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.081      ;
; 1.865 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[3]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.081      ;
; 1.865 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[0]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.081      ;
; 1.865 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[1]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.081      ;
; 2.074 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~portb_address_reg0   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.324      ; 2.585      ;
; 2.084 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~portb_address_reg0    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.327      ; 2.598      ;
; 2.091 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[5]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.322      ;
; 2.091 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[10] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.322      ;
; 2.091 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[7]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.322      ;
; 2.098 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[12]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.321      ; 2.578      ;
; 2.098 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[13]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.321      ; 2.578      ;
; 2.098 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[14]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.321      ; 2.578      ;
; 2.098 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[15]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.321      ; 2.578      ;
; 2.116 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[8]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.324      ; 2.599      ;
; 2.116 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[9]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.324      ; 2.599      ;
; 2.116 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[10]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.324      ; 2.599      ;
; 2.116 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[11]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.324      ; 2.599      ;
; 2.134 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[0]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.350      ;
; 2.134 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[3]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.350      ;
; 2.134 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[1]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.350      ;
; 2.134 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[2]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.350      ;
; 2.134 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[8]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.350      ;
; 2.134 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[6]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.350      ;
; 2.134 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[9]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.350      ;
; 2.134 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[4]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.350      ;
; 2.373 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~portb_address_reg0    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.312      ; 2.872      ;
; 2.383 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~portb_address_reg0    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.311      ; 2.881      ;
; 2.391 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[0]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.309      ; 2.859      ;
; 2.391 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[1]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.309      ; 2.859      ;
; 2.391 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[2]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.309      ; 2.859      ;
; 2.391 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[3]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.309      ; 2.859      ;
; 2.391 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[16]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.309      ; 2.859      ;
; 2.391 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[17]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.309      ; 2.859      ;
; 2.391 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[18]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.309      ; 2.859      ;
; 2.391 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[19]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.309      ; 2.859      ;
; 2.408 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[4]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.308      ; 2.875      ;
; 2.408 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[5]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.308      ; 2.875      ;
; 2.408 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[6]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.308      ; 2.875      ;
; 2.408 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[7]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.308      ; 2.875      ;
; 2.408 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[20]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.308      ; 2.875      ;
; 2.408 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[21]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.308      ; 2.875      ;
; 2.408 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[22]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.308      ; 2.875      ;
; 2.408 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[23]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.308      ; 2.875      ;
; 2.675 ; reset_delay:reset_delay_inst|cont[25]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.802     ; 2.119      ;
; 2.675 ; reset_delay:reset_delay_inst|cont[25]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.802     ; 2.119      ;
; 2.763 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.820     ; 2.189      ;
; 2.763 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.820     ; 2.189      ;
; 2.768 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Reg[1]                                                                                                                                                     ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.411     ; 2.603      ;
; 2.777 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|mhd                                                                                                                                                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.424     ; 2.599      ;
; 2.783 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[1]                                                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.451     ; 2.578      ;
; 2.783 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[5]                                                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.452     ; 2.577      ;
; 2.790 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[0]                                                                                                                                                           ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.435     ; 2.601      ;
; 2.790 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[1]                                                                                                                                                           ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.435     ; 2.601      ;
; 2.792 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[0]                                                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.457     ; 2.581      ;
; 2.792 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Reg[0]                                                                                                                                                     ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.435     ; 2.603      ;
; 2.795 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[0]                                                                                                                                                           ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.445     ; 2.596      ;
; 2.795 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[1]                                                                                                                                                           ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.445     ; 2.596      ;
; 2.795 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[2]                                                                                                                                                           ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.445     ; 2.596      ;
; 2.795 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[3]                                                                                                                                                           ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.445     ; 2.596      ;
; 2.795 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[4]                                                                                                                                                           ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.445     ; 2.596      ;
; 2.795 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[7]                                                                                                                                                           ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.445     ; 2.596      ;
; 2.795 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[8]                                                                                                                                                           ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.446     ; 2.595      ;
; 2.795 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[9]                                                                                                                                                           ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.446     ; 2.595      ;
; 2.795 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[10]                                                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.446     ; 2.595      ;
; 2.795 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[5]                                                                                                                                                           ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.446     ; 2.595      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                    ;
+-------+---------------------------------------+-------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                   ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; 3.117 ; reset_delay:reset_delay_inst|cont[26] ; mapController:mapController_inst|tileLoad ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.203       ; -0.476     ; 2.685      ;
+-------+---------------------------------------+-------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~porta_address_reg0    ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~porta_datain_reg0     ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~porta_we_reg          ;
; 4.744 ; 4.974        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_address_reg0    ;
; 4.744 ; 4.974        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_datain_reg0     ;
; 4.744 ; 4.974        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_we_reg          ;
; 4.744 ; 4.974        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_address_reg0   ;
; 4.744 ; 4.974        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_datain_reg0    ;
; 4.744 ; 4.974        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_we_reg         ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|rRD1_ADDR[10]~_emulated                                                                                                                                              ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|rRD1_ADDR[11]~_emulated                                                                                                                                              ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|rRD1_ADDR[22]~_emulated                                                                                                                                              ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_address_reg0    ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_datain_reg0     ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_we_reg          ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                           ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[0]                                                   ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[1] ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[4] ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[6] ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[7] ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[8] ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[1] ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[4] ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[6] ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[7] ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[8] ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[0]                               ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|rRD1_MAX_ADDR[20]~_emulated                                                                                                                                          ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|rRD1_MAX_ADDR[21]~_emulated                                                                                                                                          ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|BA[0]                                                                                                                                                                ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|BA[1]                                                                                                                                                                ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[4]                                                                                                                                                                ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|ST[1]                                                                                                                                                                ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|ST[3]                                                                                                                                                                ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|ST[4]                                                                                                                                                                ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|ST[7]                                                                                                                                                                ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[5]                                           ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[7]                                           ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[8]                                           ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[0] ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[2] ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[3] ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[5] ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[0] ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[2] ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[3] ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[5] ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[1]                               ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[2]                               ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[3]                               ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[4]                               ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[5]                               ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[6]                               ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[7]                               ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0]                               ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1]                               ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[2]                               ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[3]                               ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4]                               ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[5]                               ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[6]                               ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7]                               ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8]                               ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_b[0]                                                  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[0]                                                  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[1]                                                  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[2]                                                  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[3]                                                  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[4]                                                  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[5]                                                  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[6]                                                  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[7]                                                  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[8]                                                  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|BA[0]                                                                                                                                              ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|BA[1]                                                                                                                                              ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|CM_ACK                                                                                                                                             ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                                            ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|SA[3]                                                                                                                                              ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|SA[6]                                                                                                                                              ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|SA[7]                                                                                                                                              ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|command_delay[0]                                                                                                                                   ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|command_delay[1]                                                                                                                                   ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|command_delay[2]                                                                                                                                   ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|command_delay[3]                                                                                                                                   ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|command_delay[4]                                                                                                                                   ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------+----------------+-----------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+-----------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[0]                                                                                                                                                                                                                                                                      ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[10]                                                                                                                                                                                                                                                                     ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[11]                                                                                                                                                                                                                                                                     ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[12]                                                                                                                                                                                                                                                                     ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[13]                                                                                                                                                                                                                                                                     ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[14]                                                                                                                                                                                                                                                                     ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[15]                                                                                                                                                                                                                                                                     ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[16]                                                                                                                                                                                                                                                                     ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[17]                                                                                                                                                                                                                                                                     ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[18]                                                                                                                                                                                                                                                                     ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[19]                                                                                                                                                                                                                                                                     ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[1]                                                                                                                                                                                                                                                                      ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[20]                                                                                                                                                                                                                                                                     ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[21]                                                                                                                                                                                                                                                                     ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[22]                                                                                                                                                                                                                                                                     ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[23]                                                                                                                                                                                                                                                                     ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[24]                                                                                                                                                                                                                                                                     ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[25]                                                                                                                                                                                                                                                                     ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[26]                                                                                                                                                                                                                                                                     ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[27]                                                                                                                                                                                                                                                                     ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[28]                                                                                                                                                                                                                                                                     ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[29]                                                                                                                                                                                                                                                                     ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[2]                                                                                                                                                                                                                                                                      ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[30]                                                                                                                                                                                                                                                                     ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[31]                                                                                                                                                                                                                                                                     ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[3]                                                                                                                                                                                                                                                                      ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[4]                                                                                                                                                                                                                                                                      ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[5]                                                                                                                                                                                                                                                                      ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[6]                                                                                                                                                                                                                                                                      ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[7]                                                                                                                                                                                                                                                                      ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[8]                                                                                                                                                                                                                                                                      ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[9]                                                                                                                                                                                                                                                                      ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[0]                                                                                                                                                                                                                                                                      ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[0]~_Duplicate_1                                                                                                                                                                                                                                                         ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[10]                                                                                                                                                                                                                                                                     ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[10]~_Duplicate_1                                                                                                                                                                                                                                                        ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[11]                                                                                                                                                                                                                                                                     ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[11]~_Duplicate_1                                                                                                                                                                                                                                                        ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[12]                                                                                                                                                                                                                                                                     ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[12]~_Duplicate_1                                                                                                                                                                                                                                                        ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[13]                                                                                                                                                                                                                                                                     ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[13]~_Duplicate_1                                                                                                                                                                                                                                                        ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[14]                                                                                                                                                                                                                                                                     ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[14]~_Duplicate_1                                                                                                                                                                                                                                                        ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[15]                                                                                                                                                                                                                                                                     ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[15]~_Duplicate_1                                                                                                                                                                                                                                                        ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[1]                                                                                                                                                                                                                                                                      ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[1]~_Duplicate_1                                                                                                                                                                                                                                                         ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[2]                                                                                                                                                                                                                                                                      ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[2]~_Duplicate_1                                                                                                                                                                                                                                                         ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[3]                                                                                                                                                                                                                                                                      ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[3]~_Duplicate_1                                                                                                                                                                                                                                                         ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[4]                                                                                                                                                                                                                                                                      ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[4]~_Duplicate_1                                                                                                                                                                                                                                                         ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[5]                                                                                                                                                                                                                                                                      ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[5]~_Duplicate_1                                                                                                                                                                                                                                                         ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[6]                                                                                                                                                                                                                                                                      ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[6]~_Duplicate_1                                                                                                                                                                                                                                                         ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[7]                                                                                                                                                                                                                                                                      ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[7]~_Duplicate_1                                                                                                                                                                                                                                                         ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[8]                                                                                                                                                                                                                                                                      ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[8]~_Duplicate_1                                                                                                                                                                                                                                                         ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[9]                                                                                                                                                                                                                                                                      ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[9]~_Duplicate_1                                                                                                                                                                                                                                                         ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ;
; 9.441 ; 9.735        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ;
+-------+--------------+----------------+-----------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                               ;
+--------+--------------+----------------+-----------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                                                           ;
+--------+--------------+----------------+-----------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 14.884 ; 15.114       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a18~porta_address_reg0 ;
; 14.884 ; 15.114       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a18~porta_re_reg       ;
; 14.884 ; 15.114       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a56~porta_address_reg0 ;
; 14.884 ; 15.114       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a56~porta_re_reg       ;
; 14.887 ; 15.117       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a0~porta_address_reg0  ;
; 14.887 ; 15.117       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a0~porta_re_reg        ;
; 14.888 ; 15.118       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a18                    ;
; 14.888 ; 15.118       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a19                    ;
; 14.888 ; 15.118       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a43                    ;
; 14.888 ; 15.118       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a56                    ;
; 14.888 ; 15.118       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a64                    ;
; 14.888 ; 15.118       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a65                    ;
; 14.888 ; 15.118       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a66                    ;
; 14.888 ; 15.118       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a67                    ;
; 14.888 ; 15.118       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a68                    ;
; 14.888 ; 15.118       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a69                    ;
; 14.888 ; 15.118       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a70                    ;
; 14.888 ; 15.118       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a71                    ;
; 14.888 ; 15.118       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_vaa1:auto_generated|altsyncram:ram_block1a0|altsyncram_qi83:auto_generated|ram_block1a18                          ;
; 14.888 ; 15.118       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_vaa1:auto_generated|altsyncram:ram_block1a0|altsyncram_qi83:auto_generated|ram_block1a19                          ;
; 14.888 ; 15.118       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_vaa1:auto_generated|altsyncram:ram_block1a0|altsyncram_qi83:auto_generated|ram_block1a20                          ;
; 14.888 ; 15.118       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_vaa1:auto_generated|altsyncram:ram_block1a0|altsyncram_qi83:auto_generated|ram_block1a42                          ;
; 14.888 ; 15.118       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_vaa1:auto_generated|altsyncram:ram_block1a0|altsyncram_qi83:auto_generated|ram_block1a43                          ;
; 14.888 ; 15.118       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_vaa1:auto_generated|altsyncram:ram_block1a0|altsyncram_qi83:auto_generated|ram_block1a44                          ;
; 14.888 ; 15.118       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_vaa1:auto_generated|altsyncram:ram_block1a0|altsyncram_qi83:auto_generated|ram_block1a56                          ;
; 14.888 ; 15.118       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_vaa1:auto_generated|altsyncram:ram_block1a0|altsyncram_qi83:auto_generated|ram_block1a64                          ;
; 14.888 ; 15.118       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_vaa1:auto_generated|altsyncram:ram_block1a0|altsyncram_qi83:auto_generated|ram_block1a65                          ;
; 14.888 ; 15.118       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_vaa1:auto_generated|altsyncram:ram_block1a0|altsyncram_qi83:auto_generated|ram_block1a66                          ;
; 14.888 ; 15.118       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_vaa1:auto_generated|altsyncram:ram_block1a0|altsyncram_qi83:auto_generated|ram_block1a67                          ;
; 14.888 ; 15.118       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_vaa1:auto_generated|altsyncram:ram_block1a0|altsyncram_qi83:auto_generated|ram_block1a68                          ;
; 14.888 ; 15.118       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_vaa1:auto_generated|altsyncram:ram_block1a0|altsyncram_qi83:auto_generated|ram_block1a69                          ;
; 14.888 ; 15.118       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_vaa1:auto_generated|altsyncram:ram_block1a0|altsyncram_qi83:auto_generated|ram_block1a70                          ;
; 14.888 ; 15.118       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_vaa1:auto_generated|altsyncram:ram_block1a0|altsyncram_qi83:auto_generated|ram_block1a71                          ;
; 14.890 ; 15.120       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a13~porta_address_reg0 ;
; 14.890 ; 15.120       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a13~porta_re_reg       ;
; 14.890 ; 15.120       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a20~porta_address_reg0 ;
; 14.890 ; 15.120       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a20~porta_re_reg       ;
; 14.890 ; 15.120       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a48~porta_address_reg0 ;
; 14.890 ; 15.120       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a48~porta_re_reg       ;
; 14.890 ; 15.120       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a4~porta_address_reg0  ;
; 14.890 ; 15.120       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a4~porta_re_reg        ;
; 14.890 ; 15.120       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a50~porta_address_reg0 ;
; 14.890 ; 15.120       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a50~porta_re_reg       ;
; 14.890 ; 15.120       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a8~porta_address_reg0  ;
; 14.890 ; 15.120       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a8~porta_re_reg        ;
; 14.891 ; 15.121       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a0                     ;
; 14.891 ; 15.121       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a1                     ;
; 14.891 ; 15.121       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a11~porta_address_reg0 ;
; 14.891 ; 15.121       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a11~porta_re_reg       ;
; 14.891 ; 15.121       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a15                    ;
; 14.891 ; 15.121       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a16~porta_address_reg0 ;
; 14.891 ; 15.121       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a16~porta_re_reg       ;
; 14.891 ; 15.121       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a24                    ;
; 14.891 ; 15.121       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a25                    ;
; 14.891 ; 15.121       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a2~porta_address_reg0  ;
; 14.891 ; 15.121       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a2~porta_re_reg        ;
; 14.891 ; 15.121       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a6~porta_address_reg0  ;
; 14.891 ; 15.121       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a6~porta_re_reg        ;
; 14.891 ; 15.121       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_vaa1:auto_generated|altsyncram:ram_block1a0|altsyncram_qi83:auto_generated|ram_block1a0                           ;
; 14.891 ; 15.121       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_vaa1:auto_generated|altsyncram:ram_block1a0|altsyncram_qi83:auto_generated|ram_block1a1                           ;
; 14.891 ; 15.121       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_vaa1:auto_generated|altsyncram:ram_block1a0|altsyncram_qi83:auto_generated|ram_block1a24                          ;
; 14.891 ; 15.121       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_vaa1:auto_generated|altsyncram:ram_block1a0|altsyncram_qi83:auto_generated|ram_block1a25                          ;
; 14.892 ; 15.122       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a9~porta_address_reg0  ;
; 14.892 ; 15.122       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a9~porta_re_reg        ;
; 14.894 ; 15.124       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a13                    ;
; 14.894 ; 15.124       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a14                    ;
; 14.894 ; 15.124       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a20                    ;
; 14.894 ; 15.124       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a21                    ;
; 14.894 ; 15.124       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a22                    ;
; 14.894 ; 15.124       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a23                    ;
; 14.894 ; 15.124       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a29                    ;
; 14.894 ; 15.124       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a32                    ;
; 14.894 ; 15.124       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a37                    ;
; 14.894 ; 15.124       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a38                    ;
; 14.894 ; 15.124       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a39                    ;
; 14.894 ; 15.124       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a4                     ;
; 14.894 ; 15.124       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a44                    ;
; 14.894 ; 15.124       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a45                    ;
; 14.894 ; 15.124       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a46                    ;
; 14.894 ; 15.124       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a47                    ;
; 14.894 ; 15.124       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a48                    ;
; 14.894 ; 15.124       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a49                    ;
; 14.894 ; 15.124       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a5                     ;
; 14.894 ; 15.124       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a50                    ;
; 14.894 ; 15.124       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a51                    ;
; 14.894 ; 15.124       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a52                    ;
; 14.894 ; 15.124       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a53                    ;
; 14.894 ; 15.124       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a54                    ;
; 14.894 ; 15.124       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a55                    ;
; 14.894 ; 15.124       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a57                    ;
; 14.894 ; 15.124       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a58                    ;
; 14.894 ; 15.124       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a59                    ;
; 14.894 ; 15.124       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a60                    ;
; 14.894 ; 15.124       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a61                    ;
; 14.894 ; 15.124       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a62                    ;
; 14.894 ; 15.124       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a63                    ;
; 14.894 ; 15.124       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a8                     ;
; 14.894 ; 15.124       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_vaa1:auto_generated|altsyncram:ram_block1a0|altsyncram_qi83:auto_generated|ram_block1a14                          ;
; 14.894 ; 15.124       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_vaa1:auto_generated|altsyncram:ram_block1a0|altsyncram_qi83:auto_generated|ram_block1a15                          ;
; 14.894 ; 15.124       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_vaa1:auto_generated|altsyncram:ram_block1a0|altsyncram_qi83:auto_generated|ram_block1a21                          ;
+--------+--------------+----------------+-----------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                              ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; 14.921 ; 15.137       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; mapController:mapController_inst|tileLoad                                      ;
; 14.979 ; 15.163       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; mapController:mapController_inst|tileLoad                                      ;
; 15.135 ; 15.135       ; 0.000          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 15.135 ; 15.135       ; 0.000          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 15.141 ; 15.141       ; 0.000          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; mapController_inst|tileLoad|clk                                                ;
; 15.161 ; 15.161       ; 0.000          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; mapController_inst|tileLoad|clk                                                ;
; 15.167 ; 15.167       ; 0.000          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 15.167 ; 15.167       ; 0.000          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 28.303 ; 30.303       ; 2.000          ; Min Period       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; mapController:mapController_inst|tileLoad                                      ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.490 ; 49.720       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gu14:auto_generated|ram_block1a0~portb_address_reg0                                                                              ;
; 49.538 ; 49.754       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                           ;
; 49.539 ; 49.755       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                 ;
; 49.539 ; 49.755       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|tdo                                                                                                                                                                                                     ;
; 49.574 ; 49.758       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.574 ; 49.758       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.574 ; 49.758       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                          ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                          ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                          ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                          ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                               ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                 ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                 ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                 ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                 ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                   ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]                                                  ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                   ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                   ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                   ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                   ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                   ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                   ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                                                   ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                                                   ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                                                   ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                            ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                            ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                            ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                            ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                           ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                           ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                           ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                           ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]                                                                                                                       ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]                                                                                                                       ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]                                                                                                                       ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]                                                                                                                        ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]                                                                                                                        ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]                                                                                                                        ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[0]                                ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[1]                                ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[2]                                ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[3]                                ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[4]                                ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[5]                                ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[6]                                ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                    ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                   ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                   ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                   ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                   ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                   ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                   ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                   ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                   ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                   ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                                                   ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                    ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                                                   ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                   ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                                                   ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                                                   ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                   ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                   ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                    ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                    ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                    ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                    ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                    ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                                    ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                    ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                    ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                 ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                 ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                 ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                                                         ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                                                                                         ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                                                         ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                                         ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                                                                                         ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                                                         ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                                         ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                                         ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                                                                                         ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                         ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                         ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                                                                                         ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                                         ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                                                         ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                                                                                         ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                                                         ;
; 49.584 ; 49.768       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[16]                                                       ;
; 49.584 ; 49.768       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[17]                                                       ;
; 49.584 ; 49.768       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[18]                                                       ;
; 49.584 ; 49.768       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[19]                                                       ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                         ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; 6.413  ; 7.015  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[0]          ; CLOCK_50            ; 2.413  ; 3.052  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[2]          ; CLOCK_50            ; 1.486  ; 1.986  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[3]          ; CLOCK_50            ; 1.825  ; 2.326  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[10]         ; CLOCK_50            ; 6.413  ; 7.015  ; Rise       ; CLOCK_50                                                 ;
; KEY[*]              ; CLOCK_50            ; 2.025  ; 2.560  ; Rise       ; CLOCK_50                                                 ;
;  KEY[0]             ; CLOCK_50            ; 2.025  ; 2.560  ; Rise       ; CLOCK_50                                                 ;
;  KEY[1]             ; CLOCK_50            ; 0.215  ; 0.419  ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_I2C_SDA   ; CLOCK_50            ; 1.601  ; 2.095  ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_INT_n     ; CLOCK_50            ; 4.655  ; 5.279  ; Rise       ; CLOCK_50                                                 ;
; SW[*]               ; CLOCK_50            ; 0.138  ; 0.311  ; Rise       ; CLOCK_50                                                 ;
;  SW[0]              ; CLOCK_50            ; -0.096 ; 0.155  ; Rise       ; CLOCK_50                                                 ;
;  SW[1]              ; CLOCK_50            ; -0.304 ; -0.110 ; Rise       ; CLOCK_50                                                 ;
;  SW[2]              ; CLOCK_50            ; -0.118 ; 0.095  ; Rise       ; CLOCK_50                                                 ;
;  SW[3]              ; CLOCK_50            ; 0.138  ; 0.311  ; Rise       ; CLOCK_50                                                 ;
; GPIO_2[*]           ; CLOCK_50            ; 7.134  ; 7.755  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO_2[10]         ; CLOCK_50            ; 7.134  ; 7.755  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 4.327  ; 4.855  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 4.240  ; 4.801  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 4.286  ; 4.840  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 3.975  ; 4.513  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 3.887  ; 4.407  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 3.823  ; 4.331  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 4.327  ; 4.845  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 4.119  ; 4.641  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 3.950  ; 4.466  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 3.754  ; 4.251  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 3.914  ; 4.405  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 3.917  ; 4.458  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 4.119  ; 4.606  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 3.943  ; 4.511  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 4.250  ; 4.855  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 4.151  ; 4.709  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 3.943  ; 4.445  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 3.457  ; 3.607  ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms ; altera_reserved_tck ; 8.241  ; 8.501  ; Rise       ; altera_reserved_tck                                      ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; -1.113 ; -1.595 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[0]          ; CLOCK_50            ; -1.886 ; -2.480 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[2]          ; CLOCK_50            ; -1.113 ; -1.595 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[3]          ; CLOCK_50            ; -1.444 ; -1.924 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[10]         ; CLOCK_50            ; -2.692 ; -3.239 ; Rise       ; CLOCK_50                                                 ;
; KEY[*]              ; CLOCK_50            ; 0.355  ; 0.198  ; Rise       ; CLOCK_50                                                 ;
;  KEY[0]             ; CLOCK_50            ; -1.549 ; -2.104 ; Rise       ; CLOCK_50                                                 ;
;  KEY[1]             ; CLOCK_50            ; 0.355  ; 0.198  ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_I2C_SDA   ; CLOCK_50            ; -1.218 ; -1.711 ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_INT_n     ; CLOCK_50            ; -1.639 ; -2.168 ; Rise       ; CLOCK_50                                                 ;
; SW[*]               ; CLOCK_50            ; 0.583  ; 0.386  ; Rise       ; CLOCK_50                                                 ;
;  SW[0]              ; CLOCK_50            ; 0.383  ; 0.132  ; Rise       ; CLOCK_50                                                 ;
;  SW[1]              ; CLOCK_50            ; 0.583  ; 0.386  ; Rise       ; CLOCK_50                                                 ;
;  SW[2]              ; CLOCK_50            ; 0.404  ; 0.189  ; Rise       ; CLOCK_50                                                 ;
;  SW[3]              ; CLOCK_50            ; 0.158  ; -0.018 ; Rise       ; CLOCK_50                                                 ;
; GPIO_2[*]           ; CLOCK_50            ; -3.441 ; -4.023 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO_2[10]         ; CLOCK_50            ; -3.441 ; -4.023 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; -3.062 ; -3.540 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -3.534 ; -4.071 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -3.577 ; -4.107 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -3.288 ; -3.816 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -3.196 ; -3.693 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -3.131 ; -3.618 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -3.627 ; -4.133 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -3.417 ; -3.916 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -3.263 ; -3.769 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -3.062 ; -3.540 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -3.216 ; -3.688 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -3.231 ; -3.761 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -3.424 ; -3.902 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -3.244 ; -3.791 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -3.540 ; -4.121 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -3.444 ; -3.981 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -3.259 ; -3.750 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; -0.088 ; -0.224 ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms ; altera_reserved_tck ; -2.545 ; -2.729 ; Rise       ; altera_reserved_tck                                      ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                               ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; 7.486  ; 7.539  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[1]          ; CLOCK_50            ; 6.974  ; 7.002  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[4]          ; CLOCK_50            ; 7.486  ; 7.539  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[5]          ; CLOCK_50            ; 7.278  ; 7.291  ; Rise       ; CLOCK_50                                                 ;
; LED[*]              ; CLOCK_50            ; 8.388  ; 8.046  ; Rise       ; CLOCK_50                                                 ;
;  LED[0]             ; CLOCK_50            ; 6.987  ; 6.963  ; Rise       ; CLOCK_50                                                 ;
;  LED[1]             ; CLOCK_50            ; 7.854  ; 7.913  ; Rise       ; CLOCK_50                                                 ;
;  LED[2]             ; CLOCK_50            ; 7.266  ; 7.262  ; Rise       ; CLOCK_50                                                 ;
;  LED[3]             ; CLOCK_50            ; 6.916  ; 6.943  ; Rise       ; CLOCK_50                                                 ;
;  LED[6]             ; CLOCK_50            ; 6.726  ; 6.838  ; Rise       ; CLOCK_50                                                 ;
;  LED[7]             ; CLOCK_50            ; 8.388  ; 8.046  ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_I2C_SCL   ; CLOCK_50            ; 5.693  ; 5.742  ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_I2C_SDA   ; CLOCK_50            ; 5.914  ; 5.969  ; Rise       ; CLOCK_50                                                 ;
; LED[*]              ; CLOCK_50            ; 24.760 ; 24.530 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[4]             ; CLOCK_50            ; 23.337 ; 23.307 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[5]             ; CLOCK_50            ; 24.760 ; 24.530 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_B[*]            ; CLOCK_50            ; 7.176  ; 6.918  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[0]           ; CLOCK_50            ; 5.707  ; 5.695  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[1]           ; CLOCK_50            ; 5.597  ; 5.563  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[2]           ; CLOCK_50            ; 5.950  ; 5.924  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[3]           ; CLOCK_50            ; 5.545  ; 5.563  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[4]           ; CLOCK_50            ; 4.870  ; 4.860  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[5]           ; CLOCK_50            ; 6.052  ; 5.990  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[6]           ; CLOCK_50            ; 5.230  ; 5.182  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[7]           ; CLOCK_50            ; 7.176  ; 6.918  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_G[*]            ; CLOCK_50            ; 7.800  ; 7.533  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[0]           ; CLOCK_50            ; 5.195  ; 5.193  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[1]           ; CLOCK_50            ; 7.800  ; 7.533  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[2]           ; CLOCK_50            ; 5.193  ; 5.188  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[3]           ; CLOCK_50            ; 5.898  ; 5.859  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[4]           ; CLOCK_50            ; 5.071  ; 5.043  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[5]           ; CLOCK_50            ; 4.981  ; 4.957  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[6]           ; CLOCK_50            ; 5.017  ; 5.046  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[7]           ; CLOCK_50            ; 6.115  ; 6.065  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_HSD             ; CLOCK_50            ; 4.044  ; 3.996  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_R[*]            ; CLOCK_50            ; 5.275  ; 5.297  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[0]           ; CLOCK_50            ; 5.015  ; 5.004  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[1]           ; CLOCK_50            ; 5.275  ; 5.297  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[2]           ; CLOCK_50            ; 5.185  ; 5.172  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[3]           ; CLOCK_50            ; 4.910  ; 4.865  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[4]           ; CLOCK_50            ; 4.905  ; 4.835  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[5]           ; CLOCK_50            ; 4.879  ; 4.822  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[6]           ; CLOCK_50            ; 4.980  ; 4.977  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[7]           ; CLOCK_50            ; 4.804  ; 4.738  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_VSD             ; CLOCK_50            ; 4.196  ; 4.155  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_DCLK            ; CLOCK_50            ; 13.000 ;        ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; MTL_DCLK            ; CLOCK_50            ;        ; 12.929 ; Fall       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 4.685  ; 4.596  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 4.116  ; 4.085  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 4.685  ; 4.596  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 4.449  ; 4.417  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 3.807  ; 3.775  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 3.721  ; 3.660  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 4.275  ; 4.212  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 3.529  ; 3.477  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 4.049  ; 4.030  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 4.203  ; 4.169  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 4.252  ; 4.196  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 4.320  ; 4.308  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 4.320  ; 4.298  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 4.399  ; 4.347  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 4.177  ; 4.138  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 4.159  ; 4.126  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 4.177  ; 4.138  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 4.604  ; 4.586  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE            ; CLOCK_50            ; 4.027  ; 3.959  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 6.133  ; 5.827  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 7.778  ; 7.857  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 7.778  ; 7.857  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 6.752  ; 6.783  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 6.049  ; 6.066  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 5.578  ; 5.582  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 6.894  ; 6.884  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 6.585  ; 6.624  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 6.163  ; 6.168  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 5.768  ; 5.783  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 5.907  ; 5.891  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 7.138  ; 6.990  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 6.516  ; 6.442  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 5.968  ; 5.932  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 6.052  ; 6.052  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 6.254  ; 6.258  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 6.935  ; 6.874  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 6.492  ; 6.426  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 3.988  ; 3.929  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 3.988  ; 3.929  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 3.935  ; 3.866  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 4.508  ; 4.566  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 5.178  ; 5.184  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -0.454 ;        ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -0.553 ; Fall       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; altera_reserved_tdo ; altera_reserved_tck ; 12.699 ; 13.258 ; Fall       ; altera_reserved_tck                                      ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; 6.731  ; 6.756  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[1]          ; CLOCK_50            ; 6.731  ; 6.756  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[4]          ; CLOCK_50            ; 7.211  ; 7.255  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[5]          ; CLOCK_50            ; 7.006  ; 7.013  ; Rise       ; CLOCK_50                                                 ;
; LED[*]              ; CLOCK_50            ; 6.493  ; 6.598  ; Rise       ; CLOCK_50                                                 ;
;  LED[0]             ; CLOCK_50            ; 6.745  ; 6.719  ; Rise       ; CLOCK_50                                                 ;
;  LED[1]             ; CLOCK_50            ; 7.578  ; 7.631  ; Rise       ; CLOCK_50                                                 ;
;  LED[2]             ; CLOCK_50            ; 7.013  ; 7.006  ; Rise       ; CLOCK_50                                                 ;
;  LED[3]             ; CLOCK_50            ; 6.678  ; 6.700  ; Rise       ; CLOCK_50                                                 ;
;  LED[6]             ; CLOCK_50            ; 6.493  ; 6.598  ; Rise       ; CLOCK_50                                                 ;
;  LED[7]             ; CLOCK_50            ; 8.170  ; 7.828  ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_I2C_SCL   ; CLOCK_50            ; 5.503  ; 5.553  ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_I2C_SDA   ; CLOCK_50            ; 5.716  ; 5.772  ; Rise       ; CLOCK_50                                                 ;
; LED[*]              ; CLOCK_50            ; 8.754  ; 8.717  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[4]             ; CLOCK_50            ; 8.754  ; 8.717  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[5]             ; CLOCK_50            ; 10.075 ; 9.878  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_B[*]            ; CLOCK_50            ; 4.320  ; 4.307  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[0]           ; CLOCK_50            ; 5.124  ; 5.109  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[1]           ; CLOCK_50            ; 5.013  ; 4.977  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[2]           ; CLOCK_50            ; 5.357  ; 5.329  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[3]           ; CLOCK_50            ; 4.965  ; 4.979  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[4]           ; CLOCK_50            ; 4.320  ; 4.307  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[5]           ; CLOCK_50            ; 5.454  ; 5.391  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[6]           ; CLOCK_50            ; 4.662  ; 4.613  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[7]           ; CLOCK_50            ; 6.610  ; 6.347  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_G[*]            ; CLOCK_50            ; 4.426  ; 4.399  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[0]           ; CLOCK_50            ; 4.628  ; 4.623  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[1]           ; CLOCK_50            ; 7.210  ; 6.939  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[2]           ; CLOCK_50            ; 4.626  ; 4.618  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[3]           ; CLOCK_50            ; 5.304  ; 5.262  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[4]           ; CLOCK_50            ; 4.510  ; 4.480  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[5]           ; CLOCK_50            ; 4.426  ; 4.399  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[6]           ; CLOCK_50            ; 4.461  ; 4.486  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[7]           ; CLOCK_50            ; 5.515  ; 5.463  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_HSD             ; CLOCK_50            ; 3.524  ; 3.475  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_R[*]            ; CLOCK_50            ; 4.253  ; 4.186  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[0]           ; CLOCK_50            ; 4.456  ; 4.442  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[1]           ; CLOCK_50            ; 4.706  ; 4.724  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[2]           ; CLOCK_50            ; 4.620  ; 4.604  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[3]           ; CLOCK_50            ; 4.355  ; 4.308  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[4]           ; CLOCK_50            ; 4.351  ; 4.280  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[5]           ; CLOCK_50            ; 4.325  ; 4.268  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[6]           ; CLOCK_50            ; 4.423  ; 4.416  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[7]           ; CLOCK_50            ; 4.253  ; 4.186  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_VSD             ; CLOCK_50            ; 3.673  ; 3.631  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_DCLK            ; CLOCK_50            ; 12.533 ;        ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; MTL_DCLK            ; CLOCK_50            ;        ; 12.462 ; Fall       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 3.029  ; 2.976  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 3.596  ; 3.563  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 4.139  ; 4.050  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 3.913  ; 3.879  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 3.296  ; 3.262  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 3.214  ; 3.152  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 3.745  ; 3.681  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 3.029  ; 2.976  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 3.530  ; 3.508  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 3.675  ; 3.640  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 3.726  ; 3.670  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 3.792  ; 3.777  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 3.792  ; 3.768  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 3.863  ; 3.810  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 3.635  ; 3.600  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 3.635  ; 3.600  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 3.653  ; 3.611  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 4.065  ; 4.045  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE            ; CLOCK_50            ; 3.508  ; 3.438  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 5.610  ; 5.302  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 4.792  ; 4.767  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 6.393  ; 6.396  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 5.528  ; 5.534  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 5.217  ; 5.203  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 4.792  ; 4.767  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 6.002  ; 5.968  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 5.342  ; 5.371  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 5.202  ; 5.173  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 4.996  ; 4.977  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 4.918  ; 4.902  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 5.695  ; 5.588  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 5.435  ; 5.449  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 5.137  ; 5.115  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 5.237  ; 5.204  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 5.222  ; 5.252  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 5.463  ; 5.448  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 5.076  ; 5.048  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 3.419  ; 3.350  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 3.470  ; 3.410  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 3.419  ; 3.350  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 3.973  ; 4.026  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 4.616  ; 4.619  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -0.905 ;        ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -1.003 ; Fall       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; altera_reserved_tdo ; altera_reserved_tck ; 10.397 ; 10.956 ; Fall       ; altera_reserved_tck                                      ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; GPIO_2[3]  ; GPIO_2[1]   ; 6.021 ; 5.901 ; 6.548 ; 6.428 ;
; KEY[0]     ; GPIO_2[4]   ; 8.920 ;       ;       ; 9.509 ;
; KEY[1]     ; GPIO_2[5]   ; 6.533 ;       ;       ; 6.715 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; GPIO_2[3]  ; GPIO_2[1]   ; 5.820 ; 5.700 ; 6.335 ; 6.215 ;
; KEY[0]     ; GPIO_2[4]   ; 8.558 ;       ;       ; 9.115 ;
; KEY[1]     ; GPIO_2[5]   ; 6.317 ;       ;       ; 6.499 ;
+------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                               ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.743 ; 3.610 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 5.785 ; 5.663 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 5.785 ; 5.663 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.743 ; 3.610 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 6.936 ; 6.816 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 6.804 ; 6.682 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 6.484 ; 6.362 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 6.484 ; 6.362 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.748 ; 3.615 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.287 ; 4.154 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.288 ; 4.155 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.279 ; 4.146 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.279 ; 4.146 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.017 ; 3.884 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.279 ; 4.146 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.279 ; 4.146 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 6.804 ; 6.682 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                       ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.209 ; 3.076 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 5.198 ; 5.076 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 5.198 ; 5.076 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.209 ; 3.076 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 6.298 ; 6.178 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 6.177 ; 6.055 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 5.870 ; 5.748 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 5.870 ; 5.748 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.214 ; 3.081 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.732 ; 3.599 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.733 ; 3.600 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.724 ; 3.591 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.724 ; 3.591 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.473 ; 3.340 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.724 ; 3.591 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.724 ; 3.591 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 6.177 ; 6.055 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                      ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.638     ; 3.771     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 5.761     ; 5.883     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 5.761     ; 5.883     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.638     ; 3.771     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 6.952     ; 7.072     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 6.815     ; 6.937     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 6.490     ; 6.612     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 6.490     ; 6.612     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.647     ; 3.780     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.194     ; 4.327     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.195     ; 4.328     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.186     ; 4.319     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.186     ; 4.319     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.940     ; 4.073     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.186     ; 4.319     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.186     ; 4.319     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 6.815     ; 6.937     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                              ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.104     ; 3.237     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 5.170     ; 5.292     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 5.170     ; 5.292     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.104     ; 3.237     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 6.309     ; 6.429     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 6.182     ; 6.304     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 5.870     ; 5.992     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 5.870     ; 5.992     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.113     ; 3.246     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.637     ; 3.770     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.638     ; 3.771     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.629     ; 3.762     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.629     ; 3.762     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.393     ; 3.526     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.629     ; 3.762     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.629     ; 3.762     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 6.182     ; 6.304     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 55
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.182
Worst Case Available Settling Time: 14.727 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                              ;
+------------+-----------------+----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                               ; Note ;
+------------+-----------------+----------------------------------------------------------+------+
; 46.1 MHz   ; 46.1 MHz        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 51.75 MHz  ; 51.75 MHz       ; CLOCK_50                                                 ;      ;
; 111.23 MHz ; 111.23 MHz      ; altera_reserved_tck                                      ;      ;
; 170.71 MHz ; 170.71 MHz      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -5.295 ; -444.324      ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -5.245 ; -261.991      ;
; CLOCK_50                                                 ; 0.676  ; 0.000         ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.456  ; 0.000         ;
; altera_reserved_tck                                      ; 45.505 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                 ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.216  ; 0.000         ;
; CLOCK_50                                                 ; 0.287  ; 0.000         ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.297  ; 0.000         ;
; altera_reserved_tck                                      ; 0.312  ; 0.000         ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 21.564 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                             ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -3.421 ; -236.807      ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -3.088 ; -3.088        ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.618 ; -3.236        ;
; CLOCK_50                                                 ; 6.560  ; 0.000         ;
; altera_reserved_tck                                      ; 48.348 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                             ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.649 ; 0.000         ;
; altera_reserved_tck                                      ; 0.914 ; 0.000         ;
; CLOCK_50                                                 ; 0.948 ; 0.000         ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.038 ; 0.000         ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.835 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.739  ; 0.000         ;
; CLOCK_50                                                 ; 9.458  ; 0.000         ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 14.892 ; 0.000         ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 14.909 ; 0.000         ;
; altera_reserved_tck                                      ; 49.442 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                           ;
+--------+---------------------------------------------------+--------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                          ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+--------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; -5.295 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[6]  ; mtl_controller:mtl_controller_inst|read_red[6]   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.323     ; 4.533      ;
; -5.290 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[6]  ; mtl_controller:mtl_controller_inst|read_red[7]   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.323     ; 4.528      ;
; -5.245 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[4]  ; mtl_controller:mtl_controller_inst|read_red[6]   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.322     ; 4.484      ;
; -5.240 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[4]  ; mtl_controller:mtl_controller_inst|read_red[7]   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.322     ; 4.479      ;
; -5.226 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[12] ; mtl_controller:mtl_controller_inst|read_red[6]   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.322     ; 4.465      ;
; -5.222 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[6]  ; mtl_controller:mtl_controller_inst|read_green[3] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.329     ; 4.454      ;
; -5.222 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[6]  ; mtl_controller:mtl_controller_inst|read_green[7] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.329     ; 4.454      ;
; -5.221 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[12] ; mtl_controller:mtl_controller_inst|read_red[7]   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.322     ; 4.460      ;
; -5.220 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[6]  ; mtl_controller:mtl_controller_inst|read_green[4] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.329     ; 4.452      ;
; -5.208 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[9]  ; mtl_controller:mtl_controller_inst|read_green[3] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.329     ; 4.440      ;
; -5.207 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[5]  ; mtl_controller:mtl_controller_inst|read_red[6]   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.322     ; 4.446      ;
; -5.207 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[9]  ; mtl_controller:mtl_controller_inst|read_green[7] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.329     ; 4.439      ;
; -5.206 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[9]  ; mtl_controller:mtl_controller_inst|read_green[4] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.329     ; 4.438      ;
; -5.202 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[5]  ; mtl_controller:mtl_controller_inst|read_red[7]   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.322     ; 4.441      ;
; -5.193 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[6]  ; mtl_controller:mtl_controller_inst|read_blue[6]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.313     ; 4.441      ;
; -5.192 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[6]  ; mtl_controller:mtl_controller_inst|read_green[1] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.313     ; 4.440      ;
; -5.190 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[6]  ; mtl_controller:mtl_controller_inst|read_green[0] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.313     ; 4.438      ;
; -5.187 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[1]  ; mtl_controller:mtl_controller_inst|read_green[3] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.329     ; 4.419      ;
; -5.186 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[13] ; mtl_controller:mtl_controller_inst|read_green[3] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.330     ; 4.417      ;
; -5.186 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[1]  ; mtl_controller:mtl_controller_inst|read_green[7] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.329     ; 4.418      ;
; -5.185 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[13] ; mtl_controller:mtl_controller_inst|read_green[7] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.330     ; 4.416      ;
; -5.185 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[1]  ; mtl_controller:mtl_controller_inst|read_green[4] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.329     ; 4.417      ;
; -5.184 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[6]  ; mtl_controller:mtl_controller_inst|read_blue[4]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.314     ; 4.431      ;
; -5.184 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[13] ; mtl_controller:mtl_controller_inst|read_green[4] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.330     ; 4.415      ;
; -5.183 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[6]  ; mtl_controller:mtl_controller_inst|read_blue[5]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.314     ; 4.430      ;
; -5.182 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[9]  ; mtl_controller:mtl_controller_inst|read_blue[6]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.313     ; 4.430      ;
; -5.181 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[9]  ; mtl_controller:mtl_controller_inst|read_green[1] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.313     ; 4.429      ;
; -5.179 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[9]  ; mtl_controller:mtl_controller_inst|read_green[0] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.313     ; 4.427      ;
; -5.179 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[9]  ; mtl_controller:mtl_controller_inst|read_blue[4]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.314     ; 4.426      ;
; -5.177 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[9]  ; mtl_controller:mtl_controller_inst|read_blue[2]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.335     ; 4.403      ;
; -5.176 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[9]  ; mtl_controller:mtl_controller_inst|read_green[5] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.323     ; 4.414      ;
; -5.174 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[9]  ; mtl_controller:mtl_controller_inst|read_blue[0]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.335     ; 4.400      ;
; -5.174 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[9]  ; mtl_controller:mtl_controller_inst|read_blue[5]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.314     ; 4.421      ;
; -5.173 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[9]  ; mtl_controller:mtl_controller_inst|read_blue[1]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.335     ; 4.399      ;
; -5.172 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[4]  ; mtl_controller:mtl_controller_inst|read_green[3] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.328     ; 4.405      ;
; -5.172 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[4]  ; mtl_controller:mtl_controller_inst|read_green[7] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.328     ; 4.405      ;
; -5.170 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[4]  ; mtl_controller:mtl_controller_inst|read_green[4] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.328     ; 4.403      ;
; -5.167 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[6]  ; mtl_controller:mtl_controller_inst|read_green[6] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.330     ; 4.398      ;
; -5.166 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[6]  ; mtl_controller:mtl_controller_inst|read_blue[3]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.330     ; 4.397      ;
; -5.165 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[6]  ; mtl_controller:mtl_controller_inst|read_blue[7]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.330     ; 4.396      ;
; -5.165 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[6]  ; mtl_controller:mtl_controller_inst|read_blue[2]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.335     ; 4.391      ;
; -5.164 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[12] ; mtl_controller:mtl_controller_inst|read_green[3] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.332     ; 4.393      ;
; -5.164 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[12] ; mtl_controller:mtl_controller_inst|read_green[7] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.332     ; 4.393      ;
; -5.164 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[6]  ; mtl_controller:mtl_controller_inst|read_blue[1]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.335     ; 4.390      ;
; -5.162 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[12] ; mtl_controller:mtl_controller_inst|read_green[4] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.332     ; 4.391      ;
; -5.161 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line1[0]  ; mtl_controller:mtl_controller_inst|read_red[6]   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.324     ; 4.398      ;
; -5.161 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[1]  ; mtl_controller:mtl_controller_inst|read_blue[6]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.313     ; 4.409      ;
; -5.161 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[6]  ; mtl_controller:mtl_controller_inst|read_blue[0]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.335     ; 4.387      ;
; -5.160 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[8]  ; mtl_controller:mtl_controller_inst|read_red[6]   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.322     ; 4.399      ;
; -5.160 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[13] ; mtl_controller:mtl_controller_inst|read_blue[6]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.314     ; 4.407      ;
; -5.160 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[1]  ; mtl_controller:mtl_controller_inst|read_green[1] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.313     ; 4.408      ;
; -5.159 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[13] ; mtl_controller:mtl_controller_inst|read_green[1] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.314     ; 4.406      ;
; -5.159 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[9]  ; mtl_controller:mtl_controller_inst|read_blue[3]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.330     ; 4.390      ;
; -5.159 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[9]  ; mtl_controller:mtl_controller_inst|read_blue[7]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.330     ; 4.390      ;
; -5.158 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[1]  ; mtl_controller:mtl_controller_inst|read_green[0] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.313     ; 4.406      ;
; -5.158 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[1]  ; mtl_controller:mtl_controller_inst|read_blue[4]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.314     ; 4.405      ;
; -5.158 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[9]  ; mtl_controller:mtl_controller_inst|read_green[6] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.330     ; 4.389      ;
; -5.157 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[13] ; mtl_controller:mtl_controller_inst|read_green[0] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.314     ; 4.404      ;
; -5.157 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[13] ; mtl_controller:mtl_controller_inst|read_blue[4]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.315     ; 4.403      ;
; -5.156 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line1[0]  ; mtl_controller:mtl_controller_inst|read_red[7]   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.324     ; 4.393      ;
; -5.156 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[1]  ; mtl_controller:mtl_controller_inst|read_blue[2]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.335     ; 4.382      ;
; -5.155 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[8]  ; mtl_controller:mtl_controller_inst|read_red[7]   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.322     ; 4.394      ;
; -5.155 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[13] ; mtl_controller:mtl_controller_inst|read_blue[2]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.336     ; 4.380      ;
; -5.155 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[1]  ; mtl_controller:mtl_controller_inst|read_green[5] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.323     ; 4.393      ;
; -5.154 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[13] ; mtl_controller:mtl_controller_inst|read_green[5] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.324     ; 4.391      ;
; -5.153 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[12] ; mtl_controller:mtl_controller_inst|read_green[3] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.328     ; 4.386      ;
; -5.153 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[12] ; mtl_controller:mtl_controller_inst|read_green[7] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.328     ; 4.386      ;
; -5.153 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[1]  ; mtl_controller:mtl_controller_inst|read_blue[0]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.335     ; 4.379      ;
; -5.153 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[1]  ; mtl_controller:mtl_controller_inst|read_blue[5]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.314     ; 4.400      ;
; -5.152 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[13] ; mtl_controller:mtl_controller_inst|read_blue[0]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.336     ; 4.377      ;
; -5.152 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[13] ; mtl_controller:mtl_controller_inst|read_blue[5]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.315     ; 4.398      ;
; -5.152 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[1]  ; mtl_controller:mtl_controller_inst|read_blue[1]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.335     ; 4.378      ;
; -5.151 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[12] ; mtl_controller:mtl_controller_inst|read_green[4] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.328     ; 4.384      ;
; -5.151 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[13] ; mtl_controller:mtl_controller_inst|read_blue[1]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.336     ; 4.376      ;
; -5.143 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[4]  ; mtl_controller:mtl_controller_inst|read_blue[6]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.312     ; 4.392      ;
; -5.142 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[4]  ; mtl_controller:mtl_controller_inst|read_green[1] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.312     ; 4.391      ;
; -5.140 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[4]  ; mtl_controller:mtl_controller_inst|read_green[0] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.312     ; 4.389      ;
; -5.138 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[9]  ; mtl_controller:mtl_controller_inst|read_red[6]   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.323     ; 4.376      ;
; -5.138 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[0]  ; mtl_controller:mtl_controller_inst|read_red[6]   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.322     ; 4.377      ;
; -5.138 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[1]  ; mtl_controller:mtl_controller_inst|read_blue[3]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.330     ; 4.369      ;
; -5.138 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[1]  ; mtl_controller:mtl_controller_inst|read_blue[7]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.330     ; 4.369      ;
; -5.137 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[13] ; mtl_controller:mtl_controller_inst|read_blue[3]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.331     ; 4.367      ;
; -5.137 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[13] ; mtl_controller:mtl_controller_inst|read_blue[7]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.331     ; 4.367      ;
; -5.137 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[1]  ; mtl_controller:mtl_controller_inst|read_green[6] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.330     ; 4.368      ;
; -5.136 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[12] ; mtl_controller:mtl_controller_inst|read_green[5] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.326     ; 4.371      ;
; -5.136 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[13] ; mtl_controller:mtl_controller_inst|read_green[6] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.331     ; 4.366      ;
; -5.135 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[12] ; mtl_controller:mtl_controller_inst|read_blue[6]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.316     ; 4.380      ;
; -5.134 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line3[4]  ; mtl_controller:mtl_controller_inst|read_red[6]   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.323     ; 4.372      ;
; -5.134 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[5]  ; mtl_controller:mtl_controller_inst|read_green[3] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.328     ; 4.367      ;
; -5.134 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[5]  ; mtl_controller:mtl_controller_inst|read_green[7] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.328     ; 4.367      ;
; -5.134 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line5[13] ; mtl_controller:mtl_controller_inst|read_green[3] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.330     ; 4.365      ;
; -5.134 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[4]  ; mtl_controller:mtl_controller_inst|read_blue[4]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.313     ; 4.382      ;
; -5.134 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[12] ; mtl_controller:mtl_controller_inst|read_green[1] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.316     ; 4.379      ;
; -5.133 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[9]  ; mtl_controller:mtl_controller_inst|read_red[7]   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.323     ; 4.371      ;
; -5.133 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[0]  ; mtl_controller:mtl_controller_inst|read_red[7]   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.322     ; 4.372      ;
; -5.133 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line5[13] ; mtl_controller:mtl_controller_inst|read_green[7] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.330     ; 4.364      ;
; -5.133 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[4]  ; mtl_controller:mtl_controller_inst|read_blue[5]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.313     ; 4.381      ;
; -5.132 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[5]  ; mtl_controller:mtl_controller_inst|read_green[4] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.328     ; 4.365      ;
; -5.132 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line5[13] ; mtl_controller:mtl_controller_inst|read_green[4] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.330     ; 4.363      ;
; -5.132 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[12] ; mtl_controller:mtl_controller_inst|read_green[0] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.316     ; 4.377      ;
+--------+---------------------------------------------------+--------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                               ;
+--------+-------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -5.245 ; max_read_addr[8]  ; sdram_control:sdram_control_inst|rRD1_ADDR[16]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.777     ; 4.637      ;
; -5.242 ; max_read_addr[8]  ; sdram_control:sdram_control_inst|rRD1_ADDR[12]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.777     ; 4.634      ;
; -5.242 ; max_read_addr[8]  ; sdram_control:sdram_control_inst|rRD1_ADDR[13]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.777     ; 4.634      ;
; -5.153 ; max_read_addr[8]  ; sdram_control:sdram_control_inst|rRD1_ADDR[2]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.451     ; 4.871      ;
; -5.153 ; max_read_addr[8]  ; sdram_control:sdram_control_inst|rRD1_ADDR[3]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.451     ; 4.871      ;
; -5.153 ; max_read_addr[8]  ; sdram_control:sdram_control_inst|rRD1_ADDR[4]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.451     ; 4.871      ;
; -5.153 ; max_read_addr[8]  ; sdram_control:sdram_control_inst|rRD1_ADDR[5]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.451     ; 4.871      ;
; -5.153 ; max_read_addr[8]  ; sdram_control:sdram_control_inst|rRD1_ADDR[6]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.451     ; 4.871      ;
; -5.075 ; max_read_addr[8]  ; sdram_control:sdram_control_inst|rRD1_ADDR[19]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.764     ; 4.480      ;
; -5.072 ; max_read_addr[8]  ; sdram_control:sdram_control_inst|rRD1_ADDR[9]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.764     ; 4.477      ;
; -5.072 ; max_read_addr[8]  ; sdram_control:sdram_control_inst|rRD1_ADDR[21]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.764     ; 4.477      ;
; -5.065 ; max_read_addr[14] ; sdram_control:sdram_control_inst|rRD1_ADDR[16]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.788     ; 4.446      ;
; -5.062 ; max_read_addr[14] ; sdram_control:sdram_control_inst|rRD1_ADDR[12]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.788     ; 4.443      ;
; -5.062 ; max_read_addr[14] ; sdram_control:sdram_control_inst|rRD1_ADDR[13]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.788     ; 4.443      ;
; -5.048 ; max_read_addr[10] ; sdram_control:sdram_control_inst|rRD1_ADDR[16]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.768     ; 4.449      ;
; -5.045 ; max_read_addr[10] ; sdram_control:sdram_control_inst|rRD1_ADDR[12]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.768     ; 4.446      ;
; -5.045 ; max_read_addr[10] ; sdram_control:sdram_control_inst|rRD1_ADDR[13]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.768     ; 4.446      ;
; -5.042 ; max_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[16]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.777     ; 4.434      ;
; -5.039 ; max_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[12]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.777     ; 4.431      ;
; -5.039 ; max_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[13]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.777     ; 4.431      ;
; -4.976 ; max_read_addr[8]  ; sdram_control:sdram_control_inst|rRD1_ADDR[10]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.492     ; 4.653      ;
; -4.975 ; max_read_addr[8]  ; sdram_control:sdram_control_inst|rRD1_ADDR[11]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.492     ; 4.652      ;
; -4.975 ; max_read_addr[8]  ; sdram_control:sdram_control_inst|rRD1_ADDR[22]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.492     ; 4.652      ;
; -4.973 ; max_read_addr[14] ; sdram_control:sdram_control_inst|rRD1_ADDR[2]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.462     ; 4.680      ;
; -4.973 ; max_read_addr[14] ; sdram_control:sdram_control_inst|rRD1_ADDR[3]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.462     ; 4.680      ;
; -4.973 ; max_read_addr[14] ; sdram_control:sdram_control_inst|rRD1_ADDR[4]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.462     ; 4.680      ;
; -4.973 ; max_read_addr[14] ; sdram_control:sdram_control_inst|rRD1_ADDR[5]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.462     ; 4.680      ;
; -4.973 ; max_read_addr[14] ; sdram_control:sdram_control_inst|rRD1_ADDR[6]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.462     ; 4.680      ;
; -4.956 ; max_read_addr[10] ; sdram_control:sdram_control_inst|rRD1_ADDR[2]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.442     ; 4.683      ;
; -4.956 ; max_read_addr[10] ; sdram_control:sdram_control_inst|rRD1_ADDR[3]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.442     ; 4.683      ;
; -4.956 ; max_read_addr[10] ; sdram_control:sdram_control_inst|rRD1_ADDR[4]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.442     ; 4.683      ;
; -4.956 ; max_read_addr[10] ; sdram_control:sdram_control_inst|rRD1_ADDR[5]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.442     ; 4.683      ;
; -4.956 ; max_read_addr[10] ; sdram_control:sdram_control_inst|rRD1_ADDR[6]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.442     ; 4.683      ;
; -4.950 ; max_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[2]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.451     ; 4.668      ;
; -4.950 ; max_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[3]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.451     ; 4.668      ;
; -4.950 ; max_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[4]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.451     ; 4.668      ;
; -4.950 ; max_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[5]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.451     ; 4.668      ;
; -4.950 ; max_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[6]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.451     ; 4.668      ;
; -4.940 ; max_read_addr[8]  ; sdram_control:sdram_control_inst|rRD1_ADDR[17]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.462     ; 4.647      ;
; -4.940 ; max_read_addr[8]  ; sdram_control:sdram_control_inst|rRD1_ADDR[18]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.462     ; 4.647      ;
; -4.928 ; max_read_addr[8]  ; sdram_control:sdram_control_inst|rRD1_ADDR[23]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.463     ; 4.634      ;
; -4.928 ; max_read_addr[8]  ; sdram_control:sdram_control_inst|rRD1_ADDR[20]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.463     ; 4.634      ;
; -4.914 ; max_read_addr[9]  ; sdram_control:sdram_control_inst|rRD1_ADDR[13]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.768     ; 4.315      ;
; -4.913 ; max_read_addr[8]  ; sdram_control:sdram_control_inst|rRD1_ADDR[8]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.463     ; 4.619      ;
; -4.913 ; max_read_addr[9]  ; sdram_control:sdram_control_inst|rRD1_ADDR[16]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.768     ; 4.314      ;
; -4.913 ; max_read_addr[9]  ; sdram_control:sdram_control_inst|rRD1_ADDR[12]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.768     ; 4.314      ;
; -4.911 ; max_read_addr[8]  ; sdram_control:sdram_control_inst|rRD1_ADDR[7]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.463     ; 4.617      ;
; -4.903 ; max_read_addr[8]  ; sdram_control:sdram_control_inst|rRD1_ADDR[14]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.475     ; 4.597      ;
; -4.903 ; max_read_addr[8]  ; sdram_control:sdram_control_inst|rRD1_ADDR[15]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.475     ; 4.597      ;
; -4.901 ; max_read_addr[7]  ; sdram_control:sdram_control_inst|rRD1_ADDR[13]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.769     ; 4.301      ;
; -4.900 ; max_read_addr[7]  ; sdram_control:sdram_control_inst|rRD1_ADDR[16]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.769     ; 4.300      ;
; -4.900 ; max_read_addr[7]  ; sdram_control:sdram_control_inst|rRD1_ADDR[12]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.769     ; 4.300      ;
; -4.895 ; max_read_addr[14] ; sdram_control:sdram_control_inst|rRD1_ADDR[19]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.775     ; 4.289      ;
; -4.892 ; max_read_addr[14] ; sdram_control:sdram_control_inst|rRD1_ADDR[9]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.775     ; 4.286      ;
; -4.892 ; max_read_addr[14] ; sdram_control:sdram_control_inst|rRD1_ADDR[21]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.775     ; 4.286      ;
; -4.878 ; max_read_addr[10] ; sdram_control:sdram_control_inst|rRD1_ADDR[19]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.755     ; 4.292      ;
; -4.875 ; max_read_addr[10] ; sdram_control:sdram_control_inst|rRD1_ADDR[9]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.755     ; 4.289      ;
; -4.875 ; max_read_addr[10] ; sdram_control:sdram_control_inst|rRD1_ADDR[21]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.755     ; 4.289      ;
; -4.872 ; max_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[19]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.764     ; 4.277      ;
; -4.869 ; max_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[9]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.764     ; 4.274      ;
; -4.869 ; max_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[21]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.764     ; 4.274      ;
; -4.808 ; max_read_addr[9]  ; sdram_control:sdram_control_inst|rRD1_ADDR[2]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.442     ; 4.535      ;
; -4.808 ; max_read_addr[9]  ; sdram_control:sdram_control_inst|rRD1_ADDR[3]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.442     ; 4.535      ;
; -4.808 ; max_read_addr[9]  ; sdram_control:sdram_control_inst|rRD1_ADDR[4]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.442     ; 4.535      ;
; -4.808 ; max_read_addr[9]  ; sdram_control:sdram_control_inst|rRD1_ADDR[5]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.442     ; 4.535      ;
; -4.808 ; max_read_addr[9]  ; sdram_control:sdram_control_inst|rRD1_ADDR[6]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.442     ; 4.535      ;
; -4.796 ; max_read_addr[14] ; sdram_control:sdram_control_inst|rRD1_ADDR[10]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.503     ; 4.462      ;
; -4.795 ; max_read_addr[7]  ; sdram_control:sdram_control_inst|rRD1_ADDR[2]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.443     ; 4.521      ;
; -4.795 ; max_read_addr[7]  ; sdram_control:sdram_control_inst|rRD1_ADDR[3]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.443     ; 4.521      ;
; -4.795 ; max_read_addr[7]  ; sdram_control:sdram_control_inst|rRD1_ADDR[4]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.443     ; 4.521      ;
; -4.795 ; max_read_addr[7]  ; sdram_control:sdram_control_inst|rRD1_ADDR[5]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.443     ; 4.521      ;
; -4.795 ; max_read_addr[7]  ; sdram_control:sdram_control_inst|rRD1_ADDR[6]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.443     ; 4.521      ;
; -4.795 ; max_read_addr[14] ; sdram_control:sdram_control_inst|rRD1_ADDR[11]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.503     ; 4.461      ;
; -4.795 ; max_read_addr[14] ; sdram_control:sdram_control_inst|rRD1_ADDR[22]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.503     ; 4.461      ;
; -4.779 ; max_read_addr[10] ; sdram_control:sdram_control_inst|rRD1_ADDR[10]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.483     ; 4.465      ;
; -4.778 ; max_read_addr[10] ; sdram_control:sdram_control_inst|rRD1_ADDR[11]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.483     ; 4.464      ;
; -4.778 ; max_read_addr[10] ; sdram_control:sdram_control_inst|rRD1_ADDR[22]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.483     ; 4.464      ;
; -4.773 ; max_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[10]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.492     ; 4.450      ;
; -4.772 ; max_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[11]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.492     ; 4.449      ;
; -4.772 ; max_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[22]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.492     ; 4.449      ;
; -4.760 ; max_read_addr[14] ; sdram_control:sdram_control_inst|rRD1_ADDR[17]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.473     ; 4.456      ;
; -4.760 ; max_read_addr[14] ; sdram_control:sdram_control_inst|rRD1_ADDR[18]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.473     ; 4.456      ;
; -4.748 ; max_read_addr[14] ; sdram_control:sdram_control_inst|rRD1_ADDR[23]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.474     ; 4.443      ;
; -4.748 ; max_read_addr[14] ; sdram_control:sdram_control_inst|rRD1_ADDR[20]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.474     ; 4.443      ;
; -4.743 ; max_read_addr[10] ; sdram_control:sdram_control_inst|rRD1_ADDR[17]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.453     ; 4.459      ;
; -4.743 ; max_read_addr[10] ; sdram_control:sdram_control_inst|rRD1_ADDR[18]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.453     ; 4.459      ;
; -4.737 ; max_read_addr[9]  ; sdram_control:sdram_control_inst|rRD1_ADDR[9]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.755     ; 4.151      ;
; -4.737 ; max_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[17]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.462     ; 4.444      ;
; -4.737 ; max_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[18]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.462     ; 4.444      ;
; -4.734 ; max_read_addr[9]  ; sdram_control:sdram_control_inst|rRD1_ADDR[19]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.755     ; 4.148      ;
; -4.734 ; max_read_addr[9]  ; sdram_control:sdram_control_inst|rRD1_ADDR[21]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.755     ; 4.148      ;
; -4.733 ; max_read_addr[14] ; sdram_control:sdram_control_inst|rRD1_ADDR[8]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.474     ; 4.428      ;
; -4.731 ; max_read_addr[10] ; sdram_control:sdram_control_inst|rRD1_ADDR[23]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.454     ; 4.446      ;
; -4.731 ; max_read_addr[10] ; sdram_control:sdram_control_inst|rRD1_ADDR[20]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.454     ; 4.446      ;
; -4.731 ; max_read_addr[14] ; sdram_control:sdram_control_inst|rRD1_ADDR[7]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.474     ; 4.426      ;
; -4.725 ; max_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[23]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.463     ; 4.431      ;
; -4.725 ; max_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[20]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.463     ; 4.431      ;
; -4.724 ; max_read_addr[7]  ; sdram_control:sdram_control_inst|rRD1_ADDR[9]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.756     ; 4.137      ;
; -4.721 ; max_read_addr[7]  ; sdram_control:sdram_control_inst|rRD1_ADDR[19]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.756     ; 4.134      ;
; -4.721 ; max_read_addr[7]  ; sdram_control:sdram_control_inst|rRD1_ADDR[21]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.756     ; 4.134      ;
+--------+-------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.676 ; i2c_touch_config:i2c_touch_config_inst|read_data[5][2] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.262      ; 19.581     ;
; 0.739 ; i2c_touch_config:i2c_touch_config_inst|read_data[5][1] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.262      ; 19.518     ;
; 0.858 ; i2c_touch_config:i2c_touch_config_inst|read_data[5][3] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.262      ; 19.399     ;
; 1.519 ; i2c_touch_config:i2c_touch_config_inst|read_data[5][2] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 18.402     ;
; 1.582 ; i2c_touch_config:i2c_touch_config_inst|read_data[5][1] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 18.339     ;
; 1.701 ; i2c_touch_config:i2c_touch_config_inst|read_data[5][3] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 18.220     ;
; 2.309 ; i2c_touch_config:i2c_touch_config_inst|read_data[5][0] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.262      ; 17.948     ;
; 2.777 ; i2c_touch_config:i2c_touch_config_inst|read_data[5][2] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 17.143     ;
; 2.840 ; i2c_touch_config:i2c_touch_config_inst|read_data[5][1] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 17.080     ;
; 2.959 ; i2c_touch_config:i2c_touch_config_inst|read_data[5][3] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 16.961     ;
; 3.152 ; i2c_touch_config:i2c_touch_config_inst|read_data[5][0] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 16.769     ;
; 3.943 ; i2c_touch_config:i2c_touch_config_inst|read_data[6][7] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.262      ; 16.314     ;
; 4.249 ; i2c_touch_config:i2c_touch_config_inst|read_data[5][2] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 15.671     ;
; 4.312 ; i2c_touch_config:i2c_touch_config_inst|read_data[5][1] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 15.608     ;
; 4.410 ; i2c_touch_config:i2c_touch_config_inst|read_data[5][0] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 15.510     ;
; 4.431 ; i2c_touch_config:i2c_touch_config_inst|read_data[5][3] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 15.489     ;
; 4.786 ; i2c_touch_config:i2c_touch_config_inst|read_data[6][7] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 15.135     ;
; 5.816 ; i2c_touch_config:i2c_touch_config_inst|read_data[6][6] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.284      ; 14.463     ;
; 5.882 ; i2c_touch_config:i2c_touch_config_inst|read_data[5][0] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 14.038     ;
; 6.044 ; i2c_touch_config:i2c_touch_config_inst|read_data[6][7] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 13.876     ;
; 6.327 ; i2c_touch_config:i2c_touch_config_inst|read_data[5][2] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[4]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.265      ; 13.933     ;
; 6.390 ; i2c_touch_config:i2c_touch_config_inst|read_data[5][1] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[4]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.265      ; 13.870     ;
; 6.509 ; i2c_touch_config:i2c_touch_config_inst|read_data[5][3] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[4]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.265      ; 13.751     ;
; 6.659 ; i2c_touch_config:i2c_touch_config_inst|read_data[6][6] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 13.284     ;
; 7.423 ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.184      ; 2.756      ;
; 7.424 ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.184      ; 2.755      ;
; 7.425 ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.184      ; 2.754      ;
; 7.440 ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.184      ; 2.739      ;
; 7.461 ; i2c_touch_config:i2c_touch_config_inst|read_data[6][5] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.276      ; 12.810     ;
; 7.516 ; i2c_touch_config:i2c_touch_config_inst|read_data[6][7] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 12.404     ;
; 7.688 ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[6]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.184      ; 2.491      ;
; 7.688 ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.184      ; 2.491      ;
; 7.688 ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[8]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.184      ; 2.491      ;
; 7.688 ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[5]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.184      ; 2.491      ;
; 7.688 ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[4]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.184      ; 2.491      ;
; 7.688 ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[7]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.184      ; 2.491      ;
; 7.714 ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.184      ; 2.465      ;
; 7.717 ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.184      ; 2.462      ;
; 7.814 ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.480      ; 2.686      ;
; 7.814 ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.477      ; 2.683      ;
; 7.814 ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.477      ; 2.683      ;
; 7.869 ; i2c_touch_config:i2c_touch_config_inst|read_data[5][2] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[5]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.265      ; 12.391     ;
; 7.917 ; i2c_touch_config:i2c_touch_config_inst|read_data[6][6] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 12.025     ;
; 7.932 ; i2c_touch_config:i2c_touch_config_inst|read_data[5][1] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[5]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.265      ; 12.328     ;
; 7.960 ; i2c_touch_config:i2c_touch_config_inst|read_data[5][0] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[4]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.265      ; 12.300     ;
; 7.998 ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[3]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 2.178      ;
; 7.998 ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                       ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 2.178      ;
; 7.998 ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 2.178      ;
; 7.998 ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 2.178      ;
; 7.998 ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 2.178      ;
; 7.998 ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[2]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 2.178      ;
; 7.998 ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 2.178      ;
; 7.998 ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[1]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 2.178      ;
; 8.051 ; i2c_touch_config:i2c_touch_config_inst|read_data[5][3] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[5]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.265      ; 12.209     ;
; 8.108 ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 2.068      ;
; 8.304 ; i2c_touch_config:i2c_touch_config_inst|read_data[6][5] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 11.631     ;
; 8.382 ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 1.794      ;
; 8.638 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[4]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[21]~reg0                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 11.293     ;
; 8.638 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[4]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[20]~reg0                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 11.293     ;
; 8.638 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[4]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[19]~reg0                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 11.293     ;
; 8.638 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[4]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[16]~reg0                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 11.293     ;
; 8.638 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[4]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[5]~reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 11.293     ;
; 8.638 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[4]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[14]~reg0                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 11.293     ;
; 8.638 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[4]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[8]~reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 11.293     ;
; 8.638 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[4]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[10]~reg0                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 11.293     ;
; 8.638 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[4]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[11]~reg0                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 11.293     ;
; 8.638 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[4]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[12]~reg0                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 11.293     ;
; 8.672 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[4]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[7]~reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 11.252     ;
; 8.672 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[4]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[6]~reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 11.252     ;
; 8.672 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[4]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[4]~reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 11.252     ;
; 8.672 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[4]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[3]~reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 11.252     ;
; 8.672 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[4]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[2]~reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 11.252     ;
; 8.672 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[4]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[1]~reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 11.252     ;
; 8.672 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[4]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[26]~reg0                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 11.252     ;
; 8.672 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[4]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[15]~reg0                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 11.252     ;
; 8.672 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[4]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[0]~reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 11.252     ;
; 8.766 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[5]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[21]~reg0                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 11.164     ;
; 8.766 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[5]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[20]~reg0                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 11.164     ;
; 8.766 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[5]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[19]~reg0                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 11.164     ;
; 8.766 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[5]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[16]~reg0                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 11.164     ;
; 8.766 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[5]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[5]~reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 11.164     ;
; 8.766 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[5]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[14]~reg0                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 11.164     ;
; 8.766 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[5]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[8]~reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 11.164     ;
; 8.766 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[5]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[10]~reg0                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 11.164     ;
; 8.766 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[5]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[11]~reg0                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 11.164     ;
; 8.766 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[5]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[12]~reg0                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 11.164     ;
; 8.767 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[2]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[21]~reg0                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 11.163     ;
; 8.767 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[2]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[20]~reg0                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 11.163     ;
; 8.767 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[2]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[19]~reg0                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 11.163     ;
; 8.767 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[2]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[16]~reg0                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 11.163     ;
; 8.767 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[2]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[5]~reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 11.163     ;
; 8.767 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[2]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[14]~reg0                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 11.163     ;
; 8.767 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[2]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[8]~reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 11.163     ;
; 8.767 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[2]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[10]~reg0                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 11.163     ;
; 8.767 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[2]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[11]~reg0                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 11.163     ;
; 8.767 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[2]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[12]~reg0                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 11.163     ;
; 8.800 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[5]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[7]~reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 11.123     ;
; 8.800 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[5]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[6]~reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 11.123     ;
; 8.800 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[5]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[4]~reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 11.123     ;
; 8.800 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[5]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[3]~reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 11.123     ;
+-------+--------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                          ;
+-------+----------------------------------------------+-------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+-------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 5.456 ; mtl_controller:mtl_controller_inst|x_cnt[2]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.101       ; -0.180     ; 4.460      ;
; 5.561 ; mtl_controller:mtl_controller_inst|x_cnt[3]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.101       ; -0.180     ; 4.355      ;
; 5.671 ; mtl_controller:mtl_controller_inst|x_cnt[5]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.101       ; -0.180     ; 4.245      ;
; 5.679 ; mtl_controller:mtl_controller_inst|x_cnt[4]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.101       ; -0.180     ; 4.237      ;
; 6.041 ; mtl_controller:mtl_controller_inst|x_cnt[7]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.101       ; -0.180     ; 3.875      ;
; 6.121 ; mtl_controller:mtl_controller_inst|x_cnt[6]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.101       ; -0.180     ; 3.795      ;
; 6.267 ; mtl_controller:mtl_controller_inst|x_cnt[8]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.101       ; -0.180     ; 3.649      ;
; 6.621 ; mtl_controller:mtl_controller_inst|x_cnt[1]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.101       ; -0.180     ; 3.295      ;
; 6.662 ; mtl_controller:mtl_controller_inst|x_cnt[9]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.101       ; -0.180     ; 3.254      ;
; 7.840 ; mtl_controller:mtl_controller_inst|x_cnt[10] ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.101       ; -0.180     ; 2.076      ;
; 8.190 ; mtl_controller:mtl_controller_inst|x_cnt[0]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.101       ; -0.180     ; 1.726      ;
+-------+----------------------------------------------+-------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.505 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 4.732      ;
; 45.522 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 4.715      ;
; 45.586 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 4.649      ;
; 45.605 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 4.632      ;
; 45.647 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 4.587      ;
; 45.877 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 4.361      ;
; 45.885 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.237      ; 4.347      ;
; 45.941 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 4.299      ;
; 46.045 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 4.195      ;
; 46.058 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 4.182      ;
; 46.079 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 4.158      ;
; 46.179 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.246      ; 4.062      ;
; 46.300 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.248      ; 3.943      ;
; 46.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.251      ; 3.815      ;
; 46.471 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 3.769      ;
; 46.531 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.258      ; 3.722      ;
; 46.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.258      ; 3.572      ;
; 46.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.248      ; 3.402      ;
; 46.996 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.258      ; 3.257      ;
; 47.108 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.259      ; 3.146      ;
; 47.353 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 2.883      ;
; 47.478 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.246      ; 2.763      ;
; 47.523 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.246      ; 2.718      ;
; 47.556 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 2.681      ;
; 47.617 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 2.620      ;
; 47.622 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[0]                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 2.622      ;
; 47.670 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.246      ; 2.571      ;
; 47.703 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 2.535      ;
; 47.704 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 2.532      ;
; 47.738 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 2.500      ;
; 47.756 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.246      ; 2.485      ;
; 47.824 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.246      ; 2.417      ;
; 47.984 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 2.252      ;
; 48.161 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 2.076      ;
; 48.258 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.246      ; 1.983      ;
; 48.285 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 1.953      ;
; 48.502 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 1.742      ;
; 48.675 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 1.569      ;
; 48.742 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 1.495      ;
; 48.850 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 1.388      ;
; 49.507 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                  ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 0.730      ;
; 95.696 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.242      ;
; 95.696 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.242      ;
; 95.696 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.242      ;
; 95.696 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.242      ;
; 95.696 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.242      ;
; 95.696 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.242      ;
; 95.696 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.242      ;
; 95.757 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.180      ;
; 95.757 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.180      ;
; 95.757 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.180      ;
; 95.757 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.180      ;
; 95.757 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.180      ;
; 95.757 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.180      ;
; 95.757 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.180      ;
; 95.762 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 4.191      ;
; 95.762 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 4.191      ;
; 95.762 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 4.191      ;
; 95.762 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 4.191      ;
; 95.762 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 4.191      ;
; 95.762 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 4.191      ;
; 95.762 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 4.191      ;
; 95.762 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 4.191      ;
; 95.762 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 4.191      ;
; 95.762 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 4.191      ;
; 95.762 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 4.191      ;
; 95.762 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 4.191      ;
; 95.762 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 4.191      ;
; 95.762 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 4.191      ;
; 95.762 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 4.191      ;
; 95.762 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 4.191      ;
; 95.775 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.165      ;
; 95.775 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.165      ;
; 95.775 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.165      ;
; 95.775 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.165      ;
; 95.775 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.165      ;
; 95.775 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.165      ;
; 95.775 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.165      ;
; 95.775 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.165      ;
; 95.775 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.165      ;
; 95.775 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.165      ;
; 95.775 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.165      ;
; 95.775 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.165      ;
; 95.775 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.165      ;
; 95.775 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.165      ;
; 95.775 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.165      ;
; 95.775 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.165      ;
; 95.783 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.157      ;
; 95.783 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.157      ;
; 95.783 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.157      ;
; 95.783 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.157      ;
; 95.783 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.157      ;
; 95.783 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.157      ;
; 95.783 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.157      ;
; 95.783 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.157      ;
; 95.783 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.157      ;
; 95.783 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.157      ;
; 95.783 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.157      ;
; 95.783 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.157      ;
; 95.783 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.157      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                             ; To Node                                                                                                                                                                                               ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.216 ; sdram_control:sdram_control_inst|mDATAOUT[3]                                                                                                                                                          ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_datain_reg0     ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 0.732      ;
; 0.232 ; sdram_control:sdram_control_inst|mDATAOUT[5]                                                                                                                                                          ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~porta_datain_reg0     ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 0.748      ;
; 0.287 ; sdram_control:sdram_control_inst|mDATAOUT[15]                                                                                                                                                         ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_datain_reg0    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.343      ; 0.799      ;
; 0.296 ; sdram_control:sdram_control_inst|mDATAOUT[2]                                                                                                                                                          ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_datain_reg0     ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 0.810      ;
; 0.309 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[1]                                                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_address_reg0    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.815      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|command:u_command|CM_ACK                                                                                                                                             ; sdram_control:sdram_control_inst|command:u_command|CM_ACK                                                                                                                                             ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                                            ; sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|command:u_command|ex_read                                                                                                                                            ; sdram_control:sdram_control_inst|command:u_command|ex_read                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|command:u_command|ex_write                                                                                                                                           ; sdram_control:sdram_control_inst|command:u_command|ex_write                                                                                                                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|ST[0]                                                                                                                                                                ; sdram_control:sdram_control_inst|ST[0]                                                                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|mWR                                                                                                                                                                  ; sdram_control:sdram_control_inst|mWR                                                                                                                                                                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|RD_MASK[0]                                                                                                                                                           ; sdram_control:sdram_control_inst|RD_MASK[0]                                                                                                                                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Write                                                                                                                                                                ; sdram_control:sdram_control_inst|Write                                                                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|mWR_DONE                                                                                                                                                             ; sdram_control:sdram_control_inst|mWR_DONE                                                                                                                                                             ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|IN_REQ                                                                                                                                                               ; sdram_control:sdram_control_inst|IN_REQ                                                                                                                                                               ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                                            ; sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|mRD_DONE                                                                                                                                                             ; sdram_control:sdram_control_inst|mRD_DONE                                                                                                                                                             ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                                        ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                                        ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; sdram_control:sdram_control_inst|command:u_command|oe4                                                                                                                                                ; sdram_control:sdram_control_inst|command:u_command|oe4                                                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; sdram_control:sdram_control_inst|command:u_command|do_rw                                                                                                                                              ; sdram_control:sdram_control_inst|command:u_command|do_rw                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.316 ; sdram_control:sdram_control_inst|mDATAOUT[13]                                                                                                                                                         ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_datain_reg0    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.342      ; 0.827      ;
; 0.320 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[0]                                                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_address_reg0    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 0.827      ;
; 0.320 ; sdram_control:sdram_control_inst|command:u_command|do_load_mode                                                                                                                                       ; sdram_control:sdram_control_inst|command:u_command|do_load_mode                                                                                                                                       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                                       ; sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                                       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; sdram_control:sdram_control_inst|Read                                                                                                                                                                 ; sdram_control:sdram_control_inst|Read                                                                                                                                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; sdram_control:sdram_control_inst|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.325 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[6]                                                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~porta_address_reg0    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 0.834      ;
; 0.327 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.539      ;
; 0.327 ; sdram_control:sdram_control_inst|mDATAOUT[0]                                                                                                                                                          ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_datain_reg0     ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 0.841      ;
; 0.330 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.529      ;
; 0.331 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.530      ;
; 0.331 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[4]                                                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~porta_address_reg0    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 0.840      ;
; 0.334 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[2]                                                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_address_reg0    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.840      ;
; 0.338 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[5] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[5] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[5]                                                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~porta_address_reg0    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 0.847      ;
; 0.338 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[13]                                                                                                                      ; sdram_control:sdram_control_inst|command:u_command|SA[4]                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.339 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[15]                                                                                                                      ; sdram_control:sdram_control_inst|command:u_command|SA[6]                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[3]                                                                                                                       ; sdram_control:sdram_control_inst|command:u_command|SA[3]                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[7] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[7] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sdram_control:sdram_control_inst|mADDR[23]                                                                                                                                                            ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[23]                                                                                                                      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sdram_control:sdram_control_inst|command:u_command|RAS_N                                                                                                                                              ; sdram_control:sdram_control_inst|RAS_N                                                                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.537      ;
; 0.339 ; sdram_control:sdram_control_inst|command:u_command|CAS_N                                                                                                                                              ; sdram_control:sdram_control_inst|CAS_N                                                                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.537      ;
; 0.339 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[9]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[7]                                                                                                                       ; sdram_control:sdram_control_inst|command:u_command|SA[7]                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sdram_control:sdram_control_inst|mADDR[15]                                                                                                                                                            ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[15]                                                                                                                      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[1] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[1] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[2] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[2] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sdram_control:sdram_control_inst|command:u_command|BA[1]                                                                                                                                              ; sdram_control:sdram_control_inst|BA[1]                                                                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sdram_control:sdram_control_inst|command:u_command|WE_N                                                                                                                                               ; sdram_control:sdram_control_inst|WE_N                                                                                                                                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[11]                                                                                                                      ; sdram_control:sdram_control_inst|command:u_command|SA[2]                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sdram_control:sdram_control_inst|command:u_command|SA[1]                                                                                                                                              ; sdram_control:sdram_control_inst|SA[1]                                                                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[1]                                                                                                                       ; sdram_control:sdram_control_inst|command:u_command|SA[1]                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REFRESH                                                                                                                        ; sdram_control:sdram_control_inst|command:u_command|do_refresh                                                                                                                                         ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sdram_control:sdram_control_inst|command:u_command|rp_shift[0]                                                                                                                                        ; sdram_control:sdram_control_inst|command:u_command|rp_done                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sdram_control:sdram_control_inst|command:u_command|rp_shift[1]                                                                                                                                        ; sdram_control:sdram_control_inst|command:u_command|rp_shift[0]                                                                                                                                        ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sdram_control:sdram_control_inst|command:u_command|rp_shift[2]                                                                                                                                        ; sdram_control:sdram_control_inst|command:u_command|rp_shift[1]                                                                                                                                        ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[6]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[10] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[10] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.538      ;
; 0.341 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[3] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[3] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; sdram_control:sdram_control_inst|command:u_command|BA[0]                                                                                                                                              ; sdram_control:sdram_control_inst|BA[0]                                                                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; sdram_control:sdram_control_inst|command:u_command|SA[8]                                                                                                                                              ; sdram_control:sdram_control_inst|SA[8]                                                                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[8]                                                                                                                       ; sdram_control:sdram_control_inst|command:u_command|SA[8]                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; sdram_control:sdram_control_inst|command:u_command|SA[0]                                                                                                                                              ; sdram_control:sdram_control_inst|SA[0]                                                                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[9]                                                                                                                       ; sdram_control:sdram_control_inst|command:u_command|SA[0]                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[7]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[7]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.539      ;
; 0.342 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[5]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[5]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.540      ;
; 0.342 ; sdram_control:sdram_control_inst|command:u_command|rw_shift[0]                                                                                                                                        ; sdram_control:sdram_control_inst|command:u_command|do_rw                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.540      ;
; 0.343 ; sdram_control:sdram_control_inst|command:u_command|rw_shift[1]                                                                                                                                        ; sdram_control:sdram_control_inst|command:u_command|rw_shift[0]                                                                                                                                        ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.541      ;
; 0.346 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[15]                                                                                                                 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[15]                                                                                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.545      ;
; 0.347 ; sdram_control:sdram_control_inst|command:u_command|oe4                                                                                                                                                ; sdram_control:sdram_control_inst|command:u_command|OE                                                                                                                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.545      ;
; 0.347 ; sdram_control:sdram_control_inst|Read                                                                                                                                                                 ; sdram_control:sdram_control_inst|DQM[1]                                                                                                                                                               ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.546      ;
; 0.349 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[5]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[5]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.547      ;
; 0.354 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_b[0]                                                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.552      ;
; 0.355 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[1]                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[2]                               ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.553      ;
; 0.357 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[5]                                                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[4]                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.556      ;
; 0.360 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[7]                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7]                               ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.559      ;
; 0.360 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[3]                                                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[2]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.559      ;
; 0.361 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[7]                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8]                               ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.560      ;
; 0.362 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[7]                                                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[6]                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.561      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.287 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_data[20]                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.347      ; 0.803      ;
; 0.293 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_data[3]                                                                                                                                                     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.804      ;
; 0.296 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_tag_wraddress[0]                                                                                                                                                      ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_tag_module:MTL_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_i3h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.343      ; 0.808      ;
; 0.297 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_data[22]                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.808      ;
; 0.298 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_data[29]                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.809      ;
; 0.300 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_tag_wraddress[6]                                                                                                                                                      ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_tag_module:MTL_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_i3h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.343      ; 0.812      ;
; 0.301 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_tag_wraddress[5]                                                                                                                                                      ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_tag_module:MTL_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_i3h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.343      ; 0.813      ;
; 0.301 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mem_baddr[16]                                                                                                                                                          ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_tag_module:MTL_SOPC_CPU_dc_tag|altsyncram:the_altsyncram|altsyncram_79g1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.343      ; 0.813      ;
; 0.302 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_data[19]                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.347      ; 0.818      ;
; 0.303 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_tag_wraddress[2]                                                                                                                                                      ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_tag_module:MTL_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_i3h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.343      ; 0.815      ;
; 0.303 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_data[1]                                                                                                                                                     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.347      ; 0.819      ;
; 0.304 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_data[30]                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.815      ;
; 0.305 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_data[17]                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.347      ; 0.821      ;
; 0.306 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]  ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.338      ; 0.813      ;
; 0.307 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_data[16]                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.347      ; 0.823      ;
; 0.308 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[5]                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.350      ; 0.827      ;
; 0.311 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_r:the_MTL_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_r:the_MTL_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_r:the_MTL_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_r:the_MTL_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk                                                                                ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_ocimem:the_MTL_SOPC_CPU_nios2_ocimem|jtag_rd                                                        ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_ocimem:the_MTL_SOPC_CPU_nios2_ocimem|jtag_rd                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; touch_buffer:touch_buffer_west|active                                                                                                                                                                 ; touch_buffer:touch_buffer_west|active                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[0]                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[0]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[1]                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[1]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[2]                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[2]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[3]                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[3]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[4]                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[4]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[5]                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[5]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[6]                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[6]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[7]                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[7]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_dp_offset[1]                                                                                                                                                     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_dp_offset[1]                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; hold_buffer:hold_buffer_tchrdy|count[25]                                                                                                                                                              ; hold_buffer:hold_buffer_tchrdy|count[25]                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; hold_buffer:hold_buffer_tchrdy|count[26]                                                                                                                                                              ; hold_buffer:hold_buffer_tchrdy|count[26]                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; hold_buffer:hold_buffer_tchrdy|count[27]                                                                                                                                                              ; hold_buffer:hold_buffer_tchrdy|count[27]                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; hold_buffer:hold_buffer_tchrdy|count[28]                                                                                                                                                              ; hold_buffer:hold_buffer_tchrdy|count[28]                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; hold_buffer:hold_buffer_tchrdy|count[29]                                                                                                                                                              ; hold_buffer:hold_buffer_tchrdy|count[29]                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; hold_buffer:hold_buffer_tchrdy|count[30]                                                                                                                                                              ; hold_buffer:hold_buffer_tchrdy|count[30]                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; hold_buffer:hold_buffer_tchrdy|count[31]                                                                                                                                                              ; hold_buffer:hold_buffer_tchrdy|count[31]                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|latched_oci_tb_hbreak_req                                                                                                                                                ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|latched_oci_tb_hbreak_req                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|wait_for_one_post_bret_inst                                                                                                                                              ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_offset_field[1]                                                                                                                                                ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_offset_field[1]                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_fill_has_started                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_fill_has_started                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_st_bypass_delayed_started                                                                                                                                              ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_st_bypass_delayed_started                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_ld_bypass_delayed_started                                                                                                                                              ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_ld_bypass_delayed_started                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_cnt[1]                                                                                                                                                             ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_cnt[1]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_cnt[2]                                                                                                                                                             ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_cnt[2]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_read~reg0                                                                                                                                                              ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_read~reg0                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                         ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_prevent_refill                                                                                                                                                   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_prevent_refill                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_fill_dp_offset[1]                                                                                                                                                   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_fill_dp_offset[1]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_fill_dp_offset[2]                                                                                                                                                   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_fill_dp_offset[2]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_rd_addr_cnt[1]                                                                                                                                                      ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_rd_addr_cnt[1]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_rd_addr_cnt[2]                                                                                                                                                      ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_rd_addr_cnt[2]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_line[5]                                                                                                                                                          ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_line[5]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|write                                                                                                                  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|write                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|read                                                                                                                   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|read                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_ocimem:the_MTL_SOPC_CPU_nios2_ocimem|avalon_ociram_readdata_ready                                   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_ocimem:the_MTL_SOPC_CPU_nios2_ocimem|avalon_ociram_readdata_ready                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[1][75]                                                                     ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[1][75]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                    ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_data[31]                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.347      ; 0.827      ;
; 0.311 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_oci_debug:the_MTL_SOPC_CPU_nios2_oci_debug|monitor_go                                               ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_oci_debug:the_MTL_SOPC_CPU_nios2_oci_debug|monitor_go                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; i2c_touch_config:i2c_touch_config_inst|oREADY                                                                                                                                                         ; i2c_touch_config:i2c_touch_config_inst|oREADY                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; i2c_touch_config:i2c_touch_config_inst|cr[0]                                                                                                                                                          ; i2c_touch_config:i2c_touch_config_inst|cr[0]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; i2c_touch_config:i2c_touch_config_inst|cr[6]                                                                                                                                                          ; i2c_touch_config:i2c_touch_config_inst|cr[6]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; i2c_touch_config:i2c_touch_config_inst|c_state.1001                                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|c_state.1001                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; i2c_touch_config:i2c_touch_config_inst|c_state.0110                                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|c_state.0110                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; i2c_touch_config:i2c_touch_config_inst|c_state.0001                                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|c_state.0001                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; i2c_touch_config:i2c_touch_config_inst|txr[0]                                                                                                                                                         ; i2c_touch_config:i2c_touch_config_inst|txr[0]                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; i2c_touch_config:i2c_touch_config_inst|txr[4]                                                                                                                                                         ; i2c_touch_config:i2c_touch_config_inst|txr[4]                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; i2c_touch_config:i2c_touch_config_inst|cr[4]                                                                                                                                                          ; i2c_touch_config:i2c_touch_config_inst|cr[4]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; i2c_touch_config:i2c_touch_config_inst|c_state.0010                                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|c_state.0010                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; i2c_touch_config:i2c_touch_config_inst|cr[7]                                                                                                                                                          ; i2c_touch_config:i2c_touch_config_inst|cr[7]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; i2c_touch_config:i2c_touch_config_inst|flag                                                                                                                                                           ; i2c_touch_config:i2c_touch_config_inst|flag                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; i2c_touch_config:i2c_touch_config_inst|c_state.0000                                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|c_state.0000                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; i2c_touch_config:i2c_touch_config_inst|cr[5]                                                                                                                                                          ; i2c_touch_config:i2c_touch_config_inst|cr[5]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; i2c_touch_config:i2c_touch_config_inst|c_state.0101                                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|c_state.0101                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; i2c_touch_config:i2c_touch_config_inst|c_state.0011                                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|c_state.0011                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; i2c_touch_config:i2c_touch_config_inst|c_state.0100                                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|c_state.0100                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE                                                                                                           ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                                                                                               ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                                                                                           ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                                                                                          ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                                                                                               ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                                                                                            ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                                                                ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop                                                                               ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; MTL_SOPC:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                     ; MTL_SOPC:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; touch_buffer:touch_buffer_east|active                                                                                                                                                                 ; touch_buffer:touch_buffer_east|active                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s1_agent_rsp_fifo|mem_used[0]                                                                                      ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s1_agent_rsp_fifo|mem_used[1]                                                                                      ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|has_pending_responses                                                           ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|has_pending_responses                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[0]                                                       ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[0]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s1_agent_rsp_fifo|mem[1][94]                                                                                       ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s1_agent_rsp_fifo|mem[1][94]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_ap_offset[1]                                                                                                                                                     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_ap_cnt[2]                                                                                                                                                        ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_ap_cnt[2]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_ap_cnt[1]                                                                                                                                                        ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_ap_cnt[1]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                        ; To Node                                                                                                                                                                                              ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.297 ; mtl_controller:mtl_controller_inst|Counter_Reg[1]                                                                                                                                                ; mtl_controller:mtl_controller_inst|Counter_Reg[1]                                                                                                                                                    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.511      ;
; 0.298 ; mtl_controller:mtl_controller_inst|Counter_Reg[0]                                                                                                                                                ; mtl_controller:mtl_controller_inst|Counter_Reg[0]                                                                                                                                                    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.299 ; wait_dly                                                                                                                                                                                         ; wait_dly                                                                                                                                                                                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; mtl_controller:mtl_controller_inst|no_data_yet                                                                                                                                                   ; mtl_controller:mtl_controller_inst|no_data_yet                                                                                                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.301 ; mtl_controller:mtl_controller_inst|Case_Reg[11]                                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[11]                                                                                                                                                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.511      ;
; 0.301 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.511      ;
; 0.301 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.511      ;
; 0.301 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.511      ;
; 0.301 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.511      ;
; 0.301 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.511      ;
; 0.301 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.511      ;
; 0.301 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.511      ;
; 0.313 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; mtl_controller:mtl_controller_inst|loading_buf                                                                                                                                                   ; mtl_controller:mtl_controller_inst|loading_buf                                                                                                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.331 ; mtl_controller:mtl_controller_inst|Case_Reg[2]                                                                                                                                                   ; mtl_controller:mtl_controller_inst|Case_Reg[3]                                                                                                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.544      ;
; 0.332 ; mtl_controller:mtl_controller_inst|Case_Reg[1]                                                                                                                                                   ; mtl_controller:mtl_controller_inst|Case_Reg[2]                                                                                                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.545      ;
; 0.332 ; mtl_controller:mtl_controller_inst|Case_Reg[1]                                                                                                                                                   ; mtl_controller:mtl_controller_inst|Case_Reg[10]                                                                                                                                                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.545      ;
; 0.332 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]             ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.530      ;
; 0.333 ; mtl_controller:mtl_controller_inst|Case_Reg[5]                                                                                                                                                   ; mtl_controller:mtl_controller_inst|Case_Reg[6]                                                                                                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.546      ;
; 0.333 ; mtl_controller:mtl_controller_inst|Case_Reg[3]                                                                                                                                                   ; mtl_controller:mtl_controller_inst|Case_Reg[0]                                                                                                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.546      ;
; 0.337 ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[8]                                                                                                                                              ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[8]                                                                                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.549      ;
; 0.349 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                     ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.547      ;
; 0.364 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.562      ;
; 0.364 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[3]                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.562      ;
; 0.365 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[0]                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.563      ;
; 0.396 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~portb_address_reg0   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.276      ; 0.841      ;
; 0.416 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~portb_address_reg0   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.276      ; 0.861      ;
; 0.418 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~portb_address_reg0   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.276      ; 0.863      ;
; 0.423 ; mtl_controller:mtl_controller_inst|Case_Reg[4]                                                                                                                                                   ; mtl_controller:mtl_controller_inst|Case_Reg[5]                                                                                                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.636      ;
; 0.424 ; mtl_controller:mtl_controller_inst|Case_Reg[8]                                                                                                                                                   ; mtl_controller:mtl_controller_inst|Case_Reg[9]                                                                                                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.637      ;
; 0.425 ; mtl_controller:mtl_controller_inst|Case_Reg[10]                                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[7]                                                                                                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.638      ;
; 0.425 ; mtl_controller:mtl_controller_inst|Case_Reg[7]                                                                                                                                                   ; mtl_controller:mtl_controller_inst|Case_Reg[4]                                                                                                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.638      ;
; 0.426 ; mtl_controller:mtl_controller_inst|Case_Reg[4]                                                                                                                                                   ; mtl_controller:mtl_controller_inst|Case_Reg[1]                                                                                                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.639      ;
; 0.433 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                           ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                               ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.632      ;
; 0.453 ; mtl_controller:mtl_controller_inst|read_blue[7]                                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[7]                                                                                                                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.664      ;
; 0.453 ; mtl_controller:mtl_controller_inst|read_blue[5]                                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[5]                                                                                                                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.665      ;
; 0.453 ; mtl_controller:mtl_controller_inst|read_blue[2]                                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[2]                                                                                                                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.664      ;
; 0.453 ; mtl_controller:mtl_controller_inst|read_green[7]                                                                                                                                                 ; mtl_controller:mtl_controller_inst|oLCD_G[7]                                                                                                                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.664      ;
; 0.453 ; mtl_controller:mtl_controller_inst|read_green[1]                                                                                                                                                 ; mtl_controller:mtl_controller_inst|oLCD_G[1]                                                                                                                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.665      ;
; 0.454 ; mtl_controller:mtl_controller_inst|read_blue[0]                                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[0]                                                                                                                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.665      ;
; 0.455 ; mtl_controller:mtl_controller_inst|read_blue[3]                                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[3]                                                                                                                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.666      ;
; 0.455 ; mtl_controller:mtl_controller_inst|read_green[3]                                                                                                                                                 ; mtl_controller:mtl_controller_inst|oLCD_G[3]                                                                                                                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.666      ;
; 0.456 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.654      ;
; 0.464 ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|address_reg_a[1] ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|out_address_reg_a[1] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.663      ;
; 0.468 ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|address_reg_a[0] ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|out_address_reg_a[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.667      ;
; 0.486 ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[1]                                                                                                                                              ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[1]                                                                                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.698      ;
; 0.488 ; mtl_controller:mtl_controller_inst|Case_Reg[7]                                                                                                                                                   ; mtl_controller:mtl_controller_inst|Case_Reg[8]                                                                                                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.701      ;
; 0.489 ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[3]                                                                                                                                              ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[3]                                                                                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.701      ;
; 0.489 ; mtl_controller:mtl_controller_inst|Counter_X_Reg[3]                                                                                                                                              ; mtl_controller:mtl_controller_inst|Counter_X_Reg[3]                                                                                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.700      ;
; 0.490 ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[4]                                                                                                                                              ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[4]                                                                                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.702      ;
; 0.490 ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[7]                                                                                                                                              ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[7]                                                                                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.702      ;
; 0.490 ; mtl_controller:mtl_controller_inst|Counter_X_Reg[1]                                                                                                                                              ; mtl_controller:mtl_controller_inst|Counter_X_Reg[1]                                                                                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.701      ;
; 0.490 ; mtl_controller:mtl_controller_inst|Counter_X_Reg[2]                                                                                                                                              ; mtl_controller:mtl_controller_inst|Counter_X_Reg[2]                                                                                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.701      ;
; 0.490 ; mtl_controller:mtl_controller_inst|Case_Reg[9]                                                                                                                                                   ; mtl_controller:mtl_controller_inst|Case_Reg[10]                                                                                                                                                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.703      ;
; 0.490 ; mtl_controller:mtl_controller_inst|Case_Reg[0]                                                                                                                                                   ; mtl_controller:mtl_controller_inst|Case_Reg[1]                                                                                                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.703      ;
; 0.491 ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[2]                                                                                                                                              ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[2]                                                                                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.703      ;
; 0.491 ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[5]                                                                                                                                              ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[5]                                                                                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.703      ;
; 0.491 ; mtl_controller:mtl_controller_inst|Counter_X_Reg[5]                                                                                                                                              ; mtl_controller:mtl_controller_inst|Counter_X_Reg[5]                                                                                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.702      ;
; 0.492 ; mtl_controller:mtl_controller_inst|Counter_X_Reg[7]                                                                                                                                              ; mtl_controller:mtl_controller_inst|Counter_X_Reg[7]                                                                                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.703      ;
; 0.492 ; mtl_controller:mtl_controller_inst|Case_Reg[6]                                                                                                                                                   ; mtl_controller:mtl_controller_inst|Case_Reg[7]                                                                                                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.705      ;
; 0.493 ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[6]                                                                                                                                              ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[6]                                                                                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.705      ;
; 0.494 ; mtl_controller:mtl_controller_inst|Counter_X_Reg[4]                                                                                                                                              ; mtl_controller:mtl_controller_inst|Counter_X_Reg[4]                                                                                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.705      ;
; 0.494 ; mtl_controller:mtl_controller_inst|Case_Reg[3]                                                                                                                                                   ; mtl_controller:mtl_controller_inst|Case_Reg[4]                                                                                                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.707      ;
; 0.496 ; mtl_controller:mtl_controller_inst|Counter_X_Reg[8]                                                                                                                                              ; mtl_controller:mtl_controller_inst|Counter_X_Reg[8]                                                                                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.707      ;
; 0.497 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]             ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.695      ;
; 0.499 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[2]                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.697      ;
; 0.502 ; counter_dly[4]                                                                                                                                                                                   ; counter_dly[4]                                                                                                                                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.701      ;
; 0.503 ; counter_dly[1]                                                                                                                                                                                   ; counter_dly[1]                                                                                                                                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.702      ;
; 0.503 ; mtl_controller:mtl_controller_inst|Case_Reg[6]                                                                                                                                                   ; mtl_controller:mtl_controller_inst|Case_Reg[3]                                                                                                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.716      ;
; 0.504 ; mtl_controller:mtl_controller_inst|Case_Reg[9]                                                                                                                                                   ; mtl_controller:mtl_controller_inst|Case_Reg[6]                                                                                                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.717      ;
; 0.505 ; mtl_controller:mtl_controller_inst|Counter_X_Reg[6]                                                                                                                                              ; mtl_controller:mtl_controller_inst|Counter_X_Reg[6]                                                                                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.716      ;
; 0.505 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[1]                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.703      ;
; 0.505 ; mtl_controller:mtl_controller_inst|Case_Reg[5]                                                                                                                                                   ; mtl_controller:mtl_controller_inst|Case_Reg[2]                                                                                                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.718      ;
; 0.506 ; counter_dly[2]                                                                                                                                                                                   ; counter_dly[2]                                                                                                                                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.705      ;
; 0.506 ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[0]                                                                                                                                              ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[0]                                                                                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.718      ;
; 0.515 ; mtl_controller:mtl_controller_inst|Counter_X_Reg[0]                                                                                                                                              ; mtl_controller:mtl_controller_inst|Counter_X_Reg[0]                                                                                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.726      ;
; 0.521 ; wait_dly                                                                                                                                                                                         ; loading                                                                                                                                                                                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.733      ;
; 0.521 ; mtl_controller:mtl_controller_inst|x_cnt[0]                                                                                                                                                      ; mtl_controller:mtl_controller_inst|x_cnt[0]                                                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.733      ;
; 0.522 ; counter_dly[0]                                                                                                                                                                                   ; counter_dly[0]                                                                                                                                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.721      ;
; 0.523 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.733      ;
; 0.523 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.733      ;
; 0.523 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.733      ;
; 0.525 ; mtl_controller:mtl_controller_inst|Case_Reg[0]                                                                                                                                                   ; mtl_controller:mtl_controller_inst|Case_Reg[9]                                                                                                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.738      ;
; 0.526 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.724      ;
; 0.527 ; mtl_controller:mtl_controller_inst|x_cnt[4]                                                                                                                                                      ; mtl_controller:mtl_controller_inst|x_cnt[4]                                                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.739      ;
; 0.527 ; mtl_controller:mtl_controller_inst|Case_Reg[8]                                                                                                                                                   ; mtl_controller:mtl_controller_inst|Case_Reg[5]                                                                                                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.740      ;
; 0.528 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.726      ;
; 0.531 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                     ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.729      ;
; 0.531 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.729      ;
; 0.533 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.743      ;
; 0.545 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.743      ;
; 0.610 ; mtl_controller:mtl_controller_inst|y_cnt[1]                                                                                                                                                      ; mtl_controller:mtl_controller_inst|mvd                                                                                                                                                               ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.794      ;
; 0.616 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~portb_address_reg0   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.292      ; 1.077      ;
; 0.636 ; mtl_controller:mtl_controller_inst|x_cnt[1]                                                                                                                                                      ; mtl_controller:mtl_controller_inst|x_cnt[1]                                                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.848      ;
; 0.637 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~portb_address_reg0   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.292      ; 1.098      ;
; 0.641 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~portb_address_reg0   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.277      ; 1.087      ;
; 0.641 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~portb_address_reg0  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.289      ; 1.099      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.312 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                          ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                        ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.511      ;
; 0.314 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.511      ;
; 0.314 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.511      ;
; 0.314 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.511      ;
; 0.314 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.511      ;
; 0.320 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.519      ;
; 0.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.519      ;
; 0.326 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 0.538      ;
; 0.336 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.535      ;
; 0.337 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.536      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.537      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.537      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.537      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][9]                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][4]                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.537      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.537      ;
; 0.340 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[10]                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[9]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[1]                                                                                                                                                                                                                               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][2]                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                                                                                               ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[8]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                                                                                               ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[2]                                                                                                                                                                                               ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.538      ;
; 0.341 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[4]                                                                                                                                                                                                                               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[3]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[3]                                                                                                                                                                                                                               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[2]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][3]                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                                                                                               ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                                                               ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                                                               ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.539      ;
; 0.342 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[12]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.539      ;
; 0.342 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.540      ;
; 0.342 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.540      ;
; 0.342 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.540      ;
; 0.342 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.540      ;
; 0.342 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.540      ;
; 0.342 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.541      ;
; 0.344 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.543      ;
; 0.344 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.542      ;
; 0.344 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.543      ;
; 0.344 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.543      ;
; 0.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.543      ;
; 0.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.543      ;
; 0.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                            ;
+--------+----------------------------------------------+-------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+-------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 21.564 ; mtl_controller:mtl_controller_inst|x_cnt[0]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -20.202      ; 0.119      ; 1.645      ;
; 21.799 ; mtl_controller:mtl_controller_inst|x_cnt[1]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -20.202      ; 0.119      ; 1.880      ;
; 21.827 ; mtl_controller:mtl_controller_inst|x_cnt[10] ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -20.202      ; 0.120      ; 1.909      ;
; 22.222 ; mtl_controller:mtl_controller_inst|x_cnt[9]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -20.202      ; 0.120      ; 2.304      ;
; 22.226 ; mtl_controller:mtl_controller_inst|x_cnt[8]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -20.202      ; 0.120      ; 2.308      ;
; 22.338 ; mtl_controller:mtl_controller_inst|x_cnt[6]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -20.202      ; 0.119      ; 2.419      ;
; 22.360 ; mtl_controller:mtl_controller_inst|x_cnt[7]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -20.202      ; 0.119      ; 2.441      ;
; 22.375 ; mtl_controller:mtl_controller_inst|x_cnt[5]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -20.202      ; 0.120      ; 2.457      ;
; 22.389 ; mtl_controller:mtl_controller_inst|x_cnt[3]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -20.202      ; 0.119      ; 2.470      ;
; 22.507 ; mtl_controller:mtl_controller_inst|x_cnt[4]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -20.202      ; 0.119      ; 2.588      ;
; 22.692 ; mtl_controller:mtl_controller_inst|x_cnt[2]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -20.202      ; 0.119      ; 2.773      ;
+--------+----------------------------------------------+-------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                  ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -3.421 ; reset_delay:reset_delay_inst|cont[24]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.137     ; 2.845      ;
; -3.421 ; reset_delay:reset_delay_inst|cont[24]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.137     ; 2.845      ;
; -3.218 ; reset_delay:reset_delay_inst|cont[25]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.137     ; 2.642      ;
; -3.218 ; reset_delay:reset_delay_inst|cont[25]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.137     ; 2.642      ;
; -3.063 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[1]                                                                                                                             ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.175     ; 2.449      ;
; -3.063 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[4]                                                                                                                             ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.178     ; 2.446      ;
; -3.062 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[6]                                                                                                                             ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.176     ; 2.447      ;
; -3.060 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|loading_buf                                                                                                                           ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.165     ; 2.456      ;
; -3.059 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oHD                                                                                                                                   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.149     ; 2.471      ;
; -3.056 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[4]                                                                                                                             ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.170     ; 2.447      ;
; -3.056 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[6]                                                                                                                             ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.171     ; 2.446      ;
; -3.049 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.137     ; 2.473      ;
; -3.049 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.137     ; 2.473      ;
; -3.043 ; reset_delay:reset_delay_inst|cont[23]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.137     ; 2.467      ;
; -3.043 ; reset_delay:reset_delay_inst|cont[23]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.137     ; 2.467      ;
; -3.009 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.154     ; 2.416      ;
; -3.009 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.154     ; 2.416      ;
; -2.849 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.137     ; 2.273      ;
; -2.849 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.137     ; 2.273      ;
; -2.779 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[11]                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.879     ; 2.461      ;
; -2.761 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[1]                                                                                                                      ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.848     ; 2.474      ;
; -2.761 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[2]                                                                                                                      ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.848     ; 2.474      ;
; -2.761 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[3]                                                                                                                      ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.848     ; 2.474      ;
; -2.761 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[4]                                                                                                                      ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.848     ; 2.474      ;
; -2.761 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[5]                                                                                                                      ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.848     ; 2.474      ;
; -2.761 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[6]                                                                                                                      ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.848     ; 2.474      ;
; -2.761 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[7]                                                                                                                      ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.848     ; 2.474      ;
; -2.761 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[8]                                                                                                                      ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.848     ; 2.474      ;
; -2.761 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[0]                                                                                                                      ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.848     ; 2.474      ;
; -2.761 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|mvd                                                                                                                                   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.849     ; 2.473      ;
; -2.758 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.137     ; 2.182      ;
; -2.758 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.137     ; 2.182      ;
; -2.751 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_X_Reg[0]                                                                                                                      ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.850     ; 2.462      ;
; -2.751 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_X_Reg[1]                                                                                                                      ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.850     ; 2.462      ;
; -2.751 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_X_Reg[2]                                                                                                                      ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.850     ; 2.462      ;
; -2.751 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_X_Reg[4]                                                                                                                      ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.850     ; 2.462      ;
; -2.751 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_X_Reg[5]                                                                                                                      ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.850     ; 2.462      ;
; -2.751 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_X_Reg[6]                                                                                                                      ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.850     ; 2.462      ;
; -2.751 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_X_Reg[7]                                                                                                                      ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.850     ; 2.462      ;
; -2.751 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_X_Reg[8]                                                                                                                      ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.850     ; 2.462      ;
; -2.751 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_X_Reg[3]                                                                                                                      ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.850     ; 2.462      ;
; -2.750 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oVD                                                                                                                                   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.852     ; 2.459      ;
; -2.750 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[0]                                                                                                                             ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.862     ; 2.449      ;
; -2.750 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[2]                                                                                                                             ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.862     ; 2.449      ;
; -2.747 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|no_data_yet                                                                                                                           ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.852     ; 2.456      ;
; -2.747 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[1]                                                                                                                             ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.847     ; 2.461      ;
; -2.747 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[2]                                                                                                                             ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.847     ; 2.461      ;
; -2.747 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[6]                                                                                                                             ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.847     ; 2.461      ;
; -2.747 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[2]                                                                                                                             ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.845     ; 2.463      ;
; -2.747 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[5]                                                                                                                             ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.845     ; 2.463      ;
; -2.743 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[0]                                                                                                                             ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.828     ; 2.476      ;
; -2.743 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[4]                                                                                                                             ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.828     ; 2.476      ;
; -2.743 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[5]                                                                                                                             ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.828     ; 2.476      ;
; -2.742 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[3]                                                                                                                             ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.856     ; 2.447      ;
; -2.742 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[7]                                                                                                                             ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.856     ; 2.447      ;
; -2.742 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[3]                                                                                                                             ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.857     ; 2.446      ;
; -2.742 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[7]                                                                                                                             ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.857     ; 2.446      ;
; -2.741 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[2]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.829     ; 2.473      ;
; -2.741 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[3]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.829     ; 2.473      ;
; -2.741 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[4]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.829     ; 2.473      ;
; -2.741 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[5]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.829     ; 2.473      ;
; -2.741 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[6]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.829     ; 2.473      ;
; -2.741 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[7]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.829     ; 2.473      ;
; -2.741 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[8]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.829     ; 2.473      ;
; -2.741 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[9]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.829     ; 2.473      ;
; -2.741 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[7]                                                                                                                             ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.835     ; 2.467      ;
; -2.741 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[8]                                                                                                                           ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.828     ; 2.474      ;
; -2.741 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[5]                                                                                                                           ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.828     ; 2.474      ;
; -2.741 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[2]                                                                                                                           ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.828     ; 2.474      ;
; -2.741 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[3]                                                                                                                           ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.828     ; 2.474      ;
; -2.741 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[0]                                                                                                                           ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.828     ; 2.474      ;
; -2.741 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[9]                                                                                                                           ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.828     ; 2.474      ;
; -2.741 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[6]                                                                                                                           ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.828     ; 2.474      ;
; -2.741 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[7]                                                                                                                           ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.828     ; 2.474      ;
; -2.741 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[4]                                                                                                                           ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.828     ; 2.474      ;
; -2.741 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[1]                                                                                                                           ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.828     ; 2.474      ;
; -2.741 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[10]                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.828     ; 2.474      ;
; -2.740 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[3]                                                                                                                             ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.835     ; 2.466      ;
; -2.736 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Reg[0]                                                                                                                        ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.823     ; 2.474      ;
; -2.735 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[0]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.831     ; 2.465      ;
; -2.735 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[1]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.831     ; 2.465      ;
; -2.735 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[2]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.831     ; 2.465      ;
; -2.735 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[3]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.831     ; 2.465      ;
; -2.735 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[4]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.831     ; 2.465      ;
; -2.735 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[7]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.831     ; 2.465      ;
; -2.735 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[8]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.832     ; 2.464      ;
; -2.735 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[9]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.832     ; 2.464      ;
; -2.735 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[10]                                                                                                                             ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.832     ; 2.464      ;
; -2.735 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[5]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.832     ; 2.464      ;
; -2.735 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[6]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.831     ; 2.465      ;
; -2.734 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[0]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.822     ; 2.473      ;
; -2.734 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[1]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.822     ; 2.473      ;
; -2.733 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[0]                                                                                                                             ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.844     ; 2.450      ;
; -2.726 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[1]                                                                                                                             ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.840     ; 2.447      ;
; -2.726 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[5]                                                                                                                             ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.841     ; 2.446      ;
; -2.721 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|mhd                                                                                                                                   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.811     ; 2.471      ;
; -2.714 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Reg[1]                                                                                                                        ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.801     ; 2.474      ;
; 27.586 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[4] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.135      ; 2.790      ;
; 27.586 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[5] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.135      ; 2.790      ;
; 27.586 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[6] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.135      ; 2.790      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                     ;
+--------+---------------------------------------+-------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                   ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; -3.088 ; reset_delay:reset_delay_inst|cont[26] ; mapController:mapController_inst|tileLoad ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.404        ; -0.861     ; 2.586      ;
+--------+---------------------------------------+-------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                             ;
+--------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                                                                                                                                                               ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -1.618 ; load_new                              ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.452     ; 1.335      ;
; -1.618 ; load_new                              ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.452     ; 1.335      ;
; 4.125  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.533     ; 4.287      ;
; 4.125  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.533     ; 4.287      ;
; 4.125  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.533     ; 4.287      ;
; 4.125  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.533     ; 4.287      ;
; 4.125  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.533     ; 4.287      ;
; 4.125  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.533     ; 4.287      ;
; 4.125  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.533     ; 4.287      ;
; 4.125  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.533     ; 4.287      ;
; 4.125  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_b[0]                                                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.533     ; 4.287      ;
; 4.125  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1]                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.533     ; 4.287      ;
; 4.125  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[2]                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.533     ; 4.287      ;
; 4.125  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[6]                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.533     ; 4.287      ;
; 4.125  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[7]                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.533     ; 4.287      ;
; 4.145  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[3] ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.537     ; 4.263      ;
; 4.145  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[3] ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.537     ; 4.263      ;
; 4.145  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[0] ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.537     ; 4.263      ;
; 4.145  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[0] ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.537     ; 4.263      ;
; 4.145  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[2] ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.537     ; 4.263      ;
; 4.145  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[2] ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.537     ; 4.263      ;
; 4.145  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[5] ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.537     ; 4.263      ;
; 4.145  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[5] ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.537     ; 4.263      ;
; 4.145  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[3]                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.537     ; 4.263      ;
; 4.145  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[5]                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.537     ; 4.263      ;
; 4.235  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.305     ; 4.348      ;
; 4.235  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.305     ; 4.348      ;
; 4.235  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.305     ; 4.348      ;
; 4.235  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.305     ; 4.348      ;
; 4.235  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.305     ; 4.348      ;
; 4.235  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.305     ; 4.348      ;
; 4.235  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.305     ; 4.348      ;
; 4.235  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.305     ; 4.348      ;
; 4.235  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.305     ; 4.348      ;
; 4.235  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.305     ; 4.348      ;
; 4.235  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.305     ; 4.348      ;
; 4.235  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.305     ; 4.348      ;
; 4.235  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.305     ; 4.348      ;
; 4.235  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.305     ; 4.348      ;
; 4.235  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.305     ; 4.348      ;
; 4.235  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.305     ; 4.348      ;
; 4.280  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.303     ; 4.387      ;
; 4.288  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[0]                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.538     ; 4.119      ;
; 4.288  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[1]                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.538     ; 4.119      ;
; 4.288  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[2]                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.538     ; 4.119      ;
; 4.288  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[3]                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.538     ; 4.119      ;
; 4.288  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[4]                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.538     ; 4.119      ;
; 4.288  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[5]                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.538     ; 4.119      ;
; 4.288  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[6]                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.538     ; 4.119      ;
; 4.288  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[7]                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.538     ; 4.119      ;
; 4.288  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[8]                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.538     ; 4.119      ;
; 4.288  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[9]                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.538     ; 4.119      ;
; 4.288  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[10]                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.538     ; 4.119      ;
; 4.288  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[11]                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.538     ; 4.119      ;
; 4.288  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[12]                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.538     ; 4.119      ;
; 4.288  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[13]                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.538     ; 4.119      ;
; 4.288  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[14]                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.538     ; 4.119      ;
; 4.288  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[15]                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.538     ; 4.119      ;
; 4.288  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|ST[1]                                                                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.535     ; 4.122      ;
; 4.288  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|ST[3]                                                                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.535     ; 4.122      ;
; 4.288  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|ST[4]                                                                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.535     ; 4.122      ;
; 4.288  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|ST[7]                                                                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.535     ; 4.122      ;
; 4.289  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Pre_RD                                                                                                                                                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.534     ; 4.122      ;
; 4.289  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Read                                                                                                                                                                 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.537     ; 4.119      ;
; 4.289  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                                            ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.537     ; 4.119      ;
; 4.289  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Write                                                                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.537     ; 4.119      ;
; 4.289  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|IN_REQ                                                                                                                                                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.537     ; 4.119      ;
; 4.289  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|mRD_DONE                                                                                                                                                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.537     ; 4.119      ;
; 4.289  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|RD_MASK[0]                                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.534     ; 4.122      ;
; 4.289  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|mWR_DONE                                                                                                                                                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.537     ; 4.119      ;
; 4.289  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|mWR                                                                                                                                                                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.534     ; 4.122      ;
; 4.289  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Pre_WR                                                                                                                                                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.534     ; 4.122      ;
; 4.289  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|CMD[0]                                                                                                                                                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.534     ; 4.122      ;
; 4.289  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|CMD[1]                                                                                                                                                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.534     ; 4.122      ;
; 4.289  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.534     ; 4.122      ;
; 4.289  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|ST[2]                                                                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.534     ; 4.122      ;
; 4.289  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|ST[6]                                                                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.534     ; 4.122      ;
; 4.289  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|ST[5]                                                                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.534     ; 4.122      ;
; 4.289  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|ST[8]                                                                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.534     ; 4.122      ;
; 4.289  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|ST[9]                                                                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.534     ; 4.122      ;
; 4.289  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|ST[0]                                                                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.534     ; 4.122      ;
; 4.289  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|rRD1_MAX_ADDR[13]~_emulated                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.534     ; 4.122      ;
; 4.289  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|rRD1_MAX_ADDR[16]~_emulated                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.534     ; 4.122      ;
; 4.289  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|rRD1_MAX_ADDR[17]~_emulated                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.534     ; 4.122      ;
; 4.289  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|rRD1_MAX_ADDR[18]~_emulated                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.534     ; 4.122      ;
; 4.289  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|rRD1_MAX_ADDR[19]~_emulated                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.534     ; 4.122      ;
; 4.289  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|rRD1_MAX_ADDR[22]~_emulated                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.534     ; 4.122      ;
; 4.302  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|rWR1_ADDR[14]                                                                                                                                                        ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.531     ; 4.112      ;
; 4.302  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|rWR1_ADDR[21]                                                                                                                                                        ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.531     ; 4.112      ;
; 4.302  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|rWR1_ADDR[22]                                                                                                                                                        ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.531     ; 4.112      ;
; 4.302  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|rWR1_ADDR[23]                                                                                                                                                        ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.531     ; 4.112      ;
; 4.303  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.533     ; 4.109      ;
; 4.303  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.533     ; 4.109      ;
; 4.303  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.533     ; 4.109      ;
; 4.303  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.533     ; 4.109      ;
; 4.303  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.533     ; 4.109      ;
; 4.303  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.533     ; 4.109      ;
; 4.303  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.533     ; 4.109      ;
; 4.303  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.533     ; 4.109      ;
; 4.303  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_b[0]                                                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.533     ; 4.109      ;
+--------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                                                                                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 6.560  ; reset_delay:reset_delay_inst|cont[24]                             ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.664      ; 4.099      ;
; 6.560  ; reset_delay:reset_delay_inst|cont[24]                             ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.664      ; 4.099      ;
; 6.745  ; reset_delay:reset_delay_inst|cont[25]                             ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.664      ; 3.914      ;
; 6.745  ; reset_delay:reset_delay_inst|cont[25]                             ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.664      ; 3.914      ;
; 6.907  ; reset_delay:reset_delay_inst|cont[20]                             ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.664      ; 3.752      ;
; 6.907  ; reset_delay:reset_delay_inst|cont[20]                             ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.664      ; 3.752      ;
; 6.908  ; reset_delay:reset_delay_inst|cont[23]                             ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.664      ; 3.751      ;
; 6.908  ; reset_delay:reset_delay_inst|cont[23]                             ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.664      ; 3.751      ;
; 6.942  ; reset_delay:reset_delay_inst|cont[26]                             ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.647      ; 3.700      ;
; 6.942  ; reset_delay:reset_delay_inst|cont[26]                             ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.647      ; 3.700      ;
; 7.103  ; reset_delay:reset_delay_inst|cont[22]                             ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.664      ; 3.556      ;
; 7.103  ; reset_delay:reset_delay_inst|cont[22]                             ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.664      ; 3.556      ;
; 7.209  ; reset_delay:reset_delay_inst|cont[21]                             ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.664      ; 3.450      ;
; 7.209  ; reset_delay:reset_delay_inst|cont[21]                             ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.664      ; 3.450      ;
; 7.703  ; MySPI:MySPI_instance|sdram_write_load                             ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.185      ; 2.477      ;
; 7.703  ; MySPI:MySPI_instance|sdram_write_load                             ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.185      ; 2.477      ;
; 16.549 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_readdata_d1[13]                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.360      ;
; 16.549 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|i_readdatavalid_d1                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.360      ;
; 16.549 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|i_readdata_d1[8]                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.360      ;
; 16.549 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|i_readdata_d1[13]                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.360      ;
; 16.619 ; MTL_SOPC:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_cmd_width_adapter|data_reg[1]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.307      ;
; 16.694 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|D_bht_data[0]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.176      ; 3.420      ;
; 16.694 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|D_bht_data[1]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.176      ; 3.420      ;
; 16.707 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[15]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.061      ; 3.173      ;
; 16.707 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[15]~_Duplicate_1                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.060      ; 3.172      ;
; 16.707 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[16]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.060      ; 3.172      ;
; 16.707 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[0]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.061      ; 3.173      ;
; 16.707 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[1]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.061      ; 3.173      ;
; 16.707 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[17]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.060      ; 3.172      ;
; 16.707 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[18]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.060      ; 3.172      ;
; 16.707 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[2]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.061      ; 3.173      ;
; 16.707 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[19]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.060      ; 3.172      ;
; 16.707 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[3]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.061      ; 3.173      ;
; 16.707 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[20]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.060      ; 3.172      ;
; 16.707 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[4]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.061      ; 3.173      ;
; 16.707 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[21]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.060      ; 3.172      ;
; 16.707 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[5]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.061      ; 3.173      ;
; 16.707 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[22]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.060      ; 3.172      ;
; 16.707 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[6]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.061      ; 3.173      ;
; 16.707 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[7]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.061      ; 3.173      ;
; 16.707 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[23]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.060      ; 3.172      ;
; 16.707 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[24]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.060      ; 3.172      ;
; 16.707 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[8]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.061      ; 3.173      ;
; 16.707 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[25]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.060      ; 3.172      ;
; 16.707 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[9]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.061      ; 3.173      ;
; 16.707 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[26]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.060      ; 3.172      ;
; 16.707 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[10]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.061      ; 3.173      ;
; 16.707 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[11]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.061      ; 3.173      ;
; 16.707 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[27]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.060      ; 3.172      ;
; 16.707 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[28]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.060      ; 3.172      ;
; 16.707 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[12]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.061      ; 3.173      ;
; 16.707 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[13]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.061      ; 3.173      ;
; 16.707 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[29]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.060      ; 3.172      ;
; 16.707 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[14]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.061      ; 3.173      ;
; 16.707 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[30]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.060      ; 3.172      ;
; 16.707 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[15]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.061      ; 3.173      ;
; 16.707 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[31]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.060      ; 3.172      ;
; 16.707 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[0]~_Duplicate_1                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.060      ; 3.172      ;
; 16.707 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[0]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.061      ; 3.173      ;
; 16.707 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[1]~_Duplicate_1                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.060      ; 3.172      ;
; 16.707 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[1]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.061      ; 3.173      ;
; 16.707 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[2]~_Duplicate_1                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.060      ; 3.172      ;
; 16.707 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[2]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.061      ; 3.173      ;
; 16.707 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[3]~_Duplicate_1                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.060      ; 3.172      ;
; 16.707 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[3]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.061      ; 3.173      ;
; 16.707 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[4]~_Duplicate_1                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.060      ; 3.172      ;
; 16.707 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[4]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.061      ; 3.173      ;
; 16.707 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[5]~_Duplicate_1                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.060      ; 3.172      ;
; 16.707 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[5]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.061      ; 3.173      ;
; 16.707 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[6]~_Duplicate_1                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.060      ; 3.172      ;
; 16.707 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[6]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.061      ; 3.173      ;
; 16.707 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[7]~_Duplicate_1                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.060      ; 3.172      ;
; 16.707 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[7]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.061      ; 3.173      ;
; 16.707 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[8]~_Duplicate_1                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.060      ; 3.172      ;
; 16.707 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[8]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.061      ; 3.173      ;
; 16.707 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[9]~_Duplicate_1                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.060      ; 3.172      ;
; 16.707 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[9]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.061      ; 3.173      ;
; 16.707 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[10]~_Duplicate_1                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.060      ; 3.172      ;
; 16.707 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[10]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.061      ; 3.173      ;
; 16.707 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[11]~_Duplicate_1                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.060      ; 3.172      ;
; 16.707 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[11]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.061      ; 3.173      ;
; 16.707 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[12]~_Duplicate_1                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.060      ; 3.172      ;
; 16.707 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[12]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.061      ; 3.173      ;
; 16.707 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[13]~_Duplicate_1                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.060      ; 3.172      ;
; 16.707 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[13]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.061      ; 3.173      ;
; 16.707 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[14]~_Duplicate_1                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.060      ; 3.172      ;
; 16.707 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[14]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.061      ; 3.173      ;
; 16.707 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.061      ; 3.173      ;
; 16.707 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.061      ; 3.173      ;
; 16.707 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.061      ; 3.173      ;
; 16.707 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.061      ; 3.173      ;
; 16.707 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.061      ; 3.173      ;
; 16.707 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.061      ; 3.173      ;
; 16.707 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.061      ; 3.173      ;
; 16.707 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.061      ; 3.173      ;
; 16.707 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.061      ; 3.173      ;
; 16.707 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.061      ; 3.173      ;
; 16.707 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.061      ; 3.173      ;
; 16.707 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.061      ; 3.173      ;
; 16.707 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.061      ; 3.173      ;
+--------+-------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.348 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 1.892      ;
; 48.348 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|tdo                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 1.892      ;
; 48.809 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 1.429      ;
; 96.668 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.284      ;
; 96.668 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.284      ;
; 96.669 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.282      ;
; 96.669 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.282      ;
; 96.669 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.282      ;
; 96.669 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.282      ;
; 96.669 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.282      ;
; 96.669 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.282      ;
; 96.669 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.282      ;
; 96.669 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.282      ;
; 96.669 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.282      ;
; 96.674 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.268      ;
; 96.675 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.266      ;
; 96.675 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.266      ;
; 96.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.277      ;
; 96.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.277      ;
; 96.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.277      ;
; 96.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.277      ;
; 96.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.277      ;
; 96.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.277      ;
; 96.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.282      ;
; 96.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.282      ;
; 96.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.282      ;
; 96.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 3.285      ;
; 96.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 3.285      ;
; 96.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 3.285      ;
; 96.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 3.285      ;
; 96.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 3.285      ;
; 96.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 3.285      ;
; 96.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 3.285      ;
; 96.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 3.285      ;
; 96.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 3.285      ;
; 96.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 3.285      ;
; 96.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.282      ;
; 96.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.282      ;
; 96.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.282      ;
; 96.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.282      ;
; 96.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.282      ;
; 96.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.282      ;
; 96.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.282      ;
; 96.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.282      ;
; 96.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.282      ;
; 96.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.282      ;
; 96.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.282      ;
; 96.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.282      ;
; 96.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.282      ;
; 96.680 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.274      ;
; 96.680 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.274      ;
; 96.680 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.274      ;
; 96.680 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.274      ;
; 96.680 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.274      ;
; 96.680 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.274      ;
; 96.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.274      ;
; 96.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.274      ;
; 96.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.274      ;
; 96.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.274      ;
; 96.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.274      ;
; 96.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.274      ;
; 96.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.274      ;
; 96.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.274      ;
; 96.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.274      ;
; 96.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.274      ;
; 96.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.274      ;
; 96.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.274      ;
; 96.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.274      ;
; 96.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.272      ;
; 96.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.272      ;
; 96.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.272      ;
; 96.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.273      ;
; 96.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.273      ;
; 96.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.272      ;
; 96.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.272      ;
; 96.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.272      ;
; 96.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.266      ;
; 96.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.266      ;
; 96.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.266      ;
; 96.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.266      ;
; 96.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.266      ;
; 96.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.266      ;
; 96.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.273      ;
; 96.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.273      ;
; 96.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.273      ;
; 96.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.273      ;
; 96.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.273      ;
; 96.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.273      ;
; 96.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.273      ;
; 96.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.273      ;
; 96.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.273      ;
; 96.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.273      ;
; 96.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.273      ;
; 96.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.274      ;
; 96.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.274      ;
; 96.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.274      ;
; 96.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.274      ;
; 96.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.274      ;
; 96.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.274      ;
; 96.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.274      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                                               ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.649 ; load_new                                                                                                                                                               ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.293      ; 1.237      ;
; 0.649 ; load_new                                                                                                                                                               ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.293      ; 1.237      ;
; 1.982 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[8]                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.249     ; 1.877      ;
; 1.982 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[10]                                                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.249     ; 1.877      ;
; 1.982 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[7]                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.249     ; 1.877      ;
; 1.982 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[11]                                                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.249     ; 1.877      ;
; 1.982 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[9]                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.249     ; 1.877      ;
; 1.982 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[1]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.249     ; 1.877      ;
; 1.982 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.249     ; 1.877      ;
; 1.982 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[9]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.249     ; 1.877      ;
; 1.982 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.249     ; 1.877      ;
; 1.982 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[6]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.249     ; 1.877      ;
; 1.982 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[3]                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.249     ; 1.877      ;
; 1.982 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[10]                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.249     ; 1.877      ;
; 1.982 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[6]                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.249     ; 1.877      ;
; 2.036 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[7]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.256     ; 1.924      ;
; 2.036 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[6]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.256     ; 1.924      ;
; 2.036 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[5]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.256     ; 1.924      ;
; 2.036 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[4]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.256     ; 1.924      ;
; 2.036 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[3]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.256     ; 1.924      ;
; 2.036 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[2]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.256     ; 1.924      ;
; 2.036 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[1]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.256     ; 1.924      ;
; 2.036 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[0]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.256     ; 1.924      ;
; 2.036 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.256     ; 1.924      ;
; 2.036 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[7]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.256     ; 1.924      ;
; 2.036 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[7]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.256     ; 1.924      ;
; 2.036 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[5]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.256     ; 1.924      ;
; 2.036 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[5]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.256     ; 1.924      ;
; 2.036 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[10] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.256     ; 1.924      ;
; 2.036 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[10] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.256     ; 1.924      ;
; 2.064 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[0]                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.252     ; 1.956      ;
; 2.064 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.252     ; 1.956      ;
; 2.246 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[8]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.255     ; 2.135      ;
; 2.246 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[7]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.255     ; 2.135      ;
; 2.246 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[6]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.255     ; 2.135      ;
; 2.246 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[5]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.255     ; 2.135      ;
; 2.246 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[4]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.255     ; 2.135      ;
; 2.246 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[3]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.255     ; 2.135      ;
; 2.246 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[2]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.255     ; 2.135      ;
; 2.246 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[1]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.255     ; 2.135      ;
; 2.246 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[1]                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.255     ; 2.135      ;
; 2.246 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[3]                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.255     ; 2.135      ;
; 2.246 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[2]                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.255     ; 2.135      ;
; 2.246 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[2]                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.255     ; 2.135      ;
; 2.246 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[9]                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.255     ; 2.135      ;
; 2.249 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[0]                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.253     ; 2.140      ;
; 2.249 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[1]                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.253     ; 2.140      ;
; 2.250 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[5]                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.251     ; 2.143      ;
; 2.250 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[8]                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.251     ; 2.143      ;
; 2.250 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[7]                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.251     ; 2.143      ;
; 2.295 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.258     ; 2.181      ;
; 2.295 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.258     ; 2.181      ;
; 2.295 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.258     ; 2.181      ;
; 2.295 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.258     ; 2.181      ;
; 2.462 ; reset_delay:reset_delay_inst|cont[25]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.789     ; 1.917      ;
; 2.462 ; reset_delay:reset_delay_inst|cont[25]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.789     ; 1.917      ;
; 2.543 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.806     ; 1.981      ;
; 2.543 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.806     ; 1.981      ;
; 2.596 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.251     ; 2.489      ;
; 2.596 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.251     ; 2.489      ;
; 2.596 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.251     ; 2.489      ;
; 2.596 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.251     ; 2.489      ;
; 2.596 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.251     ; 2.489      ;
; 2.596 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.251     ; 2.489      ;
; 2.596 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.251     ; 2.489      ;
; 2.596 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[5]                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.251     ; 2.489      ;
; 2.596 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[6]                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.251     ; 2.489      ;
; 2.596 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[4]                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.251     ; 2.489      ;
; 2.596 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[4]                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.251     ; 2.489      ;
; 2.626 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.789     ; 2.081      ;
; 2.626 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.789     ; 2.081      ;
; 2.723 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.789     ; 2.178      ;
; 2.723 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.789     ; 2.178      ;
; 2.812 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.249     ; 2.707      ;
; 2.812 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.249     ; 2.707      ;
; 2.812 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.249     ; 2.707      ;
; 2.812 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[0]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.249     ; 2.707      ;
; 2.812 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[0]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.249     ; 2.707      ;
; 2.812 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[3]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.249     ; 2.707      ;
; 2.812 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[3]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.249     ; 2.707      ;
; 2.812 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[1]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.249     ; 2.707      ;
; 2.812 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[4]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.249     ; 2.707      ;
; 2.812 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[4]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.249     ; 2.707      ;
; 2.812 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[2]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.249     ; 2.707      ;
; 2.812 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[2]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.249     ; 2.707      ;
; 2.812 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[8]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.249     ; 2.707      ;
; 2.812 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[8]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.249     ; 2.707      ;
; 2.896 ; reset_delay:reset_delay_inst|cont[23]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.789     ; 2.351      ;
; 2.896 ; reset_delay:reset_delay_inst|cont[23]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.789     ; 2.351      ;
; 2.914 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.789     ; 2.369      ;
; 2.914 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.789     ; 2.369      ;
; 3.241 ; reset_delay:reset_delay_inst|cont[24]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.789     ; 2.696      ;
; 3.241 ; reset_delay:reset_delay_inst|cont[24]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.789     ; 2.696      ;
; 3.303 ; MySPI:MySPI_instance|sdram_write_load                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.597     ; 1.950      ;
; 3.303 ; MySPI:MySPI_instance|sdram_write_load                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.597     ; 1.950      ;
; 3.303 ; MySPI:MySPI_instance|sdram_write_load                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4]                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.597     ; 1.950      ;
; 3.303 ; MySPI:MySPI_instance|sdram_write_load                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7]                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.597     ; 1.950      ;
; 3.303 ; MySPI:MySPI_instance|sdram_write_load                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8]                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.597     ; 1.950      ;
; 3.372 ; MySPI:MySPI_instance|sdram_write_load                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.599     ; 2.017      ;
; 3.372 ; MySPI:MySPI_instance|sdram_write_load                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.599     ; 2.017      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.914 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.112      ;
; 0.914 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.112      ;
; 0.914 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.112      ;
; 0.914 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.112      ;
; 0.989 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.190      ;
; 0.989 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.190      ;
; 0.989 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.190      ;
; 0.989 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.190      ;
; 0.989 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.190      ;
; 0.989 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.190      ;
; 0.989 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.190      ;
; 0.989 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.190      ;
; 0.989 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.190      ;
; 0.989 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.190      ;
; 0.989 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.190      ;
; 0.989 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.190      ;
; 1.139 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|write                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.338      ;
; 1.147 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.343      ;
; 1.147 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][9] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.343      ;
; 1.147 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][7] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.343      ;
; 1.147 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][6] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.343      ;
; 1.147 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.343      ;
; 1.147 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.343      ;
; 1.147 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.343      ;
; 1.147 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.343      ;
; 1.147 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.343      ;
; 1.147 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.343      ;
; 1.157 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.352      ;
; 1.159 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.355      ;
; 1.167 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.362      ;
; 1.167 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.362      ;
; 1.167 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.362      ;
; 1.186 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.382      ;
; 1.186 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.382      ;
; 1.186 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.382      ;
; 1.186 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.382      ;
; 1.363 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.555      ;
; 1.363 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.555      ;
; 1.377 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.580      ;
; 1.377 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|write_valid                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.580      ;
; 1.377 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|read                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.580      ;
; 1.377 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|read_req                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.580      ;
; 1.377 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[0]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.580      ;
; 1.393 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.586      ;
; 1.393 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][8] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.586      ;
; 1.393 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.586      ;
; 1.393 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.586      ;
; 1.393 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.586      ;
; 1.393 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.586      ;
; 1.393 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.586      ;
; 1.393 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.586      ;
; 1.393 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.586      ;
; 1.393 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.586      ;
; 1.409 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.601      ;
; 1.409 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.601      ;
; 1.409 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.601      ;
; 1.409 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.601      ;
; 1.409 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.601      ;
; 1.409 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.601      ;
; 1.409 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.601      ;
; 1.409 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.601      ;
; 1.409 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.601      ;
; 1.409 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.601      ;
; 1.409 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.601      ;
; 1.413 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.609      ;
; 1.413 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.609      ;
; 1.413 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.609      ;
; 1.413 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.609      ;
; 1.472 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|tck_t_dav                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.678      ;
; 1.589 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|state                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.791      ;
; 1.589 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.791      ;
; 1.663 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[4]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.864      ;
; 1.663 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[3]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.864      ;
; 1.663 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[2]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.864      ;
; 1.663 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[1]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.864      ;
; 1.663 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[8]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.864      ;
; 1.663 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[7]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.864      ;
; 1.663 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[6]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.864      ;
; 1.663 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[5]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.864      ;
; 1.663 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[1]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.864      ;
; 1.663 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[2]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.864      ;
; 1.663 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[3]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.864      ;
; 1.663 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[4]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.864      ;
; 1.668 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.864      ;
; 1.673 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[7]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.875      ;
; 1.673 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[6]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.875      ;
; 1.673 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[5]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.875      ;
; 1.673 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.875      ;
; 1.673 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[8]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.875      ;
; 1.673 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.875      ;
; 1.673 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.875      ;
; 1.673 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.875      ;
; 1.673 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.875      ;
; 1.673 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.875      ;
; 1.673 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[2]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.875      ;
; 1.673 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[1]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.875      ;
; 1.673 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[0]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.875      ;
; 1.673 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[9]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.875      ;
; 1.673 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[10]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.875      ;
; 1.673 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[9]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.875      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                               ; To Node                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.948 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[3]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.147      ;
; 0.948 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.147      ;
; 0.948 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.147      ;
; 0.948 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.147      ;
; 0.948 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.147      ;
; 0.948 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.147      ;
; 0.948 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.147      ;
; 0.948 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[2]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.147      ;
; 0.948 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.147      ;
; 0.948 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[1]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.147      ;
; 0.948 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.147      ;
; 0.948 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.147      ;
; 1.149 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.349      ;
; 1.149 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.349      ;
; 1.157 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.355      ;
; 1.157 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.355      ;
; 1.157 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.355      ;
; 1.157 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.355      ;
; 1.157 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.355      ;
; 1.157 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.355      ;
; 1.157 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.355      ;
; 1.157 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[8] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.355      ;
; 1.157 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.355      ;
; 1.157 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.355      ;
; 1.157 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.355      ;
; 1.157 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.355      ;
; 1.157 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.355      ;
; 1.157 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.355      ;
; 1.157 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[8] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.355      ;
; 1.159 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.356      ;
; 1.159 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.356      ;
; 1.288 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[7]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.894      ; 2.326      ;
; 1.288 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[6]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.894      ; 2.326      ;
; 1.288 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.888      ; 2.320      ;
; 1.288 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[5]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.891      ; 2.323      ;
; 1.288 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[4]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.891      ; 2.323      ;
; 1.360 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.556      ;
; 1.360 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.556      ;
; 1.360 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.556      ;
; 1.360 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.556      ;
; 1.360 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.556      ;
; 1.374 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[6]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 1.576      ;
; 1.374 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 1.576      ;
; 1.374 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 1.576      ;
; 1.374 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 1.576      ;
; 1.374 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 1.576      ;
; 1.374 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 1.576      ;
; 1.374 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 1.576      ;
; 1.374 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 1.576      ;
; 1.374 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[8]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 1.576      ;
; 1.374 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[5]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 1.576      ;
; 1.374 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[4]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 1.576      ;
; 1.374 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[7]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 1.576      ;
; 1.374 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 1.576      ;
; 1.629 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[14]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.548      ; 2.321      ;
; 1.629 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[15]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.548      ; 2.321      ;
; 1.629 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[12]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.548      ; 2.321      ;
; 1.629 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.548      ; 2.321      ;
; 1.629 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[11]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.548      ; 2.321      ;
; 1.629 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[16]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.548      ; 2.321      ;
; 1.629 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[3]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.548      ; 2.321      ;
; 1.629 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[6]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.548      ; 2.321      ;
; 1.629 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.548      ; 2.321      ;
; 1.629 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.548      ; 2.321      ;
; 1.629 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[6]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.539      ; 2.312      ;
; 1.629 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[0]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.539      ; 2.312      ;
; 1.629 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[2]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.539      ; 2.312      ;
; 1.629 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[3]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.539      ; 2.312      ;
; 1.629 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[4]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.539      ; 2.312      ;
; 1.629 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[1]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.539      ; 2.312      ;
; 1.629 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[5]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.539      ; 2.312      ;
; 1.629 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[7]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.539      ; 2.312      ;
; 1.630 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|pre_touch_int_n                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.540      ; 2.314      ;
; 1.630 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|read_cnt[0]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.540      ; 2.314      ;
; 1.630 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.548      ; 2.322      ;
; 1.630 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSDA                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.548      ; 2.322      ;
; 1.630 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[0]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.548      ; 2.322      ;
; 1.630 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[1]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.548      ; 2.322      ;
; 1.630 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.548      ; 2.322      ;
; 1.630 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.548      ; 2.322      ;
; 1.630 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.548      ; 2.322      ;
; 1.630 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.548      ; 2.322      ;
; 1.630 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.548      ; 2.322      ;
; 1.630 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.548      ; 2.322      ;
; 1.630 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.548      ; 2.322      ;
; 1.630 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.548      ; 2.322      ;
; 1.630 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.548      ; 2.322      ;
; 1.630 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.548      ; 2.322      ;
; 1.630 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[12]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.548      ; 2.322      ;
; 1.630 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.548      ; 2.322      ;
; 1.630 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[14]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.548      ; 2.322      ;
; 1.630 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[15]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.548      ; 2.322      ;
; 1.630 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|clk_en                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.548      ; 2.322      ;
; 1.630 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[9]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.547      ; 2.321      ;
; 1.630 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[8]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.547      ; 2.321      ;
; 1.630 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[13]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.547      ; 2.321      ;
; 1.630 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[5]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.548      ; 2.322      ;
; 1.630 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[4]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.548      ; 2.322      ;
; 1.630 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_ack                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.547      ; 2.321      ;
; 1.630 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.544      ; 2.318      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                                               ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 1.038 ; load_new                                                                                                                                                               ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                                ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.237      ;
; 1.038 ; load_new                                                                                                                                                               ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                                ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.237      ;
; 1.392 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.348      ; 1.884      ;
; 1.392 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.348      ; 1.884      ;
; 1.392 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.348      ; 1.884      ;
; 1.392 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.348      ; 1.884      ;
; 1.392 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.348      ; 1.884      ;
; 1.392 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.348      ; 1.884      ;
; 1.392 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.348      ; 1.884      ;
; 1.594 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[5]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 2.129      ;
; 1.594 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[8]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 2.129      ;
; 1.594 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[10] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 2.129      ;
; 1.594 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[7]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 2.129      ;
; 1.611 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[0]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 2.155      ;
; 1.611 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[3]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 2.155      ;
; 1.611 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[1]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 2.155      ;
; 1.611 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[2]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 2.155      ;
; 1.611 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[6]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 2.155      ;
; 1.611 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[9]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 2.155      ;
; 1.611 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[4]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 2.155      ;
; 1.690 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[10]                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.884      ;
; 1.690 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.884      ;
; 1.690 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[6]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.884      ;
; 1.690 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[9]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.884      ;
; 1.690 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[8]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.884      ;
; 1.690 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[5]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.884      ;
; 1.704 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[4]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.897      ;
; 1.704 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.897      ;
; 1.704 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.897      ;
; 1.704 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.897      ;
; 1.704 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.897      ;
; 1.704 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.897      ;
; 1.704 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.897      ;
; 1.704 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.897      ;
; 1.704 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[7]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.897      ;
; 1.704 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[2]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.897      ;
; 1.704 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[3]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.897      ;
; 1.704 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[0]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.897      ;
; 1.704 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[1]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.897      ;
; 1.880 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[12]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.281      ; 2.303      ;
; 1.880 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[13]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.281      ; 2.303      ;
; 1.880 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[14]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.281      ; 2.303      ;
; 1.880 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[15]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.281      ; 2.303      ;
; 1.889 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~portb_address_reg0   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.284      ; 2.342      ;
; 1.909 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~portb_address_reg0    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.287      ; 2.365      ;
; 1.915 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[8]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.284      ; 2.341      ;
; 1.915 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[9]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.284      ; 2.341      ;
; 1.915 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[10]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.284      ; 2.341      ;
; 1.915 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[11]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.284      ; 2.341      ;
; 1.920 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[5]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.129      ;
; 1.920 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[10] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.129      ;
; 1.920 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[7]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.129      ;
; 1.962 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[0]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 2.155      ;
; 1.962 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[3]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 2.155      ;
; 1.962 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[1]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 2.155      ;
; 1.962 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[2]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 2.155      ;
; 1.962 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[8]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 2.155      ;
; 1.962 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[6]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 2.155      ;
; 1.962 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[9]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 2.155      ;
; 1.962 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[4]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 2.155      ;
; 2.143 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[0]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.269      ; 2.554      ;
; 2.143 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[1]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.269      ; 2.554      ;
; 2.143 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[2]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.269      ; 2.554      ;
; 2.143 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[3]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.269      ; 2.554      ;
; 2.143 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[16]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.269      ; 2.554      ;
; 2.143 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[17]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.269      ; 2.554      ;
; 2.143 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[18]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.269      ; 2.554      ;
; 2.143 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[19]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.269      ; 2.554      ;
; 2.152 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~portb_address_reg0    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.272      ; 2.593      ;
; 2.154 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[4]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.268      ; 2.564      ;
; 2.154 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[5]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.268      ; 2.564      ;
; 2.154 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[6]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.268      ; 2.564      ;
; 2.154 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[7]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.268      ; 2.564      ;
; 2.154 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[20]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.268      ; 2.564      ;
; 2.154 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[21]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.268      ; 2.564      ;
; 2.154 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[22]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.268      ; 2.564      ;
; 2.154 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[23]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.268      ; 2.564      ;
; 2.163 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~portb_address_reg0    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.271      ; 2.603      ;
; 2.392 ; reset_delay:reset_delay_inst|cont[25]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.708     ; 1.917      ;
; 2.392 ; reset_delay:reset_delay_inst|cont[25]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.708     ; 1.917      ;
; 2.454 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Reg[1]                                                                                                                                                     ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.357     ; 2.330      ;
; 2.462 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|mhd                                                                                                                                                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.368     ; 2.327      ;
; 2.472 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[1]                                                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.398     ; 2.307      ;
; 2.472 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[5]                                                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.399     ; 2.306      ;
; 2.473 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.725     ; 1.981      ;
; 2.473 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.725     ; 1.981      ;
; 2.475 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[0]                                                                                                                                                           ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.380     ; 2.328      ;
; 2.475 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[1]                                                                                                                                                           ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.380     ; 2.328      ;
; 2.478 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Reg[0]                                                                                                                                                     ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.380     ; 2.331      ;
; 2.480 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[0]                                                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.403     ; 2.310      ;
; 2.481 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[0]                                                                                                                                                           ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.389     ; 2.325      ;
; 2.481 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[1]                                                                                                                                                           ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.389     ; 2.325      ;
; 2.481 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[2]                                                                                                                                                           ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.389     ; 2.325      ;
; 2.481 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[3]                                                                                                                                                           ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.389     ; 2.325      ;
; 2.481 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[4]                                                                                                                                                           ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.389     ; 2.325      ;
; 2.481 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[7]                                                                                                                                                           ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.389     ; 2.325      ;
; 2.481 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[8]                                                                                                                                                           ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.389     ; 2.325      ;
; 2.481 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[9]                                                                                                                                                           ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.389     ; 2.325      ;
; 2.481 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[10]                                                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.389     ; 2.325      ;
; 2.481 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[5]                                                                                                                                                           ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.389     ; 2.325      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                     ;
+-------+---------------------------------------+-------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                   ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; 2.835 ; reset_delay:reset_delay_inst|cont[26] ; mapController:mapController_inst|tileLoad ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.203       ; -0.420     ; 2.446      ;
+-------+---------------------------------------+-------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.739 ; 4.955        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|rRD1_ADDR[10]~_emulated                                                                                                                                              ;
; 4.739 ; 4.955        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|rRD1_ADDR[11]~_emulated                                                                                                                                              ;
; 4.739 ; 4.955        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|rRD1_ADDR[22]~_emulated                                                                                                                                              ;
; 4.741 ; 4.957        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|rWR1_ADDR[2]~_emulated                                                                                                                                               ;
; 4.741 ; 4.957        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|rWR1_ADDR[4]~_emulated                                                                                                                                               ;
; 4.741 ; 4.957        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|rWR1_ADDR[5]~_emulated                                                                                                                                               ;
; 4.741 ; 4.957        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|rWR1_ADDR[6]~_emulated                                                                                                                                               ;
; 4.741 ; 4.957        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|rWR1_ADDR[7]~_emulated                                                                                                                                               ;
; 4.741 ; 4.957        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|rWR1_ADDR[8]~_emulated                                                                                                                                               ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[5]                                           ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[7]                                           ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[8]                                           ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mDATAOUT[15]                                                                                                                                                         ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|BA[0]                                                                                                                                                                ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|BA[1]                                                                                                                                                                ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|CKE                                                                                                                                                                  ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|CS_N                                                                                                                                                                 ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|ST[2]                                                                                                                                                                ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|ST[5]                                                                                                                                                                ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|ST[6]                                                                                                                                                                ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|ST[8]                                                                                                                                                                ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|ST[9]                                                                                                                                                                ;
; 4.744 ; 4.974        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~porta_address_reg0    ;
; 4.744 ; 4.974        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~porta_we_reg          ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                           ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[0]                                                   ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[0] ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[1] ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[2] ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[3] ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[4] ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[5] ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[6] ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[7] ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[8] ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[0] ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[1] ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[2] ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[3] ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[4] ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[5] ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[6] ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[7] ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[8] ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[0]                               ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[1]                               ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[2]                               ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[3]                               ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[4]                               ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[5]                               ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[6]                               ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[7]                               ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0]                               ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1]                               ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[2]                               ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[3]                               ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[5]                               ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[6]                               ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_b[0]                                                  ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[0]                                                  ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[1]                                                  ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[2]                                                  ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[3]                                                  ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[4]                                                  ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[5]                                                  ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[6]                                                  ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|BA[0]                                                                                                                                              ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|BA[1]                                                                                                                                              ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|CM_ACK                                                                                                                                             ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                                            ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|command_delay[0]                                                                                                                                   ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|command_delay[1]                                                                                                                                   ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|command_delay[2]                                                                                                                                   ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|command_delay[3]                                                                                                                                   ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|command_delay[4]                                                                                                                                   ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|command_delay[5]                                                                                                                                   ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|command_delay[6]                                                                                                                                   ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|command_delay[7]                                                                                                                                   ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|command_done                                                                                                                                       ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|do_load_mode                                                                                                                                       ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                                       ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|do_reada                                                                                                                                           ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|do_refresh                                                                                                                                         ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|ex_read                                                                                                                                            ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------+----------------+-----------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+-----------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[0]                                                                                                                                                                                                                                                                      ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[10]                                                                                                                                                                                                                                                                     ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[11]                                                                                                                                                                                                                                                                     ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[12]                                                                                                                                                                                                                                                                     ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[13]                                                                                                                                                                                                                                                                     ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[14]                                                                                                                                                                                                                                                                     ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[15]                                                                                                                                                                                                                                                                     ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[16]                                                                                                                                                                                                                                                                     ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[17]                                                                                                                                                                                                                                                                     ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[18]                                                                                                                                                                                                                                                                     ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[19]                                                                                                                                                                                                                                                                     ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[1]                                                                                                                                                                                                                                                                      ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[20]                                                                                                                                                                                                                                                                     ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[21]                                                                                                                                                                                                                                                                     ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[22]                                                                                                                                                                                                                                                                     ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[23]                                                                                                                                                                                                                                                                     ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[24]                                                                                                                                                                                                                                                                     ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[25]                                                                                                                                                                                                                                                                     ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[26]                                                                                                                                                                                                                                                                     ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[27]                                                                                                                                                                                                                                                                     ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[28]                                                                                                                                                                                                                                                                     ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[29]                                                                                                                                                                                                                                                                     ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[2]                                                                                                                                                                                                                                                                      ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[30]                                                                                                                                                                                                                                                                     ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[31]                                                                                                                                                                                                                                                                     ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[3]                                                                                                                                                                                                                                                                      ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[4]                                                                                                                                                                                                                                                                      ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[5]                                                                                                                                                                                                                                                                      ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[6]                                                                                                                                                                                                                                                                      ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[7]                                                                                                                                                                                                                                                                      ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[8]                                                                                                                                                                                                                                                                      ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[9]                                                                                                                                                                                                                                                                      ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[0]                                                                                                                                                                                                                                                                      ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[0]~_Duplicate_1                                                                                                                                                                                                                                                         ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[10]                                                                                                                                                                                                                                                                     ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[10]~_Duplicate_1                                                                                                                                                                                                                                                        ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[11]                                                                                                                                                                                                                                                                     ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[11]~_Duplicate_1                                                                                                                                                                                                                                                        ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[12]                                                                                                                                                                                                                                                                     ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[12]~_Duplicate_1                                                                                                                                                                                                                                                        ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[13]                                                                                                                                                                                                                                                                     ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[13]~_Duplicate_1                                                                                                                                                                                                                                                        ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[14]                                                                                                                                                                                                                                                                     ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[14]~_Duplicate_1                                                                                                                                                                                                                                                        ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[15]                                                                                                                                                                                                                                                                     ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[15]~_Duplicate_1                                                                                                                                                                                                                                                        ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[1]                                                                                                                                                                                                                                                                      ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[1]~_Duplicate_1                                                                                                                                                                                                                                                         ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[2]                                                                                                                                                                                                                                                                      ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[2]~_Duplicate_1                                                                                                                                                                                                                                                         ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[3]                                                                                                                                                                                                                                                                      ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[3]~_Duplicate_1                                                                                                                                                                                                                                                         ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[4]                                                                                                                                                                                                                                                                      ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[4]~_Duplicate_1                                                                                                                                                                                                                                                         ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[5]                                                                                                                                                                                                                                                                      ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[5]~_Duplicate_1                                                                                                                                                                                                                                                         ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[6]                                                                                                                                                                                                                                                                      ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[6]~_Duplicate_1                                                                                                                                                                                                                                                         ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[7]                                                                                                                                                                                                                                                                      ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[7]~_Duplicate_1                                                                                                                                                                                                                                                         ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[8]                                                                                                                                                                                                                                                                      ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[8]~_Duplicate_1                                                                                                                                                                                                                                                         ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[9]                                                                                                                                                                                                                                                                      ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[9]~_Duplicate_1                                                                                                                                                                                                                                                         ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ;
; 9.458 ; 9.729        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ;
+-------+--------------+----------------+-----------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                                                           ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 14.892 ; 15.108       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|Case_Reg[11]                                                                                                                                                                  ;
; 14.893 ; 15.109       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|mvd                                                                                                                                                                           ;
; 14.893 ; 15.123       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a0~porta_address_reg0  ;
; 14.893 ; 15.123       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a0~porta_re_reg        ;
; 14.894 ; 15.110       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; base_read_addr[17]                                                                                                                                                                                               ;
; 14.894 ; 15.110       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; base_read_addr[18]                                                                                                                                                                                               ;
; 14.894 ; 15.110       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; base_read_addr[19]                                                                                                                                                                                               ;
; 14.894 ; 15.110       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; base_read_addr[20]                                                                                                                                                                                               ;
; 14.894 ; 15.110       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; base_read_addr[23]                                                                                                                                                                                               ;
; 14.894 ; 15.124       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a18~porta_address_reg0 ;
; 14.894 ; 15.124       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a18~porta_re_reg       ;
; 14.895 ; 15.111       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                                 ;
; 14.895 ; 15.111       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                                  ;
; 14.895 ; 15.111       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                                  ;
; 14.895 ; 15.111       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                                  ;
; 14.895 ; 15.111       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                                  ;
; 14.895 ; 15.111       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                                  ;
; 14.895 ; 15.111       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                                  ;
; 14.896 ; 15.112       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; max_read_addr[17]                                                                                                                                                                                                ;
; 14.896 ; 15.112       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; max_read_addr[19]                                                                                                                                                                                                ;
; 14.896 ; 15.112       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; max_read_addr[20]                                                                                                                                                                                                ;
; 14.896 ; 15.112       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; max_read_addr[21]                                                                                                                                                                                                ;
; 14.896 ; 15.112       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; max_read_addr[22]                                                                                                                                                                                                ;
; 14.896 ; 15.112       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; max_read_addr[23]                                                                                                                                                                                                ;
; 14.896 ; 15.112       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|Case_Reg[0]                                                                                                                                                                   ;
; 14.896 ; 15.112       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|Case_Reg[10]                                                                                                                                                                  ;
; 14.896 ; 15.112       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|Case_Reg[1]                                                                                                                                                                   ;
; 14.896 ; 15.112       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|Case_Reg[2]                                                                                                                                                                   ;
; 14.896 ; 15.112       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|Case_Reg[3]                                                                                                                                                                   ;
; 14.896 ; 15.112       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|Case_Reg[4]                                                                                                                                                                   ;
; 14.896 ; 15.112       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|Case_Reg[5]                                                                                                                                                                   ;
; 14.896 ; 15.112       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|Case_Reg[6]                                                                                                                                                                   ;
; 14.896 ; 15.112       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|Case_Reg[7]                                                                                                                                                                   ;
; 14.896 ; 15.112       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|Case_Reg[8]                                                                                                                                                                   ;
; 14.896 ; 15.112       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|Case_Reg[9]                                                                                                                                                                   ;
; 14.896 ; 15.126       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a56~porta_address_reg0 ;
; 14.896 ; 15.126       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a56~porta_re_reg       ;
; 14.897 ; 15.127       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a0                     ;
; 14.897 ; 15.127       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a1                     ;
; 14.897 ; 15.127       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a13~porta_address_reg0 ;
; 14.897 ; 15.127       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a13~porta_re_reg       ;
; 14.897 ; 15.127       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a15                    ;
; 14.897 ; 15.127       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a20~porta_address_reg0 ;
; 14.897 ; 15.127       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a20~porta_re_reg       ;
; 14.897 ; 15.127       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a24                    ;
; 14.897 ; 15.127       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a25                    ;
; 14.897 ; 15.127       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a2~porta_address_reg0  ;
; 14.897 ; 15.127       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a2~porta_re_reg        ;
; 14.897 ; 15.127       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a48~porta_address_reg0 ;
; 14.897 ; 15.127       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a48~porta_re_reg       ;
; 14.897 ; 15.127       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a4~porta_address_reg0  ;
; 14.897 ; 15.127       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a4~porta_re_reg        ;
; 14.897 ; 15.127       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a50~porta_address_reg0 ;
; 14.897 ; 15.127       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a50~porta_re_reg       ;
; 14.897 ; 15.127       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_vaa1:auto_generated|altsyncram:ram_block1a0|altsyncram_qi83:auto_generated|ram_block1a0                           ;
; 14.897 ; 15.127       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_vaa1:auto_generated|altsyncram:ram_block1a0|altsyncram_qi83:auto_generated|ram_block1a1                           ;
; 14.897 ; 15.127       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_vaa1:auto_generated|altsyncram:ram_block1a0|altsyncram_qi83:auto_generated|ram_block1a24                          ;
; 14.897 ; 15.127       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_vaa1:auto_generated|altsyncram:ram_block1a0|altsyncram_qi83:auto_generated|ram_block1a25                          ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_vaa1:auto_generated|rden_a_store                                                                                  ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter_dly[0]                                                                                                                                                                                                   ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter_dly[1]                                                                                                                                                                                                   ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter_dly[2]                                                                                                                                                                                                   ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter_dly[3]                                                                                                                                                                                                   ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter_dly[4]                                                                                                                                                                                                   ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter_dly[5]                                                                                                                                                                                                   ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[0]                                                                                                                                                              ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[1]                                                                                                                                                              ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[2]                                                                                                                                                              ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[3]                                                                                                                                                              ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[4]                                                                                                                                                              ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[5]                                                                                                                                                              ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[6]                                                                                                                                                              ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[7]                                                                                                                                                              ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[8]                                                                                                                                                              ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_G[4]                                                                                                                                                                     ;
; 14.898 ; 15.128       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a11~porta_address_reg0 ;
; 14.898 ; 15.128       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a11~porta_re_reg       ;
; 14.898 ; 15.128       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a18                    ;
; 14.898 ; 15.128       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a19                    ;
; 14.898 ; 15.128       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a43                    ;
; 14.898 ; 15.128       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a6~porta_address_reg0  ;
; 14.898 ; 15.128       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a6~porta_re_reg        ;
; 14.898 ; 15.128       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a8~porta_address_reg0  ;
; 14.898 ; 15.128       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a8~porta_re_reg        ;
; 14.898 ; 15.128       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a9~porta_address_reg0  ;
; 14.898 ; 15.128       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a9~porta_re_reg        ;
; 14.898 ; 15.128       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_vaa1:auto_generated|altsyncram:ram_block1a0|altsyncram_qi83:auto_generated|ram_block1a18                          ;
; 14.898 ; 15.128       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_vaa1:auto_generated|altsyncram:ram_block1a0|altsyncram_qi83:auto_generated|ram_block1a19                          ;
; 14.898 ; 15.128       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_vaa1:auto_generated|altsyncram:ram_block1a0|altsyncram_qi83:auto_generated|ram_block1a20                          ;
; 14.898 ; 15.128       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_vaa1:auto_generated|altsyncram:ram_block1a0|altsyncram_qi83:auto_generated|ram_block1a42                          ;
; 14.898 ; 15.128       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_vaa1:auto_generated|altsyncram:ram_block1a0|altsyncram_qi83:auto_generated|ram_block1a43                          ;
; 14.898 ; 15.128       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_vaa1:auto_generated|altsyncram:ram_block1a0|altsyncram_qi83:auto_generated|ram_block1a44                          ;
; 14.899 ; 15.115       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; base_read_addr[12]                                                                                                                                                                                               ;
; 14.899 ; 15.115       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; base_read_addr[13]                                                                                                                                                                                               ;
; 14.899 ; 15.115       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; base_read_addr[16]                                                                                                                                                                                               ;
; 14.899 ; 15.115       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; base_read_addr[22]                                                                                                                                                                                               ;
; 14.899 ; 15.115       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; base_read_addr[7]                                                                                                                                                                                                ;
; 14.899 ; 15.115       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; base_read_addr[8]                                                                                                                                                                                                ;
; 14.899 ; 15.115       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; load_new                                                                                                                                                                                                         ;
; 14.899 ; 15.115       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; loading                                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                               ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; 14.909 ; 15.125       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; mapController:mapController_inst|tileLoad                                      ;
; 14.993 ; 15.177       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; mapController:mapController_inst|tileLoad                                      ;
; 15.134 ; 15.134       ; 0.000          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 15.134 ; 15.134       ; 0.000          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 15.149 ; 15.149       ; 0.000          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; mapController_inst|tileLoad|clk                                                ;
; 15.153 ; 15.153       ; 0.000          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; mapController_inst|tileLoad|clk                                                ;
; 15.169 ; 15.169       ; 0.000          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 15.169 ; 15.169       ; 0.000          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 28.303 ; 30.303       ; 2.000          ; Min Period       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; mapController:mapController_inst|tileLoad                                      ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.442 ; 49.672       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gu14:auto_generated|ram_block1a0~portb_address_reg0                                                                              ;
; 49.499 ; 49.715       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                           ;
; 49.500 ; 49.716       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                 ;
; 49.500 ; 49.716       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|tdo                                                                                                                                                                                                     ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                 ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                 ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                 ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                 ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                           ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                           ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                           ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                           ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[16]                                                       ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[17]                                                       ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[18]                                                       ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[19]                                                       ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[20]                                                       ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[32]                                                       ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[33]                                                       ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[34]                                                       ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[35]                                                       ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[36]                                                       ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[37]                                                       ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                            ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                            ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                            ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                            ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                          ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                          ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                          ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                          ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                               ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                                                 ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                                                 ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]                                                 ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]                                                 ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]                                                 ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                   ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                  ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                                                  ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]                                                  ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                   ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                   ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                   ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                   ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                   ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                   ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                                                   ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                                                   ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                                                   ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                                    ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                    ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                    ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                                    ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                    ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]                                          ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][3]                                          ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][4]                                          ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][5]                                          ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][8]                                          ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                            ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                            ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                            ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                            ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]                                                                                                                       ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]                                                                                                                       ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]                                                                                                                       ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]                                                                                                                        ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]                                                                                                                        ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]                                                                                                                        ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[0]                                ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[1]                                ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[2]                                ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[3]                                ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[4]                                ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[5]                                ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[6]                                ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                    ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                   ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                   ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                   ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                   ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                   ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                   ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                   ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                   ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                   ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                                                   ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                    ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                                                   ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                   ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                                                   ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                                                   ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                   ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                   ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                    ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                         ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; 5.734  ; 6.252  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[0]          ; CLOCK_50            ; 2.112  ; 2.653  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[2]          ; CLOCK_50            ; 1.251  ; 1.688  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[3]          ; CLOCK_50            ; 1.568  ; 1.980  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[10]         ; CLOCK_50            ; 5.734  ; 6.252  ; Rise       ; CLOCK_50                                                 ;
; KEY[*]              ; CLOCK_50            ; 1.750  ; 2.198  ; Rise       ; CLOCK_50                                                 ;
;  KEY[0]             ; CLOCK_50            ; 1.750  ; 2.198  ; Rise       ; CLOCK_50                                                 ;
;  KEY[1]             ; CLOCK_50            ; 0.216  ; 0.464  ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_I2C_SDA   ; CLOCK_50            ; 1.351  ; 1.783  ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_INT_n     ; CLOCK_50            ; 4.168  ; 4.621  ; Rise       ; CLOCK_50                                                 ;
; SW[*]               ; CLOCK_50            ; 0.153  ; 0.356  ; Rise       ; CLOCK_50                                                 ;
;  SW[0]              ; CLOCK_50            ; -0.054 ; 0.211  ; Rise       ; CLOCK_50                                                 ;
;  SW[1]              ; CLOCK_50            ; -0.262 ; -0.037 ; Rise       ; CLOCK_50                                                 ;
;  SW[2]              ; CLOCK_50            ; -0.084 ; 0.164  ; Rise       ; CLOCK_50                                                 ;
;  SW[3]              ; CLOCK_50            ; 0.153  ; 0.356  ; Rise       ; CLOCK_50                                                 ;
; GPIO_2[*]           ; CLOCK_50            ; 6.386  ; 6.863  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO_2[10]         ; CLOCK_50            ; 6.386  ; 6.863  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 3.761  ; 4.209  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 3.690  ; 4.141  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 3.725  ; 4.178  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 3.437  ; 3.898  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 3.363  ; 3.794  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 3.299  ; 3.715  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 3.761  ; 4.202  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 3.580  ; 4.002  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 3.414  ; 3.872  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 3.241  ; 3.658  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 3.398  ; 3.793  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 3.393  ; 3.839  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 3.573  ; 3.981  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 3.414  ; 3.900  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 3.704  ; 4.209  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 3.612  ; 4.073  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 3.415  ; 3.837  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 3.401  ; 3.590  ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms ; altera_reserved_tck ; 8.084  ; 8.303  ; Rise       ; altera_reserved_tck                                      ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; -0.923 ; -1.346 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[0]          ; CLOCK_50            ; -1.640 ; -2.145 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[2]          ; CLOCK_50            ; -0.923 ; -1.346 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[3]          ; CLOCK_50            ; -1.232 ; -1.630 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[10]         ; CLOCK_50            ; -2.395 ; -2.828 ; Rise       ; CLOCK_50                                                 ;
; KEY[*]              ; CLOCK_50            ; 0.308  ; 0.108  ; Rise       ; CLOCK_50                                                 ;
;  KEY[0]             ; CLOCK_50            ; -1.329 ; -1.794 ; Rise       ; CLOCK_50                                                 ;
;  KEY[1]             ; CLOCK_50            ; 0.308  ; 0.108  ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_I2C_SDA   ; CLOCK_50            ; -1.016 ; -1.446 ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_INT_n     ; CLOCK_50            ; -1.408 ; -1.851 ; Rise       ; CLOCK_50                                                 ;
; SW[*]               ; CLOCK_50            ; 0.513  ; 0.288  ; Rise       ; CLOCK_50                                                 ;
;  SW[0]              ; CLOCK_50            ; 0.313  ; 0.049  ; Rise       ; CLOCK_50                                                 ;
;  SW[1]              ; CLOCK_50            ; 0.513  ; 0.288  ; Rise       ; CLOCK_50                                                 ;
;  SW[2]              ; CLOCK_50            ; 0.342  ; 0.095  ; Rise       ; CLOCK_50                                                 ;
;  SW[3]              ; CLOCK_50            ; 0.115  ; -0.090 ; Rise       ; CLOCK_50                                                 ;
; GPIO_2[*]           ; CLOCK_50            ; -3.021 ; -3.473 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO_2[10]         ; CLOCK_50            ; -3.021 ; -3.473 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; -2.628 ; -3.032 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -3.064 ; -3.500 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -3.097 ; -3.534 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -2.830 ; -3.282 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -2.750 ; -3.165 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -2.688 ; -3.089 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -3.143 ; -3.573 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -2.957 ; -3.365 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -2.807 ; -3.256 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -2.628 ; -3.032 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -2.778 ; -3.162 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -2.787 ; -3.223 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -2.957 ; -3.358 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -2.797 ; -3.268 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -3.074 ; -3.563 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -2.987 ; -3.434 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -2.810 ; -3.223 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; -0.215 ; -0.395 ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms ; altera_reserved_tck ; -2.656 ; -2.861 ; Rise       ; altera_reserved_tck                                      ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                               ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; 6.742  ; 6.664  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[1]          ; CLOCK_50            ; 6.306  ; 6.238  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[4]          ; CLOCK_50            ; 6.742  ; 6.664  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[5]          ; CLOCK_50            ; 6.593  ; 6.506  ; Rise       ; CLOCK_50                                                 ;
; LED[*]              ; CLOCK_50            ; 7.527  ; 7.109  ; Rise       ; CLOCK_50                                                 ;
;  LED[0]             ; CLOCK_50            ; 6.327  ; 6.244  ; Rise       ; CLOCK_50                                                 ;
;  LED[1]             ; CLOCK_50            ; 7.131  ; 7.109  ; Rise       ; CLOCK_50                                                 ;
;  LED[2]             ; CLOCK_50            ; 6.597  ; 6.483  ; Rise       ; CLOCK_50                                                 ;
;  LED[3]             ; CLOCK_50            ; 6.253  ; 6.194  ; Rise       ; CLOCK_50                                                 ;
;  LED[6]             ; CLOCK_50            ; 6.095  ; 6.124  ; Rise       ; CLOCK_50                                                 ;
;  LED[7]             ; CLOCK_50            ; 7.527  ; 7.069  ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_I2C_SCL   ; CLOCK_50            ; 5.038  ; 5.143  ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_I2C_SDA   ; CLOCK_50            ; 5.255  ; 5.357  ; Rise       ; CLOCK_50                                                 ;
; LED[*]              ; CLOCK_50            ; 22.165 ; 21.747 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[4]             ; CLOCK_50            ; 20.935 ; 20.818 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[5]             ; CLOCK_50            ; 22.165 ; 21.747 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_B[*]            ; CLOCK_50            ; 6.470  ; 6.070  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[0]           ; CLOCK_50            ; 5.175  ; 5.067  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[1]           ; CLOCK_50            ; 5.121  ; 4.995  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[2]           ; CLOCK_50            ; 5.389  ; 5.261  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[3]           ; CLOCK_50            ; 5.048  ; 5.012  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[4]           ; CLOCK_50            ; 4.410  ; 4.323  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[5]           ; CLOCK_50            ; 5.489  ; 5.318  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[6]           ; CLOCK_50            ; 4.773  ; 4.660  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[7]           ; CLOCK_50            ; 6.470  ; 6.070  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_G[*]            ; CLOCK_50            ; 7.041  ; 6.660  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[0]           ; CLOCK_50            ; 4.731  ; 4.683  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[1]           ; CLOCK_50            ; 7.041  ; 6.660  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[2]           ; CLOCK_50            ; 4.722  ; 4.657  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[3]           ; CLOCK_50            ; 5.387  ; 5.290  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[4]           ; CLOCK_50            ; 4.631  ; 4.531  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[5]           ; CLOCK_50            ; 4.501  ; 4.407  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[6]           ; CLOCK_50            ; 4.543  ; 4.486  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[7]           ; CLOCK_50            ; 5.552  ; 5.392  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_HSD             ; CLOCK_50            ; 3.674  ; 3.623  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_R[*]            ; CLOCK_50            ; 4.804  ; 4.776  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[0]           ; CLOCK_50            ; 4.560  ; 4.511  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[1]           ; CLOCK_50            ; 4.804  ; 4.776  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[2]           ; CLOCK_50            ; 4.720  ; 4.658  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[3]           ; CLOCK_50            ; 4.472  ; 4.385  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[4]           ; CLOCK_50            ; 4.463  ; 4.352  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[5]           ; CLOCK_50            ; 4.436  ; 4.352  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[6]           ; CLOCK_50            ; 4.535  ; 4.467  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[7]           ; CLOCK_50            ; 4.373  ; 4.270  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_VSD             ; CLOCK_50            ; 3.773  ; 3.702  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_DCLK            ; CLOCK_50            ; 12.728 ;        ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; MTL_DCLK            ; CLOCK_50            ;        ; 12.651 ; Fall       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 4.320  ; 4.178  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 3.739  ; 3.657  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 4.320  ; 4.178  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 4.087  ; 4.000  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 3.497  ; 3.415  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 3.405  ; 3.326  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 3.929  ; 3.821  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 3.223  ; 3.167  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 3.707  ; 3.634  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 3.865  ; 3.767  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 3.883  ; 3.743  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 3.935  ; 3.839  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 3.935  ; 3.828  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 4.046  ; 3.949  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 3.840  ; 3.746  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 3.823  ; 3.714  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 3.840  ; 3.746  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 4.193  ; 4.102  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE            ; CLOCK_50            ; 3.693  ; 3.589  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 5.536  ; 5.133  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 7.131  ; 7.012  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 7.131  ; 7.012  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 6.155  ; 6.065  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 5.535  ; 5.472  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 5.122  ; 5.032  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 6.309  ; 6.158  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 5.992  ; 5.919  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 5.610  ; 5.530  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 5.271  ; 5.226  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 5.413  ; 5.351  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 6.583  ; 6.313  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 5.965  ; 5.817  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 5.479  ; 5.368  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 5.569  ; 5.481  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 5.721  ; 5.665  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 6.354  ; 6.221  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 5.919  ; 5.772  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 3.654  ; 3.560  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 3.654  ; 3.560  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 3.617  ; 3.515  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 4.107  ; 4.070  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 4.737  ; 4.636  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -0.666 ;        ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -0.775 ; Fall       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; altera_reserved_tdo ; altera_reserved_tck ; 11.776 ; 12.284 ; Fall       ; altera_reserved_tck                                      ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; 6.076  ; 6.008  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[1]          ; CLOCK_50            ; 6.076  ; 6.008  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[4]          ; CLOCK_50            ; 6.484  ; 6.401  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[5]          ; CLOCK_50            ; 6.338  ; 6.248  ; Rise       ; CLOCK_50                                                 ;
; LED[*]              ; CLOCK_50            ; 5.874  ; 5.899  ; Rise       ; CLOCK_50                                                 ;
;  LED[0]             ; CLOCK_50            ; 6.098  ; 6.015  ; Rise       ; CLOCK_50                                                 ;
;  LED[1]             ; CLOCK_50            ; 6.870  ; 6.846  ; Rise       ; CLOCK_50                                                 ;
;  LED[2]             ; CLOCK_50            ; 6.357  ; 6.244  ; Rise       ; CLOCK_50                                                 ;
;  LED[3]             ; CLOCK_50            ; 6.027  ; 5.967  ; Rise       ; CLOCK_50                                                 ;
;  LED[6]             ; CLOCK_50            ; 5.874  ; 5.899  ; Rise       ; CLOCK_50                                                 ;
;  LED[7]             ; CLOCK_50            ; 7.319  ; 6.864  ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_I2C_SCL   ; CLOCK_50            ; 4.858  ; 4.962  ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_I2C_SDA   ; CLOCK_50            ; 5.068  ; 5.169  ; Rise       ; CLOCK_50                                                 ;
; LED[*]              ; CLOCK_50            ; 7.956  ; 7.835  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[4]             ; CLOCK_50            ; 7.956  ; 7.835  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[5]             ; CLOCK_50            ; 9.093  ; 8.709  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_B[*]            ; CLOCK_50            ; 3.909  ; 3.822  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[0]           ; CLOCK_50            ; 4.643  ; 4.536  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[1]           ; CLOCK_50            ; 4.588  ; 4.465  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[2]           ; CLOCK_50            ; 4.849  ; 4.722  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[3]           ; CLOCK_50            ; 4.520  ; 4.482  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[4]           ; CLOCK_50            ; 3.909  ; 3.822  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[5]           ; CLOCK_50            ; 4.945  ; 4.777  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[6]           ; CLOCK_50            ; 4.257  ; 4.145  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[7]           ; CLOCK_50            ; 5.954  ; 5.554  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_G[*]            ; CLOCK_50            ; 3.997  ; 3.903  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[0]           ; CLOCK_50            ; 4.217  ; 4.167  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[1]           ; CLOCK_50            ; 6.504  ; 6.121  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[2]           ; CLOCK_50            ; 4.208  ; 4.142  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[3]           ; CLOCK_50            ; 4.846  ; 4.749  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[4]           ; CLOCK_50            ; 4.119  ; 4.019  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[5]           ; CLOCK_50            ; 3.997  ; 3.903  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[6]           ; CLOCK_50            ; 4.037  ; 3.978  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[7]           ; CLOCK_50            ; 5.005  ; 4.849  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_HSD             ; CLOCK_50            ; 3.201  ; 3.149  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_R[*]            ; CLOCK_50            ; 3.871  ; 3.769  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[0]           ; CLOCK_50            ; 4.052  ; 4.001  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[1]           ; CLOCK_50            ; 4.285  ; 4.255  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[2]           ; CLOCK_50            ; 4.205  ; 4.142  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[3]           ; CLOCK_50            ; 3.967  ; 3.881  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[4]           ; CLOCK_50            ; 3.958  ; 3.849  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[5]           ; CLOCK_50            ; 3.933  ; 3.849  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[6]           ; CLOCK_50            ; 4.027  ; 3.958  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[7]           ; CLOCK_50            ; 3.871  ; 3.769  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_VSD             ; CLOCK_50            ; 3.297  ; 3.225  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_DCLK            ; CLOCK_50            ; 12.303 ;        ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; MTL_DCLK            ; CLOCK_50            ;        ; 12.225 ; Fall       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 2.767  ; 2.710  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 3.265  ; 3.182  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 3.820  ; 3.681  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 3.597  ; 3.511  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 3.030  ; 2.948  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 2.942  ; 2.863  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 3.445  ; 3.337  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 2.767  ; 2.710  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 3.233  ; 3.159  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 3.383  ; 3.285  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 3.403  ; 3.264  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 3.453  ; 3.357  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 3.453  ; 3.346  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 3.556  ; 3.460  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 3.344  ; 3.235  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 3.344  ; 3.235  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 3.359  ; 3.266  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 3.701  ; 3.609  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE            ; CLOCK_50            ; 3.218  ; 3.115  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 5.058  ; 4.655  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 4.406  ; 4.295  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 5.870  ; 5.672  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 5.041  ; 4.913  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 4.789  ; 4.698  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 4.406  ; 4.295  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 5.502  ; 5.329  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 4.874  ; 4.774  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 4.747  ; 4.608  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 4.567  ; 4.485  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 4.513  ; 4.419  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 5.267  ; 5.007  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 4.978  ; 4.895  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 4.712  ; 4.603  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 4.829  ; 4.690  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 4.787  ; 4.721  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 5.013  ; 4.894  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 4.631  ; 4.485  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 3.145  ; 3.044  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 3.181  ; 3.088  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 3.145  ; 3.044  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 3.618  ; 3.578  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 4.223  ; 4.122  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -1.078 ;        ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -1.186 ; Fall       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; altera_reserved_tdo ; altera_reserved_tck ; 9.496  ; 10.002 ; Fall       ; altera_reserved_tck                                      ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; GPIO_2[3]  ; GPIO_2[1]   ; 5.298 ; 5.187 ; 5.734 ; 5.623 ;
; KEY[0]     ; GPIO_2[4]   ; 7.966 ;       ;       ; 8.330 ;
; KEY[1]     ; GPIO_2[5]   ; 5.958 ;       ;       ; 6.065 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; GPIO_2[3]  ; GPIO_2[1]   ; 5.126 ; 5.015 ; 5.553 ; 5.442 ;
; KEY[0]     ; GPIO_2[4]   ; 7.631 ;       ;       ; 7.973 ;
; KEY[1]     ; GPIO_2[5]   ; 5.750 ;       ;       ; 5.861 ;
+------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                               ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.408 ; 3.283 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 5.270 ; 5.128 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 5.270 ; 5.128 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.408 ; 3.283 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 6.362 ; 6.251 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 6.213 ; 6.071 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 5.920 ; 5.778 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 5.920 ; 5.778 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.414 ; 3.289 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.917 ; 3.792 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.917 ; 3.792 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.908 ; 3.783 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.908 ; 3.783 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.663 ; 3.538 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.908 ; 3.783 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.908 ; 3.783 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 6.213 ; 6.071 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                       ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.928 ; 2.803 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.747 ; 4.605 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.747 ; 4.605 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.928 ; 2.803 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 5.792 ; 5.681 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 5.652 ; 5.510 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 5.371 ; 5.229 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 5.371 ; 5.229 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.933 ; 2.808 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.416 ; 3.291 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.417 ; 3.292 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.408 ; 3.283 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.408 ; 3.283 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.172 ; 3.047 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.408 ; 3.283 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.408 ; 3.283 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 5.652 ; 5.510 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                      ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.273     ; 3.398     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 5.139     ; 5.281     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 5.139     ; 5.281     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.273     ; 3.398     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 6.272     ; 6.383     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 6.103     ; 6.245     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 5.795     ; 5.937     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 5.795     ; 5.937     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.280     ; 3.405     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.775     ; 3.900     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.776     ; 3.901     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.769     ; 3.894     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.769     ; 3.894     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.542     ; 3.667     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.769     ; 3.894     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.769     ; 3.894     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 6.103     ; 6.245     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                              ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.793     ; 2.918     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.616     ; 4.758     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.616     ; 4.758     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.793     ; 2.918     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 5.701     ; 5.812     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 5.542     ; 5.684     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 5.246     ; 5.388     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 5.246     ; 5.388     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.800     ; 2.925     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.275     ; 3.400     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.276     ; 3.401     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.269     ; 3.394     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.269     ; 3.394     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.052     ; 3.177     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.269     ; 3.394     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.269     ; 3.394     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 5.542     ; 5.684     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 55
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.182
Worst Case Available Settling Time: 15.300 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -3.427 ; -167.148      ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -3.147 ; -270.950      ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 7.088  ; 0.000         ;
; CLOCK_50                                                 ; 7.909  ; 0.000         ;
; altera_reserved_tck                                      ; 47.349 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                 ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.090  ; 0.000         ;
; CLOCK_50                                                 ; 0.136  ; 0.000         ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.178  ; 0.000         ;
; altera_reserved_tck                                      ; 0.187  ; 0.000         ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.992 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                             ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.950 ; -142.191      ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.934 ; -1.934        ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.030 ; -2.060        ;
; CLOCK_50                                                 ; 8.240  ; 0.000         ;
; altera_reserved_tck                                      ; 49.181 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                             ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.373 ; 0.000         ;
; CLOCK_50                                                 ; 0.563 ; 0.000         ;
; altera_reserved_tck                                      ; 0.563 ; 0.000         ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.639 ; 0.000         ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.817 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.749  ; 0.000         ;
; CLOCK_50                                                 ; 9.206  ; 0.000         ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 14.899 ; 0.000         ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 14.936 ; 0.000         ;
; altera_reserved_tck                                      ; 49.294 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                               ;
+--------+-------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -3.427 ; max_read_addr[8]  ; sdram_control:sdram_control_inst|rRD1_ADDR[12]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.553     ; 3.035      ;
; -3.427 ; max_read_addr[8]  ; sdram_control:sdram_control_inst|rRD1_ADDR[16]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.553     ; 3.035      ;
; -3.425 ; max_read_addr[8]  ; sdram_control:sdram_control_inst|rRD1_ADDR[13]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.553     ; 3.033      ;
; -3.319 ; max_read_addr[8]  ; sdram_control:sdram_control_inst|rRD1_ADDR[2]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.353     ; 3.127      ;
; -3.319 ; max_read_addr[8]  ; sdram_control:sdram_control_inst|rRD1_ADDR[3]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.353     ; 3.127      ;
; -3.319 ; max_read_addr[8]  ; sdram_control:sdram_control_inst|rRD1_ADDR[4]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.353     ; 3.127      ;
; -3.319 ; max_read_addr[8]  ; sdram_control:sdram_control_inst|rRD1_ADDR[5]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.353     ; 3.127      ;
; -3.319 ; max_read_addr[8]  ; sdram_control:sdram_control_inst|rRD1_ADDR[6]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.353     ; 3.127      ;
; -3.297 ; max_read_addr[8]  ; sdram_control:sdram_control_inst|rRD1_ADDR[9]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.542     ; 2.916      ;
; -3.296 ; max_read_addr[8]  ; sdram_control:sdram_control_inst|rRD1_ADDR[21]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.542     ; 2.915      ;
; -3.295 ; max_read_addr[8]  ; sdram_control:sdram_control_inst|rRD1_ADDR[19]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.542     ; 2.914      ;
; -3.290 ; max_read_addr[14] ; sdram_control:sdram_control_inst|rRD1_ADDR[12]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.561     ; 2.890      ;
; -3.290 ; max_read_addr[14] ; sdram_control:sdram_control_inst|rRD1_ADDR[16]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.561     ; 2.890      ;
; -3.288 ; max_read_addr[14] ; sdram_control:sdram_control_inst|rRD1_ADDR[13]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.561     ; 2.888      ;
; -3.285 ; max_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[12]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.553     ; 2.893      ;
; -3.285 ; max_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[16]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.553     ; 2.893      ;
; -3.283 ; max_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[13]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.553     ; 2.891      ;
; -3.270 ; max_read_addr[8]  ; sdram_control:sdram_control_inst|rRD1_ADDR[10]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.379     ; 3.052      ;
; -3.270 ; max_read_addr[10] ; sdram_control:sdram_control_inst|rRD1_ADDR[12]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.547     ; 2.884      ;
; -3.270 ; max_read_addr[10] ; sdram_control:sdram_control_inst|rRD1_ADDR[16]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.547     ; 2.884      ;
; -3.269 ; max_read_addr[8]  ; sdram_control:sdram_control_inst|rRD1_ADDR[11]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.379     ; 3.051      ;
; -3.268 ; max_read_addr[8]  ; sdram_control:sdram_control_inst|rRD1_ADDR[22]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.379     ; 3.050      ;
; -3.268 ; max_read_addr[10] ; sdram_control:sdram_control_inst|rRD1_ADDR[13]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.547     ; 2.882      ;
; -3.239 ; max_read_addr[8]  ; sdram_control:sdram_control_inst|rRD1_ADDR[17]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.362     ; 3.038      ;
; -3.238 ; max_read_addr[8]  ; sdram_control:sdram_control_inst|rRD1_ADDR[18]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.362     ; 3.037      ;
; -3.234 ; max_read_addr[8]  ; sdram_control:sdram_control_inst|rRD1_ADDR[20]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.362     ; 3.033      ;
; -3.233 ; max_read_addr[8]  ; sdram_control:sdram_control_inst|rRD1_ADDR[23]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.362     ; 3.032      ;
; -3.229 ; max_read_addr[8]  ; sdram_control:sdram_control_inst|rRD1_ADDR[7]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.363     ; 3.027      ;
; -3.229 ; max_read_addr[8]  ; sdram_control:sdram_control_inst|rRD1_ADDR[8]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.363     ; 3.027      ;
; -3.197 ; max_read_addr[8]  ; sdram_control:sdram_control_inst|rRD1_ADDR[14]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.366     ; 2.992      ;
; -3.195 ; max_read_addr[8]  ; sdram_control:sdram_control_inst|rRD1_ADDR[15]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.366     ; 2.990      ;
; -3.182 ; max_read_addr[14] ; sdram_control:sdram_control_inst|rRD1_ADDR[2]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.361     ; 2.982      ;
; -3.182 ; max_read_addr[14] ; sdram_control:sdram_control_inst|rRD1_ADDR[3]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.361     ; 2.982      ;
; -3.182 ; max_read_addr[14] ; sdram_control:sdram_control_inst|rRD1_ADDR[4]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.361     ; 2.982      ;
; -3.182 ; max_read_addr[14] ; sdram_control:sdram_control_inst|rRD1_ADDR[5]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.361     ; 2.982      ;
; -3.182 ; max_read_addr[14] ; sdram_control:sdram_control_inst|rRD1_ADDR[6]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.361     ; 2.982      ;
; -3.177 ; max_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[2]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.353     ; 2.985      ;
; -3.177 ; max_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[3]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.353     ; 2.985      ;
; -3.177 ; max_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[4]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.353     ; 2.985      ;
; -3.177 ; max_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[5]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.353     ; 2.985      ;
; -3.177 ; max_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[6]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.353     ; 2.985      ;
; -3.162 ; max_read_addr[10] ; sdram_control:sdram_control_inst|rRD1_ADDR[2]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.347     ; 2.976      ;
; -3.162 ; max_read_addr[10] ; sdram_control:sdram_control_inst|rRD1_ADDR[3]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.347     ; 2.976      ;
; -3.162 ; max_read_addr[10] ; sdram_control:sdram_control_inst|rRD1_ADDR[4]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.347     ; 2.976      ;
; -3.162 ; max_read_addr[10] ; sdram_control:sdram_control_inst|rRD1_ADDR[5]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.347     ; 2.976      ;
; -3.162 ; max_read_addr[10] ; sdram_control:sdram_control_inst|rRD1_ADDR[6]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.347     ; 2.976      ;
; -3.161 ; max_read_addr[9]  ; sdram_control:sdram_control_inst|rRD1_ADDR[12]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.547     ; 2.775      ;
; -3.161 ; max_read_addr[9]  ; sdram_control:sdram_control_inst|rRD1_ADDR[16]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.547     ; 2.775      ;
; -3.160 ; max_read_addr[7]  ; sdram_control:sdram_control_inst|rRD1_ADDR[12]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.547     ; 2.774      ;
; -3.160 ; max_read_addr[7]  ; sdram_control:sdram_control_inst|rRD1_ADDR[16]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.547     ; 2.774      ;
; -3.160 ; max_read_addr[14] ; sdram_control:sdram_control_inst|rRD1_ADDR[9]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.550     ; 2.771      ;
; -3.159 ; max_read_addr[9]  ; sdram_control:sdram_control_inst|rRD1_ADDR[13]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.547     ; 2.773      ;
; -3.159 ; max_read_addr[14] ; sdram_control:sdram_control_inst|rRD1_ADDR[21]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.550     ; 2.770      ;
; -3.158 ; max_read_addr[7]  ; sdram_control:sdram_control_inst|rRD1_ADDR[13]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.547     ; 2.772      ;
; -3.158 ; max_read_addr[14] ; sdram_control:sdram_control_inst|rRD1_ADDR[19]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.550     ; 2.769      ;
; -3.155 ; max_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[9]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.542     ; 2.774      ;
; -3.154 ; max_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[21]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.542     ; 2.773      ;
; -3.153 ; max_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[19]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.542     ; 2.772      ;
; -3.140 ; max_read_addr[10] ; sdram_control:sdram_control_inst|rRD1_ADDR[9]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.536     ; 2.765      ;
; -3.139 ; max_read_addr[10] ; sdram_control:sdram_control_inst|rRD1_ADDR[21]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.536     ; 2.764      ;
; -3.138 ; max_read_addr[10] ; sdram_control:sdram_control_inst|rRD1_ADDR[19]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.536     ; 2.763      ;
; -3.133 ; max_read_addr[14] ; sdram_control:sdram_control_inst|rRD1_ADDR[10]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.387     ; 2.907      ;
; -3.132 ; max_read_addr[14] ; sdram_control:sdram_control_inst|rRD1_ADDR[11]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.387     ; 2.906      ;
; -3.131 ; max_read_addr[14] ; sdram_control:sdram_control_inst|rRD1_ADDR[22]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.387     ; 2.905      ;
; -3.128 ; max_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[10]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.379     ; 2.910      ;
; -3.127 ; max_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[11]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.379     ; 2.909      ;
; -3.126 ; max_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[22]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.379     ; 2.908      ;
; -3.113 ; max_read_addr[10] ; sdram_control:sdram_control_inst|rRD1_ADDR[10]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.373     ; 2.901      ;
; -3.112 ; max_read_addr[10] ; sdram_control:sdram_control_inst|rRD1_ADDR[11]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.373     ; 2.900      ;
; -3.111 ; max_read_addr[10] ; sdram_control:sdram_control_inst|rRD1_ADDR[22]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.373     ; 2.899      ;
; -3.102 ; max_read_addr[14] ; sdram_control:sdram_control_inst|rRD1_ADDR[17]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.370     ; 2.893      ;
; -3.101 ; max_read_addr[14] ; sdram_control:sdram_control_inst|rRD1_ADDR[18]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.370     ; 2.892      ;
; -3.097 ; max_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[17]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.362     ; 2.896      ;
; -3.097 ; max_read_addr[14] ; sdram_control:sdram_control_inst|rRD1_ADDR[20]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.370     ; 2.888      ;
; -3.096 ; max_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[18]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.362     ; 2.895      ;
; -3.096 ; max_read_addr[14] ; sdram_control:sdram_control_inst|rRD1_ADDR[23]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.370     ; 2.887      ;
; -3.092 ; max_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[20]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.362     ; 2.891      ;
; -3.092 ; max_read_addr[14] ; sdram_control:sdram_control_inst|rRD1_ADDR[7]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.371     ; 2.882      ;
; -3.092 ; max_read_addr[14] ; sdram_control:sdram_control_inst|rRD1_ADDR[8]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.371     ; 2.882      ;
; -3.091 ; max_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[23]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.362     ; 2.890      ;
; -3.087 ; max_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[7]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.363     ; 2.885      ;
; -3.087 ; max_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[8]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.363     ; 2.885      ;
; -3.082 ; max_read_addr[10] ; sdram_control:sdram_control_inst|rRD1_ADDR[17]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.356     ; 2.887      ;
; -3.081 ; max_read_addr[10] ; sdram_control:sdram_control_inst|rRD1_ADDR[18]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.356     ; 2.886      ;
; -3.077 ; max_read_addr[10] ; sdram_control:sdram_control_inst|rRD1_ADDR[20]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.356     ; 2.882      ;
; -3.076 ; max_read_addr[10] ; sdram_control:sdram_control_inst|rRD1_ADDR[23]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.356     ; 2.881      ;
; -3.072 ; max_read_addr[10] ; sdram_control:sdram_control_inst|rRD1_ADDR[7]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.357     ; 2.876      ;
; -3.072 ; max_read_addr[10] ; sdram_control:sdram_control_inst|rRD1_ADDR[8]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.357     ; 2.876      ;
; -3.060 ; max_read_addr[14] ; sdram_control:sdram_control_inst|rRD1_ADDR[14]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.374     ; 2.847      ;
; -3.058 ; max_read_addr[14] ; sdram_control:sdram_control_inst|rRD1_ADDR[15]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.374     ; 2.845      ;
; -3.055 ; max_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[14]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.366     ; 2.850      ;
; -3.053 ; max_read_addr[9]  ; sdram_control:sdram_control_inst|rRD1_ADDR[2]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.347     ; 2.867      ;
; -3.053 ; max_read_addr[9]  ; sdram_control:sdram_control_inst|rRD1_ADDR[3]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.347     ; 2.867      ;
; -3.053 ; max_read_addr[9]  ; sdram_control:sdram_control_inst|rRD1_ADDR[4]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.347     ; 2.867      ;
; -3.053 ; max_read_addr[9]  ; sdram_control:sdram_control_inst|rRD1_ADDR[5]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.347     ; 2.867      ;
; -3.053 ; max_read_addr[9]  ; sdram_control:sdram_control_inst|rRD1_ADDR[6]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.347     ; 2.867      ;
; -3.053 ; max_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[15]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.366     ; 2.848      ;
; -3.052 ; max_read_addr[7]  ; sdram_control:sdram_control_inst|rRD1_ADDR[2]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.347     ; 2.866      ;
; -3.052 ; max_read_addr[7]  ; sdram_control:sdram_control_inst|rRD1_ADDR[3]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.347     ; 2.866      ;
; -3.052 ; max_read_addr[7]  ; sdram_control:sdram_control_inst|rRD1_ADDR[4]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.347     ; 2.866      ;
+--------+-------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                           ;
+--------+---------------------------------------------------+--------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                          ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+--------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; -3.147 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[9]  ; mtl_controller:mtl_controller_inst|read_green[3] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.908     ; 2.792      ;
; -3.145 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[9]  ; mtl_controller:mtl_controller_inst|read_green[4] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.908     ; 2.790      ;
; -3.145 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[9]  ; mtl_controller:mtl_controller_inst|read_green[7] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.908     ; 2.790      ;
; -3.135 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[6]  ; mtl_controller:mtl_controller_inst|read_green[3] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.908     ; 2.780      ;
; -3.133 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[6]  ; mtl_controller:mtl_controller_inst|read_green[4] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.908     ; 2.778      ;
; -3.133 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[6]  ; mtl_controller:mtl_controller_inst|read_green[7] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.908     ; 2.778      ;
; -3.132 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[6]  ; mtl_controller:mtl_controller_inst|read_red[6]   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.905     ; 2.780      ;
; -3.130 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[9]  ; mtl_controller:mtl_controller_inst|read_blue[6]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.903     ; 2.780      ;
; -3.129 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[9]  ; mtl_controller:mtl_controller_inst|read_green[1] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.903     ; 2.779      ;
; -3.128 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[6]  ; mtl_controller:mtl_controller_inst|read_red[7]   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.905     ; 2.776      ;
; -3.127 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[9]  ; mtl_controller:mtl_controller_inst|read_blue[4]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.904     ; 2.776      ;
; -3.125 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[9]  ; mtl_controller:mtl_controller_inst|read_green[0] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.903     ; 2.775      ;
; -3.122 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[9]  ; mtl_controller:mtl_controller_inst|read_blue[5]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.904     ; 2.771      ;
; -3.121 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[1]  ; mtl_controller:mtl_controller_inst|read_green[3] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.908     ; 2.766      ;
; -3.120 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line5[13] ; mtl_controller:mtl_controller_inst|read_green[3] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.909     ; 2.764      ;
; -3.119 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[1]  ; mtl_controller:mtl_controller_inst|read_green[4] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.908     ; 2.764      ;
; -3.119 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[1]  ; mtl_controller:mtl_controller_inst|read_green[7] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.908     ; 2.764      ;
; -3.119 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[13] ; mtl_controller:mtl_controller_inst|read_green[3] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.909     ; 2.763      ;
; -3.118 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line5[13] ; mtl_controller:mtl_controller_inst|read_green[4] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.909     ; 2.762      ;
; -3.118 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line5[13] ; mtl_controller:mtl_controller_inst|read_green[7] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.909     ; 2.762      ;
; -3.118 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[6]  ; mtl_controller:mtl_controller_inst|read_blue[6]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.903     ; 2.768      ;
; -3.117 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[12] ; mtl_controller:mtl_controller_inst|read_green[3] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.908     ; 2.762      ;
; -3.117 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[6]  ; mtl_controller:mtl_controller_inst|read_green[1] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.903     ; 2.767      ;
; -3.117 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[13] ; mtl_controller:mtl_controller_inst|read_green[4] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.909     ; 2.761      ;
; -3.117 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[13] ; mtl_controller:mtl_controller_inst|read_green[7] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.909     ; 2.761      ;
; -3.115 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[12] ; mtl_controller:mtl_controller_inst|read_green[4] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.908     ; 2.760      ;
; -3.115 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[12] ; mtl_controller:mtl_controller_inst|read_green[7] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.908     ; 2.760      ;
; -3.115 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[6]  ; mtl_controller:mtl_controller_inst|read_blue[4]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.904     ; 2.764      ;
; -3.114 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line5[12] ; mtl_controller:mtl_controller_inst|read_green[3] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.910     ; 2.757      ;
; -3.114 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[12] ; mtl_controller:mtl_controller_inst|read_red[6]   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.905     ; 2.762      ;
; -3.113 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[6]  ; mtl_controller:mtl_controller_inst|read_green[0] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.903     ; 2.763      ;
; -3.112 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line5[12] ; mtl_controller:mtl_controller_inst|read_green[4] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.910     ; 2.755      ;
; -3.112 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line5[12] ; mtl_controller:mtl_controller_inst|read_green[7] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.910     ; 2.755      ;
; -3.111 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[9]  ; mtl_controller:mtl_controller_inst|read_green[6] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.909     ; 2.755      ;
; -3.111 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[12] ; mtl_controller:mtl_controller_inst|read_green[3] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.910     ; 2.754      ;
; -3.110 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[9]  ; mtl_controller:mtl_controller_inst|read_blue[2]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.912     ; 2.751      ;
; -3.110 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[9]  ; mtl_controller:mtl_controller_inst|read_blue[7]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.909     ; 2.754      ;
; -3.110 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[12] ; mtl_controller:mtl_controller_inst|read_red[7]   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.905     ; 2.758      ;
; -3.110 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[6]  ; mtl_controller:mtl_controller_inst|read_blue[5]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.904     ; 2.759      ;
; -3.109 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[12] ; mtl_controller:mtl_controller_inst|read_green[4] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.910     ; 2.752      ;
; -3.109 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[12] ; mtl_controller:mtl_controller_inst|read_green[7] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.910     ; 2.752      ;
; -3.107 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[9]  ; mtl_controller:mtl_controller_inst|read_blue[0]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.912     ; 2.748      ;
; -3.106 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[9]  ; mtl_controller:mtl_controller_inst|read_blue[1]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.912     ; 2.747      ;
; -3.106 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[9]  ; mtl_controller:mtl_controller_inst|read_blue[3]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.909     ; 2.750      ;
; -3.104 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[1]  ; mtl_controller:mtl_controller_inst|read_blue[6]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.903     ; 2.754      ;
; -3.103 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line5[13] ; mtl_controller:mtl_controller_inst|read_blue[6]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.904     ; 2.752      ;
; -3.103 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[1]  ; mtl_controller:mtl_controller_inst|read_green[1] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.903     ; 2.753      ;
; -3.102 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line5[13] ; mtl_controller:mtl_controller_inst|read_green[1] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.904     ; 2.751      ;
; -3.102 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[13] ; mtl_controller:mtl_controller_inst|read_blue[6]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.904     ; 2.751      ;
; -3.101 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[1]  ; mtl_controller:mtl_controller_inst|read_blue[4]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.904     ; 2.750      ;
; -3.101 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[13] ; mtl_controller:mtl_controller_inst|read_green[1] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.904     ; 2.750      ;
; -3.100 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line5[13] ; mtl_controller:mtl_controller_inst|read_blue[4]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.905     ; 2.748      ;
; -3.100 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[12] ; mtl_controller:mtl_controller_inst|read_blue[6]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.903     ; 2.750      ;
; -3.100 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[4]  ; mtl_controller:mtl_controller_inst|read_green[3] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.908     ; 2.745      ;
; -3.099 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[1]  ; mtl_controller:mtl_controller_inst|read_green[0] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.903     ; 2.749      ;
; -3.099 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[12] ; mtl_controller:mtl_controller_inst|read_green[1] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.903     ; 2.749      ;
; -3.099 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[6]  ; mtl_controller:mtl_controller_inst|read_green[6] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.909     ; 2.743      ;
; -3.099 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[13] ; mtl_controller:mtl_controller_inst|read_blue[4]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.905     ; 2.747      ;
; -3.098 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line5[13] ; mtl_controller:mtl_controller_inst|read_green[0] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.904     ; 2.747      ;
; -3.098 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[4]  ; mtl_controller:mtl_controller_inst|read_green[4] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.908     ; 2.743      ;
; -3.098 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[4]  ; mtl_controller:mtl_controller_inst|read_green[7] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.908     ; 2.743      ;
; -3.098 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[6]  ; mtl_controller:mtl_controller_inst|read_blue[2]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.912     ; 2.739      ;
; -3.098 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[6]  ; mtl_controller:mtl_controller_inst|read_blue[7]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.909     ; 2.742      ;
; -3.097 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line5[12] ; mtl_controller:mtl_controller_inst|read_blue[6]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.905     ; 2.745      ;
; -3.097 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[12] ; mtl_controller:mtl_controller_inst|read_blue[4]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.904     ; 2.746      ;
; -3.097 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[4]  ; mtl_controller:mtl_controller_inst|read_red[6]   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.905     ; 2.745      ;
; -3.097 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[13] ; mtl_controller:mtl_controller_inst|read_green[0] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.904     ; 2.746      ;
; -3.096 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line5[12] ; mtl_controller:mtl_controller_inst|read_green[1] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.905     ; 2.744      ;
; -3.096 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[1]  ; mtl_controller:mtl_controller_inst|read_blue[5]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.904     ; 2.745      ;
; -3.095 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line5[13] ; mtl_controller:mtl_controller_inst|read_blue[5]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.905     ; 2.743      ;
; -3.095 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[12] ; mtl_controller:mtl_controller_inst|read_green[0] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.903     ; 2.745      ;
; -3.095 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[6]  ; mtl_controller:mtl_controller_inst|read_blue[0]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.912     ; 2.736      ;
; -3.094 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line5[12] ; mtl_controller:mtl_controller_inst|read_blue[4]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.906     ; 2.741      ;
; -3.094 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[6]  ; mtl_controller:mtl_controller_inst|read_blue[1]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.912     ; 2.735      ;
; -3.094 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[6]  ; mtl_controller:mtl_controller_inst|read_blue[3]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.909     ; 2.738      ;
; -3.094 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[12] ; mtl_controller:mtl_controller_inst|read_blue[6]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.905     ; 2.742      ;
; -3.094 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[13] ; mtl_controller:mtl_controller_inst|read_blue[5]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.905     ; 2.742      ;
; -3.093 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[5]  ; mtl_controller:mtl_controller_inst|read_green[3] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.908     ; 2.738      ;
; -3.093 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[4]  ; mtl_controller:mtl_controller_inst|read_red[7]   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.905     ; 2.741      ;
; -3.093 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[12] ; mtl_controller:mtl_controller_inst|read_green[1] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.905     ; 2.741      ;
; -3.092 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line5[12] ; mtl_controller:mtl_controller_inst|read_green[0] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.905     ; 2.740      ;
; -3.092 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[12] ; mtl_controller:mtl_controller_inst|read_blue[5]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.904     ; 2.741      ;
; -3.091 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[5]  ; mtl_controller:mtl_controller_inst|read_green[4] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.908     ; 2.736      ;
; -3.091 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[5]  ; mtl_controller:mtl_controller_inst|read_green[7] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.908     ; 2.736      ;
; -3.091 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[12] ; mtl_controller:mtl_controller_inst|read_blue[4]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.906     ; 2.738      ;
; -3.090 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[5]  ; mtl_controller:mtl_controller_inst|read_red[6]   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.905     ; 2.738      ;
; -3.089 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line5[12] ; mtl_controller:mtl_controller_inst|read_blue[5]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.906     ; 2.736      ;
; -3.089 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[12] ; mtl_controller:mtl_controller_inst|read_green[0] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.905     ; 2.737      ;
; -3.086 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[5]  ; mtl_controller:mtl_controller_inst|read_red[7]   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.905     ; 2.734      ;
; -3.086 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[12] ; mtl_controller:mtl_controller_inst|read_blue[5]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.906     ; 2.733      ;
; -3.085 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[1]  ; mtl_controller:mtl_controller_inst|read_green[6] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.909     ; 2.729      ;
; -3.084 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line5[13] ; mtl_controller:mtl_controller_inst|read_green[6] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.910     ; 2.727      ;
; -3.084 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[1]  ; mtl_controller:mtl_controller_inst|read_blue[2]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.912     ; 2.725      ;
; -3.084 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[1]  ; mtl_controller:mtl_controller_inst|read_blue[7]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.909     ; 2.728      ;
; -3.083 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line5[13] ; mtl_controller:mtl_controller_inst|read_blue[2]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.913     ; 2.723      ;
; -3.083 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line5[13] ; mtl_controller:mtl_controller_inst|read_blue[7]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.910     ; 2.726      ;
; -3.083 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[4]  ; mtl_controller:mtl_controller_inst|read_blue[6]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.903     ; 2.733      ;
; -3.083 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[13] ; mtl_controller:mtl_controller_inst|read_green[6] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.910     ; 2.726      ;
; -3.082 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[4]  ; mtl_controller:mtl_controller_inst|read_green[1] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.903     ; 2.732      ;
; -3.082 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[13] ; mtl_controller:mtl_controller_inst|read_blue[2]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.913     ; 2.722      ;
+--------+---------------------------------------------------+--------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                          ;
+-------+----------------------------------------------+-------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+-------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 7.088 ; mtl_controller:mtl_controller_inst|x_cnt[2]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.101       ; -0.119     ; 2.881      ;
; 7.154 ; mtl_controller:mtl_controller_inst|x_cnt[3]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.101       ; -0.119     ; 2.815      ;
; 7.235 ; mtl_controller:mtl_controller_inst|x_cnt[5]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.101       ; -0.118     ; 2.735      ;
; 7.236 ; mtl_controller:mtl_controller_inst|x_cnt[4]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.101       ; -0.119     ; 2.733      ;
; 7.496 ; mtl_controller:mtl_controller_inst|x_cnt[7]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.101       ; -0.119     ; 2.473      ;
; 7.520 ; mtl_controller:mtl_controller_inst|x_cnt[6]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.101       ; -0.119     ; 2.449      ;
; 7.701 ; mtl_controller:mtl_controller_inst|x_cnt[8]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.101       ; -0.118     ; 2.269      ;
; 7.865 ; mtl_controller:mtl_controller_inst|x_cnt[1]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.101       ; -0.119     ; 2.104      ;
; 7.913 ; mtl_controller:mtl_controller_inst|x_cnt[9]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.101       ; -0.118     ; 2.057      ;
; 8.629 ; mtl_controller:mtl_controller_inst|x_cnt[10] ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.101       ; -0.118     ; 1.341      ;
; 8.851 ; mtl_controller:mtl_controller_inst|x_cnt[0]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.101       ; -0.119     ; 1.118      ;
+-------+----------------------------------------------+-------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 7.909  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][2] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.148      ; 12.226     ;
; 7.950  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][1] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.148      ; 12.185     ;
; 8.035  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][3] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.148      ; 12.100     ;
; 8.487  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][2] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 11.449     ;
; 8.528  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][1] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 11.408     ;
; 8.613  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][3] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 11.323     ;
; 8.716  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 1.791      ;
; 8.717  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 1.790      ;
; 8.718  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 1.789      ;
; 8.726  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 1.781      ;
; 8.894  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[6]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 1.613      ;
; 8.894  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 1.613      ;
; 8.894  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[8]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 1.613      ;
; 8.894  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[5]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 1.613      ;
; 8.894  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[4]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 1.613      ;
; 8.894  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[7]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 1.613      ;
; 8.897  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 1.610      ;
; 8.897  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 1.610      ;
; 8.917  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][0] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.148      ; 11.218     ;
; 8.964  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.697      ; 1.742      ;
; 8.964  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.697      ; 1.742      ;
; 8.965  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.699      ; 1.743      ;
; 9.111  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[3]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.517      ; 1.393      ;
; 9.111  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                       ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.517      ; 1.393      ;
; 9.111  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.517      ; 1.393      ;
; 9.111  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.517      ; 1.393      ;
; 9.111  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.517      ; 1.393      ;
; 9.111  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[2]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.517      ; 1.393      ;
; 9.111  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.517      ; 1.393      ;
; 9.111  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[1]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.517      ; 1.393      ;
; 9.172  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.517      ; 1.332      ;
; 9.258  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][2] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 10.677     ;
; 9.299  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][1] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 10.636     ;
; 9.341  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.517      ; 1.163      ;
; 9.384  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][3] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 10.551     ;
; 9.495  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][0] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 10.441     ;
; 9.909  ; i2c_touch_config:i2c_touch_config_inst|read_data[6][7] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.148      ; 10.226     ;
; 10.015 ; MySPI:MySPI_instance|Red[1]                            ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.704      ; 0.698      ;
; 10.130 ; MySPI:MySPI_instance|Blue[7]                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.704      ; 0.583      ;
; 10.132 ; MySPI:MySPI_instance|Red[3]                            ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.704      ; 0.581      ;
; 10.133 ; MySPI:MySPI_instance|Blue[2]                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.704      ; 0.580      ;
; 10.135 ; MySPI:MySPI_instance|Green[2]                          ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.700      ; 0.574      ;
; 10.137 ; MySPI:MySPI_instance|Green[4]                          ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.700      ; 0.572      ;
; 10.139 ; MySPI:MySPI_instance|Green[1]                          ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.700      ; 0.570      ;
; 10.141 ; MySPI:MySPI_instance|Green[7]                          ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.700      ; 0.568      ;
; 10.143 ; MySPI:MySPI_instance|Red[4]                            ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.704      ; 0.570      ;
; 10.148 ; MySPI:MySPI_instance|Blue[0]                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.704      ; 0.565      ;
; 10.148 ; MySPI:MySPI_instance|Blue[4]                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.704      ; 0.565      ;
; 10.148 ; MySPI:MySPI_instance|Blue[6]                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.704      ; 0.565      ;
; 10.149 ; MySPI:MySPI_instance|Green[3]                          ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.700      ; 0.560      ;
; 10.150 ; MySPI:MySPI_instance|Green[0]                          ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.700      ; 0.559      ;
; 10.150 ; MySPI:MySPI_instance|Red[2]                            ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.704      ; 0.563      ;
; 10.151 ; MySPI:MySPI_instance|Green[6]                          ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.700      ; 0.558      ;
; 10.153 ; MySPI:MySPI_instance|Red[6]                            ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.704      ; 0.560      ;
; 10.158 ; MySPI:MySPI_instance|Blue[1]                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.704      ; 0.555      ;
; 10.159 ; MySPI:MySPI_instance|Blue[5]                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.704      ; 0.554      ;
; 10.159 ; MySPI:MySPI_instance|Green[5]                          ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.700      ; 0.550      ;
; 10.163 ; MySPI:MySPI_instance|Red[0]                            ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.704      ; 0.550      ;
; 10.165 ; MySPI:MySPI_instance|Red[5]                            ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.704      ; 0.548      ;
; 10.166 ; MySPI:MySPI_instance|Blue[3]                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.704      ; 0.547      ;
; 10.166 ; MySPI:MySPI_instance|Red[7]                            ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.704      ; 0.547      ;
; 10.194 ; i2c_touch_config:i2c_touch_config_inst|read_data[5][2] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 9.741      ;
; 10.235 ; i2c_touch_config:i2c_touch_config_inst|read_data[5][1] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 9.700      ;
; 10.266 ; i2c_touch_config:i2c_touch_config_inst|read_data[5][0] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 9.669      ;
; 10.320 ; i2c_touch_config:i2c_touch_config_inst|read_data[5][3] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 9.615      ;
; 10.487 ; i2c_touch_config:i2c_touch_config_inst|read_data[6][7] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 9.449      ;
; 11.094 ; i2c_touch_config:i2c_touch_config_inst|read_data[6][6] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.164      ; 9.057      ;
; 11.202 ; i2c_touch_config:i2c_touch_config_inst|read_data[5][0] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 8.733      ;
; 11.258 ; i2c_touch_config:i2c_touch_config_inst|read_data[6][7] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 8.677      ;
; 11.476 ; i2c_touch_config:i2c_touch_config_inst|read_data[5][2] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[4]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.151      ; 8.662      ;
; 11.517 ; i2c_touch_config:i2c_touch_config_inst|read_data[5][1] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[4]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.151      ; 8.621      ;
; 11.602 ; i2c_touch_config:i2c_touch_config_inst|read_data[5][3] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[4]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.151      ; 8.536      ;
; 11.672 ; i2c_touch_config:i2c_touch_config_inst|read_data[6][6] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 8.280      ;
; 12.147 ; i2c_touch_config:i2c_touch_config_inst|read_data[6][5] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.158      ; 7.998      ;
; 12.194 ; i2c_touch_config:i2c_touch_config_inst|read_data[6][7] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 7.741      ;
; 12.413 ; i2c_touch_config:i2c_touch_config_inst|read_data[5][2] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[5]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.151      ; 7.725      ;
; 12.443 ; i2c_touch_config:i2c_touch_config_inst|read_data[6][6] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 7.508      ;
; 12.454 ; i2c_touch_config:i2c_touch_config_inst|read_data[5][1] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[5]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.151      ; 7.684      ;
; 12.484 ; i2c_touch_config:i2c_touch_config_inst|read_data[5][0] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[4]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.151      ; 7.654      ;
; 12.539 ; i2c_touch_config:i2c_touch_config_inst|read_data[5][3] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[5]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.151      ; 7.599      ;
; 12.712 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[4]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[21]~reg0                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 7.230      ;
; 12.712 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[4]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[20]~reg0                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 7.230      ;
; 12.712 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[4]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[19]~reg0                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 7.230      ;
; 12.712 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[4]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[16]~reg0                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 7.230      ;
; 12.712 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[4]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[5]~reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 7.230      ;
; 12.712 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[4]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[14]~reg0                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 7.230      ;
; 12.712 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[4]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[8]~reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 7.230      ;
; 12.712 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[4]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[10]~reg0                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 7.230      ;
; 12.712 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[4]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[11]~reg0                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 7.230      ;
; 12.712 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[4]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[12]~reg0                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 7.230      ;
; 12.725 ; i2c_touch_config:i2c_touch_config_inst|read_data[6][5] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 7.221      ;
; 12.729 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[4]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[7]~reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 7.209      ;
; 12.729 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[4]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[6]~reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 7.209      ;
; 12.729 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[4]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[4]~reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 7.209      ;
; 12.729 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[4]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[3]~reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 7.209      ;
; 12.729 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[4]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[2]~reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 7.209      ;
; 12.729 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[4]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[1]~reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 7.209      ;
; 12.729 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[4]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[26]~reg0                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 7.209      ;
; 12.729 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[4]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[15]~reg0                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 7.209      ;
; 12.729 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[4]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[0]~reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 7.209      ;
+--------+--------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.349 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 3.077      ;
; 47.369 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 3.057      ;
; 47.410 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 3.015      ;
; 47.418 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 3.008      ;
; 47.443 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 2.981      ;
; 47.622 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 2.805      ;
; 47.675 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 2.748      ;
; 47.764 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 2.664      ;
; 47.765 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 2.663      ;
; 47.825 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 2.602      ;
; 47.835 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 2.593      ;
; 47.848 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 2.578      ;
; 47.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 2.496      ;
; 48.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 2.422      ;
; 48.039 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 2.389      ;
; 48.099 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 2.337      ;
; 48.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 2.274      ;
; 48.264 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 2.164      ;
; 48.379 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.450      ; 2.058      ;
; 48.444 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.452      ; 1.995      ;
; 48.603 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.823      ;
; 48.655 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 1.774      ;
; 48.655 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 1.774      ;
; 48.755 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.671      ;
; 48.771 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[0]                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 1.658      ;
; 48.787 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 1.642      ;
; 48.789 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.637      ;
; 48.795 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.631      ;
; 48.838 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 1.587      ;
; 48.839 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 1.590      ;
; 48.842 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.584      ;
; 48.914 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 1.515      ;
; 48.988 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 1.435      ;
; 49.126 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.300      ;
; 49.176 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 1.255      ;
; 49.195 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 1.234      ;
; 49.322 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 1.111      ;
; 49.423 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 1.010      ;
; 49.466 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 0.959      ;
; 49.569 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 0.859      ;
; 49.973 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                  ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 0.455      ;
; 97.262 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.689      ;
; 97.262 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.689      ;
; 97.262 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.689      ;
; 97.262 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.689      ;
; 97.262 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.689      ;
; 97.262 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.689      ;
; 97.262 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.689      ;
; 97.295 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.655      ;
; 97.295 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.655      ;
; 97.295 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.655      ;
; 97.295 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.655      ;
; 97.295 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.655      ;
; 97.295 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.655      ;
; 97.295 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.655      ;
; 97.333 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.619      ;
; 97.333 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.619      ;
; 97.333 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.619      ;
; 97.333 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.619      ;
; 97.333 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.619      ;
; 97.333 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.619      ;
; 97.333 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.619      ;
; 97.333 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.619      ;
; 97.333 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.619      ;
; 97.333 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.619      ;
; 97.333 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.619      ;
; 97.333 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.619      ;
; 97.333 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.619      ;
; 97.333 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.619      ;
; 97.333 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.619      ;
; 97.333 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.619      ;
; 97.336 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.616      ;
; 97.336 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.616      ;
; 97.336 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.616      ;
; 97.336 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.616      ;
; 97.336 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.616      ;
; 97.336 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.616      ;
; 97.336 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.616      ;
; 97.336 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.616      ;
; 97.336 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.616      ;
; 97.336 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.616      ;
; 97.336 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.616      ;
; 97.336 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.616      ;
; 97.336 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.616      ;
; 97.336 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.616      ;
; 97.336 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.616      ;
; 97.336 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.616      ;
; 97.347 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.615      ;
; 97.347 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.615      ;
; 97.347 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.615      ;
; 97.347 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.615      ;
; 97.347 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.615      ;
; 97.347 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.615      ;
; 97.347 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.615      ;
; 97.347 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.615      ;
; 97.347 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.615      ;
; 97.347 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.615      ;
; 97.347 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.615      ;
; 97.347 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.615      ;
; 97.347 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.615      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                             ; To Node                                                                                                                                                                                               ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.090 ; sdram_control:sdram_control_inst|mDATAOUT[3]                                                                                                                                                          ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_datain_reg0     ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.421      ;
; 0.103 ; sdram_control:sdram_control_inst|mDATAOUT[5]                                                                                                                                                          ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~porta_datain_reg0     ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.433      ;
; 0.139 ; sdram_control:sdram_control_inst|mDATAOUT[15]                                                                                                                                                         ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_datain_reg0    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.466      ;
; 0.146 ; sdram_control:sdram_control_inst|mDATAOUT[2]                                                                                                                                                          ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_datain_reg0     ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.475      ;
; 0.149 ; sdram_control:sdram_control_inst|mDATAOUT[13]                                                                                                                                                         ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_datain_reg0    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.475      ;
; 0.155 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[1]                                                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_address_reg0    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.478      ;
; 0.157 ; sdram_control:sdram_control_inst|mDATAOUT[0]                                                                                                                                                          ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_datain_reg0     ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.486      ;
; 0.157 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[0]                                                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_address_reg0    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.480      ;
; 0.165 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[6]                                                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~porta_address_reg0    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.490      ;
; 0.170 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[2]                                                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_address_reg0    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.493      ;
; 0.171 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[4]                                                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~porta_address_reg0    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.496      ;
; 0.175 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[5]                                                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~porta_address_reg0    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.500      ;
; 0.186 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; sdram_control:sdram_control_inst|ST[0]                                                                                                                                                                ; sdram_control:sdram_control_inst|ST[0]                                                                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control:sdram_control_inst|mWR                                                                                                                                                                  ; sdram_control:sdram_control_inst|mWR                                                                                                                                                                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control:sdram_control_inst|RD_MASK[0]                                                                                                                                                           ; sdram_control:sdram_control_inst|RD_MASK[0]                                                                                                                                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|command:u_command|oe4                                                                                                                                                ; sdram_control:sdram_control_inst|command:u_command|oe4                                                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|command:u_command|do_rw                                                                                                                                              ; sdram_control:sdram_control_inst|command:u_command|do_rw                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|command:u_command|CM_ACK                                                                                                                                             ; sdram_control:sdram_control_inst|command:u_command|CM_ACK                                                                                                                                             ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                                            ; sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|command:u_command|ex_read                                                                                                                                            ; sdram_control:sdram_control_inst|command:u_command|ex_read                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|command:u_command|ex_write                                                                                                                                           ; sdram_control:sdram_control_inst|command:u_command|ex_write                                                                                                                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Write                                                                                                                                                                ; sdram_control:sdram_control_inst|Write                                                                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|mWR_DONE                                                                                                                                                             ; sdram_control:sdram_control_inst|mWR_DONE                                                                                                                                                             ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|IN_REQ                                                                                                                                                               ; sdram_control:sdram_control_inst|IN_REQ                                                                                                                                                               ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                                            ; sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|mRD_DONE                                                                                                                                                             ; sdram_control:sdram_control_inst|mRD_DONE                                                                                                                                                             ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                                        ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                                        ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[7] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[7] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sdram_control:sdram_control_inst|command:u_command|CAS_N                                                                                                                                              ; sdram_control:sdram_control_inst|CAS_N                                                                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[13]                                                                                                                      ; sdram_control:sdram_control_inst|command:u_command|SA[4]                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                                       ; sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                                       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; sdram_control:sdram_control_inst|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[7]                                                                                                                       ; sdram_control:sdram_control_inst|command:u_command|SA[7]                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[15]                                                                                                                      ; sdram_control:sdram_control_inst|command:u_command|SA[6]                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_control:sdram_control_inst|mADDR[15]                                                                                                                                                            ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[15]                                                                                                                      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[5] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[5] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_control:sdram_control_inst|command:u_command|BA[1]                                                                                                                                              ; sdram_control:sdram_control_inst|BA[1]                                                                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sdram_control:sdram_control_inst|command:u_command|SA[0]                                                                                                                                              ; sdram_control:sdram_control_inst|SA[0]                                                                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[9]                                                                                                                       ; sdram_control:sdram_control_inst|command:u_command|SA[0]                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_control:sdram_control_inst|command:u_command|WE_N                                                                                                                                               ; sdram_control:sdram_control_inst|WE_N                                                                                                                                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_control:sdram_control_inst|command:u_command|RAS_N                                                                                                                                              ; sdram_control:sdram_control_inst|RAS_N                                                                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[11]                                                                                                                      ; sdram_control:sdram_control_inst|command:u_command|SA[2]                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_control:sdram_control_inst|command:u_command|SA[1]                                                                                                                                              ; sdram_control:sdram_control_inst|SA[1]                                                                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[1]                                                                                                                       ; sdram_control:sdram_control_inst|command:u_command|SA[1]                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_control:sdram_control_inst|command:u_command|do_load_mode                                                                                                                                       ; sdram_control:sdram_control_inst|command:u_command|do_load_mode                                                                                                                                       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_control:sdram_control_inst|Read                                                                                                                                                                 ; sdram_control:sdram_control_inst|Read                                                                                                                                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[9]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[6]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[10] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[10] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[1] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[1] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[2] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[2] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sdram_control:sdram_control_inst|mADDR[23]                                                                                                                                                            ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[23]                                                                                                                      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sdram_control:sdram_control_inst|command:u_command|BA[0]                                                                                                                                              ; sdram_control:sdram_control_inst|BA[0]                                                                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sdram_control:sdram_control_inst|command:u_command|SA[8]                                                                                                                                              ; sdram_control:sdram_control_inst|SA[8]                                                                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[8]                                                                                                                       ; sdram_control:sdram_control_inst|command:u_command|SA[8]                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REFRESH                                                                                                                        ; sdram_control:sdram_control_inst|command:u_command|do_refresh                                                                                                                                         ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sdram_control:sdram_control_inst|command:u_command|rp_shift[0]                                                                                                                                        ; sdram_control:sdram_control_inst|command:u_command|rp_done                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sdram_control:sdram_control_inst|command:u_command|rp_shift[2]                                                                                                                                        ; sdram_control:sdram_control_inst|command:u_command|rp_shift[1]                                                                                                                                        ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[3]                                                                                                                       ; sdram_control:sdram_control_inst|command:u_command|SA[3]                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[3] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[3] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sdram_control:sdram_control_inst|command:u_command|rp_shift[1]                                                                                                                                        ; sdram_control:sdram_control_inst|command:u_command|rp_shift[0]                                                                                                                                        ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[7]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[7]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[5]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[5]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sdram_control:sdram_control_inst|command:u_command|rw_shift[0]                                                                                                                                        ; sdram_control:sdram_control_inst|command:u_command|do_rw                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; base_read_addr[13]                                                                                                                                                                                    ; sdram_control:sdram_control_inst|rRD1_ADDR[13]~_emulated                                                                                                                                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.044     ; 0.388      ;
; 0.197 ; base_read_addr[16]                                                                                                                                                                                    ; sdram_control:sdram_control_inst|rRD1_ADDR[16]~_emulated                                                                                                                                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.044     ; 0.388      ;
; 0.197 ; sdram_control:sdram_control_inst|command:u_command|rw_shift[1]                                                                                                                                        ; sdram_control:sdram_control_inst|command:u_command|rw_shift[0]                                                                                                                                        ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.317      ;
; 0.199 ; sdram_control:sdram_control_inst|command:u_command|oe4                                                                                                                                                ; sdram_control:sdram_control_inst|command:u_command|OE                                                                                                                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.319      ;
; 0.202 ; base_read_addr[12]                                                                                                                                                                                    ; sdram_control:sdram_control_inst|rRD1_ADDR[12]~_emulated                                                                                                                                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.044     ; 0.393      ;
; 0.203 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[15]                                                                                                                 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[15]                                                                                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.324      ;
; 0.205 ; base_read_addr[15]                                                                                                                                                                                    ; sdram_control:sdram_control_inst|rRD1_ADDR[15]~_emulated                                                                                                                                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.054     ; 0.386      ;
; 0.206 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[5]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[5]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[5]                                                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[4]                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.326      ;
; 0.209 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[1]                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[2]                               ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.330      ;
; 0.209 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[7]                                                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[6]                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.330      ;
; 0.212 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[7]                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7]                               ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.333      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.136 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_data[20]                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.467      ;
; 0.144 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_data[19]                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.475      ;
; 0.145 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_data[3]                                                                                                                                                     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.470      ;
; 0.146 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mem_baddr[16]                                                                                                                                                          ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_tag_module:MTL_SOPC_CPU_dc_tag|altsyncram:the_altsyncram|altsyncram_79g1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.472      ;
; 0.147 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_data[16]                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.478      ;
; 0.148 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_data[1]                                                                                                                                                     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.478      ;
; 0.149 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_tag_wraddress[0]                                                                                                                                                      ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_tag_module:MTL_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_i3h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.477      ;
; 0.149 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_data[17]                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.480      ;
; 0.149 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_data[29]                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.474      ;
; 0.150 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_data[22]                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.475      ;
; 0.151 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_data[23]                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.481      ;
; 0.153 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_tag[0]                                                                                                                                                           ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_tag_module:MTL_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_i3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.479      ;
; 0.153 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_tag_wraddress[5]                                                                                                                                                      ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_tag_module:MTL_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_i3h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.481      ;
; 0.153 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_tag_wraddress[6]                                                                                                                                                      ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_tag_module:MTL_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_i3h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.481      ;
; 0.153 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_data[9]                                                                                                                                                     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.478      ;
; 0.153 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_data[30]                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.478      ;
; 0.153 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_data[31]                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.483      ;
; 0.154 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_tag_wraddress[2]                                                                                                                                                      ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_tag_module:MTL_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_i3h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.482      ;
; 0.154 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_data[7]                                                                                                                                                     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.484      ;
; 0.155 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_data[18]                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.486      ;
; 0.157 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]  ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 0.481      ;
; 0.160 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_offset[2]                                                                                                                                                   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_address_reg0                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.483      ;
; 0.163 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_tag_wraddress[4]                                                                                                                                                      ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_tag_module:MTL_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_i3h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.491      ;
; 0.164 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_data[0]                                                                                                                                                     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.489      ;
; 0.165 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_r:the_MTL_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]  ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_r:the_MTL_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 0.489      ;
; 0.166 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_dp_offset[2]                                                                                                                                                     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_data_module:MTL_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_address_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.492      ;
; 0.166 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_data[2]                                                                                                                                                     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.491      ;
; 0.167 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_data[15]                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.492      ;
; 0.168 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[5]                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.216      ; 0.488      ;
; 0.171 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_r:the_MTL_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]  ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_r:the_MTL_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 0.495      ;
; 0.173 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]  ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 0.497      ;
; 0.173 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_dp_offset[2]                                                                                                                                                     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_data_module:MTL_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_address_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.217      ; 0.494      ;
; 0.173 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_dp_offset[2]                                                                                                                                                     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_data_module:MTL_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a17~porta_address_reg0                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.501      ;
; 0.174 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[2]                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.497      ;
; 0.176 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_r:the_MTL_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]  ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_r:the_MTL_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 0.500      ;
; 0.176 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]  ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 0.500      ;
; 0.176 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_offset[0]                                                                                                                                                   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_address_reg0                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.499      ;
; 0.178 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]  ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 0.502      ;
; 0.180 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0]                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.503      ;
; 0.183 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_offset[1]                                                                                                                                                   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_address_reg0                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.506      ;
; 0.184 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_dp_offset[2]                                                                                                                                                     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_data_module:MTL_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_address_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.215      ; 0.503      ;
; 0.185 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; i2c_touch_config:i2c_touch_config_inst|c_state.0110                                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|c_state.0110                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_touch_config:i2c_touch_config_inst|flag                                                                                                                                                           ; i2c_touch_config:i2c_touch_config_inst|flag                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE                                                                                                           ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                                                                                               ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                                                                                           ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                                                                                          ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                                                                                               ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                                                                                            ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_r:the_MTL_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_r:the_MTL_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_r:the_MTL_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_r:the_MTL_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                                                                ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk                                                                                ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop                                                                               ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_ocimem:the_MTL_SOPC_CPU_nios2_ocimem|jtag_rd                                                        ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_ocimem:the_MTL_SOPC_CPU_nios2_ocimem|jtag_rd                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; touch_buffer:touch_buffer_west|active                                                                                                                                                                 ; touch_buffer:touch_buffer_west|active                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[0]                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[0]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[1]                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[1]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[2]                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[2]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[3]                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[3]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[4]                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[4]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[5]                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[5]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[6]                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[6]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[7]                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[7]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|has_pending_responses                                                           ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|has_pending_responses                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[0]                                                       ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[0]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                          ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_ap_offset[1]                                                                                                                                                     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_ap_cnt[2]                                                                                                                                                        ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_ap_cnt[2]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_ap_cnt[1]                                                                                                                                                        ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_ap_cnt[1]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|i_read~reg0                                                                                                                                                              ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|i_read~reg0                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_active                                                                                                                                                           ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_active                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:maptransfer_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]      ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:maptransfer_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_rsp_width_adapter|data_reg[15]                                                          ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_rsp_width_adapter|data_reg[15]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[1][73]                                                                     ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[1][73]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_dp_offset[1]                                                                                                                                                     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_dp_offset[1]                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hold_buffer:hold_buffer_tchrdy|count[25]                                                                                                                                                              ; hold_buffer:hold_buffer_tchrdy|count[25]                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hold_buffer:hold_buffer_tchrdy|count[26]                                                                                                                                                              ; hold_buffer:hold_buffer_tchrdy|count[26]                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hold_buffer:hold_buffer_tchrdy|count[27]                                                                                                                                                              ; hold_buffer:hold_buffer_tchrdy|count[27]                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hold_buffer:hold_buffer_tchrdy|count[28]                                                                                                                                                              ; hold_buffer:hold_buffer_tchrdy|count[28]                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hold_buffer:hold_buffer_tchrdy|count[29]                                                                                                                                                              ; hold_buffer:hold_buffer_tchrdy|count[29]                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hold_buffer:hold_buffer_tchrdy|count[30]                                                                                                                                                              ; hold_buffer:hold_buffer_tchrdy|count[30]                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hold_buffer:hold_buffer_tchrdy|count[31]                                                                                                                                                              ; hold_buffer:hold_buffer_tchrdy|count[31]                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touchdata_s1_agent_rsp_fifo|mem[0][61]                                                                                 ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touchdata_s1_agent_rsp_fifo|mem[0][61]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touchdata_s1_agent_rsp_fifo|mem_used[1]                                                                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touchdata_s1_agent_rsp_fifo|mem_used[1]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touchdata_s1_agent_rsp_fifo|mem_used[0]                                                                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touchdata_s1_agent_rsp_fifo|mem_used[0]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touchdata_s1_translator|wait_latency_counter[1]                                                               ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touchdata_s1_translator|wait_latency_counter[1]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touchdata_s1_agent_rsp_fifo|mem[1][94]                                                                                 ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touchdata_s1_agent_rsp_fifo|mem[1][94]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                        ; To Node                                                                                                                                                                                              ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.178 ; mtl_controller:mtl_controller_inst|Counter_Reg[1]                                                                                                                                                ; mtl_controller:mtl_controller_inst|Counter_Reg[1]                                                                                                                                                    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; mtl_controller:mtl_controller_inst|Counter_Reg[0]                                                                                                                                                ; mtl_controller:mtl_controller_inst|Counter_Reg[0]                                                                                                                                                    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; wait_dly                                                                                                                                                                                         ; wait_dly                                                                                                                                                                                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; mtl_controller:mtl_controller_inst|no_data_yet                                                                                                                                                   ; mtl_controller:mtl_controller_inst|no_data_yet                                                                                                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; mtl_controller:mtl_controller_inst|Case_Reg[11]                                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[11]                                                                                                                                                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.187 ; mtl_controller:mtl_controller_inst|loading_buf                                                                                                                                                   ; mtl_controller:mtl_controller_inst|loading_buf                                                                                                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.189 ; mtl_controller:mtl_controller_inst|Case_Reg[1]                                                                                                                                                   ; mtl_controller:mtl_controller_inst|Case_Reg[2]                                                                                                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.317      ;
; 0.190 ; mtl_controller:mtl_controller_inst|Case_Reg[1]                                                                                                                                                   ; mtl_controller:mtl_controller_inst|Case_Reg[10]                                                                                                                                                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.318      ;
; 0.191 ; mtl_controller:mtl_controller_inst|Case_Reg[2]                                                                                                                                                   ; mtl_controller:mtl_controller_inst|Case_Reg[3]                                                                                                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.319      ;
; 0.193 ; mtl_controller:mtl_controller_inst|Case_Reg[5]                                                                                                                                                   ; mtl_controller:mtl_controller_inst|Case_Reg[6]                                                                                                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.321      ;
; 0.193 ; mtl_controller:mtl_controller_inst|Case_Reg[3]                                                                                                                                                   ; mtl_controller:mtl_controller_inst|Case_Reg[0]                                                                                                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.321      ;
; 0.196 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]             ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.315      ;
; 0.197 ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[8]                                                                                                                                              ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[8]                                                                                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.325      ;
; 0.209 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                     ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.328      ;
; 0.212 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[3]                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.331      ;
; 0.213 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~portb_address_reg0   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.494      ;
; 0.217 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.336      ;
; 0.223 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[0]                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.342      ;
; 0.224 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~portb_address_reg0   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.505      ;
; 0.233 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~portb_address_reg0   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.514      ;
; 0.248 ; mtl_controller:mtl_controller_inst|Case_Reg[7]                                                                                                                                                   ; mtl_controller:mtl_controller_inst|Case_Reg[4]                                                                                                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.376      ;
; 0.249 ; mtl_controller:mtl_controller_inst|Case_Reg[4]                                                                                                                                                   ; mtl_controller:mtl_controller_inst|Case_Reg[5]                                                                                                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.377      ;
; 0.250 ; mtl_controller:mtl_controller_inst|Case_Reg[10]                                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[7]                                                                                                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.378      ;
; 0.250 ; mtl_controller:mtl_controller_inst|Case_Reg[4]                                                                                                                                                   ; mtl_controller:mtl_controller_inst|Case_Reg[1]                                                                                                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.378      ;
; 0.250 ; mtl_controller:mtl_controller_inst|Case_Reg[8]                                                                                                                                                   ; mtl_controller:mtl_controller_inst|Case_Reg[9]                                                                                                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.378      ;
; 0.255 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                           ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                               ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.375      ;
; 0.259 ; mtl_controller:mtl_controller_inst|read_blue[7]                                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[7]                                                                                                                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.387      ;
; 0.259 ; mtl_controller:mtl_controller_inst|read_blue[5]                                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[5]                                                                                                                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.387      ;
; 0.259 ; mtl_controller:mtl_controller_inst|read_blue[2]                                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[2]                                                                                                                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.386      ;
; 0.259 ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|address_reg_a[1] ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|out_address_reg_a[1] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.380      ;
; 0.260 ; mtl_controller:mtl_controller_inst|read_blue[0]                                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[0]                                                                                                                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.387      ;
; 0.260 ; mtl_controller:mtl_controller_inst|read_green[7]                                                                                                                                                 ; mtl_controller:mtl_controller_inst|oLCD_G[7]                                                                                                                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.387      ;
; 0.261 ; mtl_controller:mtl_controller_inst|read_green[1]                                                                                                                                                 ; mtl_controller:mtl_controller_inst|oLCD_G[1]                                                                                                                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.389      ;
; 0.262 ; mtl_controller:mtl_controller_inst|read_blue[3]                                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[3]                                                                                                                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.390      ;
; 0.262 ; mtl_controller:mtl_controller_inst|read_green[3]                                                                                                                                                 ; mtl_controller:mtl_controller_inst|oLCD_G[3]                                                                                                                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.389      ;
; 0.264 ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|address_reg_a[0] ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|out_address_reg_a[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.384      ;
; 0.276 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.395      ;
; 0.289 ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[1]                                                                                                                                              ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[1]                                                                                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.417      ;
; 0.291 ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[3]                                                                                                                                              ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[3]                                                                                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.419      ;
; 0.291 ; mtl_controller:mtl_controller_inst|Counter_X_Reg[2]                                                                                                                                              ; mtl_controller:mtl_controller_inst|Counter_X_Reg[2]                                                                                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.418      ;
; 0.291 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[2]                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.410      ;
; 0.292 ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[2]                                                                                                                                              ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[2]                                                                                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.420      ;
; 0.292 ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[4]                                                                                                                                              ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[4]                                                                                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.420      ;
; 0.292 ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[5]                                                                                                                                              ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[5]                                                                                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.420      ;
; 0.292 ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[6]                                                                                                                                              ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[6]                                                                                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.420      ;
; 0.292 ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[7]                                                                                                                                              ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[7]                                                                                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.420      ;
; 0.292 ; mtl_controller:mtl_controller_inst|Counter_X_Reg[3]                                                                                                                                              ; mtl_controller:mtl_controller_inst|Counter_X_Reg[3]                                                                                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.419      ;
; 0.292 ; mtl_controller:mtl_controller_inst|Counter_X_Reg[1]                                                                                                                                              ; mtl_controller:mtl_controller_inst|Counter_X_Reg[1]                                                                                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.419      ;
; 0.292 ; mtl_controller:mtl_controller_inst|Counter_X_Reg[5]                                                                                                                                              ; mtl_controller:mtl_controller_inst|Counter_X_Reg[5]                                                                                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.419      ;
; 0.292 ; mtl_controller:mtl_controller_inst|Case_Reg[9]                                                                                                                                                   ; mtl_controller:mtl_controller_inst|Case_Reg[10]                                                                                                                                                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.420      ;
; 0.292 ; mtl_controller:mtl_controller_inst|Case_Reg[0]                                                                                                                                                   ; mtl_controller:mtl_controller_inst|Case_Reg[1]                                                                                                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.420      ;
; 0.293 ; mtl_controller:mtl_controller_inst|Counter_X_Reg[4]                                                                                                                                              ; mtl_controller:mtl_controller_inst|Counter_X_Reg[4]                                                                                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.420      ;
; 0.293 ; mtl_controller:mtl_controller_inst|Counter_X_Reg[7]                                                                                                                                              ; mtl_controller:mtl_controller_inst|Counter_X_Reg[7]                                                                                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.420      ;
; 0.294 ; mtl_controller:mtl_controller_inst|Case_Reg[7]                                                                                                                                                   ; mtl_controller:mtl_controller_inst|Case_Reg[8]                                                                                                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.422      ;
; 0.295 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]             ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; mtl_controller:mtl_controller_inst|Case_Reg[3]                                                                                                                                                   ; mtl_controller:mtl_controller_inst|Case_Reg[4]                                                                                                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.423      ;
; 0.296 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[1]                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; mtl_controller:mtl_controller_inst|Case_Reg[6]                                                                                                                                                   ; mtl_controller:mtl_controller_inst|Case_Reg[7]                                                                                                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.424      ;
; 0.297 ; mtl_controller:mtl_controller_inst|Case_Reg[6]                                                                                                                                                   ; mtl_controller:mtl_controller_inst|Case_Reg[3]                                                                                                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.425      ;
; 0.298 ; mtl_controller:mtl_controller_inst|Counter_X_Reg[8]                                                                                                                                              ; mtl_controller:mtl_controller_inst|Counter_X_Reg[8]                                                                                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.425      ;
; 0.299 ; counter_dly[1]                                                                                                                                                                                   ; counter_dly[1]                                                                                                                                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; mtl_controller:mtl_controller_inst|Case_Reg[5]                                                                                                                                                   ; mtl_controller:mtl_controller_inst|Case_Reg[2]                                                                                                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.427      ;
; 0.299 ; mtl_controller:mtl_controller_inst|Case_Reg[9]                                                                                                                                                   ; mtl_controller:mtl_controller_inst|Case_Reg[6]                                                                                                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.427      ;
; 0.300 ; counter_dly[2]                                                                                                                                                                                   ; counter_dly[2]                                                                                                                                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; counter_dly[4]                                                                                                                                                                                   ; counter_dly[4]                                                                                                                                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; mtl_controller:mtl_controller_inst|Counter_X_Reg[6]                                                                                                                                              ; mtl_controller:mtl_controller_inst|Counter_X_Reg[6]                                                                                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.428      ;
; 0.302 ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[0]                                                                                                                                              ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[0]                                                                                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.430      ;
; 0.308 ; mtl_controller:mtl_controller_inst|Counter_X_Reg[0]                                                                                                                                              ; mtl_controller:mtl_controller_inst|Counter_X_Reg[0]                                                                                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.435      ;
; 0.311 ; counter_dly[0]                                                                                                                                                                                   ; counter_dly[0]                                                                                                                                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.312 ; mtl_controller:mtl_controller_inst|x_cnt[0]                                                                                                                                                      ; mtl_controller:mtl_controller_inst|x_cnt[0]                                                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.440      ;
; 0.313 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.440      ;
; 0.314 ; wait_dly                                                                                                                                                                                         ; loading                                                                                                                                                                                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.442      ;
; 0.314 ; mtl_controller:mtl_controller_inst|x_cnt[4]                                                                                                                                                      ; mtl_controller:mtl_controller_inst|x_cnt[4]                                                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.442      ;
; 0.314 ; mtl_controller:mtl_controller_inst|Case_Reg[0]                                                                                                                                                   ; mtl_controller:mtl_controller_inst|Case_Reg[9]                                                                                                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.442      ;
; 0.315 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.434      ;
; 0.315 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.434      ;
; 0.316 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.443      ;
; 0.316 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.443      ;
; 0.316 ; mtl_controller:mtl_controller_inst|Case_Reg[8]                                                                                                                                                   ; mtl_controller:mtl_controller_inst|Case_Reg[5]                                                                                                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.444      ;
; 0.318 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.445      ;
; 0.319 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                     ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.438      ;
; 0.321 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.440      ;
; 0.326 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.445      ;
; 0.359 ; mtl_controller:mtl_controller_inst|y_cnt[1]                                                                                                                                                      ; mtl_controller:mtl_controller_inst|mvd                                                                                                                                                               ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 0.472      ;
; 0.361 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~portb_address_reg0   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 0.652      ;
; 0.368 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~portb_address_reg0   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.650      ;
; 0.369 ; mtl_controller:mtl_controller_inst|x_cnt[1]                                                                                                                                                      ; mtl_controller:mtl_controller_inst|x_cnt[1]                                                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.497      ;
; 0.372 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~portb_address_reg0  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.662      ;
; 0.374 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~portb_address_reg0   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.656      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.187 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                           ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                         ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.189 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.307      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.307      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.307      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.307      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.307      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.307      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][9]                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][4]                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.313      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][2]                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                                                                                                ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[8]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                                                                                                ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                                                                ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                                                                ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[2]                                                                                                                                                                                                ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                             ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.313      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[10]                                                                                                                                                                                                                               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[9]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[4]                                                                                                                                                                                                                                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[3]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.314      ;
; 0.196 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[1]                                                                                                                                                                                                                                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.314      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[12]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.314      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.314      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.314      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.314      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.314      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                                                                                                ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.197 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[3]                                                                                                                                                                                                                                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[2]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.315      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.315      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.315      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][3]                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.315      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.316      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.316      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.317      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.317      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                            ;
+--------+----------------------------------------------+-------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+-------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 20.992 ; mtl_controller:mtl_controller_inst|x_cnt[0]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -20.202      ; 0.080      ; 0.974      ;
; 21.138 ; mtl_controller:mtl_controller_inst|x_cnt[1]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -20.202      ; 0.080      ; 1.120      ;
; 21.161 ; mtl_controller:mtl_controller_inst|x_cnt[10] ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -20.202      ; 0.081      ; 1.144      ;
; 21.387 ; mtl_controller:mtl_controller_inst|x_cnt[9]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -20.202      ; 0.081      ; 1.370      ;
; 21.400 ; mtl_controller:mtl_controller_inst|x_cnt[8]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -20.202      ; 0.081      ; 1.383      ;
; 21.462 ; mtl_controller:mtl_controller_inst|x_cnt[5]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -20.202      ; 0.081      ; 1.445      ;
; 21.472 ; mtl_controller:mtl_controller_inst|x_cnt[7]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -20.202      ; 0.080      ; 1.454      ;
; 21.478 ; mtl_controller:mtl_controller_inst|x_cnt[6]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -20.202      ; 0.080      ; 1.460      ;
; 21.486 ; mtl_controller:mtl_controller_inst|x_cnt[3]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -20.202      ; 0.080      ; 1.468      ;
; 21.581 ; mtl_controller:mtl_controller_inst|x_cnt[4]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -20.202      ; 0.080      ; 1.563      ;
; 21.648 ; mtl_controller:mtl_controller_inst|x_cnt[2]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -20.202      ; 0.080      ; 1.630      ;
+--------+----------------------------------------------+-------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                  ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -1.950 ; reset_delay:reset_delay_inst|cont[24]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.739     ; 1.764      ;
; -1.950 ; reset_delay:reset_delay_inst|cont[24]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.739     ; 1.764      ;
; -1.842 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[6]                                                                                                                             ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.772     ; 1.623      ;
; -1.841 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[1]                                                                                                                             ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.770     ; 1.624      ;
; -1.841 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[4]                                                                                                                             ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.772     ; 1.622      ;
; -1.838 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|loading_buf                                                                                                                           ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.764     ; 1.627      ;
; -1.837 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oHD                                                                                                                                   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.750     ; 1.640      ;
; -1.836 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[4]                                                                                                                             ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.766     ; 1.623      ;
; -1.836 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[6]                                                                                                                             ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.767     ; 1.622      ;
; -1.830 ; reset_delay:reset_delay_inst|cont[25]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.739     ; 1.644      ;
; -1.830 ; reset_delay:reset_delay_inst|cont[25]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.739     ; 1.644      ;
; -1.742 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.739     ; 1.556      ;
; -1.742 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.739     ; 1.556      ;
; -1.715 ; reset_delay:reset_delay_inst|cont[23]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.739     ; 1.529      ;
; -1.715 ; reset_delay:reset_delay_inst|cont[23]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.739     ; 1.529      ;
; -1.706 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.753     ; 1.506      ;
; -1.706 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.753     ; 1.506      ;
; -1.670 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[11]                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.589     ; 1.634      ;
; -1.661 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[1]                                                                                                                      ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.572     ; 1.642      ;
; -1.661 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[2]                                                                                                                      ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.572     ; 1.642      ;
; -1.661 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[3]                                                                                                                      ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.572     ; 1.642      ;
; -1.661 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[4]                                                                                                                      ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.572     ; 1.642      ;
; -1.661 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[5]                                                                                                                      ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.572     ; 1.642      ;
; -1.661 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[6]                                                                                                                      ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.572     ; 1.642      ;
; -1.661 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[7]                                                                                                                      ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.572     ; 1.642      ;
; -1.661 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[8]                                                                                                                      ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.572     ; 1.642      ;
; -1.661 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[0]                                                                                                                      ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.572     ; 1.642      ;
; -1.657 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|mvd                                                                                                                                   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.571     ; 1.639      ;
; -1.654 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_X_Reg[0]                                                                                                                      ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.575     ; 1.632      ;
; -1.654 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_X_Reg[1]                                                                                                                      ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.575     ; 1.632      ;
; -1.654 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_X_Reg[2]                                                                                                                      ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.575     ; 1.632      ;
; -1.654 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_X_Reg[4]                                                                                                                      ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.575     ; 1.632      ;
; -1.654 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_X_Reg[5]                                                                                                                      ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.575     ; 1.632      ;
; -1.654 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_X_Reg[6]                                                                                                                      ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.575     ; 1.632      ;
; -1.654 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_X_Reg[7]                                                                                                                      ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.575     ; 1.632      ;
; -1.654 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_X_Reg[8]                                                                                                                      ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.575     ; 1.632      ;
; -1.654 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_X_Reg[3]                                                                                                                      ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.575     ; 1.632      ;
; -1.652 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[2]                                                                                                                             ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.570     ; 1.635      ;
; -1.652 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[5]                                                                                                                             ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.570     ; 1.635      ;
; -1.652 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[0]                                                                                                                             ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.581     ; 1.624      ;
; -1.652 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[2]                                                                                                                             ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.581     ; 1.624      ;
; -1.651 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oVD                                                                                                                                   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.573     ; 1.631      ;
; -1.651 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[8]                                                                                                                           ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.563     ; 1.641      ;
; -1.651 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[5]                                                                                                                           ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.563     ; 1.641      ;
; -1.651 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[2]                                                                                                                           ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.563     ; 1.641      ;
; -1.651 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[3]                                                                                                                           ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.563     ; 1.641      ;
; -1.651 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[0]                                                                                                                           ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.563     ; 1.641      ;
; -1.651 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[9]                                                                                                                           ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.563     ; 1.641      ;
; -1.651 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[6]                                                                                                                           ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.563     ; 1.641      ;
; -1.651 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[7]                                                                                                                           ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.563     ; 1.641      ;
; -1.651 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[4]                                                                                                                           ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.563     ; 1.641      ;
; -1.651 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[1]                                                                                                                           ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.563     ; 1.641      ;
; -1.651 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[10]                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.563     ; 1.641      ;
; -1.649 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|no_data_yet                                                                                                                           ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.575     ; 1.627      ;
; -1.649 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[1]                                                                                                                             ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.570     ; 1.632      ;
; -1.649 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[2]                                                                                                                             ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.570     ; 1.632      ;
; -1.649 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[6]                                                                                                                             ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.570     ; 1.632      ;
; -1.648 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[2]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.561     ; 1.640      ;
; -1.648 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[3]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.561     ; 1.640      ;
; -1.648 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[4]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.561     ; 1.640      ;
; -1.648 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[5]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.561     ; 1.640      ;
; -1.648 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[6]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.561     ; 1.640      ;
; -1.648 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[7]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.561     ; 1.640      ;
; -1.648 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[8]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.561     ; 1.640      ;
; -1.648 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[9]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.561     ; 1.640      ;
; -1.648 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[0]                                                                                                                             ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.556     ; 1.645      ;
; -1.648 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[4]                                                                                                                             ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.556     ; 1.645      ;
; -1.648 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[5]                                                                                                                             ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.556     ; 1.645      ;
; -1.647 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[3]                                                                                                                             ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.577     ; 1.623      ;
; -1.647 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[7]                                                                                                                             ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.577     ; 1.623      ;
; -1.647 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Reg[0]                                                                                                                        ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.558     ; 1.642      ;
; -1.647 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[3]                                                                                                                             ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.578     ; 1.622      ;
; -1.647 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[7]                                                                                                                             ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.578     ; 1.622      ;
; -1.646 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[0]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.563     ; 1.636      ;
; -1.646 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[1]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.563     ; 1.636      ;
; -1.646 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[2]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.563     ; 1.636      ;
; -1.646 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[3]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.563     ; 1.636      ;
; -1.646 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[4]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.563     ; 1.636      ;
; -1.646 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[7]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.563     ; 1.636      ;
; -1.646 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[8]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.564     ; 1.635      ;
; -1.646 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[9]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.564     ; 1.635      ;
; -1.646 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[10]                                                                                                                             ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.564     ; 1.635      ;
; -1.646 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[5]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.564     ; 1.635      ;
; -1.646 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[6]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.563     ; 1.636      ;
; -1.646 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[7]                                                                                                                             ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.560     ; 1.639      ;
; -1.645 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[3]                                                                                                                             ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.560     ; 1.638      ;
; -1.642 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[0]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.556     ; 1.639      ;
; -1.642 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[1]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.556     ; 1.639      ;
; -1.642 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[1]                                                                                                                             ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.572     ; 1.623      ;
; -1.642 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[5]                                                                                                                             ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.573     ; 1.622      ;
; -1.640 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[0]                                                                                                                             ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.567     ; 1.626      ;
; -1.637 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|mhd                                                                                                                                   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.550     ; 1.640      ;
; -1.637 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Reg[1]                                                                                                                        ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.549     ; 1.641      ;
; -1.621 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.739     ; 1.435      ;
; -1.621 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.739     ; 1.435      ;
; -1.546 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.739     ; 1.360      ;
; -1.546 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.739     ; 1.360      ;
; 28.504 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[4] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.081      ; 1.835      ;
; 28.504 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[5] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.081      ; 1.835      ;
; 28.504 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[6] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.081      ; 1.835      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                     ;
+--------+---------------------------------------+-------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                   ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; -1.934 ; reset_delay:reset_delay_inst|cont[26] ; mapController:mapController_inst|tileLoad ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.404        ; -0.582     ; 1.703      ;
+--------+---------------------------------------+-------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                             ;
+--------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                                                                                                                                                               ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -1.030 ; load_new                              ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.356     ; 0.835      ;
; -1.030 ; load_new                              ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.356     ; 0.835      ;
; 6.191  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.032     ; 2.714      ;
; 6.191  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.032     ; 2.714      ;
; 6.191  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.032     ; 2.714      ;
; 6.191  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.032     ; 2.714      ;
; 6.191  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.032     ; 2.714      ;
; 6.191  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.032     ; 2.714      ;
; 6.191  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.032     ; 2.714      ;
; 6.191  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.032     ; 2.714      ;
; 6.191  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_b[0]                                                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.032     ; 2.714      ;
; 6.191  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1]                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.032     ; 2.714      ;
; 6.191  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[2]                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.032     ; 2.714      ;
; 6.191  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[6]                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.032     ; 2.714      ;
; 6.191  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[7]                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.032     ; 2.714      ;
; 6.200  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[3] ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.036     ; 2.701      ;
; 6.200  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[3] ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.036     ; 2.701      ;
; 6.200  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[0] ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.036     ; 2.701      ;
; 6.200  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[0] ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.036     ; 2.701      ;
; 6.200  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[2] ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.036     ; 2.701      ;
; 6.200  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[2] ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.036     ; 2.701      ;
; 6.200  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[5] ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.036     ; 2.701      ;
; 6.200  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[5] ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.036     ; 2.701      ;
; 6.200  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[3]                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.036     ; 2.701      ;
; 6.200  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[5]                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.036     ; 2.701      ;
; 6.252  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Pre_RD                                                                                                                                                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.031     ; 2.654      ;
; 6.252  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|RD_MASK[0]                                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.031     ; 2.654      ;
; 6.252  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|mWR                                                                                                                                                                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.031     ; 2.654      ;
; 6.252  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Pre_WR                                                                                                                                                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.031     ; 2.654      ;
; 6.252  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[0]                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.035     ; 2.650      ;
; 6.252  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[1]                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.035     ; 2.650      ;
; 6.252  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[2]                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.035     ; 2.650      ;
; 6.252  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[3]                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.035     ; 2.650      ;
; 6.252  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[4]                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.035     ; 2.650      ;
; 6.252  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[5]                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.035     ; 2.650      ;
; 6.252  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[6]                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.035     ; 2.650      ;
; 6.252  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[7]                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.035     ; 2.650      ;
; 6.252  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[8]                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.035     ; 2.650      ;
; 6.252  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[9]                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.035     ; 2.650      ;
; 6.252  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[10]                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.035     ; 2.650      ;
; 6.252  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[11]                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.035     ; 2.650      ;
; 6.252  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[12]                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.035     ; 2.650      ;
; 6.252  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[13]                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.035     ; 2.650      ;
; 6.252  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[14]                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.035     ; 2.650      ;
; 6.252  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[15]                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.035     ; 2.650      ;
; 6.252  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|CMD[0]                                                                                                                                                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.031     ; 2.654      ;
; 6.252  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|CMD[1]                                                                                                                                                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.031     ; 2.654      ;
; 6.252  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.031     ; 2.654      ;
; 6.252  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|ST[2]                                                                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.031     ; 2.654      ;
; 6.252  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|ST[6]                                                                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.031     ; 2.654      ;
; 6.252  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|ST[5]                                                                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.031     ; 2.654      ;
; 6.252  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|ST[8]                                                                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.031     ; 2.654      ;
; 6.252  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|ST[9]                                                                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.031     ; 2.654      ;
; 6.252  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|ST[0]                                                                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.031     ; 2.654      ;
; 6.253  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Read                                                                                                                                                                 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.034     ; 2.650      ;
; 6.253  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                                            ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.034     ; 2.650      ;
; 6.253  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Write                                                                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.034     ; 2.650      ;
; 6.253  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|IN_REQ                                                                                                                                                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.034     ; 2.650      ;
; 6.253  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|mRD_DONE                                                                                                                                                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.034     ; 2.650      ;
; 6.253  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|mWR_DONE                                                                                                                                                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.034     ; 2.650      ;
; 6.253  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|ST[1]                                                                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.031     ; 2.653      ;
; 6.253  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|ST[3]                                                                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.031     ; 2.653      ;
; 6.253  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|ST[4]                                                                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.031     ; 2.653      ;
; 6.253  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|ST[7]                                                                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.031     ; 2.653      ;
; 6.253  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|rRD1_MAX_ADDR[13]~_emulated                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.031     ; 2.653      ;
; 6.253  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|rRD1_MAX_ADDR[16]~_emulated                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.031     ; 2.653      ;
; 6.253  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|rRD1_MAX_ADDR[17]~_emulated                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.031     ; 2.653      ;
; 6.253  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|rRD1_MAX_ADDR[18]~_emulated                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.031     ; 2.653      ;
; 6.253  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|rRD1_MAX_ADDR[19]~_emulated                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.031     ; 2.653      ;
; 6.253  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|rRD1_MAX_ADDR[22]~_emulated                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.031     ; 2.653      ;
; 6.259  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.035     ; 2.643      ;
; 6.259  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|INIT_REQ                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.035     ; 2.643      ;
; 6.259  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|LOAD_MODE                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.035     ; 2.643      ;
; 6.259  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.038     ; 2.640      ;
; 6.259  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REFRESH                                                                                                                        ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.035     ; 2.643      ;
; 6.259  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|mLENGTH[1]                                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.032     ; 2.646      ;
; 6.259  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                                            ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.035     ; 2.643      ;
; 6.259  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                                        ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.035     ; 2.643      ;
; 6.259  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|READA                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.034     ; 2.644      ;
; 6.259  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|command:u_command|do_reada                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.033     ; 2.645      ;
; 6.259  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|WRITEA                                                                                                                         ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.034     ; 2.644      ;
; 6.259  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|command:u_command|do_writea                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.034     ; 2.644      ;
; 6.259  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|command:u_command|CM_ACK                                                                                                                                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.035     ; 2.643      ;
; 6.259  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|mLENGTH[7]                                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.035     ; 2.643      ;
; 6.259  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|command:u_command|ex_write                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.033     ; 2.645      ;
; 6.259  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|command:u_command|command_delay[7]                                                                                                                                   ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.038     ; 2.640      ;
; 6.259  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|command:u_command|command_delay[6]                                                                                                                                   ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.038     ; 2.640      ;
; 6.259  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|command:u_command|command_delay[5]                                                                                                                                   ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.038     ; 2.640      ;
; 6.259  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|command:u_command|command_delay[4]                                                                                                                                   ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.038     ; 2.640      ;
; 6.259  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|command:u_command|command_delay[3]                                                                                                                                   ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.038     ; 2.640      ;
; 6.259  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|command:u_command|command_delay[2]                                                                                                                                   ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.038     ; 2.640      ;
; 6.259  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|command:u_command|command_delay[1]                                                                                                                                   ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.038     ; 2.640      ;
; 6.259  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|command:u_command|command_delay[0]                                                                                                                                   ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.038     ; 2.640      ;
; 6.259  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|command:u_command|ex_read                                                                                                                                            ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.033     ; 2.645      ;
; 6.259  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|command:u_command|rp_shift[3]                                                                                                                                        ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.033     ; 2.645      ;
; 6.259  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|command:u_command|rp_shift[2]                                                                                                                                        ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.033     ; 2.645      ;
; 6.259  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|command:u_command|rp_shift[1]                                                                                                                                        ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.033     ; 2.645      ;
; 6.259  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|command:u_command|rp_shift[0]                                                                                                                                        ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.033     ; 2.645      ;
; 6.259  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|command:u_command|rp_done                                                                                                                                            ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.033     ; 2.645      ;
; 6.259  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|command:u_command|do_refresh                                                                                                                                         ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.035     ; 2.643      ;
+--------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                                                                                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 8.240  ; reset_delay:reset_delay_inst|cont[24]                             ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.857      ; 2.604      ;
; 8.240  ; reset_delay:reset_delay_inst|cont[24]                             ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.857      ; 2.604      ;
; 8.348  ; reset_delay:reset_delay_inst|cont[25]                             ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.857      ; 2.496      ;
; 8.348  ; reset_delay:reset_delay_inst|cont[25]                             ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.857      ; 2.496      ;
; 8.453  ; reset_delay:reset_delay_inst|cont[23]                             ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.857      ; 2.391      ;
; 8.453  ; reset_delay:reset_delay_inst|cont[23]                             ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.857      ; 2.391      ;
; 8.464  ; reset_delay:reset_delay_inst|cont[20]                             ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.857      ; 2.380      ;
; 8.464  ; reset_delay:reset_delay_inst|cont[20]                             ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.857      ; 2.380      ;
; 8.478  ; reset_delay:reset_delay_inst|cont[26]                             ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.843      ; 2.352      ;
; 8.478  ; reset_delay:reset_delay_inst|cont[26]                             ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.843      ; 2.352      ;
; 8.570  ; reset_delay:reset_delay_inst|cont[22]                             ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.857      ; 2.274      ;
; 8.570  ; reset_delay:reset_delay_inst|cont[22]                             ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.857      ; 2.274      ;
; 8.628  ; reset_delay:reset_delay_inst|cont[21]                             ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.857      ; 2.216      ;
; 8.628  ; reset_delay:reset_delay_inst|cont[21]                             ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.857      ; 2.216      ;
; 8.899  ; MySPI:MySPI_instance|sdram_write_load                             ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.521      ; 1.609      ;
; 8.899  ; MySPI:MySPI_instance|sdram_write_load                             ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.521      ; 1.609      ;
; 17.702 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_readdata_d1[13]                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.227      ;
; 17.702 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|i_readdatavalid_d1                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.227      ;
; 17.702 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|i_readdata_d1[8]                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.227      ;
; 17.702 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|i_readdata_d1[13]                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.227      ;
; 17.721 ; MTL_SOPC:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_cmd_width_adapter|data_reg[1]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 2.219      ;
; 17.821 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[15]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 2.105      ;
; 17.821 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[0]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 2.105      ;
; 17.821 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[1]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 2.105      ;
; 17.821 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[2]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 2.105      ;
; 17.821 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[3]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 2.105      ;
; 17.821 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[4]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 2.105      ;
; 17.821 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[5]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 2.105      ;
; 17.821 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[6]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 2.105      ;
; 17.821 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[7]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 2.105      ;
; 17.821 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[8]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 2.105      ;
; 17.821 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[9]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 2.105      ;
; 17.821 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[10]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 2.105      ;
; 17.821 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[11]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 2.105      ;
; 17.821 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[12]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 2.105      ;
; 17.821 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[13]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 2.105      ;
; 17.821 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[14]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 2.105      ;
; 17.821 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[15]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 2.105      ;
; 17.821 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[0]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 2.105      ;
; 17.821 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[1]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 2.105      ;
; 17.821 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[2]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 2.105      ;
; 17.821 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[3]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 2.105      ;
; 17.821 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[4]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 2.105      ;
; 17.821 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[5]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 2.105      ;
; 17.821 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[6]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 2.105      ;
; 17.821 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[7]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 2.105      ;
; 17.821 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[8]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 2.105      ;
; 17.821 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[9]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 2.105      ;
; 17.821 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[10]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 2.105      ;
; 17.821 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[11]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 2.105      ;
; 17.821 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[12]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 2.105      ;
; 17.821 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[13]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 2.105      ;
; 17.821 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[14]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 2.105      ;
; 17.821 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 2.105      ;
; 17.821 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 2.105      ;
; 17.821 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 2.105      ;
; 17.821 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 2.105      ;
; 17.821 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 2.105      ;
; 17.821 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 2.105      ;
; 17.821 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 2.105      ;
; 17.821 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 2.105      ;
; 17.821 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 2.105      ;
; 17.821 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 2.105      ;
; 17.821 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 2.105      ;
; 17.821 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 2.105      ;
; 17.821 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 2.105      ;
; 17.821 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 2.105      ;
; 17.821 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 2.105      ;
; 17.821 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 2.105      ;
; 17.821 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 2.105      ;
; 17.821 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 2.105      ;
; 17.821 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 2.105      ;
; 17.821 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 2.105      ;
; 17.821 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 2.105      ;
; 17.821 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 2.105      ;
; 17.821 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 2.105      ;
; 17.821 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 2.105      ;
; 17.821 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 2.105      ;
; 17.821 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 2.105      ;
; 17.821 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 2.105      ;
; 17.821 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 2.105      ;
; 17.821 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 2.105      ;
; 17.821 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 2.105      ;
; 17.821 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 2.105      ;
; 17.821 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 2.105      ;
; 17.823 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[15]~_Duplicate_1                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.053      ; 2.102      ;
; 17.823 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[16]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.053      ; 2.102      ;
; 17.823 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[17]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.053      ; 2.102      ;
; 17.823 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[18]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.053      ; 2.102      ;
; 17.823 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[19]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.053      ; 2.102      ;
; 17.823 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[20]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.053      ; 2.102      ;
; 17.823 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[21]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.053      ; 2.102      ;
; 17.823 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[22]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.053      ; 2.102      ;
; 17.823 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[23]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.053      ; 2.102      ;
; 17.823 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[24]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.053      ; 2.102      ;
; 17.823 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[25]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.053      ; 2.102      ;
; 17.823 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[26]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.053      ; 2.102      ;
; 17.823 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[27]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.053      ; 2.102      ;
; 17.823 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[28]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.053      ; 2.102      ;
; 17.823 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[29]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.053      ; 2.102      ;
+--------+-------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 1.249      ;
; 49.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|tdo                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 1.249      ;
; 49.520 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 0.907      ;
; 97.755 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.207      ;
; 97.755 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.207      ;
; 97.756 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.204      ;
; 97.756 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.204      ;
; 97.756 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.204      ;
; 97.756 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.204      ;
; 97.756 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.204      ;
; 97.756 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.204      ;
; 97.756 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.204      ;
; 97.756 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.204      ;
; 97.756 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.204      ;
; 97.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.194      ;
; 97.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.194      ;
; 97.759 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.195      ;
; 97.761 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 2.207      ;
; 97.761 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 2.207      ;
; 97.761 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 2.207      ;
; 97.761 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 2.207      ;
; 97.761 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 2.207      ;
; 97.761 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 2.207      ;
; 97.761 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 2.207      ;
; 97.761 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 2.207      ;
; 97.761 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 2.207      ;
; 97.761 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 2.207      ;
; 97.762 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.200      ;
; 97.762 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.200      ;
; 97.762 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.200      ;
; 97.762 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.200      ;
; 97.762 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.200      ;
; 97.762 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.200      ;
; 97.762 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.203      ;
; 97.762 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.203      ;
; 97.762 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.203      ;
; 97.762 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.203      ;
; 97.762 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.203      ;
; 97.762 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.203      ;
; 97.762 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.203      ;
; 97.762 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.203      ;
; 97.762 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.203      ;
; 97.762 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.203      ;
; 97.762 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.203      ;
; 97.762 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.203      ;
; 97.762 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.203      ;
; 97.762 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.203      ;
; 97.762 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.203      ;
; 97.762 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.203      ;
; 97.764 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.192      ;
; 97.764 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.192      ;
; 97.764 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.192      ;
; 97.764 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.192      ;
; 97.764 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.192      ;
; 97.764 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.192      ;
; 97.764 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.192      ;
; 97.764 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.193      ;
; 97.764 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.193      ;
; 97.764 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.193      ;
; 97.764 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.193      ;
; 97.764 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.193      ;
; 97.764 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.193      ;
; 97.764 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.194      ;
; 97.764 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.194      ;
; 97.764 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.194      ;
; 97.764 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.194      ;
; 97.764 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.194      ;
; 97.764 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.194      ;
; 97.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.201      ;
; 97.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.201      ;
; 97.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.201      ;
; 97.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.201      ;
; 97.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.201      ;
; 97.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.201      ;
; 97.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.201      ;
; 97.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.201      ;
; 97.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.201      ;
; 97.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.201      ;
; 97.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.201      ;
; 97.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.201      ;
; 97.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.201      ;
; 97.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.200      ;
; 97.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.200      ;
; 97.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.200      ;
; 97.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.200      ;
; 97.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.200      ;
; 97.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.200      ;
; 97.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 2.198      ;
; 97.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 2.198      ;
; 97.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 2.198      ;
; 97.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 2.198      ;
; 97.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 2.198      ;
; 97.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 2.198      ;
; 97.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.197      ;
; 97.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.197      ;
; 97.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.197      ;
; 97.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.197      ;
; 97.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.197      ;
; 97.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.197      ;
; 97.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.197      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                                               ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.373 ; load_new                                                                                                                                                               ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.151      ; 0.759      ;
; 0.373 ; load_new                                                                                                                                                               ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.151      ; 0.759      ;
; 1.187 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[8]                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.145     ; 1.126      ;
; 1.187 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[10]                                                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.145     ; 1.126      ;
; 1.187 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[7]                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.145     ; 1.126      ;
; 1.187 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[11]                                                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.145     ; 1.126      ;
; 1.187 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[9]                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.145     ; 1.126      ;
; 1.187 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[1]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.145     ; 1.126      ;
; 1.187 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.145     ; 1.126      ;
; 1.187 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[9]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.145     ; 1.126      ;
; 1.187 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.145     ; 1.126      ;
; 1.187 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[6]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.145     ; 1.126      ;
; 1.187 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[3]                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.145     ; 1.126      ;
; 1.187 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[10]                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.145     ; 1.126      ;
; 1.187 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[6]                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.145     ; 1.126      ;
; 1.247 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[7]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.149     ; 1.182      ;
; 1.247 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[6]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.149     ; 1.182      ;
; 1.247 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[5]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.149     ; 1.182      ;
; 1.247 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[4]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.149     ; 1.182      ;
; 1.247 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[3]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.149     ; 1.182      ;
; 1.247 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[2]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.149     ; 1.182      ;
; 1.247 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[1]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.149     ; 1.182      ;
; 1.247 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[0]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.149     ; 1.182      ;
; 1.247 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.149     ; 1.182      ;
; 1.247 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[7]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.149     ; 1.182      ;
; 1.247 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[7]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.149     ; 1.182      ;
; 1.247 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[5]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.149     ; 1.182      ;
; 1.247 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[5]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.149     ; 1.182      ;
; 1.247 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[10] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.149     ; 1.182      ;
; 1.247 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[10] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.149     ; 1.182      ;
; 1.261 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[0]                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.146     ; 1.199      ;
; 1.261 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.146     ; 1.199      ;
; 1.360 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[0]                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.147     ; 1.297      ;
; 1.360 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[1]                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.147     ; 1.297      ;
; 1.362 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[8]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.149     ; 1.297      ;
; 1.362 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[7]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.149     ; 1.297      ;
; 1.362 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[6]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.149     ; 1.297      ;
; 1.362 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[5]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.149     ; 1.297      ;
; 1.362 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[4]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.149     ; 1.297      ;
; 1.362 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[3]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.149     ; 1.297      ;
; 1.362 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[2]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.149     ; 1.297      ;
; 1.362 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[1]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.149     ; 1.297      ;
; 1.362 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[1]                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.149     ; 1.297      ;
; 1.362 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[3]                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.149     ; 1.297      ;
; 1.362 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[2]                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.149     ; 1.297      ;
; 1.362 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[2]                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.149     ; 1.297      ;
; 1.362 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[5]                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.146     ; 1.300      ;
; 1.362 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[8]                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.146     ; 1.300      ;
; 1.362 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[9]                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.149     ; 1.297      ;
; 1.362 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[7]                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.146     ; 1.300      ;
; 1.402 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.152     ; 1.334      ;
; 1.402 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.152     ; 1.334      ;
; 1.402 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.152     ; 1.334      ;
; 1.402 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.152     ; 1.334      ;
; 1.533 ; reset_delay:reset_delay_inst|cont[25]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.552     ; 1.165      ;
; 1.533 ; reset_delay:reset_delay_inst|cont[25]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.552     ; 1.165      ;
; 1.578 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.148     ; 1.514      ;
; 1.578 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.148     ; 1.514      ;
; 1.578 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.148     ; 1.514      ;
; 1.578 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.148     ; 1.514      ;
; 1.578 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.148     ; 1.514      ;
; 1.578 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.148     ; 1.514      ;
; 1.578 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.148     ; 1.514      ;
; 1.578 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[5]                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.148     ; 1.514      ;
; 1.578 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[6]                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.148     ; 1.514      ;
; 1.578 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[4]                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.148     ; 1.514      ;
; 1.578 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[4]                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.148     ; 1.514      ;
; 1.587 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.566     ; 1.205      ;
; 1.587 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.566     ; 1.205      ;
; 1.642 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.552     ; 1.274      ;
; 1.642 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.552     ; 1.274      ;
; 1.698 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.552     ; 1.330      ;
; 1.698 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.552     ; 1.330      ;
; 1.713 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.145     ; 1.652      ;
; 1.713 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.145     ; 1.652      ;
; 1.713 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.145     ; 1.652      ;
; 1.713 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[0]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.145     ; 1.652      ;
; 1.713 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[0]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.145     ; 1.652      ;
; 1.713 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[3]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.145     ; 1.652      ;
; 1.713 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[3]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.145     ; 1.652      ;
; 1.713 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[1]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.145     ; 1.652      ;
; 1.713 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[4]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.145     ; 1.652      ;
; 1.713 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[4]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.145     ; 1.652      ;
; 1.713 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[2]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.145     ; 1.652      ;
; 1.713 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[2]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.145     ; 1.652      ;
; 1.713 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[8]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.145     ; 1.652      ;
; 1.713 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[8]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.145     ; 1.652      ;
; 1.800 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.552     ; 1.432      ;
; 1.800 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.552     ; 1.432      ;
; 1.810 ; reset_delay:reset_delay_inst|cont[23]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.552     ; 1.442      ;
; 1.810 ; reset_delay:reset_delay_inst|cont[23]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.552     ; 1.442      ;
; 2.015 ; reset_delay:reset_delay_inst|cont[24]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.552     ; 1.647      ;
; 2.015 ; reset_delay:reset_delay_inst|cont[24]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.552     ; 1.647      ;
; 2.091 ; MySPI:MySPI_instance|sdram_write_load                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.085     ; 1.190      ;
; 2.091 ; MySPI:MySPI_instance|sdram_write_load                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.085     ; 1.190      ;
; 2.091 ; MySPI:MySPI_instance|sdram_write_load                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4]                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.085     ; 1.190      ;
; 2.091 ; MySPI:MySPI_instance|sdram_write_load                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7]                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.085     ; 1.190      ;
; 2.091 ; MySPI:MySPI_instance|sdram_write_load                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8]                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.085     ; 1.190      ;
; 2.118 ; MySPI:MySPI_instance|sdram_write_load                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.087     ; 1.215      ;
; 2.118 ; MySPI:MySPI_instance|sdram_write_load                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.087     ; 1.215      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                               ; To Node                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.563 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[3]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.685      ;
; 0.563 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.685      ;
; 0.563 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.685      ;
; 0.563 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.685      ;
; 0.563 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.685      ;
; 0.563 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.685      ;
; 0.563 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.685      ;
; 0.563 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[2]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.685      ;
; 0.563 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.685      ;
; 0.563 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[1]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.685      ;
; 0.563 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.685      ;
; 0.563 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.685      ;
; 0.674 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.797      ;
; 0.674 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.797      ;
; 0.679 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.800      ;
; 0.679 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.800      ;
; 0.679 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.800      ;
; 0.679 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.800      ;
; 0.679 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.800      ;
; 0.679 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.800      ;
; 0.679 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.800      ;
; 0.679 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[8] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.800      ;
; 0.679 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.800      ;
; 0.679 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.800      ;
; 0.679 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.800      ;
; 0.679 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.800      ;
; 0.679 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.800      ;
; 0.679 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.800      ;
; 0.679 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[8] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.800      ;
; 0.683 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.803      ;
; 0.683 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.803      ;
; 0.808 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[6]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.933      ;
; 0.808 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.933      ;
; 0.808 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.933      ;
; 0.808 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.933      ;
; 0.808 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.933      ;
; 0.808 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.933      ;
; 0.808 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.933      ;
; 0.808 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.933      ;
; 0.808 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[8]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.933      ;
; 0.808 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[5]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.933      ;
; 0.808 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[4]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.933      ;
; 0.808 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[7]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.933      ;
; 0.808 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.933      ;
; 0.811 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.930      ;
; 0.811 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.930      ;
; 0.811 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.930      ;
; 0.811 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.930      ;
; 0.811 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.930      ;
; 0.819 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[7]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.586      ; 1.489      ;
; 0.819 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[6]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.586      ; 1.489      ;
; 0.819 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.581      ; 1.484      ;
; 0.819 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[5]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.584      ; 1.487      ;
; 0.819 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[4]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.584      ; 1.487      ;
; 1.012 ; MTL_SOPC:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                       ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_cmd_width_adapter|data_reg[6]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.143      ;
; 1.012 ; MTL_SOPC:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                       ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_cmd_width_adapter|data_reg[7]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.143      ;
; 1.012 ; MTL_SOPC:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                       ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_cmd_width_adapter|data_reg[5]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.143      ;
; 1.012 ; MTL_SOPC:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                       ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_cmd_width_adapter|data_reg[15]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.143      ;
; 1.012 ; MTL_SOPC:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                       ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_cmd_width_adapter|data_reg[13]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.143      ;
; 1.012 ; MTL_SOPC:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                       ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_cmd_width_adapter|data_reg[9]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.143      ;
; 1.012 ; MTL_SOPC:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                       ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_cmd_width_adapter|data_reg[10]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.143      ;
; 1.012 ; MTL_SOPC:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                       ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_cmd_width_adapter|data_reg[8]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.143      ;
; 1.012 ; MTL_SOPC:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                       ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_cmd_width_adapter|address_reg[3]                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.143      ;
; 1.012 ; MTL_SOPC:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                       ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_cmd_width_adapter|address_reg[2]                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.143      ;
; 1.020 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.383      ; 1.487      ;
; 1.020 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSDA                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.383      ; 1.487      ;
; 1.020 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|clk_en                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.383      ; 1.487      ;
; 1.020 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[14]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 1.486      ;
; 1.020 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[15]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 1.486      ;
; 1.020 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[12]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 1.486      ;
; 1.020 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[5]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.383      ; 1.487      ;
; 1.020 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[4]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.383      ; 1.487      ;
; 1.020 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 1.486      ;
; 1.020 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[11]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 1.486      ;
; 1.020 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[16]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 1.486      ;
; 1.020 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[3]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 1.486      ;
; 1.020 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[2]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.383      ; 1.487      ;
; 1.020 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[6]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 1.486      ;
; 1.020 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 1.486      ;
; 1.020 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.383      ; 1.487      ;
; 1.020 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sto_condition                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.383      ; 1.487      ;
; 1.020 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 1.486      ;
; 1.020 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSCL                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.383      ; 1.487      ;
; 1.020 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.383      ; 1.487      ;
; 1.020 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|al                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.383      ; 1.487      ;
; 1.021 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|pre_touch_int_n                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.376      ; 1.481      ;
; 1.021 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|read_cnt[0]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.376      ; 1.481      ;
; 1.021 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[0]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.383      ; 1.488      ;
; 1.021 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[1]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.383      ; 1.488      ;
; 1.021 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.383      ; 1.488      ;
; 1.021 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.383      ; 1.488      ;
; 1.021 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.383      ; 1.488      ;
; 1.021 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.383      ; 1.488      ;
; 1.021 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.383      ; 1.488      ;
; 1.021 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.383      ; 1.488      ;
; 1.021 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.383      ; 1.488      ;
; 1.021 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.383      ; 1.488      ;
; 1.021 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.383      ; 1.488      ;
; 1.021 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.383      ; 1.488      ;
; 1.021 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[12]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.383      ; 1.488      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.563 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.681      ;
; 0.563 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.681      ;
; 0.563 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.681      ;
; 0.563 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.681      ;
; 0.584 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.704      ;
; 0.584 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.704      ;
; 0.584 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.704      ;
; 0.584 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.704      ;
; 0.584 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.704      ;
; 0.584 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.704      ;
; 0.584 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.704      ;
; 0.584 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.704      ;
; 0.584 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.704      ;
; 0.584 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.704      ;
; 0.584 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.704      ;
; 0.584 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.704      ;
; 0.688 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.805      ;
; 0.697 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|write                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.816      ;
; 0.706 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.823      ;
; 0.706 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][9] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.823      ;
; 0.706 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][7] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.823      ;
; 0.706 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][6] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.823      ;
; 0.706 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.823      ;
; 0.706 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.823      ;
; 0.706 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.823      ;
; 0.706 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.823      ;
; 0.706 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.823      ;
; 0.706 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.823      ;
; 0.706 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.823      ;
; 0.715 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.831      ;
; 0.715 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.831      ;
; 0.715 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.831      ;
; 0.724 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.842      ;
; 0.724 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.842      ;
; 0.724 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.842      ;
; 0.724 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.842      ;
; 0.837 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.951      ;
; 0.837 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.951      ;
; 0.843 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.965      ;
; 0.843 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|write_valid                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.965      ;
; 0.843 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|read                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.965      ;
; 0.843 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|read_req                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.965      ;
; 0.843 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[0]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.965      ;
; 0.857 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.972      ;
; 0.857 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][8] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.972      ;
; 0.857 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.972      ;
; 0.857 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.972      ;
; 0.857 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.972      ;
; 0.857 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.972      ;
; 0.857 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.972      ;
; 0.857 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.972      ;
; 0.857 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.972      ;
; 0.857 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.972      ;
; 0.863 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.977      ;
; 0.863 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.977      ;
; 0.863 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.977      ;
; 0.863 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.977      ;
; 0.863 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.977      ;
; 0.863 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.977      ;
; 0.863 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.977      ;
; 0.863 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.977      ;
; 0.863 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.977      ;
; 0.863 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.977      ;
; 0.863 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.977      ;
; 0.864 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.980      ;
; 0.864 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.980      ;
; 0.864 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.980      ;
; 0.864 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.980      ;
; 0.896 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|tck_t_dav                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.021      ;
; 0.969 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|state                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.090      ;
; 0.969 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.090      ;
; 1.014 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.132      ;
; 1.023 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[7]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.144      ;
; 1.023 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[6]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.144      ;
; 1.023 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[5]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.144      ;
; 1.023 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.144      ;
; 1.023 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[8]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.144      ;
; 1.023 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.144      ;
; 1.023 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.144      ;
; 1.023 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.144      ;
; 1.023 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.144      ;
; 1.023 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.144      ;
; 1.023 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[2]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.144      ;
; 1.023 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[1]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.144      ;
; 1.023 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[0]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.144      ;
; 1.023 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[9]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.144      ;
; 1.023 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[10]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.144      ;
; 1.023 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[9]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.144      ;
; 1.026 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[4]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.146      ;
; 1.026 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[3]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.146      ;
; 1.026 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[2]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.146      ;
; 1.026 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[1]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.146      ;
; 1.026 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[8]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.146      ;
; 1.026 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[7]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.146      ;
; 1.026 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[6]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.146      ;
; 1.026 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[5]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.146      ;
; 1.026 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[1]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.146      ;
; 1.026 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[2]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.146      ;
; 1.026 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[3]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.146      ;
; 1.026 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[4]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.146      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                                               ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.639 ; load_new                                                                                                                                                               ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                                ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.759      ;
; 0.639 ; load_new                                                                                                                                                               ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                                ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.759      ;
; 0.845 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 1.142      ;
; 0.845 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 1.142      ;
; 0.845 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 1.142      ;
; 0.845 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 1.142      ;
; 0.845 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 1.142      ;
; 0.845 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 1.142      ;
; 0.845 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 1.142      ;
; 0.973 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[5]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 1.295      ;
; 0.973 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[8]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 1.295      ;
; 0.973 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[10] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 1.295      ;
; 0.973 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[7]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 1.295      ;
; 0.988 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[0]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 1.311      ;
; 0.988 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[3]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 1.311      ;
; 0.988 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[1]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 1.311      ;
; 0.988 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[2]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 1.311      ;
; 0.988 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[6]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 1.311      ;
; 0.988 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[9]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 1.311      ;
; 0.988 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[4]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 1.311      ;
; 1.026 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[10]                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.142      ;
; 1.026 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.142      ;
; 1.026 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[6]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.142      ;
; 1.026 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[9]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.142      ;
; 1.026 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[8]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.142      ;
; 1.026 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[5]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.142      ;
; 1.032 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[4]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.146      ;
; 1.032 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.146      ;
; 1.032 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.146      ;
; 1.032 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.146      ;
; 1.032 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.146      ;
; 1.032 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.146      ;
; 1.032 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.146      ;
; 1.032 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.146      ;
; 1.032 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[7]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.146      ;
; 1.032 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[2]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.146      ;
; 1.032 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[3]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.146      ;
; 1.032 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[0]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.146      ;
; 1.032 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[1]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.146      ;
; 1.162 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~portb_address_reg0   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 1.447      ;
; 1.166 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~portb_address_reg0    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 1.452      ;
; 1.170 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[5]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.295      ;
; 1.170 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[10] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.295      ;
; 1.170 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[7]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.295      ;
; 1.185 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[12]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 1.455      ;
; 1.185 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[13]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 1.455      ;
; 1.185 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[14]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 1.455      ;
; 1.185 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[15]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 1.455      ;
; 1.189 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[8]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 1.460      ;
; 1.189 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[9]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 1.460      ;
; 1.189 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[10]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 1.460      ;
; 1.189 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[11]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 1.460      ;
; 1.197 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[0]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.311      ;
; 1.197 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[3]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.311      ;
; 1.197 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[1]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.311      ;
; 1.197 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[2]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.311      ;
; 1.197 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[8]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.311      ;
; 1.197 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[6]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.311      ;
; 1.197 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[9]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.311      ;
; 1.197 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[4]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.311      ;
; 1.330 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~portb_address_reg0    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.173      ; 1.607      ;
; 1.341 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~portb_address_reg0    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 1.617      ;
; 1.353 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[0]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 1.615      ;
; 1.353 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[1]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 1.615      ;
; 1.353 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[2]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 1.615      ;
; 1.353 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[3]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 1.615      ;
; 1.353 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[16]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 1.615      ;
; 1.353 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[17]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 1.615      ;
; 1.353 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[18]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 1.615      ;
; 1.353 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[19]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 1.615      ;
; 1.364 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[4]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.171      ; 1.625      ;
; 1.364 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[5]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.171      ; 1.625      ;
; 1.364 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[6]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.171      ; 1.625      ;
; 1.364 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[7]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.171      ; 1.625      ;
; 1.364 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[20]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.171      ; 1.625      ;
; 1.364 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[21]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.171      ; 1.625      ;
; 1.364 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[22]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.171      ; 1.625      ;
; 1.364 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[23]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.171      ; 1.625      ;
; 1.440 ; reset_delay:reset_delay_inst|cont[25]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.448     ; 1.165      ;
; 1.440 ; reset_delay:reset_delay_inst|cont[25]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.448     ; 1.165      ;
; 1.494 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.462     ; 1.205      ;
; 1.494 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.462     ; 1.205      ;
; 1.549 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.448     ; 1.274      ;
; 1.549 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.448     ; 1.274      ;
; 1.567 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|mhd                                                                                                                                                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.250     ; 1.490      ;
; 1.567 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Reg[1]                                                                                                                                                     ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.249     ; 1.491      ;
; 1.573 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[0]                                                                                                                                                           ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.256     ; 1.490      ;
; 1.573 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[1]                                                                                                                                                           ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.256     ; 1.490      ;
; 1.573 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[0]                                                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.268     ; 1.478      ;
; 1.574 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[1]                                                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.273     ; 1.474      ;
; 1.575 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[5]                                                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.274     ; 1.474      ;
; 1.577 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[0]                                                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.256     ; 1.494      ;
; 1.577 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[4]                                                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.256     ; 1.494      ;
; 1.577 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[5]                                                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.256     ; 1.494      ;
; 1.577 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Reg[0]                                                                                                                                                     ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.258     ; 1.492      ;
; 1.578 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[3]                                                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.261     ; 1.490      ;
; 1.578 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[7]                                                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.260     ; 1.491      ;
; 1.579 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[0]                                                                                                                                                           ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.264     ; 1.488      ;
; 1.579 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[1]                                                                                                                                                           ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.264     ; 1.488      ;
; 1.579 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[2]                                                                                                                                                           ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.264     ; 1.488      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                     ;
+-------+---------------------------------------+-------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                   ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; 1.817 ; reset_delay:reset_delay_inst|cont[26] ; mapController:mapController_inst|tileLoad ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.203       ; -0.284     ; 1.504      ;
+-------+---------------------------------------+-------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~porta_address_reg0  ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~porta_we_reg        ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_address_reg0  ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_we_reg        ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~porta_datain_reg0   ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_address_reg0 ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_we_reg       ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_address_reg0  ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_we_reg        ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_datain_reg0   ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_datain_reg0  ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_datain_reg0   ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ;
; 4.781 ; 5.011        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ;
; 4.781 ; 5.011        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ;
; 4.781 ; 5.011        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ;
; 4.781 ; 5.011        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ;
; 4.781 ; 5.011        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ;
; 4.781 ; 5.011        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ;
; 4.781 ; 5.011        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ;
; 4.781 ; 5.011        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ;
; 4.781 ; 5.011        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ;
; 4.781 ; 5.011        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ;
; 4.781 ; 5.011        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ;
; 4.781 ; 5.011        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ;
; 4.781 ; 5.011        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ;
; 4.781 ; 5.011        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ;
; 4.781 ; 5.011        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ;
; 4.781 ; 5.011        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ;
; 4.781 ; 5.011        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|CKE                                                                                                                                                                ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|CMD[0]                                                                                                                                                             ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|CMD[1]                                                                                                                                                             ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|CS_N                                                                                                                                                               ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|DQM[0]                                                                                                                                                             ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|DQM[1]                                                                                                                                                             ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|IN_REQ                                                                                                                                                             ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                                          ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|PM_STOP                                                                                                                                                            ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Pre_RD                                                                                                                                                             ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Pre_WR                                                                                                                                                             ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|RD_MASK[0]                                                                                                                                                         ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Read                                                                                                                                                               ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[1]                                                                                                                                                              ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[3]                                                                                                                                                              ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[4]                                                                                                                                                              ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[5]                                                                                                                                                              ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[6]                                                                                                                                                              ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|ST[0]                                                                                                                                                              ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|ST[1]                                                                                                                                                              ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|ST[2]                                                                                                                                                              ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_tag_module:MTL_SOPC_CPU_dc_tag|altsyncram:the_altsyncram|altsyncram_79g1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                         ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_tag_module:MTL_SOPC_CPU_dc_tag|altsyncram:the_altsyncram|altsyncram_79g1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                               ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_data_module:MTL_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                       ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_data_module:MTL_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                             ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_data_module:MTL_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a17~porta_address_reg0                                                                                                                      ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_data_module:MTL_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a17~porta_we_reg                                                                                                                            ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_data_module:MTL_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                       ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_data_module:MTL_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_we_reg                                                                                                                             ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_tag_module:MTL_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_i3h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                         ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_tag_module:MTL_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_i3h1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                               ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_ocimem:the_MTL_SOPC_CPU_nios2_ocimem|MTL_SOPC_CPU_ociram_sp_ram_module:MTL_SOPC_CPU_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_lf81:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_ocimem:the_MTL_SOPC_CPU_nios2_ocimem|MTL_SOPC_CPU_ociram_sp_ram_module:MTL_SOPC_CPU_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_lf81:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_ocimem:the_MTL_SOPC_CPU_nios2_ocimem|MTL_SOPC_CPU_ociram_sp_ram_module:MTL_SOPC_CPU_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_lf81:auto_generated|ram_block1a8~porta_address_reg0 ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_ocimem:the_MTL_SOPC_CPU_nios2_ocimem|MTL_SOPC_CPU_ociram_sp_ram_module:MTL_SOPC_CPU_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_lf81:auto_generated|ram_block1a8~porta_we_reg       ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_register_bank_a_module:MTL_SOPC_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_b5g1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                       ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_register_bank_a_module:MTL_SOPC_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_b5g1:auto_generated|ram_block1a0~porta_we_reg                                                                                                             ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_register_bank_b_module:MTL_SOPC_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_c5g1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                       ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_register_bank_b_module:MTL_SOPC_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_c5g1:auto_generated|ram_block1a0~porta_we_reg                                                                                                             ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ram_block1a120~porta_address_reg0                                                                                                               ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ram_block1a120~porta_we_reg                                                                                                                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ram_block1a40~porta_address_reg0                                                                                                                ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ram_block1a40~porta_we_reg                                                                                                                      ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ram_block1a56~porta_address_reg0                                                                                                                ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ram_block1a56~porta_we_reg                                                                                                                      ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ram_block1a64~porta_address_reg0                                                                                                                ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ram_block1a64~porta_we_reg                                                                                                                      ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ram_block1a96~porta_address_reg0                                                                                                                ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ram_block1a96~porta_we_reg                                                                                                                      ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_data_module:MTL_SOPC_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|ram_block1a4~porta_address_reg0                                                                                                                       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_data_module:MTL_SOPC_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|ram_block1a4~porta_we_reg                                                                                                                             ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_tag_module:MTL_SOPC_CPU_dc_tag|altsyncram:the_altsyncram|altsyncram_79g1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                         ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                         ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_data_module:MTL_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_address_reg0                                                                                                                       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_data_module:MTL_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_we_reg                                                                                                                             ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_tag_module:MTL_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_i3h1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                         ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_tag_module:MTL_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_i3h1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                               ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_register_bank_a_module:MTL_SOPC_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_b5g1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_register_bank_b_module:MTL_SOPC_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_c5g1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ram_block1a32~porta_address_reg0                                                                                                                ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ram_block1a32~porta_we_reg                                                                                                                      ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_tag_module:MTL_SOPC_CPU_dc_tag|altsyncram:the_altsyncram|altsyncram_79g1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                          ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                   ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                         ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_data_module:MTL_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                        ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_data_module:MTL_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a17~porta_datain_reg0                                                                                                                       ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_data_module:MTL_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                        ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_tag_module:MTL_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_i3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                          ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_ocimem:the_MTL_SOPC_CPU_nios2_ocimem|MTL_SOPC_CPU_ociram_sp_ram_module:MTL_SOPC_CPU_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_lf81:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_ocimem:the_MTL_SOPC_CPU_nios2_ocimem|MTL_SOPC_CPU_ociram_sp_ram_module:MTL_SOPC_CPU_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_lf81:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_ocimem:the_MTL_SOPC_CPU_nios2_ocimem|MTL_SOPC_CPU_ociram_sp_ram_module:MTL_SOPC_CPU_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_lf81:auto_generated|ram_block1a8~porta_bytena_reg0  ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_ocimem:the_MTL_SOPC_CPU_nios2_ocimem|MTL_SOPC_CPU_ociram_sp_ram_module:MTL_SOPC_CPU_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_lf81:auto_generated|ram_block1a8~porta_datain_reg0  ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_register_bank_a_module:MTL_SOPC_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_b5g1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                        ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_register_bank_b_module:MTL_SOPC_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_c5g1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                        ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ram_block1a112~porta_address_reg0                                                                                                               ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ram_block1a112~porta_we_reg                                                                                                                     ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ram_block1a120~porta_bytena_reg0                                                                                                                ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ram_block1a120~porta_datain_reg0                                                                                                                ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ram_block1a40~porta_bytena_reg0                                                                                                                 ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ram_block1a40~porta_datain_reg0                                                                                                                 ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ram_block1a56~porta_bytena_reg0                                                                                                                 ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ram_block1a56~porta_datain_reg0                                                                                                                 ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ram_block1a64~porta_bytena_reg0                                                                                                                 ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ram_block1a64~porta_datain_reg0                                                                                                                 ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ram_block1a96~porta_bytena_reg0                                                                                                                 ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ram_block1a96~porta_datain_reg0                                                                                                                 ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_bht_module:MTL_SOPC_CPU_bht|altsyncram:the_altsyncram|altsyncram_bng1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                               ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_bht_module:MTL_SOPC_CPU_bht|altsyncram:the_altsyncram|altsyncram_bng1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                     ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_data_module:MTL_SOPC_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                       ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_data_module:MTL_SOPC_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                             ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_data_module:MTL_SOPC_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                                        ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                    ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_data_module:MTL_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                       ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_data_module:MTL_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                             ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_data_module:MTL_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_datain_reg0                                                                                                                        ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_r:the_MTL_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                             ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_r:the_MTL_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                   ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                             ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                   ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                 ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ram_block1a0~porta_we_reg                                                                                                                       ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ram_block1a104~porta_address_reg0                                                                                                               ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ram_block1a104~porta_we_reg                                                                                                                     ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ram_block1a144~porta_address_reg0                                                                                                               ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ram_block1a144~porta_we_reg                                                                                                                     ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ram_block1a16~porta_address_reg0                                                                                                                ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ram_block1a16~porta_we_reg                                                                                                                      ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ram_block1a24~porta_address_reg0                                                                                                                ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ram_block1a24~porta_we_reg                                                                                                                      ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ram_block1a32~porta_bytena_reg0                                                                                                                 ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ram_block1a32~porta_datain_reg0                                                                                                                 ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ram_block1a48~porta_address_reg0                                                                                                                ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ram_block1a48~porta_we_reg                                                                                                                      ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ram_block1a72~porta_address_reg0                                                                                                                ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ram_block1a72~porta_we_reg                                                                                                                      ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ram_block1a88~porta_address_reg0                                                                                                                ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ram_block1a88~porta_we_reg                                                                                                                      ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                 ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ram_block1a8~porta_we_reg                                                                                                                       ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|D_bht_data[0]                                                                                                                                                                                                                                                   ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                ;
+--------+--------------+----------------+-----------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                                                           ;
+--------+--------------+----------------+-----------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 14.899 ; 15.129       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a56~porta_address_reg0 ;
; 14.899 ; 15.129       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a56~porta_re_reg       ;
; 14.900 ; 15.130       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a0~porta_address_reg0  ;
; 14.900 ; 15.130       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a0~porta_re_reg        ;
; 14.900 ; 15.130       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a18~porta_address_reg0 ;
; 14.900 ; 15.130       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a18~porta_re_reg       ;
; 14.900 ; 15.130       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a56                    ;
; 14.900 ; 15.130       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a64                    ;
; 14.900 ; 15.130       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a65                    ;
; 14.900 ; 15.130       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a66                    ;
; 14.900 ; 15.130       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a67                    ;
; 14.900 ; 15.130       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a68                    ;
; 14.900 ; 15.130       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a69                    ;
; 14.900 ; 15.130       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a70                    ;
; 14.900 ; 15.130       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a71                    ;
; 14.900 ; 15.130       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_vaa1:auto_generated|altsyncram:ram_block1a0|altsyncram_qi83:auto_generated|ram_block1a56                          ;
; 14.900 ; 15.130       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_vaa1:auto_generated|altsyncram:ram_block1a0|altsyncram_qi83:auto_generated|ram_block1a64                          ;
; 14.900 ; 15.130       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_vaa1:auto_generated|altsyncram:ram_block1a0|altsyncram_qi83:auto_generated|ram_block1a65                          ;
; 14.900 ; 15.130       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_vaa1:auto_generated|altsyncram:ram_block1a0|altsyncram_qi83:auto_generated|ram_block1a66                          ;
; 14.900 ; 15.130       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_vaa1:auto_generated|altsyncram:ram_block1a0|altsyncram_qi83:auto_generated|ram_block1a67                          ;
; 14.900 ; 15.130       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_vaa1:auto_generated|altsyncram:ram_block1a0|altsyncram_qi83:auto_generated|ram_block1a68                          ;
; 14.900 ; 15.130       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_vaa1:auto_generated|altsyncram:ram_block1a0|altsyncram_qi83:auto_generated|ram_block1a69                          ;
; 14.900 ; 15.130       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_vaa1:auto_generated|altsyncram:ram_block1a0|altsyncram_qi83:auto_generated|ram_block1a70                          ;
; 14.900 ; 15.130       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_vaa1:auto_generated|altsyncram:ram_block1a0|altsyncram_qi83:auto_generated|ram_block1a71                          ;
; 14.901 ; 15.131       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a0                     ;
; 14.901 ; 15.131       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a1                     ;
; 14.901 ; 15.131       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a15                    ;
; 14.901 ; 15.131       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a18                    ;
; 14.901 ; 15.131       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a19                    ;
; 14.901 ; 15.131       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a24                    ;
; 14.901 ; 15.131       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a25                    ;
; 14.901 ; 15.131       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a43                    ;
; 14.901 ; 15.131       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_vaa1:auto_generated|altsyncram:ram_block1a0|altsyncram_qi83:auto_generated|ram_block1a0                           ;
; 14.901 ; 15.131       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_vaa1:auto_generated|altsyncram:ram_block1a0|altsyncram_qi83:auto_generated|ram_block1a1                           ;
; 14.901 ; 15.131       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_vaa1:auto_generated|altsyncram:ram_block1a0|altsyncram_qi83:auto_generated|ram_block1a18                          ;
; 14.901 ; 15.131       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_vaa1:auto_generated|altsyncram:ram_block1a0|altsyncram_qi83:auto_generated|ram_block1a19                          ;
; 14.901 ; 15.131       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_vaa1:auto_generated|altsyncram:ram_block1a0|altsyncram_qi83:auto_generated|ram_block1a20                          ;
; 14.901 ; 15.131       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_vaa1:auto_generated|altsyncram:ram_block1a0|altsyncram_qi83:auto_generated|ram_block1a24                          ;
; 14.901 ; 15.131       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_vaa1:auto_generated|altsyncram:ram_block1a0|altsyncram_qi83:auto_generated|ram_block1a25                          ;
; 14.901 ; 15.131       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_vaa1:auto_generated|altsyncram:ram_block1a0|altsyncram_qi83:auto_generated|ram_block1a42                          ;
; 14.901 ; 15.131       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_vaa1:auto_generated|altsyncram:ram_block1a0|altsyncram_qi83:auto_generated|ram_block1a43                          ;
; 14.901 ; 15.131       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_vaa1:auto_generated|altsyncram:ram_block1a0|altsyncram_qi83:auto_generated|ram_block1a44                          ;
; 14.902 ; 15.132       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[10]                                        ;
; 14.902 ; 15.132       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[11]                                        ;
; 14.902 ; 15.132       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[12]                                        ;
; 14.902 ; 15.132       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[13]                                        ;
; 14.902 ; 15.132       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[14]                                        ;
; 14.902 ; 15.132       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[15]                                        ;
; 14.902 ; 15.132       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[8]                                         ;
; 14.902 ; 15.132       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[9]                                         ;
; 14.902 ; 15.132       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~portb_address_reg0              ;
; 14.902 ; 15.132       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~portb_address_reg0               ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a11~porta_address_reg0 ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a11~porta_re_reg       ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a16~porta_address_reg0 ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a16~porta_re_reg       ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a20~porta_address_reg0 ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a20~porta_re_reg       ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a2~porta_address_reg0  ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a2~porta_re_reg        ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a48~porta_address_reg0 ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a48~porta_re_reg       ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a4~porta_address_reg0  ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a4~porta_re_reg        ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a50~porta_address_reg0 ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a50~porta_re_reg       ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a8~porta_address_reg0  ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a8~porta_re_reg        ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a9~porta_address_reg0  ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a9~porta_re_reg        ;
; 14.904 ; 15.134       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a10                    ;
; 14.904 ; 15.134       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a11                    ;
; 14.904 ; 15.134       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a12                    ;
; 14.904 ; 15.134       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a13~porta_address_reg0 ;
; 14.904 ; 15.134       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a13~porta_re_reg       ;
; 14.904 ; 15.134       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a16                    ;
; 14.904 ; 15.134       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a17                    ;
; 14.904 ; 15.134       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a2                     ;
; 14.904 ; 15.134       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a20                    ;
; 14.904 ; 15.134       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a21                    ;
; 14.904 ; 15.134       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a22                    ;
; 14.904 ; 15.134       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a23                    ;
; 14.904 ; 15.134       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a26                    ;
; 14.904 ; 15.134       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a27                    ;
; 14.904 ; 15.134       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a28                    ;
; 14.904 ; 15.134       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a29                    ;
; 14.904 ; 15.134       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a3                     ;
; 14.904 ; 15.134       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a32                    ;
; 14.904 ; 15.134       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a33                    ;
; 14.904 ; 15.134       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a34                    ;
; 14.904 ; 15.134       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a35                    ;
; 14.904 ; 15.134       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a36                    ;
; 14.904 ; 15.134       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a4                     ;
; 14.904 ; 15.134       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a40                    ;
; 14.904 ; 15.134       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a41                    ;
; 14.904 ; 15.134       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a42                    ;
; 14.904 ; 15.134       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a44                    ;
; 14.904 ; 15.134       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a45                    ;
; 14.904 ; 15.134       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a46                    ;
; 14.904 ; 15.134       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a47                    ;
+--------+--------------+----------------+-----------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                               ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; 14.936 ; 15.120       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; mapController:mapController_inst|tileLoad                                      ;
; 14.963 ; 15.179       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; mapController:mapController_inst|tileLoad                                      ;
; 15.116 ; 15.116       ; 0.000          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; mapController_inst|tileLoad|clk                                                ;
; 15.147 ; 15.147       ; 0.000          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 15.147 ; 15.147       ; 0.000          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 15.156 ; 15.156       ; 0.000          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 15.156 ; 15.156       ; 0.000          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 15.185 ; 15.185       ; 0.000          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; mapController_inst|tileLoad|clk                                                ;
; 28.303 ; 30.303       ; 2.000          ; Min Period       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; mapController:mapController_inst|tileLoad                                      ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.294 ; 49.524       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gu14:auto_generated|ram_block1a0~portb_address_reg0                                                                              ;
; 49.310 ; 49.526       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                 ;
; 49.310 ; 49.526       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|tdo                                                                                                                                                                                                     ;
; 49.310 ; 49.526       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                           ;
; 49.331 ; 49.515       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.331 ; 49.515       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.331 ; 49.515       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[0]                                                                                                                                                                                                ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[1]                                                                                                                                                                                                ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[2]                                                                                                                                                                                                ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                                                                ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                                                                ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                                                                                                ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                                                                                                ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                                                                                                ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[8]                                                                                                                                                                                                ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[9]                                                                                                                                                                                                ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                             ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                            ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                             ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[10]                                                                                                                                                                                                                               ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[11]                                                                                                                                                                                                                               ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[6]                                                                                                                                                                                                                                ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[7]                                                                                                                                                                                                                                ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[8]                                                                                                                                                                                                                                ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[9]                                                                                                                                                                                                                                ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                   ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                   ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                   ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                                                   ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                                                   ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                   ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                                                   ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                                                   ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                   ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                   ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[16]                                                       ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[17]                                                       ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[18]                                                       ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[19]                                                       ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[20]                                                       ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[32]                                                       ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[33]                                                       ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[34]                                                       ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[35]                                                       ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[36]                                                       ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[37]                                                       ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|read                                                                                                                                                                                                    ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|read_req                                                                                                                                                                                                ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|state                                                                                                                                                                                                   ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                               ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                         ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|write                                                                                                                                                                                                   ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                           ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|write_valid                                                                                                                                                                                             ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                                                                                ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[12]                                                                                                                                                                                                                               ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[1]                                                                                                                                                                                                                                ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[2]                                                                                                                                                                                                                                ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[3]                                                                                                                                                                                                                                ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[4]                                                                                                                                                                                                                                ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[5]                                                                                                                                                                                                                                ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                     ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                                ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                                                                ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                  ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                                                  ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                                                                                                                                                                                                                  ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                  ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                       ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                            ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                            ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                            ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                            ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                          ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                          ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                          ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                          ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                               ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                               ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                               ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                 ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                 ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                 ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                 ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                 ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                 ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                 ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                                                 ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                        ;
+---------------------+---------------------+--------+-------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+-------+------------+----------------------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; 3.715  ; 4.582 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[0]          ; CLOCK_50            ; 1.385  ; 2.259 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[2]          ; CLOCK_50            ; 0.822  ; 1.582 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[3]          ; CLOCK_50            ; 1.028  ; 1.799 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[10]         ; CLOCK_50            ; 3.715  ; 4.582 ; Rise       ; CLOCK_50                                                 ;
; KEY[*]              ; CLOCK_50            ; 1.111  ; 1.897 ; Rise       ; CLOCK_50                                                 ;
;  KEY[0]             ; CLOCK_50            ; 1.111  ; 1.897 ; Rise       ; CLOCK_50                                                 ;
;  KEY[1]             ; CLOCK_50            ; 0.158  ; 0.589 ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_I2C_SDA   ; CLOCK_50            ; 0.890  ; 1.635 ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_INT_n     ; CLOCK_50            ; 2.549  ; 3.483 ; Rise       ; CLOCK_50                                                 ;
; SW[*]               ; CLOCK_50            ; 0.095  ; 0.526 ; Rise       ; CLOCK_50                                                 ;
;  SW[0]              ; CLOCK_50            ; -0.036 ; 0.434 ; Rise       ; CLOCK_50                                                 ;
;  SW[1]              ; CLOCK_50            ; -0.184 ; 0.283 ; Rise       ; CLOCK_50                                                 ;
;  SW[2]              ; CLOCK_50            ; -0.054 ; 0.398 ; Rise       ; CLOCK_50                                                 ;
;  SW[3]              ; CLOCK_50            ; 0.095  ; 0.526 ; Rise       ; CLOCK_50                                                 ;
; GPIO_2[*]           ; CLOCK_50            ; 4.073  ; 5.095 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO_2[10]         ; CLOCK_50            ; 4.073  ; 5.095 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 2.512  ; 3.332 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 2.477  ; 3.280 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 2.489  ; 3.301 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 2.312  ; 3.075 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 2.264  ; 3.028 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 2.211  ; 2.970 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 2.512  ; 3.287 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 2.382  ; 3.171 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 2.294  ; 3.057 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 2.185  ; 2.931 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 2.272  ; 3.025 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 2.272  ; 3.031 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 2.375  ; 3.126 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 2.326  ; 3.123 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 2.496  ; 3.332 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 2.420  ; 3.233 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 2.277  ; 3.020 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 1.581  ; 1.933 ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms ; altera_reserved_tck ; 3.701  ; 4.179 ; Rise       ; altera_reserved_tck                                      ;
+---------------------+---------------------+--------+-------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; -0.614 ; -1.358 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[0]          ; CLOCK_50            ; -1.090 ; -1.930 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[2]          ; CLOCK_50            ; -0.614 ; -1.358 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[3]          ; CLOCK_50            ; -0.812 ; -1.569 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[10]         ; CLOCK_50            ; -1.513 ; -2.353 ; Rise       ; CLOCK_50                                                 ;
; KEY[*]              ; CLOCK_50            ; 0.181  ; -0.264 ; Rise       ; CLOCK_50                                                 ;
;  KEY[0]             ; CLOCK_50            ; -0.881 ; -1.668 ; Rise       ; CLOCK_50                                                 ;
;  KEY[1]             ; CLOCK_50            ; 0.181  ; -0.264 ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_I2C_SDA   ; CLOCK_50            ; -0.671 ; -1.417 ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_INT_n     ; CLOCK_50            ; -0.917 ; -1.701 ; Rise       ; CLOCK_50                                                 ;
; SW[*]               ; CLOCK_50            ; 0.342  ; -0.128 ; Rise       ; CLOCK_50                                                 ;
;  SW[0]              ; CLOCK_50            ; 0.200  ; -0.273 ; Rise       ; CLOCK_50                                                 ;
;  SW[1]              ; CLOCK_50            ; 0.342  ; -0.128 ; Rise       ; CLOCK_50                                                 ;
;  SW[2]              ; CLOCK_50            ; 0.218  ; -0.239 ; Rise       ; CLOCK_50                                                 ;
;  SW[3]              ; CLOCK_50            ; 0.074  ; -0.362 ; Rise       ; CLOCK_50                                                 ;
; GPIO_2[*]           ; CLOCK_50            ; -1.988 ; -2.830 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO_2[10]         ; CLOCK_50            ; -1.988 ; -2.830 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; -1.782 ; -2.513 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -2.062 ; -2.850 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -2.072 ; -2.869 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -1.910 ; -2.665 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -1.858 ; -2.608 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -1.806 ; -2.551 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -2.100 ; -2.867 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -1.970 ; -2.745 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -1.892 ; -2.647 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -1.782 ; -2.513 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -1.865 ; -2.604 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -1.872 ; -2.622 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -1.970 ; -2.712 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -1.919 ; -2.700 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -2.081 ; -2.899 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -2.009 ; -2.806 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -1.875 ; -2.612 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.188  ; -0.174 ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms ; altera_reserved_tck ; -0.942 ; -1.286 ; Rise       ; altera_reserved_tck                                      ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                               ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; 4.392  ; 4.492  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[1]          ; CLOCK_50            ; 4.058  ; 4.189  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[4]          ; CLOCK_50            ; 4.392  ; 4.492  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[5]          ; CLOCK_50            ; 4.246  ; 4.357  ; Rise       ; CLOCK_50                                                 ;
; LED[*]              ; CLOCK_50            ; 5.206  ; 5.053  ; Rise       ; CLOCK_50                                                 ;
;  LED[0]             ; CLOCK_50            ; 4.080  ; 4.180  ; Rise       ; CLOCK_50                                                 ;
;  LED[1]             ; CLOCK_50            ; 4.598  ; 4.800  ; Rise       ; CLOCK_50                                                 ;
;  LED[2]             ; CLOCK_50            ; 4.235  ; 4.349  ; Rise       ; CLOCK_50                                                 ;
;  LED[3]             ; CLOCK_50            ; 4.068  ; 4.186  ; Rise       ; CLOCK_50                                                 ;
;  LED[6]             ; CLOCK_50            ; 3.949  ; 4.098  ; Rise       ; CLOCK_50                                                 ;
;  LED[7]             ; CLOCK_50            ; 5.206  ; 5.053  ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_I2C_SCL   ; CLOCK_50            ; 3.335  ; 3.350  ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_I2C_SDA   ; CLOCK_50            ; 3.492  ; 3.488  ; Rise       ; CLOCK_50                                                 ;
; LED[*]              ; CLOCK_50            ; 14.526 ; 14.436 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[4]             ; CLOCK_50            ; 13.313 ; 13.482 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[5]             ; CLOCK_50            ; 14.526 ; 14.436 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_B[*]            ; CLOCK_50            ; 4.529  ; 4.383  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[0]           ; CLOCK_50            ; 3.319  ; 3.393  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[1]           ; CLOCK_50            ; 3.250  ; 3.350  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[2]           ; CLOCK_50            ; 3.440  ; 3.529  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[3]           ; CLOCK_50            ; 3.242  ; 3.335  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[4]           ; CLOCK_50            ; 2.850  ; 2.900  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[5]           ; CLOCK_50            ; 3.477  ; 3.544  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[6]           ; CLOCK_50            ; 3.028  ; 3.105  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[7]           ; CLOCK_50            ; 4.529  ; 4.383  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_G[*]            ; CLOCK_50            ; 4.915  ; 4.794  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[0]           ; CLOCK_50            ; 3.045  ; 3.112  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[1]           ; CLOCK_50            ; 4.915  ; 4.794  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[2]           ; CLOCK_50            ; 3.049  ; 3.094  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[3]           ; CLOCK_50            ; 3.437  ; 3.530  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[4]           ; CLOCK_50            ; 2.962  ; 3.034  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[5]           ; CLOCK_50            ; 2.899  ; 2.920  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[6]           ; CLOCK_50            ; 2.946  ; 3.006  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[7]           ; CLOCK_50            ; 3.529  ; 3.621  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_HSD             ; CLOCK_50            ; 2.394  ; 2.393  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_R[*]            ; CLOCK_50            ; 3.106  ; 3.186  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[0]           ; CLOCK_50            ; 2.934  ; 2.978  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[1]           ; CLOCK_50            ; 3.106  ; 3.186  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[2]           ; CLOCK_50            ; 3.025  ; 3.090  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[3]           ; CLOCK_50            ; 2.855  ; 2.879  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[4]           ; CLOCK_50            ; 2.859  ; 2.886  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[5]           ; CLOCK_50            ; 2.853  ; 2.876  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[6]           ; CLOCK_50            ; 2.906  ; 2.959  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[7]           ; CLOCK_50            ; 2.798  ; 2.811  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_VSD             ; CLOCK_50            ; 2.456  ; 2.427  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_DCLK            ; CLOCK_50            ; 11.847 ;        ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; MTL_DCLK            ; CLOCK_50            ;        ; 11.827 ; Fall       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 2.705  ; 2.767  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 2.393  ; 2.418  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 2.705  ; 2.767  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 2.587  ; 2.650  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 2.217  ; 2.232  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 2.162  ; 2.163  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 2.477  ; 2.518  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 2.063  ; 2.058  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 2.364  ; 2.401  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 2.422  ; 2.481  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 2.449  ; 2.468  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 2.499  ; 2.540  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 2.505  ; 2.546  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 2.523  ; 2.596  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 2.432  ; 2.473  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 2.412  ; 2.439  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 2.432  ; 2.473  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 2.670  ; 2.729  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE            ; CLOCK_50            ; 2.329  ; 2.358  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 3.923  ; 3.731  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 4.554  ; 4.714  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 4.554  ; 4.714  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 3.967  ; 4.073  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 3.505  ; 3.644  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 3.248  ; 3.324  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 3.980  ; 4.127  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 3.877  ; 3.946  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 3.632  ; 3.685  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 3.375  ; 3.481  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 3.492  ; 3.560  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 4.152  ; 4.182  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 3.851  ; 3.905  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 3.499  ; 3.552  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 3.552  ; 3.619  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 3.694  ; 3.777  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 4.064  ; 4.131  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 3.829  ; 3.827  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 2.310  ; 2.337  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 2.310  ; 2.337  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 2.287  ; 2.304  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 2.626  ; 2.699  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 3.003  ; 3.114  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -1.488 ;        ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -1.517 ; Fall       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; altera_reserved_tdo ; altera_reserved_tck ; 7.499  ; 7.792  ; Fall       ; altera_reserved_tck                                      ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; 3.918  ; 4.041  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[1]          ; CLOCK_50            ; 3.918  ; 4.041  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[4]          ; CLOCK_50            ; 4.231  ; 4.321  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[5]          ; CLOCK_50            ; 4.088  ; 4.189  ; Rise       ; CLOCK_50                                                 ;
; LED[*]              ; CLOCK_50            ; 3.812  ; 3.954  ; Rise       ; CLOCK_50                                                 ;
;  LED[0]             ; CLOCK_50            ; 3.938  ; 4.031  ; Rise       ; CLOCK_50                                                 ;
;  LED[1]             ; CLOCK_50            ; 4.435  ; 4.627  ; Rise       ; CLOCK_50                                                 ;
;  LED[2]             ; CLOCK_50            ; 4.086  ; 4.193  ; Rise       ; CLOCK_50                                                 ;
;  LED[3]             ; CLOCK_50            ; 3.926  ; 4.037  ; Rise       ; CLOCK_50                                                 ;
;  LED[6]             ; CLOCK_50            ; 3.812  ; 3.954  ; Rise       ; CLOCK_50                                                 ;
;  LED[7]             ; CLOCK_50            ; 5.079  ; 4.922  ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_I2C_SCL   ; CLOCK_50            ; 3.223  ; 3.240  ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_I2C_SDA   ; CLOCK_50            ; 3.374  ; 3.372  ; Rise       ; CLOCK_50                                                 ;
; LED[*]              ; CLOCK_50            ; 4.994  ; 5.136  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[4]             ; CLOCK_50            ; 4.994  ; 5.136  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[5]             ; CLOCK_50            ; 6.134  ; 6.058  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_B[*]            ; CLOCK_50            ; 2.523  ; 2.568  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[0]           ; CLOCK_50            ; 2.973  ; 3.041  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[1]           ; CLOCK_50            ; 2.904  ; 2.998  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[2]           ; CLOCK_50            ; 3.089  ; 3.172  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[3]           ; CLOCK_50            ; 2.894  ; 2.981  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[4]           ; CLOCK_50            ; 2.523  ; 2.568  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[5]           ; CLOCK_50            ; 3.124  ; 3.185  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[6]           ; CLOCK_50            ; 2.689  ; 2.761  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[7]           ; CLOCK_50            ; 4.191  ; 4.040  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_G[*]            ; CLOCK_50            ; 2.569  ; 2.587  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[0]           ; CLOCK_50            ; 2.706  ; 2.768  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[1]           ; CLOCK_50            ; 4.562  ; 4.434  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[2]           ; CLOCK_50            ; 2.709  ; 2.750  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[3]           ; CLOCK_50            ; 3.083  ; 3.169  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[4]           ; CLOCK_50            ; 2.627  ; 2.693  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[5]           ; CLOCK_50            ; 2.569  ; 2.587  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[6]           ; CLOCK_50            ; 2.614  ; 2.669  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[7]           ; CLOCK_50            ; 3.175  ; 3.261  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_HSD             ; CLOCK_50            ; 2.081  ; 2.078  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_R[*]            ; CLOCK_50            ; 2.468  ; 2.478  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[0]           ; CLOCK_50            ; 2.598  ; 2.639  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[1]           ; CLOCK_50            ; 2.765  ; 2.840  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[2]           ; CLOCK_50            ; 2.687  ; 2.747  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[3]           ; CLOCK_50            ; 2.524  ; 2.545  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[4]           ; CLOCK_50            ; 2.527  ; 2.550  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[5]           ; CLOCK_50            ; 2.521  ; 2.541  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[6]           ; CLOCK_50            ; 2.573  ; 2.622  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[7]           ; CLOCK_50            ; 2.468  ; 2.478  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_VSD             ; CLOCK_50            ; 2.143  ; 2.113  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_DCLK            ; CLOCK_50            ; 11.566 ;        ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; MTL_DCLK            ; CLOCK_50            ;        ; 11.545 ; Fall       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 1.762  ; 1.755  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 2.082  ; 2.103  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 2.378  ; 2.435  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 2.265  ; 2.322  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 1.910  ; 1.922  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 1.857  ; 1.855  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 2.159  ; 2.196  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 1.762  ; 1.755  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 2.050  ; 2.083  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 2.107  ; 2.161  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 2.135  ; 2.151  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 2.184  ; 2.220  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 2.189  ; 2.226  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 2.203  ; 2.271  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 2.096  ; 2.119  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 2.096  ; 2.119  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 2.115  ; 2.152  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 2.348  ; 2.403  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE            ; CLOCK_50            ; 2.017  ; 2.042  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 3.608  ; 3.413  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 2.746  ; 2.816  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 3.658  ; 3.820  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 3.162  ; 3.298  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 3.004  ; 3.088  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 2.746  ; 2.816  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 3.445  ; 3.568  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 3.055  ; 3.173  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 2.984  ; 3.086  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 2.886  ; 2.948  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 2.847  ; 2.947  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 3.216  ; 3.328  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 3.137  ; 3.281  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 2.941  ; 3.042  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 2.991  ; 3.095  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 3.013  ; 3.144  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 3.114  ; 3.259  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 2.906  ; 2.985  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 1.977  ; 1.991  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 1.999  ; 2.022  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 1.977  ; 1.991  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 2.306  ; 2.373  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 2.668  ; 2.771  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -1.762 ;        ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -1.791 ; Fall       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; altera_reserved_tdo ; altera_reserved_tck ; 6.273  ; 6.572  ; Fall       ; altera_reserved_tck                                      ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; GPIO_2[3]  ; GPIO_2[1]   ; 3.536 ; 3.471 ; 4.281 ; 4.216 ;
; KEY[0]     ; GPIO_2[4]   ; 5.185 ;       ;       ; 6.080 ;
; KEY[1]     ; GPIO_2[5]   ; 3.869 ;       ;       ; 4.400 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; GPIO_2[3]  ; GPIO_2[1]   ; 3.420 ; 3.355 ; 4.160 ; 4.095 ;
; KEY[0]     ; GPIO_2[4]   ; 4.975 ;       ;       ; 5.849 ;
; KEY[1]     ; GPIO_2[5]   ; 3.741 ;       ;       ; 4.273 ;
+------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                               ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.144 ; 2.070 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.350 ; 3.257 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.350 ; 3.257 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.144 ; 2.070 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.990 ; 3.925 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.915 ; 3.822 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.734 ; 3.641 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.734 ; 3.641 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.150 ; 2.076 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.448 ; 2.374 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.449 ; 2.375 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.445 ; 2.371 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.445 ; 2.371 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.302 ; 2.228 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.445 ; 2.371 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.445 ; 2.371 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.915 ; 3.822 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                       ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.838 ; 1.764 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.005 ; 2.912 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.005 ; 2.912 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.838 ; 1.764 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.616 ; 3.551 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.547 ; 3.454 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.374 ; 3.281 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.374 ; 3.281 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.843 ; 1.769 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.129 ; 2.055 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.130 ; 2.056 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.126 ; 2.052 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.126 ; 2.052 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.989 ; 1.915 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.126 ; 2.052 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.126 ; 2.052 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.547 ; 3.454 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                      ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.131     ; 2.205     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.480     ; 3.573     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.480     ; 3.573     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.131     ; 2.205     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.247     ; 4.312     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.134     ; 4.227     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.923     ; 4.016     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.923     ; 4.016     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.139     ; 2.213     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.482     ; 2.556     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.484     ; 2.558     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.479     ; 2.553     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.479     ; 2.553     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.315     ; 2.389     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.479     ; 2.553     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.479     ; 2.553     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 4.134     ; 4.227     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                              ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.822     ; 1.896     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.126     ; 3.219     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.126     ; 3.219     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.822     ; 1.896     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.860     ; 3.925     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.754     ; 3.847     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.552     ; 3.645     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.552     ; 3.645     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.830     ; 1.904     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.159     ; 2.233     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.161     ; 2.235     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.156     ; 2.230     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.156     ; 2.230     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.999     ; 2.073     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.156     ; 2.230     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.156     ; 2.230     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.754     ; 3.847     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 55
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.182
Worst Case Available Settling Time: 17.018 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                      ;
+-----------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Clock                                                     ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                                          ; -5.987   ; 0.090  ; -3.859   ; 0.373   ; 4.738               ;
;  CLOCK_50                                                 ; -1.726   ; 0.136  ; 6.202    ; 0.563   ; 9.206               ;
;  MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -5.983   ; 0.178  ; -3.859   ; 0.639   ; 14.884              ;
;  MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.918    ; 20.992 ; -3.500   ; 1.817   ; 14.909              ;
;  RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -5.987   ; 0.090  ; -1.847   ; 0.373   ; 4.738               ;
;  altera_reserved_tck                                      ; 44.880   ; 0.187  ; 48.063   ; 0.563   ; 49.294              ;
; Design-wide TNS                                           ; -802.947 ; 0.0    ; -280.839 ; 0.0     ; 0.0                 ;
;  CLOCK_50                                                 ; -2.467   ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
;  MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -505.706 ; 0.000  ; -273.645 ; 0.000   ; 0.000               ;
;  MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000    ; 0.000  ; -3.500   ; 0.000   ; 0.000               ;
;  RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -294.774 ; 0.000  ; -3.694   ; 0.000   ; 0.000               ;
;  altera_reserved_tck                                      ; 0.000    ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
+-----------------------------------------------------------+----------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                        ;
+---------------------+---------------------+--------+-------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+-------+------------+----------------------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; 6.413  ; 7.015 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[0]          ; CLOCK_50            ; 2.413  ; 3.052 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[2]          ; CLOCK_50            ; 1.486  ; 1.986 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[3]          ; CLOCK_50            ; 1.825  ; 2.326 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[10]         ; CLOCK_50            ; 6.413  ; 7.015 ; Rise       ; CLOCK_50                                                 ;
; KEY[*]              ; CLOCK_50            ; 2.025  ; 2.560 ; Rise       ; CLOCK_50                                                 ;
;  KEY[0]             ; CLOCK_50            ; 2.025  ; 2.560 ; Rise       ; CLOCK_50                                                 ;
;  KEY[1]             ; CLOCK_50            ; 0.216  ; 0.589 ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_I2C_SDA   ; CLOCK_50            ; 1.601  ; 2.095 ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_INT_n     ; CLOCK_50            ; 4.655  ; 5.279 ; Rise       ; CLOCK_50                                                 ;
; SW[*]               ; CLOCK_50            ; 0.153  ; 0.526 ; Rise       ; CLOCK_50                                                 ;
;  SW[0]              ; CLOCK_50            ; -0.036 ; 0.434 ; Rise       ; CLOCK_50                                                 ;
;  SW[1]              ; CLOCK_50            ; -0.184 ; 0.283 ; Rise       ; CLOCK_50                                                 ;
;  SW[2]              ; CLOCK_50            ; -0.054 ; 0.398 ; Rise       ; CLOCK_50                                                 ;
;  SW[3]              ; CLOCK_50            ; 0.153  ; 0.526 ; Rise       ; CLOCK_50                                                 ;
; GPIO_2[*]           ; CLOCK_50            ; 7.134  ; 7.755 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO_2[10]         ; CLOCK_50            ; 7.134  ; 7.755 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 4.327  ; 4.855 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 4.240  ; 4.801 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 4.286  ; 4.840 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 3.975  ; 4.513 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 3.887  ; 4.407 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 3.823  ; 4.331 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 4.327  ; 4.845 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 4.119  ; 4.641 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 3.950  ; 4.466 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 3.754  ; 4.251 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 3.914  ; 4.405 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 3.917  ; 4.458 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 4.119  ; 4.606 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 3.943  ; 4.511 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 4.250  ; 4.855 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 4.151  ; 4.709 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 3.943  ; 4.445 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 3.457  ; 3.607 ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms ; altera_reserved_tck ; 8.241  ; 8.501 ; Rise       ; altera_reserved_tck                                      ;
+---------------------+---------------------+--------+-------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; -0.614 ; -1.346 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[0]          ; CLOCK_50            ; -1.090 ; -1.930 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[2]          ; CLOCK_50            ; -0.614 ; -1.346 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[3]          ; CLOCK_50            ; -0.812 ; -1.569 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[10]         ; CLOCK_50            ; -1.513 ; -2.353 ; Rise       ; CLOCK_50                                                 ;
; KEY[*]              ; CLOCK_50            ; 0.355  ; 0.198  ; Rise       ; CLOCK_50                                                 ;
;  KEY[0]             ; CLOCK_50            ; -0.881 ; -1.668 ; Rise       ; CLOCK_50                                                 ;
;  KEY[1]             ; CLOCK_50            ; 0.355  ; 0.198  ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_I2C_SDA   ; CLOCK_50            ; -0.671 ; -1.417 ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_INT_n     ; CLOCK_50            ; -0.917 ; -1.701 ; Rise       ; CLOCK_50                                                 ;
; SW[*]               ; CLOCK_50            ; 0.583  ; 0.386  ; Rise       ; CLOCK_50                                                 ;
;  SW[0]              ; CLOCK_50            ; 0.383  ; 0.132  ; Rise       ; CLOCK_50                                                 ;
;  SW[1]              ; CLOCK_50            ; 0.583  ; 0.386  ; Rise       ; CLOCK_50                                                 ;
;  SW[2]              ; CLOCK_50            ; 0.404  ; 0.189  ; Rise       ; CLOCK_50                                                 ;
;  SW[3]              ; CLOCK_50            ; 0.158  ; -0.018 ; Rise       ; CLOCK_50                                                 ;
; GPIO_2[*]           ; CLOCK_50            ; -1.988 ; -2.830 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO_2[10]         ; CLOCK_50            ; -1.988 ; -2.830 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; -1.782 ; -2.513 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -2.062 ; -2.850 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -2.072 ; -2.869 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -1.910 ; -2.665 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -1.858 ; -2.608 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -1.806 ; -2.551 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -2.100 ; -2.867 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -1.970 ; -2.745 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -1.892 ; -2.647 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -1.782 ; -2.513 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -1.865 ; -2.604 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -1.872 ; -2.622 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -1.970 ; -2.712 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -1.919 ; -2.700 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -2.081 ; -2.899 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -2.009 ; -2.806 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -1.875 ; -2.612 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.188  ; -0.174 ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms ; altera_reserved_tck ; -0.942 ; -1.286 ; Rise       ; altera_reserved_tck                                      ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                               ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; 7.486  ; 7.539  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[1]          ; CLOCK_50            ; 6.974  ; 7.002  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[4]          ; CLOCK_50            ; 7.486  ; 7.539  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[5]          ; CLOCK_50            ; 7.278  ; 7.291  ; Rise       ; CLOCK_50                                                 ;
; LED[*]              ; CLOCK_50            ; 8.388  ; 8.046  ; Rise       ; CLOCK_50                                                 ;
;  LED[0]             ; CLOCK_50            ; 6.987  ; 6.963  ; Rise       ; CLOCK_50                                                 ;
;  LED[1]             ; CLOCK_50            ; 7.854  ; 7.913  ; Rise       ; CLOCK_50                                                 ;
;  LED[2]             ; CLOCK_50            ; 7.266  ; 7.262  ; Rise       ; CLOCK_50                                                 ;
;  LED[3]             ; CLOCK_50            ; 6.916  ; 6.943  ; Rise       ; CLOCK_50                                                 ;
;  LED[6]             ; CLOCK_50            ; 6.726  ; 6.838  ; Rise       ; CLOCK_50                                                 ;
;  LED[7]             ; CLOCK_50            ; 8.388  ; 8.046  ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_I2C_SCL   ; CLOCK_50            ; 5.693  ; 5.742  ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_I2C_SDA   ; CLOCK_50            ; 5.914  ; 5.969  ; Rise       ; CLOCK_50                                                 ;
; LED[*]              ; CLOCK_50            ; 24.760 ; 24.530 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[4]             ; CLOCK_50            ; 23.337 ; 23.307 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[5]             ; CLOCK_50            ; 24.760 ; 24.530 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_B[*]            ; CLOCK_50            ; 7.176  ; 6.918  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[0]           ; CLOCK_50            ; 5.707  ; 5.695  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[1]           ; CLOCK_50            ; 5.597  ; 5.563  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[2]           ; CLOCK_50            ; 5.950  ; 5.924  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[3]           ; CLOCK_50            ; 5.545  ; 5.563  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[4]           ; CLOCK_50            ; 4.870  ; 4.860  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[5]           ; CLOCK_50            ; 6.052  ; 5.990  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[6]           ; CLOCK_50            ; 5.230  ; 5.182  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[7]           ; CLOCK_50            ; 7.176  ; 6.918  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_G[*]            ; CLOCK_50            ; 7.800  ; 7.533  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[0]           ; CLOCK_50            ; 5.195  ; 5.193  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[1]           ; CLOCK_50            ; 7.800  ; 7.533  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[2]           ; CLOCK_50            ; 5.193  ; 5.188  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[3]           ; CLOCK_50            ; 5.898  ; 5.859  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[4]           ; CLOCK_50            ; 5.071  ; 5.043  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[5]           ; CLOCK_50            ; 4.981  ; 4.957  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[6]           ; CLOCK_50            ; 5.017  ; 5.046  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[7]           ; CLOCK_50            ; 6.115  ; 6.065  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_HSD             ; CLOCK_50            ; 4.044  ; 3.996  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_R[*]            ; CLOCK_50            ; 5.275  ; 5.297  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[0]           ; CLOCK_50            ; 5.015  ; 5.004  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[1]           ; CLOCK_50            ; 5.275  ; 5.297  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[2]           ; CLOCK_50            ; 5.185  ; 5.172  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[3]           ; CLOCK_50            ; 4.910  ; 4.865  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[4]           ; CLOCK_50            ; 4.905  ; 4.835  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[5]           ; CLOCK_50            ; 4.879  ; 4.822  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[6]           ; CLOCK_50            ; 4.980  ; 4.977  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[7]           ; CLOCK_50            ; 4.804  ; 4.738  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_VSD             ; CLOCK_50            ; 4.196  ; 4.155  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_DCLK            ; CLOCK_50            ; 13.000 ;        ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; MTL_DCLK            ; CLOCK_50            ;        ; 12.929 ; Fall       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 4.685  ; 4.596  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 4.116  ; 4.085  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 4.685  ; 4.596  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 4.449  ; 4.417  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 3.807  ; 3.775  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 3.721  ; 3.660  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 4.275  ; 4.212  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 3.529  ; 3.477  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 4.049  ; 4.030  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 4.203  ; 4.169  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 4.252  ; 4.196  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 4.320  ; 4.308  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 4.320  ; 4.298  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 4.399  ; 4.347  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 4.177  ; 4.138  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 4.159  ; 4.126  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 4.177  ; 4.138  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 4.604  ; 4.586  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE            ; CLOCK_50            ; 4.027  ; 3.959  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 6.133  ; 5.827  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 7.778  ; 7.857  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 7.778  ; 7.857  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 6.752  ; 6.783  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 6.049  ; 6.066  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 5.578  ; 5.582  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 6.894  ; 6.884  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 6.585  ; 6.624  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 6.163  ; 6.168  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 5.768  ; 5.783  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 5.907  ; 5.891  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 7.138  ; 6.990  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 6.516  ; 6.442  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 5.968  ; 5.932  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 6.052  ; 6.052  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 6.254  ; 6.258  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 6.935  ; 6.874  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 6.492  ; 6.426  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 3.988  ; 3.929  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 3.988  ; 3.929  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 3.935  ; 3.866  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 4.508  ; 4.566  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 5.178  ; 5.184  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -0.454 ;        ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -0.553 ; Fall       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; altera_reserved_tdo ; altera_reserved_tck ; 12.699 ; 13.258 ; Fall       ; altera_reserved_tck                                      ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; 3.918  ; 4.041  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[1]          ; CLOCK_50            ; 3.918  ; 4.041  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[4]          ; CLOCK_50            ; 4.231  ; 4.321  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[5]          ; CLOCK_50            ; 4.088  ; 4.189  ; Rise       ; CLOCK_50                                                 ;
; LED[*]              ; CLOCK_50            ; 3.812  ; 3.954  ; Rise       ; CLOCK_50                                                 ;
;  LED[0]             ; CLOCK_50            ; 3.938  ; 4.031  ; Rise       ; CLOCK_50                                                 ;
;  LED[1]             ; CLOCK_50            ; 4.435  ; 4.627  ; Rise       ; CLOCK_50                                                 ;
;  LED[2]             ; CLOCK_50            ; 4.086  ; 4.193  ; Rise       ; CLOCK_50                                                 ;
;  LED[3]             ; CLOCK_50            ; 3.926  ; 4.037  ; Rise       ; CLOCK_50                                                 ;
;  LED[6]             ; CLOCK_50            ; 3.812  ; 3.954  ; Rise       ; CLOCK_50                                                 ;
;  LED[7]             ; CLOCK_50            ; 5.079  ; 4.922  ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_I2C_SCL   ; CLOCK_50            ; 3.223  ; 3.240  ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_I2C_SDA   ; CLOCK_50            ; 3.374  ; 3.372  ; Rise       ; CLOCK_50                                                 ;
; LED[*]              ; CLOCK_50            ; 4.994  ; 5.136  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[4]             ; CLOCK_50            ; 4.994  ; 5.136  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[5]             ; CLOCK_50            ; 6.134  ; 6.058  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_B[*]            ; CLOCK_50            ; 2.523  ; 2.568  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[0]           ; CLOCK_50            ; 2.973  ; 3.041  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[1]           ; CLOCK_50            ; 2.904  ; 2.998  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[2]           ; CLOCK_50            ; 3.089  ; 3.172  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[3]           ; CLOCK_50            ; 2.894  ; 2.981  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[4]           ; CLOCK_50            ; 2.523  ; 2.568  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[5]           ; CLOCK_50            ; 3.124  ; 3.185  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[6]           ; CLOCK_50            ; 2.689  ; 2.761  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[7]           ; CLOCK_50            ; 4.191  ; 4.040  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_G[*]            ; CLOCK_50            ; 2.569  ; 2.587  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[0]           ; CLOCK_50            ; 2.706  ; 2.768  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[1]           ; CLOCK_50            ; 4.562  ; 4.434  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[2]           ; CLOCK_50            ; 2.709  ; 2.750  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[3]           ; CLOCK_50            ; 3.083  ; 3.169  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[4]           ; CLOCK_50            ; 2.627  ; 2.693  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[5]           ; CLOCK_50            ; 2.569  ; 2.587  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[6]           ; CLOCK_50            ; 2.614  ; 2.669  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[7]           ; CLOCK_50            ; 3.175  ; 3.261  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_HSD             ; CLOCK_50            ; 2.081  ; 2.078  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_R[*]            ; CLOCK_50            ; 2.468  ; 2.478  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[0]           ; CLOCK_50            ; 2.598  ; 2.639  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[1]           ; CLOCK_50            ; 2.765  ; 2.840  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[2]           ; CLOCK_50            ; 2.687  ; 2.747  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[3]           ; CLOCK_50            ; 2.524  ; 2.545  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[4]           ; CLOCK_50            ; 2.527  ; 2.550  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[5]           ; CLOCK_50            ; 2.521  ; 2.541  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[6]           ; CLOCK_50            ; 2.573  ; 2.622  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[7]           ; CLOCK_50            ; 2.468  ; 2.478  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_VSD             ; CLOCK_50            ; 2.143  ; 2.113  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_DCLK            ; CLOCK_50            ; 11.566 ;        ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; MTL_DCLK            ; CLOCK_50            ;        ; 11.545 ; Fall       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 1.762  ; 1.755  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 2.082  ; 2.103  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 2.378  ; 2.435  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 2.265  ; 2.322  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 1.910  ; 1.922  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 1.857  ; 1.855  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 2.159  ; 2.196  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 1.762  ; 1.755  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 2.050  ; 2.083  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 2.107  ; 2.161  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 2.135  ; 2.151  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 2.184  ; 2.220  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 2.189  ; 2.226  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 2.203  ; 2.271  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 2.096  ; 2.119  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 2.096  ; 2.119  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 2.115  ; 2.152  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 2.348  ; 2.403  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE            ; CLOCK_50            ; 2.017  ; 2.042  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 3.608  ; 3.413  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 2.746  ; 2.816  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 3.658  ; 3.820  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 3.162  ; 3.298  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 3.004  ; 3.088  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 2.746  ; 2.816  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 3.445  ; 3.568  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 3.055  ; 3.173  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 2.984  ; 3.086  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 2.886  ; 2.948  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 2.847  ; 2.947  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 3.216  ; 3.328  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 3.137  ; 3.281  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 2.941  ; 3.042  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 2.991  ; 3.095  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 3.013  ; 3.144  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 3.114  ; 3.259  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 2.906  ; 2.985  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 1.977  ; 1.991  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 1.999  ; 2.022  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 1.977  ; 1.991  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 2.306  ; 2.373  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 2.668  ; 2.771  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -1.762 ;        ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -1.791 ; Fall       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; altera_reserved_tdo ; altera_reserved_tck ; 6.273  ; 6.572  ; Fall       ; altera_reserved_tck                                      ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; GPIO_2[3]  ; GPIO_2[1]   ; 6.021 ; 5.901 ; 6.548 ; 6.428 ;
; KEY[0]     ; GPIO_2[4]   ; 8.920 ;       ;       ; 9.509 ;
; KEY[1]     ; GPIO_2[5]   ; 6.533 ;       ;       ; 6.715 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; GPIO_2[3]  ; GPIO_2[1]   ; 3.420 ; 3.355 ; 4.160 ; 4.095 ;
; KEY[0]     ; GPIO_2[4]   ; 4.975 ;       ;       ; 5.849 ;
; KEY[1]     ; GPIO_2[5]   ; 3.741 ;       ;       ; 4.273 ;
+------------+-------------+-------+-------+-------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[4]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[5]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[6]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[7]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G_SENSOR_CS_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_CS_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_SADDR           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_SCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_DCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_HSD             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_VSD             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_TOUCH_I2C_SCL   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_TOUCH_I2C_SDA   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; EPCS_DATA0          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; G_SENSOR_INT        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_SDAT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2_IN[0]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2_IN[1]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2_IN[2]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0_IN[0]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0_IN[1]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; MTL_TOUCH_I2C_SDA   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; MTL_TOUCH_INT_n     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LED[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; LED[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; LED[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-08 V                   ; 3.1 V               ; -0.0261 V           ; 0.227 V                              ; 0.278 V                              ; 1.5e-09 s                   ; 1.32e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-08 V                  ; 3.1 V              ; -0.0261 V          ; 0.227 V                             ; 0.278 V                             ; 1.5e-09 s                  ; 1.32e-09 s                 ; Yes                       ; Yes                       ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-08 V                   ; 3.1 V               ; -0.0261 V           ; 0.227 V                              ; 0.278 V                              ; 1.5e-09 s                   ; 1.32e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-08 V                  ; 3.1 V              ; -0.0261 V          ; 0.227 V                             ; 0.278 V                             ; 1.5e-09 s                  ; 1.32e-09 s                 ; Yes                       ; Yes                       ;
; G_SENSOR_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; ADC_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ADC_SADDR           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ADC_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_DCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; MTL_HSD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_VSD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_TOUCH_I2C_SCL   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; MTL_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; MTL_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; MTL_TOUCH_I2C_SDA   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.07e-08 V                   ; 3.12 V              ; -0.0141 V           ; 0.213 V                              ; 0.204 V                              ; 6.63e-10 s                  ; 1.57e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.07e-08 V                  ; 3.12 V             ; -0.0141 V          ; 0.213 V                             ; 0.204 V                             ; 6.63e-10 s                 ; 1.57e-09 s                 ; Yes                       ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LED[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; LED[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; LED[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.54e-06 V                   ; 3.09 V              ; -0.0134 V           ; 0.121 V                              ; 0.243 V                              ; 1.77e-09 s                  ; 1.7e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.54e-06 V                  ; 3.09 V             ; -0.0134 V          ; 0.121 V                             ; 0.243 V                             ; 1.77e-09 s                 ; 1.7e-09 s                  ; Yes                       ; Yes                       ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.54e-06 V                   ; 3.09 V              ; -0.0134 V           ; 0.121 V                              ; 0.243 V                              ; 1.77e-09 s                  ; 1.7e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.54e-06 V                  ; 3.09 V             ; -0.0134 V          ; 0.121 V                             ; 0.243 V                             ; 1.77e-09 s                 ; 1.7e-09 s                  ; Yes                       ; Yes                       ;
; G_SENSOR_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; ADC_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ADC_SADDR           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ADC_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_DCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; MTL_HSD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_VSD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_TOUCH_I2C_SCL   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; MTL_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; MTL_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; MTL_TOUCH_I2C_SDA   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.88e-06 V                   ; 3.1 V               ; -0.00497 V          ; 0.088 V                              ; 0.154 V                              ; 8.34e-10 s                  ; 1.96e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.88e-06 V                  ; 3.1 V              ; -0.00497 V         ; 0.088 V                             ; 0.154 V                             ; 8.34e-10 s                 ; 1.96e-09 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LED[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LED[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LED[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; G_SENSOR_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ADC_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADC_SADDR           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADC_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_DCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; MTL_HSD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_VSD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_TOUCH_I2C_SCL   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; MTL_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; MTL_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; MTL_TOUCH_I2C_SDA   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                       ;
+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths     ; FR Paths   ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+----------+----------+
; altera_reserved_tck                                      ; altera_reserved_tck                                      ; 6937         ; 0          ; 68       ; 2        ;
; CLOCK_50                                                 ; altera_reserved_tck                                      ; false path   ; 0          ; 0        ; 0        ;
; altera_reserved_tck                                      ; CLOCK_50                                                 ; false path   ; false path ; 0        ; 0        ;
; CLOCK_50                                                 ; CLOCK_50                                                 ; > 2147483647 ; 0          ; 50       ; 596      ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50                                                 ; 0            ; 0          ; 9        ; 0        ;
; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 7208         ; 0          ; 0        ; 0        ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; > 2147483647 ; 0          ; 0        ; 0        ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 45           ; 0          ; 0        ; 0        ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 11           ; 0          ; 0        ; 0        ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 141          ; 0          ; 0        ; 0        ;
; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40020        ; 9          ; 0        ; 0        ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 4295         ; 0          ; 0        ; 0        ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 15561        ; 0          ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                        ;
+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths     ; FR Paths   ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+----------+----------+
; altera_reserved_tck                                      ; altera_reserved_tck                                      ; 6937         ; 0          ; 68       ; 2        ;
; CLOCK_50                                                 ; altera_reserved_tck                                      ; false path   ; 0          ; 0        ; 0        ;
; altera_reserved_tck                                      ; CLOCK_50                                                 ; false path   ; false path ; 0        ; 0        ;
; CLOCK_50                                                 ; CLOCK_50                                                 ; > 2147483647 ; 0          ; 50       ; 596      ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50                                                 ; 0            ; 0          ; 9        ; 0        ;
; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 7208         ; 0          ; 0        ; 0        ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; > 2147483647 ; 0          ; 0        ; 0        ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 45           ; 0          ; 0        ; 0        ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 11           ; 0          ; 0        ; 0        ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 141          ; 0          ; 0        ; 0        ;
; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40020        ; 9          ; 0        ; 0        ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 4295         ; 0          ; 0        ; 0        ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 15561        ; 0          ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                              ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                                      ; altera_reserved_tck                                      ; 279      ; 0        ; 3        ; 0        ;
; CLOCK_50                                                 ; CLOCK_50                                                 ; 1918     ; 0        ; 16       ; 49       ;
; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 101      ; 0        ; 0        ; 0        ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 78       ; 0        ; 0        ; 0        ;
; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 1        ; 0        ; 0        ; 0        ;
; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2075     ; 0        ; 0        ; 0        ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2        ; 0        ; 0        ; 0        ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 77       ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                               ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                                      ; altera_reserved_tck                                      ; 279      ; 0        ; 3        ; 0        ;
; CLOCK_50                                                 ; CLOCK_50                                                 ; 1918     ; 0        ; 16       ; 49       ;
; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 101      ; 0        ; 0        ; 0        ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 78       ; 0        ; 0        ; 0        ;
; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 1        ; 0        ; 0        ; 0        ;
; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2075     ; 0        ; 0        ; 0        ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2        ; 0        ; 0        ; 0        ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 77       ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 30    ; 30   ;
; Unconstrained Input Port Paths  ; 307   ; 307  ;
; Unconstrained Output Ports      ; 80    ; 80   ;
; Unconstrained Output Port Paths ; 149   ; 149  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Warning (125092): Tcl Script File sdram_control/Sdram_RD_RAM.qip not found
    Info (125063): set_global_assignment -name QIP_FILE sdram_control/Sdram_RD_RAM.qip
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Wed Mar 16 02:26:33 2016
Info: Command: quartus_sta DE0_NANO -c DE0_NANO
Info: qsta_default_script.tcl version: #11
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 47 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical QXXQ6833_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_1]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_2]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_3]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_4]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_5]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_6]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_7]
        Info (332166): set_disable_timing [get_cells -hierarchical BITP7563_0]
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_hgj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_se9:dffpipe17|dffe18a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a* 
    Info (332165): Entity dcfifo_pej1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_id9:dffpipe19|dffe20a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a* 
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'MTL_SOPC/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.sdc'
Info (332104): Reading SDC File: 'DE0_NANO.SDC'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {MTL_PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -multiply_by 33 -duty_cycle 50.00 -name {MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]} {MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {MTL_PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -multiply_by 33 -phase 120.00 -duty_cycle 50.00 -name {MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]} {MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {RAM_PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]} {RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {RAM_PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase -108.00 -duty_cycle 50.00 -name {RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1]} {RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: reset_delay:reset_delay_inst|cont[20] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch sdram_control:sdram_control_inst|rWR1_ADDR[10]~1 is being clocked by reset_delay:reset_delay_inst|cont[20]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.987
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.987            -294.774 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -5.983            -505.706 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.726              -2.467 CLOCK_50 
    Info (332119):     4.918               0.000 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    44.880               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.215               0.000 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.290               0.000 CLOCK_50 
    Info (332119):     0.342               0.000 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.357               0.000 altera_reserved_tck 
    Info (332119):    21.687               0.000 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is -3.859
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.859            -273.645 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.500              -3.500 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -1.847              -3.694 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     6.202               0.000 CLOCK_50 
    Info (332119):    48.063               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.756
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.756               0.000 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.014               0.000 altera_reserved_tck 
    Info (332119):     1.047               0.000 CLOCK_50 
    Info (332119):     1.162               0.000 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.117               0.000 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 4.738
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.738               0.000 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.441               0.000 CLOCK_50 
    Info (332119):    14.884               0.000 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    14.921               0.000 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    49.490               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 55 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 55
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.182
    Info (332114): Worst Case Available Settling Time: 14.727 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: reset_delay:reset_delay_inst|cont[20] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch sdram_control:sdram_control_inst|rWR1_ADDR[10]~1 is being clocked by reset_delay:reset_delay_inst|cont[20]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.295
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.295            -444.324 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -5.245            -261.991 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.676               0.000 CLOCK_50 
    Info (332119):     5.456               0.000 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    45.505               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.216
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.216               0.000 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.287               0.000 CLOCK_50 
    Info (332119):     0.297               0.000 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.312               0.000 altera_reserved_tck 
    Info (332119):    21.564               0.000 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is -3.421
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.421            -236.807 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.088              -3.088 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -1.618              -3.236 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     6.560               0.000 CLOCK_50 
    Info (332119):    48.348               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.649
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.649               0.000 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.914               0.000 altera_reserved_tck 
    Info (332119):     0.948               0.000 CLOCK_50 
    Info (332119):     1.038               0.000 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.835               0.000 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 4.739
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.739               0.000 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.458               0.000 CLOCK_50 
    Info (332119):    14.892               0.000 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    14.909               0.000 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    49.442               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 55 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 55
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.182
    Info (332114): Worst Case Available Settling Time: 15.300 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: reset_delay:reset_delay_inst|cont[20] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch sdram_control:sdram_control_inst|rWR1_ADDR[10]~1 is being clocked by reset_delay:reset_delay_inst|cont[20]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.427
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.427            -167.148 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.147            -270.950 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     7.088               0.000 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     7.909               0.000 CLOCK_50 
    Info (332119):    47.349               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.090
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.090               0.000 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.136               0.000 CLOCK_50 
    Info (332119):     0.178               0.000 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.187               0.000 altera_reserved_tck 
    Info (332119):    20.992               0.000 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is -1.950
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.950            -142.191 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.934              -1.934 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -1.030              -2.060 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     8.240               0.000 CLOCK_50 
    Info (332119):    49.181               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.373
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.373               0.000 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.563               0.000 CLOCK_50 
    Info (332119):     0.563               0.000 altera_reserved_tck 
    Info (332119):     0.639               0.000 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.817               0.000 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 4.749
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.749               0.000 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.206               0.000 CLOCK_50 
    Info (332119):    14.899               0.000 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    14.936               0.000 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    49.294               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 55 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 55
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.182
    Info (332114): Worst Case Available Settling Time: 17.018 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 843 megabytes
    Info: Processing ended: Wed Mar 16 02:26:45 2016
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:14


