
*** Running vivado
    with args -log game.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source game.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source game.tcl -notrace
Command: synth_design -top game -part xc7a35tcpg236-1
Starting synth_design
INFO: [IP_Flow 19-2162] IP 'clk_wiz_0' is locked:
* IP definition 'Clocking Wizard (5.3)' for IP 'clk_wiz_0' (customized with software release 2016.4) has a newer major version in the IP Catalog.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8980 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 778.996 ; gain = 235.230
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'game' [C:/Users/niels/Documents/Bachelor IoT 23-24/23-24 Digital sytem development/project/geometry-dash/project/project.srcs/sources_1/new/game.vhd:25]
INFO: [Synth 8-638] synthesizing module 'vga' [C:/Users/niels/Documents/Bachelor IoT 23-24/23-24 Digital sytem development/project/geometry-dash/project/project.srcs/sources_1/new/vga.vhd:24]
WARNING: [Synth 8-5640] Port 'reset' is missing in component declaration [C:/Users/niels/Documents/Bachelor IoT 23-24/23-24 Digital sytem development/project/geometry-dash/project/project.srcs/sources_1/new/vga.vhd:26]
WARNING: [Synth 8-5640] Port 'locked' is missing in component declaration [C:/Users/niels/Documents/Bachelor IoT 23-24/23-24 Digital sytem development/project/geometry-dash/project/project.srcs/sources_1/new/vga.vhd:26]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/Users/niels/Documents/Bachelor IoT 23-24/23-24 Digital sytem development/project/geometry-dash/project/project.runs/synth_1/.Xil/Vivado-1008-LAPTOP-JGC28878/realtime/clk_wiz_0_stub.vhdl:5' bound to instance 'pixel_clock' of component 'clk_wiz_0' [C:/Users/niels/Documents/Bachelor IoT 23-24/23-24 Digital sytem development/project/geometry-dash/project/project.srcs/sources_1/new/vga.vhd:75]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/niels/Documents/Bachelor IoT 23-24/23-24 Digital sytem development/project/geometry-dash/project/project.runs/synth_1/.Xil/Vivado-1008-LAPTOP-JGC28878/realtime/clk_wiz_0_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'vga' (1#1) [C:/Users/niels/Documents/Bachelor IoT 23-24/23-24 Digital sytem development/project/geometry-dash/project/project.srcs/sources_1/new/vga.vhd:24]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/niels/Documents/Bachelor IoT 23-24/23-24 Digital sytem development/project/geometry-dash/project/project.srcs/sources_1/new/debounce.vhd:14]
	Parameter counter_size bound to: 20 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debounce' (2#1) [C:/Users/niels/Documents/Bachelor IoT 23-24/23-24 Digital sytem development/project/geometry-dash/project/project.srcs/sources_1/new/debounce.vhd:14]
INFO: [Synth 8-3491] module 'SevSeg_4digit' declared at 'C:/Users/niels/Documents/Bachelor IoT 23-24/23-24 Digital sytem development/project/geometry-dash/project/project.srcs/sources_1/new/SevSeg_4digit.vhd:6' bound to instance 'sevenSegDisplay' of component 'SevSeg_4digit' [C:/Users/niels/Documents/Bachelor IoT 23-24/23-24 Digital sytem development/project/geometry-dash/project/project.srcs/sources_1/new/game.vhd:2374]
INFO: [Synth 8-638] synthesizing module 'SevSeg_4digit' [C:/Users/niels/Documents/Bachelor IoT 23-24/23-24 Digital sytem development/project/geometry-dash/project/project.srcs/sources_1/new/SevSeg_4digit.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'SevSeg_4digit' (3#1) [C:/Users/niels/Documents/Bachelor IoT 23-24/23-24 Digital sytem development/project/geometry-dash/project/project.srcs/sources_1/new/SevSeg_4digit.vhd:15]
INFO: [Synth 8-3491] module 'top_PS2_Controllers' declared at 'C:/Users/niels/Documents/Bachelor IoT 23-24/23-24 Digital sytem development/project/geometry-dash/project/project.srcs/sources_1/new/top_PS2_ArrowKeys.vhd:4' bound to instance 'PS2' of component 'top_PS2_Controllers' [C:/Users/niels/Documents/Bachelor IoT 23-24/23-24 Digital sytem development/project/geometry-dash/project/project.srcs/sources_1/new/game.vhd:2392]
INFO: [Synth 8-638] synthesizing module 'top_PS2_Controllers' [C:/Users/niels/Documents/Bachelor IoT 23-24/23-24 Digital sytem development/project/geometry-dash/project/project.srcs/sources_1/new/top_PS2_ArrowKeys.vhd:15]
	Parameter clk_freq bound to: 100000000 - type: integer 
INFO: [Synth 8-3491] module 'PS2_ArrowKeys' declared at 'C:/Users/niels/Documents/Bachelor IoT 23-24/23-24 Digital sytem development/project/geometry-dash/project/project.srcs/sources_1/new/PS2_ArrowKeys.vhd:4' bound to instance 'U1' of component 'PS2_ArrowKeys' [C:/Users/niels/Documents/Bachelor IoT 23-24/23-24 Digital sytem development/project/geometry-dash/project/project.srcs/sources_1/new/top_PS2_ArrowKeys.vhd:41]
INFO: [Synth 8-638] synthesizing module 'PS2_ArrowKeys' [C:/Users/niels/Documents/Bachelor IoT 23-24/23-24 Digital sytem development/project/geometry-dash/project/project.srcs/sources_1/new/PS2_ArrowKeys.vhd:14]
	Parameter clk_freq bound to: 100000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PS2_ArrowKeys' (4#1) [C:/Users/niels/Documents/Bachelor IoT 23-24/23-24 Digital sytem development/project/geometry-dash/project/project.srcs/sources_1/new/PS2_ArrowKeys.vhd:14]
INFO: [Synth 8-3491] module 'UpDownKeys_Controller' declared at 'C:/Users/niels/Documents/Bachelor IoT 23-24/23-24 Digital sytem development/project/geometry-dash/project/project.srcs/sources_1/new/UpDownKeys_Controller.vhd:5' bound to instance 'U2' of component 'UpDownKeys_Controller' [C:/Users/niels/Documents/Bachelor IoT 23-24/23-24 Digital sytem development/project/geometry-dash/project/project.srcs/sources_1/new/top_PS2_ArrowKeys.vhd:49]
INFO: [Synth 8-638] synthesizing module 'UpDownKeys_Controller' [C:/Users/niels/Documents/Bachelor IoT 23-24/23-24 Digital sytem development/project/geometry-dash/project/project.srcs/sources_1/new/UpDownKeys_Controller.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'UpDownKeys_Controller' (5#1) [C:/Users/niels/Documents/Bachelor IoT 23-24/23-24 Digital sytem development/project/geometry-dash/project/project.srcs/sources_1/new/UpDownKeys_Controller.vhd:14]
WARNING: [Synth 8-3848] Net ps2d_signal in module/entity top_PS2_Controllers does not have driver. [C:/Users/niels/Documents/Bachelor IoT 23-24/23-24 Digital sytem development/project/geometry-dash/project/project.srcs/sources_1/new/top_PS2_ArrowKeys.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'top_PS2_Controllers' (6#1) [C:/Users/niels/Documents/Bachelor IoT 23-24/23-24 Digital sytem development/project/geometry-dash/project/project.srcs/sources_1/new/top_PS2_ArrowKeys.vhd:15]
WARNING: [Synth 8-3848] Net key_data in module/entity game does not have driver. [C:/Users/niels/Documents/Bachelor IoT 23-24/23-24 Digital sytem development/project/geometry-dash/project/project.srcs/sources_1/new/game.vhd:119]
WARNING: [Synth 8-3848] Net ps2_ready in module/entity game does not have driver. [C:/Users/niels/Documents/Bachelor IoT 23-24/23-24 Digital sytem development/project/geometry-dash/project/project.srcs/sources_1/new/game.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'game' (7#1) [C:/Users/niels/Documents/Bachelor IoT 23-24/23-24 Digital sytem development/project/geometry-dash/project/project.srcs/sources_1/new/game.vhd:25]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 852.555 ; gain = 308.789
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 852.555 ; gain = 308.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 852.555 ; gain = 308.789
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 852.555 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/niels/Documents/Bachelor IoT 23-24/23-24 Digital sytem development/project/fpga-projects-master/DontHitTheBars/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'VGA/pixel_clock'
Finished Parsing XDC File [c:/Users/niels/Documents/Bachelor IoT 23-24/23-24 Digital sytem development/project/fpga-projects-master/DontHitTheBars/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'VGA/pixel_clock'
Parsing XDC File [C:/Users/niels/Documents/Bachelor IoT 23-24/23-24 Digital sytem development/project/geometry-dash/project/project.srcs/constrs_1/imports/Projects/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Users/niels/Documents/Bachelor IoT 23-24/23-24 Digital sytem development/project/geometry-dash/project/project.srcs/constrs_1/imports/Projects/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/niels/Documents/Bachelor IoT 23-24/23-24 Digital sytem development/project/geometry-dash/project/project.srcs/constrs_1/imports/Projects/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/game_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/game_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/niels/Documents/Bachelor IoT 23-24/23-24 Digital sytem development/project/geometry-dash/project/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/niels/Documents/Bachelor IoT 23-24/23-24 Digital sytem development/project/geometry-dash/project/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 969.812 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 969.812 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 969.812 ; gain = 426.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 969.812 ; gain = 426.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  {c:/Users/niels/Documents/Bachelor IoT 23-24/23-24 Digital sytem development/project/fpga-projects-master/DontHitTheBars/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  {c:/Users/niels/Documents/Bachelor IoT 23-24/23-24 Digital sytem development/project/fpga-projects-master/DontHitTheBars/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 4).
Applied set_property DONT_TOUCH = true for VGA/pixel_clock. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 969.812 ; gain = 426.047
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/niels/Documents/Bachelor IoT 23-24/23-24 Digital sytem development/project/geometry-dash/project/project.srcs/sources_1/new/game.vhd:2470]
INFO: [Synth 8-5544] ROM "s[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 969.812 ; gain = 426.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 20    
	   3 Input     13 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 5     
	   3 Input     12 Bit       Adders := 10    
	   2 Input     11 Bit       Adders := 18    
	   3 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               13 Bit    Registers := 10    
	               11 Bit    Registers := 17    
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 10    
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---ROMs : 
	                              ROMs := 2     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   5 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 43    
	   3 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module game 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 20    
	   3 Input     13 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 5     
	   3 Input     12 Bit       Adders := 10    
	   2 Input     11 Bit       Adders := 18    
	   3 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 10    
	               11 Bit    Registers := 14    
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 10    
	                7 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---ROMs : 
	                              ROMs := 2     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   5 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 4     
	   5 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 33    
	   3 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 2     
Module vga 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
Module debounce 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module SevSeg_4digit 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
Module PS2_ArrowKeys 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 2     
Module UpDownKeys_Controller 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (key_ready_reg)
INFO: [Synth 8-3886] merging instance 'downBarLengths_reg[4][0]' (FDRE) to 'downBarLengths_reg[4][7]'
INFO: [Synth 8-3886] merging instance 'downBarLengths_reg[4][1]' (FDRE) to 'downBarLengths_reg[4][7]'
INFO: [Synth 8-3886] merging instance 'downBarLengths_reg[4][2]' (FDRE) to 'downBarLengths_reg[4][7]'
INFO: [Synth 8-3886] merging instance 'downBarLengths_reg[4][3]' (FDRE) to 'downBarLengths_reg[4][7]'
INFO: [Synth 8-3886] merging instance 'downBarLengths_reg[4][4]' (FDRE) to 'downBarLengths_reg[4][7]'
INFO: [Synth 8-3886] merging instance 'downBarLengths_reg[4][5]' (FDRE) to 'downBarLengths_reg[4][7]'
INFO: [Synth 8-3886] merging instance 'downBarLengths_reg[4][6]' (FDRE) to 'downBarLengths_reg[4][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\downBarLengths_reg[4][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\downBarLengths_reg[4][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\downBarYPositions_reg[4][10] )
INFO: [Synth 8-3886] merging instance 'downBarLengths_reg[3][0]' (FDRE) to 'downBarLengths_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'downBarLengths_reg[3][1]' (FDRE) to 'downBarLengths_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'downBarLengths_reg[3][2]' (FDRE) to 'downBarLengths_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'downBarLengths_reg[3][3]' (FDRE) to 'downBarLengths_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'downBarLengths_reg[3][4]' (FDRE) to 'downBarLengths_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'downBarLengths_reg[3][5]' (FDRE) to 'downBarLengths_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'downBarLengths_reg[3][6]' (FDRE) to 'downBarLengths_reg[3][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\downBarLengths_reg[3][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\downBarLengths_reg[3][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\downBarYPositions_reg[3][10] )
INFO: [Synth 8-3886] merging instance 'downBarLengths_reg[1][0]' (FDRE) to 'downBarLengths_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'downBarLengths_reg[1][1]' (FDRE) to 'downBarLengths_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'downBarLengths_reg[1][2]' (FDRE) to 'downBarLengths_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'downBarLengths_reg[1][3]' (FDRE) to 'downBarLengths_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'downBarLengths_reg[1][4]' (FDRE) to 'downBarLengths_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'downBarLengths_reg[1][5]' (FDRE) to 'downBarLengths_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'downBarLengths_reg[1][6]' (FDRE) to 'downBarLengths_reg[1][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\downBarLengths_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\downBarLengths_reg[1][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\downBarYPositions_reg[1][10] )
INFO: [Synth 8-3886] merging instance 'downBarLengths_reg[2][0]' (FDRE) to 'downBarLengths_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'downBarLengths_reg[2][1]' (FDRE) to 'downBarLengths_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'downBarLengths_reg[2][2]' (FDRE) to 'downBarLengths_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'downBarLengths_reg[2][3]' (FDRE) to 'downBarLengths_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'downBarLengths_reg[2][4]' (FDRE) to 'downBarLengths_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'downBarLengths_reg[2][5]' (FDRE) to 'downBarLengths_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'downBarLengths_reg[2][6]' (FDRE) to 'downBarLengths_reg[2][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\downBarLengths_reg[2][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\downBarLengths_reg[2][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\downBarYPositions_reg[2][10] )
INFO: [Synth 8-3886] merging instance 'downBarLengths_reg[0][0]' (FDRE) to 'downBarLengths_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'downBarLengths_reg[0][1]' (FDRE) to 'downBarLengths_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'downBarLengths_reg[0][2]' (FDRE) to 'downBarLengths_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'downBarLengths_reg[0][3]' (FDRE) to 'downBarLengths_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'downBarLengths_reg[0][4]' (FDRE) to 'downBarLengths_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'downBarLengths_reg[0][5]' (FDRE) to 'downBarLengths_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'downBarLengths_reg[0][6]' (FDRE) to 'downBarLengths_reg[0][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\downBarLengths_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\downBarLengths_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\downBarYPositions_reg[0][10] )
INFO: [Synth 8-3886] merging instance 'posX_reg[0]' (FDRE) to 'posX_reg[1]'
INFO: [Synth 8-3886] merging instance 'posX_reg[1]' (FDRE) to 'posX_reg[2]'
INFO: [Synth 8-3886] merging instance 'posX_reg[2]' (FDRE) to 'posX_reg[3]'
INFO: [Synth 8-3886] merging instance 'posX_reg[3]' (FDRE) to 'posX_reg[4]'
INFO: [Synth 8-3886] merging instance 'posX_reg[4]' (FDRE) to 'posX_reg[5]'
INFO: [Synth 8-3886] merging instance 'posX_reg[5]' (FDRE) to 'posX_reg[6]'
INFO: [Synth 8-3886] merging instance 'posX_reg[6]' (FDRE) to 'posX_reg[8]'
INFO: [Synth 8-3886] merging instance 'posX_reg[7]' (FDSE) to 'posX_reg[9]'
INFO: [Synth 8-3886] merging instance 'posX_reg[8]' (FDRE) to 'posX_reg[10]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\posX_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\posX_reg[10] )
INFO: [Synth 8-3886] merging instance 'upBarLengths_reg[0][0]' (FDRE) to 'upBarLengths_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'upBarLengths_reg[0][1]' (FDRE) to 'upBarLengths_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'upBarLengths_reg[0][2]' (FDRE) to 'upBarLengths_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'upBarLengths_reg[0][3]' (FDRE) to 'upBarLengths_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'upBarLengths_reg[0][4]' (FDRE) to 'upBarLengths_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'upBarLengths_reg[0][5]' (FDRE) to 'upBarLengths_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'upBarLengths_reg[0][6]' (FDRE) to 'upBarLengths_reg[0][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\upBarLengths_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\upBarLengths_reg[0][8] )
INFO: [Synth 8-3886] merging instance 'upBarYPositions_reg[0][9]' (FDRE) to 'upBarYPositions_reg[0][10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\upBarYPositions_reg[0][10] )
INFO: [Synth 8-3886] merging instance 'upBarLengths_reg[1][0]' (FDRE) to 'upBarLengths_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'upBarLengths_reg[1][1]' (FDRE) to 'upBarLengths_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'upBarLengths_reg[1][2]' (FDRE) to 'upBarLengths_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'upBarLengths_reg[1][3]' (FDRE) to 'upBarLengths_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'upBarLengths_reg[1][4]' (FDRE) to 'upBarLengths_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'upBarLengths_reg[1][5]' (FDRE) to 'upBarLengths_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'upBarLengths_reg[1][6]' (FDRE) to 'upBarLengths_reg[1][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\upBarLengths_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\upBarLengths_reg[1][8] )
INFO: [Synth 8-3886] merging instance 'upBarYPositions_reg[1][9]' (FDRE) to 'upBarYPositions_reg[1][10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\upBarYPositions_reg[1][10] )
INFO: [Synth 8-3886] merging instance 'upBarLengths_reg[2][0]' (FDRE) to 'upBarLengths_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'upBarLengths_reg[2][1]' (FDRE) to 'upBarLengths_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'upBarLengths_reg[2][2]' (FDRE) to 'upBarLengths_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'upBarLengths_reg[2][3]' (FDRE) to 'upBarLengths_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'upBarLengths_reg[2][4]' (FDRE) to 'upBarLengths_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'upBarLengths_reg[2][5]' (FDRE) to 'upBarLengths_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'upBarLengths_reg[2][6]' (FDRE) to 'upBarLengths_reg[2][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\upBarLengths_reg[2][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\upBarLengths_reg[2][8] )
INFO: [Synth 8-3886] merging instance 'upBarYPositions_reg[2][9]' (FDRE) to 'upBarYPositions_reg[2][10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\upBarYPositions_reg[2][10] )
INFO: [Synth 8-3886] merging instance 'upBarLengths_reg[3][0]' (FDRE) to 'upBarLengths_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'upBarLengths_reg[3][1]' (FDRE) to 'upBarLengths_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'upBarLengths_reg[3][2]' (FDRE) to 'upBarLengths_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'upBarLengths_reg[3][3]' (FDRE) to 'upBarLengths_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'upBarLengths_reg[3][4]' (FDRE) to 'upBarLengths_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'upBarLengths_reg[3][5]' (FDRE) to 'upBarLengths_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'upBarLengths_reg[3][6]' (FDRE) to 'upBarLengths_reg[3][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\upBarLengths_reg[3][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\upBarLengths_reg[3][8] )
INFO: [Synth 8-3886] merging instance 'upBarYPositions_reg[3][9]' (FDRE) to 'upBarYPositions_reg[3][10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\upBarYPositions_reg[3][10] )
INFO: [Synth 8-3886] merging instance 'upBarLengths_reg[4][0]' (FDRE) to 'upBarLengths_reg[4][7]'
INFO: [Synth 8-3886] merging instance 'upBarLengths_reg[4][1]' (FDRE) to 'upBarLengths_reg[4][7]'
INFO: [Synth 8-3886] merging instance 'upBarLengths_reg[4][2]' (FDRE) to 'upBarLengths_reg[4][7]'
INFO: [Synth 8-3886] merging instance 'upBarLengths_reg[4][3]' (FDRE) to 'upBarLengths_reg[4][7]'
INFO: [Synth 8-3886] merging instance 'upBarLengths_reg[4][4]' (FDRE) to 'upBarLengths_reg[4][7]'
INFO: [Synth 8-3886] merging instance 'upBarLengths_reg[4][5]' (FDRE) to 'upBarLengths_reg[4][7]'
INFO: [Synth 8-3886] merging instance 'upBarLengths_reg[4][6]' (FDRE) to 'upBarLengths_reg[4][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\upBarLengths_reg[4][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\upBarLengths_reg[4][8] )
INFO: [Synth 8-3886] merging instance 'upBarYPositions_reg[4][9]' (FDRE) to 'upBarYPositions_reg[4][10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\upBarYPositions_reg[4][10] )
INFO: [Synth 8-3886] merging instance 'VGA/vga_green_reg_reg[0]' (FD) to 'VGA/vga_green_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'VGA/vga_green_reg_reg[1]' (FD) to 'VGA/vga_green_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'VGA/vga_green_reg_reg[2]' (FD) to 'VGA/vga_green_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'VGA/vga_blue_reg_reg[0]' (FD) to 'VGA/vga_blue_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'VGA/vga_blue_reg_reg[1]' (FD) to 'VGA/vga_blue_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'VGA/vga_blue_reg_reg[2]' (FD) to 'VGA/vga_blue_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'VGA/vga_red_reg_reg[0]' (FD) to 'VGA/vga_red_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'VGA/vga_red_reg_reg[1]' (FD) to 'VGA/vga_red_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'VGA/vga_red_reg_reg[2]' (FD) to 'VGA/vga_red_reg_reg[3]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 969.812 ; gain = 426.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+--------------------------+---------------+----------------+
|Module Name | RTL Object               | Depth x Width | Implemented As | 
+------------+--------------------------+---------------+----------------+
|game        | ROM[0]                   | 2048x8        | LUT            | 
|game        | ROM[0]                   | 2048x8        | LUT            | 
|game        | indexDownBarNext_reg_rep | 128x10        | Block RAM      | 
|game        | indexUpBarNext_reg_rep   | 128x9         | Block RAM      | 
+------------+--------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:00:47 . Memory (MB): peak = 969.812 ; gain = 426.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 1154.980 ; gain = 611.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance indexDownBarNext_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance indexUpBarNext_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 1154.980 ; gain = 611.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \VGA/pixel_clock  has unconnected pin reset
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:02 ; elapsed = 00:01:03 . Memory (MB): peak = 1154.980 ; gain = 611.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:02 ; elapsed = 00:01:03 . Memory (MB): peak = 1154.980 ; gain = 611.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:03 ; elapsed = 00:01:04 . Memory (MB): peak = 1154.980 ; gain = 611.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:03 ; elapsed = 00:01:04 . Memory (MB): peak = 1154.980 ; gain = 611.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:03 ; elapsed = 00:01:04 . Memory (MB): peak = 1154.980 ; gain = 611.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:03 ; elapsed = 00:01:04 . Memory (MB): peak = 1154.980 ; gain = 611.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|game        | PS2/U1/ps2_word_reg[8] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |clk_wiz_0_bbox_0 |     1|
|2     |CARRY4           |   516|
|3     |LUT1             |   334|
|4     |LUT2             |   666|
|5     |LUT3             |   373|
|6     |LUT4             |   645|
|7     |LUT5             |   277|
|8     |LUT6             |   618|
|9     |MUXF7            |   104|
|10    |MUXF8            |    48|
|11    |RAMB18E1         |     1|
|12    |RAMB18E1_1       |     1|
|13    |SRL16E           |     1|
|14    |FDPE             |    16|
|15    |FDRE             |   474|
|16    |FDSE             |    64|
|17    |IBUF             |     5|
|18    |OBUF             |    26|
+------+-----------------+------+

Report Instance Areas: 
+------+------------------+--------------------+------+
|      |Instance          |Module              |Cells |
+------+------------------+--------------------+------+
|1     |top               |                    |  4171|
|2     |  DB_D            |debounce            |    34|
|3     |  DB_U            |debounce_0          |    34|
|4     |  PS2             |top_PS2_Controllers |    65|
|5     |    U1            |PS2_ArrowKeys       |    65|
|6     |  VGA             |vga                 |  1904|
|7     |  sevenSegDisplay |SevSeg_4digit       |    41|
+------+------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:03 ; elapsed = 00:01:04 . Memory (MB): peak = 1154.980 ; gain = 611.215
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:54 ; elapsed = 00:01:01 . Memory (MB): peak = 1154.980 ; gain = 493.957
Synthesis Optimization Complete : Time (s): cpu = 00:01:03 ; elapsed = 00:01:04 . Memory (MB): peak = 1154.980 ; gain = 611.215
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1154.980 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 670 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1154.980 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
164 Infos, 5 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:08 ; elapsed = 00:01:10 . Memory (MB): peak = 1154.980 ; gain = 857.375
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1154.980 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/niels/Documents/Bachelor IoT 23-24/23-24 Digital sytem development/project/geometry-dash/project/project.runs/synth_1/game.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file game_utilization_synth.rpt -pb game_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Nov 12 00:06:40 2023...
