WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2500098 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 23 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5000098 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 46 sec)
Warmup finished CPU 0 instructions: 25000001 cycles: 6250099 cumulative IPC: 4 (Simulation time: 00 hr 00 min 58 sec)
Warmup complete CPU 0 instructions: 25000001 cycles: 6250099 cumulative IPC: 4 (Simulation time: 00 hr 00 min 58 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 14338835 heartbeat IPC: 1.071 cumulative IPC: 0.6181 (Simulation time: 00 hr 01 min 30 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 30505320 heartbeat IPC: 0.6186 cumulative IPC: 0.6184 (Simulation time: 00 hr 02 min 34 sec)
Heartbeat CPU 0 instructions: 50000001 cycles: 46740433 heartbeat IPC: 0.6159 cumulative IPC: 0.6174 (Simulation time: 00 hr 03 min 39 sec)
Heartbeat CPU 0 instructions: 60000000 cycles: 62954476 heartbeat IPC: 0.6167 cumulative IPC: 0.6172 (Simulation time: 00 hr 04 min 43 sec)
Heartbeat CPU 0 instructions: 70000000 cycles: 79220127 heartbeat IPC: 0.6148 cumulative IPC: 0.6167 (Simulation time: 00 hr 05 min 48 sec)
Heartbeat CPU 0 instructions: 80000000 cycles: 95521334 heartbeat IPC: 0.6135 cumulative IPC: 0.6161 (Simulation time: 00 hr 06 min 53 sec)
*** Reached end of trace: (0, "../traces/secret_traces/srv/srv246.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000003 cycles: 111628977 heartbeat IPC: 0.6208 cumulative IPC: 0.6168 (Simulation time: 00 hr 07 min 58 sec)
Heartbeat CPU 0 instructions: 100000000 cycles: 127692832 heartbeat IPC: 0.6225 cumulative IPC: 0.6176 (Simulation time: 00 hr 09 min 02 sec)
Heartbeat CPU 0 instructions: 110000001 cycles: 143763385 heartbeat IPC: 0.6223 cumulative IPC: 0.6181 (Simulation time: 00 hr 10 min 06 sec)
Heartbeat CPU 0 instructions: 120000002 cycles: 159833557 heartbeat IPC: 0.6223 cumulative IPC: 0.6186 (Simulation time: 00 hr 11 min 10 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 161620756 cumulative IPC: 0.6187 (Simulation time: 00 hr 11 min 42 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 161620756 cumulative IPC: 0.6187 (Simulation time: 00 hr 11 min 42 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/srv/srv246.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.6187 instructions: 100000001 cycles: 161620756
CPU 0 Branch Prediction Accuracy: 70.77% MPKI: 51.88 Average ROB Occupancy at Mispredict: 3.426
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.535
BRANCH_INDIRECT: 36
BRANCH_CONDITIONAL: 10
BRANCH_DIRECT_CALL: 1.62
BRANCH_INDIRECT_CALL: 2.34
BRANCH_RETURN: 1.33

L1D TOTAL        ACCESS:   34806707 HIT:   31128998 MISS:    3677709
L1D LOAD         ACCESS:   20832617 HIT:   18773845 MISS:    2058772
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:   13973376 HIT:   12355150 MISS:    1618226
L1D TRANSLATION  ACCESS:        714 HIT:          3 MISS:        711
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 6.639 cycles
L1I TOTAL        ACCESS:   13539465 HIT:    5280286 MISS:    8259179
L1I LOAD         ACCESS:   13539465 HIT:    5280286 MISS:    8259179
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 8.259 cycles
L2C TOTAL        ACCESS:    9923817 HIT:    9612463 MISS:     311354
L2C LOAD         ACCESS:    8237866 HIT:    7942667 MISS:     295199
L2C RFO          ACCESS:     584877 HIT:     577260 MISS:       7617
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:    1100363 HIT:    1092155 MISS:       8208
L2C TRANSLATION  ACCESS:        711 HIT:        381 MISS:        330
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 24.6 cycles
LLC TOTAL        ACCESS:     314130 HIT:     306085 MISS:       8045
LLC LOAD         ACCESS:     295199 HIT:     287219 MISS:       7980
LLC RFO          ACCESS:       7617 HIT:       7616 MISS:          1
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      10984 HIT:      10984 MISS:          0
LLC TRANSLATION  ACCESS:        330 HIT:        266 MISS:         64
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 197.4 cycles
cpu0_DTLB TOTAL        ACCESS:   27774250 HIT:   26653398 MISS:    1120852
cpu0_DTLB LOAD         ACCESS:   27774250 HIT:   26653398 MISS:    1120852
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 6.734 cycles
cpu0_ITLB TOTAL        ACCESS:   12009544 HIT:    9657003 MISS:    2352541
cpu0_ITLB LOAD         ACCESS:   12009544 HIT:    9657003 MISS:    2352541
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 2.961 cycles
cpu0_STLB TOTAL        ACCESS:    2104900 HIT:    2104196 MISS:        704
cpu0_STLB LOAD         ACCESS:    2104900 HIT:    2104196 MISS:        704
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 62.95 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3576
  ROW_BUFFER_MISS:       4469
 AVG DBUS CONGESTED CYCLE: 3.952
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          0
