## 8086CPU ASM

[TOC]



## Res
â†— [OS Programming](../../../ğŸ¥·ğŸ¼%20Operating%20System%20(Tech)/ğŸ“Ÿ%20OS%20Programming/OS%20Programming.md)



## 8086CPU Overview
#TODO 



## Data & Instructions
â†— [von Neumann-Based Architecture /Memory](../../../ğŸ§¬%20Computer%20System/Computer%20Organization%20&%20Architecture/ğŸ§ğŸ»â€â™€ï¸%20von%20Neumann%20Based%20Microarchitecture/Memory/Memory.md)



## â›¸ï¸ Data Access
### Bus
![](../../../../../../Assets/Pics/Screenshot%202023-03-05%20at%2010.19.55%20AM.png)

As in â†— [von Neumann Based Architectures /Bus](../../../ğŸ§¬%20Computer%20System/Computer%20Organization%20&%20Architecture/ğŸ§ğŸ»â€â™€ï¸%20von%20Neumann%20Based%20Microarchitecture/Bus/Bus.md)

### Memory & Memory Address Space
As is â†— [von Neumann Based Architectures /Memory](../../../ğŸ§¬%20Computer%20System/Computer%20Organization%20&%20Architecture/ğŸ§ğŸ»â€â™€ï¸%20von%20Neumann%20Based%20Microarchitecture/Memory/Memory.md)


### Physical Address Expression
#### Segment Address (æ®µåœ°å€)


#### Offset Addressï¼ˆåç§»åœ°å€ï¼‰

![](../../../../../../../Assets/Pics/Screenshot%202023-03-05%20at%2011.20.42%20AM.png)

![](../../../../../../../Assets/Pics/Screenshot%202023-03-05%20at%2011.25.44%20AM.png)

> â€œæ®µåœ°å€x16+åç§»åœ°å€=ç‰©ç†åœ°å€â€ çš„æœ¬è´¨å«ä¹‰æ˜¯:CPU åœ¨è®¿é—®å†…å­˜æ—¶ï¼Œç”¨ä¸€ä¸ªåŸºç¡€åœ°å€(æ®µåœ°å€x10)å’Œä¸€ä¸ªç›¸å¯¹äºåŸºç¡€åœ°å€çš„åç§»åœ°å€ç›¸åŠ ï¼Œç»™å‡ºå†…å­˜å•å…ƒçš„ç‰©ç†åœ°å€ã€‚
> æ›´ä¸€èˆ¬åœ°è¯´ï¼Œ8086CPU çš„è¿™ç§å¯»å€åŠŸèƒ½æ˜¯â€œåŸºç¡€åœ°å€+åç§»åœ°å€=ç‰©ç†åœ°å€â€ å¯»å€æ¨¡å¼çš„ä¸€ç§å…·ä½“å®ç°æ–¹æ¡ˆã€‚8086CPU ä¸­ï¼Œæ®µåœ°å€x16 å¯çœ‹ä½œæ˜¯åŸºç¡€åœ°å€ã€‚


### Data Location
CPU, memory, interfaces


### Data Length



## Instruction Executions
### Instruction Transferring




## ğŸ«™ Registers

16 bits register (2 bytes, word length = 2B /16bits)

14 total registers: 
AXã€BXã€CXã€DXã€ (general registers)
SIã€DIã€SPã€BPã€ (address registers)
IPã€FR(PSW).         (control registers)
CSã€SSã€DSã€ESã€ (segment registers)

### 1ï¸âƒ£ General Register (Data Register)
AX = AH + AL
BX = BH + BL
CX = CH + CL
DX = DH + DL


![](../../../../../Assets/Pics/Screenshot%202023-03-05%20at%201.49.29%20PM.png)

#### AX 
##### AX and Return (DOS)
Following instructions returns the program
```asm
mov ax, 4c00H
int 21H
```

##### AX + div

##### AX + mul



#### BX
##### [BX] and Offset Address
In the expression of [BX], the offset is stored in register BX.


#### CX
##### CX + loop
```asm
mov cx, idata
s:
	code segment

	code ends
loop s
```

##### CX + jcxz



#### DX
##### DX + div

Dividend:
- AX - for 8 bits divisor
	- AH - remainders
	- AL - quotient
- DX + AX - for 16 bits divisor
	- DX - remainders
	- AX - quotient

Divisor: 
- 8 bits or 16 bits
- stored in a reg or memory unit

##### DX + mul



### 2ï¸âƒ£ Segment Register
CS /DS /SS /ES


> ğŸ’¡ Abount Segment, go to â†— [Data Representations & Storage in CS](../../../ğŸ§¬%20Computer%20System/ğŸ˜¤%20Number,%20Data%20and%20Math%20in%20Digital%20Systems/Data%20Representations%20&%20Storage%20in%20CS.md)

> ä¸ºä»€ä¹ˆ8086CPUä¸æ”¯æŒå°†æ•°æ®ç›´æ¥é€å…¥æ®µå¯„å­˜å™¨çš„æ“ä½œ? è¿™å±äº8086CPU ç¡¬ä»¶è®¾è®¡çš„é—®é¢˜ï¼Œæˆ‘ä»¬åªè¦çŸ¥é“è¿™ä¸€ç‚¹å°±è¡Œäº†


#### CS 
##### CS + IP /IR
Current instruction address.


#### DS
##### DS + [address]
Current data addresss.

##### Data Segment


#### SS + SP
Current stack top address.

More about stack at â†— [Data Representations & Storage in CS](../../../ğŸ§¬%20Computer%20System/ğŸ˜¤%20Number,%20Data%20and%20Math%20in%20Digital%20Systems/Data%20Representations%20&%20Storage%20in%20CS.md)


### 3ï¸âƒ£ Address Register
SI, DI, BP, SP

#### BX|BP + SI|DI + idata
DS: BX
```asm
DS: BX
[BX + SI]
[BX + DI]
[BX + SI|DI + idata]
idata[BX + SI|DI]
idata[BX][SI|DI]
```

SS: BP
```asm
SS: BP
[BP + SI]
[BP + DI]
[BP + SI|DI + idata]
idata[BP + SI|DI]
idata[BP][SI|DI]
```


#### SP
##### SS + SP
Mentioned above.


### 4ï¸âƒ£ Control Register
IP, FR

#### IP
##### CS + IP
Mentioned above.


#### FR (PSW, Program Status Word) (Flag Register)

![](../../../../../Assets/Pics/Screenshot%202023-03-20%20at%208.48.05%20PM.png)




## ASM Program
### Program Compilation
#TODO 


### Instructions in ASM
#### ASM Instructions
![](../../../../../Assets/Pics/Screenshot%202023-03-05%20at%2011.05.13%20AM.png)

##### mov, add, sub

##### div, mul

##### push, pop


##### and, or, xor


##### jmp, jcxz, loop

##### call, ret

##### int


#### Pseudocode
##### idata ï¼ˆimmediate dataï¼‰

##### Loop

##### Segment Prefix

##### db, dw, dd, dup
| meaning | byte length | word length |
|-|-|-|
| define byte | 1 byte | 0.5 word (8086) |
| define word | 2 byte | 1 word (8086) |
| define dword (double word) | 4 byte | 2 word (8086) |


##### X ptr (word ptr|byte ptr)

##### offset

##### nops


#### Other Notes
#TODO 


### Memory Allocation
#TODO 


### Memory Addressing
![](../../../../../Assets/Pics/Screenshot%202023-03-20%20at%207.56.36%20PM.png)

#### Data Location


#### Data Length


#### Direct Addressing Table
#TODO 



## Ref
[æ±‡ç¼–ä¸­çš„æ ˆå¸§ç†è§£]: https://blog.csdn.net/yhchinabest/article/details/103881857
[Stack-based memory allocation]: https://en.wikipedia.org/wiki/Stack-based_memory_allocation
[8086æ ‡å¿—å¯„å­˜å™¨ï¼ˆFlag Registerï¼‰]: https://blog.csdn.net/weixin_42109012/article/details/100148721

