ifdef::wavedrom[]
.Formats for Vector Arithmetic Instructions under OP-V major opcode
[options="header, footer"]
|===
^|[31:26] ^|[25] ^|[24:20] ^|[19:15] ^|[14:12] ^|[11:[7] ^|[6..0]  |
^|funct6  ^|vm   ^|vs2     ^|vs1     ^|0 0 0   ^|vd      ^|1010111 | OPIVV
^|funct6  ^|vm   ^|vs2     ^|vs1     ^|0 0 1   ^|vd/rd   ^|1010111 | OPFVV
^|funct6  ^|vm   ^|vs2     ^|vs1     ^|0 1 0   ^|vd/rd   ^|1010111 | OPMVV
^|funct6  ^|vm   ^|vs2     ^|simm5   ^|0 1 1   ^|vd      ^|1010111 | OPIVI
^|funct6  ^|vm   ^|vs2     ^|rs1     ^|1 0 0   ^|vd      ^|1010111 | OPIVX
^|funct6  ^|vm   ^|vs2     ^|rs1     ^|1 0 1   ^|vd      ^|1010111 | OPFVF
^|funct6  ^|vm   ^|vs2     ^|rs1     ^|1 1 0   ^|vd/rd   ^|1010111 | OPMVX
^|6       ^|1    ^|5       ^|5       ^|3       ^|5       ^|7       |
|===
endif::[]

ifdef::wavedrom[]
Formats for Vector Arithmetic Instructions under OP-V major opcode

```wavedrom
{reg: [
  {bits: 7, name: 0x57, attr: 'OPIVV'},
  {bits: 5, name: 'vd', type: 2},
  {bits: 3, name: 0x1000},
  {bits: 5, name: 'vs1', type: 2},
  {bits: 5, name: 'vs2', type: 2},
  {bits: 1, name: 'vm'},
  {bits: 6, name: 'funct6'},
]}
```

```wavedrom
{reg: [
  {bits: 7, name: 0x57, attr: 'OPFVV'},
  {bits: 5, name: 'vd / rd', type: 7},
  {bits: 3, name: 1},
  {bits: 5, name: 'vs1', type: 2},
  {bits: 5, name: 'vs2', type: 2},
  {bits: 1, name: 'vm'},
  {bits: 6, name: 'funct6'},
]}
```

```wavedrom
{reg: [
  {bits: 7, name: 0x57, attr: 'OPMVV'},
  {bits: 5, name: 'vd / rd', type: 7},
  {bits: 3, name: 2},
  {bits: 5, name: 'vs1', type: 2},
  {bits: 5, name: 'vs2', type: 2},
  {bits: 1, name: 'vm'},
  {bits: 6, name: 'funct6'},
]}
```

```wavedrom
{reg: [
  {bits: 7, name: 0x57, attr: ['OPIVI']},
  {bits: 5, name: 'vd', type: 2},
  {bits: 3, name: 3},
  {bits: 5, name: 'simm5', type: 5},
  {bits: 5, name: 'vs2', type: 2},
  {bits: 1, name: 'vm'},
  {bits: 6, name: 'funct6'},
]}
```

```wavedrom
{reg: [
  {bits: 7, name: 0x57, attr: 'OPIVX'},
  {bits: 5, name: 'vd', type: 2},
  {bits: 3, name: 4},
  {bits: 5, name: 'rs1', type: 4},
  {bits: 5, name: 'vs2', type: 2},
  {bits: 1, name: 'vm'},
  {bits: 6, name: 'funct6'},
]}
```

```wavedrom
{reg: [
  {bits: 7, name: 0x57, attr: 'OPFVF'},
  {bits: 5, name: 'vd', type: 2},
  {bits: 3, name: 5},
  {bits: 5, name: 'rs1', type: 4},
  {bits: 5, name: 'vs2', type: 2},
  {bits: 1, name: 'vm'},
  {bits: 6, name: 'funct6'},
]}
```

```wavedrom
{reg: [
  {bits: 7, name: 0x57, attr: 'OPMVX'},
  {bits: 5, name: 'vd / rd', type: 7},
  {bits: 3, name: 6},
  {bits: 5, name: 'rs1', type: 4},
  {bits: 5, name: 'vs2', type: 2},
  {bits: 1, name: 'vm'},
  {bits: 6, name: 'funct6'},
]}
```
endif::[]
