{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1653065166845 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653065166845 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 20 13:46:06 2022 " "Processing started: Fri May 20 13:46:06 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653065166845 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653065166845 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off somador_de_pontos -c somador_de_pontos " "Command: quartus_map --read_settings_files=on --write_settings_files=off somador_de_pontos -c somador_de_pontos" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653065166845 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1653065167611 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1653065167611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_pbl.v 1 1 " "Found 1 design units, including 1 entities, in source file main_pbl.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_pbl " "Found entity 1: main_pbl" {  } { { "main_pbl.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/main_pbl.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653065178164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653065178164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chaves.v 1 1 " "Found 1 design units, including 1 entities, in source file chaves.v" { { "Info" "ISGN_ENTITY_NAME" "1 chaves " "Found entity 1: chaves" {  } { { "chaves.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/chaves.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653065178179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653065178179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entradas_test.v 1 1 " "Found 1 design units, including 1 entities, in source file entradas_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 entradas_test " "Found entity 1: entradas_test" {  } { { "entradas_test.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/entradas_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653065178195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653065178195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653065178195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653065178195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_one_byte.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_one_byte.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_one_byte " "Found entity 1: adder_one_byte" {  } { { "adder_one_byte.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/adder_one_byte.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653065178210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653065178210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "magnitude_comparator_4_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file magnitude_comparator_4_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 magnitude_comparator_4_bits " "Found entity 1: magnitude_comparator_4_bits" {  } { { "magnitude_comparator_4_bits.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/magnitude_comparator_4_bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653065178226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653065178226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "magnitude_comparator_8_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file magnitude_comparator_8_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 magnitude_comparator_8_bits " "Found entity 1: magnitude_comparator_8_bits" {  } { { "magnitude_comparator_8_bits.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/magnitude_comparator_8_bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653065178242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653065178242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emitir_sinalizacao.v 1 1 " "Found 1 design units, including 1 entities, in source file emitir_sinalizacao.v" { { "Info" "ISGN_ENTITY_NAME" "1 emitir_sinalizacao " "Found entity 1: emitir_sinalizacao" {  } { { "emitir_sinalizacao.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/emitir_sinalizacao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653065178257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653065178257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add3.v 1 1 " "Found 1 design units, including 1 entities, in source file add3.v" { { "Info" "ISGN_ENTITY_NAME" "1 add3 " "Found entity 1: add3" {  } { { "add3.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/add3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653065178257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653065178257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_to_bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file binary_to_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary_to_BCD " "Found entity 1: binary_to_BCD" {  } { { "binary_to_BCD.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/binary_to_BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653065178273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653065178273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_7_segments.v 1 1 " "Found 1 design units, including 1 entities, in source file display_7_segments.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_7_Segments " "Found entity 1: display_7_Segments" {  } { { "display_7_Segments.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/display_7_Segments.v" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653065178273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653065178273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refreshcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file refreshcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 refreshcounter " "Found entity 1: refreshcounter" {  } { { "refreshcounter.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/refreshcounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653065178288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653065178288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "anode_control.v 1 1 " "Found 1 design units, including 1 entities, in source file anode_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 anode_control " "Found entity 1: anode_control" {  } { { "anode_control.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/anode_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653065178288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653065178288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_control.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_control " "Found entity 1: BCD_control" {  } { { "BCD_control.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/BCD_control.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653065178288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653065178288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_display.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_to_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_to_display " "Found entity 1: bcd_to_display" {  } { { "bcd_to_display.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/bcd_to_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653065178304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653065178304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/clock_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653065178304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653065178304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopt.v 1 1 " "Found 1 design units, including 1 entities, in source file flipflopt.v" { { "Info" "ISGN_ENTITY_NAME" "1 flipflopT " "Found entity 1: flipflopT" {  } { { "flipflopT.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/flipflopT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653065178304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653065178304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file frequency_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_divider " "Found entity 1: frequency_divider" {  } { { "frequency_divider.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/frequency_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653065178320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653065178320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_decre_5bits.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_decre_5bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_decre_5bits " "Found entity 1: contador_decre_5bits" {  } { { "contador_decre_5bits.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/contador_decre_5bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653065178320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653065178320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopjk.v 1 1 " "Found 1 design units, including 1 entities, in source file flipflopjk.v" { { "Info" "ISGN_ENTITY_NAME" "1 flipflopJK " "Found entity 1: flipflopJK" {  } { { "flipflopJK.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/flipflopJK.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653065178335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653065178335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "load_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file load_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 load_counter " "Found entity 1: load_counter" {  } { { "load_counter.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/load_counter.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653065178335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653065178335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entradas_sel_tempo.v 1 1 " "Found 1 design units, including 1 entities, in source file entradas_sel_tempo.v" { { "Info" "ISGN_ENTITY_NAME" "1 entradas_sel_tempo " "Found entity 1: entradas_sel_tempo" {  } { { "entradas_sel_tempo.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/entradas_sel_tempo.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653065178351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653065178351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buzzer_sing.v 1 1 " "Found 1 design units, including 1 entities, in source file buzzer_sing.v" { { "Info" "ISGN_ENTITY_NAME" "1 buzzer_sing " "Found entity 1: buzzer_sing" {  } { { "buzzer_sing.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/buzzer_sing.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653065178351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653065178351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_sum.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_sum.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_sum " "Found entity 1: mux_sum" {  } { { "mux_sum.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/mux_sum.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653065178351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653065178351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopd.v 1 1 " "Found 1 design units, including 1 entities, in source file flipflopd.v" { { "Info" "ISGN_ENTITY_NAME" "1 flipflopD " "Found entity 1: flipflopD" {  } { { "flipflopD.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/flipflopD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653065178367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653065178367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debou.v 1 1 " "Found 1 design units, including 1 entities, in source file debou.v" { { "Info" "ISGN_ENTITY_NAME" "1 debou " "Found entity 1: debou" {  } { { "debou.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/debou.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653065178367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653065178367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fd_db.v 1 1 " "Found 1 design units, including 1 entities, in source file fd_db.v" { { "Info" "ISGN_ENTITY_NAME" "1 fd_db " "Found entity 1: fd_db" {  } { { "fd_db.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/fd_db.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653065178367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653065178367 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clock_dividido main_pbl.v(42) " "Verilog HDL Implicit Net warning at main_pbl.v(42): created implicit net for \"clock_dividido\"" {  } { { "main_pbl.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/main_pbl.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653065178382 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "signal_bou debou.v(17) " "Verilog HDL Implicit Net warning at debou.v(17): created implicit net for \"signal_bou\"" {  } { { "debou.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/debou.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653065178382 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequency_divider.v(5) " "Verilog HDL Instantiation warning at frequency_divider.v(5): instance has no name" {  } { { "frequency_divider.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/frequency_divider.v" 5 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653065178382 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequency_divider.v(6) " "Verilog HDL Instantiation warning at frequency_divider.v(6): instance has no name" {  } { { "frequency_divider.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/frequency_divider.v" 6 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653065178382 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequency_divider.v(7) " "Verilog HDL Instantiation warning at frequency_divider.v(7): instance has no name" {  } { { "frequency_divider.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/frequency_divider.v" 7 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653065178382 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequency_divider.v(8) " "Verilog HDL Instantiation warning at frequency_divider.v(8): instance has no name" {  } { { "frequency_divider.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/frequency_divider.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653065178382 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequency_divider.v(9) " "Verilog HDL Instantiation warning at frequency_divider.v(9): instance has no name" {  } { { "frequency_divider.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/frequency_divider.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653065178382 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequency_divider.v(10) " "Verilog HDL Instantiation warning at frequency_divider.v(10): instance has no name" {  } { { "frequency_divider.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/frequency_divider.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653065178382 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequency_divider.v(11) " "Verilog HDL Instantiation warning at frequency_divider.v(11): instance has no name" {  } { { "frequency_divider.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/frequency_divider.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653065178382 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequency_divider.v(12) " "Verilog HDL Instantiation warning at frequency_divider.v(12): instance has no name" {  } { { "frequency_divider.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/frequency_divider.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653065178382 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequency_divider.v(13) " "Verilog HDL Instantiation warning at frequency_divider.v(13): instance has no name" {  } { { "frequency_divider.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/frequency_divider.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653065178382 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequency_divider.v(14) " "Verilog HDL Instantiation warning at frequency_divider.v(14): instance has no name" {  } { { "frequency_divider.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/frequency_divider.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653065178382 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequency_divider.v(15) " "Verilog HDL Instantiation warning at frequency_divider.v(15): instance has no name" {  } { { "frequency_divider.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/frequency_divider.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653065178382 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequency_divider.v(16) " "Verilog HDL Instantiation warning at frequency_divider.v(16): instance has no name" {  } { { "frequency_divider.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/frequency_divider.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653065178382 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main_pbl.v(73) " "Verilog HDL Instantiation warning at main_pbl.v(73): instance has no name" {  } { { "main_pbl.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/main_pbl.v" 73 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653065178382 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "adder_one_byte.v(49) " "Verilog HDL Instantiation warning at adder_one_byte.v(49): instance has no name" {  } { { "adder_one_byte.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/adder_one_byte.v" 49 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653065178382 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main_pbl.v(81) " "Verilog HDL Instantiation warning at main_pbl.v(81): instance has no name" {  } { { "main_pbl.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/main_pbl.v" 81 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653065178382 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "buzzer_sing.v(19) " "Verilog HDL Instantiation warning at buzzer_sing.v(19): instance has no name" {  } { { "buzzer_sing.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/buzzer_sing.v" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653065178382 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_divider.v(5) " "Verilog HDL Instantiation warning at clock_divider.v(5): instance has no name" {  } { { "clock_divider.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/clock_divider.v" 5 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653065178382 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_divider.v(6) " "Verilog HDL Instantiation warning at clock_divider.v(6): instance has no name" {  } { { "clock_divider.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/clock_divider.v" 6 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653065178382 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_divider.v(7) " "Verilog HDL Instantiation warning at clock_divider.v(7): instance has no name" {  } { { "clock_divider.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/clock_divider.v" 7 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653065178382 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_divider.v(8) " "Verilog HDL Instantiation warning at clock_divider.v(8): instance has no name" {  } { { "clock_divider.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/clock_divider.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653065178382 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_divider.v(9) " "Verilog HDL Instantiation warning at clock_divider.v(9): instance has no name" {  } { { "clock_divider.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/clock_divider.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653065178382 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_divider.v(10) " "Verilog HDL Instantiation warning at clock_divider.v(10): instance has no name" {  } { { "clock_divider.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/clock_divider.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653065178382 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_divider.v(11) " "Verilog HDL Instantiation warning at clock_divider.v(11): instance has no name" {  } { { "clock_divider.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/clock_divider.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653065178382 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_divider.v(12) " "Verilog HDL Instantiation warning at clock_divider.v(12): instance has no name" {  } { { "clock_divider.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/clock_divider.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653065178382 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_divider.v(14) " "Verilog HDL Instantiation warning at clock_divider.v(14): instance has no name" {  } { { "clock_divider.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/clock_divider.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653065178382 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_divider.v(15) " "Verilog HDL Instantiation warning at clock_divider.v(15): instance has no name" {  } { { "clock_divider.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/clock_divider.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653065178382 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_divider.v(16) " "Verilog HDL Instantiation warning at clock_divider.v(16): instance has no name" {  } { { "clock_divider.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/clock_divider.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653065178382 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_divider.v(17) " "Verilog HDL Instantiation warning at clock_divider.v(17): instance has no name" {  } { { "clock_divider.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/clock_divider.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653065178382 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_divider.v(18) " "Verilog HDL Instantiation warning at clock_divider.v(18): instance has no name" {  } { { "clock_divider.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/clock_divider.v" 18 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653065178382 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_divider.v(19) " "Verilog HDL Instantiation warning at clock_divider.v(19): instance has no name" {  } { { "clock_divider.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/clock_divider.v" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653065178382 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_divider.v(20) " "Verilog HDL Instantiation warning at clock_divider.v(20): instance has no name" {  } { { "clock_divider.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/clock_divider.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653065178382 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_divider.v(22) " "Verilog HDL Instantiation warning at clock_divider.v(22): instance has no name" {  } { { "clock_divider.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/clock_divider.v" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653065178382 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_divider.v(23) " "Verilog HDL Instantiation warning at clock_divider.v(23): instance has no name" {  } { { "clock_divider.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/clock_divider.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653065178382 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_divider.v(24) " "Verilog HDL Instantiation warning at clock_divider.v(24): instance has no name" {  } { { "clock_divider.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/clock_divider.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653065178382 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_divider.v(25) " "Verilog HDL Instantiation warning at clock_divider.v(25): instance has no name" {  } { { "clock_divider.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/clock_divider.v" 25 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653065178382 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_divider.v(26) " "Verilog HDL Instantiation warning at clock_divider.v(26): instance has no name" {  } { { "clock_divider.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/clock_divider.v" 26 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653065178382 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_divider.v(27) " "Verilog HDL Instantiation warning at clock_divider.v(27): instance has no name" {  } { { "clock_divider.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/clock_divider.v" 27 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653065178382 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_divider.v(29) " "Verilog HDL Instantiation warning at clock_divider.v(29): instance has no name" {  } { { "clock_divider.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/clock_divider.v" 29 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653065178382 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_divider.v(30) " "Verilog HDL Instantiation warning at clock_divider.v(30): instance has no name" {  } { { "clock_divider.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/clock_divider.v" 30 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653065178382 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_divider.v(31) " "Verilog HDL Instantiation warning at clock_divider.v(31): instance has no name" {  } { { "clock_divider.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/clock_divider.v" 31 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653065178382 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_divider.v(32) " "Verilog HDL Instantiation warning at clock_divider.v(32): instance has no name" {  } { { "clock_divider.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/clock_divider.v" 32 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653065178382 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_divider.v(33) " "Verilog HDL Instantiation warning at clock_divider.v(33): instance has no name" {  } { { "clock_divider.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/clock_divider.v" 33 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653065178382 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_divider.v(34) " "Verilog HDL Instantiation warning at clock_divider.v(34): instance has no name" {  } { { "clock_divider.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/clock_divider.v" 34 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653065178382 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "debou.v(12) " "Verilog HDL Instantiation warning at debou.v(12): instance has no name" {  } { { "debou.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/debou.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653065178382 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "debou.v(14) " "Verilog HDL Instantiation warning at debou.v(14): instance has no name" {  } { { "debou.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/debou.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653065178382 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "debou.v(15) " "Verilog HDL Instantiation warning at debou.v(15): instance has no name" {  } { { "debou.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/debou.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653065178382 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "fd_db.v(5) " "Verilog HDL Instantiation warning at fd_db.v(5): instance has no name" {  } { { "fd_db.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/fd_db.v" 5 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653065178382 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "fd_db.v(6) " "Verilog HDL Instantiation warning at fd_db.v(6): instance has no name" {  } { { "fd_db.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/fd_db.v" 6 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653065178382 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "fd_db.v(7) " "Verilog HDL Instantiation warning at fd_db.v(7): instance has no name" {  } { { "fd_db.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/fd_db.v" 7 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653065178382 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "fd_db.v(8) " "Verilog HDL Instantiation warning at fd_db.v(8): instance has no name" {  } { { "fd_db.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/fd_db.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653065178382 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "fd_db.v(9) " "Verilog HDL Instantiation warning at fd_db.v(9): instance has no name" {  } { { "fd_db.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/fd_db.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653065178382 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "fd_db.v(10) " "Verilog HDL Instantiation warning at fd_db.v(10): instance has no name" {  } { { "fd_db.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/fd_db.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653065178382 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "fd_db.v(11) " "Verilog HDL Instantiation warning at fd_db.v(11): instance has no name" {  } { { "fd_db.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/fd_db.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653065178382 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "fd_db.v(12) " "Verilog HDL Instantiation warning at fd_db.v(12): instance has no name" {  } { { "fd_db.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/fd_db.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653065178382 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "fd_db.v(13) " "Verilog HDL Instantiation warning at fd_db.v(13): instance has no name" {  } { { "fd_db.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/fd_db.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653065178382 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "fd_db.v(14) " "Verilog HDL Instantiation warning at fd_db.v(14): instance has no name" {  } { { "fd_db.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/fd_db.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653065178382 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "fd_db.v(15) " "Verilog HDL Instantiation warning at fd_db.v(15): instance has no name" {  } { { "fd_db.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/fd_db.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653065178382 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "fd_db.v(16) " "Verilog HDL Instantiation warning at fd_db.v(16): instance has no name" {  } { { "fd_db.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/fd_db.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653065178382 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "fd_db.v(17) " "Verilog HDL Instantiation warning at fd_db.v(17): instance has no name" {  } { { "fd_db.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/fd_db.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653065178382 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "fd_db.v(18) " "Verilog HDL Instantiation warning at fd_db.v(18): instance has no name" {  } { { "fd_db.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/fd_db.v" 18 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653065178382 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "fd_db.v(19) " "Verilog HDL Instantiation warning at fd_db.v(19): instance has no name" {  } { { "fd_db.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/fd_db.v" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653065178382 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "fd_db.v(20) " "Verilog HDL Instantiation warning at fd_db.v(20): instance has no name" {  } { { "fd_db.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/fd_db.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653065178382 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "fd_db.v(21) " "Verilog HDL Instantiation warning at fd_db.v(21): instance has no name" {  } { { "fd_db.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/fd_db.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653065178382 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "fd_db.v(22) " "Verilog HDL Instantiation warning at fd_db.v(22): instance has no name" {  } { { "fd_db.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/fd_db.v" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653065178382 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "fd_db.v(23) " "Verilog HDL Instantiation warning at fd_db.v(23): instance has no name" {  } { { "fd_db.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/fd_db.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653065178382 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "fd_db.v(24) " "Verilog HDL Instantiation warning at fd_db.v(24): instance has no name" {  } { { "fd_db.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/fd_db.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653065178382 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "fd_db.v(25) " "Verilog HDL Instantiation warning at fd_db.v(25): instance has no name" {  } { { "fd_db.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/fd_db.v" 25 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653065178382 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main_pbl " "Elaborating entity \"main_pbl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1653065178523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider frequency_divider:Divisor_milagroso " "Elaborating entity \"frequency_divider\" for hierarchy \"frequency_divider:Divisor_milagroso\"" {  } { { "main_pbl.v" "Divisor_milagroso" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/main_pbl.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653065178617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflopT frequency_divider:Divisor_milagroso\|flipflopT:comb_3 " "Elaborating entity \"flipflopT\" for hierarchy \"frequency_divider:Divisor_milagroso\|flipflopT:comb_3\"" {  } { { "frequency_divider.v" "comb_3" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/frequency_divider.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653065178632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "refreshcounter refreshcounter:Refreshcounter_wrapper " "Elaborating entity \"refreshcounter\" for hierarchy \"refreshcounter:Refreshcounter_wrapper\"" {  } { { "main_pbl.v" "Refreshcounter_wrapper" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/main_pbl.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653065178648 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 refreshcounter.v(10) " "Verilog HDL assignment warning at refreshcounter.v(10): truncated value with size 32 to match size of target (2)" {  } { { "refreshcounter.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/refreshcounter.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653065178664 "|main_pbl|refreshcounter:Refreshcounter_wrapper"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chaves chaves:keys " "Elaborating entity \"chaves\" for hierarchy \"chaves:keys\"" {  } { { "main_pbl.v" "keys" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/main_pbl.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653065178664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "entradas_sel_tempo entradas_sel_tempo:comb_3 " "Elaborating entity \"entradas_sel_tempo\" for hierarchy \"entradas_sel_tempo:comb_3\"" {  } { { "main_pbl.v" "comb_3" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/main_pbl.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653065178664 ""}
{ "Warning" "WSGN_SEARCH_FILE" "registert.v 1 1 " "Using design file registert.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 registerT " "Found entity 1: registerT" {  } { { "registert.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/registert.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653065178695 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1653065178695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerT registerT:registrador " "Elaborating entity \"registerT\" for hierarchy \"registerT:registrador\"" {  } { { "main_pbl.v" "registrador" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/main_pbl.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653065178695 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b7 registerT.v(31) " "Verilog HDL or VHDL warning at registerT.v(31): object \"b7\" assigned a value but never read" {  } { { "registerT.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/registerT.v" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653065178695 "|main_pbl|registerT:registrador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 registerT.v(44) " "Verilog HDL assignment warning at registerT.v(44): truncated value with size 8 to match size of target (1)" {  } { { "registerT.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/registerT.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653065178695 "|main_pbl|registerT:registrador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_one_byte adder_one_byte:somador_completo_one_byte " "Elaborating entity \"adder_one_byte\" for hierarchy \"adder_one_byte:somador_completo_one_byte\"" {  } { { "main_pbl.v" "somador_completo_one_byte" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/main_pbl.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653065178695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder adder_one_byte:somador_completo_one_byte\|full_adder:a1 " "Elaborating entity \"full_adder\" for hierarchy \"adder_one_byte:somador_completo_one_byte\|full_adder:a1\"" {  } { { "adder_one_byte.v" "a1" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/adder_one_byte.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653065178710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "magnitude_comparator_8_bits adder_one_byte:somador_completo_one_byte\|magnitude_comparator_8_bits:x " "Elaborating entity \"magnitude_comparator_8_bits\" for hierarchy \"adder_one_byte:somador_completo_one_byte\|magnitude_comparator_8_bits:x\"" {  } { { "adder_one_byte.v" "x" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/adder_one_byte.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653065178726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "magnitude_comparator_4_bits adder_one_byte:somador_completo_one_byte\|magnitude_comparator_8_bits:x\|magnitude_comparator_4_bits:m1 " "Elaborating entity \"magnitude_comparator_4_bits\" for hierarchy \"adder_one_byte:somador_completo_one_byte\|magnitude_comparator_8_bits:x\|magnitude_comparator_4_bits:m1\"" {  } { { "magnitude_comparator_8_bits.v" "m1" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/magnitude_comparator_8_bits.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653065178742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_sum adder_one_byte:somador_completo_one_byte\|mux_sum:comb_12 " "Elaborating entity \"mux_sum\" for hierarchy \"adder_one_byte:somador_completo_one_byte\|mux_sum:comb_12\"" {  } { { "adder_one_byte.v" "comb_12" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/adder_one_byte.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653065178757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "load_counter load_counter:comb_12 " "Elaborating entity \"load_counter\" for hierarchy \"load_counter:comb_12\"" {  } { { "main_pbl.v" "comb_12" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/main_pbl.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653065178757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflopJK load_counter:comb_12\|flipflopJK:f0 " "Elaborating entity \"flipflopJK\" for hierarchy \"load_counter:comb_12\|flipflopJK:f0\"" {  } { { "load_counter.v" "f0" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/load_counter.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653065178773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buzzer_sing buzzer_sing:singer " "Elaborating entity \"buzzer_sing\" for hierarchy \"buzzer_sing:singer\"" {  } { { "main_pbl.v" "singer" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/main_pbl.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653065178788 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 buzzer_sing.v(6) " "Verilog HDL assignment warning at buzzer_sing.v(6): truncated value with size 8 to match size of target (1)" {  } { { "buzzer_sing.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/buzzer_sing.v" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653065178788 "|main_pbl|buzzer_sing:singer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "emitir_sinalizacao emitir_sinalizacao:sinalizador " "Elaborating entity \"emitir_sinalizacao\" for hierarchy \"emitir_sinalizacao:sinalizador\"" {  } { { "main_pbl.v" "sinalizador" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/main_pbl.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653065178788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_to_BCD binary_to_BCD:bcd " "Elaborating entity \"binary_to_BCD\" for hierarchy \"binary_to_BCD:bcd\"" {  } { { "main_pbl.v" "bcd" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/main_pbl.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653065178804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add3 binary_to_BCD:bcd\|add3:m1 " "Elaborating entity \"add3\" for hierarchy \"binary_to_BCD:bcd\|add3:m1\"" {  } { { "binary_to_BCD.v" "m1" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/binary_to_BCD.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653065178820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "anode_control anode_control:anode_control_wrapper " "Elaborating entity \"anode_control\" for hierarchy \"anode_control:anode_control_wrapper\"" {  } { { "main_pbl.v" "anode_control_wrapper" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/main_pbl.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653065178835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_to_display bcd_to_display:bcd7s_sum1 " "Elaborating entity \"bcd_to_display\" for hierarchy \"bcd_to_display:bcd7s_sum1\"" {  } { { "main_pbl.v" "bcd7s_sum1" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/main_pbl.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653065178835 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bcd_to_display.v(10) " "Verilog HDL Case Statement warning at bcd_to_display.v(10): incomplete case statement has no default case item" {  } { { "bcd_to_display.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/bcd_to_display.v" 10 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1653065178851 "|main_pbl|bcd_to_display:bcd_to_display_wrapper"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "anodo bcd_to_display.v(8) " "Verilog HDL Always Construct warning at bcd_to_display.v(8): inferring latch(es) for variable \"anodo\", which holds its previous value in one or more paths through the always construct" {  } { { "bcd_to_display.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/bcd_to_display.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653065178851 "|main_pbl|bcd_to_display:bcd_to_display_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "anodo\[0\] bcd_to_display.v(8) " "Inferred latch for \"anodo\[0\]\" at bcd_to_display.v(8)" {  } { { "bcd_to_display.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/bcd_to_display.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653065178851 "|main_pbl|bcd_to_display:bcd_to_display_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "anodo\[1\] bcd_to_display.v(8) " "Inferred latch for \"anodo\[1\]\" at bcd_to_display.v(8)" {  } { { "bcd_to_display.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/bcd_to_display.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653065178851 "|main_pbl|bcd_to_display:bcd_to_display_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "anodo\[2\] bcd_to_display.v(8) " "Inferred latch for \"anodo\[2\]\" at bcd_to_display.v(8)" {  } { { "bcd_to_display.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/bcd_to_display.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653065178851 "|main_pbl|bcd_to_display:bcd_to_display_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "anodo\[3\] bcd_to_display.v(8) " "Inferred latch for \"anodo\[3\]\" at bcd_to_display.v(8)" {  } { { "bcd_to_display.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/bcd_to_display.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653065178851 "|main_pbl|bcd_to_display:bcd_to_display_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "anodo\[4\] bcd_to_display.v(8) " "Inferred latch for \"anodo\[4\]\" at bcd_to_display.v(8)" {  } { { "bcd_to_display.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/bcd_to_display.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653065178851 "|main_pbl|bcd_to_display:bcd_to_display_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "anodo\[5\] bcd_to_display.v(8) " "Inferred latch for \"anodo\[5\]\" at bcd_to_display.v(8)" {  } { { "bcd_to_display.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/bcd_to_display.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653065178851 "|main_pbl|bcd_to_display:bcd_to_display_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "anodo\[6\] bcd_to_display.v(8) " "Inferred latch for \"anodo\[6\]\" at bcd_to_display.v(8)" {  } { { "bcd_to_display.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/bcd_to_display.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653065178851 "|main_pbl|bcd_to_display:bcd_to_display_wrapper"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_control BCD_control:BCD_control_wrapper " "Elaborating entity \"BCD_control\" for hierarchy \"BCD_control:BCD_control_wrapper\"" {  } { { "main_pbl.v" "BCD_control_wrapper" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/main_pbl.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653065178851 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit1 BCD_control.v(24) " "Verilog HDL Always Construct warning at BCD_control.v(24): variable \"digit1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BCD_control.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/BCD_control.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1653065178851 "|main_pbl|BCD_control:BCD_control_wrapper"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "segm1 BCD_control.v(25) " "Verilog HDL Always Construct warning at BCD_control.v(25): variable \"segm1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BCD_control.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/BCD_control.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1653065178851 "|main_pbl|BCD_control:BCD_control_wrapper"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit2 BCD_control.v(29) " "Verilog HDL Always Construct warning at BCD_control.v(29): variable \"digit2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BCD_control.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/BCD_control.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1653065178851 "|main_pbl|BCD_control:BCD_control_wrapper"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "segm2 BCD_control.v(30) " "Verilog HDL Always Construct warning at BCD_control.v(30): variable \"segm2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BCD_control.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/BCD_control.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1653065178851 "|main_pbl|BCD_control:BCD_control_wrapper"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit3 BCD_control.v(34) " "Verilog HDL Always Construct warning at BCD_control.v(34): variable \"digit3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BCD_control.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/BCD_control.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1653065178851 "|main_pbl|BCD_control:BCD_control_wrapper"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "segm3 BCD_control.v(35) " "Verilog HDL Always Construct warning at BCD_control.v(35): variable \"segm3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BCD_control.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/BCD_control.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1653065178851 "|main_pbl|BCD_control:BCD_control_wrapper"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit4 BCD_control.v(39) " "Verilog HDL Always Construct warning at BCD_control.v(39): variable \"digit4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BCD_control.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/BCD_control.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1653065178866 "|main_pbl|BCD_control:BCD_control_wrapper"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "segm4 BCD_control.v(40) " "Verilog HDL Always Construct warning at BCD_control.v(40): variable \"segm4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BCD_control.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/BCD_control.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1653065178866 "|main_pbl|BCD_control:BCD_control_wrapper"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bcd_to_display:bcd7s_c2\|anodo\[0\] " "LATCH primitive \"bcd_to_display:bcd7s_c2\|anodo\[0\]\" is permanently enabled" {  } { { "bcd_to_display.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/bcd_to_display.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1653065179226 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bcd_to_display:bcd7s_c2\|anodo\[2\] " "LATCH primitive \"bcd_to_display:bcd7s_c2\|anodo\[2\]\" is permanently enabled" {  } { { "bcd_to_display.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/bcd_to_display.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1653065179226 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bcd_to_display:bcd7s_c2\|anodo\[3\] " "LATCH primitive \"bcd_to_display:bcd7s_c2\|anodo\[3\]\" is permanently enabled" {  } { { "bcd_to_display.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/bcd_to_display.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1653065179226 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bcd_to_display:bcd7s_c2\|anodo\[4\] " "LATCH primitive \"bcd_to_display:bcd7s_c2\|anodo\[4\]\" is permanently enabled" {  } { { "bcd_to_display.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/bcd_to_display.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1653065179226 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bcd_to_display:bcd7s_c2\|anodo\[5\] " "LATCH primitive \"bcd_to_display:bcd7s_c2\|anodo\[5\]\" is permanently enabled" {  } { { "bcd_to_display.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/bcd_to_display.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1653065179226 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bcd_to_display:bcd7s_c2\|anodo\[6\] " "LATCH primitive \"bcd_to_display:bcd7s_c2\|anodo\[6\]\" is permanently enabled" {  } { { "bcd_to_display.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/bcd_to_display.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1653065179226 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bcd_to_display:bcd7s_c2\|anodo\[0\] " "LATCH primitive \"bcd_to_display:bcd7s_c2\|anodo\[0\]\" is permanently enabled" {  } { { "bcd_to_display.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/bcd_to_display.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1653065179539 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bcd_to_display:bcd7s_c2\|anodo\[2\] " "LATCH primitive \"bcd_to_display:bcd7s_c2\|anodo\[2\]\" is permanently enabled" {  } { { "bcd_to_display.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/bcd_to_display.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1653065179539 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bcd_to_display:bcd7s_c2\|anodo\[3\] " "LATCH primitive \"bcd_to_display:bcd7s_c2\|anodo\[3\]\" is permanently enabled" {  } { { "bcd_to_display.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/bcd_to_display.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1653065179539 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bcd_to_display:bcd7s_c2\|anodo\[4\] " "LATCH primitive \"bcd_to_display:bcd7s_c2\|anodo\[4\]\" is permanently enabled" {  } { { "bcd_to_display.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/bcd_to_display.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1653065179539 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bcd_to_display:bcd7s_c2\|anodo\[5\] " "LATCH primitive \"bcd_to_display:bcd7s_c2\|anodo\[5\]\" is permanently enabled" {  } { { "bcd_to_display.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/bcd_to_display.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1653065179539 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bcd_to_display:bcd7s_c2\|anodo\[6\] " "LATCH primitive \"bcd_to_display:bcd7s_c2\|anodo\[6\]\" is permanently enabled" {  } { { "bcd_to_display.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/bcd_to_display.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1653065179539 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "15 " "15 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1653065179695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcd_to_display:bcd7s_c1\|anodo\[0\] " "Latch bcd_to_display:bcd7s_c1\|anodo\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA binary_to_BCD:bcd_contador\|add3:m5\|WideOr2 " "Ports D and ENA on the latch are fed by the same signal binary_to_BCD:bcd_contador\|add3:m5\|WideOr2" {  } { { "add3.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/add3.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653065179742 ""}  } { { "bcd_to_display.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/bcd_to_display.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653065179742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcd_to_display:bcd7s_sum2\|anodo\[0\] " "Latch bcd_to_display:bcd7s_sum2\|anodo\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA binary_to_BCD:bcd\|add3:m3\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal binary_to_BCD:bcd\|add3:m3\|WideOr0" {  } { { "add3.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/add3.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653065179742 ""}  } { { "bcd_to_display.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/bcd_to_display.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653065179742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcd_to_display:bcd7s_sum1\|anodo\[0\] " "Latch bcd_to_display:bcd7s_sum1\|anodo\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA adder_one_byte:somador_completo_one_byte\|mux_sum:comb_12\|soma\[1\] " "Ports D and ENA on the latch are fed by the same signal adder_one_byte:somador_completo_one_byte\|mux_sum:comb_12\|soma\[1\]" {  } { { "mux_sum.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/mux_sum.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653065179742 ""}  } { { "bcd_to_display.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/bcd_to_display.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653065179742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcd_to_display:bcd7s_sum1\|anodo\[1\] " "Latch bcd_to_display:bcd7s_sum1\|anodo\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA adder_one_byte:somador_completo_one_byte\|mux_sum:comb_12\|soma\[1\] " "Ports D and ENA on the latch are fed by the same signal adder_one_byte:somador_completo_one_byte\|mux_sum:comb_12\|soma\[1\]" {  } { { "mux_sum.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/mux_sum.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653065179742 ""}  } { { "bcd_to_display.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/bcd_to_display.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653065179742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcd_to_display:bcd7s_sum2\|anodo\[1\] " "Latch bcd_to_display:bcd7s_sum2\|anodo\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA binary_to_BCD:bcd\|add3:m3\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal binary_to_BCD:bcd\|add3:m3\|WideOr0" {  } { { "add3.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/add3.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653065179742 ""}  } { { "bcd_to_display.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/bcd_to_display.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653065179742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcd_to_display:bcd7s_c1\|anodo\[1\] " "Latch bcd_to_display:bcd7s_c1\|anodo\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA binary_to_BCD:bcd_contador\|add3:m5\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal binary_to_BCD:bcd_contador\|add3:m5\|WideOr1" {  } { { "add3.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/add3.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653065179742 ""}  } { { "bcd_to_display.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/bcd_to_display.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653065179742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcd_to_display:bcd7s_c1\|anodo\[2\] " "Latch bcd_to_display:bcd7s_c1\|anodo\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA binary_to_BCD:bcd_contador\|add3:m5\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal binary_to_BCD:bcd_contador\|add3:m5\|WideOr1" {  } { { "add3.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/add3.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653065179742 ""}  } { { "bcd_to_display.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/bcd_to_display.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653065179742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcd_to_display:bcd7s_sum2\|anodo\[2\] " "Latch bcd_to_display:bcd7s_sum2\|anodo\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA binary_to_BCD:bcd\|add3:m3\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal binary_to_BCD:bcd\|add3:m3\|WideOr0" {  } { { "add3.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/add3.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653065179742 ""}  } { { "bcd_to_display.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/bcd_to_display.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653065179742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcd_to_display:bcd7s_sum1\|anodo\[2\] " "Latch bcd_to_display:bcd7s_sum1\|anodo\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA adder_one_byte:somador_completo_one_byte\|mux_sum:comb_12\|soma\[1\] " "Ports D and ENA on the latch are fed by the same signal adder_one_byte:somador_completo_one_byte\|mux_sum:comb_12\|soma\[1\]" {  } { { "mux_sum.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/mux_sum.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653065179742 ""}  } { { "bcd_to_display.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/bcd_to_display.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653065179742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcd_to_display:bcd7s_sum2\|anodo\[3\] " "Latch bcd_to_display:bcd7s_sum2\|anodo\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA binary_to_BCD:bcd\|add3:m3\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal binary_to_BCD:bcd\|add3:m3\|WideOr0" {  } { { "add3.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/add3.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653065179742 ""}  } { { "bcd_to_display.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/bcd_to_display.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653065179742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcd_to_display:bcd7s_c1\|anodo\[3\] " "Latch bcd_to_display:bcd7s_c1\|anodo\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA binary_to_BCD:bcd_contador\|add3:m5\|WideOr2 " "Ports D and ENA on the latch are fed by the same signal binary_to_BCD:bcd_contador\|add3:m5\|WideOr2" {  } { { "add3.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/add3.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653065179742 ""}  } { { "bcd_to_display.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/bcd_to_display.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653065179742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcd_to_display:bcd7s_sum1\|anodo\[3\] " "Latch bcd_to_display:bcd7s_sum1\|anodo\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA adder_one_byte:somador_completo_one_byte\|mux_sum:comb_12\|soma\[1\] " "Ports D and ENA on the latch are fed by the same signal adder_one_byte:somador_completo_one_byte\|mux_sum:comb_12\|soma\[1\]" {  } { { "mux_sum.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/mux_sum.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653065179742 ""}  } { { "bcd_to_display.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/bcd_to_display.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653065179742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcd_to_display:bcd7s_c1\|anodo\[4\] " "Latch bcd_to_display:bcd7s_c1\|anodo\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA binary_to_BCD:bcd_contador\|add3:m5\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal binary_to_BCD:bcd_contador\|add3:m5\|WideOr1" {  } { { "add3.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/add3.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653065179742 ""}  } { { "bcd_to_display.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/bcd_to_display.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653065179742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcd_to_display:bcd7s_sum2\|anodo\[4\] " "Latch bcd_to_display:bcd7s_sum2\|anodo\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA adder_one_byte:somador_completo_one_byte\|mux_sum:comb_12\|soma\[2\] " "Ports D and ENA on the latch are fed by the same signal adder_one_byte:somador_completo_one_byte\|mux_sum:comb_12\|soma\[2\]" {  } { { "mux_sum.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/mux_sum.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653065179742 ""}  } { { "bcd_to_display.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/bcd_to_display.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653065179742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcd_to_display:bcd7s_sum1\|anodo\[4\] " "Latch bcd_to_display:bcd7s_sum1\|anodo\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registerT:registrador\|bs\[0\] " "Ports D and ENA on the latch are fed by the same signal registerT:registrador\|bs\[0\]" {  } { { "registerT.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/registerT.v" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653065179742 ""}  } { { "bcd_to_display.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/bcd_to_display.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653065179742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcd_to_display:bcd7s_sum2\|anodo\[5\] " "Latch bcd_to_display:bcd7s_sum2\|anodo\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA binary_to_BCD:bcd\|add3:m3\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal binary_to_BCD:bcd\|add3:m3\|WideOr0" {  } { { "add3.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/add3.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653065179742 ""}  } { { "bcd_to_display.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/bcd_to_display.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653065179742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcd_to_display:bcd7s_c1\|anodo\[5\] " "Latch bcd_to_display:bcd7s_c1\|anodo\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA binary_to_BCD:bcd_contador\|add3:m5\|WideOr2 " "Ports D and ENA on the latch are fed by the same signal binary_to_BCD:bcd_contador\|add3:m5\|WideOr2" {  } { { "add3.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/add3.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653065179742 ""}  } { { "bcd_to_display.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/bcd_to_display.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653065179742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcd_to_display:bcd7s_sum1\|anodo\[5\] " "Latch bcd_to_display:bcd7s_sum1\|anodo\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA adder_one_byte:somador_completo_one_byte\|mux_sum:comb_12\|soma\[1\] " "Ports D and ENA on the latch are fed by the same signal adder_one_byte:somador_completo_one_byte\|mux_sum:comb_12\|soma\[1\]" {  } { { "mux_sum.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/mux_sum.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653065179742 ""}  } { { "bcd_to_display.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/bcd_to_display.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653065179742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcd_to_display:bcd7s_c1\|anodo\[6\] " "Latch bcd_to_display:bcd7s_c1\|anodo\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA binary_to_BCD:bcd_contador\|add3:m5\|WideOr2 " "Ports D and ENA on the latch are fed by the same signal binary_to_BCD:bcd_contador\|add3:m5\|WideOr2" {  } { { "add3.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/add3.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653065179742 ""}  } { { "bcd_to_display.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/bcd_to_display.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653065179742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcd_to_display:bcd7s_sum2\|anodo\[6\] " "Latch bcd_to_display:bcd7s_sum2\|anodo\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA binary_to_BCD:bcd\|add3:m3\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal binary_to_BCD:bcd\|add3:m3\|WideOr0" {  } { { "add3.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/add3.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653065179742 ""}  } { { "bcd_to_display.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/bcd_to_display.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653065179742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcd_to_display:bcd7s_sum1\|anodo\[6\] " "Latch bcd_to_display:bcd7s_sum1\|anodo\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA adder_one_byte:somador_completo_one_byte\|mux_sum:comb_12\|soma\[1\] " "Ports D and ENA on the latch are fed by the same signal adder_one_byte:somador_completo_one_byte\|mux_sum:comb_12\|soma\[1\]" {  } { { "mux_sum.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/mux_sum.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653065179742 ""}  } { { "bcd_to_display.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/bcd_to_display.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653065179742 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "segmentos\[7\] VCC " "Pin \"segmentos\[7\]\" is stuck at VCC" {  } { { "main_pbl.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/main_pbl.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653065179897 "|main_pbl|segmentos[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1653065179897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bcd_to_display:bcd7s_sum2\|anodo\[0\] " "LATCH primitive \"bcd_to_display:bcd7s_sum2\|anodo\[0\]\" is permanently enabled" {  } { { "bcd_to_display.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/bcd_to_display.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1653065180022 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bcd_to_display:bcd7s_sum2\|anodo\[1\] " "LATCH primitive \"bcd_to_display:bcd7s_sum2\|anodo\[1\]\" is permanently enabled" {  } { { "bcd_to_display.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/bcd_to_display.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1653065180022 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bcd_to_display:bcd7s_sum2\|anodo\[2\] " "LATCH primitive \"bcd_to_display:bcd7s_sum2\|anodo\[2\]\" is permanently enabled" {  } { { "bcd_to_display.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/bcd_to_display.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1653065180022 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bcd_to_display:bcd7s_sum2\|anodo\[3\] " "LATCH primitive \"bcd_to_display:bcd7s_sum2\|anodo\[3\]\" is permanently enabled" {  } { { "bcd_to_display.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/bcd_to_display.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1653065180022 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bcd_to_display:bcd7s_sum2\|anodo\[4\] " "LATCH primitive \"bcd_to_display:bcd7s_sum2\|anodo\[4\]\" is permanently enabled" {  } { { "bcd_to_display.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/bcd_to_display.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1653065180022 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bcd_to_display:bcd7s_sum2\|anodo\[5\] " "LATCH primitive \"bcd_to_display:bcd7s_sum2\|anodo\[5\]\" is permanently enabled" {  } { { "bcd_to_display.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/bcd_to_display.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1653065180022 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bcd_to_display:bcd7s_sum2\|anodo\[6\] " "LATCH primitive \"bcd_to_display:bcd7s_sum2\|anodo\[6\]\" is permanently enabled" {  } { { "bcd_to_display.v" "" { Text "D:/workspace/2022/verilog/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/bcd_to_display.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1653065180022 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "169 " "Implemented 169 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1653065180570 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1653065180570 ""} { "Info" "ICUT_CUT_TM_LCELLS" "139 " "Implemented 139 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1653065180570 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1653065180570 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 149 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 149 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4694 " "Peak virtual memory: 4694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653065181350 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 20 13:46:21 2022 " "Processing ended: Fri May 20 13:46:21 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653065181350 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653065181350 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653065181350 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653065181350 ""}
