// Seed: 1573214500
module module_0 ();
  assign id_1 = 1;
  assign id_1 = -1;
  assign module_1.type_9 = 0;
  uwire id_3, id_4;
  assign id_3 = -1;
  module_2 modCall_1 (
      id_4,
      id_3,
      id_3,
      id_1,
      id_4,
      id_3,
      id_4
  );
  wire id_5;
endmodule
macromodule module_1 (
    output tri0 id_0
);
  uwire id_2, id_3;
  assign id_2 = 1;
  parameter id_4 = 1'b0;
  wand id_5, id_6;
  initial id_0 = 1 != (id_6 == id_6);
  assign id_4 = id_3;
  module_0 modCall_1 ();
  wire id_7;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wand id_8 = (1) == id_4, id_9;
  wire id_10;
endmodule
