Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc3s50an-5-tqg144

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../NE555 FINAL CODE/count.v" in library work
Compiling verilog file "../NE555 FINAL CODE/top.v" in library work
Module <count> compiled
Module <top> compiled
No errors in compilation
Analysis of file <"top.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <top> in library <work> with parameters.
	CLR = "01"
	CNT = "10"
	IDLE = "00"
	LOCK = "11"

Analyzing hierarchy for module <count> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <top>.
	CLR = 2'b01
	CNT = 2'b10
	IDLE = 2'b00
	LOCK = 2'b11
Module <top> is correct for synthesis.
 
Analyzing module <count> in library <work>.
Module <count> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <count>.
    Related source file is "../NE555 FINAL CODE/count.v".
    Found 4-bit up counter for signal <cnt>.
    Summary:
	inferred   1 Counter(s).
Unit <count> synthesized.


Synthesizing Unit <top>.
    Related source file is "../NE555 FINAL CODE/top.v".
WARNING:Xst:646 - Signal <x> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <now_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 1                                              |
    | Outputs            | 3                                              |
    | Clock              | clk                       (rising_edge)        |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <clear_n>.
    Found 1-bit register for signal <en>.
    Found 28-bit register for signal <lock>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  30 D-type flip-flop(s).
Unit <top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 7
 4-bit up counter                                      : 7
# Registers                                            : 3
 1-bit register                                        : 2
 28-bit register                                       : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <now_state/FSM> on signal <now_state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Counters                                             : 7
 4-bit up counter                                      : 7
# Registers                                            : 30
 Flip-Flops                                            : 30

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 8.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 60
 Flip-Flops                                            : 60

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top.ngr
Top Level Output File Name         : top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 14

Cell Usage :
# BELS                             : 106
#      GND                         : 1
#      INV                         : 9
#      LUT2                        : 11
#      LUT2_L                      : 7
#      LUT3                        : 15
#      LUT4                        : 59
#      MUXF5                       : 4
# FlipFlops/Latches                : 60
#      FD                          : 1
#      FDCE                        : 28
#      FDE                         : 28
#      FDS                         : 1
#      FDSE                        : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 13
#      IBUF                        : 1
#      OBUF                        : 12
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50antqg144-5 

 Number of Slices:                       54  out of    704     7%  
 Number of Slice Flip Flops:             60  out of   1408     4%  
 Number of 4 input LUTs:                101  out of   1408     7%  
 Number of IOs:                          14
 Number of bonded IOBs:                  14  out of    108    12%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 36    |
count7_not0000(count7_not00001:O)  | NONE(*)(count7/cnt_0)  | 4     |
count6_not0000(count6_not00001:O)  | NONE(*)(count6/cnt_0)  | 4     |
count5_not0000(count5_not00001:O)  | NONE(*)(count5/cnt_0)  | 4     |
count4_not0000(count4_not00001:O)  | NONE(*)(count4/cnt_0)  | 4     |
count2_not0000(count2_not00001:O)  | NONE(*)(count2/cnt_0)  | 4     |
count3_not0000(count3_not00001:O)  | NONE(*)(count3/cnt_0)  | 4     |
-----------------------------------+------------------------+-------+
(*) These 6 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
clear_n_inv(clear_n_inv1_INV_0:O)  | NONE(count1/cnt_0)     | 28    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 3.051ns (Maximum Frequency: 327.804MHz)
   Minimum input arrival time before clock: 1.639ns
   Maximum output required time after clock: 15.126ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.051ns (frequency: 327.804MHz)
  Total number of paths / destination ports: 99 / 45
-------------------------------------------------------------------------
Delay:               3.051ns (Levels of Logic = 2)
  Source:            count1/cnt_2 (FF)
  Destination:       count1/cnt_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: count1/cnt_2 to count1/cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.495   0.677  count1/cnt_2 (count1/cnt_2)
     LUT2_L:I0->LO         1   0.561   0.102  count1/cnt_not0001_SW0 (N30)
     LUT4:I3->O            4   0.561   0.499  count1/cnt_not0001 (count1/cnt_not0001)
     FDCE:CE                   0.156          count1/cnt_0
    ----------------------------------------
    Total                      3.051ns (1.773ns logic, 1.278ns route)
                                       (58.1% logic, 41.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'count7_not0000'
  Clock period: 3.020ns (frequency: 331.126MHz)
  Total number of paths / destination ports: 28 / 8
-------------------------------------------------------------------------
Delay:               3.020ns (Levels of Logic = 2)
  Source:            count7/cnt_2 (FF)
  Destination:       count7/cnt_0 (FF)
  Source Clock:      count7_not0000 rising
  Destination Clock: count7_not0000 rising

  Data Path: count7/cnt_2 to count7/cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.495   0.646  count7/cnt_2 (count7/cnt_2)
     LUT2_L:I0->LO         1   0.561   0.102  count7/cnt_not0001_SW0 (N18)
     LUT4:I3->O            4   0.561   0.499  count7/cnt_not0001 (count7/cnt_not0001)
     FDCE:CE                   0.156          count7/cnt_0
    ----------------------------------------
    Total                      3.020ns (1.773ns logic, 1.247ns route)
                                       (58.7% logic, 41.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'count6_not0000'
  Clock period: 3.051ns (frequency: 327.804MHz)
  Total number of paths / destination ports: 28 / 8
-------------------------------------------------------------------------
Delay:               3.051ns (Levels of Logic = 2)
  Source:            count6/cnt_2 (FF)
  Destination:       count6/cnt_0 (FF)
  Source Clock:      count6_not0000 rising
  Destination Clock: count6_not0000 rising

  Data Path: count6/cnt_2 to count6/cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.495   0.677  count6/cnt_2 (count6/cnt_2)
     LUT2_L:I0->LO         1   0.561   0.102  count6/cnt_not0001_SW0 (N20)
     LUT4:I3->O            4   0.561   0.499  count6/cnt_not0001 (count6/cnt_not0001)
     FDCE:CE                   0.156          count6/cnt_0
    ----------------------------------------
    Total                      3.051ns (1.773ns logic, 1.278ns route)
                                       (58.1% logic, 41.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'count5_not0000'
  Clock period: 3.051ns (frequency: 327.804MHz)
  Total number of paths / destination ports: 28 / 8
-------------------------------------------------------------------------
Delay:               3.051ns (Levels of Logic = 2)
  Source:            count5/cnt_2 (FF)
  Destination:       count5/cnt_0 (FF)
  Source Clock:      count5_not0000 rising
  Destination Clock: count5_not0000 rising

  Data Path: count5/cnt_2 to count5/cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.495   0.677  count5/cnt_2 (count5/cnt_2)
     LUT2_L:I0->LO         1   0.561   0.102  count5/cnt_not0001_SW0 (N22)
     LUT4:I3->O            4   0.561   0.499  count5/cnt_not0001 (count5/cnt_not0001)
     FDCE:CE                   0.156          count5/cnt_0
    ----------------------------------------
    Total                      3.051ns (1.773ns logic, 1.278ns route)
                                       (58.1% logic, 41.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'count4_not0000'
  Clock period: 3.051ns (frequency: 327.804MHz)
  Total number of paths / destination ports: 28 / 8
-------------------------------------------------------------------------
Delay:               3.051ns (Levels of Logic = 2)
  Source:            count4/cnt_2 (FF)
  Destination:       count4/cnt_0 (FF)
  Source Clock:      count4_not0000 rising
  Destination Clock: count4_not0000 rising

  Data Path: count4/cnt_2 to count4/cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.495   0.677  count4/cnt_2 (count4/cnt_2)
     LUT2_L:I0->LO         1   0.561   0.102  count4/cnt_not0001_SW0 (N24)
     LUT4:I3->O            4   0.561   0.499  count4/cnt_not0001 (count4/cnt_not0001)
     FDCE:CE                   0.156          count4/cnt_0
    ----------------------------------------
    Total                      3.051ns (1.773ns logic, 1.278ns route)
                                       (58.1% logic, 41.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'count2_not0000'
  Clock period: 3.051ns (frequency: 327.804MHz)
  Total number of paths / destination ports: 28 / 8
-------------------------------------------------------------------------
Delay:               3.051ns (Levels of Logic = 2)
  Source:            count2/cnt_2 (FF)
  Destination:       count2/cnt_0 (FF)
  Source Clock:      count2_not0000 rising
  Destination Clock: count2_not0000 rising

  Data Path: count2/cnt_2 to count2/cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.495   0.677  count2/cnt_2 (count2/cnt_2)
     LUT2_L:I0->LO         1   0.561   0.102  count2/cnt_not0001_SW0 (N28)
     LUT4:I3->O            4   0.561   0.499  count2/cnt_not0001 (count2/cnt_not0001)
     FDCE:CE                   0.156          count2/cnt_0
    ----------------------------------------
    Total                      3.051ns (1.773ns logic, 1.278ns route)
                                       (58.1% logic, 41.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'count3_not0000'
  Clock period: 3.051ns (frequency: 327.804MHz)
  Total number of paths / destination ports: 28 / 8
-------------------------------------------------------------------------
Delay:               3.051ns (Levels of Logic = 2)
  Source:            count3/cnt_2 (FF)
  Destination:       count3/cnt_0 (FF)
  Source Clock:      count3_not0000 rising
  Destination Clock: count3_not0000 rising

  Data Path: count3/cnt_2 to count3/cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.495   0.677  count3/cnt_2 (count3/cnt_2)
     LUT2_L:I0->LO         1   0.561   0.102  count3/cnt_not0001_SW0 (N26)
     LUT4:I3->O            4   0.561   0.499  count3/cnt_not0001 (count3/cnt_not0001)
     FDCE:CE                   0.156          count3/cnt_0
    ----------------------------------------
    Total                      3.051ns (1.773ns logic, 1.278ns route)
                                       (58.1% logic, 41.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.639ns (Levels of Logic = 1)
  Source:            gate (PAD)
  Destination:       now_state_FSM_FFd2 (FF)
  Destination Clock: clk rising

  Data Path: gate to now_state_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.824   0.380  gate_IBUF (gate_IBUF)
     FDS:S                     0.435          now_state_FSM_FFd2
    ----------------------------------------
    Total                      1.639ns (1.259ns logic, 0.380ns route)
                                       (76.8% logic, 23.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 868 / 11
-------------------------------------------------------------------------
Offset:              15.126ns (Levels of Logic = 11)
  Source:            lock_23 (FF)
  Destination:       lcd<11> (PAD)
  Source Clock:      clk rising

  Data Path: lock_23 to lcd<11>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.495   0.488  lock_23 (lock_23)
     LUT4:I0->O           10   0.561   0.858  lcd_or00001111 (lcd_cmp_eq0004)
     LUT4:I0->O            1   0.561   0.000  lcd_or0000111 (lcd_or000011)
     MUXF5:I0->O          20   0.229   1.045  lcd_or000011_f5 (lcd_cmp_eq0003)
     LUT4:I0->O            1   0.561   0.000  lcd_or000012 (lcd_or00001)
     MUXF5:I0->O          12   0.229   0.925  lcd_or00001_f5 (lcd_cmp_eq0002)
     LUT4:I0->O            1   0.561   0.000  lcd_or000021 (lcd_or00002)
     MUXF5:I0->O           9   0.229   0.763  lcd_or00002_f5 (lcd_cmp_eq0001)
     LUT3:I1->O            9   0.562   0.720  lcd_or000025 (lcd_or0000)
     LUT4:I2->O            1   0.561   0.465  lcd<9>76_SW0 (N40)
     LUT3:I0->O            1   0.561   0.357  lcd<9>76 (lcd_9_OBUF)
     OBUF:I->O                 4.396          lcd_9_OBUF (lcd<9>)
    ----------------------------------------
    Total                     15.126ns (9.506ns logic, 5.620ns route)
                                       (62.8% logic, 37.2% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 3.46 secs
 
--> 

Total memory usage is 232892 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    1 (   0 filtered)

