# SequenceGen-Verilog
A Verilog project used to simulate the functioning of a custom sequence generator implemented using D Flip Flops
