{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1660473209568 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1660473209568 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 14 12:33:29 2022 " "Processing started: Sun Aug 14 12:33:29 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1660473209568 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1660473209568 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FGPAmstrad -c FGPAmstrad_MiST_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off FGPAmstrad -c FGPAmstrad_MiST_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1660473209568 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1660473210265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t80pa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t80pa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80pa-rtl " "Found design unit 1: T80pa-rtl" {  } { { "T80pa.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/T80pa.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473210659 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80pa " "Found entity 1: T80pa" {  } { { "T80pa.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/T80pa.vhd" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473210659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473210659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tzxplayer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tzxplayer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tzxplayer-struct " "Found design unit 1: tzxplayer-struct" {  } { { "tzxplayer.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/tzxplayer.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473210711 ""} { "Info" "ISGN_ENTITY_NAME" "1 tzxplayer " "Found entity 1: tzxplayer" {  } { { "tzxplayer.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/tzxplayer.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473210711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473210711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_cdt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file simple_cdt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simple_CDT-Behavioral " "Found design unit 1: simple_CDT-Behavioral" {  } { { "simple_CDT.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/simple_CDT.vhd" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473210722 ""} { "Info" "ISGN_ENTITY_NAME" "1 simple_CDT " "Found entity 1: simple_CDT" {  } { { "simple_CDT.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/simple_CDT.vhd" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473210722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473210722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mouse2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mouse2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOUSE2-Behavioral " "Found design unit 1: MOUSE2-Behavioral" {  } { { "MOUSE2.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/MOUSE2.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473210732 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOUSE2 " "Found entity 1: MOUSE2" {  } { { "MOUSE2.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/MOUSE2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473210732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473210732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_transceiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ps2_transceiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_transceiver-logic " "Found design unit 1: ps2_transceiver-logic" {  } { { "ps2_transceiver.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/ps2_transceiver.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473210741 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_transceiver " "Found entity 1: ps2_transceiver" {  } { { "ps2_transceiver.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/ps2_transceiver.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473210741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473210741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_mouse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ps2_mouse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_mouse-logic " "Found design unit 1: ps2_mouse-logic" {  } { { "ps2_mouse.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/ps2_mouse.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473210752 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_mouse " "Found entity 1: ps2_mouse" {  } { { "ps2_mouse.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/ps2_mouse.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473210752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473210752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kempston_mouse.v 1 1 " "Found 1 design units, including 1 entities, in source file kempston_mouse.v" { { "Info" "ISGN_ENTITY_NAME" "1 kempston_mouse " "Found entity 1: kempston_mouse" {  } { { "kempston_mouse.v" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/kempston_mouse.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473210758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473210758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scandoubler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file scandoubler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 scandoubler-rtl " "Found design unit 1: scandoubler-rtl" {  } { { "scandoubler.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/scandoubler.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473210764 ""} { "Info" "ISGN_ENTITY_NAME" "1 scandoubler " "Found entity 1: scandoubler" {  } { { "scandoubler.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/scandoubler.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473210764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473210764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/registers/reg_latch.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/registers/reg_latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_latch " "Found entity 1: reg_latch" {  } { { "cpu/registers/reg_latch.v" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/cpu/registers/reg_latch.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473210771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473210771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/registers/reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/registers/reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "cpu/registers/reg_file.v" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/cpu/registers/reg_file.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473210778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473210778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/registers/reg_control.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/registers/reg_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_control " "Found entity 1: reg_control" {  } { { "cpu/registers/reg_control.v" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/cpu/registers/reg_control.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473210784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473210784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/bus/inc_dec_2bit.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/bus/inc_dec_2bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 inc_dec_2bit " "Found entity 1: inc_dec_2bit" {  } { { "cpu/bus/inc_dec_2bit.v" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/cpu/bus/inc_dec_2bit.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473210791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473210791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/bus/inc_dec.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/bus/inc_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 inc_dec " "Found entity 1: inc_dec" {  } { { "cpu/bus/inc_dec.v" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/cpu/bus/inc_dec.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473210798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473210798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/bus/data_switch_mask.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/bus/data_switch_mask.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_switch_mask " "Found entity 1: data_switch_mask" {  } { { "cpu/bus/data_switch_mask.v" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/cpu/bus/data_switch_mask.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473210805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473210805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/bus/data_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/bus/data_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_switch " "Found entity 1: data_switch" {  } { { "cpu/bus/data_switch.v" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/cpu/bus/data_switch.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473210811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473210811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/bus/data_pins.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/bus/data_pins.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_pins " "Found entity 1: data_pins" {  } { { "cpu/bus/data_pins.v" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/cpu/bus/data_pins.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473210818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473210818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/bus/control_pins_n.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/bus/control_pins_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_pins_n " "Found entity 1: control_pins_n" {  } { { "cpu/bus/control_pins_n.v" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/cpu/bus/control_pins_n.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473210824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473210824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/bus/bus_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/bus/bus_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_switch " "Found entity 1: bus_switch" {  } { { "cpu/bus/bus_switch.v" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/cpu/bus/bus_switch.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473210830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473210830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/bus/bus_control.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/bus/bus_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_control " "Found entity 1: bus_control" {  } { { "cpu/bus/bus_control.v" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/cpu/bus/bus_control.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473210837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473210837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/bus/address_pins.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/bus/address_pins.v" { { "Info" "ISGN_ENTITY_NAME" "1 address_pins " "Found entity 1: address_pins" {  } { { "cpu/bus/address_pins.v" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/cpu/bus/address_pins.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473210843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473210843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/bus/address_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/bus/address_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 address_mux " "Found entity 1: address_mux" {  } { { "cpu/bus/address_mux.v" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/cpu/bus/address_mux.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473210851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473210851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/bus/address_latch.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/bus/address_latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 address_latch " "Found entity 1: address_latch" {  } { { "cpu/bus/address_latch.v" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/cpu/bus/address_latch.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473210858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473210858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/alu/alu_slice.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/alu/alu_slice.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_slice " "Found entity 1: alu_slice" {  } { { "cpu/alu/alu_slice.v" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/cpu/alu/alu_slice.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473210864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473210864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/alu/alu_shifter_core.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/alu/alu_shifter_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_shifter_core " "Found entity 1: alu_shifter_core" {  } { { "cpu/alu/alu_shifter_core.v" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/cpu/alu/alu_shifter_core.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473210871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473210871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/alu/alu_select.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/alu/alu_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_select " "Found entity 1: alu_select" {  } { { "cpu/alu/alu_select.v" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/cpu/alu/alu_select.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473210878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473210878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/alu/alu_prep_daa.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/alu/alu_prep_daa.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_prep_daa " "Found entity 1: alu_prep_daa" {  } { { "cpu/alu/alu_prep_daa.v" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/cpu/alu/alu_prep_daa.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473210885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473210885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/alu/alu_mux_8.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/alu/alu_mux_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_mux_8 " "Found entity 1: alu_mux_8" {  } { { "cpu/alu/alu_mux_8.v" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/cpu/alu/alu_mux_8.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473210891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473210891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/alu/alu_mux_4.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/alu/alu_mux_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_mux_4 " "Found entity 1: alu_mux_4" {  } { { "cpu/alu/alu_mux_4.v" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/cpu/alu/alu_mux_4.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473210897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473210897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/alu/alu_mux_3z.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/alu/alu_mux_3z.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_mux_3z " "Found entity 1: alu_mux_3z" {  } { { "cpu/alu/alu_mux_3z.v" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/cpu/alu/alu_mux_3z.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473210905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473210905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/alu/alu_mux_2z.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/alu/alu_mux_2z.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_mux_2z " "Found entity 1: alu_mux_2z" {  } { { "cpu/alu/alu_mux_2z.v" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/cpu/alu/alu_mux_2z.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473210910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473210910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/alu/alu_mux_2.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/alu/alu_mux_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_mux_2 " "Found entity 1: alu_mux_2" {  } { { "cpu/alu/alu_mux_2.v" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/cpu/alu/alu_mux_2.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473210918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473210918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/alu/alu_flags.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/alu/alu_flags.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_flags " "Found entity 1: alu_flags" {  } { { "cpu/alu/alu_flags.v" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/cpu/alu/alu_flags.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473210924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473210924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/alu/alu_core.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/alu/alu_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_core " "Found entity 1: alu_core" {  } { { "cpu/alu/alu_core.v" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/cpu/alu/alu_core.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473210930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473210930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/alu/alu_control.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/alu/alu_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_control " "Found entity 1: alu_control" {  } { { "cpu/alu/alu_control.v" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/cpu/alu/alu_control.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473210936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473210936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/alu/alu_bit_select.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/alu/alu_bit_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_bit_select " "Found entity 1: alu_bit_select" {  } { { "cpu/alu/alu_bit_select.v" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/cpu/alu/alu_bit_select.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473210942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473210942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "cpu/alu/alu.v" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/cpu/alu/alu.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473210947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473210947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/control/sequencer.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/control/sequencer.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer " "Found entity 1: sequencer" {  } { { "cpu/control/sequencer.v" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/cpu/control/sequencer.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473210955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473210955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/control/resets.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/control/resets.v" { { "Info" "ISGN_ENTITY_NAME" "1 resets " "Found entity 1: resets" {  } { { "cpu/control/resets.v" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/cpu/control/resets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473210960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473210960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/control/pla_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/control/pla_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 pla_decode " "Found entity 1: pla_decode" {  } { { "cpu/control/pla_decode.v" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/cpu/control/pla_decode.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473210967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473210967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/control/pin_control.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/control/pin_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 pin_control " "Found entity 1: pin_control" {  } { { "cpu/control/pin_control.v" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/cpu/control/pin_control.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473210972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473210972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/control/memory_ifc.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/control/memory_ifc.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_ifc " "Found entity 1: memory_ifc" {  } { { "cpu/control/memory_ifc.v" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/cpu/control/memory_ifc.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473210979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473210979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/control/ir.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/control/ir.v" { { "Info" "ISGN_ENTITY_NAME" "1 ir " "Found entity 1: ir" {  } { { "cpu/control/ir.v" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/cpu/control/ir.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473210986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473210986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/control/interrupts.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/control/interrupts.v" { { "Info" "ISGN_ENTITY_NAME" "1 interrupts " "Found entity 1: interrupts" {  } { { "cpu/control/interrupts.v" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/cpu/control/interrupts.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473210993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473210993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/control/execute.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/control/execute.v" { { "Info" "ISGN_ENTITY_NAME" "1 execute " "Found entity 1: execute" {  } { { "cpu/control/execute.v" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/cpu/control/execute.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473211030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/control/decode_state.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/control/decode_state.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode_state " "Found entity 1: decode_state" {  } { { "cpu/control/decode_state.v" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/cpu/control/decode_state.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473211037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/control/clk_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/control/clk_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_delay " "Found entity 1: clk_delay" {  } { { "cpu/control/clk_delay.v" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/cpu/control/clk_delay.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473211043 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "nRESET nreset z80_top_direct_n.v(19) " "Verilog HDL Declaration information at z80_top_direct_n.v(19): object \"nRESET\" differs only in case from object \"nreset\" in the same scope" {  } { { "cpu/toplevel/z80_top_direct_n.v" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/cpu/toplevel/z80_top_direct_n.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1660473211058 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLK clk z80_top_direct_n.v(22) " "Verilog HDL Declaration information at z80_top_direct_n.v(22): object \"CLK\" differs only in case from object \"clk\" in the same scope" {  } { { "cpu/toplevel/z80_top_direct_n.v" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/cpu/toplevel/z80_top_direct_n.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1660473211059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/toplevel/z80_top_direct_n.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/toplevel/z80_top_direct_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 z80_top_direct_n " "Found entity 1: z80_top_direct_n" {  } { { "cpu/toplevel/z80_top_direct_n.v" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/cpu/toplevel/z80_top_direct_n.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473211059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pio-logic " "Found design unit 1: pio-logic" {  } { { "pio.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/pio.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211064 ""} { "Info" "ISGN_ENTITY_NAME" "1 pio " "Found entity 1: pio" {  } { { "pio.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/pio.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473211064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vram_amstrad_mist.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vram_amstrad_mist.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vram_amstrad_mist-SYN " "Found design unit 1: vram_amstrad_mist-SYN" {  } { { "VRAM_Amstrad_MiST.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/VRAM_Amstrad_MiST.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211072 ""} { "Info" "ISGN_ENTITY_NAME" "1 VRAM_Amstrad_MiST " "Found entity 1: VRAM_Amstrad_MiST" {  } { { "VRAM_Amstrad_MiST.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/VRAM_Amstrad_MiST.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473211072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_gatearrayinterrupt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file simple_gatearrayinterrupt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simple_GateArrayInterrupt-Behavioral " "Found design unit 1: simple_GateArrayInterrupt-Behavioral" {  } { { "simple_GateArrayInterrupt.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/simple_GateArrayInterrupt.vhd" 151 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211080 ""} { "Info" "ISGN_ENTITY_NAME" "1 simple_GateArrayInterrupt " "Found entity 1: simple_GateArrayInterrupt" {  } { { "simple_GateArrayInterrupt.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/simple_GateArrayInterrupt.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473211080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_gatearray.vhd 2 1 " "Found 2 design units, including 1 entities, in source file simple_gatearray.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simple_GateArray-Behavioral " "Found design unit 1: simple_GateArray-Behavioral" {  } { { "simple_GateArray.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/simple_GateArray.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211086 ""} { "Info" "ISGN_ENTITY_NAME" "1 simple_GateArray " "Found entity 1: simple_GateArray" {  } { { "simple_GateArray.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/simple_GateArray.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473211086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file select8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SELECT8-Behavioral " "Found design unit 1: SELECT8-Behavioral" {  } { { "SELECT8.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/SELECT8.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211092 ""} { "Info" "ISGN_ENTITY_NAME" "1 SELECT8 " "Found entity 1: SELECT8" {  } { { "SELECT8.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/SELECT8.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473211092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romselect.vhd 2 1 " "Found 2 design units, including 1 entities, in source file romselect.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROMselect-Behavioral " "Found design unit 1: ROMselect-Behavioral" {  } { { "ROMselect.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/ROMselect.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211098 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMselect " "Found entity 1: ROMselect" {  } { { "ROMselect.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/ROMselect.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473211098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM-PWM_arch " "Found design unit 1: PWM-PWM_arch" {  } { { "pwm.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/pwm.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211104 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Found entity 1: PWM" {  } { { "pwm.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/pwm.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473211104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "please_wait.vhd 2 1 " "Found 2 design units, including 1 entities, in source file please_wait.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 please_wait-Behavioral " "Found design unit 1: please_wait-Behavioral" {  } { { "please_wait.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/please_wait.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211111 ""} { "Info" "ISGN_ENTITY_NAME" "1 please_wait " "Found entity 1: please_wait" {  } { { "please_wait.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/please_wait.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473211111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leds_switch2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file leds_switch2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LEDS_SWITCH2-Behavioral " "Found design unit 1: LEDS_SWITCH2-Behavioral" {  } { { "LEDS_SWITCH2.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/LEDS_SWITCH2.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211116 ""} { "Info" "ISGN_ENTITY_NAME" "1 LEDS_SWITCH2 " "Found entity 1: LEDS_SWITCH2" {  } { { "LEDS_SWITCH2.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/LEDS_SWITCH2.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473211116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard_driver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keyboard_driver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KEYBOARD_driver-Behavioral " "Found design unit 1: KEYBOARD_driver-Behavioral" {  } { { "KEYBOARD_driver.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/KEYBOARD_driver.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211124 ""} { "Info" "ISGN_ENTITY_NAME" "1 KEYBOARD_driver " "Found entity 1: KEYBOARD_driver" {  } { { "KEYBOARD_driver.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/KEYBOARD_driver.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473211124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keyboard_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KEYBOARD_controller-Behavioral " "Found design unit 1: KEYBOARD_controller-Behavioral" {  } { { "KEYBOARD_controller.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/KEYBOARD_controller.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211129 ""} { "Info" "ISGN_ENTITY_NAME" "1 KEYBOARD_controller " "Found entity 1: KEYBOARD_controller" {  } { { "KEYBOARD_controller.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/KEYBOARD_controller.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473211129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Keyboard-rtl " "Found design unit 1: Keyboard-rtl" {  } { { "Keyboard.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/Keyboard.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211137 ""} { "Info" "ISGN_ENTITY_NAME" "1 Keyboard " "Found entity 1: Keyboard" {  } { { "Keyboard.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/Keyboard.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473211137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "detect_cafe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file detect_cafe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 detect_CAFE-Behavioral " "Found design unit 1: detect_CAFE-Behavioral" {  } { { "detect_CAFE.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/detect_CAFE.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211142 ""} { "Info" "ISGN_ENTITY_NAME" "1 detect_CAFE " "Found entity 1: detect_CAFE" {  } { { "detect_CAFE.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/detect_CAFE.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473211142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_then.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and_then.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_then-Behavioral " "Found design unit 1: and_then-Behavioral" {  } { { "and_then.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/and_then.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211151 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_then " "Found entity 1: and_then" {  } { { "and_then.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/and_then.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473211151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amstradramrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file amstradramrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AmstradRAMROM-Behavioral " "Found design unit 1: AmstradRAMROM-Behavioral" {  } { { "AmstradRAMROM.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/AmstradRAMROM.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211157 ""} { "Info" "ISGN_ENTITY_NAME" "1 AmstradRAMROM " "Found entity 1: AmstradRAMROM" {  } { { "AmstradRAMROM.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/AmstradRAMROM.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473211157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_dsk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file simple_dsk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simple_DSK-Behavioral " "Found design unit 1: simple_DSK-Behavioral" {  } { { "simple_DSK.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/simple_DSK.vhd" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211169 ""} { "Info" "ISGN_ENTITY_NAME" "1 simple_DSK " "Found entity 1: simple_DSK" {  } { { "simple_DSK.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/simple_DSK.vhd" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473211169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ym2149_linmix_amstradstereo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ym2149_linmix_amstradstereo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 YM2149-RTL " "Found design unit 1: YM2149-RTL" {  } { { "YM2149_linmix_AmstradStereo.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/YM2149_linmix_AmstradStereo.vhd" 111 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211175 ""} { "Info" "ISGN_ENTITY_NAME" "1 YM2149 " "Found entity 1: YM2149" {  } { { "YM2149_linmix_AmstradStereo.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/YM2149_linmix_AmstradStereo.vhd" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473211175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "azrael_vram2vgaamstradmiaow.vhd 2 1 " "Found 2 design units, including 1 entities, in source file azrael_vram2vgaamstradmiaow.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aZRaEL_vram2vgaAmstradMiaow-Behavioral " "Found design unit 1: aZRaEL_vram2vgaAmstradMiaow-Behavioral" {  } { { "aZRaEL_vram2vgaAmstradMiaow.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/aZRaEL_vram2vgaAmstradMiaow.vhd" 256 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211183 ""} { "Info" "ISGN_ENTITY_NAME" "1 aZRaEL_vram2vgaAmstradMiaow " "Found entity 1: aZRaEL_vram2vgaAmstradMiaow" {  } { { "aZRaEL_vram2vgaAmstradMiaow.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/aZRaEL_vram2vgaAmstradMiaow.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473211183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_io.v 1 1 " "Found 1 design units, including 1 entities, in source file data_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_io " "Found entity 1: data_io" {  } { { "data_io.v" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/data_io.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473211189 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altera_syncram mem_altera_gen.vhd " "Entity \"altera_syncram\" obtained from \"mem_altera_gen.vhd\" instead of from Quartus II megafunction library" {  } { { "mem_altera_gen.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/mem_altera_gen.vhd" 123 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1660473211196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_altera_gen.vhd 4 2 " "Found 4 design units, including 2 entities, in source file mem_altera_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_syncram_dp-behav " "Found design unit 1: altera_syncram_dp-behav" {  } { { "mem_altera_gen.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/mem_altera_gen.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211196 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altera_syncram-behav " "Found design unit 2: altera_syncram-behav" {  } { { "mem_altera_gen.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/mem_altera_gen.vhd" 135 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211196 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_dp " "Found entity 1: altera_syncram_dp" {  } { { "mem_altera_gen.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/mem_altera_gen.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211196 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_syncram " "Found entity 2: altera_syncram" {  } { { "mem_altera_gen.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/mem_altera_gen.vhd" 123 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473211196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_fat32_loader.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sdram_fat32_loader.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SDRAM_FAT32_LOADER-Behavioral " "Found design unit 1: SDRAM_FAT32_LOADER-Behavioral" {  } { { "SDRAM_FAT32_LOADER.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/SDRAM_FAT32_LOADER.vhd" 109 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211206 ""} { "Info" "ISGN_ENTITY_NAME" "1 SDRAM_FAT32_LOADER " "Found entity 1: SDRAM_FAT32_LOADER" {  } { { "SDRAM_FAT32_LOADER.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/SDRAM_FAT32_LOADER.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473211206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_spimaster.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sdram_spimaster.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SDRAM_SPIMASTER-Behavioral " "Found design unit 1: SDRAM_SPIMASTER-Behavioral" {  } { { "SDRAM_SPIMASTER.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/SDRAM_SPIMASTER.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211214 ""} { "Info" "ISGN_ENTITY_NAME" "1 SDRAM_SPIMASTER " "Found entity 1: SDRAM_SPIMASTER" {  } { { "SDRAM_SPIMASTER.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/SDRAM_SPIMASTER.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473211214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t80.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t80.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80-rtl " "Found design unit 1: T80-rtl" {  } { { "T80.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/T80.vhd" 129 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211222 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80 " "Found entity 1: T80" {  } { { "T80.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/T80.vhd" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473211222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t80_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t80_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_ALU-rtl " "Found design unit 1: T80_ALU-rtl" {  } { { "T80_ALU.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/T80_ALU.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211229 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_ALU " "Found entity 1: T80_ALU" {  } { { "T80_ALU.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/T80_ALU.vhd" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473211229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t80_mcode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t80_mcode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_MCode-rtl " "Found design unit 1: T80_MCode-rtl" {  } { { "T80_MCode.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/T80_MCode.vhd" 151 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211237 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_MCode " "Found entity 1: T80_MCode" {  } { { "T80_MCode.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/T80_MCode.vhd" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473211237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t80_pack.vhd 1 0 " "Found 1 design units, including 0 entities, in source file t80_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_Pack " "Found design unit 1: T80_Pack" {  } { { "T80_Pack.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/T80_Pack.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473211244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t80_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t80_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_Reg-rtl " "Found design unit 1: T80_Reg-rtl" {  } { { "T80_Reg.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/T80_Reg.vhd" 98 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211250 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_Reg " "Found entity 1: T80_Reg" {  } { { "T80_Reg.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/T80_Reg.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473211250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t80se.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t80se.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80se-rtl " "Found design unit 1: T80se-rtl" {  } { { "T80se.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/T80se.vhd" 103 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211256 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80se " "Found entity 1: T80se" {  } { { "T80se.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/T80se.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473211256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgamstrad_amstrad_motherboard.vhd 4 2 " "Found 4 design units, including 2 entities, in source file fpgamstrad_amstrad_motherboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 joykeyb_MUSER_amstrad_motherboard-BEHAVIORAL " "Found design unit 1: joykeyb_MUSER_amstrad_motherboard-BEHAVIORAL" {  } { { "FPGAmstrad_amstrad_motherboard.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FPGAmstrad_amstrad_motherboard.vhd" 254 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211262 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 FPGAmstrad_amstrad_motherboard-BEHAVIORAL " "Found design unit 2: FPGAmstrad_amstrad_motherboard-BEHAVIORAL" {  } { { "FPGAmstrad_amstrad_motherboard.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FPGAmstrad_amstrad_motherboard.vhd" 413 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211262 ""} { "Info" "ISGN_ENTITY_NAME" "1 joykeyb_MUSER_amstrad_motherboard " "Found entity 1: joykeyb_MUSER_amstrad_motherboard" {  } { { "FPGAmstrad_amstrad_motherboard.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FPGAmstrad_amstrad_motherboard.vhd" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211262 ""} { "Info" "ISGN_ENTITY_NAME" "2 FPGAmstrad_amstrad_motherboard " "Found entity 2: FPGAmstrad_amstrad_motherboard" {  } { { "FPGAmstrad_amstrad_motherboard.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FPGAmstrad_amstrad_motherboard.vhd" 332 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473211262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgamstrad_amstrad_video.vhd 8 4 " "Found 8 design units, including 4 entities, in source file fpgamstrad_amstrad_video.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FD8CE_HXILINX_amstrad_video-Behavioral " "Found design unit 1: FD8CE_HXILINX_amstrad_video-Behavioral" {  } { { "FPGAmstrad_amstrad_video.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FPGAmstrad_amstrad_video.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211272 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 VRAM_Amstrad_NEXYS4_16Ko_MUSER_amstrad_video-BEHAVIORAL " "Found design unit 2: VRAM_Amstrad_NEXYS4_16Ko_MUSER_amstrad_video-BEHAVIORAL" {  } { { "FPGAmstrad_amstrad_video.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FPGAmstrad_amstrad_video.vhd" 91 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211272 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 VRAM32Ko_Amstrad_MUSER_amstrad_video-BEHAVIORAL " "Found design unit 3: VRAM32Ko_Amstrad_MUSER_amstrad_video-BEHAVIORAL" {  } { { "FPGAmstrad_amstrad_video.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FPGAmstrad_amstrad_video.vhd" 895 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211272 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 FPGAmstrad_amstrad_video-BEHAVIORAL " "Found design unit 4: FPGAmstrad_amstrad_video-BEHAVIORAL" {  } { { "FPGAmstrad_amstrad_video.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FPGAmstrad_amstrad_video.vhd" 1009 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211272 ""} { "Info" "ISGN_ENTITY_NAME" "1 FD8CE_HXILINX_amstrad_video " "Found entity 1: FD8CE_HXILINX_amstrad_video" {  } { { "FPGAmstrad_amstrad_video.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FPGAmstrad_amstrad_video.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211272 ""} { "Info" "ISGN_ENTITY_NAME" "2 VRAM_Amstrad_NEXYS4_16Ko_MUSER_amstrad_video " "Found entity 2: VRAM_Amstrad_NEXYS4_16Ko_MUSER_amstrad_video" {  } { { "FPGAmstrad_amstrad_video.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FPGAmstrad_amstrad_video.vhd" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211272 ""} { "Info" "ISGN_ENTITY_NAME" "3 VRAM32Ko_Amstrad_MUSER_amstrad_video " "Found entity 3: VRAM32Ko_Amstrad_MUSER_amstrad_video" {  } { { "FPGAmstrad_amstrad_video.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FPGAmstrad_amstrad_video.vhd" 885 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211272 ""} { "Info" "ISGN_ENTITY_NAME" "4 FPGAmstrad_amstrad_video " "Found entity 4: FPGAmstrad_amstrad_video" {  } { { "FPGAmstrad_amstrad_video.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FPGAmstrad_amstrad_video.vhd" 991 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473211272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgamstrad_bootloader_sd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpgamstrad_bootloader_sd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPGAmstrad_bootloader_sd-BEHAVIORAL " "Found design unit 1: FPGAmstrad_bootloader_sd-BEHAVIORAL" {  } { { "FPGAmstrad_bootloader_sd.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FPGAmstrad_bootloader_sd.vhd" 108 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211278 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPGAmstrad_bootloader_sd " "Found entity 1: FPGAmstrad_bootloader_sd" {  } { { "FPGAmstrad_bootloader_sd.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FPGAmstrad_bootloader_sd.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473211278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "user_io.v 1 1 " "Found 1 design units, including 1 entities, in source file user_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 user_io " "Found entity 1: user_io" {  } { { "user_io.v" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/user_io.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473211285 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sd_card.v(387) " "Verilog HDL information at sd_card.v(387): always construct contains both blocking and non-blocking assignments" {  } { { "sd_card.v" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/sd_card.v" 387 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1660473211290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_card.v 1 1 " "Found 1 design units, including 1 entities, in source file sd_card.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_card " "Found entity 1: sd_card" {  } { { "sd_card.v" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/sd_card.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473211291 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OSD_COLOR osd_color osd.v(73) " "Verilog HDL Declaration information at osd.v(73): object \"OSD_COLOR\" differs only in case from object \"osd_color\" in the same scope" {  } { { "osd.v" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/osd.v" 73 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1660473211297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "osd.v 1 1 " "Found 1 design units, including 1 entities, in source file osd.v" { { "Info" "ISGN_ENTITY_NAME" "1 osd " "Found entity 1: osd" {  } { { "osd.v" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/osd.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473211298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fgpamstrad_mist_top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fgpamstrad_mist_top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FGPAmstrad_MiST_top " "Found entity 1: FGPAmstrad_MiST_top" {  } { { "FGPAmstrad_MiST_top.bdf" "" { Schematic "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FGPAmstrad_MiST_top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473211309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mist_rgb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mist_rgb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIST_RGB-Behavioral " "Found design unit 1: MIST_RGB-Behavioral" {  } { { "MiST_RGB.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/MiST_RGB.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211316 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIST_RGB " "Found entity 1: MIST_RGB" {  } { { "MiST_RGB.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/MiST_RGB.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473211316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mist_clocks.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mist_clocks.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIST_clocks-Behavioral " "Found design unit 1: MIST_clocks-Behavioral" {  } { { "MiST_clocks.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/MiST_clocks.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211322 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIST_clocks " "Found entity 1: MIST_clocks" {  } { { "MiST_clocks.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/MiST_clocks.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473211322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mist_sdram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mist_sdram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIST_SDRAM-Behavioral " "Found design unit 1: MIST_SDRAM-Behavioral" {  } { { "MiST_SDRAM.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/MiST_SDRAM.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211329 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIST_SDRAM " "Found entity 1: MIST_SDRAM" {  } { { "MiST_SDRAM.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/MiST_SDRAM.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473211329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mist_dqm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mist_dqm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIST_DQM-Behavioral " "Found design unit 1: MIST_DQM-Behavioral" {  } { { "MiST_dqm.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/MiST_dqm.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211335 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIST_DQM " "Found entity 1: MIST_DQM" {  } { { "MiST_dqm.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/MiST_dqm.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473211335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mist_conf_str.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mist_conf_str.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIST_conf_str-Behavioral " "Found design unit 1: MIST_conf_str-Behavioral" {  } { { "MIST_conf_str.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/MIST_conf_str.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211345 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIST_conf_str " "Found entity 1: MIST_conf_str" {  } { { "MIST_conf_str.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/MIST_conf_str.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473211345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mist_status.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mist_status.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIST_STATUS-Behavioral " "Found design unit 1: MIST_STATUS-Behavioral" {  } { { "MiST_status.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/MiST_status.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211352 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIST_STATUS " "Found entity 1: MIST_STATUS" {  } { { "MiST_status.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/MiST_status.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473211352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "osd_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file osd_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OSD_7SEG-Behavioral " "Found design unit 1: OSD_7SEG-Behavioral" {  } { { "osd_7SEG.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/osd_7SEG.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211359 ""} { "Info" "ISGN_ENTITY_NAME" "1 OSD_7SEG " "Found entity 1: OSD_7SEG" {  } { { "osd_7SEG.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/osd_7SEG.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473211359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "osd_hexa_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file osd_hexa_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OSD_HEXA_7SEG-Behavioral " "Found design unit 1: OSD_HEXA_7SEG-Behavioral" {  } { { "osd_HEXA_7SEG.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/osd_HEXA_7SEG.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211365 ""} { "Info" "ISGN_ENTITY_NAME" "1 OSD_HEXA_7SEG " "Found entity 1: OSD_HEXA_7SEG" {  } { { "osd_HEXA_7SEG.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/osd_HEXA_7SEG.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473211365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select8tris.vhd 2 1 " "Found 2 design units, including 1 entities, in source file select8tris.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SELECT8tris-Behavioral " "Found design unit 1: SELECT8tris-Behavioral" {  } { { "SELECT8tris.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/SELECT8tris.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211372 ""} { "Info" "ISGN_ENTITY_NAME" "1 SELECT8tris " "Found entity 1: SELECT8tris" {  } { { "SELECT8tris.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/SELECT8tris.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473211372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t80se_p.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t80se_p.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80se_p-rtl " "Found design unit 1: T80se_p-rtl" {  } { { "T80se_p.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/T80se_p.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211377 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80se_p " "Found entity 1: T80se_p" {  } { { "T80se_p.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/T80se_p.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473211377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amstradram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file amstradram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AmstradRAM-Behavioral " "Found design unit 1: AmstradRAM-Behavioral" {  } { { "AmstradRAM.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/AmstradRAM.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211384 ""} { "Info" "ISGN_ENTITY_NAME" "1 AmstradRAM " "Found entity 1: AmstradRAM" {  } { { "AmstradRAM.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/AmstradRAM.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473211384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard_graphic_driver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keyboard_graphic_driver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KEYBOARD_graphic_driver-Behavioral " "Found design unit 1: KEYBOARD_graphic_driver-Behavioral" {  } { { "KEYBOARD_graphic_driver.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/KEYBOARD_graphic_driver.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211388 ""} { "Info" "ISGN_ENTITY_NAME" "1 KEYBOARD_graphic_driver " "Found entity 1: KEYBOARD_graphic_driver" {  } { { "KEYBOARD_graphic_driver.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/KEYBOARD_graphic_driver.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473211388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mist_scart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mist_scart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIST_SCART-Behavioral " "Found design unit 1: MIST_SCART-Behavioral" {  } { { "MiST_SCART.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/MiST_SCART.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211395 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIST_SCART " "Found entity 1: MIST_SCART" {  } { { "MiST_SCART.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/MiST_SCART.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473211395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zsdram.v 1 1 " "Found 1 design units, including 1 entities, in source file zsdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 zsdram " "Found entity 1: zsdram" {  } { { "zsdram.v" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/zsdram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473211401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/toplevel/cpu_top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu/toplevel/cpu_top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_top " "Found entity 1: cpu_top" {  } { { "cpu/toplevel/cpu_top.bdf" "" { Schematic "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/cpu/toplevel/cpu_top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473211407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473211407 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FGPAmstrad_MiST_top " "Elaborating entity \"FGPAmstrad_MiST_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1660473211989 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "osd inst8 " "Block or symbol \"osd\" of instance \"inst8\" overlaps another block or symbol" {  } { { "FGPAmstrad_MiST_top.bdf" "" { Schematic "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FGPAmstrad_MiST_top.bdf" { { 376 1840 2080 616 "inst8" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1660473211992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGAmstrad_amstrad_motherboard FPGAmstrad_amstrad_motherboard:inst16 " "Elaborating entity \"FPGAmstrad_amstrad_motherboard\" for hierarchy \"FPGAmstrad_amstrad_motherboard:inst16\"" {  } { { "FGPAmstrad_MiST_top.bdf" "inst16" { Schematic "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FGPAmstrad_MiST_top.bdf" { { 352 -168 184 944 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473211994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80pa FPGAmstrad_amstrad_motherboard:inst16\|T80pa:\\do_t80:AmstradT80 " "Elaborating entity \"T80pa\" for hierarchy \"FPGAmstrad_amstrad_motherboard:inst16\|T80pa:\\do_t80:AmstradT80\"" {  } { { "FPGAmstrad_amstrad_motherboard.vhd" "\\do_t80:AmstradT80" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FPGAmstrad_amstrad_motherboard.vhd" 817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80 FPGAmstrad_amstrad_motherboard:inst16\|T80pa:\\do_t80:AmstradT80\|T80:u0 " "Elaborating entity \"T80\" for hierarchy \"FPGAmstrad_amstrad_motherboard:inst16\|T80pa:\\do_t80:AmstradT80\|T80:u0\"" {  } { { "T80pa.vhd" "u0" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/T80pa.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80_MCode FPGAmstrad_amstrad_motherboard:inst16\|T80pa:\\do_t80:AmstradT80\|T80:u0\|T80_MCode:mcode " "Elaborating entity \"T80_MCode\" for hierarchy \"FPGAmstrad_amstrad_motherboard:inst16\|T80pa:\\do_t80:AmstradT80\|T80:u0\|T80_MCode:mcode\"" {  } { { "T80.vhd" "mcode" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/T80.vhd" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80_ALU FPGAmstrad_amstrad_motherboard:inst16\|T80pa:\\do_t80:AmstradT80\|T80:u0\|T80_ALU:alu " "Elaborating entity \"T80_ALU\" for hierarchy \"FPGAmstrad_amstrad_motherboard:inst16\|T80pa:\\do_t80:AmstradT80\|T80:u0\|T80_ALU:alu\"" {  } { { "T80.vhd" "alu" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/T80.vhd" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80_Reg FPGAmstrad_amstrad_motherboard:inst16\|T80pa:\\do_t80:AmstradT80\|T80:u0\|T80_Reg:Regs " "Elaborating entity \"T80_Reg\" for hierarchy \"FPGAmstrad_amstrad_motherboard:inst16\|T80pa:\\do_t80:AmstradT80\|T80:u0\|T80_Reg:Regs\"" {  } { { "T80.vhd" "Regs" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/T80.vhd" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_GateArray FPGAmstrad_amstrad_motherboard:inst16\|simple_GateArray:GA " "Elaborating entity \"simple_GateArray\" for hierarchy \"FPGAmstrad_amstrad_motherboard:inst16\|simple_GateArray:GA\"" {  } { { "FPGAmstrad_amstrad_motherboard.vhd" "GA" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FPGAmstrad_amstrad_motherboard.vhd" 879 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_GateArrayInterrupt FPGAmstrad_amstrad_motherboard:inst16\|simple_GateArrayInterrupt:GA_interrupt " "Elaborating entity \"simple_GateArrayInterrupt\" for hierarchy \"FPGAmstrad_amstrad_motherboard:inst16\|simple_GateArrayInterrupt:GA_interrupt\"" {  } { { "FPGAmstrad_amstrad_motherboard.vhd" "GA_interrupt" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FPGAmstrad_amstrad_motherboard.vhd" 891 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROMselect FPGAmstrad_amstrad_motherboard:inst16\|ROMselect:MyROMSelect " "Elaborating entity \"ROMselect\" for hierarchy \"FPGAmstrad_amstrad_motherboard:inst16\|ROMselect:MyROMSelect\"" {  } { { "FPGAmstrad_amstrad_motherboard.vhd" "MyROMSelect" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FPGAmstrad_amstrad_motherboard.vhd" 931 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio FPGAmstrad_amstrad_motherboard:inst16\|pio:PPI " "Elaborating entity \"pio\" for hierarchy \"FPGAmstrad_amstrad_motherboard:inst16\|pio:PPI\"" {  } { { "FPGAmstrad_amstrad_motherboard.vhd" "PPI" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FPGAmstrad_amstrad_motherboard.vhd" 939 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AmstradRAMROM FPGAmstrad_amstrad_motherboard:inst16\|AmstradRAMROM:XLXI_173 " "Elaborating entity \"AmstradRAMROM\" for hierarchy \"FPGAmstrad_amstrad_motherboard:inst16\|AmstradRAMROM:XLXI_173\"" {  } { { "FPGAmstrad_amstrad_motherboard.vhd" "XLXI_173" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FPGAmstrad_amstrad_motherboard.vhd" 965 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212655 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_A\[14\] AmstradRAMROM.vhd(43) " "Inferred latch for \"ram_A\[14\]\" at AmstradRAMROM.vhd(43)" {  } { { "AmstradRAMROM.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/AmstradRAMROM.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1660473212657 "|FGPAmstrad_MiST_top|FPGAmstrad_amstrad_motherboard:inst16|AmstradRAMROM:XLXI_173"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_A\[15\] AmstradRAMROM.vhd(43) " "Inferred latch for \"ram_A\[15\]\" at AmstradRAMROM.vhd(43)" {  } { { "AmstradRAMROM.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/AmstradRAMROM.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1660473212657 "|FGPAmstrad_MiST_top|FPGAmstrad_amstrad_motherboard:inst16|AmstradRAMROM:XLXI_173"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_A\[16\] AmstradRAMROM.vhd(43) " "Inferred latch for \"ram_A\[16\]\" at AmstradRAMROM.vhd(43)" {  } { { "AmstradRAMROM.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/AmstradRAMROM.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1660473212657 "|FGPAmstrad_MiST_top|FPGAmstrad_amstrad_motherboard:inst16|AmstradRAMROM:XLXI_173"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_A\[17\] AmstradRAMROM.vhd(43) " "Inferred latch for \"ram_A\[17\]\" at AmstradRAMROM.vhd(43)" {  } { { "AmstradRAMROM.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/AmstradRAMROM.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1660473212657 "|FGPAmstrad_MiST_top|FPGAmstrad_amstrad_motherboard:inst16|AmstradRAMROM:XLXI_173"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_A\[18\] AmstradRAMROM.vhd(43) " "Inferred latch for \"ram_A\[18\]\" at AmstradRAMROM.vhd(43)" {  } { { "AmstradRAMROM.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/AmstradRAMROM.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1660473212657 "|FGPAmstrad_MiST_top|FPGAmstrad_amstrad_motherboard:inst16|AmstradRAMROM:XLXI_173"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_A\[19\] AmstradRAMROM.vhd(43) " "Inferred latch for \"ram_A\[19\]\" at AmstradRAMROM.vhd(43)" {  } { { "AmstradRAMROM.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/AmstradRAMROM.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1660473212657 "|FGPAmstrad_MiST_top|FPGAmstrad_amstrad_motherboard:inst16|AmstradRAMROM:XLXI_173"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_A\[20\] AmstradRAMROM.vhd(43) " "Inferred latch for \"ram_A\[20\]\" at AmstradRAMROM.vhd(43)" {  } { { "AmstradRAMROM.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/AmstradRAMROM.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1660473212657 "|FGPAmstrad_MiST_top|FPGAmstrad_amstrad_motherboard:inst16|AmstradRAMROM:XLXI_173"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_A\[21\] AmstradRAMROM.vhd(43) " "Inferred latch for \"ram_A\[21\]\" at AmstradRAMROM.vhd(43)" {  } { { "AmstradRAMROM.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/AmstradRAMROM.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1660473212657 "|FGPAmstrad_MiST_top|FPGAmstrad_amstrad_motherboard:inst16|AmstradRAMROM:XLXI_173"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_A\[22\] AmstradRAMROM.vhd(43) " "Inferred latch for \"ram_A\[22\]\" at AmstradRAMROM.vhd(43)" {  } { { "AmstradRAMROM.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/AmstradRAMROM.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1660473212657 "|FGPAmstrad_MiST_top|FPGAmstrad_amstrad_motherboard:inst16|AmstradRAMROM:XLXI_173"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AmstradRAM FPGAmstrad_amstrad_motherboard:inst16\|AmstradRAM:XLXI_348 " "Elaborating entity \"AmstradRAM\" for hierarchy \"FPGAmstrad_amstrad_motherboard:inst16\|AmstradRAM:XLXI_348\"" {  } { { "FPGAmstrad_amstrad_motherboard.vhd" "XLXI_348" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FPGAmstrad_amstrad_motherboard.vhd" 986 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_DSK FPGAmstrad_amstrad_motherboard:inst16\|simple_DSK:XLXI_344 " "Elaborating entity \"simple_DSK\" for hierarchy \"FPGAmstrad_amstrad_motherboard:inst16\|simple_DSK:XLXI_344\"" {  } { { "FPGAmstrad_amstrad_motherboard.vhd" "XLXI_344" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FPGAmstrad_amstrad_motherboard.vhd" 1017 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212661 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "has_control_mark simple_DSK.vhd(519) " "Verilog HDL or VHDL warning at simple_DSK.vhd(519): object \"has_control_mark\" assigned a value but never read" {  } { { "simple_DSK.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/simple_DSK.vhd" 519 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1660473212682 "|FGPAmstrad_MiST_top|FPGAmstrad_amstrad_motherboard:inst16|simple_DSK:XLXI_344"}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "simple_DSK.vhd(790) " "Verilog HDL or VHDL warning at simple_DSK.vhd(790): conditional expression evaluates to a constant" {  } { { "simple_DSK.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/simple_DSK.vhd" 790 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1660473212682 "|FGPAmstrad_MiST_top|FPGAmstrad_amstrad_motherboard:inst16|simple_DSK:XLXI_344"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram FPGAmstrad_amstrad_motherboard:inst16\|simple_DSK:XLXI_344\|altera_syncram:RAMB16_S9_inst " "Elaborating entity \"altera_syncram\" for hierarchy \"FPGAmstrad_amstrad_motherboard:inst16\|simple_DSK:XLXI_344\|altera_syncram:RAMB16_S9_inst\"" {  } { { "simple_DSK.vhd" "RAMB16_S9_inst" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/simple_DSK.vhd" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_dp FPGAmstrad_amstrad_motherboard:inst16\|simple_DSK:XLXI_344\|altera_syncram:RAMB16_S9_inst\|altera_syncram_dp:u0 " "Elaborating entity \"altera_syncram_dp\" for hierarchy \"FPGAmstrad_amstrad_motherboard:inst16\|simple_DSK:XLXI_344\|altera_syncram:RAMB16_S9_inst\|altera_syncram_dp:u0\"" {  } { { "mem_altera_gen.vhd" "u0" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/mem_altera_gen.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FPGAmstrad_amstrad_motherboard:inst16\|simple_DSK:XLXI_344\|altera_syncram:RAMB16_S9_inst\|altera_syncram_dp:u0\|altsyncram:u0 " "Elaborating entity \"altsyncram\" for hierarchy \"FPGAmstrad_amstrad_motherboard:inst16\|simple_DSK:XLXI_344\|altera_syncram:RAMB16_S9_inst\|altera_syncram_dp:u0\|altsyncram:u0\"" {  } { { "mem_altera_gen.vhd" "u0" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/mem_altera_gen.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212752 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPGAmstrad_amstrad_motherboard:inst16\|simple_DSK:XLXI_344\|altera_syncram:RAMB16_S9_inst\|altera_syncram_dp:u0\|altsyncram:u0 " "Elaborated megafunction instantiation \"FPGAmstrad_amstrad_motherboard:inst16\|simple_DSK:XLXI_344\|altera_syncram:RAMB16_S9_inst\|altera_syncram_dp:u0\|altsyncram:u0\"" {  } { { "mem_altera_gen.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/mem_altera_gen.vhd" 102 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1660473212754 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPGAmstrad_amstrad_motherboard:inst16\|simple_DSK:XLXI_344\|altera_syncram:RAMB16_S9_inst\|altera_syncram_dp:u0\|altsyncram:u0 " "Instantiated megafunction \"FPGAmstrad_amstrad_motherboard:inst16\|simple_DSK:XLXI_344\|altera_syncram:RAMB16_S9_inst\|altera_syncram_dp:u0\|altsyncram:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a OLD_DATA " "Parameter \"read_during_write_mode_port_a\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b OLD_DATA " "Parameter \"read_during_write_mode_port_b\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212754 ""}  } { { "mem_altera_gen.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/mem_altera_gen.vhd" 102 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1660473212754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uk71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uk71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uk71 " "Found entity 1: altsyncram_uk71" {  } { { "db/altsyncram_uk71.tdf" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/db/altsyncram_uk71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473212821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473212821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uk71 FPGAmstrad_amstrad_motherboard:inst16\|simple_DSK:XLXI_344\|altera_syncram:RAMB16_S9_inst\|altera_syncram_dp:u0\|altsyncram:u0\|altsyncram_uk71:auto_generated " "Elaborating entity \"altsyncram_uk71\" for hierarchy \"FPGAmstrad_amstrad_motherboard:inst16\|simple_DSK:XLXI_344\|altera_syncram:RAMB16_S9_inst\|altera_syncram_dp:u0\|altsyncram:u0\|altsyncram_uk71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_CDT FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r " "Elaborating entity \"simple_CDT\" for hierarchy \"FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\"" {  } { { "FPGAmstrad_amstrad_motherboard.vhd" "XLXI_344r" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FPGAmstrad_amstrad_motherboard.vhd" 1049 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212829 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "soundAB_input simple_CDT.vhd(162) " "VHDL Process Statement warning at simple_CDT.vhd(162): signal \"soundAB_input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "simple_CDT.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/simple_CDT.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1660473212837 "|FGPAmstrad_MiST_top|FPGAmstrad_amstrad_motherboard:inst16|simple_CDT:XLXI_344r"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "soundBC_input simple_CDT.vhd(181) " "VHDL Process Statement warning at simple_CDT.vhd(181): signal \"soundBC_input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "simple_CDT.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/simple_CDT.vhd" 181 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1660473212838 "|FGPAmstrad_MiST_top|FPGAmstrad_amstrad_motherboard:inst16|simple_CDT:XLXI_344r"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "begin_pause simple_CDT.vhd(295) " "Verilog HDL or VHDL warning at simple_CDT.vhd(295): object \"begin_pause\" assigned a value but never read" {  } { { "simple_CDT.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/simple_CDT.vhd" 295 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1660473212838 "|FGPAmstrad_MiST_top|FPGAmstrad_amstrad_motherboard:inst16|simple_CDT:XLXI_344r"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "YM2149 FPGAmstrad_amstrad_motherboard:inst16\|YM2149:XLXI_349 " "Elaborating entity \"YM2149\" for hierarchy \"FPGAmstrad_amstrad_motherboard:inst16\|YM2149:XLXI_349\"" {  } { { "FPGAmstrad_amstrad_motherboard.vhd" "XLXI_349" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FPGAmstrad_amstrad_motherboard.vhd" 1075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212840 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ioa_inreg YM2149_linmix_AmstradStereo.vhd(288) " "VHDL Process Statement warning at YM2149_linmix_AmstradStereo.vhd(288): signal \"ioa_inreg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "YM2149_linmix_AmstradStereo.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/YM2149_linmix_AmstradStereo.vhd" 288 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1660473212844 "|FGPAmstrad_MiST_top|FPGAmstrad_amstrad_motherboard:inst16|YM2149:XLXI_349"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM FPGAmstrad_amstrad_motherboard:inst16\|PWM:XLXI_367_AB " "Elaborating entity \"PWM\" for hierarchy \"FPGAmstrad_amstrad_motherboard:inst16\|PWM:XLXI_367_AB\"" {  } { { "FPGAmstrad_amstrad_motherboard.vhd" "XLXI_367_AB" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FPGAmstrad_amstrad_motherboard.vhd" 1092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "joykeyb_MUSER_amstrad_motherboard FPGAmstrad_amstrad_motherboard:inst16\|joykeyb_MUSER_amstrad_motherboard:XLXI_494 " "Elaborating entity \"joykeyb_MUSER_amstrad_motherboard\" for hierarchy \"FPGAmstrad_amstrad_motherboard:inst16\|joykeyb_MUSER_amstrad_motherboard:XLXI_494\"" {  } { { "FPGAmstrad_amstrad_motherboard.vhd" "XLXI_494" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FPGAmstrad_amstrad_motherboard.vhd" 1106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KEYBOARD_driver FPGAmstrad_amstrad_motherboard:inst16\|joykeyb_MUSER_amstrad_motherboard:XLXI_494\|KEYBOARD_driver:XLXI_2 " "Elaborating entity \"KEYBOARD_driver\" for hierarchy \"FPGAmstrad_amstrad_motherboard:inst16\|joykeyb_MUSER_amstrad_motherboard:XLXI_494\|KEYBOARD_driver:XLXI_2\"" {  } { { "FPGAmstrad_amstrad_motherboard.vhd" "XLXI_2" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FPGAmstrad_amstrad_motherboard.vhd" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KEYBOARD_controller FPGAmstrad_amstrad_motherboard:inst16\|joykeyb_MUSER_amstrad_motherboard:XLXI_494\|KEYBOARD_controller:XLXI_3 " "Elaborating entity \"KEYBOARD_controller\" for hierarchy \"FPGAmstrad_amstrad_motherboard:inst16\|joykeyb_MUSER_amstrad_motherboard:XLXI_494\|KEYBOARD_controller:XLXI_3\"" {  } { { "FPGAmstrad_amstrad_motherboard.vhd" "XLXI_3" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FPGAmstrad_amstrad_motherboard.vhd" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Keyboard FPGAmstrad_amstrad_motherboard:inst16\|joykeyb_MUSER_amstrad_motherboard:XLXI_494\|Keyboard:XLXI_489 " "Elaborating entity \"Keyboard\" for hierarchy \"FPGAmstrad_amstrad_motherboard:inst16\|joykeyb_MUSER_amstrad_motherboard:XLXI_494\|Keyboard:XLXI_489\"" {  } { { "FPGAmstrad_amstrad_motherboard.vhd" "XLXI_489" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FPGAmstrad_amstrad_motherboard.vhd" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212888 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scancode\[0\] Keyboard.vhd(45) " "Inferred latch for \"scancode\[0\]\" at Keyboard.vhd(45)" {  } { { "Keyboard.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/Keyboard.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1660473212889 "|FGPAmstrad_MiST_top|FPGAmstrad_amstrad_motherboard:inst16|joykeyb_MUSER_amstrad_motherboard:XLXI_494|Keyboard:XLXI_489"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scancode\[1\] Keyboard.vhd(45) " "Inferred latch for \"scancode\[1\]\" at Keyboard.vhd(45)" {  } { { "Keyboard.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/Keyboard.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1660473212889 "|FGPAmstrad_MiST_top|FPGAmstrad_amstrad_motherboard:inst16|joykeyb_MUSER_amstrad_motherboard:XLXI_494|Keyboard:XLXI_489"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scancode\[2\] Keyboard.vhd(45) " "Inferred latch for \"scancode\[2\]\" at Keyboard.vhd(45)" {  } { { "Keyboard.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/Keyboard.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1660473212889 "|FGPAmstrad_MiST_top|FPGAmstrad_amstrad_motherboard:inst16|joykeyb_MUSER_amstrad_motherboard:XLXI_494|Keyboard:XLXI_489"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scancode\[3\] Keyboard.vhd(45) " "Inferred latch for \"scancode\[3\]\" at Keyboard.vhd(45)" {  } { { "Keyboard.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/Keyboard.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1660473212889 "|FGPAmstrad_MiST_top|FPGAmstrad_amstrad_motherboard:inst16|joykeyb_MUSER_amstrad_motherboard:XLXI_494|Keyboard:XLXI_489"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scancode\[4\] Keyboard.vhd(45) " "Inferred latch for \"scancode\[4\]\" at Keyboard.vhd(45)" {  } { { "Keyboard.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/Keyboard.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1660473212890 "|FGPAmstrad_MiST_top|FPGAmstrad_amstrad_motherboard:inst16|joykeyb_MUSER_amstrad_motherboard:XLXI_494|Keyboard:XLXI_489"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scancode\[5\] Keyboard.vhd(45) " "Inferred latch for \"scancode\[5\]\" at Keyboard.vhd(45)" {  } { { "Keyboard.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/Keyboard.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1660473212890 "|FGPAmstrad_MiST_top|FPGAmstrad_amstrad_motherboard:inst16|joykeyb_MUSER_amstrad_motherboard:XLXI_494|Keyboard:XLXI_489"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scancode\[6\] Keyboard.vhd(45) " "Inferred latch for \"scancode\[6\]\" at Keyboard.vhd(45)" {  } { { "Keyboard.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/Keyboard.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1660473212890 "|FGPAmstrad_MiST_top|FPGAmstrad_amstrad_motherboard:inst16|joykeyb_MUSER_amstrad_motherboard:XLXI_494|Keyboard:XLXI_489"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scancode\[7\] Keyboard.vhd(45) " "Inferred latch for \"scancode\[7\]\" at Keyboard.vhd(45)" {  } { { "Keyboard.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/Keyboard.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1660473212890 "|FGPAmstrad_MiST_top|FPGAmstrad_amstrad_motherboard:inst16|joykeyb_MUSER_amstrad_motherboard:XLXI_494|Keyboard:XLXI_489"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIST_clocks MIST_clocks:clock " "Elaborating entity \"MIST_clocks\" for hierarchy \"MIST_clocks:clock\"" {  } { { "FGPAmstrad_MiST_top.bdf" "clock" { Schematic "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FGPAmstrad_MiST_top.bdf" { { 96 -1080 -840 400 "clock" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll MIST_clocks:clock\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"MIST_clocks:clock\|altpll:altpll_component\"" {  } { { "MiST_clocks.vhd" "altpll_component" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/MiST_clocks.vhd" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212941 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIST_clocks:clock\|altpll:altpll_component " "Elaborated megafunction instantiation \"MIST_clocks:clock\|altpll:altpll_component\"" {  } { { "MiST_clocks.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/MiST_clocks.vhd" 204 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1660473212944 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIST_clocks:clock\|altpll:altpll_component " "Instantiated megafunction \"MIST_clocks:clock\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 600 " "Parameter \"clk0_divide_by\" = \"600\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 89 " "Parameter \"clk0_multiply_by\" = \"89\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 48 " "Parameter \"clk1_divide_by\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 89 " "Parameter \"clk1_multiply_by\" = \"89\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 21 " "Parameter \"clk2_divide_by\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 89 " "Parameter \"clk2_multiply_by\" = \"89\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 150 " "Parameter \"clk3_divide_by\" = \"150\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 89 " "Parameter \"clk3_multiply_by\" = \"89\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_divide_by 75 " "Parameter \"clk4_divide_by\" = \"75\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_duty_cycle 50 " "Parameter \"clk4_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_multiply_by 89 " "Parameter \"clk4_multiply_by\" = \"89\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_phase_shift 0 " "Parameter \"clk4_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_USED " "Parameter \"port_clk4\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk4 PORT_UNUSED " "Parameter \"port_extclk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473212945 ""}  } { { "MiST_clocks.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/MiST_clocks.vhd" 204 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1660473212945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_2d53.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_2d53.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_2d53 " "Found entity 1: altpll_2d53" {  } { { "db/altpll_2d53.tdf" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/db/altpll_2d53.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473213016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473213016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_2d53 MIST_clocks:clock\|altpll:altpll_component\|altpll_2d53:auto_generated " "Elaborating entity \"altpll_2d53\" for hierarchy \"MIST_clocks:clock\|altpll:altpll_component\|altpll_2d53:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473213018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGAmstrad_bootloader_sd FPGAmstrad_bootloader_sd:inst1 " "Elaborating entity \"FPGAmstrad_bootloader_sd\" for hierarchy \"FPGAmstrad_bootloader_sd:inst1\"" {  } { { "FGPAmstrad_MiST_top.bdf" "inst1" { Schematic "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FGPAmstrad_MiST_top.bdf" { { -232 1320 1672 232 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473213022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDRAM_SPIMASTER FPGAmstrad_bootloader_sd:inst1\|SDRAM_SPIMASTER:XLXI_1 " "Elaborating entity \"SDRAM_SPIMASTER\" for hierarchy \"FPGAmstrad_bootloader_sd:inst1\|SDRAM_SPIMASTER:XLXI_1\"" {  } { { "FPGAmstrad_bootloader_sd.vhd" "XLXI_1" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FPGAmstrad_bootloader_sd.vhd" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473213024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDRAM_FAT32_LOADER FPGAmstrad_bootloader_sd:inst1\|SDRAM_FAT32_LOADER:XLXI_7 " "Elaborating entity \"SDRAM_FAT32_LOADER\" for hierarchy \"FPGAmstrad_bootloader_sd:inst1\|SDRAM_FAT32_LOADER:XLXI_7\"" {  } { { "FPGAmstrad_bootloader_sd.vhd" "XLXI_7" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FPGAmstrad_bootloader_sd.vhd" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473213050 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "deca_spi_Dout SDRAM_FAT32_LOADER.vhd(225) " "VHDL Signal Declaration warning at SDRAM_FAT32_LOADER.vhd(225): used explicit default value for signal \"deca_spi_Dout\" because signal was never assigned a value" {  } { { "SDRAM_FAT32_LOADER.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/SDRAM_FAT32_LOADER.vhd" 225 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1660473213170 "|FGPAmstrad_MiST_top|FPGAmstrad_bootloader_sd:inst1|SDRAM_FAT32_LOADER:XLXI_7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TotSec SDRAM_FAT32_LOADER.vhd(882) " "Verilog HDL or VHDL warning at SDRAM_FAT32_LOADER.vhd(882): object \"TotSec\" assigned a value but never read" {  } { { "SDRAM_FAT32_LOADER.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/SDRAM_FAT32_LOADER.vhd" 882 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1660473213170 "|FGPAmstrad_MiST_top|FPGAmstrad_bootloader_sd:inst1|SDRAM_FAT32_LOADER:XLXI_7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mecashark_face_build SDRAM_FAT32_LOADER.vhd(1899) " "Verilog HDL or VHDL warning at SDRAM_FAT32_LOADER.vhd(1899): object \"mecashark_face_build\" assigned a value but never read" {  } { { "SDRAM_FAT32_LOADER.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/SDRAM_FAT32_LOADER.vhd" 1899 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1660473213170 "|FGPAmstrad_MiST_top|FPGAmstrad_bootloader_sd:inst1|SDRAM_FAT32_LOADER:XLXI_7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_overrun SDRAM_FAT32_LOADER.vhd(2920) " "Verilog HDL or VHDL warning at SDRAM_FAT32_LOADER.vhd(2920): object \"is_overrun\" assigned a value but never read" {  } { { "SDRAM_FAT32_LOADER.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/SDRAM_FAT32_LOADER.vhd" 2920 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1660473213170 "|FGPAmstrad_MiST_top|FPGAmstrad_bootloader_sd:inst1|SDRAM_FAT32_LOADER:XLXI_7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_card sd_card:inst2 " "Elaborating entity \"sd_card\" for hierarchy \"sd_card:inst2\"" {  } { { "FGPAmstrad_MiST_top.bdf" "inst2" { Schematic "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FGPAmstrad_MiST_top.bdf" { { -88 -176 32 88 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473213174 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "illegal_read_state sd_card.v(279) " "Verilog HDL or VHDL warning at sd_card.v(279): object \"illegal_read_state\" assigned a value but never read" {  } { { "sd_card.v" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/sd_card.v" 279 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1660473213178 "|FGPAmstrad_MiST_top|sd_card:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "illegal_write_state sd_card.v(385) " "Verilog HDL or VHDL warning at sd_card.v(385): object \"illegal_write_state\" assigned a value but never read" {  } { { "sd_card.v" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/sd_card.v" 385 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1660473213178 "|FGPAmstrad_MiST_top|sd_card:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "user_io user_io:inst3 " "Elaborating entity \"user_io\" for hierarchy \"user_io:inst3\"" {  } { { "FGPAmstrad_MiST_top.bdf" "inst3" { Schematic "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FGPAmstrad_MiST_top.bdf" { { -152 376 656 120 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473213180 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "spi_sck user_io.v(103) " "Verilog HDL warning at user_io.v(103): assignments to spi_sck create a combinational loop" {  } { { "user_io.v" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/user_io.v" 103 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Quartus II" 0 -1 1660473213185 "|FGPAmstrad_MiST_top|user_io:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 user_io.v(178) " "Verilog HDL assignment warning at user_io.v(178): truncated value with size 32 to match size of target (3)" {  } { { "user_io.v" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/user_io.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1660473213185 "|FGPAmstrad_MiST_top|user_io:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 user_io.v(243) " "Verilog HDL assignment warning at user_io.v(243): truncated value with size 32 to match size of target (3)" {  } { { "user_io.v" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/user_io.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1660473213186 "|FGPAmstrad_MiST_top|user_io:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 user_io.v(369) " "Verilog HDL assignment warning at user_io.v(369): truncated value with size 32 to match size of target (3)" {  } { { "user_io.v" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/user_io.v" 369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1660473213186 "|FGPAmstrad_MiST_top|user_io:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 user_io.v(375) " "Verilog HDL assignment warning at user_io.v(375): truncated value with size 32 to match size of target (3)" {  } { { "user_io.v" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/user_io.v" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1660473213186 "|FGPAmstrad_MiST_top|user_io:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIST_conf_str MIST_conf_str:inst5 " "Elaborating entity \"MIST_conf_str\" for hierarchy \"MIST_conf_str:inst5\"" {  } { { "FGPAmstrad_MiST_top.bdf" "inst5" { Schematic "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FGPAmstrad_MiST_top.bdf" { { -192 120 312 -112 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473213187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIST_STATUS MIST_STATUS:inst7 " "Elaborating entity \"MIST_STATUS\" for hierarchy \"MIST_STATUS:inst7\"" {  } { { "FGPAmstrad_MiST_top.bdf" "inst7" { Schematic "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FGPAmstrad_MiST_top.bdf" { { 96 880 1104 272 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473213191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_io data_io:inst12 " "Elaborating entity \"data_io\" for hierarchy \"data_io:inst12\"" {  } { { "FGPAmstrad_MiST_top.bdf" "inst12" { Schematic "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FGPAmstrad_MiST_top.bdf" { { -680 1024 1264 -536 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473213193 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "spi_sck data_io.v(105) " "Verilog HDL warning at data_io.v(105): assignments to spi_sck create a combinational loop" {  } { { "data_io.v" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/data_io.v" 105 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Quartus II" 0 -1 1660473213194 "|FGPAmstrad_MiST_top|data_io:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 data_io.v(186) " "Verilog HDL assignment warning at data_io.v(186): truncated value with size 32 to match size of target (5)" {  } { { "data_io.v" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/data_io.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1660473213194 "|FGPAmstrad_MiST_top|data_io:inst12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kempston_mouse kempston_mouse:inst13 " "Elaborating entity \"kempston_mouse\" for hierarchy \"kempston_mouse:inst13\"" {  } { { "FGPAmstrad_MiST_top.bdf" "inst13" { Schematic "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FGPAmstrad_MiST_top.bdf" { { 648 -1072 -864 760 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473213196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOUSE2 MOUSE2:inst17 " "Elaborating entity \"MOUSE2\" for hierarchy \"MOUSE2:inst17\"" {  } { { "FGPAmstrad_MiST_top.bdf" "inst17" { Schematic "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FGPAmstrad_MiST_top.bdf" { { 440 -1056 -840 552 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473213198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIST_SDRAM MIST_SDRAM:inst15 " "Elaborating entity \"MIST_SDRAM\" for hierarchy \"MIST_SDRAM:inst15\"" {  } { { "FGPAmstrad_MiST_top.bdf" "inst15" { Schematic "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FGPAmstrad_MiST_top.bdf" { { 1104 -184 56 1248 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473213201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zsdram zsdram:inst10 " "Elaborating entity \"zsdram\" for hierarchy \"zsdram:inst10\"" {  } { { "FGPAmstrad_MiST_top.bdf" "inst10" { Schematic "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FGPAmstrad_MiST_top.bdf" { { 1056 456 688 1264 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473213203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIST_DQM MIST_DQM:inst " "Elaborating entity \"MIST_DQM\" for hierarchy \"MIST_DQM:inst\"" {  } { { "FGPAmstrad_MiST_top.bdf" "inst" { Schematic "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FGPAmstrad_MiST_top.bdf" { { 1088 920 1096 1168 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473213205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIST_SCART MIST_SCART:inst9 " "Elaborating entity \"MIST_SCART\" for hierarchy \"MIST_SCART:inst9\"" {  } { { "FGPAmstrad_MiST_top.bdf" "inst9" { Schematic "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FGPAmstrad_MiST_top.bdf" { { 448 1416 1696 752 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473213207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scandoubler MIST_SCART:inst9\|scandoubler:scanner " "Elaborating entity \"scandoubler\" for hierarchy \"MIST_SCART:inst9\|scandoubler:scanner\"" {  } { { "MiST_SCART.vhd" "scanner" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/MiST_SCART.vhd" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473213210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIST_RGB MIST_RGB:inst14 " "Elaborating entity \"MIST_RGB\" for hierarchy \"MIST_RGB:inst14\"" {  } { { "FGPAmstrad_MiST_top.bdf" "inst14" { Schematic "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FGPAmstrad_MiST_top.bdf" { { 400 712 952 544 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473213214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGAmstrad_amstrad_video FPGAmstrad_amstrad_video:inst6 " "Elaborating entity \"FPGAmstrad_amstrad_video\" for hierarchy \"FPGAmstrad_amstrad_video:inst6\"" {  } { { "FGPAmstrad_MiST_top.bdf" "inst6" { Schematic "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FGPAmstrad_MiST_top.bdf" { { 400 432 656 608 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473213216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VRAM32Ko_Amstrad_MUSER_amstrad_video FPGAmstrad_amstrad_video:inst6\|VRAM32Ko_Amstrad_MUSER_amstrad_video:XLXI_474 " "Elaborating entity \"VRAM32Ko_Amstrad_MUSER_amstrad_video\" for hierarchy \"FPGAmstrad_amstrad_video:inst6\|VRAM32Ko_Amstrad_MUSER_amstrad_video:XLXI_474\"" {  } { { "FPGAmstrad_amstrad_video.vhd" "XLXI_474" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FPGAmstrad_amstrad_video.vhd" 1078 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473213218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_then FPGAmstrad_amstrad_video:inst6\|VRAM32Ko_Amstrad_MUSER_amstrad_video:XLXI_474\|and_then:XLXI_2 " "Elaborating entity \"and_then\" for hierarchy \"FPGAmstrad_amstrad_video:inst6\|VRAM32Ko_Amstrad_MUSER_amstrad_video:XLXI_474\|and_then:XLXI_2\"" {  } { { "FPGAmstrad_amstrad_video.vhd" "XLXI_2" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FPGAmstrad_amstrad_video.vhd" 937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473213220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SELECT8 FPGAmstrad_amstrad_video:inst6\|VRAM32Ko_Amstrad_MUSER_amstrad_video:XLXI_474\|SELECT8:XLXI_4 " "Elaborating entity \"SELECT8\" for hierarchy \"FPGAmstrad_amstrad_video:inst6\|VRAM32Ko_Amstrad_MUSER_amstrad_video:XLXI_474\|SELECT8:XLXI_4\"" {  } { { "FPGAmstrad_amstrad_video.vhd" "XLXI_4" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FPGAmstrad_amstrad_video.vhd" 947 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473213222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VRAM_Amstrad_NEXYS4_16Ko_MUSER_amstrad_video FPGAmstrad_amstrad_video:inst6\|VRAM32Ko_Amstrad_MUSER_amstrad_video:XLXI_474\|VRAM_Amstrad_NEXYS4_16Ko_MUSER_amstrad_video:XLXI_8 " "Elaborating entity \"VRAM_Amstrad_NEXYS4_16Ko_MUSER_amstrad_video\" for hierarchy \"FPGAmstrad_amstrad_video:inst6\|VRAM32Ko_Amstrad_MUSER_amstrad_video:XLXI_474\|VRAM_Amstrad_NEXYS4_16Ko_MUSER_amstrad_video:XLXI_8\"" {  } { { "FPGAmstrad_amstrad_video.vhd" "XLXI_8" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FPGAmstrad_amstrad_video.vhd" 963 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473213225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VRAM_Amstrad_MiST FPGAmstrad_amstrad_video:inst6\|VRAM32Ko_Amstrad_MUSER_amstrad_video:XLXI_474\|VRAM_Amstrad_NEXYS4_16Ko_MUSER_amstrad_video:XLXI_8\|VRAM_Amstrad_MiST:XLXI_30 " "Elaborating entity \"VRAM_Amstrad_MiST\" for hierarchy \"FPGAmstrad_amstrad_video:inst6\|VRAM32Ko_Amstrad_MUSER_amstrad_video:XLXI_474\|VRAM_Amstrad_NEXYS4_16Ko_MUSER_amstrad_video:XLXI_8\|VRAM_Amstrad_MiST:XLXI_30\"" {  } { { "FPGAmstrad_amstrad_video.vhd" "XLXI_30" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FPGAmstrad_amstrad_video.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473213228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_dp FPGAmstrad_amstrad_video:inst6\|VRAM32Ko_Amstrad_MUSER_amstrad_video:XLXI_474\|VRAM_Amstrad_NEXYS4_16Ko_MUSER_amstrad_video:XLXI_8\|VRAM_Amstrad_MiST:XLXI_30\|altera_syncram_dp:u0 " "Elaborating entity \"altera_syncram_dp\" for hierarchy \"FPGAmstrad_amstrad_video:inst6\|VRAM32Ko_Amstrad_MUSER_amstrad_video:XLXI_474\|VRAM_Amstrad_NEXYS4_16Ko_MUSER_amstrad_video:XLXI_8\|VRAM_Amstrad_MiST:XLXI_30\|altera_syncram_dp:u0\"" {  } { { "VRAM_Amstrad_MiST.vhd" "u0" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/VRAM_Amstrad_MiST.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473213230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FPGAmstrad_amstrad_video:inst6\|VRAM32Ko_Amstrad_MUSER_amstrad_video:XLXI_474\|VRAM_Amstrad_NEXYS4_16Ko_MUSER_amstrad_video:XLXI_8\|VRAM_Amstrad_MiST:XLXI_30\|altera_syncram_dp:u0\|altsyncram:u0 " "Elaborating entity \"altsyncram\" for hierarchy \"FPGAmstrad_amstrad_video:inst6\|VRAM32Ko_Amstrad_MUSER_amstrad_video:XLXI_474\|VRAM_Amstrad_NEXYS4_16Ko_MUSER_amstrad_video:XLXI_8\|VRAM_Amstrad_MiST:XLXI_30\|altera_syncram_dp:u0\|altsyncram:u0\"" {  } { { "mem_altera_gen.vhd" "u0" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/mem_altera_gen.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473213237 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPGAmstrad_amstrad_video:inst6\|VRAM32Ko_Amstrad_MUSER_amstrad_video:XLXI_474\|VRAM_Amstrad_NEXYS4_16Ko_MUSER_amstrad_video:XLXI_8\|VRAM_Amstrad_MiST:XLXI_30\|altera_syncram_dp:u0\|altsyncram:u0 " "Elaborated megafunction instantiation \"FPGAmstrad_amstrad_video:inst6\|VRAM32Ko_Amstrad_MUSER_amstrad_video:XLXI_474\|VRAM_Amstrad_NEXYS4_16Ko_MUSER_amstrad_video:XLXI_8\|VRAM_Amstrad_MiST:XLXI_30\|altera_syncram_dp:u0\|altsyncram:u0\"" {  } { { "mem_altera_gen.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/mem_altera_gen.vhd" 102 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1660473213239 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPGAmstrad_amstrad_video:inst6\|VRAM32Ko_Amstrad_MUSER_amstrad_video:XLXI_474\|VRAM_Amstrad_NEXYS4_16Ko_MUSER_amstrad_video:XLXI_8\|VRAM_Amstrad_MiST:XLXI_30\|altera_syncram_dp:u0\|altsyncram:u0 " "Instantiated megafunction \"FPGAmstrad_amstrad_video:inst6\|VRAM32Ko_Amstrad_MUSER_amstrad_video:XLXI_474\|VRAM_Amstrad_NEXYS4_16Ko_MUSER_amstrad_video:XLXI_8\|VRAM_Amstrad_MiST:XLXI_30\|altera_syncram_dp:u0\|altsyncram:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473213239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473213239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473213239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473213239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473213239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a OLD_DATA " "Parameter \"read_during_write_mode_port_a\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473213239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b OLD_DATA " "Parameter \"read_during_write_mode_port_b\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473213239 ""}  } { { "mem_altera_gen.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/mem_altera_gen.vhd" 102 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1660473213239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8n71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8n71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8n71 " "Found entity 1: altsyncram_8n71" {  } { { "db/altsyncram_8n71.tdf" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/db/altsyncram_8n71.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473213338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473213338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8n71 FPGAmstrad_amstrad_video:inst6\|VRAM32Ko_Amstrad_MUSER_amstrad_video:XLXI_474\|VRAM_Amstrad_NEXYS4_16Ko_MUSER_amstrad_video:XLXI_8\|VRAM_Amstrad_MiST:XLXI_30\|altera_syncram_dp:u0\|altsyncram:u0\|altsyncram_8n71:auto_generated " "Elaborating entity \"altsyncram_8n71\" for hierarchy \"FPGAmstrad_amstrad_video:inst6\|VRAM32Ko_Amstrad_MUSER_amstrad_video:XLXI_474\|VRAM_Amstrad_NEXYS4_16Ko_MUSER_amstrad_video:XLXI_8\|VRAM_Amstrad_MiST:XLXI_30\|altera_syncram_dp:u0\|altsyncram:u0\|altsyncram_8n71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473213340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_ara.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_ara.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_ara " "Found entity 1: decode_ara" {  } { { "db/decode_ara.tdf" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/db/decode_ara.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473213410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473213410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_ara FPGAmstrad_amstrad_video:inst6\|VRAM32Ko_Amstrad_MUSER_amstrad_video:XLXI_474\|VRAM_Amstrad_NEXYS4_16Ko_MUSER_amstrad_video:XLXI_8\|VRAM_Amstrad_MiST:XLXI_30\|altera_syncram_dp:u0\|altsyncram:u0\|altsyncram_8n71:auto_generated\|decode_ara:decode2 " "Elaborating entity \"decode_ara\" for hierarchy \"FPGAmstrad_amstrad_video:inst6\|VRAM32Ko_Amstrad_MUSER_amstrad_video:XLXI_474\|VRAM_Amstrad_NEXYS4_16Ko_MUSER_amstrad_video:XLXI_8\|VRAM_Amstrad_MiST:XLXI_30\|altera_syncram_dp:u0\|altsyncram:u0\|altsyncram_8n71:auto_generated\|decode_ara:decode2\"" {  } { { "db/altsyncram_8n71.tdf" "decode2" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/db/altsyncram_8n71.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473213411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_37a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_37a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_37a " "Found entity 1: decode_37a" {  } { { "db/decode_37a.tdf" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/db/decode_37a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473213485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473213485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_37a FPGAmstrad_amstrad_video:inst6\|VRAM32Ko_Amstrad_MUSER_amstrad_video:XLXI_474\|VRAM_Amstrad_NEXYS4_16Ko_MUSER_amstrad_video:XLXI_8\|VRAM_Amstrad_MiST:XLXI_30\|altera_syncram_dp:u0\|altsyncram:u0\|altsyncram_8n71:auto_generated\|decode_37a:rden_decode_a " "Elaborating entity \"decode_37a\" for hierarchy \"FPGAmstrad_amstrad_video:inst6\|VRAM32Ko_Amstrad_MUSER_amstrad_video:XLXI_474\|VRAM_Amstrad_NEXYS4_16Ko_MUSER_amstrad_video:XLXI_8\|VRAM_Amstrad_MiST:XLXI_30\|altera_syncram_dp:u0\|altsyncram:u0\|altsyncram_8n71:auto_generated\|decode_37a:rden_decode_a\"" {  } { { "db/altsyncram_8n71.tdf" "rden_decode_a" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/db/altsyncram_8n71.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473213486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_jlb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_jlb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_jlb " "Found entity 1: mux_jlb" {  } { { "db/mux_jlb.tdf" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/db/mux_jlb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473213558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473213558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_jlb FPGAmstrad_amstrad_video:inst6\|VRAM32Ko_Amstrad_MUSER_amstrad_video:XLXI_474\|VRAM_Amstrad_NEXYS4_16Ko_MUSER_amstrad_video:XLXI_8\|VRAM_Amstrad_MiST:XLXI_30\|altera_syncram_dp:u0\|altsyncram:u0\|altsyncram_8n71:auto_generated\|mux_jlb:mux4 " "Elaborating entity \"mux_jlb\" for hierarchy \"FPGAmstrad_amstrad_video:inst6\|VRAM32Ko_Amstrad_MUSER_amstrad_video:XLXI_474\|VRAM_Amstrad_NEXYS4_16Ko_MUSER_amstrad_video:XLXI_8\|VRAM_Amstrad_MiST:XLXI_30\|altera_syncram_dp:u0\|altsyncram:u0\|altsyncram_8n71:auto_generated\|mux_jlb:mux4\"" {  } { { "db/altsyncram_8n71.tdf" "mux4" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/db/altsyncram_8n71.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473213559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aZRaEL_vram2vgaAmstradMiaow FPGAmstrad_amstrad_video:inst6\|aZRaEL_vram2vgaAmstradMiaow:XLXI_476 " "Elaborating entity \"aZRaEL_vram2vgaAmstradMiaow\" for hierarchy \"FPGAmstrad_amstrad_video:inst6\|aZRaEL_vram2vgaAmstradMiaow:XLXI_476\"" {  } { { "FPGAmstrad_amstrad_video.vhd" "XLXI_476" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FPGAmstrad_amstrad_video.vhd" 1087 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473213938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FD8CE_HXILINX_amstrad_video FPGAmstrad_amstrad_video:inst6\|FD8CE_HXILINX_amstrad_video:XLXI_482 " "Elaborating entity \"FD8CE_HXILINX_amstrad_video\" for hierarchy \"FPGAmstrad_amstrad_video:inst6\|FD8CE_HXILINX_amstrad_video:XLXI_482\"" {  } { { "FPGAmstrad_amstrad_video.vhd" "XLXI_482" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FPGAmstrad_amstrad_video.vhd" 1110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473214122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "osd osd:inst8 " "Elaborating entity \"osd\" for hierarchy \"osd:inst8\"" {  } { { "FGPAmstrad_MiST_top.bdf" "inst8" { Schematic "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FGPAmstrad_MiST_top.bdf" { { 376 1840 2080 616 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473214127 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 osd.v(190) " "Verilog HDL assignment warning at osd.v(190): truncated value with size 32 to match size of target (10)" {  } { { "osd.v" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/osd.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1660473214131 "|FGPAmstrad_MiST_top|osd:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 osd.v(192) " "Verilog HDL assignment warning at osd.v(192): truncated value with size 32 to match size of target (10)" {  } { { "osd.v" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/osd.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1660473214131 "|FGPAmstrad_MiST_top|osd:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 osd.v(193) " "Verilog HDL assignment warning at osd.v(193): truncated value with size 32 to match size of target (10)" {  } { { "osd.v" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/osd.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1660473214131 "|FGPAmstrad_MiST_top|osd:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 osd.v(215) " "Verilog HDL assignment warning at osd.v(215): truncated value with size 10 to match size of target (8)" {  } { { "osd.v" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/osd.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1660473214131 "|FGPAmstrad_MiST_top|osd:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 osd.v(216) " "Verilog HDL assignment warning at osd.v(216): truncated value with size 10 to match size of target (8)" {  } { { "osd.v" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/osd.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1660473214131 "|FGPAmstrad_MiST_top|osd:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 osd.v(217) " "Verilog HDL assignment warning at osd.v(217): truncated value with size 10 to match size of target (7)" {  } { { "osd.v" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/osd.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1660473214131 "|FGPAmstrad_MiST_top|osd:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 osd.v(218) " "Verilog HDL assignment warning at osd.v(218): truncated value with size 10 to match size of target (7)" {  } { { "osd.v" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/osd.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1660473214131 "|FGPAmstrad_MiST_top|osd:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 osd.v(431) " "Verilog HDL assignment warning at osd.v(431): truncated value with size 32 to match size of target (4)" {  } { { "osd.v" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/osd.v" 431 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1660473214131 "|FGPAmstrad_MiST_top|osd:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OSD_HEXA_7SEG osd:inst8\|OSD_HEXA_7SEG:my7segConverter0 " "Elaborating entity \"OSD_HEXA_7SEG\" for hierarchy \"osd:inst8\|OSD_HEXA_7SEG:my7segConverter0\"" {  } { { "osd.v" "my7segConverter0" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/osd.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473214133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OSD_7SEG osd:inst8\|OSD_7SEG:my7segDisplayer0 " "Elaborating entity \"OSD_7SEG\" for hierarchy \"osd:inst8\|OSD_7SEG:my7segDisplayer0\"" {  } { { "osd.v" "my7segDisplayer0" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/osd.v" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473214147 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "MIST_SCART:inst9\|pclk_out " "Found clock multiplexer MIST_SCART:inst9\|pclk_out" {  } { { "MiST_SCART.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/MiST_SCART.vhd" 44 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1660473216081 "|FGPAmstrad_MiST_top|MIST_SCART:inst9|pclk_out"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "MIST_SCART:inst9\|HSYNC_out " "Found clock multiplexer MIST_SCART:inst9\|HSYNC_out" {  } { { "MiST_SCART.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/MiST_SCART.vhd" 29 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1660473216081 "|FGPAmstrad_MiST_top|MIST_SCART:inst9|HSYNC_out"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "MIST_SCART:inst9\|HSYNC_out~0 " "Found clock multiplexer MIST_SCART:inst9\|HSYNC_out~0" {  } { { "MiST_SCART.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/MiST_SCART.vhd" 29 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1660473216081 "|FGPAmstrad_MiST_top|MIST_SCART:inst9|HSYNC_out~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1660473216081 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "user_io:inst3\|spi_sck~0 " "Found clock multiplexer user_io:inst3\|spi_sck~0" {  } { { "user_io.v" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/user_io.v" 103 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1660473228021 "|FGPAmstrad_MiST_top|user_io:inst3|spi_sck~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "data_io:inst12\|spi_sck~0 " "Found clock multiplexer data_io:inst12\|spi_sck~0" {  } { { "data_io.v" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/data_io.v" 105 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1660473228021 "|FGPAmstrad_MiST_top|data_io:inst12|spi_sck~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1660473228021 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "osd:inst8\|osd_buffer_rtl_0 " "Inferred dual-clock RAM node \"osd:inst8\|osd_buffer_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1660473228523 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "sd_card:inst2\|buffer_rtl_0 " "Inferred dual-clock RAM node \"sd_card:inst2\|buffer_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1660473228523 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "7 " "Found 7 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_HAS_LOGIC_RAMSTYLE" "data_io:inst12\|dir_entry_reg " "RAM logic \"data_io:inst12\|dir_entry_reg\" is uninferred due to \"logic\" being set as ramstyle synthesis attribute" {  } { { "data_io.v" "dir_entry_reg" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/data_io.v" 101 -1 0 } }  } 0 276006 "RAM logic \"%1!s!\" is uninferred due to \"logic\" being set as ramstyle synthesis attribute" 0 0 "Quartus II" 0 -1 1660473228526 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "user_io:inst3\|ps2_kbd_fifo " "RAM logic \"user_io:inst3\|ps2_kbd_fifo\" is uninferred due to inappropriate RAM size" {  } { { "user_io.v" "ps2_kbd_fifo" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/user_io.v" 160 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1660473228526 ""} { "Info" "IINFER_RAM_HAS_LOGIC_RAMSTYLE" "sd_card:inst2\|cid " "RAM logic \"sd_card:inst2\|cid\" is uninferred due to \"logic\" being set as ramstyle synthesis attribute" {  } { { "sd_card.v" "cid" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/sd_card.v" 243 -1 0 } }  } 0 276006 "RAM logic \"%1!s!\" is uninferred due to \"logic\" being set as ramstyle synthesis attribute" 0 0 "Quartus II" 0 -1 1660473228526 ""} { "Info" "IINFER_RAM_HAS_LOGIC_RAMSTYLE" "sd_card:inst2\|csd " "RAM logic \"sd_card:inst2\|csd\" is uninferred due to \"logic\" being set as ramstyle synthesis attribute" {  } { { "sd_card.v" "csd" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/sd_card.v" 244 -1 0 } }  } 0 276006 "RAM logic \"%1!s!\" is uninferred due to \"logic\" being set as ramstyle synthesis attribute" 0 0 "Quartus II" 0 -1 1660473228526 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "user_io:inst3\|ps2_mouse_fifo " "RAM logic \"user_io:inst3\|ps2_mouse_fifo\" is uninferred due to inappropriate RAM size" {  } { { "user_io.v" "ps2_mouse_fifo" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/user_io.v" 225 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1660473228526 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "FPGAmstrad_amstrad_motherboard:inst16\|YM2149:XLXI_349\|Ram0 " "RAM logic \"FPGAmstrad_amstrad_motherboard:inst16\|YM2149:XLXI_349\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "YM2149_linmix_AmstradStereo.vhd" "Ram0" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/YM2149_linmix_AmstradStereo.vhd" 563 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1660473228526 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "FPGAmstrad_amstrad_motherboard:inst16\|YM2149:XLXI_349\|Ram1 " "RAM logic \"FPGAmstrad_amstrad_motherboard:inst16\|YM2149:XLXI_349\|Ram1\" is uninferred due to inappropriate RAM size" {  } { { "YM2149_linmix_AmstradStereo.vhd" "Ram1" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/YM2149_linmix_AmstradStereo.vhd" 643 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1660473228526 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1660473228526 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "osd:inst8\|osd_buffer_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"osd:inst8\|osd_buffer_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1660473274721 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1660473274721 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1660473274721 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1660473274721 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1660473274721 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1660473274721 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1660473274721 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1660473274721 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1660473274721 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1660473274721 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1660473274721 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1660473274721 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1660473274721 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1660473274721 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1660473274721 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "sd_card:inst2\|buffer_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"sd_card:inst2\|buffer_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1660473274721 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1660473274721 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1660473274721 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 514 " "Parameter NUMWORDS_A set to 514" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1660473274721 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1660473274721 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1660473274721 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 514 " "Parameter NUMWORDS_B set to 514" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1660473274721 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1660473274721 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1660473274721 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1660473274721 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1660473274721 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1660473274721 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1660473274721 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1660473274721 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1660473274721 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MIST_SCART:inst9\|scandoubler:scanner\|linebuff_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MIST_SCART:inst9\|scandoubler:scanner\|linebuff_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1660473274721 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1660473274721 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1660473274721 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1660473274721 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1660473274721 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1660473274721 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1660473274721 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1660473274721 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1660473274721 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1660473274721 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1660473274721 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1660473274721 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1660473274721 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1660473274721 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1660473274721 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1660473274721 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "MIST_SCART:inst9\|scandoubler:scanner\|hsync_d_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"MIST_SCART:inst9\|scandoubler:scanner\|hsync_d_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1660473274721 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 255 " "Parameter TAP_DISTANCE set to 255" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1660473274721 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 1 " "Parameter WIDTH set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1660473274721 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1660473274721 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "FPGAmstrad_amstrad_motherboard:inst16\|simple_GateArrayInterrupt:GA_interrupt\|\\ctrcConfig_process:pen_mem2\[0\]\[4\]_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"FPGAmstrad_amstrad_motherboard:inst16\|simple_GateArrayInterrupt:GA_interrupt\|\\ctrcConfig_process:pen_mem2\[0\]\[4\]_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1660473274721 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1660473274721 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 42 " "Parameter WIDTH set to 42" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1660473274721 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1660473274721 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1660473274721 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "14 " "Inferred 14 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "FPGAmstrad_bootloader_sd:inst1\|SDRAM_FAT32_LOADER:XLXI_7\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FPGAmstrad_bootloader_sd:inst1\|SDRAM_FAT32_LOADER:XLXI_7\|Mult3\"" {  } { { "SDRAM_FAT32_LOADER.vhd" "Mult3" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/SDRAM_FAT32_LOADER.vhd" 1327 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1660473274730 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FPGAmstrad_bootloader_sd:inst1\|SDRAM_FAT32_LOADER:XLXI_7\|Mult16 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FPGAmstrad_bootloader_sd:inst1\|SDRAM_FAT32_LOADER:XLXI_7\|Mult16\"" {  } { { "SDRAM_FAT32_LOADER.vhd" "Mult16" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/SDRAM_FAT32_LOADER.vhd" 1782 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1660473274730 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|Div0\"" {  } { { "simple_CDT.vhd" "Div0" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/simple_CDT.vhd" 314 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1660473274730 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FPGAmstrad_bootloader_sd:inst1\|SDRAM_FAT32_LOADER:XLXI_7\|Mult19 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FPGAmstrad_bootloader_sd:inst1\|SDRAM_FAT32_LOADER:XLXI_7\|Mult19\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult19" { Text "c:/altera/13.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1660473274730 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FPGAmstrad_bootloader_sd:inst1\|SDRAM_FAT32_LOADER:XLXI_7\|Mult20 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FPGAmstrad_bootloader_sd:inst1\|SDRAM_FAT32_LOADER:XLXI_7\|Mult20\"" {  } { { "SDRAM_FAT32_LOADER.vhd" "Mult20" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/SDRAM_FAT32_LOADER.vhd" 2258 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1660473274730 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FPGAmstrad_bootloader_sd:inst1\|SDRAM_FAT32_LOADER:XLXI_7\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FPGAmstrad_bootloader_sd:inst1\|SDRAM_FAT32_LOADER:XLXI_7\|Mult11\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult11" { Text "c:/altera/13.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1660473274730 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FPGAmstrad_bootloader_sd:inst1\|SDRAM_FAT32_LOADER:XLXI_7\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FPGAmstrad_bootloader_sd:inst1\|SDRAM_FAT32_LOADER:XLXI_7\|Mult7\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult7" { Text "c:/altera/13.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1660473274730 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FPGAmstrad_bootloader_sd:inst1\|SDRAM_FAT32_LOADER:XLXI_7\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FPGAmstrad_bootloader_sd:inst1\|SDRAM_FAT32_LOADER:XLXI_7\|Mult2\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult2" { Text "c:/altera/13.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1660473274730 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FPGAmstrad_amstrad_video:inst6\|aZRaEL_vram2vgaAmstradMiaow:XLXI_476\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FPGAmstrad_amstrad_video:inst6\|aZRaEL_vram2vgaAmstradMiaow:XLXI_476\|Mult0\"" {  } { { "aZRaEL_vram2vgaAmstradMiaow.vhd" "Mult0" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/aZRaEL_vram2vgaAmstradMiaow.vhd" 659 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1660473274730 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FPGAmstrad_bootloader_sd:inst1\|SDRAM_FAT32_LOADER:XLXI_7\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FPGAmstrad_bootloader_sd:inst1\|SDRAM_FAT32_LOADER:XLXI_7\|Mult10\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult10" { Text "c:/altera/13.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1660473274730 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FPGAmstrad_bootloader_sd:inst1\|SDRAM_FAT32_LOADER:XLXI_7\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FPGAmstrad_bootloader_sd:inst1\|SDRAM_FAT32_LOADER:XLXI_7\|Mult6\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult6" { Text "c:/altera/13.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1660473274730 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FPGAmstrad_bootloader_sd:inst1\|SDRAM_FAT32_LOADER:XLXI_7\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FPGAmstrad_bootloader_sd:inst1\|SDRAM_FAT32_LOADER:XLXI_7\|Mult1\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult1" { Text "c:/altera/13.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1660473274730 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FPGAmstrad_bootloader_sd:inst1\|SDRAM_FAT32_LOADER:XLXI_7\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FPGAmstrad_bootloader_sd:inst1\|SDRAM_FAT32_LOADER:XLXI_7\|Mult0\"" {  } { { "SDRAM_FAT32_LOADER.vhd" "Mult0" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/SDRAM_FAT32_LOADER.vhd" 1311 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1660473274730 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FPGAmstrad_amstrad_motherboard:inst16\|simple_GateArrayInterrupt:GA_interrupt\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FPGAmstrad_amstrad_motherboard:inst16\|simple_GateArrayInterrupt:GA_interrupt\|Mult0\"" {  } { { "simple_GateArrayInterrupt.vhd" "Mult0" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/simple_GateArrayInterrupt.vhd" 2525 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1660473274730 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1660473274730 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "osd:inst8\|altsyncram:osd_buffer_rtl_0 " "Elaborated megafunction instantiation \"osd:inst8\|altsyncram:osd_buffer_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1660473274770 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "osd:inst8\|altsyncram:osd_buffer_rtl_0 " "Instantiated megafunction \"osd:inst8\|altsyncram:osd_buffer_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473274770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473274770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473274770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473274770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473274770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473274770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473274770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473274770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473274770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473274770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473274770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473274770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473274770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473274770 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1660473274770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d4d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d4d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d4d1 " "Found entity 1: altsyncram_d4d1" {  } { { "db/altsyncram_d4d1.tdf" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/db/altsyncram_d4d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473274841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473274841 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sd_card:inst2\|altsyncram:buffer_rtl_0 " "Elaborated megafunction instantiation \"sd_card:inst2\|altsyncram:buffer_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1660473274852 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sd_card:inst2\|altsyncram:buffer_rtl_0 " "Instantiated megafunction \"sd_card:inst2\|altsyncram:buffer_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473274852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473274852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473274852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 514 " "Parameter \"NUMWORDS_A\" = \"514\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473274852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473274852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473274852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 514 " "Parameter \"NUMWORDS_B\" = \"514\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473274852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473274852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473274852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473274852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473274852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473274852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473274852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473274852 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1660473274852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3rd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3rd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3rd1 " "Found entity 1: altsyncram_3rd1" {  } { { "db/altsyncram_3rd1.tdf" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/db/altsyncram_3rd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473274919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473274919 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIST_SCART:inst9\|scandoubler:scanner\|altsyncram:linebuff_rtl_0 " "Elaborated megafunction instantiation \"MIST_SCART:inst9\|scandoubler:scanner\|altsyncram:linebuff_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1660473274931 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIST_SCART:inst9\|scandoubler:scanner\|altsyncram:linebuff_rtl_0 " "Instantiated megafunction \"MIST_SCART:inst9\|scandoubler:scanner\|altsyncram:linebuff_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473274932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473274932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473274932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473274932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473274932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473274932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473274932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473274932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473274932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473274932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473274932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473274932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473274932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473274932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473274932 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1660473274932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_71h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_71h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_71h1 " "Found entity 1: altsyncram_71h1" {  } { { "db/altsyncram_71h1.tdf" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/db/altsyncram_71h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473274998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473274998 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIST_SCART:inst9\|scandoubler:scanner\|altshift_taps:hsync_d_rtl_0 " "Elaborated megafunction instantiation \"MIST_SCART:inst9\|scandoubler:scanner\|altshift_taps:hsync_d_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1660473275058 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIST_SCART:inst9\|scandoubler:scanner\|altshift_taps:hsync_d_rtl_0 " "Instantiated megafunction \"MIST_SCART:inst9\|scandoubler:scanner\|altshift_taps:hsync_d_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473275058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 255 " "Parameter \"TAP_DISTANCE\" = \"255\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473275058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473275058 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1660473275058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_m6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_m6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_m6m " "Found entity 1: shift_taps_m6m" {  } { { "db/shift_taps_m6m.tdf" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/db/shift_taps_m6m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473275128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473275128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7g81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7g81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7g81 " "Found entity 1: altsyncram_7g81" {  } { { "db/altsyncram_7g81.tdf" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/db/altsyncram_7g81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473275200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473275200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_arf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_arf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_arf " "Found entity 1: cntr_arf" {  } { { "db/cntr_arf.tdf" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/db/cntr_arf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473275276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473275276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_lfc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_lfc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_lfc " "Found entity 1: cmpr_lfc" {  } { { "db/cmpr_lfc.tdf" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/db/cmpr_lfc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473275341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473275341 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPGAmstrad_amstrad_motherboard:inst16\|simple_GateArrayInterrupt:GA_interrupt\|altshift_taps:\\ctrcConfig_process:pen_mem2\[0\]\[4\]_rtl_0 " "Elaborated megafunction instantiation \"FPGAmstrad_amstrad_motherboard:inst16\|simple_GateArrayInterrupt:GA_interrupt\|altshift_taps:\\ctrcConfig_process:pen_mem2\[0\]\[4\]_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1660473275361 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPGAmstrad_amstrad_motherboard:inst16\|simple_GateArrayInterrupt:GA_interrupt\|altshift_taps:\\ctrcConfig_process:pen_mem2\[0\]\[4\]_rtl_0 " "Instantiated megafunction \"FPGAmstrad_amstrad_motherboard:inst16\|simple_GateArrayInterrupt:GA_interrupt\|altshift_taps:\\ctrcConfig_process:pen_mem2\[0\]\[4\]_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473275361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473275361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 42 " "Parameter \"WIDTH\" = \"42\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473275361 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1660473275361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_fmm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_fmm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_fmm " "Found entity 1: shift_taps_fmm" {  } { { "db/shift_taps_fmm.tdf" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/db/shift_taps_fmm.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473275424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473275424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oj31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oj31 " "Found entity 1: altsyncram_oj31" {  } { { "db/altsyncram_oj31.tdf" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/db/altsyncram_oj31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473275497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473275497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_p2e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_p2e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_p2e " "Found entity 1: add_sub_p2e" {  } { { "db/add_sub_p2e.tdf" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/db/add_sub_p2e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473275562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473275562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tnf " "Found entity 1: cntr_tnf" {  } { { "db/cntr_tnf.tdf" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/db/cntr_tnf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473275632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473275632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ffc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ffc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ffc " "Found entity 1: cmpr_ffc" {  } { { "db/cmpr_ffc.tdf" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/db/cmpr_ffc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473275700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473275700 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPGAmstrad_bootloader_sd:inst1\|SDRAM_FAT32_LOADER:XLXI_7\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"FPGAmstrad_bootloader_sd:inst1\|SDRAM_FAT32_LOADER:XLXI_7\|lpm_mult:Mult3\"" {  } { { "SDRAM_FAT32_LOADER.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/SDRAM_FAT32_LOADER.vhd" 1327 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1660473275749 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPGAmstrad_bootloader_sd:inst1\|SDRAM_FAT32_LOADER:XLXI_7\|lpm_mult:Mult3 " "Instantiated megafunction \"FPGAmstrad_bootloader_sd:inst1\|SDRAM_FAT32_LOADER:XLXI_7\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473275749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473275749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473275749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473275749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473275749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473275749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473275749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473275749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473275749 ""}  } { { "SDRAM_FAT32_LOADER.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/SDRAM_FAT32_LOADER.vhd" 1327 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1660473275749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_fat.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_fat.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_fat " "Found entity 1: mult_fat" {  } { { "db/mult_fat.tdf" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/db/mult_fat.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473275814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473275814 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPGAmstrad_bootloader_sd:inst1\|SDRAM_FAT32_LOADER:XLXI_7\|lpm_mult:Mult16 " "Elaborated megafunction instantiation \"FPGAmstrad_bootloader_sd:inst1\|SDRAM_FAT32_LOADER:XLXI_7\|lpm_mult:Mult16\"" {  } { { "SDRAM_FAT32_LOADER.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/SDRAM_FAT32_LOADER.vhd" 1782 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1660473275823 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPGAmstrad_bootloader_sd:inst1\|SDRAM_FAT32_LOADER:XLXI_7\|lpm_mult:Mult16 " "Instantiated megafunction \"FPGAmstrad_bootloader_sd:inst1\|SDRAM_FAT32_LOADER:XLXI_7\|lpm_mult:Mult16\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473275823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473275823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473275823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473275823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473275823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473275823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473275823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473275823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473275823 ""}  } { { "SDRAM_FAT32_LOADER.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/SDRAM_FAT32_LOADER.vhd" 1782 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1660473275823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_gat.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_gat.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_gat " "Found entity 1: mult_gat" {  } { { "db/mult_gat.tdf" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/db/mult_gat.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473275890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473275890 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|lpm_divide:Div0\"" {  } { { "simple_CDT.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/simple_CDT.vhd" 314 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1660473275934 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|lpm_divide:Div0 " "Instantiated megafunction \"FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 27 " "Parameter \"LPM_WIDTHN\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473275934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473275934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473275934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473275934 ""}  } { { "simple_CDT.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/simple_CDT.vhd" 314 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1660473275934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_qhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_qhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_qhm " "Found entity 1: lpm_divide_qhm" {  } { { "db/lpm_divide_qhm.tdf" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/db/lpm_divide_qhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473275992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473275992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/db/sign_div_unsign_rlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473276016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473276016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_16f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_16f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_16f " "Found entity 1: alt_u_div_16f" {  } { { "db/alt_u_div_16f.tdf" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/db/alt_u_div_16f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473276054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473276054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/db/add_sub_unc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473276131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473276131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473276195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473276195 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPGAmstrad_bootloader_sd:inst1\|SDRAM_FAT32_LOADER:XLXI_7\|lpm_mult:Mult19 " "Elaborated megafunction instantiation \"FPGAmstrad_bootloader_sd:inst1\|SDRAM_FAT32_LOADER:XLXI_7\|lpm_mult:Mult19\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1660473276206 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPGAmstrad_bootloader_sd:inst1\|SDRAM_FAT32_LOADER:XLXI_7\|lpm_mult:Mult19 " "Instantiated megafunction \"FPGAmstrad_bootloader_sd:inst1\|SDRAM_FAT32_LOADER:XLXI_7\|lpm_mult:Mult19\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473276206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473276206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473276206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473276206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473276206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473276206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473276206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473276206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473276206 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1660473276206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ubt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ubt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ubt " "Found entity 1: mult_ubt" {  } { { "db/mult_ubt.tdf" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/db/mult_ubt.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473276269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473276269 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPGAmstrad_bootloader_sd:inst1\|SDRAM_FAT32_LOADER:XLXI_7\|lpm_mult:Mult20 " "Elaborated megafunction instantiation \"FPGAmstrad_bootloader_sd:inst1\|SDRAM_FAT32_LOADER:XLXI_7\|lpm_mult:Mult20\"" {  } { { "SDRAM_FAT32_LOADER.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/SDRAM_FAT32_LOADER.vhd" 2258 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1660473276278 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPGAmstrad_bootloader_sd:inst1\|SDRAM_FAT32_LOADER:XLXI_7\|lpm_mult:Mult20 " "Instantiated megafunction \"FPGAmstrad_bootloader_sd:inst1\|SDRAM_FAT32_LOADER:XLXI_7\|lpm_mult:Mult20\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473276278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473276278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473276278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473276278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473276278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473276278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473276278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473276278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473276278 ""}  } { { "SDRAM_FAT32_LOADER.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/SDRAM_FAT32_LOADER.vhd" 2258 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1660473276278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_19t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_19t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_19t " "Found entity 1: mult_19t" {  } { { "db/mult_19t.tdf" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/db/mult_19t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473276346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473276346 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPGAmstrad_bootloader_sd:inst1\|SDRAM_FAT32_LOADER:XLXI_7\|lpm_mult:Mult11 " "Elaborated megafunction instantiation \"FPGAmstrad_bootloader_sd:inst1\|SDRAM_FAT32_LOADER:XLXI_7\|lpm_mult:Mult11\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1660473276356 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPGAmstrad_bootloader_sd:inst1\|SDRAM_FAT32_LOADER:XLXI_7\|lpm_mult:Mult11 " "Instantiated megafunction \"FPGAmstrad_bootloader_sd:inst1\|SDRAM_FAT32_LOADER:XLXI_7\|lpm_mult:Mult11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 41 " "Parameter \"LPM_WIDTHA\" = \"41\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473276356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473276356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 57 " "Parameter \"LPM_WIDTHP\" = \"57\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473276356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 57 " "Parameter \"LPM_WIDTHR\" = \"57\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473276356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473276356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473276356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473276356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473276356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473276356 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1660473276356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_2ct.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_2ct.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_2ct " "Found entity 1: mult_2ct" {  } { { "db/mult_2ct.tdf" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/db/mult_2ct.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473276417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473276417 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPGAmstrad_amstrad_video:inst6\|aZRaEL_vram2vgaAmstradMiaow:XLXI_476\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FPGAmstrad_amstrad_video:inst6\|aZRaEL_vram2vgaAmstradMiaow:XLXI_476\|lpm_mult:Mult0\"" {  } { { "aZRaEL_vram2vgaAmstradMiaow.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/aZRaEL_vram2vgaAmstradMiaow.vhd" 659 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1660473276447 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPGAmstrad_amstrad_video:inst6\|aZRaEL_vram2vgaAmstradMiaow:XLXI_476\|lpm_mult:Mult0 " "Instantiated megafunction \"FPGAmstrad_amstrad_video:inst6\|aZRaEL_vram2vgaAmstradMiaow:XLXI_476\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473276447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473276447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473276447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473276447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473276447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473276447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473276447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473276447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473276447 ""}  } { { "aZRaEL_vram2vgaAmstradMiaow.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/aZRaEL_vram2vgaAmstradMiaow.vhd" 659 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1660473276447 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FPGAmstrad_amstrad_video:inst6\|aZRaEL_vram2vgaAmstradMiaow:XLXI_476\|lpm_mult:Mult0\|multcore:mult_core FPGAmstrad_amstrad_video:inst6\|aZRaEL_vram2vgaAmstradMiaow:XLXI_476\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FPGAmstrad_amstrad_video:inst6\|aZRaEL_vram2vgaAmstradMiaow:XLXI_476\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"FPGAmstrad_amstrad_video:inst6\|aZRaEL_vram2vgaAmstradMiaow:XLXI_476\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "aZRaEL_vram2vgaAmstradMiaow.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/aZRaEL_vram2vgaAmstradMiaow.vhd" 659 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473276513 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FPGAmstrad_amstrad_video:inst6\|aZRaEL_vram2vgaAmstradMiaow:XLXI_476\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder FPGAmstrad_amstrad_video:inst6\|aZRaEL_vram2vgaAmstradMiaow:XLXI_476\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FPGAmstrad_amstrad_video:inst6\|aZRaEL_vram2vgaAmstradMiaow:XLXI_476\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"FPGAmstrad_amstrad_video:inst6\|aZRaEL_vram2vgaAmstradMiaow:XLXI_476\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "aZRaEL_vram2vgaAmstradMiaow.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/aZRaEL_vram2vgaAmstradMiaow.vhd" 659 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473276544 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FPGAmstrad_amstrad_video:inst6\|aZRaEL_vram2vgaAmstradMiaow:XLXI_476\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] FPGAmstrad_amstrad_video:inst6\|aZRaEL_vram2vgaAmstradMiaow:XLXI_476\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FPGAmstrad_amstrad_video:inst6\|aZRaEL_vram2vgaAmstradMiaow:XLXI_476\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"FPGAmstrad_amstrad_video:inst6\|aZRaEL_vram2vgaAmstradMiaow:XLXI_476\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "aZRaEL_vram2vgaAmstradMiaow.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/aZRaEL_vram2vgaAmstradMiaow.vhd" 659 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473276592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_afh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_afh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_afh " "Found entity 1: add_sub_afh" {  } { { "db/add_sub_afh.tdf" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/db/add_sub_afh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473276658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473276658 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FPGAmstrad_amstrad_video:inst6\|aZRaEL_vram2vgaAmstradMiaow:XLXI_476\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add FPGAmstrad_amstrad_video:inst6\|aZRaEL_vram2vgaAmstradMiaow:XLXI_476\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FPGAmstrad_amstrad_video:inst6\|aZRaEL_vram2vgaAmstradMiaow:XLXI_476\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"FPGAmstrad_amstrad_video:inst6\|aZRaEL_vram2vgaAmstradMiaow:XLXI_476\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "aZRaEL_vram2vgaAmstradMiaow.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/aZRaEL_vram2vgaAmstradMiaow.vhd" 659 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473276664 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FPGAmstrad_amstrad_video:inst6\|aZRaEL_vram2vgaAmstradMiaow:XLXI_476\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] FPGAmstrad_amstrad_video:inst6\|aZRaEL_vram2vgaAmstradMiaow:XLXI_476\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FPGAmstrad_amstrad_video:inst6\|aZRaEL_vram2vgaAmstradMiaow:XLXI_476\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"FPGAmstrad_amstrad_video:inst6\|aZRaEL_vram2vgaAmstradMiaow:XLXI_476\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "aZRaEL_vram2vgaAmstradMiaow.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/aZRaEL_vram2vgaAmstradMiaow.vhd" 659 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473276671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_efh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_efh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_efh " "Found entity 1: add_sub_efh" {  } { { "db/add_sub_efh.tdf" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/db/add_sub_efh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473276740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473276740 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FPGAmstrad_amstrad_video:inst6\|aZRaEL_vram2vgaAmstradMiaow:XLXI_476\|lpm_mult:Mult0\|altshift:external_latency_ffs FPGAmstrad_amstrad_video:inst6\|aZRaEL_vram2vgaAmstradMiaow:XLXI_476\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FPGAmstrad_amstrad_video:inst6\|aZRaEL_vram2vgaAmstradMiaow:XLXI_476\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"FPGAmstrad_amstrad_video:inst6\|aZRaEL_vram2vgaAmstradMiaow:XLXI_476\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "aZRaEL_vram2vgaAmstradMiaow.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/aZRaEL_vram2vgaAmstradMiaow.vhd" 659 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473276771 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPGAmstrad_bootloader_sd:inst1\|SDRAM_FAT32_LOADER:XLXI_7\|lpm_mult:Mult10 " "Elaborated megafunction instantiation \"FPGAmstrad_bootloader_sd:inst1\|SDRAM_FAT32_LOADER:XLXI_7\|lpm_mult:Mult10\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1660473276778 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPGAmstrad_bootloader_sd:inst1\|SDRAM_FAT32_LOADER:XLXI_7\|lpm_mult:Mult10 " "Instantiated megafunction \"FPGAmstrad_bootloader_sd:inst1\|SDRAM_FAT32_LOADER:XLXI_7\|lpm_mult:Mult10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 41 " "Parameter \"LPM_WIDTHA\" = \"41\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473276779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473276779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 49 " "Parameter \"LPM_WIDTHP\" = \"49\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473276779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 49 " "Parameter \"LPM_WIDTHR\" = \"49\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473276779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473276779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473276779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473276779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473276779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473276779 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1660473276779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_kat.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_kat.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_kat " "Found entity 1: mult_kat" {  } { { "db/mult_kat.tdf" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/db/mult_kat.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473276838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473276838 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPGAmstrad_bootloader_sd:inst1\|SDRAM_FAT32_LOADER:XLXI_7\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FPGAmstrad_bootloader_sd:inst1\|SDRAM_FAT32_LOADER:XLXI_7\|lpm_mult:Mult0\"" {  } { { "SDRAM_FAT32_LOADER.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/SDRAM_FAT32_LOADER.vhd" 1311 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1660473276862 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPGAmstrad_bootloader_sd:inst1\|SDRAM_FAT32_LOADER:XLXI_7\|lpm_mult:Mult0 " "Instantiated megafunction \"FPGAmstrad_bootloader_sd:inst1\|SDRAM_FAT32_LOADER:XLXI_7\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473276862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473276862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 40 " "Parameter \"LPM_WIDTHP\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473276862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 40 " "Parameter \"LPM_WIDTHR\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473276862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473276862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473276862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473276862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473276862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473276862 ""}  } { { "SDRAM_FAT32_LOADER.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/SDRAM_FAT32_LOADER.vhd" 1311 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1660473276862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_bat.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_bat.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_bat " "Found entity 1: mult_bat" {  } { { "db/mult_bat.tdf" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/db/mult_bat.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473276930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473276930 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPGAmstrad_amstrad_motherboard:inst16\|simple_GateArrayInterrupt:GA_interrupt\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FPGAmstrad_amstrad_motherboard:inst16\|simple_GateArrayInterrupt:GA_interrupt\|lpm_mult:Mult0\"" {  } { { "simple_GateArrayInterrupt.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/simple_GateArrayInterrupt.vhd" 2525 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1660473276946 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPGAmstrad_amstrad_motherboard:inst16\|simple_GateArrayInterrupt:GA_interrupt\|lpm_mult:Mult0 " "Instantiated megafunction \"FPGAmstrad_amstrad_motherboard:inst16\|simple_GateArrayInterrupt:GA_interrupt\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 14 " "Parameter \"LPM_WIDTHA\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473276946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473276946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473276946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473276946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473276946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473276946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473276946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473276946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473276946 ""}  } { { "simple_GateArrayInterrupt.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/simple_GateArrayInterrupt.vhd" 2525 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1660473276946 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FPGAmstrad_amstrad_motherboard:inst16\|simple_GateArrayInterrupt:GA_interrupt\|lpm_mult:Mult0\|multcore:mult_core FPGAmstrad_amstrad_motherboard:inst16\|simple_GateArrayInterrupt:GA_interrupt\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FPGAmstrad_amstrad_motherboard:inst16\|simple_GateArrayInterrupt:GA_interrupt\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"FPGAmstrad_amstrad_motherboard:inst16\|simple_GateArrayInterrupt:GA_interrupt\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "simple_GateArrayInterrupt.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/simple_GateArrayInterrupt.vhd" 2525 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473276952 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FPGAmstrad_amstrad_motherboard:inst16\|simple_GateArrayInterrupt:GA_interrupt\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder FPGAmstrad_amstrad_motherboard:inst16\|simple_GateArrayInterrupt:GA_interrupt\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FPGAmstrad_amstrad_motherboard:inst16\|simple_GateArrayInterrupt:GA_interrupt\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"FPGAmstrad_amstrad_motherboard:inst16\|simple_GateArrayInterrupt:GA_interrupt\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "simple_GateArrayInterrupt.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/simple_GateArrayInterrupt.vhd" 2525 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473276957 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FPGAmstrad_amstrad_motherboard:inst16\|simple_GateArrayInterrupt:GA_interrupt\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] FPGAmstrad_amstrad_motherboard:inst16\|simple_GateArrayInterrupt:GA_interrupt\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FPGAmstrad_amstrad_motherboard:inst16\|simple_GateArrayInterrupt:GA_interrupt\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"FPGAmstrad_amstrad_motherboard:inst16\|simple_GateArrayInterrupt:GA_interrupt\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "simple_GateArrayInterrupt.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/simple_GateArrayInterrupt.vhd" 2525 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473276963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2jh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2jh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2jh " "Found entity 1: add_sub_2jh" {  } { { "db/add_sub_2jh.tdf" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/db/add_sub_2jh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473277026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473277026 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FPGAmstrad_amstrad_motherboard:inst16\|simple_GateArrayInterrupt:GA_interrupt\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] FPGAmstrad_amstrad_motherboard:inst16\|simple_GateArrayInterrupt:GA_interrupt\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FPGAmstrad_amstrad_motherboard:inst16\|simple_GateArrayInterrupt:GA_interrupt\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"FPGAmstrad_amstrad_motherboard:inst16\|simple_GateArrayInterrupt:GA_interrupt\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "simple_GateArrayInterrupt.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/simple_GateArrayInterrupt.vhd" 2525 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473277034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_88h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_88h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_88h " "Found entity 1: add_sub_88h" {  } { { "db/add_sub_88h.tdf" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/db/add_sub_88h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473277099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473277099 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FPGAmstrad_amstrad_motherboard:inst16\|simple_GateArrayInterrupt:GA_interrupt\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add FPGAmstrad_amstrad_motherboard:inst16\|simple_GateArrayInterrupt:GA_interrupt\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FPGAmstrad_amstrad_motherboard:inst16\|simple_GateArrayInterrupt:GA_interrupt\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"FPGAmstrad_amstrad_motherboard:inst16\|simple_GateArrayInterrupt:GA_interrupt\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "simple_GateArrayInterrupt.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/simple_GateArrayInterrupt.vhd" 2525 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473277106 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FPGAmstrad_amstrad_motherboard:inst16\|simple_GateArrayInterrupt:GA_interrupt\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] FPGAmstrad_amstrad_motherboard:inst16\|simple_GateArrayInterrupt:GA_interrupt\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FPGAmstrad_amstrad_motherboard:inst16\|simple_GateArrayInterrupt:GA_interrupt\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"FPGAmstrad_amstrad_motherboard:inst16\|simple_GateArrayInterrupt:GA_interrupt\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "simple_GateArrayInterrupt.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/simple_GateArrayInterrupt.vhd" 2525 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473277113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_6jh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_6jh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_6jh " "Found entity 1: add_sub_6jh" {  } { { "db/add_sub_6jh.tdf" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/db/add_sub_6jh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660473277179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660473277179 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FPGAmstrad_amstrad_motherboard:inst16\|simple_GateArrayInterrupt:GA_interrupt\|lpm_mult:Mult0\|altshift:external_latency_ffs FPGAmstrad_amstrad_motherboard:inst16\|simple_GateArrayInterrupt:GA_interrupt\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FPGAmstrad_amstrad_motherboard:inst16\|simple_GateArrayInterrupt:GA_interrupt\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"FPGAmstrad_amstrad_motherboard:inst16\|simple_GateArrayInterrupt:GA_interrupt\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "simple_GateArrayInterrupt.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/simple_GateArrayInterrupt.vhd" 2525 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660473277185 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1660473281068 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "414 " "Ignored 414 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "414 " "Ignored 414 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1660473281331 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1660473281331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FPGAmstrad_amstrad_motherboard:inst16\|AmstradRAMROM:XLXI_173\|ram_A\[21\] " "Latch FPGAmstrad_amstrad_motherboard:inst16\|AmstradRAMROM:XLXI_173\|ram_A\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FPGAmstrad_amstrad_motherboard:inst16\|MEM_WR " "Ports D and ENA on the latch are fed by the same signal FPGAmstrad_amstrad_motherboard:inst16\|MEM_WR" {  } { { "FPGAmstrad_amstrad_motherboard.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FPGAmstrad_amstrad_motherboard.vhd" 425 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1660473281495 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR FPGAmstrad_amstrad_motherboard:inst16\|MEM_WR " "Ports ENA and CLR on the latch are fed by the same signal FPGAmstrad_amstrad_motherboard:inst16\|MEM_WR" {  } { { "FPGAmstrad_amstrad_motherboard.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FPGAmstrad_amstrad_motherboard.vhd" 425 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1660473281495 ""}  } { { "AmstradRAMROM.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/AmstradRAMROM.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1660473281495 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FPGAmstrad_amstrad_motherboard:inst16\|AmstradRAMROM:XLXI_173\|ram_A\[20\] " "Latch FPGAmstrad_amstrad_motherboard:inst16\|AmstradRAMROM:XLXI_173\|ram_A\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FPGAmstrad_amstrad_motherboard:inst16\|MEM_WR " "Ports D and ENA on the latch are fed by the same signal FPGAmstrad_amstrad_motherboard:inst16\|MEM_WR" {  } { { "FPGAmstrad_amstrad_motherboard.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FPGAmstrad_amstrad_motherboard.vhd" 425 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1660473281495 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR FPGAmstrad_amstrad_motherboard:inst16\|MEM_WR " "Ports ENA and CLR on the latch are fed by the same signal FPGAmstrad_amstrad_motherboard:inst16\|MEM_WR" {  } { { "FPGAmstrad_amstrad_motherboard.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FPGAmstrad_amstrad_motherboard.vhd" 425 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1660473281495 ""}  } { { "AmstradRAMROM.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/AmstradRAMROM.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1660473281495 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FPGAmstrad_amstrad_motherboard:inst16\|AmstradRAMROM:XLXI_173\|ram_A\[19\] " "Latch FPGAmstrad_amstrad_motherboard:inst16\|AmstradRAMROM:XLXI_173\|ram_A\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FPGAmstrad_amstrad_motherboard:inst16\|MEM_WR " "Ports D and ENA on the latch are fed by the same signal FPGAmstrad_amstrad_motherboard:inst16\|MEM_WR" {  } { { "FPGAmstrad_amstrad_motherboard.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FPGAmstrad_amstrad_motherboard.vhd" 425 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1660473281495 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR FPGAmstrad_amstrad_motherboard:inst16\|MEM_WR " "Ports ENA and CLR on the latch are fed by the same signal FPGAmstrad_amstrad_motherboard:inst16\|MEM_WR" {  } { { "FPGAmstrad_amstrad_motherboard.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FPGAmstrad_amstrad_motherboard.vhd" 425 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1660473281495 ""}  } { { "AmstradRAMROM.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/AmstradRAMROM.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1660473281495 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FPGAmstrad_amstrad_motherboard:inst16\|AmstradRAMROM:XLXI_173\|ram_A\[18\] " "Latch FPGAmstrad_amstrad_motherboard:inst16\|AmstradRAMROM:XLXI_173\|ram_A\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FPGAmstrad_amstrad_motherboard:inst16\|MEM_WR " "Ports D and ENA on the latch are fed by the same signal FPGAmstrad_amstrad_motherboard:inst16\|MEM_WR" {  } { { "FPGAmstrad_amstrad_motherboard.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FPGAmstrad_amstrad_motherboard.vhd" 425 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1660473281496 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR FPGAmstrad_amstrad_motherboard:inst16\|MEM_WR " "Ports ENA and CLR on the latch are fed by the same signal FPGAmstrad_amstrad_motherboard:inst16\|MEM_WR" {  } { { "FPGAmstrad_amstrad_motherboard.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FPGAmstrad_amstrad_motherboard.vhd" 425 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1660473281496 ""}  } { { "AmstradRAMROM.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/AmstradRAMROM.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1660473281496 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FPGAmstrad_amstrad_motherboard:inst16\|AmstradRAMROM:XLXI_173\|ram_A\[17\] " "Latch FPGAmstrad_amstrad_motherboard:inst16\|AmstradRAMROM:XLXI_173\|ram_A\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FPGAmstrad_amstrad_motherboard:inst16\|MEM_WR " "Ports D and ENA on the latch are fed by the same signal FPGAmstrad_amstrad_motherboard:inst16\|MEM_WR" {  } { { "FPGAmstrad_amstrad_motherboard.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FPGAmstrad_amstrad_motherboard.vhd" 425 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1660473281496 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR FPGAmstrad_amstrad_motherboard:inst16\|MEM_WR " "Ports ENA and CLR on the latch are fed by the same signal FPGAmstrad_amstrad_motherboard:inst16\|MEM_WR" {  } { { "FPGAmstrad_amstrad_motherboard.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FPGAmstrad_amstrad_motherboard.vhd" 425 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1660473281496 ""}  } { { "AmstradRAMROM.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/AmstradRAMROM.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1660473281496 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FPGAmstrad_amstrad_motherboard:inst16\|AmstradRAMROM:XLXI_173\|ram_A\[16\] " "Latch FPGAmstrad_amstrad_motherboard:inst16\|AmstradRAMROM:XLXI_173\|ram_A\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FPGAmstrad_amstrad_motherboard:inst16\|simple_GateArray:GA\|RAMbank\[1\] " "Ports D and ENA on the latch are fed by the same signal FPGAmstrad_amstrad_motherboard:inst16\|simple_GateArray:GA\|RAMbank\[1\]" {  } { { "simple_GateArray.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/simple_GateArray.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1660473281497 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR FPGAmstrad_amstrad_motherboard:inst16\|MEM_WR " "Ports ENA and CLR on the latch are fed by the same signal FPGAmstrad_amstrad_motherboard:inst16\|MEM_WR" {  } { { "FPGAmstrad_amstrad_motherboard.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FPGAmstrad_amstrad_motherboard.vhd" 425 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1660473281497 ""}  } { { "AmstradRAMROM.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/AmstradRAMROM.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1660473281497 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FPGAmstrad_amstrad_motherboard:inst16\|AmstradRAMROM:XLXI_173\|ram_A\[15\] " "Latch FPGAmstrad_amstrad_motherboard:inst16\|AmstradRAMROM:XLXI_173\|ram_A\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FPGAmstrad_amstrad_motherboard:inst16\|T80pa:\\do_t80:AmstradT80\|T80:u0\|A\[15\] " "Ports D and ENA on the latch are fed by the same signal FPGAmstrad_amstrad_motherboard:inst16\|T80pa:\\do_t80:AmstradT80\|T80:u0\|A\[15\]" {  } { { "T80.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/T80.vhd" 368 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1660473281497 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR FPGAmstrad_amstrad_motherboard:inst16\|MEM_WR " "Ports ENA and CLR on the latch are fed by the same signal FPGAmstrad_amstrad_motherboard:inst16\|MEM_WR" {  } { { "FPGAmstrad_amstrad_motherboard.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FPGAmstrad_amstrad_motherboard.vhd" 425 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1660473281497 ""}  } { { "AmstradRAMROM.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/AmstradRAMROM.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1660473281497 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FPGAmstrad_amstrad_motherboard:inst16\|AmstradRAMROM:XLXI_173\|ram_A\[14\] " "Latch FPGAmstrad_amstrad_motherboard:inst16\|AmstradRAMROM:XLXI_173\|ram_A\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FPGAmstrad_amstrad_motherboard:inst16\|T80pa:\\do_t80:AmstradT80\|T80:u0\|A\[14\] " "Ports D and ENA on the latch are fed by the same signal FPGAmstrad_amstrad_motherboard:inst16\|T80pa:\\do_t80:AmstradT80\|T80:u0\|A\[14\]" {  } { { "T80.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/T80.vhd" 368 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1660473281497 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR FPGAmstrad_amstrad_motherboard:inst16\|MEM_WR " "Ports ENA and CLR on the latch are fed by the same signal FPGAmstrad_amstrad_motherboard:inst16\|MEM_WR" {  } { { "FPGAmstrad_amstrad_motherboard.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FPGAmstrad_amstrad_motherboard.vhd" 425 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1660473281497 ""}  } { { "AmstradRAMROM.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/AmstradRAMROM.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1660473281497 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "T80.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/T80.vhd" 1054 -1 0 } } { "T80.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/T80.vhd" 109 -1 0 } } { "T80.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/T80.vhd" 368 -1 0 } } { "simple_GateArray.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/simple_GateArray.vhd" 30 -1 0 } } { "simple_GateArray.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/simple_GateArray.vhd" 29 -1 0 } } { "simple_CDT.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/simple_CDT.vhd" 297 -1 0 } } { "simple_GateArrayInterrupt.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/simple_GateArrayInterrupt.vhd" 1536 -1 0 } } { "simple_GateArrayInterrupt.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/simple_GateArrayInterrupt.vhd" 1542 -1 0 } } { "T80.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/T80.vhd" 105 -1 0 } } { "simple_DSK.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/simple_DSK.vhd" 604 -1 0 } } { "simple_GateArrayInterrupt.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/simple_GateArrayInterrupt.vhd" 1790 -1 0 } } { "simple_CDT.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/simple_CDT.vhd" 102 -1 0 } } { "simple_CDT.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/simple_CDT.vhd" 205 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1660473281717 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1660473281718 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|soundAB_output_s\[7\] FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|soundAB_output_s\[7\]~_emulated FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|soundAB_output_s\[7\]~1 " "Register \"FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|soundAB_output_s\[7\]\" is converted into an equivalent circuit using register \"FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|soundAB_output_s\[7\]~_emulated\" and latch \"FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|soundAB_output_s\[7\]~1\"" {  } { { "simple_CDT.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/simple_CDT.vhd" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1660473281723 "|FGPAmstrad_MiST_top|FPGAmstrad_amstrad_motherboard:inst16|simple_CDT:XLXI_344r|soundAB_output_s[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|soundAB_output_s\[6\] FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|soundAB_output_s\[6\]~_emulated FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|soundAB_output_s\[6\]~5 " "Register \"FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|soundAB_output_s\[6\]\" is converted into an equivalent circuit using register \"FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|soundAB_output_s\[6\]~_emulated\" and latch \"FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|soundAB_output_s\[6\]~5\"" {  } { { "simple_CDT.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/simple_CDT.vhd" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1660473281723 "|FGPAmstrad_MiST_top|FPGAmstrad_amstrad_motherboard:inst16|simple_CDT:XLXI_344r|soundAB_output_s[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|soundAB_output_s\[5\] FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|soundAB_output_s\[5\]~_emulated FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|soundAB_output_s\[5\]~9 " "Register \"FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|soundAB_output_s\[5\]\" is converted into an equivalent circuit using register \"FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|soundAB_output_s\[5\]~_emulated\" and latch \"FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|soundAB_output_s\[5\]~9\"" {  } { { "simple_CDT.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/simple_CDT.vhd" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1660473281723 "|FGPAmstrad_MiST_top|FPGAmstrad_amstrad_motherboard:inst16|simple_CDT:XLXI_344r|soundAB_output_s[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|soundAB_output_s\[4\] FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|soundAB_output_s\[4\]~_emulated FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|soundAB_output_s\[4\]~13 " "Register \"FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|soundAB_output_s\[4\]\" is converted into an equivalent circuit using register \"FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|soundAB_output_s\[4\]~_emulated\" and latch \"FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|soundAB_output_s\[4\]~13\"" {  } { { "simple_CDT.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/simple_CDT.vhd" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1660473281723 "|FGPAmstrad_MiST_top|FPGAmstrad_amstrad_motherboard:inst16|simple_CDT:XLXI_344r|soundAB_output_s[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|soundAB_output_s\[3\] FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|soundAB_output_s\[3\]~_emulated FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|soundAB_output_s\[3\]~17 " "Register \"FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|soundAB_output_s\[3\]\" is converted into an equivalent circuit using register \"FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|soundAB_output_s\[3\]~_emulated\" and latch \"FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|soundAB_output_s\[3\]~17\"" {  } { { "simple_CDT.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/simple_CDT.vhd" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1660473281723 "|FGPAmstrad_MiST_top|FPGAmstrad_amstrad_motherboard:inst16|simple_CDT:XLXI_344r|soundAB_output_s[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|soundAB_output_s\[2\] FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|soundAB_output_s\[2\]~_emulated FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|soundAB_output_s\[2\]~21 " "Register \"FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|soundAB_output_s\[2\]\" is converted into an equivalent circuit using register \"FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|soundAB_output_s\[2\]~_emulated\" and latch \"FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|soundAB_output_s\[2\]~21\"" {  } { { "simple_CDT.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/simple_CDT.vhd" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1660473281723 "|FGPAmstrad_MiST_top|FPGAmstrad_amstrad_motherboard:inst16|simple_CDT:XLXI_344r|soundAB_output_s[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|soundAB_output_s\[1\] FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|soundAB_output_s\[1\]~_emulated FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|soundAB_output_s\[1\]~25 " "Register \"FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|soundAB_output_s\[1\]\" is converted into an equivalent circuit using register \"FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|soundAB_output_s\[1\]~_emulated\" and latch \"FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|soundAB_output_s\[1\]~25\"" {  } { { "simple_CDT.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/simple_CDT.vhd" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1660473281723 "|FGPAmstrad_MiST_top|FPGAmstrad_amstrad_motherboard:inst16|simple_CDT:XLXI_344r|soundAB_output_s[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|soundAB_output_s\[0\] FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|soundAB_output_s\[0\]~_emulated FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|soundAB_output_s\[0\]~29 " "Register \"FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|soundAB_output_s\[0\]\" is converted into an equivalent circuit using register \"FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|soundAB_output_s\[0\]~_emulated\" and latch \"FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|soundAB_output_s\[0\]~29\"" {  } { { "simple_CDT.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/simple_CDT.vhd" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1660473281723 "|FGPAmstrad_MiST_top|FPGAmstrad_amstrad_motherboard:inst16|simple_CDT:XLXI_344r|soundAB_output_s[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|soundBC_output_s\[7\] FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|soundBC_output_s\[7\]~_emulated FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|soundBC_output_s\[7\]~1 " "Register \"FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|soundBC_output_s\[7\]\" is converted into an equivalent circuit using register \"FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|soundBC_output_s\[7\]~_emulated\" and latch \"FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|soundBC_output_s\[7\]~1\"" {  } { { "simple_CDT.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/simple_CDT.vhd" 180 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1660473281723 "|FGPAmstrad_MiST_top|FPGAmstrad_amstrad_motherboard:inst16|simple_CDT:XLXI_344r|soundBC_output_s[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|soundBC_output_s\[6\] FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|soundBC_output_s\[6\]~_emulated FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|soundBC_output_s\[6\]~5 " "Register \"FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|soundBC_output_s\[6\]\" is converted into an equivalent circuit using register \"FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|soundBC_output_s\[6\]~_emulated\" and latch \"FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|soundBC_output_s\[6\]~5\"" {  } { { "simple_CDT.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/simple_CDT.vhd" 180 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1660473281723 "|FGPAmstrad_MiST_top|FPGAmstrad_amstrad_motherboard:inst16|simple_CDT:XLXI_344r|soundBC_output_s[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|soundBC_output_s\[5\] FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|soundBC_output_s\[5\]~_emulated FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|soundBC_output_s\[5\]~9 " "Register \"FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|soundBC_output_s\[5\]\" is converted into an equivalent circuit using register \"FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|soundBC_output_s\[5\]~_emulated\" and latch \"FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|soundBC_output_s\[5\]~9\"" {  } { { "simple_CDT.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/simple_CDT.vhd" 180 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1660473281723 "|FGPAmstrad_MiST_top|FPGAmstrad_amstrad_motherboard:inst16|simple_CDT:XLXI_344r|soundBC_output_s[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|soundBC_output_s\[4\] FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|soundBC_output_s\[4\]~_emulated FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|soundBC_output_s\[4\]~13 " "Register \"FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|soundBC_output_s\[4\]\" is converted into an equivalent circuit using register \"FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|soundBC_output_s\[4\]~_emulated\" and latch \"FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|soundBC_output_s\[4\]~13\"" {  } { { "simple_CDT.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/simple_CDT.vhd" 180 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1660473281723 "|FGPAmstrad_MiST_top|FPGAmstrad_amstrad_motherboard:inst16|simple_CDT:XLXI_344r|soundBC_output_s[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|soundBC_output_s\[3\] FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|soundBC_output_s\[3\]~_emulated FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|soundBC_output_s\[3\]~17 " "Register \"FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|soundBC_output_s\[3\]\" is converted into an equivalent circuit using register \"FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|soundBC_output_s\[3\]~_emulated\" and latch \"FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|soundBC_output_s\[3\]~17\"" {  } { { "simple_CDT.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/simple_CDT.vhd" 180 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1660473281723 "|FGPAmstrad_MiST_top|FPGAmstrad_amstrad_motherboard:inst16|simple_CDT:XLXI_344r|soundBC_output_s[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|soundBC_output_s\[2\] FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|soundBC_output_s\[2\]~_emulated FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|soundBC_output_s\[2\]~21 " "Register \"FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|soundBC_output_s\[2\]\" is converted into an equivalent circuit using register \"FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|soundBC_output_s\[2\]~_emulated\" and latch \"FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|soundBC_output_s\[2\]~21\"" {  } { { "simple_CDT.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/simple_CDT.vhd" 180 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1660473281723 "|FGPAmstrad_MiST_top|FPGAmstrad_amstrad_motherboard:inst16|simple_CDT:XLXI_344r|soundBC_output_s[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|soundBC_output_s\[1\] FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|soundBC_output_s\[1\]~_emulated FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|soundBC_output_s\[1\]~25 " "Register \"FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|soundBC_output_s\[1\]\" is converted into an equivalent circuit using register \"FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|soundBC_output_s\[1\]~_emulated\" and latch \"FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|soundBC_output_s\[1\]~25\"" {  } { { "simple_CDT.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/simple_CDT.vhd" 180 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1660473281723 "|FGPAmstrad_MiST_top|FPGAmstrad_amstrad_motherboard:inst16|simple_CDT:XLXI_344r|soundBC_output_s[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|soundBC_output_s\[0\] FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|soundBC_output_s\[0\]~_emulated FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|soundBC_output_s\[0\]~29 " "Register \"FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|soundBC_output_s\[0\]\" is converted into an equivalent circuit using register \"FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|soundBC_output_s\[0\]~_emulated\" and latch \"FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|soundBC_output_s\[0\]~29\"" {  } { { "simple_CDT.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/simple_CDT.vhd" 180 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1660473281723 "|FGPAmstrad_MiST_top|FPGAmstrad_amstrad_motherboard:inst16|simple_CDT:XLXI_344r|soundBC_output_s[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FPGAmstrad_amstrad_motherboard:inst16\|YM2149:XLXI_349\|env_vol\[4\] FPGAmstrad_amstrad_motherboard:inst16\|YM2149:XLXI_349\|env_vol\[4\]~_emulated FPGAmstrad_amstrad_motherboard:inst16\|YM2149:XLXI_349\|env_vol\[4\]~1 " "Register \"FPGAmstrad_amstrad_motherboard:inst16\|YM2149:XLXI_349\|env_vol\[4\]\" is converted into an equivalent circuit using register \"FPGAmstrad_amstrad_motherboard:inst16\|YM2149:XLXI_349\|env_vol\[4\]~_emulated\" and latch \"FPGAmstrad_amstrad_motherboard:inst16\|YM2149:XLXI_349\|env_vol\[4\]~1\"" {  } { { "YM2149_linmix_AmstradStereo.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/YM2149_linmix_AmstradStereo.vhd" 443 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1660473281723 "|FGPAmstrad_MiST_top|FPGAmstrad_amstrad_motherboard:inst16|YM2149:XLXI_349|env_vol[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FPGAmstrad_amstrad_motherboard:inst16\|YM2149:XLXI_349\|env_vol\[0\] FPGAmstrad_amstrad_motherboard:inst16\|YM2149:XLXI_349\|env_vol\[0\]~_emulated FPGAmstrad_amstrad_motherboard:inst16\|YM2149:XLXI_349\|env_vol\[4\]~1 " "Register \"FPGAmstrad_amstrad_motherboard:inst16\|YM2149:XLXI_349\|env_vol\[0\]\" is converted into an equivalent circuit using register \"FPGAmstrad_amstrad_motherboard:inst16\|YM2149:XLXI_349\|env_vol\[0\]~_emulated\" and latch \"FPGAmstrad_amstrad_motherboard:inst16\|YM2149:XLXI_349\|env_vol\[4\]~1\"" {  } { { "YM2149_linmix_AmstradStereo.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/YM2149_linmix_AmstradStereo.vhd" 443 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1660473281723 "|FGPAmstrad_MiST_top|FPGAmstrad_amstrad_motherboard:inst16|YM2149:XLXI_349|env_vol[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FPGAmstrad_amstrad_motherboard:inst16\|YM2149:XLXI_349\|env_vol\[1\] FPGAmstrad_amstrad_motherboard:inst16\|YM2149:XLXI_349\|env_vol\[1\]~_emulated FPGAmstrad_amstrad_motherboard:inst16\|YM2149:XLXI_349\|env_vol\[4\]~1 " "Register \"FPGAmstrad_amstrad_motherboard:inst16\|YM2149:XLXI_349\|env_vol\[1\]\" is converted into an equivalent circuit using register \"FPGAmstrad_amstrad_motherboard:inst16\|YM2149:XLXI_349\|env_vol\[1\]~_emulated\" and latch \"FPGAmstrad_amstrad_motherboard:inst16\|YM2149:XLXI_349\|env_vol\[4\]~1\"" {  } { { "YM2149_linmix_AmstradStereo.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/YM2149_linmix_AmstradStereo.vhd" 443 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1660473281723 "|FGPAmstrad_MiST_top|FPGAmstrad_amstrad_motherboard:inst16|YM2149:XLXI_349|env_vol[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FPGAmstrad_amstrad_motherboard:inst16\|YM2149:XLXI_349\|env_vol\[2\] FPGAmstrad_amstrad_motherboard:inst16\|YM2149:XLXI_349\|env_vol\[2\]~_emulated FPGAmstrad_amstrad_motherboard:inst16\|YM2149:XLXI_349\|env_vol\[4\]~1 " "Register \"FPGAmstrad_amstrad_motherboard:inst16\|YM2149:XLXI_349\|env_vol\[2\]\" is converted into an equivalent circuit using register \"FPGAmstrad_amstrad_motherboard:inst16\|YM2149:XLXI_349\|env_vol\[2\]~_emulated\" and latch \"FPGAmstrad_amstrad_motherboard:inst16\|YM2149:XLXI_349\|env_vol\[4\]~1\"" {  } { { "YM2149_linmix_AmstradStereo.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/YM2149_linmix_AmstradStereo.vhd" 443 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1660473281723 "|FGPAmstrad_MiST_top|FPGAmstrad_amstrad_motherboard:inst16|YM2149:XLXI_349|env_vol[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FPGAmstrad_amstrad_motherboard:inst16\|YM2149:XLXI_349\|env_vol\[3\] FPGAmstrad_amstrad_motherboard:inst16\|YM2149:XLXI_349\|env_vol\[3\]~_emulated FPGAmstrad_amstrad_motherboard:inst16\|YM2149:XLXI_349\|env_vol\[4\]~1 " "Register \"FPGAmstrad_amstrad_motherboard:inst16\|YM2149:XLXI_349\|env_vol\[3\]\" is converted into an equivalent circuit using register \"FPGAmstrad_amstrad_motherboard:inst16\|YM2149:XLXI_349\|env_vol\[3\]~_emulated\" and latch \"FPGAmstrad_amstrad_motherboard:inst16\|YM2149:XLXI_349\|env_vol\[4\]~1\"" {  } { { "YM2149_linmix_AmstradStereo.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/YM2149_linmix_AmstradStereo.vhd" 443 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1660473281723 "|FGPAmstrad_MiST_top|FPGAmstrad_amstrad_motherboard:inst16|YM2149:XLXI_349|env_vol[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FPGAmstrad_amstrad_motherboard:inst16\|YM2149:XLXI_349\|env_inc FPGAmstrad_amstrad_motherboard:inst16\|YM2149:XLXI_349\|env_inc~_emulated FPGAmstrad_amstrad_motherboard:inst16\|YM2149:XLXI_349\|env_inc~1 " "Register \"FPGAmstrad_amstrad_motherboard:inst16\|YM2149:XLXI_349\|env_inc\" is converted into an equivalent circuit using register \"FPGAmstrad_amstrad_motherboard:inst16\|YM2149:XLXI_349\|env_inc~_emulated\" and latch \"FPGAmstrad_amstrad_motherboard:inst16\|YM2149:XLXI_349\|env_inc~1\"" {  } { { "YM2149_linmix_AmstradStereo.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/YM2149_linmix_AmstradStereo.vhd" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1660473281723 "|FGPAmstrad_MiST_top|FPGAmstrad_amstrad_motherboard:inst16|YM2149:XLXI_349|env_inc"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1660473281723 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_CKE VCC " "Pin \"SDRAM_CKE\" is stuck at VCC" {  } { { "FGPAmstrad_MiST_top.bdf" "" { Schematic "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FGPAmstrad_MiST_top.bdf" { { 1064 1024 1200 1080 "SDRAM_CKE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1660473305335 "|FGPAmstrad_MiST_top|SDRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_BA\[1\] GND " "Pin \"SDRAM_BA\[1\]\" is stuck at GND" {  } { { "FGPAmstrad_MiST_top.bdf" "" { Schematic "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FGPAmstrad_MiST_top.bdf" { { 1128 720 896 1144 "SDRAM_BA\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1660473305335 "|FGPAmstrad_MiST_top|SDRAM_BA[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1660473305335 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1660473307080 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "100 " "100 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1660473339742 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "user_io:inst3\|spi_sck_D\[7\] " "Logic cell \"user_io:inst3\|spi_sck_D\[7\]\"" {  } { { "user_io.v" "spi_sck_D\[7\]" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/user_io.v" 102 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1660473339861 ""} { "Info" "ISCL_SCL_CELL_NAME" "user_io:inst3\|spi_sck_D\[6\] " "Logic cell \"user_io:inst3\|spi_sck_D\[6\]\"" {  } { { "user_io.v" "spi_sck_D\[6\]" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/user_io.v" 102 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1660473339861 ""} { "Info" "ISCL_SCL_CELL_NAME" "user_io:inst3\|spi_sck_D\[5\] " "Logic cell \"user_io:inst3\|spi_sck_D\[5\]\"" {  } { { "user_io.v" "spi_sck_D\[5\]" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/user_io.v" 102 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1660473339861 ""} { "Info" "ISCL_SCL_CELL_NAME" "user_io:inst3\|spi_sck_D\[4\] " "Logic cell \"user_io:inst3\|spi_sck_D\[4\]\"" {  } { { "user_io.v" "spi_sck_D\[4\]" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/user_io.v" 102 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1660473339861 ""} { "Info" "ISCL_SCL_CELL_NAME" "user_io:inst3\|spi_sck_D\[3\] " "Logic cell \"user_io:inst3\|spi_sck_D\[3\]\"" {  } { { "user_io.v" "spi_sck_D\[3\]" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/user_io.v" 102 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1660473339861 ""} { "Info" "ISCL_SCL_CELL_NAME" "user_io:inst3\|spi_sck_D\[2\] " "Logic cell \"user_io:inst3\|spi_sck_D\[2\]\"" {  } { { "user_io.v" "spi_sck_D\[2\]" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/user_io.v" 102 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1660473339861 ""} { "Info" "ISCL_SCL_CELL_NAME" "user_io:inst3\|spi_sck_D\[1\] " "Logic cell \"user_io:inst3\|spi_sck_D\[1\]\"" {  } { { "user_io.v" "spi_sck_D\[1\]" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/user_io.v" 102 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1660473339861 ""} { "Info" "ISCL_SCL_CELL_NAME" "user_io:inst3\|spi_sck_D\[0\] " "Logic cell \"user_io:inst3\|spi_sck_D\[0\]\"" {  } { { "user_io.v" "spi_sck_D\[0\]" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/user_io.v" 102 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1660473339861 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_io:inst12\|spi_sck_D\[7\] " "Logic cell \"data_io:inst12\|spi_sck_D\[7\]\"" {  } { { "data_io.v" "spi_sck_D\[7\]" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/data_io.v" 104 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1660473339861 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_io:inst12\|spi_sck_D\[6\] " "Logic cell \"data_io:inst12\|spi_sck_D\[6\]\"" {  } { { "data_io.v" "spi_sck_D\[6\]" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/data_io.v" 104 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1660473339861 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_io:inst12\|spi_sck_D\[5\] " "Logic cell \"data_io:inst12\|spi_sck_D\[5\]\"" {  } { { "data_io.v" "spi_sck_D\[5\]" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/data_io.v" 104 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1660473339861 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_io:inst12\|spi_sck_D\[4\] " "Logic cell \"data_io:inst12\|spi_sck_D\[4\]\"" {  } { { "data_io.v" "spi_sck_D\[4\]" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/data_io.v" 104 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1660473339861 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_io:inst12\|spi_sck_D\[3\] " "Logic cell \"data_io:inst12\|spi_sck_D\[3\]\"" {  } { { "data_io.v" "spi_sck_D\[3\]" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/data_io.v" 104 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1660473339861 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_io:inst12\|spi_sck_D\[2\] " "Logic cell \"data_io:inst12\|spi_sck_D\[2\]\"" {  } { { "data_io.v" "spi_sck_D\[2\]" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/data_io.v" 104 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1660473339861 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_io:inst12\|spi_sck_D\[1\] " "Logic cell \"data_io:inst12\|spi_sck_D\[1\]\"" {  } { { "data_io.v" "spi_sck_D\[1\]" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/data_io.v" 104 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1660473339861 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_io:inst12\|spi_sck_D\[0\] " "Logic cell \"data_io:inst12\|spi_sck_D\[0\]\"" {  } { { "data_io.v" "spi_sck_D\[0\]" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/data_io.v" 104 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1660473339861 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1660473339861 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/output_files/FGPAmstrad_MiST_top.map.smsg " "Generated suppressed messages file C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/output_files/FGPAmstrad_MiST_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1660473340519 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1660473341967 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1660473341967 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27\[1\] " "No output dependent on input pin \"CLOCK_27\[1\]\"" {  } { { "FGPAmstrad_MiST_top.bdf" "" { Schematic "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FGPAmstrad_MiST_top.bdf" { { 120 -1288 -1112 136 "CLOCK_27" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1660473344505 "|FGPAmstrad_MiST_top|CLOCK_27[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1660473344505 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "25683 " "Implemented 25683 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1660473344506 ""} { "Info" "ICUT_CUT_TM_OPINS" "47 " "Implemented 47 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1660473344506 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1660473344506 ""} { "Info" "ICUT_CUT_TM_LCELLS" "25437 " "Implemented 25437 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1660473344506 ""} { "Info" "ICUT_CUT_TM_RAMS" "131 " "Implemented 131 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1660473344506 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1660473344506 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "44 " "Implemented 44 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1660473344506 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1660473344506 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 91 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 91 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4961 " "Peak virtual memory: 4961 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1660473344692 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 14 12:35:44 2022 " "Processing ended: Sun Aug 14 12:35:44 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1660473344692 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:15 " "Elapsed time: 00:02:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1660473344692 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:14 " "Total CPU time (on all processors): 00:02:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1660473344692 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1660473344692 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1660473347255 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1660473347256 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 14 12:35:46 2022 " "Processing started: Sun Aug 14 12:35:46 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1660473347256 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1660473347256 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FGPAmstrad -c FGPAmstrad_MiST_top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FGPAmstrad -c FGPAmstrad_MiST_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1660473347256 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1660473347447 ""}
{ "Info" "0" "" "Project  = FGPAmstrad" {  } {  } 0 0 "Project  = FGPAmstrad" 0 0 "Fitter" 0 0 1660473347448 ""}
{ "Info" "0" "" "Revision = FGPAmstrad_MiST_top" {  } {  } 0 0 "Revision = FGPAmstrad_MiST_top" 0 0 "Fitter" 0 0 1660473347448 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1660473347971 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FGPAmstrad_MiST_top EP3C25E144C8 " "Selected device EP3C25E144C8 for design \"FGPAmstrad_MiST_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1660473348153 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1660473348189 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1660473348189 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "MIST_clocks:clock\|altpll:altpll_component\|altpll_2d53:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"MIST_clocks:clock\|altpll:altpll_component\|altpll_2d53:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "MIST_clocks:clock\|altpll:altpll_component\|altpll_2d53:auto_generated\|clk\[0\] 89 600 0 0 " "Implementing clock multiplication of 89, clock division of 600, and phase shift of 0 degrees (0 ps) for MIST_clocks:clock\|altpll:altpll_component\|altpll_2d53:auto_generated\|clk\[0\] port" {  } { { "db/altpll_2d53.tdf" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/db/altpll_2d53.tdf" 27 2 0 } } { "" "" { Generic "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/" { { 0 { 0 ""} 0 6302 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1660473348251 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "MIST_clocks:clock\|altpll:altpll_component\|altpll_2d53:auto_generated\|clk\[1\] 89 48 0 0 " "Implementing clock multiplication of 89, clock division of 48, and phase shift of 0 degrees (0 ps) for MIST_clocks:clock\|altpll:altpll_component\|altpll_2d53:auto_generated\|clk\[1\] port" {  } { { "db/altpll_2d53.tdf" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/db/altpll_2d53.tdf" 27 2 0 } } { "" "" { Generic "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/" { { 0 { 0 ""} 0 6303 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1660473348251 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "MIST_clocks:clock\|altpll:altpll_component\|altpll_2d53:auto_generated\|clk\[2\] 89 21 0 0 " "Implementing clock multiplication of 89, clock division of 21, and phase shift of 0 degrees (0 ps) for MIST_clocks:clock\|altpll:altpll_component\|altpll_2d53:auto_generated\|clk\[2\] port" {  } { { "db/altpll_2d53.tdf" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/db/altpll_2d53.tdf" 27 2 0 } } { "" "" { Generic "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/" { { 0 { 0 ""} 0 6304 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1660473348251 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "MIST_clocks:clock\|altpll:altpll_component\|altpll_2d53:auto_generated\|clk\[3\] 89 150 0 0 " "Implementing clock multiplication of 89, clock division of 150, and phase shift of 0 degrees (0 ps) for MIST_clocks:clock\|altpll:altpll_component\|altpll_2d53:auto_generated\|clk\[3\] port" {  } { { "db/altpll_2d53.tdf" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/db/altpll_2d53.tdf" 27 2 0 } } { "" "" { Generic "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/" { { 0 { 0 ""} 0 6305 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1660473348251 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "MIST_clocks:clock\|altpll:altpll_component\|altpll_2d53:auto_generated\|clk\[4\] 89 75 0 0 " "Implementing clock multiplication of 89, clock division of 75, and phase shift of 0 degrees (0 ps) for MIST_clocks:clock\|altpll:altpll_component\|altpll_2d53:auto_generated\|clk\[4\] port" {  } { { "db/altpll_2d53.tdf" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/db/altpll_2d53.tdf" 27 2 0 } } { "" "" { Generic "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/" { { 0 { 0 ""} 0 6306 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1660473348251 ""}  } { { "db/altpll_2d53.tdf" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/db/altpll_2d53.tdf" 27 2 0 } } { "" "" { Generic "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/" { { 0 { 0 ""} 0 6302 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1660473348251 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1660473349637 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1660473349652 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C5E144C8 " "Device EP3C5E144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1660473350042 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C10E144C8 " "Device EP3C10E144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1660473350042 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16E144C8 " "Device EP3C16E144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1660473350042 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1660473350042 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/" { { 0 { 0 ""} 0 43611 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1660473350075 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1660473350075 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1660473350076 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1660473350076 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1660473350076 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1660473350079 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1660473350182 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "26 " "TimeQuest Timing Analyzer is analyzing 26 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1660473353182 ""}
{ "Info" "ISTA_SDC_FOUND" "FPGAmstrad_MiST_top.sdc " "Reading SDC File: 'FPGAmstrad_MiST_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1660473353207 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clock\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 600 -multiply_by 89 -duty_cycle 50.00 -name \{clock\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clock\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{clock\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 600 -multiply_by 89 -duty_cycle 50.00 -name \{clock\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clock\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1660473353305 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clock\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 48 -multiply_by 89 -duty_cycle 50.00 -name \{clock\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{clock\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{clock\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 48 -multiply_by 89 -duty_cycle 50.00 -name \{clock\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{clock\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1660473353305 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clock\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 21 -multiply_by 89 -duty_cycle 50.00 -name \{clock\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{clock\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{clock\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 21 -multiply_by 89 -duty_cycle 50.00 -name \{clock\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{clock\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1660473353305 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clock\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 150 -multiply_by 89 -duty_cycle 50.00 -name \{clock\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{clock\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{clock\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 150 -multiply_by 89 -duty_cycle 50.00 -name \{clock\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{clock\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1660473353305 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clock\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 75 -multiply_by 89 -duty_cycle 50.00 -name \{clock\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{clock\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} " "create_generated_clock -source \{clock\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 75 -multiply_by 89 -duty_cycle 50.00 -name \{clock\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{clock\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1660473353305 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1660473353305 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1660473353306 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay FPGAmstrad_MiST_top.sdc 65 Positional argument <targets> with value \[get_ports \{SDRAM_DQ*\}\]: Port SDRAM_DQMH is not an input port. " "Assignment set_input_delay is accepted but has some problems at FPGAmstrad_MiST_top.sdc(65): Positional argument <targets> with value \[get_ports \{SDRAM_DQ*\}\]: Port SDRAM_DQMH is not an input port." { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock sdclk_pin -max 6.4 \[get_ports SDRAM_DQ*\] " "set_input_delay -clock sdclk_pin -max 6.4 \[get_ports SDRAM_DQ*\]" {  } { { "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FPGAmstrad_MiST_top.sdc" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FPGAmstrad_MiST_top.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1660473353307 ""}  } { { "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FPGAmstrad_MiST_top.sdc" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FPGAmstrad_MiST_top.sdc" 65 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1660473353307 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay FPGAmstrad_MiST_top.sdc 65 Positional argument <targets> with value \[get_ports \{SDRAM_DQ*\}\]: Port SDRAM_DQML is not an input port. " "Assignment set_input_delay is accepted but has some problems at FPGAmstrad_MiST_top.sdc(65): Positional argument <targets> with value \[get_ports \{SDRAM_DQ*\}\]: Port SDRAM_DQML is not an input port." {  } { { "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FPGAmstrad_MiST_top.sdc" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FPGAmstrad_MiST_top.sdc" 65 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1660473353307 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay FPGAmstrad_MiST_top.sdc 66 Positional argument <targets> with value \[get_ports \{SDRAM_DQ*\}\]: Port SDRAM_DQMH is not an input port. " "Assignment set_input_delay is accepted but has some problems at FPGAmstrad_MiST_top.sdc(66): Positional argument <targets> with value \[get_ports \{SDRAM_DQ*\}\]: Port SDRAM_DQMH is not an input port." { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock sdclk_pin -min 3.2 \[get_ports SDRAM_DQ*\] " "set_input_delay -clock sdclk_pin -min 3.2 \[get_ports SDRAM_DQ*\]" {  } { { "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FPGAmstrad_MiST_top.sdc" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FPGAmstrad_MiST_top.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1660473353307 ""}  } { { "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FPGAmstrad_MiST_top.sdc" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FPGAmstrad_MiST_top.sdc" 66 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1660473353307 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay FPGAmstrad_MiST_top.sdc 66 Positional argument <targets> with value \[get_ports \{SDRAM_DQ*\}\]: Port SDRAM_DQML is not an input port. " "Assignment set_input_delay is accepted but has some problems at FPGAmstrad_MiST_top.sdc(66): Positional argument <targets> with value \[get_ports \{SDRAM_DQ*\}\]: Port SDRAM_DQML is not an input port." {  } { { "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FPGAmstrad_MiST_top.sdc" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FPGAmstrad_MiST_top.sdc" 66 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1660473353307 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst12\|spi_sck~0\|combout " "Node \"inst12\|spi_sck~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1660473353340 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|spi_sck~0\|datac " "Node \"inst12\|spi_sck~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1660473353340 ""}  } { { "data_io.v" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/data_io.v" 105 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1660473353340 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|spi_sck~0\|combout " "Node \"inst3\|spi_sck~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1660473353343 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|spi_sck~0\|datac " "Node \"inst3\|spi_sck~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1660473353343 ""}  } { { "user_io.v" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/user_io.v" 103 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1660473353343 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SPI_SCK " "Node: SPI_SCK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1660473353359 "|FGPAmstrad_MiST_top|SPI_SCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FPGAmstrad_amstrad_motherboard:inst16\|joykeyb_MUSER_amstrad_motherboard:XLXI_494\|Keyboard:XLXI_489\|fok_internal " "Node: FPGAmstrad_amstrad_motherboard:inst16\|joykeyb_MUSER_amstrad_motherboard:XLXI_494\|Keyboard:XLXI_489\|fok_internal was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1660473353359 "|FGPAmstrad_MiST_top|FPGAmstrad_amstrad_motherboard:inst16|joykeyb_MUSER_amstrad_motherboard:XLXI_494|Keyboard:XLXI_489|fok_internal"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIST_clocks:clock\|ps2_clk " "Node: MIST_clocks:clock\|ps2_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1660473353359 "|FGPAmstrad_MiST_top|MIST_clocks:clock|ps2_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FPGAmstrad_amstrad_motherboard:inst16\|YM2149:XLXI_349\|addr\[0\] " "Node: FPGAmstrad_amstrad_motherboard:inst16\|YM2149:XLXI_349\|addr\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1660473353360 "|FGPAmstrad_MiST_top|FPGAmstrad_amstrad_motherboard:inst16|YM2149:XLXI_349|addr[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FPGAmstrad_bootloader_sd:inst1\|SDRAM_FAT32_LOADER:XLXI_7\|load_init_done " "Node: FPGAmstrad_bootloader_sd:inst1\|SDRAM_FAT32_LOADER:XLXI_7\|load_init_done was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1660473353360 "|FGPAmstrad_MiST_top|FPGAmstrad_bootloader_sd:inst1|SDRAM_FAT32_LOADER:XLXI_7|load_init_done"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "user_io:inst3\|sd_ack " "Node: user_io:inst3\|sd_ack was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1660473353360 "|FGPAmstrad_MiST_top|user_io:inst3|sd_ack"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MOUSE2:inst17\|ps2clk_i " "Node: MOUSE2:inst17\|ps2clk_i was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1660473353360 "|FGPAmstrad_MiST_top|MOUSE2:inst17|ps2clk_i"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FPGAmstrad_amstrad_motherboard:inst16\|simple_GateArrayInterrupt:GA_interrupt\|SOUND_CLK " "Node: FPGAmstrad_amstrad_motherboard:inst16\|simple_GateArrayInterrupt:GA_interrupt\|SOUND_CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1660473353360 "|FGPAmstrad_MiST_top|FPGAmstrad_amstrad_motherboard:inst16|simple_GateArrayInterrupt:GA_interrupt|SOUND_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sd_card:inst2\|buffer_write_strobe " "Node: sd_card:inst2\|buffer_write_strobe was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1660473353361 "|FGPAmstrad_MiST_top|sd_card:inst2|buffer_write_strobe"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sd_card:inst2\|buffer_read_strobe " "Node: sd_card:inst2\|buffer_read_strobe was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1660473353361 "|FGPAmstrad_MiST_top|sd_card:inst2|buffer_read_strobe"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "user_io:inst3\|sd_dout_strobe " "Node: user_io:inst3\|sd_dout_strobe was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1660473353361 "|FGPAmstrad_MiST_top|user_io:inst3|sd_dout_strobe"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIST_SCART:inst9\|canal_hsync " "Node: MIST_SCART:inst9\|canal_hsync was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1660473353361 "|FGPAmstrad_MiST_top|MIST_SCART:inst9|canal_hsync"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sd_card:inst2\|req_io_rd " "Node: sd_card:inst2\|req_io_rd was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1660473353361 "|FGPAmstrad_MiST_top|sd_card:inst2|req_io_rd"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sd_card:inst2\|req_io_wr " "Node: sd_card:inst2\|req_io_wr was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1660473353361 "|FGPAmstrad_MiST_top|sd_card:inst2|req_io_wr"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1660473353505 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1660473353512 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 7 clocks " "Found 7 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1660473353513 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1660473353513 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  37.037       clk_27 " "  37.037       clk_27" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1660473353513 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 249.687 clock\|altpll_component\|auto_generated\|pll1\|clk\[0\] " " 249.687 clock\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1660473353513 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  19.975 clock\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  19.975 clock\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1660473353513 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.739 clock\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "   8.739 clock\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1660473353513 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  62.421 clock\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "  62.421 clock\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1660473353513 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  31.210 clock\|altpll_component\|auto_generated\|pll1\|clk\[4\] " "  31.210 clock\|altpll_component\|auto_generated\|pll1\|clk\[4\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1660473353513 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.739    sdclk_pin " "   8.739    sdclk_pin" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1660473353513 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1660473353513 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MIST_clocks:clock\|altpll:altpll_component\|altpll_2d53:auto_generated\|clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node MIST_clocks:clock\|altpll:altpll_component\|altpll_2d53:auto_generated\|clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1660473354284 ""}  } { { "db/altpll_2d53.tdf" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/db/altpll_2d53.tdf" 31 2 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIST_clocks:clock|altpll:altpll_component|altpll_2d53:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/" { { 0 { 0 ""} 0 6302 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1660473354284 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MIST_clocks:clock\|altpll:altpll_component\|altpll_2d53:auto_generated\|clk\[1\] (placed in counter C1 of PLL_4) " "Automatically promoted node MIST_clocks:clock\|altpll:altpll_component\|altpll_2d53:auto_generated\|clk\[1\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1660473354285 ""}  } { { "db/altpll_2d53.tdf" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/db/altpll_2d53.tdf" 31 2 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIST_clocks:clock|altpll:altpll_component|altpll_2d53:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/" { { 0 { 0 ""} 0 6302 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1660473354285 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MIST_clocks:clock\|altpll:altpll_component\|altpll_2d53:auto_generated\|clk\[2\] (placed in counter C2 of PLL_4) " "Automatically promoted node MIST_clocks:clock\|altpll:altpll_component\|altpll_2d53:auto_generated\|clk\[2\] (placed in counter C2 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1660473354285 ""}  } { { "db/altpll_2d53.tdf" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/db/altpll_2d53.tdf" 31 2 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIST_clocks:clock|altpll:altpll_component|altpll_2d53:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/" { { 0 { 0 ""} 0 6302 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1660473354285 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MIST_clocks:clock\|altpll:altpll_component\|altpll_2d53:auto_generated\|clk\[3\] (placed in counter C4 of PLL_4) " "Automatically promoted node MIST_clocks:clock\|altpll:altpll_component\|altpll_2d53:auto_generated\|clk\[3\] (placed in counter C4 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1660473354285 ""}  } { { "db/altpll_2d53.tdf" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/db/altpll_2d53.tdf" 31 2 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIST_clocks:clock|altpll:altpll_component|altpll_2d53:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/" { { 0 { 0 ""} 0 6302 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1660473354285 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MIST_clocks:clock\|altpll:altpll_component\|altpll_2d53:auto_generated\|clk\[4\] (placed in counter C3 of PLL_4) " "Automatically promoted node MIST_clocks:clock\|altpll:altpll_component\|altpll_2d53:auto_generated\|clk\[4\] (placed in counter C3 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G16 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1660473354285 ""}  } { { "db/altpll_2d53.tdf" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/db/altpll_2d53.tdf" 31 2 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIST_clocks:clock|altpll:altpll_component|altpll_2d53:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/" { { 0 { 0 ""} 0 6302 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1660473354285 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "SPI_SCK~input (placed in PIN 126 (CLK8, DIFFCLK_5n)) " "Promoted node SPI_SCK~input (placed in PIN 126 (CLK8, DIFFCLK_5n))" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1660473354285 ""}  } { { "FGPAmstrad_MiST_top.bdf" "" { Schematic "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FGPAmstrad_MiST_top.bdf" { { 32 -712 -536 48 "SPI_SCK" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_SCK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/" { { 0 { 0 ""} 0 43601 9662 10382 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1660473354285 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "data_io:inst12\|spi_sck~0  " "Automatically promoted node data_io:inst12\|spi_sck~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1660473354286 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_io:inst12\|spi_sck~0 " "Destination node data_io:inst12\|spi_sck~0" {  } { { "data_io.v" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/data_io.v" 105 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_io:inst12|spi_sck~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/" { { 0 { 0 ""} 0 10350 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1660473354286 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1660473354286 ""}  } { { "data_io.v" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/data_io.v" 105 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_io:inst12|spi_sck~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/" { { 0 { 0 ""} 0 10350 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1660473354286 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FPGAmstrad_amstrad_motherboard:inst16\|simple_GateArrayInterrupt:GA_interrupt\|SOUND_CLK  " "Automatically promoted node FPGAmstrad_amstrad_motherboard:inst16\|simple_GateArrayInterrupt:GA_interrupt\|SOUND_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1660473354286 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FPGAmstrad_amstrad_motherboard:inst16\|YM2149:XLXI_349\|addr\[0\] " "Destination node FPGAmstrad_amstrad_motherboard:inst16\|YM2149:XLXI_349\|addr\[0\]" {  } { { "YM2149_linmix_AmstradStereo.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/YM2149_linmix_AmstradStereo.vhd" 221 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGAmstrad_amstrad_motherboard:inst16|YM2149:XLXI_349|addr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/" { { 0 { 0 ""} 0 6826 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1660473354286 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FPGAmstrad_amstrad_motherboard:inst16\|YM2149:XLXI_349\|addr\[1\] " "Destination node FPGAmstrad_amstrad_motherboard:inst16\|YM2149:XLXI_349\|addr\[1\]" {  } { { "YM2149_linmix_AmstradStereo.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/YM2149_linmix_AmstradStereo.vhd" 221 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGAmstrad_amstrad_motherboard:inst16|YM2149:XLXI_349|addr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/" { { 0 { 0 ""} 0 6813 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1660473354286 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FPGAmstrad_amstrad_motherboard:inst16\|YM2149:XLXI_349\|addr\[2\] " "Destination node FPGAmstrad_amstrad_motherboard:inst16\|YM2149:XLXI_349\|addr\[2\]" {  } { { "YM2149_linmix_AmstradStereo.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/YM2149_linmix_AmstradStereo.vhd" 221 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGAmstrad_amstrad_motherboard:inst16|YM2149:XLXI_349|addr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/" { { 0 { 0 ""} 0 6812 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1660473354286 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FPGAmstrad_amstrad_motherboard:inst16\|YM2149:XLXI_349\|addr\[3\] " "Destination node FPGAmstrad_amstrad_motherboard:inst16\|YM2149:XLXI_349\|addr\[3\]" {  } { { "YM2149_linmix_AmstradStereo.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/YM2149_linmix_AmstradStereo.vhd" 221 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGAmstrad_amstrad_motherboard:inst16|YM2149:XLXI_349|addr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/" { { 0 { 0 ""} 0 6811 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1660473354286 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FPGAmstrad_amstrad_motherboard:inst16\|YM2149:XLXI_349\|addr\[4\] " "Destination node FPGAmstrad_amstrad_motherboard:inst16\|YM2149:XLXI_349\|addr\[4\]" {  } { { "YM2149_linmix_AmstradStereo.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/YM2149_linmix_AmstradStereo.vhd" 221 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGAmstrad_amstrad_motherboard:inst16|YM2149:XLXI_349|addr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/" { { 0 { 0 ""} 0 6810 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1660473354286 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FPGAmstrad_amstrad_motherboard:inst16\|YM2149:XLXI_349\|addr\[5\] " "Destination node FPGAmstrad_amstrad_motherboard:inst16\|YM2149:XLXI_349\|addr\[5\]" {  } { { "YM2149_linmix_AmstradStereo.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/YM2149_linmix_AmstradStereo.vhd" 221 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGAmstrad_amstrad_motherboard:inst16|YM2149:XLXI_349|addr[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/" { { 0 { 0 ""} 0 6809 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1660473354286 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FPGAmstrad_amstrad_motherboard:inst16\|YM2149:XLXI_349\|addr\[6\] " "Destination node FPGAmstrad_amstrad_motherboard:inst16\|YM2149:XLXI_349\|addr\[6\]" {  } { { "YM2149_linmix_AmstradStereo.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/YM2149_linmix_AmstradStereo.vhd" 221 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGAmstrad_amstrad_motherboard:inst16|YM2149:XLXI_349|addr[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/" { { 0 { 0 ""} 0 6808 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1660473354286 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FPGAmstrad_amstrad_motherboard:inst16\|YM2149:XLXI_349\|addr\[7\] " "Destination node FPGAmstrad_amstrad_motherboard:inst16\|YM2149:XLXI_349\|addr\[7\]" {  } { { "YM2149_linmix_AmstradStereo.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/YM2149_linmix_AmstradStereo.vhd" 221 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGAmstrad_amstrad_motherboard:inst16|YM2149:XLXI_349|addr[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/" { { 0 { 0 ""} 0 6807 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1660473354286 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1660473354286 ""}  } { { "simple_GateArrayInterrupt.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/simple_GateArrayInterrupt.vhd" 132 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGAmstrad_amstrad_motherboard:inst16|simple_GateArrayInterrupt:GA_interrupt|SOUND_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/" { { 0 { 0 ""} 0 9240 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1660473354286 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "user_io:inst3\|sd_dout_strobe  " "Automatically promoted node user_io:inst3\|sd_dout_strobe " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1660473354288 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sd_card:inst2\|buffer_din_strobe " "Destination node sd_card:inst2\|buffer_din_strobe" {  } { { "sd_card.v" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/sd_card.v" 221 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_card:inst2|buffer_din_strobe } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/" { { 0 { 0 ""} 0 1737 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1660473354288 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1660473354288 ""}  } { { "user_io.v" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/user_io.v" 65 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { user_io:inst3|sd_dout_strobe } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/" { { 0 { 0 ""} 0 1571 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1660473354288 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "user_io:inst3\|spi_sck~0  " "Automatically promoted node user_io:inst3\|spi_sck~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1660473354288 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "user_io:inst3\|spi_sck~0 " "Destination node user_io:inst3\|spi_sck~0" {  } { { "user_io.v" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/user_io.v" 103 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { user_io:inst3|spi_sck~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/" { { 0 { 0 ""} 0 10349 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1660473354288 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1660473354288 ""}  } { { "user_io.v" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/user_io.v" 103 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { user_io:inst3|spi_sck~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/" { { 0 { 0 ""} 0 10349 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1660473354288 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MIST_SCART:inst9\|pclk_out  " "Automatically promoted node MIST_SCART:inst9\|pclk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1660473354288 ""}  } { { "MiST_SCART.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/MiST_SCART.vhd" 44 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIST_SCART:inst9|pclk_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/" { { 0 { 0 ""} 0 1200 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1660473354288 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MOUSE2:inst17\|ps2clk_i  " "Automatically promoted node MOUSE2:inst17\|ps2clk_i " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1660473354289 ""}  } { { "MOUSE2.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/MOUSE2.vhd" 29 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE2:inst17|ps2clk_i } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/" { { 0 { 0 ""} 0 1357 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1660473354289 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MIST_clocks:clock\|ps2_clk  " "Automatically promoted node MIST_clocks:clock\|ps2_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1660473354289 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "user_io:inst3\|ps2_mouse_clk " "Destination node user_io:inst3\|ps2_mouse_clk" {  } { { "user_io.v" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/user_io.v" 74 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { user_io:inst3|ps2_mouse_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/" { { 0 { 0 ""} 0 1558 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1660473354289 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "user_io:inst3\|ps2_kbd_clk " "Destination node user_io:inst3\|ps2_kbd_clk" {  } { { "user_io.v" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/user_io.v" 72 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { user_io:inst3|ps2_kbd_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/" { { 0 { 0 ""} 0 1550 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1660473354289 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1660473354289 ""}  } { { "MiST_clocks.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/MiST_clocks.vhd" 29 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIST_clocks:clock|ps2_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/" { { 0 { 0 ""} 0 6332 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1660473354289 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sd_card:inst2\|buffer_dout_strobe  " "Automatically promoted node sd_card:inst2\|buffer_dout_strobe " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1660473354290 ""}  } { { "sd_card.v" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/sd_card.v" 193 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_card:inst2|buffer_dout_strobe } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/" { { 0 { 0 ""} 0 1730 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1660473354290 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MIST_SCART:inst9\|HSYNC_out  " "Automatically promoted node MIST_SCART:inst9\|HSYNC_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1660473354290 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "osd:inst8\|hsD " "Destination node osd:inst8\|hsD" {  } { { "osd.v" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/osd.v" 132 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { osd:inst8|hsD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/" { { 0 { 0 ""} 0 737 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1660473354290 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "osd:inst8\|h_osd_active~9 " "Destination node osd:inst8\|h_osd_active~9" {  } { { "osd.v" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/osd.v" 196 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { osd:inst8|h_osd_active~9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/" { { 0 { 0 ""} 0 18698 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1660473354290 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1660473354290 ""}  } { { "MiST_SCART.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/MiST_SCART.vhd" 29 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIST_SCART:inst9|HSYNC_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/" { { 0 { 0 ""} 0 1198 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1660473354290 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sd_card:inst2\|buffer_din_strobe  " "Automatically promoted node sd_card:inst2\|buffer_din_strobe " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1660473354290 ""}  } { { "sd_card.v" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/sd_card.v" 221 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_card:inst2|buffer_din_strobe } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/" { { 0 { 0 ""} 0 1737 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1660473354290 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FPGAmstrad_bootloader_sd:inst1\|SDRAM_FAT32_LOADER:XLXI_7\|load_init_done  " "Automatically promoted node FPGAmstrad_bootloader_sd:inst1\|SDRAM_FAT32_LOADER:XLXI_7\|load_init_done " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1660473354290 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FPGAmstrad_amstrad_motherboard:inst16\|T80pa:\\do_t80:AmstradT80\|CEN_pol " "Destination node FPGAmstrad_amstrad_motherboard:inst16\|T80pa:\\do_t80:AmstradT80\|CEN_pol" {  } { { "T80pa.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/T80pa.vhd" 103 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGAmstrad_amstrad_motherboard:inst16|T80pa:\do_t80:AmstradT80|CEN_pol } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/" { { 0 { 0 ""} 0 10063 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1660473354290 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FPGAmstrad_amstrad_motherboard:inst16\|T80pa:\\do_t80:AmstradT80\|IORQ_n " "Destination node FPGAmstrad_amstrad_motherboard:inst16\|T80pa:\\do_t80:AmstradT80\|IORQ_n" {  } { { "T80pa.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/T80pa.vhd" 76 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGAmstrad_amstrad_motherboard:inst16|T80pa:\do_t80:AmstradT80|IORQ_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/" { { 0 { 0 ""} 0 10059 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1660473354290 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FPGAmstrad_amstrad_motherboard:inst16\|T80pa:\\do_t80:AmstradT80\|RD_n " "Destination node FPGAmstrad_amstrad_motherboard:inst16\|T80pa:\\do_t80:AmstradT80\|RD_n" {  } { { "T80pa.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/T80pa.vhd" 77 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGAmstrad_amstrad_motherboard:inst16|T80pa:\do_t80:AmstradT80|RD_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/" { { 0 { 0 ""} 0 10061 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1660473354290 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FPGAmstrad_amstrad_motherboard:inst16\|T80pa:\\do_t80:AmstradT80\|MREQ_n " "Destination node FPGAmstrad_amstrad_motherboard:inst16\|T80pa:\\do_t80:AmstradT80\|MREQ_n" {  } { { "T80pa.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/T80pa.vhd" 75 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGAmstrad_amstrad_motherboard:inst16|T80pa:\do_t80:AmstradT80|MREQ_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/" { { 0 { 0 ""} 0 10060 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1660473354290 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FPGAmstrad_amstrad_motherboard:inst16\|T80pa:\\do_t80:AmstradT80\|WR_n " "Destination node FPGAmstrad_amstrad_motherboard:inst16\|T80pa:\\do_t80:AmstradT80\|WR_n" {  } { { "T80pa.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/T80pa.vhd" 78 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGAmstrad_amstrad_motherboard:inst16|T80pa:\do_t80:AmstradT80|WR_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/" { { 0 { 0 ""} 0 10062 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1660473354290 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FPGAmstrad_amstrad_motherboard:inst16\|simple_DSK:XLXI_344\|block_W_megashark " "Destination node FPGAmstrad_amstrad_motherboard:inst16\|simple_DSK:XLXI_344\|block_W_megashark" {  } { { "simple_DSK.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/simple_DSK.vhd" 209 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGAmstrad_amstrad_motherboard:inst16|simple_DSK:XLXI_344|block_W_megashark } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/" { { 0 { 0 ""} 0 8048 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1660473354290 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|\\michel:data_length\[0\] " "Destination node FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|\\michel:data_length\[0\]" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGAmstrad_amstrad_motherboard:inst16|simple_CDT:XLXI_344r|\michel:data_length[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/" { { 0 { 0 ""} 0 7257 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1660473354290 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|\\michel:data_length\[1\] " "Destination node FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|\\michel:data_length\[1\]" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGAmstrad_amstrad_motherboard:inst16|simple_CDT:XLXI_344r|\michel:data_length[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/" { { 0 { 0 ""} 0 7256 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1660473354290 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|\\michel:data_length\[2\] " "Destination node FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|\\michel:data_length\[2\]" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGAmstrad_amstrad_motherboard:inst16|simple_CDT:XLXI_344r|\michel:data_length[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/" { { 0 { 0 ""} 0 7255 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1660473354290 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|\\michel:data_length\[3\] " "Destination node FPGAmstrad_amstrad_motherboard:inst16\|simple_CDT:XLXI_344r\|\\michel:data_length\[3\]" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGAmstrad_amstrad_motherboard:inst16|simple_CDT:XLXI_344r|\michel:data_length[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/" { { 0 { 0 ""} 0 7254 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1660473354290 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1660473354290 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1660473354290 ""}  } { { "SDRAM_FAT32_LOADER.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/SDRAM_FAT32_LOADER.vhd" 58 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGAmstrad_bootloader_sd:inst1|SDRAM_FAT32_LOADER:XLXI_7|load_init_done } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/" { { 0 { 0 ""} 0 5928 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1660473354290 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FPGAmstrad_amstrad_motherboard:inst16\|joykeyb_MUSER_amstrad_motherboard:XLXI_494\|Keyboard:XLXI_489\|fok_internal  " "Automatically promoted node FPGAmstrad_amstrad_motherboard:inst16\|joykeyb_MUSER_amstrad_motherboard:XLXI_494\|Keyboard:XLXI_489\|fok_internal " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1660473354291 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FPGAmstrad_amstrad_motherboard:inst16\|joykeyb_MUSER_amstrad_motherboard:XLXI_494\|KEYBOARD_controller:XLXI_3\|unpress~4 " "Destination node FPGAmstrad_amstrad_motherboard:inst16\|joykeyb_MUSER_amstrad_motherboard:XLXI_494\|KEYBOARD_controller:XLXI_3\|unpress~4" {  } { { "KEYBOARD_controller.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/KEYBOARD_controller.vhd" 24 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGAmstrad_amstrad_motherboard:inst16|joykeyb_MUSER_amstrad_motherboard:XLXI_494|KEYBOARD_controller:XLXI_3|unpress~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/" { { 0 { 0 ""} 0 23041 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1660473354291 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1660473354291 ""}  } { { "Keyboard.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/Keyboard.vhd" 32 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGAmstrad_amstrad_motherboard:inst16|joykeyb_MUSER_amstrad_motherboard:XLXI_494|Keyboard:XLXI_489|fok_internal } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/" { { 0 { 0 ""} 0 6360 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1660473354291 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FPGAmstrad_amstrad_motherboard:inst16\|YM2149:XLXI_349\|env_reset  " "Automatically promoted node FPGAmstrad_amstrad_motherboard:inst16\|YM2149:XLXI_349\|env_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1660473354292 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FPGAmstrad_amstrad_motherboard:inst16\|YM2149:XLXI_349\|env_vol\[4\]~2 " "Destination node FPGAmstrad_amstrad_motherboard:inst16\|YM2149:XLXI_349\|env_vol\[4\]~2" {  } { { "YM2149_linmix_AmstradStereo.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/YM2149_linmix_AmstradStereo.vhd" 443 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGAmstrad_amstrad_motherboard:inst16|YM2149:XLXI_349|env_vol[4]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/" { { 0 { 0 ""} 0 13497 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1660473354292 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FPGAmstrad_amstrad_motherboard:inst16\|YM2149:XLXI_349\|env_vol\[0\]~4 " "Destination node FPGAmstrad_amstrad_motherboard:inst16\|YM2149:XLXI_349\|env_vol\[0\]~4" {  } { { "YM2149_linmix_AmstradStereo.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/YM2149_linmix_AmstradStereo.vhd" 443 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGAmstrad_amstrad_motherboard:inst16|YM2149:XLXI_349|env_vol[0]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/" { { 0 { 0 ""} 0 13500 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1660473354292 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FPGAmstrad_amstrad_motherboard:inst16\|YM2149:XLXI_349\|env_vol\[1\]~6 " "Destination node FPGAmstrad_amstrad_motherboard:inst16\|YM2149:XLXI_349\|env_vol\[1\]~6" {  } { { "YM2149_linmix_AmstradStereo.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/YM2149_linmix_AmstradStereo.vhd" 443 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGAmstrad_amstrad_motherboard:inst16|YM2149:XLXI_349|env_vol[1]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/" { { 0 { 0 ""} 0 13503 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1660473354292 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FPGAmstrad_amstrad_motherboard:inst16\|YM2149:XLXI_349\|env_vol\[2\]~8 " "Destination node FPGAmstrad_amstrad_motherboard:inst16\|YM2149:XLXI_349\|env_vol\[2\]~8" {  } { { "YM2149_linmix_AmstradStereo.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/YM2149_linmix_AmstradStereo.vhd" 443 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGAmstrad_amstrad_motherboard:inst16|YM2149:XLXI_349|env_vol[2]~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/" { { 0 { 0 ""} 0 13506 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1660473354292 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FPGAmstrad_amstrad_motherboard:inst16\|YM2149:XLXI_349\|env_vol\[3\]~10 " "Destination node FPGAmstrad_amstrad_motherboard:inst16\|YM2149:XLXI_349\|env_vol\[3\]~10" {  } { { "YM2149_linmix_AmstradStereo.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/YM2149_linmix_AmstradStereo.vhd" 443 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGAmstrad_amstrad_motherboard:inst16|YM2149:XLXI_349|env_vol[3]~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/" { { 0 { 0 ""} 0 13509 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1660473354292 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FPGAmstrad_amstrad_motherboard:inst16\|YM2149:XLXI_349\|env_inc~2 " "Destination node FPGAmstrad_amstrad_motherboard:inst16\|YM2149:XLXI_349\|env_inc~2" {  } { { "YM2149_linmix_AmstradStereo.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/YM2149_linmix_AmstradStereo.vhd" 140 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGAmstrad_amstrad_motherboard:inst16|YM2149:XLXI_349|env_inc~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/" { { 0 { 0 ""} 0 13513 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1660473354292 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1660473354292 ""}  } { { "YM2149_linmix_AmstradStereo.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/YM2149_linmix_AmstradStereo.vhd" 128 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGAmstrad_amstrad_motherboard:inst16|YM2149:XLXI_349|env_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/" { { 0 { 0 ""} 0 6946 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1660473354292 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "user_io:inst3\|sd_ack  " "Automatically promoted node user_io:inst3\|sd_ack " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1660473354293 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sd_card:inst2\|always7~0 " "Destination node sd_card:inst2\|always7~0" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_card:inst2|always7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/" { { 0 { 0 ""} 0 23297 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1660473354293 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sd_card:inst2\|csd~209 " "Destination node sd_card:inst2\|csd~209" {  } { { "sd_card.v" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/sd_card.v" 244 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_card:inst2|csd~209 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/" { { 0 { 0 ""} 0 37752 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1660473354293 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sd_card:inst2\|csd~211 " "Destination node sd_card:inst2\|csd~211" {  } { { "sd_card.v" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/sd_card.v" 244 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_card:inst2|csd~211 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/" { { 0 { 0 ""} 0 37754 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1660473354293 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sd_card:inst2\|csd~213 " "Destination node sd_card:inst2\|csd~213" {  } { { "sd_card.v" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/sd_card.v" 244 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_card:inst2|csd~213 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/" { { 0 { 0 ""} 0 37756 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1660473354293 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sd_card:inst2\|csd~215 " "Destination node sd_card:inst2\|csd~215" {  } { { "sd_card.v" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/sd_card.v" 244 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_card:inst2|csd~215 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/" { { 0 { 0 ""} 0 37758 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1660473354293 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sd_card:inst2\|csd~217 " "Destination node sd_card:inst2\|csd~217" {  } { { "sd_card.v" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/sd_card.v" 244 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_card:inst2|csd~217 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/" { { 0 { 0 ""} 0 37760 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1660473354293 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sd_card:inst2\|csd~219 " "Destination node sd_card:inst2\|csd~219" {  } { { "sd_card.v" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/sd_card.v" 244 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_card:inst2|csd~219 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/" { { 0 { 0 ""} 0 37762 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1660473354293 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sd_card:inst2\|csd~221 " "Destination node sd_card:inst2\|csd~221" {  } { { "sd_card.v" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/sd_card.v" 244 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_card:inst2|csd~221 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/" { { 0 { 0 ""} 0 37764 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1660473354293 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sd_card:inst2\|csd~223 " "Destination node sd_card:inst2\|csd~223" {  } { { "sd_card.v" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/sd_card.v" 244 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_card:inst2|csd~223 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/" { { 0 { 0 ""} 0 37766 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1660473354293 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sd_card:inst2\|csd~225 " "Destination node sd_card:inst2\|csd~225" {  } { { "sd_card.v" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/sd_card.v" 244 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_card:inst2|csd~225 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/" { { 0 { 0 ""} 0 37768 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1660473354293 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1660473354293 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1660473354293 ""}  } { { "user_io.v" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/user_io.v" 61 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { user_io:inst3|sd_ack } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/" { { 0 { 0 ""} 0 1569 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1660473354293 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1660473356903 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1660473356927 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1660473356929 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1660473356957 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1660473356995 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1660473356995 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1660473357020 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1660473360233 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "347 Embedded multiplier block " "Packed 347 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1660473360263 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "347 " "Created 347 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1660473360263 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1660473360263 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "MIST_clocks:clock\|altpll:altpll_component\|altpll_2d53:auto_generated\|pll1 clk\[2\] SDRAM_CLK~output " "PLL \"MIST_clocks:clock\|altpll:altpll_component\|altpll_2d53:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"SDRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/altpll_2d53.tdf" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/db/altpll_2d53.tdf" 27 2 0 } } { "altpll.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "MiST_clocks.vhd" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/MiST_clocks.vhd" 204 0 0 } } { "FGPAmstrad_MiST_top.bdf" "" { Schematic "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FGPAmstrad_MiST_top.bdf" { { 96 -1080 -840 400 "clock" "" } } } } { "FGPAmstrad_MiST_top.bdf" "" { Schematic "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FGPAmstrad_MiST_top.bdf" { { 280 -808 -632 296 "SDRAM_CLK" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1660473360474 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SPI_SS4 " "Node \"SPI_SS4\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_SS4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1660473361715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RX " "Node \"UART_RX\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RX" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1660473361715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TX " "Node \"UART_TX\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TX" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1660473361715 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1660473361715 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1660473361716 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1660473364482 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:11 " "Fitter placement preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1660473375573 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1660473375733 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1660473426050 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:50 " "Fitter placement operations ending: elapsed time is 00:00:50" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1660473426050 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1660473429744 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "32 " "Router estimated average interconnect usage is 32% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "45 X32_Y11 X42_Y22 " "Router estimated peak interconnect usage is 45% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22" {  } { { "loc" "" { Generic "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/" { { 1 { 0 "Router estimated peak interconnect usage is 45% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22"} { { 11 { 0 "Router estimated peak interconnect usage is 45% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22"} 32 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1660473446158 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1660473446158 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:27 " "Fitter routing operations ending: elapsed time is 00:00:27" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1660473458345 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1660473458350 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1660473458350 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "33.17 " "Total time spent on timing analysis during the Fitter is 33.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1660473458997 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1660473459071 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1660473460928 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1660473460994 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1660473463853 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:09 " "Fitter post-fit operations ending: elapsed time is 00:00:09" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1660473468941 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1660473470868 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/output_files/FGPAmstrad_MiST_top.fit.smsg " "Generated suppressed messages file C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/output_files/FGPAmstrad_MiST_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1660473472516 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 34 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5648 " "Peak virtual memory: 5648 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1660473477262 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 14 12:37:57 2022 " "Processing ended: Sun Aug 14 12:37:57 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1660473477262 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:11 " "Elapsed time: 00:02:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1660473477262 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:41 " "Total CPU time (on all processors): 00:03:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1660473477262 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1660473477262 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1660473479639 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1660473479640 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 14 12:37:59 2022 " "Processing started: Sun Aug 14 12:37:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1660473479640 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1660473479640 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FGPAmstrad -c FGPAmstrad_MiST_top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FGPAmstrad -c FGPAmstrad_MiST_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1660473479640 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1660473482032 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1660473482087 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4671 " "Peak virtual memory: 4671 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1660473482897 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 14 12:38:02 2022 " "Processing ended: Sun Aug 14 12:38:02 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1660473482897 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1660473482897 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1660473482897 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1660473482897 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1660473483621 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1660473485101 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1660473485102 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 14 12:38:04 2022 " "Processing started: Sun Aug 14 12:38:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1660473485102 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1660473485102 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FGPAmstrad -c FGPAmstrad_MiST_top " "Command: quartus_sta FGPAmstrad -c FGPAmstrad_MiST_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1660473485102 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1660473485287 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1660473486125 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1660473486169 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1660473486169 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "26 " "TimeQuest Timing Analyzer is analyzing 26 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1660473487495 ""}
{ "Info" "ISTA_SDC_FOUND" "FPGAmstrad_MiST_top.sdc " "Reading SDC File: 'FPGAmstrad_MiST_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1660473487748 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clock\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 600 -multiply_by 89 -duty_cycle 50.00 -name \{clock\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clock\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{clock\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 600 -multiply_by 89 -duty_cycle 50.00 -name \{clock\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clock\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1660473487827 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clock\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 48 -multiply_by 89 -duty_cycle 50.00 -name \{clock\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{clock\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{clock\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 48 -multiply_by 89 -duty_cycle 50.00 -name \{clock\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{clock\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1660473487827 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clock\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 21 -multiply_by 89 -duty_cycle 50.00 -name \{clock\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{clock\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{clock\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 21 -multiply_by 89 -duty_cycle 50.00 -name \{clock\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{clock\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1660473487827 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clock\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 150 -multiply_by 89 -duty_cycle 50.00 -name \{clock\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{clock\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{clock\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 150 -multiply_by 89 -duty_cycle 50.00 -name \{clock\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{clock\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1660473487827 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clock\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 75 -multiply_by 89 -duty_cycle 50.00 -name \{clock\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{clock\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} " "create_generated_clock -source \{clock\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 75 -multiply_by 89 -duty_cycle 50.00 -name \{clock\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{clock\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1660473487827 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1660473487827 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1660473487828 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay FPGAmstrad_MiST_top.sdc 65 Positional argument <targets> with value \[get_ports \{SDRAM_DQ*\}\]: Port SDRAM_DQMH is not an input port. " "Assignment set_input_delay is accepted but has some problems at FPGAmstrad_MiST_top.sdc(65): Positional argument <targets> with value \[get_ports \{SDRAM_DQ*\}\]: Port SDRAM_DQMH is not an input port." { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock sdclk_pin -max 6.4 \[get_ports SDRAM_DQ*\] " "set_input_delay -clock sdclk_pin -max 6.4 \[get_ports SDRAM_DQ*\]" {  } { { "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FPGAmstrad_MiST_top.sdc" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FPGAmstrad_MiST_top.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1660473487832 ""}  } { { "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FPGAmstrad_MiST_top.sdc" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FPGAmstrad_MiST_top.sdc" 65 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1660473487832 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay FPGAmstrad_MiST_top.sdc 65 Positional argument <targets> with value \[get_ports \{SDRAM_DQ*\}\]: Port SDRAM_DQML is not an input port. " "Assignment set_input_delay is accepted but has some problems at FPGAmstrad_MiST_top.sdc(65): Positional argument <targets> with value \[get_ports \{SDRAM_DQ*\}\]: Port SDRAM_DQML is not an input port." {  } { { "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FPGAmstrad_MiST_top.sdc" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FPGAmstrad_MiST_top.sdc" 65 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1660473487833 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay FPGAmstrad_MiST_top.sdc 66 Positional argument <targets> with value \[get_ports \{SDRAM_DQ*\}\]: Port SDRAM_DQMH is not an input port. " "Assignment set_input_delay is accepted but has some problems at FPGAmstrad_MiST_top.sdc(66): Positional argument <targets> with value \[get_ports \{SDRAM_DQ*\}\]: Port SDRAM_DQMH is not an input port." { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock sdclk_pin -min 3.2 \[get_ports SDRAM_DQ*\] " "set_input_delay -clock sdclk_pin -min 3.2 \[get_ports SDRAM_DQ*\]" {  } { { "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FPGAmstrad_MiST_top.sdc" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FPGAmstrad_MiST_top.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1660473487833 ""}  } { { "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FPGAmstrad_MiST_top.sdc" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FPGAmstrad_MiST_top.sdc" 66 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1660473487833 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay FPGAmstrad_MiST_top.sdc 66 Positional argument <targets> with value \[get_ports \{SDRAM_DQ*\}\]: Port SDRAM_DQML is not an input port. " "Assignment set_input_delay is accepted but has some problems at FPGAmstrad_MiST_top.sdc(66): Positional argument <targets> with value \[get_ports \{SDRAM_DQ*\}\]: Port SDRAM_DQML is not an input port." {  } { { "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FPGAmstrad_MiST_top.sdc" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/FPGAmstrad_MiST_top.sdc" 66 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1660473487833 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst12\|spi_sck~0\|combout " "Node \"inst12\|spi_sck~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1660473487874 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|spi_sck~0\|datad " "Node \"inst12\|spi_sck~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1660473487874 ""}  } { { "data_io.v" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/data_io.v" 105 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1660473487874 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|spi_sck~0\|combout " "Node \"inst3\|spi_sck~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1660473487876 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|spi_sck~0\|datad " "Node \"inst3\|spi_sck~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1660473487876 ""}  } { { "user_io.v" "" { Text "C:/BuildYourOwnZ80ComputerMiST_v0.49.4.exp.25\[r005.8.16.8.5c2\]moustachOK/user_io.v" 103 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1660473487876 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FPGAmstrad_amstrad_motherboard:inst16\|joykeyb_MUSER_amstrad_motherboard:XLXI_494\|Keyboard:XLXI_489\|fok_internal " "Node: FPGAmstrad_amstrad_motherboard:inst16\|joykeyb_MUSER_amstrad_motherboard:XLXI_494\|Keyboard:XLXI_489\|fok_internal was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1660473487895 "|FGPAmstrad_MiST_top|FPGAmstrad_amstrad_motherboard:inst16|joykeyb_MUSER_amstrad_motherboard:XLXI_494|Keyboard:XLXI_489|fok_internal"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIST_clocks:clock\|ps2_clk " "Node: MIST_clocks:clock\|ps2_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1660473487895 "|FGPAmstrad_MiST_top|MIST_clocks:clock|ps2_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SPI_SCK " "Node: SPI_SCK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1660473487895 "|FGPAmstrad_MiST_top|SPI_SCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FPGAmstrad_amstrad_motherboard:inst16\|YM2149:XLXI_349\|addr\[0\] " "Node: FPGAmstrad_amstrad_motherboard:inst16\|YM2149:XLXI_349\|addr\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1660473487895 "|FGPAmstrad_MiST_top|FPGAmstrad_amstrad_motherboard:inst16|YM2149:XLXI_349|addr[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FPGAmstrad_bootloader_sd:inst1\|SDRAM_FAT32_LOADER:XLXI_7\|load_init_done " "Node: FPGAmstrad_bootloader_sd:inst1\|SDRAM_FAT32_LOADER:XLXI_7\|load_init_done was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1660473487895 "|FGPAmstrad_MiST_top|FPGAmstrad_bootloader_sd:inst1|SDRAM_FAT32_LOADER:XLXI_7|load_init_done"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MOUSE2:inst17\|ps2clk_i " "Node: MOUSE2:inst17\|ps2clk_i was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1660473487895 "|FGPAmstrad_MiST_top|MOUSE2:inst17|ps2clk_i"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FPGAmstrad_amstrad_motherboard:inst16\|simple_GateArrayInterrupt:GA_interrupt\|SOUND_CLK " "Node: FPGAmstrad_amstrad_motherboard:inst16\|simple_GateArrayInterrupt:GA_interrupt\|SOUND_CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1660473487895 "|FGPAmstrad_MiST_top|FPGAmstrad_amstrad_motherboard:inst16|simple_GateArrayInterrupt:GA_interrupt|SOUND_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sd_card:inst2\|buffer_write_strobe " "Node: sd_card:inst2\|buffer_write_strobe was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1660473487895 "|FGPAmstrad_MiST_top|sd_card:inst2|buffer_write_strobe"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "user_io:inst3\|sd_ack " "Node: user_io:inst3\|sd_ack was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1660473487895 "|FGPAmstrad_MiST_top|user_io:inst3|sd_ack"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sd_card:inst2\|buffer_read_strobe " "Node: sd_card:inst2\|buffer_read_strobe was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1660473487895 "|FGPAmstrad_MiST_top|sd_card:inst2|buffer_read_strobe"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "user_io:inst3\|sd_dout_strobe " "Node: user_io:inst3\|sd_dout_strobe was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1660473487896 "|FGPAmstrad_MiST_top|user_io:inst3|sd_dout_strobe"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIST_SCART:inst9\|canal_hsync " "Node: MIST_SCART:inst9\|canal_hsync was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1660473487896 "|FGPAmstrad_MiST_top|MIST_SCART:inst9|canal_hsync"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sd_card:inst2\|req_io_wr " "Node: sd_card:inst2\|req_io_wr was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1660473487896 "|FGPAmstrad_MiST_top|sd_card:inst2|req_io_wr"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sd_card:inst2\|req_io_rd " "Node: sd_card:inst2\|req_io_rd was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1660473487896 "|FGPAmstrad_MiST_top|sd_card:inst2|req_io_rd"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1660473488130 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1660473488137 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1660473488163 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1660473488621 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1660473488621 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.581 " "Worst-case setup slack is -12.581" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473488629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473488629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.581            -296.005 sdclk_pin  " "  -12.581            -296.005 sdclk_pin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473488629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.169            -759.375 clock\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -9.169            -759.375 clock\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473488629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.885            -727.809 clock\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -8.885            -727.809 clock\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473488629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.414             -65.591 clock\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -5.414             -65.591 clock\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473488629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.975             -99.865 clock\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.975             -99.865 clock\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473488629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   25.218               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   25.218               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473488629 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1660473488629 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.071 " "Worst-case hold slack is -1.071" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473488728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473488728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.071              -1.071 sdclk_pin  " "   -1.071              -1.071 sdclk_pin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473488728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.004              -4.593 clock\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -1.004              -4.593 clock\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473488728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.736              -2.308 clock\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.736              -2.308 clock\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473488728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.162              -0.162 clock\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.162              -0.162 clock\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473488728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.407               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.407               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473488728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.431               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.431               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473488728 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1660473488728 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 57.689 " "Worst-case recovery slack is 57.689" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473488813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473488813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   57.689               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   57.689               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473488813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  119.636               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  119.636               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473488813 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1660473488813 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.335 " "Worst-case removal slack is 3.335" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473488839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473488839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.335               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.335               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473488839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.772               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    3.772               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473488839 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1660473488839 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.183 " "Worst-case minimum pulse width slack is 0.183" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473488856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473488856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.183               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473488856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 sdclk_pin  " "    0.183               0.000 sdclk_pin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473488856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.503               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    9.503               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473488856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.293               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   15.293               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473488856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.466               0.000 clk_27  " "   18.466               0.000 clk_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473488856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.761               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   30.761               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473488856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  124.404               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  124.404               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473488856 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1660473488856 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1660473490172 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1660473490249 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1660473493340 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FPGAmstrad_amstrad_motherboard:inst16\|joykeyb_MUSER_amstrad_motherboard:XLXI_494\|Keyboard:XLXI_489\|fok_internal " "Node: FPGAmstrad_amstrad_motherboard:inst16\|joykeyb_MUSER_amstrad_motherboard:XLXI_494\|Keyboard:XLXI_489\|fok_internal was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1660473494645 "|FGPAmstrad_MiST_top|FPGAmstrad_amstrad_motherboard:inst16|joykeyb_MUSER_amstrad_motherboard:XLXI_494|Keyboard:XLXI_489|fok_internal"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIST_clocks:clock\|ps2_clk " "Node: MIST_clocks:clock\|ps2_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1660473494645 "|FGPAmstrad_MiST_top|MIST_clocks:clock|ps2_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SPI_SCK " "Node: SPI_SCK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1660473494646 "|FGPAmstrad_MiST_top|SPI_SCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FPGAmstrad_amstrad_motherboard:inst16\|YM2149:XLXI_349\|addr\[0\] " "Node: FPGAmstrad_amstrad_motherboard:inst16\|YM2149:XLXI_349\|addr\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1660473494646 "|FGPAmstrad_MiST_top|FPGAmstrad_amstrad_motherboard:inst16|YM2149:XLXI_349|addr[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FPGAmstrad_bootloader_sd:inst1\|SDRAM_FAT32_LOADER:XLXI_7\|load_init_done " "Node: FPGAmstrad_bootloader_sd:inst1\|SDRAM_FAT32_LOADER:XLXI_7\|load_init_done was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1660473494646 "|FGPAmstrad_MiST_top|FPGAmstrad_bootloader_sd:inst1|SDRAM_FAT32_LOADER:XLXI_7|load_init_done"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MOUSE2:inst17\|ps2clk_i " "Node: MOUSE2:inst17\|ps2clk_i was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1660473494646 "|FGPAmstrad_MiST_top|MOUSE2:inst17|ps2clk_i"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FPGAmstrad_amstrad_motherboard:inst16\|simple_GateArrayInterrupt:GA_interrupt\|SOUND_CLK " "Node: FPGAmstrad_amstrad_motherboard:inst16\|simple_GateArrayInterrupt:GA_interrupt\|SOUND_CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1660473494646 "|FGPAmstrad_MiST_top|FPGAmstrad_amstrad_motherboard:inst16|simple_GateArrayInterrupt:GA_interrupt|SOUND_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sd_card:inst2\|buffer_write_strobe " "Node: sd_card:inst2\|buffer_write_strobe was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1660473494646 "|FGPAmstrad_MiST_top|sd_card:inst2|buffer_write_strobe"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "user_io:inst3\|sd_ack " "Node: user_io:inst3\|sd_ack was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1660473494646 "|FGPAmstrad_MiST_top|user_io:inst3|sd_ack"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sd_card:inst2\|buffer_read_strobe " "Node: sd_card:inst2\|buffer_read_strobe was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1660473494646 "|FGPAmstrad_MiST_top|sd_card:inst2|buffer_read_strobe"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "user_io:inst3\|sd_dout_strobe " "Node: user_io:inst3\|sd_dout_strobe was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1660473494646 "|FGPAmstrad_MiST_top|user_io:inst3|sd_dout_strobe"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIST_SCART:inst9\|canal_hsync " "Node: MIST_SCART:inst9\|canal_hsync was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1660473494646 "|FGPAmstrad_MiST_top|MIST_SCART:inst9|canal_hsync"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sd_card:inst2\|req_io_wr " "Node: sd_card:inst2\|req_io_wr was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1660473494646 "|FGPAmstrad_MiST_top|sd_card:inst2|req_io_wr"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sd_card:inst2\|req_io_rd " "Node: sd_card:inst2\|req_io_rd was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1660473494646 "|FGPAmstrad_MiST_top|sd_card:inst2|req_io_rd"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1660473494673 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1660473494929 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1660473494929 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.924 " "Worst-case setup slack is -11.924" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473494947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473494947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.924            -279.729 sdclk_pin  " "  -11.924            -279.729 sdclk_pin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473494947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.401            -689.660 clock\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -8.401            -689.660 clock\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473494947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.141            -660.800 clock\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -8.141            -660.800 clock\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473494947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.983             -63.150 clock\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -4.983             -63.150 clock\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473494947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.612             -91.003 clock\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.612             -91.003 clock\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473494947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   25.689               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   25.689               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473494947 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1660473494947 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.053 " "Worst-case hold slack is -1.053" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473495049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473495049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.053              -1.053 sdclk_pin  " "   -1.053              -1.053 sdclk_pin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473495049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.948              -5.343 clock\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -0.948              -5.343 clock\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473495049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.704              -2.989 clock\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.704              -2.989 clock\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473495049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.164              -0.164 clock\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.164              -0.164 clock\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473495049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.382               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473495049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.425               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.425               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473495049 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1660473495049 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 58.048 " "Worst-case recovery slack is 58.048" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473495075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473495075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   58.048               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   58.048               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473495075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  120.005               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  120.005               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473495075 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1660473495075 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.938 " "Worst-case removal slack is 2.938" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473495104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473495104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.938               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.938               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473495104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.360               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    3.360               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473495104 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1660473495104 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.183 " "Worst-case minimum pulse width slack is 0.183" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473495174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473495174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.183               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473495174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 sdclk_pin  " "    0.183               0.000 sdclk_pin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473495174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.405               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    9.405               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473495174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.294               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   15.294               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473495174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.455               0.000 clk_27  " "   18.455               0.000 clk_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473495174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.661               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   30.661               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473495174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  124.416               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  124.416               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473495174 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1660473495174 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1660473496546 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FPGAmstrad_amstrad_motherboard:inst16\|joykeyb_MUSER_amstrad_motherboard:XLXI_494\|Keyboard:XLXI_489\|fok_internal " "Node: FPGAmstrad_amstrad_motherboard:inst16\|joykeyb_MUSER_amstrad_motherboard:XLXI_494\|Keyboard:XLXI_489\|fok_internal was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1660473497304 "|FGPAmstrad_MiST_top|FPGAmstrad_amstrad_motherboard:inst16|joykeyb_MUSER_amstrad_motherboard:XLXI_494|Keyboard:XLXI_489|fok_internal"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIST_clocks:clock\|ps2_clk " "Node: MIST_clocks:clock\|ps2_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1660473497304 "|FGPAmstrad_MiST_top|MIST_clocks:clock|ps2_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SPI_SCK " "Node: SPI_SCK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1660473497304 "|FGPAmstrad_MiST_top|SPI_SCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FPGAmstrad_amstrad_motherboard:inst16\|YM2149:XLXI_349\|addr\[0\] " "Node: FPGAmstrad_amstrad_motherboard:inst16\|YM2149:XLXI_349\|addr\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1660473497304 "|FGPAmstrad_MiST_top|FPGAmstrad_amstrad_motherboard:inst16|YM2149:XLXI_349|addr[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FPGAmstrad_bootloader_sd:inst1\|SDRAM_FAT32_LOADER:XLXI_7\|load_init_done " "Node: FPGAmstrad_bootloader_sd:inst1\|SDRAM_FAT32_LOADER:XLXI_7\|load_init_done was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1660473497305 "|FGPAmstrad_MiST_top|FPGAmstrad_bootloader_sd:inst1|SDRAM_FAT32_LOADER:XLXI_7|load_init_done"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MOUSE2:inst17\|ps2clk_i " "Node: MOUSE2:inst17\|ps2clk_i was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1660473497305 "|FGPAmstrad_MiST_top|MOUSE2:inst17|ps2clk_i"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FPGAmstrad_amstrad_motherboard:inst16\|simple_GateArrayInterrupt:GA_interrupt\|SOUND_CLK " "Node: FPGAmstrad_amstrad_motherboard:inst16\|simple_GateArrayInterrupt:GA_interrupt\|SOUND_CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1660473497305 "|FGPAmstrad_MiST_top|FPGAmstrad_amstrad_motherboard:inst16|simple_GateArrayInterrupt:GA_interrupt|SOUND_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sd_card:inst2\|buffer_write_strobe " "Node: sd_card:inst2\|buffer_write_strobe was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1660473497305 "|FGPAmstrad_MiST_top|sd_card:inst2|buffer_write_strobe"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "user_io:inst3\|sd_ack " "Node: user_io:inst3\|sd_ack was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1660473497305 "|FGPAmstrad_MiST_top|user_io:inst3|sd_ack"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sd_card:inst2\|buffer_read_strobe " "Node: sd_card:inst2\|buffer_read_strobe was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1660473497305 "|FGPAmstrad_MiST_top|sd_card:inst2|buffer_read_strobe"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "user_io:inst3\|sd_dout_strobe " "Node: user_io:inst3\|sd_dout_strobe was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1660473497305 "|FGPAmstrad_MiST_top|user_io:inst3|sd_dout_strobe"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIST_SCART:inst9\|canal_hsync " "Node: MIST_SCART:inst9\|canal_hsync was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1660473497305 "|FGPAmstrad_MiST_top|MIST_SCART:inst9|canal_hsync"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sd_card:inst2\|req_io_wr " "Node: sd_card:inst2\|req_io_wr was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1660473497305 "|FGPAmstrad_MiST_top|sd_card:inst2|req_io_wr"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sd_card:inst2\|req_io_rd " "Node: sd_card:inst2\|req_io_rd was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1660473497305 "|FGPAmstrad_MiST_top|sd_card:inst2|req_io_rd"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1660473497333 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1660473497433 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1660473497433 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.752 " "Worst-case setup slack is -5.752" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473497459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473497459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.752            -140.200 sdclk_pin  " "   -5.752            -140.200 sdclk_pin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473497459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.380            -177.965 clock\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -2.380            -177.965 clock\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473497459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.265            -168.765 clock\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -2.265            -168.765 clock\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473497459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.596             -16.170 clock\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -1.596             -16.170 clock\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473497459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.980             -16.441 clock\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.980             -16.441 clock\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473497459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   28.855               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   28.855               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473497459 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1660473497459 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.987 " "Worst-case hold slack is -0.987" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473497597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473497597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.987              -0.987 sdclk_pin  " "   -0.987              -0.987 sdclk_pin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473497597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.549              -4.283 clock\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -0.549              -4.283 clock\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473497597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.418              -3.219 clock\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.418              -3.219 clock\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473497597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.094              -0.094 clock\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.094              -0.094 clock\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473497597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.136               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.136               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473497597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.146               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.146               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473497597 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1660473497597 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 60.206 " "Worst-case recovery slack is 60.206" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473497637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473497637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   60.206               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   60.206               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473497637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  122.460               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  122.460               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473497637 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1660473497637 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.530 " "Worst-case removal slack is 1.530" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473497672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473497672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.530               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.530               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473497672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.686               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    1.686               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473497672 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1660473497672 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.857 " "Worst-case minimum pulse width slack is 2.857" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473497703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473497703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.857               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    2.857               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473497703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.857               0.000 sdclk_pin  " "    2.857               0.000 sdclk_pin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473497703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.708               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    9.708               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473497703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.356               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   15.356               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473497703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.121               0.000 clk_27  " "   18.121               0.000 clk_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473497703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.919               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   30.919               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473497703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  124.588               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  124.588               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660473497703 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1660473497703 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1660473500009 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1660473500010 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 56 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5033 " "Peak virtual memory: 5033 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1660473500769 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 14 12:38:20 2022 " "Processing ended: Sun Aug 14 12:38:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1660473500769 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1660473500769 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1660473500769 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1660473500769 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 181 s " "Quartus II Full Compilation was successful. 0 errors, 181 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1660473502624 ""}
