{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701656101051 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701656101059 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 03 20:15:00 2023 " "Processing started: Sun Dec 03 20:15:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701656101059 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701656101059 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SimpleComputer -c SimpleComputer " "Command: quartus_map --read_settings_files=on --write_settings_files=off SimpleComputer -c SimpleComputer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701656101059 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701656101772 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701656101772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "student_files/simpleprocessor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file student_files/simpleprocessor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SimpleProcessor-implementation " "Found design unit 1: SimpleProcessor-implementation" {  } { { "student_files/SimpleProcessor.vhd" "" { Text "C:/Users/letya/Documents/Classes/230/projects/groupProject1/lab4/student_files/SimpleProcessor.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701656113314 ""} { "Info" "ISGN_ENTITY_NAME" "1 SimpleProcessor " "Found entity 1: SimpleProcessor" {  } { { "student_files/SimpleProcessor.vhd" "" { Text "C:/Users/letya/Documents/Classes/230/projects/groupProject1/lab4/student_files/SimpleProcessor.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701656113314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701656113314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "student_files/simplecomputer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file student_files/simplecomputer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SimpleComputer-implementation " "Found design unit 1: SimpleComputer-implementation" {  } { { "student_files/SimpleComputer.vhd" "" { Text "C:/Users/letya/Documents/Classes/230/projects/groupProject1/lab4/student_files/SimpleComputer.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701656113314 ""} { "Info" "ISGN_ENTITY_NAME" "1 SimpleComputer " "Found entity 1: SimpleComputer" {  } { { "student_files/SimpleComputer.vhd" "" { Text "C:/Users/letya/Documents/Classes/230/projects/groupProject1/lab4/student_files/SimpleComputer.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701656113314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701656113314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "student_files/registerfile8by16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file student_files/registerfile8by16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterFile8by16Bit-implementation " "Found design unit 1: RegisterFile8by16Bit-implementation" {  } { { "student_files/RegisterFile8by16Bit.vhd" "" { Text "C:/Users/letya/Documents/Classes/230/projects/groupProject1/lab4/student_files/RegisterFile8by16Bit.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701656113322 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile8by16Bit " "Found entity 1: RegisterFile8by16Bit" {  } { { "student_files/RegisterFile8by16Bit.vhd" "" { Text "C:/Users/letya/Documents/Classes/230/projects/groupProject1/lab4/student_files/RegisterFile8by16Bit.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701656113322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701656113322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "student_files/reg16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file student_files/reg16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg16Bit-implementation " "Found design unit 1: Reg16Bit-implementation" {  } { { "student_files/Reg16Bit.vhd" "" { Text "C:/Users/letya/Documents/Classes/230/projects/groupProject1/lab4/student_files/Reg16Bit.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701656113324 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg16Bit " "Found entity 1: Reg16Bit" {  } { { "student_files/Reg16Bit.vhd" "" { Text "C:/Users/letya/Documents/Classes/230/projects/groupProject1/lab4/student_files/Reg16Bit.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701656113324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701656113324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "student_files/reg1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file student_files/reg1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg1Bit-implementation " "Found design unit 1: Reg1Bit-implementation" {  } { { "student_files/Reg1Bit.vhd" "" { Text "C:/Users/letya/Documents/Classes/230/projects/groupProject1/lab4/student_files/Reg1Bit.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701656113324 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg1Bit " "Found entity 1: Reg1Bit" {  } { { "student_files/Reg1Bit.vhd" "" { Text "C:/Users/letya/Documents/Classes/230/projects/groupProject1/lab4/student_files/Reg1Bit.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701656113324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701656113324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "student_files/mux8input16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file student_files/mux8input16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8Input16Bit-implementation " "Found design unit 1: mux8Input16Bit-implementation" {  } { { "student_files/Mux8Input16Bit.vhd" "" { Text "C:/Users/letya/Documents/Classes/230/projects/groupProject1/lab4/student_files/Mux8Input16Bit.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701656113334 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux8Input16Bit " "Found entity 1: Mux8Input16Bit" {  } { { "student_files/Mux8Input16Bit.vhd" "" { Text "C:/Users/letya/Documents/Classes/230/projects/groupProject1/lab4/student_files/Mux8Input16Bit.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701656113334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701656113334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "student_files/mux4input16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file student_files/mux4input16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4Input16Bit-implementation " "Found design unit 1: mux4Input16Bit-implementation" {  } { { "student_files/Mux4Input16Bit.vhd" "" { Text "C:/Users/letya/Documents/Classes/230/projects/groupProject1/lab4/student_files/Mux4Input16Bit.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701656113334 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux4Input16Bit " "Found entity 1: Mux4Input16Bit" {  } { { "student_files/Mux4Input16Bit.vhd" "" { Text "C:/Users/letya/Documents/Classes/230/projects/groupProject1/lab4/student_files/Mux4Input16Bit.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701656113334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701656113334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "student_files/mux4input3bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file student_files/mux4input3bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4Input3Bit-implementation " "Found design unit 1: mux4Input3Bit-implementation" {  } { { "student_files/Mux4Input3Bit.vhd" "" { Text "C:/Users/letya/Documents/Classes/230/projects/groupProject1/lab4/student_files/Mux4Input3Bit.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701656113344 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux4Input3Bit " "Found entity 1: Mux4Input3Bit" {  } { { "student_files/Mux4Input3Bit.vhd" "" { Text "C:/Users/letya/Documents/Classes/230/projects/groupProject1/lab4/student_files/Mux4Input3Bit.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701656113344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701656113344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "student_files/mux2input16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file student_files/mux2input16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2Input16Bit-implementation " "Found design unit 1: mux2Input16Bit-implementation" {  } { { "student_files/Mux2Input16Bit.vhd" "" { Text "C:/Users/letya/Documents/Classes/230/projects/groupProject1/lab4/student_files/Mux2Input16Bit.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701656113344 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2Input16Bit " "Found entity 1: Mux2Input16Bit" {  } { { "student_files/Mux2Input16Bit.vhd" "" { Text "C:/Users/letya/Documents/Classes/230/projects/groupProject1/lab4/student_files/Mux2Input16Bit.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701656113344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701656113344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "student_files/memoryiointerface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file student_files/memoryiointerface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemoryIOInterface-implementation " "Found design unit 1: MemoryIOInterface-implementation" {  } { { "student_files/MemoryIOInterface.vhd" "" { Text "C:/Users/letya/Documents/Classes/230/projects/groupProject1/lab4/student_files/MemoryIOInterface.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701656113352 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemoryIOInterface " "Found entity 1: MemoryIOInterface" {  } { { "student_files/MemoryIOInterface.vhd" "" { Text "C:/Users/letya/Documents/Classes/230/projects/groupProject1/lab4/student_files/MemoryIOInterface.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701656113352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701656113352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "student_files/mainmemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file student_files/mainmemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MainMemory-implementation " "Found design unit 1: MainMemory-implementation" {  } { { "student_files/MainMemory.vhd" "" { Text "C:/Users/letya/Documents/Classes/230/projects/groupProject1/lab4/student_files/MainMemory.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701656113354 ""} { "Info" "ISGN_ENTITY_NAME" "1 MainMemory " "Found entity 1: MainMemory" {  } { { "student_files/MainMemory.vhd" "" { Text "C:/Users/letya/Documents/Classes/230/projects/groupProject1/lab4/student_files/MainMemory.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701656113354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701656113354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "student_files/immediate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file student_files/immediate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Immediate-implementation " "Found design unit 1: Immediate-implementation" {  } { { "student_files/Immediate.vhd" "" { Text "C:/Users/letya/Documents/Classes/230/projects/groupProject1/lab4/student_files/Immediate.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701656113354 ""} { "Info" "ISGN_ENTITY_NAME" "1 Immediate " "Found entity 1: Immediate" {  } { { "student_files/Immediate.vhd" "" { Text "C:/Users/letya/Documents/Classes/230/projects/groupProject1/lab4/student_files/Immediate.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701656113354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701656113354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "student_files/decoder3bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file student_files/decoder3bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder3Bit-implementation " "Found design unit 1: Decoder3Bit-implementation" {  } { { "student_files/Decoder3Bit.vhd" "" { Text "C:/Users/letya/Documents/Classes/230/projects/groupProject1/lab4/student_files/Decoder3Bit.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701656113364 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder3Bit " "Found entity 1: Decoder3Bit" {  } { { "student_files/Decoder3Bit.vhd" "" { Text "C:/Users/letya/Documents/Classes/230/projects/groupProject1/lab4/student_files/Decoder3Bit.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701656113364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701656113364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "student_files/controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file student_files/controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-implementation " "Found design unit 1: ControlUnit-implementation" {  } { { "student_files/ControlUnit.vhd" "" { Text "C:/Users/letya/Documents/Classes/230/projects/groupProject1/lab4/student_files/ControlUnit.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701656113364 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "student_files/ControlUnit.vhd" "" { Text "C:/Users/letya/Documents/Classes/230/projects/groupProject1/lab4/student_files/ControlUnit.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701656113364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701656113364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "student_files/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file student_files/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-implementation " "Found design unit 1: ALU-implementation" {  } { { "student_files/ALU.vhd" "" { Text "C:/Users/letya/Documents/Classes/230/projects/groupProject1/lab4/student_files/ALU.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701656113372 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "student_files/ALU.vhd" "" { Text "C:/Users/letya/Documents/Classes/230/projects/groupProject1/lab4/student_files/ALU.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701656113372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701656113372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "student_files/adder16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file student_files/adder16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder16Bit-implementation " "Found design unit 1: Adder16Bit-implementation" {  } { { "student_files/Adder16Bit.vhd" "" { Text "C:/Users/letya/Documents/Classes/230/projects/groupProject1/lab4/student_files/Adder16Bit.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701656113374 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder16Bit " "Found entity 1: Adder16Bit" {  } { { "student_files/Adder16Bit.vhd" "" { Text "C:/Users/letya/Documents/Classes/230/projects/groupProject1/lab4/student_files/Adder16Bit.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701656113374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701656113374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "student_files/adder1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file student_files/adder1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder1Bit-implementation " "Found design unit 1: Adder1Bit-implementation" {  } { { "student_files/Adder1Bit.vhd" "" { Text "C:/Users/letya/Documents/Classes/230/projects/groupProject1/lab4/student_files/Adder1Bit.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701656113382 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder1Bit " "Found entity 1: Adder1Bit" {  } { { "student_files/Adder1Bit.vhd" "" { Text "C:/Users/letya/Documents/Classes/230/projects/groupProject1/lab4/student_files/Adder1Bit.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701656113382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701656113382 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SimpleComputer " "Elaborating entity \"SimpleComputer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701656113435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SimpleProcessor SimpleProcessor:P " "Elaborating entity \"SimpleProcessor\" for hierarchy \"SimpleProcessor:P\"" {  } { { "student_files/SimpleComputer.vhd" "P" { Text "C:/Users/letya/Documents/Classes/230/projects/groupProject1/lab4/student_files/SimpleComputer.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701656113458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit SimpleProcessor:P\|ControlUnit:CU " "Elaborating entity \"ControlUnit\" for hierarchy \"SimpleProcessor:P\|ControlUnit:CU\"" {  } { { "student_files/SimpleProcessor.vhd" "CU" { Text "C:/Users/letya/Documents/Classes/230/projects/groupProject1/lab4/student_files/SimpleProcessor.vhd" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701656113489 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "C ControlUnit.vhd(57) " "Verilog HDL or VHDL warning at ControlUnit.vhd(57): object \"C\" assigned a value but never read" {  } { { "student_files/ControlUnit.vhd" "" { Text "C:/Users/letya/Documents/Classes/230/projects/groupProject1/lab4/student_files/ControlUnit.vhd" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701656113489 "|SimpleComputer|SimpleProcessor:P|ControlUnit:CU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile8by16Bit SimpleProcessor:P\|RegisterFile8by16Bit:REGfile " "Elaborating entity \"RegisterFile8by16Bit\" for hierarchy \"SimpleProcessor:P\|RegisterFile8by16Bit:REGfile\"" {  } { { "student_files/SimpleProcessor.vhd" "REGfile" { Text "C:/Users/letya/Documents/Classes/230/projects/groupProject1/lab4/student_files/SimpleProcessor.vhd" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701656113505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder3Bit SimpleProcessor:P\|RegisterFile8by16Bit:REGfile\|Decoder3Bit:D1 " "Elaborating entity \"Decoder3Bit\" for hierarchy \"SimpleProcessor:P\|RegisterFile8by16Bit:REGfile\|Decoder3Bit:D1\"" {  } { { "student_files/RegisterFile8by16Bit.vhd" "D1" { Text "C:/Users/letya/Documents/Classes/230/projects/groupProject1/lab4/student_files/RegisterFile8by16Bit.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701656113521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg16Bit SimpleProcessor:P\|RegisterFile8by16Bit:REGfile\|Reg16Bit:R1 " "Elaborating entity \"Reg16Bit\" for hierarchy \"SimpleProcessor:P\|RegisterFile8by16Bit:REGfile\|Reg16Bit:R1\"" {  } { { "student_files/RegisterFile8by16Bit.vhd" "R1" { Text "C:/Users/letya/Documents/Classes/230/projects/groupProject1/lab4/student_files/RegisterFile8by16Bit.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701656113536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg1Bit SimpleProcessor:P\|RegisterFile8by16Bit:REGfile\|Reg16Bit:R1\|Reg1Bit:bit0 " "Elaborating entity \"Reg1Bit\" for hierarchy \"SimpleProcessor:P\|RegisterFile8by16Bit:REGfile\|Reg16Bit:R1\|Reg1Bit:bit0\"" {  } { { "student_files/Reg16Bit.vhd" "bit0" { Text "C:/Users/letya/Documents/Classes/230/projects/groupProject1/lab4/student_files/Reg16Bit.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701656113553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux8Input16Bit SimpleProcessor:P\|RegisterFile8by16Bit:REGfile\|Mux8Input16Bit:M1 " "Elaborating entity \"Mux8Input16Bit\" for hierarchy \"SimpleProcessor:P\|RegisterFile8by16Bit:REGfile\|Mux8Input16Bit:M1\"" {  } { { "student_files/RegisterFile8by16Bit.vhd" "M1" { Text "C:/Users/letya/Documents/Classes/230/projects/groupProject1/lab4/student_files/RegisterFile8by16Bit.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701656113653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU SimpleProcessor:P\|ALU:ALU_comp " "Elaborating entity \"ALU\" for hierarchy \"SimpleProcessor:P\|ALU:ALU_comp\"" {  } { { "student_files/SimpleProcessor.vhd" "ALU_comp" { Text "C:/Users/letya/Documents/Classes/230/projects/groupProject1/lab4/student_files/SimpleProcessor.vhd" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701656113669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2Input16Bit SimpleProcessor:P\|ALU:ALU_comp\|Mux2Input16Bit:M1 " "Elaborating entity \"Mux2Input16Bit\" for hierarchy \"SimpleProcessor:P\|ALU:ALU_comp\|Mux2Input16Bit:M1\"" {  } { { "student_files/ALU.vhd" "M1" { Text "C:/Users/letya/Documents/Classes/230/projects/groupProject1/lab4/student_files/ALU.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701656113700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder16Bit SimpleProcessor:P\|ALU:ALU_comp\|Adder16Bit:A1 " "Elaborating entity \"Adder16Bit\" for hierarchy \"SimpleProcessor:P\|ALU:ALU_comp\|Adder16Bit:A1\"" {  } { { "student_files/ALU.vhd" "A1" { Text "C:/Users/letya/Documents/Classes/230/projects/groupProject1/lab4/student_files/ALU.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701656113700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder1Bit SimpleProcessor:P\|ALU:ALU_comp\|Adder16Bit:A1\|Adder1Bit:S0 " "Elaborating entity \"Adder1Bit\" for hierarchy \"SimpleProcessor:P\|ALU:ALU_comp\|Adder16Bit:A1\|Adder1Bit:S0\"" {  } { { "student_files/Adder16Bit.vhd" "S0" { Text "C:/Users/letya/Documents/Classes/230/projects/groupProject1/lab4/student_files/Adder16Bit.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701656113716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4Input16Bit SimpleProcessor:P\|ALU:ALU_comp\|Mux4Input16Bit:M3 " "Elaborating entity \"Mux4Input16Bit\" for hierarchy \"SimpleProcessor:P\|ALU:ALU_comp\|Mux4Input16Bit:M3\"" {  } { { "student_files/ALU.vhd" "M3" { Text "C:/Users/letya/Documents/Classes/230/projects/groupProject1/lab4/student_files/ALU.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701656113753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Immediate SimpleProcessor:P\|Immediate:IMME " "Elaborating entity \"Immediate\" for hierarchy \"SimpleProcessor:P\|Immediate:IMME\"" {  } { { "student_files/SimpleProcessor.vhd" "IMME" { Text "C:/Users/letya/Documents/Classes/230/projects/groupProject1/lab4/student_files/SimpleProcessor.vhd" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701656113769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4Input3Bit SimpleProcessor:P\|Mux4Input3Bit:muxC " "Elaborating entity \"Mux4Input3Bit\" for hierarchy \"SimpleProcessor:P\|Mux4Input3Bit:muxC\"" {  } { { "student_files/SimpleProcessor.vhd" "muxC" { Text "C:/Users/letya/Documents/Classes/230/projects/groupProject1/lab4/student_files/SimpleProcessor.vhd" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701656113954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryIOInterface MemoryIOInterface:MemIO " "Elaborating entity \"MemoryIOInterface\" for hierarchy \"MemoryIOInterface:MemIO\"" {  } { { "student_files/SimpleComputer.vhd" "MemIO" { Text "C:/Users/letya/Documents/Classes/230/projects/groupProject1/lab4/student_files/SimpleComputer.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701656113964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MainMemory MemoryIOInterface:MemIO\|MainMemory:Memory " "Elaborating entity \"MainMemory\" for hierarchy \"MemoryIOInterface:MemIO\|MainMemory:Memory\"" {  } { { "student_files/MemoryIOInterface.vhd" "Memory" { Text "C:/Users/letya/Documents/Classes/230/projects/groupProject1/lab4/student_files/MemoryIOInterface.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701656113976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MemoryIOInterface:MemIO\|MainMemory:Memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"MemoryIOInterface:MemIO\|MainMemory:Memory\|altsyncram:altsyncram_component\"" {  } { { "student_files/MainMemory.vhd" "altsyncram_component" { Text "C:/Users/letya/Documents/Classes/230/projects/groupProject1/lab4/student_files/MainMemory.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701656114094 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MemoryIOInterface:MemIO\|MainMemory:Memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"MemoryIOInterface:MemIO\|MainMemory:Memory\|altsyncram:altsyncram_component\"" {  } { { "student_files/MainMemory.vhd" "" { Text "C:/Users/letya/Documents/Classes/230/projects/groupProject1/lab4/student_files/MainMemory.vhd" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701656114110 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MemoryIOInterface:MemIO\|MainMemory:Memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"MemoryIOInterface:MemIO\|MainMemory:Memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701656114110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701656114110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MemoryInitialization.mif " "Parameter \"init_file\" = \"MemoryInitialization.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701656114110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Max 10 " "Parameter \"intended_device_family\" = \"Max 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701656114110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701656114110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701656114110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701656114110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701656114110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701656114110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701656114110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701656114110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701656114110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701656114110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701656114110 ""}  } { { "student_files/MainMemory.vhd" "" { Text "C:/Users/letya/Documents/Classes/230/projects/groupProject1/lab4/student_files/MainMemory.vhd" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701656114110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_71e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_71e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_71e1 " "Found entity 1: altsyncram_71e1" {  } { { "db/altsyncram_71e1.tdf" "" { Text "C:/Users/letya/Documents/Classes/230/projects/groupProject1/lab4/db/altsyncram_71e1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701656114172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701656114172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_71e1 MemoryIOInterface:MemIO\|MainMemory:Memory\|altsyncram:altsyncram_component\|altsyncram_71e1:auto_generated " "Elaborating entity \"altsyncram_71e1\" for hierarchy \"MemoryIOInterface:MemIO\|MainMemory:Memory\|altsyncram:altsyncram_component\|altsyncram_71e1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701656114172 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701656115955 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701656116898 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701656116898 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "929 " "Implemented 929 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701656117029 ""} { "Info" "ICUT_CUT_TM_OPINS" "245 " "Implemented 245 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701656117029 ""} { "Info" "ICUT_CUT_TM_LCELLS" "655 " "Implemented 655 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701656117029 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1701656117029 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701656117029 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4810 " "Peak virtual memory: 4810 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701656117061 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 03 20:15:17 2023 " "Processing ended: Sun Dec 03 20:15:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701656117061 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701656117061 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701656117061 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701656117061 ""}
