struct pmucal_seq cam_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CAM_CONFIGURATION", 0x11860000, 0x4020, (0xf << 0), (0xF << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "CAM_STATUS", 0x11860000, 0x4024, (0xf << 0), (0xF << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq cam_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_CAM_BUSP", 0x14500000, 0x1800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_CAM_BUS_USER", 0x14500000, 0x0100, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_CAM_QCH", 0x14500000, 0x3050, 0xffffffff, 0, 0x11860000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHS_ATB_CAMISP_QCH", 0x14500000, 0x304c, 0xffffffff, 0, 0x11860000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHS_ACEL_D_CAM_QCH", 0x14500000, 0x3048, 0xffffffff, 0, 0x11860000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_AXI_P_CAM_QCH", 0x14500000, 0x3044, 0xffffffff, 0, 0x11860000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IS6P10P0_CAM_QCH_S_CAM_RDMA", 0x14500000, 0x303c, 0xffffffff, 0, 0x11860000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IS6P10P0_CAM_QCH_S_CAM_PPMU", 0x14500000, 0x3038, 0xffffffff, 0, 0x11860000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IS6P10P0_CAM_QCH_S_CAM_PDP_DMA", 0x14500000, 0x3034, 0xffffffff, 0, 0x11860000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IS6P10P0_CAM_QCH_S_CAM_PDP_CORE", 0x14500000, 0x3030, 0xffffffff, 0, 0x11860000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IS6P10P0_CAM_QCH_S_CAM_CSIS3", 0x14500000, 0x302c, 0xffffffff, 0, 0x11860000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IS6P10P0_CAM_QCH_S_CAM_CSIS2", 0x14500000, 0x3028, 0xffffffff, 0, 0x11860000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IS6P10P0_CAM_QCH_S_CAM_CSIS1", 0x14500000, 0x3024, 0xffffffff, 0, 0x11860000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IS6P10P0_CAM_QCH_S_CAM_CSIS0", 0x14500000, 0x3020, 0xffffffff, 0, 0x11860000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IS6P10P0_CAM_QCH_S_CAM_3AA", 0x14500000, 0x301c, 0xffffffff, 0, 0x11860000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IS6P10P0_CAM_QCH_S_CAM1_PGEN_LITE", 0x14500000, 0x3018, 0xffffffff, 0, 0x11860000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IS6P10P0_CAM_QCH_S_CAM0_PGEN_LITE", 0x14500000, 0x3014, 0xffffffff, 0, 0x11860000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CAM_CMU_CAM_QCH", 0x14500000, 0x3010, 0xffffffff, 0, 0x11860000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_BTM_CAM_QCH", 0x14500000, 0x300c, 0xffffffff, 0, 0x11860000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_BTM_CAM_QCH", 0x14500000, 0x700c, 0xffffffff, 0, 0x11860000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_CAM_CMU_CAM_QCH", 0x14500000, 0x7010, 0xffffffff, 0, 0x11860000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_IS6P10P0_CAM_QCH_S_CAM0_PGEN_LITE", 0x14500000, 0x7014, 0xffffffff, 0, 0x11860000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_IS6P10P0_CAM_QCH_S_CAM1_PGEN_LITE", 0x14500000, 0x7018, 0xffffffff, 0, 0x11860000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_IS6P10P0_CAM_QCH_S_CAM_3AA", 0x14500000, 0x701c, 0xffffffff, 0, 0x11860000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_IS6P10P0_CAM_QCH_S_CAM_CSIS0", 0x14500000, 0x7020, 0xffffffff, 0, 0x11860000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_IS6P10P0_CAM_QCH_S_CAM_CSIS1", 0x14500000, 0x7024, 0xffffffff, 0, 0x11860000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_IS6P10P0_CAM_QCH_S_CAM_CSIS2", 0x14500000, 0x7028, 0xffffffff, 0, 0x11860000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_IS6P10P0_CAM_QCH_S_CAM_CSIS3", 0x14500000, 0x702c, 0xffffffff, 0, 0x11860000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_IS6P10P0_CAM_QCH_S_CAM_PDP_CORE", 0x14500000, 0x7030, 0xffffffff, 0, 0x11860000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_IS6P10P0_CAM_QCH_S_CAM_PDP_DMA", 0x14500000, 0x7034, 0xffffffff, 0, 0x11860000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_IS6P10P0_CAM_QCH_S_CAM_PPMU", 0x14500000, 0x7038, 0xffffffff, 0, 0x11860000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_IS6P10P0_CAM_QCH_S_CAM_RDMA", 0x14500000, 0x703c, 0xffffffff, 0, 0x11860000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LHM_AXI_P_CAM_QCH", 0x14500000, 0x7044, 0xffffffff, 0, 0x11860000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LHS_ACEL_D_CAM_QCH", 0x14500000, 0x7048, 0xffffffff, 0, 0x11860000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LHS_ATB_CAMISP_QCH", 0x14500000, 0x704c, 0xffffffff, 0, 0x11860000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSREG_CAM_QCH", 0x14500000, 0x7050, 0xffffffff, 0, 0x11860000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CAM_CMU_CAM_CONTROLLER_OPTION", 0x14500000, 0x0800, (0x7 << 28), (0x7 << 28), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "MEMCLK", 0x14510000, 0x0108, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x14510000, 0x1000, (0xffffffff << 0), (0xFFFFFFFF << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq cam_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CAM_CONFIGURATION", 0x11860000, 0x4020, (0xf << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "CAM_STATUS", 0x11860000, 0x4024, (0xf << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq cam_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "CAM_STATUS", 0x11860000, 0x4024, (0xf << 0), (0xF << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq isp_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "ISPLP_CONFIGURATION", 0x11860000, 0x4080, (0xf << 0), (0xF << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "ISPLP_STATUS", 0x11860000, 0x4084, (0xf << 0), (0xF << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq isp_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_ISPLP_BUSP", 0x14700000, 0x1800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_ISP_BUS_USER", 0x14700000, 0x0100, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_ISP_GDC_USER", 0x14700000, 0x0120, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_ISP_VRA_USER", 0x14700000, 0x0140, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_ISP_QCH", 0x14700000, 0x3050, 0xffffffff, 0, 0x11860000, 0x4088, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHS_ACEL_D1_ISP_QCH", 0x14700000, 0x304c, 0xffffffff, 0, 0x11860000, 0x4088, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHS_ACEL_D0_ISP_QCH", 0x14700000, 0x3048, 0xffffffff, 0, 0x11860000, 0x4088, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_AXI_P_ISP_QCH", 0x14700000, 0x3044, 0xffffffff, 0, 0x11860000, 0x4088, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_ATB_CAMISP_QCH", 0x14700000, 0x3040, 0xffffffff, 0, 0x11860000, 0x4088, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ISP_CMU_ISP_QCH", 0x14700000, 0x303c, 0xffffffff, 0, 0x11860000, 0x4088, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IS6P10P0_ISP_QCH_S_ISP_VRA", 0x14700000, 0x3038, 0xffffffff, 0, 0x11860000, 0x4088, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IS6P10P0_ISP_QCH_S_ISP_PPMU_ISP1", 0x14700000, 0x302c, 0xffffffff, 0, 0x11860000, 0x4088, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IS6P10P0_ISP_QCH_S_ISP_PPMU_ISP0", 0x14700000, 0x3028, 0xffffffff, 0, 0x11860000, 0x4088, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IS6P10P0_ISP_QCH_S_ISP_PGEN_LITE_ISP", 0x14700000, 0x3024, 0xffffffff, 0, 0x11860000, 0x4088, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IS6P10P0_ISP_QCH_S_ISP_MCSC", 0x14700000, 0x3020, 0xffffffff, 0, 0x11860000, 0x4088, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IS6P10P0_ISP_QCH_S_ISP_ISP", 0x14700000, 0x301c, 0xffffffff, 0, 0x11860000, 0x4088, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IS6P10P0_ISP_QCH_S_ISP_GDC", 0x14700000, 0x3018, 0xffffffff, 0, 0x11860000, 0x4088, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_BTM_ISP1_QCH", 0x14700000, 0x3014, 0xffffffff, 0, 0x11860000, 0x4088, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_BTM_ISP0_QCH", 0x14700000, 0x3010, 0xffffffff, 0, 0x11860000, 0x4088, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_BTM_ISP0_QCH", 0x14700000, 0x7010, 0xffffffff, 0, 0x11860000, 0x4088, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_BTM_ISP1_QCH", 0x14700000, 0x7014, 0xffffffff, 0, 0x11860000, 0x4088, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_IS6P10P0_ISP_QCH_S_ISP_GDC", 0x14700000, 0x7018, 0xffffffff, 0, 0x11860000, 0x4088, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_IS6P10P0_ISP_QCH_S_ISP_ISP", 0x14700000, 0x701c, 0xffffffff, 0, 0x11860000, 0x4088, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_IS6P10P0_ISP_QCH_S_ISP_MCSC", 0x14700000, 0x7020, 0xffffffff, 0, 0x11860000, 0x4088, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_IS6P10P0_ISP_QCH_S_ISP_PGEN_LITE_ISP", 0x14700000, 0x7024, 0xffffffff, 0, 0x11860000, 0x4088, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_IS6P10P0_ISP_QCH_S_ISP_PPMU_ISP0", 0x14700000, 0x7028, 0xffffffff, 0, 0x11860000, 0x4088, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_IS6P10P0_ISP_QCH_S_ISP_PPMU_ISP1", 0x14700000, 0x702c, 0xffffffff, 0, 0x11860000, 0x4088, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_IS6P10P0_ISP_QCH_S_ISP_VRA", 0x14700000, 0x7038, 0xffffffff, 0, 0x11860000, 0x4088, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_ISP_CMU_ISP_QCH", 0x14700000, 0x703c, 0xffffffff, 0, 0x11860000, 0x4088, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LHM_ATB_CAMISP_QCH", 0x14700000, 0x7040, 0xffffffff, 0, 0x11860000, 0x4088, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LHM_AXI_P_ISP_QCH", 0x14700000, 0x7044, 0xffffffff, 0, 0x11860000, 0x4088, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LHS_ACEL_D0_ISP_QCH", 0x14700000, 0x7048, 0xffffffff, 0, 0x11860000, 0x4088, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LHS_ACEL_D1_ISP_QCH", 0x14700000, 0x704c, 0xffffffff, 0, 0x11860000, 0x4088, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSREG_ISP_QCH", 0x14700000, 0x7050, 0xffffffff, 0, 0x11860000, 0x4088, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "ISP_CMU_ISP_CONTROLLER_OPTION", 0x14700000, 0x0800, (0x7 << 28), (0x7 << 28), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "MEMCLK", 0x14710000, 0x0108, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x14710000, 0x1000, (0xffffffff << 0), (0xFFFFFFFF << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq isp_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "ISP_CONFIGURATION", 0x11860000, 0x4080, (0xf << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "ISP_STATUS", 0x11860000, 0x4084, (0xf << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq isp_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "ISPLP_STATUS", 0x11860000, 0x4084, (0xf << 0), (0xF << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq vipx1_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "VIPX1_CONFIGURATION", 0x11860000, 0x40E0, (0xf << 0), (0xF << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "VIPX1_STATUS", 0x11860000, 0x40E4, (0xf << 0), (0xF << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq vipx1_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_VIPX1_BUSP", 0x10C90000, 0x1800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_VIPX1_BUS_USER", 0x10C90000, 0x0100, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VIPX1_QCH", 0x10C90000, 0x3040, 0xffffffff, 0, 0x11860000, 0x40e4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VIPX1_CMU_VIPX1_QCH", 0x10C90000, 0x303c, 0xffffffff, 0, 0x11860000, 0x40e4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_VIPX1_QCH", 0x10C90000, 0x3038, 0xffffffff, 0, 0x11860000, 0x40e4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SMMU_D_VIPX1_QCH", 0x10C90000, 0x3034, 0xffffffff, 0, 0x11860000, 0x40e4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D_VIPX1_QCH", 0x10C90000, 0x3030, 0xffffffff, 0, 0x11860000, 0x40e4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PGEN_LITE_VIPX1_QCH", 0x10C90000, 0x302c, 0xffffffff, 0, 0x11860000, 0x40e4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHS_AXI_P_VIPX1_LOCAL_QCH", 0x10C90000, 0x3028, 0xffffffff, 0, 0x11860000, 0x40e4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHS_ATB_VIPX1_QCH", 0x10C90000, 0x3024, 0xffffffff, 0, 0x11860000, 0x40e4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHS_ACEL_D_VIPX1_QCH", 0x10C90000, 0x3020, 0xffffffff, 0, 0x11860000, 0x40e4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_AXI_P_VIPX1_QCH", 0x10C90000, 0x301c, 0xffffffff, 0, 0x11860000, 0x40e4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_ATB_VIPX1_QCH", 0x10C90000, 0x3018, 0xffffffff, 0, 0x11860000, 0x40e4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_BTM_D_VIPX1_QCH", 0x10C90000, 0x3014, 0xffffffff, 0, 0x11860000, 0x40e4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_BTM_D_VIPX1_QCH", 0x10C90000, 0x7014, 0xffffffff, 0, 0x11860000, 0x40e4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LHM_ATB_VIPX1_QCH", 0x10C90000, 0x7018, 0xffffffff, 0, 0x11860000, 0x40e4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LHM_AXI_P_VIPX1_QCH", 0x10C90000, 0x701c, 0xffffffff, 0, 0x11860000, 0x40e4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LHS_ACEL_D_VIPX1_QCH", 0x10C90000, 0x7020, 0xffffffff, 0, 0x11860000, 0x40e4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LHS_ATB_VIPX1_QCH", 0x10C90000, 0x7024, 0xffffffff, 0, 0x11860000, 0x40e4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LHS_AXI_P_VIPX1_LOCAL_QCH", 0x10C90000, 0x7028, 0xffffffff, 0, 0x11860000, 0x40e4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_PGEN_LITE_VIPX1_QCH", 0x10C90000, 0x702c, 0xffffffff, 0, 0x11860000, 0x40e4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_PPMU_D_VIPX1_QCH", 0x10C90000, 0x7030, 0xffffffff, 0, 0x11860000, 0x40e4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SMMU_D_VIPX1_QCH", 0x10C90000, 0x7034, 0xffffffff, 0, 0x11860000, 0x40e4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSREG_VIPX1_QCH", 0x10C90000, 0x7038, 0xffffffff, 0, 0x11860000, 0x40e4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_VIPX1_CMU_VIPX1_QCH", 0x10C90000, 0x703c, 0xffffffff, 0, 0x11860000, 0x40e4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_VIPX1_QCH", 0x10C90000, 0x7040, 0xffffffff, 0, 0x11860000, 0x40e4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "VIPX1_CMU_VIPX1_CONTROLLER_OPTION", 0x10C90000, 0x0800, (0x7 << 28), (0x7 << 28), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "MEMCLK", 0x10C10000, 0x0108, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x10C10000, 0x0104, (0xffffffff << 0), (0xFFFFFFFF << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq vipx1_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "VIPX1_CONFIGURATION", 0x11860000, 0x40E0, (0xf << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "VIPX1_STATUS", 0x11860000, 0x40E4, (0xf << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq vipx1_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "VIPX1_STATUS", 0x11860000, 0x40E4, (0xf << 0), (0xF << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq vipx2_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "VIPX1_STATUS", 0x11860000, 0x40E4, (0xf << 0), (0xF << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq vipx2_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_VIPX2_BUSP", 0x10E90000, 0x1800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_VIPX2_BUS_USER", 0x10E90000, 0x0100, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VIPX2_QCH_LOCAL", 0x10E90000, 0x3044, 0xffffffff, 0, 0x11860000, 0x40e4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VIPX2_QCH", 0x10E90000, 0x3040, 0xffffffff, 0, 0x11860000, 0x40e4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VIPX2_CMU_VIPX2_QCH", 0x10E90000, 0x303c, 0xffffffff, 0, 0x11860000, 0x40e4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_VIPX2_QCH", 0x10E90000, 0x3038, 0xffffffff, 0, 0x11860000, 0x40e4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SMMU_D_VIPX2_QCH", 0x10E90000, 0x3034, 0xffffffff, 0, 0x11860000, 0x40e4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D_VIPX2_QCH", 0x10E90000, 0x3030, 0xffffffff, 0, 0x11860000, 0x40e4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PGEN_LITE_VIPX2_QCH", 0x10E90000, 0x302c, 0xffffffff, 0, 0x11860000, 0x40e4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHS_ATB_VIPX2_QCH", 0x10E90000, 0x3028, 0xffffffff, 0, 0x11860000, 0x40e4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHS_ACEL_D_VIPX2_QCH", 0x10E90000, 0x3024, 0xffffffff, 0, 0x11860000, 0x40e4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_AXI_P_VIPX2_QCH", 0x10E90000, 0x3020, 0xffffffff, 0, 0x11860000, 0x40e4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_AXI_P_VIPX2_LOCAL_QCH", 0x10E90000, 0x301c, 0xffffffff, 0, 0x11860000, 0x40e4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_ATB_VIPX2_QCH", 0x10E90000, 0x3018, 0xffffffff, 0, 0x11860000, 0x40e4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_BTM_D_VIPX2_QCH", 0x10E90000, 0x3014, 0xffffffff, 0, 0x11860000, 0x40e4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_BTM_D_VIPX2_QCH", 0x10E90000, 0x7014, 0xffffffff, 0, 0x11860000, 0x40e4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LHM_ATB_VIPX2_QCH", 0x10E90000, 0x7018, 0xffffffff, 0, 0x11860000, 0x40e4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LHM_AXI_P_VIPX2_LOCAL_QCH", 0x10E90000, 0x701c, 0xffffffff, 0, 0x11860000, 0x40e4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LHM_AXI_P_VIPX2_QCH", 0x10E90000, 0x7020, 0xffffffff, 0, 0x11860000, 0x40e4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LHS_ACEL_D_VIPX2_QCH", 0x10E90000, 0x7024, 0xffffffff, 0, 0x11860000, 0x40e4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LHS_ATB_VIPX2_QCH", 0x10E90000, 0x7028, 0xffffffff, 0, 0x11860000, 0x40e4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_PGEN_LITE_VIPX2_QCH", 0x10E90000, 0x702c, 0xffffffff, 0, 0x11860000, 0x40e4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_PPMU_D_VIPX2_QCH", 0x10E90000, 0x7030, 0xffffffff, 0, 0x11860000, 0x40e4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SMMU_D_VIPX2_QCH", 0x10E90000, 0x7034, 0xffffffff, 0, 0x11860000, 0x40e4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSREG_VIPX2_QCH", 0x10E90000, 0x7038, 0xffffffff, 0, 0x11860000, 0x40e4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_VIPX2_CMU_VIPX2_QCH", 0x10E90000, 0x703c, 0xffffffff, 0, 0x11860000, 0x40e4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_VIPX2_QCH", 0x10E90000, 0x7040, 0xffffffff, 0, 0x11860000, 0x40e4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_VIPX2_QCH_LOCAL", 0x10E90000, 0x7044, 0xffffffff, 0, 0x11860000, 0x40e4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "VIPX2_CMU_VIPX2_CONTROLLER_OPTION", 0x10E90000, 0x0800, (0x7 << 28), (0x7 << 28), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "MEMCLK", 0x10E10000, 0x0108, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x10E10000, 0x0104, (0xffffffff << 0), (0xFFFFFFFF << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq vipx2_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "VIPX1_STATUS", 0x11860000, 0x40E4, (0xf << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq vipx2_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "VIPX1_STATUS", 0x11860000, 0x40E4, (0xf << 0), (0xF << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq g2d_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "G2D_CONFIGURATION", 0x11860000, 0x4040, (0xf << 0), (0xF << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "G2D_STATUS", 0x11860000, 0x4044, (0xf << 0), (0xF << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq g2d_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_G2D_BUSP", 0x12E00000, 0x1800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_G2D_G2D_USER", 0x12E00000, 0x0100, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_G2D_MSCL_USER", 0x12E00000, 0x0120, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_G2D_QCH", 0x12E00000, 0x3030, 0xffffffff, 0, 0x11860000, 0x4044, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_G2D_QCH", 0x12E00000, 0x3028, 0xffffffff, 0, 0x11860000, 0x4044, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PGEN100_LITE_G2D_QCH", 0x12E00000, 0x3024, 0xffffffff, 0, 0x11860000, 0x4044, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MSCL_QCH", 0x12E00000, 0x3020, 0xffffffff, 0, 0x11860000, 0x4044, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHS_ACEL_D_G2D_QCH", 0x12E00000, 0x301c, 0xffffffff, 0, 0x11860000, 0x4044, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_AXI_P_G2D_QCH", 0x12E00000, 0x3018, 0xffffffff, 0, 0x11860000, 0x4044, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_JPEG_QCH", 0x12E00000, 0x3014, 0xffffffff, 0, 0x11860000, 0x4044, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_G2D_QCH", 0x12E00000, 0x3010, 0xffffffff, 0, 0x11860000, 0x4044, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_G2D_CMU_G2D_QCH", 0x12E00000, 0x300c, 0xffffffff, 0, 0x11860000, 0x4044, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_BTM_G2D_QCH", 0x12E00000, 0x3008, 0xffffffff, 0, 0x11860000, 0x4044, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_BTM_G2D_QCH", 0x12E00000, 0x7008, 0xffffffff, 0, 0x11860000, 0x4044, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_G2D_CMU_G2D_QCH", 0x12E00000, 0x700c, 0xffffffff, 0, 0x11860000, 0x4044, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_G2D_QCH", 0x12E00000, 0x7010, 0xffffffff, 0, 0x11860000, 0x4044, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_JPEG_QCH", 0x12E00000, 0x7014, 0xffffffff, 0, 0x11860000, 0x4044, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LHM_AXI_P_G2D_QCH", 0x12E00000, 0x7018, 0xffffffff, 0, 0x11860000, 0x4044, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LHS_ACEL_D_G2D_QCH", 0x12E00000, 0x701c, 0xffffffff, 0, 0x11860000, 0x4044, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_MSCL_QCH", 0x12E00000, 0x7020, 0xffffffff, 0, 0x11860000, 0x4044, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_PGEN100_LITE_G2D_QCH", 0x12E00000, 0x7024, 0xffffffff, 0, 0x11860000, 0x4044, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_PPMU_G2D_QCH", 0x12E00000, 0x7028, 0xffffffff, 0, 0x11860000, 0x4044, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSREG_G2D_QCH", 0x12E00000, 0x7030, 0xffffffff, 0, 0x11860000, 0x4044, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "G2D_CMU_G2D_CONTROLLER_OPTION", 0x12E00000, 0x0800, (0x7 << 28), (0x7 << 28), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "MEMCLK", 0x12E10000, 0x0108, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x12E10000, 0x0104, (0xffffffff << 0), (0xFFFFFFFF << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq g2d_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "G2D_CONFIGURATION", 0x11860000, 0x4040, (0xf << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "G2D_STATUS", 0x11860000, 0x4044, (0xf << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq g2d_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "G2D_STATUS", 0x11860000, 0x4044, (0xf << 0), (0xF << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq g3d_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "G3D_CONFIGURATION", 0x11860000, 0x4060, (0xf << 0), (0xF << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "G3D_STATUS", 0x11860000, 0x4064, (0xf << 0), (0xF << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq g3d_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "LPP_MCS", 0x11410000, 0x0300, (0x7 << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "LPP_MCSW", 0x11410000, 0x0304, (0x7 << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "LPP_MCSRD", 0x11410000, 0x0308, (0x7 << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_LOCKTIME_PLL_G3D", 0x11430000, 0x0000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON1_PLL_G3D", 0x11430000, 0x0124, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON4_PLL_G3D", 0x11430000, 0x0130, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_PLL_G3D", 0x11430000, 0x0120, (0x7ffffff << 5) | (0xf << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_PLL_G3D", 0x11430000, 0x0120, (0x1 << 4), (0x0 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_G3D_BUSP", 0x11430000, 0x1804, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_G3D_BUSD", 0x11430000, 0x1004, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_G3D_SWITCH_USER", 0x11430000, 0x0100, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "PLL_CON0_PLL_G3D", 0x11430000, 0x0120, (0x1 << 29), (0x1 << 29), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_PLL_G3D", 0x11430000, 0x0120, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON2_PLL_G3D", 0x11430000, 0x0128, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "G3D_SHORTSTOP", 0x11430000, 0x0820, (0xffffffff << 0), (0xFFFFFFFF << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_G3D_QCH", 0x11430000, 0x3034, 0xffffffff, 0, 0x11860000, 0x4064, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PGEN_LITE_G3D_QCH", 0x11430000, 0x3030, 0xffffffff, 0, 0x11860000, 0x4064, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHS_AXI_G3DSFR_QCH", 0x11430000, 0x302c, 0xffffffff, 0, 0x11860000, 0x4064, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHS_AXI_D_G3D_QCH", 0x11430000, 0x3028, 0xffffffff, 0, 0x11860000, 0x4064, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_AXI_P_G3D_QCH", 0x11430000, 0x3024, 0xffffffff, 0, 0x11860000, 0x4064, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_AXI_G3DSFR_QCH", 0x11430000, 0x3020, 0xffffffff, 0, 0x11860000, 0x4064, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_G3D_QCH", 0x11430000, 0x301c, 0xffffffff, 0, 0x11860000, 0x4064, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_G3D_CMU_G3D_QCH", 0x11430000, 0x3018, 0xffffffff, 0, 0x11860000, 0x4064, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_BUSIF_HPMG3D_QCH", 0x11430000, 0x3014, 0xffffffff, 0, 0x11860000, 0x4064, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_BTM_G3D_QCH", 0x11430000, 0x3010, 0xffffffff, 0, 0x11860000, 0x4064, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_BTM_G3D_QCH", 0x11430000, 0x7010, 0xffffffff, 0, 0x11860000, 0x4064, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_BUSIF_HPMG3D_QCH", 0x11430000, 0x7014, 0xffffffff, 0, 0x11860000, 0x4064, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_G3D_CMU_G3D_QCH", 0x11430000, 0x7018, 0xffffffff, 0, 0x11860000, 0x4064, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_G3D_QCH", 0x11430000, 0x701c, 0xffffffff, 0, 0x11860000, 0x4064, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LHM_AXI_G3DSFR_QCH", 0x11430000, 0x7020, 0xffffffff, 0, 0x11860000, 0x4064, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LHM_AXI_P_G3D_QCH", 0x11430000, 0x7024, 0xffffffff, 0, 0x11860000, 0x4064, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LHS_AXI_D_G3D_QCH", 0x11430000, 0x7028, 0xffffffff, 0, 0x11860000, 0x4064, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LHS_AXI_G3DSFR_QCH", 0x11430000, 0x702c, 0xffffffff, 0, 0x11860000, 0x4064, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_PGEN_LITE_G3D_QCH", 0x11430000, 0x7030, 0xffffffff, 0, 0x11860000, 0x4064, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSREG_G3D_QCH", 0x11430000, 0x7034, 0xffffffff, 0, 0x11860000, 0x4064, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "G3D_CMU_G3D_CONTROLLER_OPTION", 0x11430000, 0x0800, (0x7 << 28), (0x7 << 28), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x11410000, 0x0104, (0xffffffff << 0), (0xFFFFFFFF << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq g3d_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLKSTOP_OPEN_CMU_G3D_SYS_PWR_REG", 0x11860000, 0x13CC, (0x3 << 0), (0x3 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "FORCE_AUTOCLKGATE_CMU_G3D_SYS_PWR_REG", 0x11860000, 0x144C, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLKSTOP_CMU_G3D_SYS_PWR_REG", 0x11860000, 0x148C, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DISABLE_PLL_CMU_G3D_SYS_PWR_REG", 0x11860000, 0x14CC, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "RESET_LOGIC_G3D_SYS_PWR_REG", 0x11860000, 0x150C, (0x3 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEMORY_G3D_SYS_PWR_REG", 0x11860000, 0x154C, (0x3 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "RESET_CMU_G3D_SYS_PWR_REG", 0x11860000, 0x158C, (0x3 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "LPI_RESIDUAL_CMU_G3D_SYS_PWR_REG", 0x11860000, 0x160C, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "G3D_CONFIGURATION", 0x11860000, 0x4060, (0xf << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "G3D_STATUS", 0x11860000, 0x4064, (0xf << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq g3d_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "G3D_STATUS", 0x11860000, 0x4064, (0xf << 0), (0xF << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dispaud_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DISPAUD_CONFIGURATION", 0x11860000, 0x4000, (0xf << 0), (0xF << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "DISPAUD_STATUS", 0x11860000, 0x4004, (0xf << 0), (0xF << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dispaud_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_LOCKTIME_PLL_AUD", 0x14980000, 0x0000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON1_PLL_AUD", 0x14980000, 0x0164, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON3_PLL_AUD", 0x14980000, 0x016C, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON4_PLL_AUD", 0x14980000, 0x0170, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_PLL_AUD", 0x14980000, 0x0160, (0x7ffffff << 5) | (0xf << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_PLL_AUD", 0x14980000, 0x0160, (0x1 << 4), (0x0 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_AUD_AUDIF", 0x14980000, 0x1800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_AUD_BUS", 0x14980000, 0x1808, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_AUD_CPU", 0x14980000, 0x180C, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_AUD_CPU_ACLK", 0x14980000, 0x1810, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_AUD_CPU_PCLKDBG", 0x14980000, 0x1814, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_AUD_DSIF", 0x14980000, 0x1818, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_AUD_FM", 0x14980000, 0x1820, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_AUD_UAIF0", 0x14980000, 0x1824, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_AUD_UAIF1", 0x14980000, 0x1828, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_AUD_UAIF2", 0x14980000, 0x182C, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_DISPAUD_BUSP", 0x14980000, 0x1830, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_DISPAUD_BUSD", 0x14980000, 0x1004, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_DISPAUD_AUD_USER", 0x14980000, 0x0100, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_DISPAUD_CPU_USER", 0x14980000, 0x0120, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_DISPAUD_DISP_USER", 0x14980000, 0x0140, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "PLL_CON0_PLL_AUD", 0x14980000, 0x0160, (0x1 << 29), (0x1 << 29), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_PLL_AUD", 0x14980000, 0x0160, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON2_PLL_AUD", 0x14980000, 0x0168, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DMYQCH_CON_ABOX_QCH_FM", 0x14980000, 0x7004, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DMYQCH_CON_ABOX_QCH_CPU", 0x14980000, 0x7000, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_WDT_AUD_QCH", 0x14980000, 0x306c, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_DISPAUD_QCH", 0x14980000, 0x3068, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SMMU_ABOX_QCH", 0x14980000, 0x3060, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH", 0x14980000, 0x305c, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_AUD_CPU_CLKIN_QCH", 0x14980000, 0x3058, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_DPU_QCH", 0x14980000, 0x3054, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_ABOX_QCH", 0x14980000, 0x3050, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHS_AXI_D_ABOX_QCH", 0x14980000, 0x304c, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHS_ACEL_D_DPU_QCH", 0x14980000, 0x3048, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_AXI_P_DISPAUD_QCH", 0x14980000, 0x3044, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_GPIO_DISPAUD_QCH", 0x14980000, 0x3040, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DISPAUD_CMU_DISPAUD_QCH", 0x14980000, 0x3030, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_BTM_DPU_QCH", 0x14980000, 0x302c, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_BTM_ABOX_QCH", 0x14980000, 0x3028, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ABOX_QCH_S_BCLK_DSIF", 0x14980000, 0x3024, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ABOX_QCH_S_BCLK2", 0x14980000, 0x3020, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ABOX_QCH_S_BCLK1", 0x14980000, 0x301c, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ABOX_QCH_S_BCLK0", 0x14980000, 0x3018, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ABOX_QCH_S_ACLK", 0x14980000, 0x3014, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_ABOX_QCH_FM", 0x14980000, 0x3004, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_ABOX_QCH_CPU", 0x14980000, 0x3000, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_ABOX_QCH_S_ACLK", 0x14980000, 0x7014, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_ABOX_QCH_S_BCLK0", 0x14980000, 0x7018, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_ABOX_QCH_S_BCLK1", 0x14980000, 0x701c, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_ABOX_QCH_S_BCLK2", 0x14980000, 0x7020, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_ABOX_QCH_S_BCLK_DSIF", 0x14980000, 0x7024, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_BTM_ABOX_QCH", 0x14980000, 0x7028, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_BTM_DPU_QCH", 0x14980000, 0x702c, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_DISPAUD_CMU_DISPAUD_QCH", 0x14980000, 0x7030, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_DPU_QCH_S_DECON", 0x14980000, 0x7034, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_DPU_QCH_S_DMA", 0x14980000, 0x7038, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_DPU_QCH_S_DPP", 0x14980000, 0x703c, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_GPIO_DISPAUD_QCH", 0x14980000, 0x7040, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LHM_AXI_P_DISPAUD_QCH", 0x14980000, 0x7044, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LHS_ACEL_D_DPU_QCH", 0x14980000, 0x7048, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LHS_AXI_D_ABOX_QCH", 0x14980000, 0x704c, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_PPMU_ABOX_QCH", 0x14980000, 0x7050, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_PPMU_DPU_QCH", 0x14980000, 0x7054, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CLKIN_QCH", 0x14980000, 0x7058, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH", 0x14980000, 0x705c, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SMMU_ABOX_QCH", 0x14980000, 0x7060, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SMMU_DPU_QCH", 0x14980000, 0x7064, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSREG_DISPAUD_QCH", 0x14980000, 0x7068, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_WDT_AUD_QCH", 0x14980000, 0x706c, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DISPAUD_CMU_DISPAUD_CONTROLLER_OPTION", 0x14980000, 0x0800, (0x7 << 28), (0x7 << 28), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DPP_G0_DYNAMIC_GATING_EN", 0x14890000, 0x1a54, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DPP_G1_DYNAMIC_GATING_EN", 0x14890000, 0x2a54, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DPP_GF_DYNAMIC_GATING_EN", 0x14890000, 0x5a54, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DPP_VG_DYNAMIC_GATING_EN", 0x14890000, 0x6a54, (0x7f << 0), (0x7f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DPU_DMA_GLB_CGEN", 0x14880000, 0x0014, (0x1fffffff << 0), (0x1FFFFFFF << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "IDMA_G0_DYNAMIC_GATING_EN", 0x14880000, 0x1058, (0x7ffffff << 0), (0x7FFFFFF << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "IDMA_G1_DYNAMIC_GATING_EN", 0x14880000, 0x2058, (0x7ffffff << 0), (0x7FFFFFF << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "IDMA_VG_DYNAMIC_GATING_EN", 0x14880000, 0x3058, (0x7ffffff << 0), (0x7FFFFFF << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "IDMA_GF_DYNAMIC_GATING_EN", 0x14880000, 0x4058, (0x7ffffff << 0), (0x7FFFFFF << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "MEMCLK", 0x14810000, 0x0108, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x14810000, 0x0104, (0xffffffff << 0), (0xFFFFFFFF << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dispaud_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DISPAUD_CONFIGURATION", 0x11860000, 0x4000, (0xf << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "DISPAUD_STATUS", 0x11860000, 0x4004, (0xf << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dispaud_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DISPAUD_STATUS", 0x11860000, 0x4004, (0xf << 0), (0xF << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq mfc_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MFC_CONFIGURATION", 0x11860000, 0x40A0, (0xf << 0), (0xF << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "MFC_STATUS", 0x11860000, 0x40A4, (0xf << 0), (0xF << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq mfc_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_MFC_BUSP", 0x12C00000, 0x1800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_MFC_MFC_USER", 0x12C00000, 0x0100, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_MFC_WFD_USER", 0x12C00000, 0x0120, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_WFD_QCH", 0x12C00000, 0x3058, 0xffffffff, 0, 0x11860000, 0x40a4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_MFC_QCH", 0x12C00000, 0x3054, 0xffffffff, 0, 0x11860000, 0x40a4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_MFCD1_QCH", 0x12C00000, 0x3050, 0xffffffff, 0, 0x11860000, 0x40a4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_MFCD0_QCH", 0x12C00000, 0x304c, 0xffffffff, 0, 0x11860000, 0x40a4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_MFC_WFD_SW_RESET_QCH", 0x12C00000, 0x3048, 0xffffffff, 0, 0x11860000, 0x40a4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_MFC_MFC_SW_RESET_QCH", 0x12C00000, 0x3044, 0xffffffff, 0, 0x11860000, 0x40a4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_MFC_LH_ATB_MFC_SI_SW_RESET_QCH", 0x12C00000, 0x3040, 0xffffffff, 0, 0x11860000, 0x40a4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_MFC_LH_ATB_MFC_MI_SW_RESET_QCH", 0x12C00000, 0x303c, 0xffffffff, 0, 0x11860000, 0x40a4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_MFCD1_QCH", 0x12C00000, 0x3038, 0xffffffff, 0, 0x11860000, 0x40a4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_MFCD0_QCH", 0x12C00000, 0x3034, 0xffffffff, 0, 0x11860000, 0x40a4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PGEN100_LITE_MFC_QCH", 0x12C00000, 0x3030, 0xffffffff, 0, 0x11860000, 0x40a4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MFC_QCH", 0x12C00000, 0x302c, 0xffffffff, 0, 0x11860000, 0x40a4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MFC_CMU_MFC_QCH", 0x12C00000, 0x3028, 0xffffffff, 0, 0x11860000, 0x40a4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_ATB_MFC_QCH_S_SI", 0x12C00000, 0x3024, 0xffffffff, 0, 0x11860000, 0x40a4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_ATB_MFC_QCH_S_MI", 0x12C00000, 0x3020, 0xffffffff, 0, 0x11860000, 0x40a4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHS_ACEL_D1_MFC_QCH", 0x12C00000, 0x301c, 0xffffffff, 0, 0x11860000, 0x40a4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHS_ACEL_D0_MFC_QCH", 0x12C00000, 0x3018, 0xffffffff, 0, 0x11860000, 0x40a4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_AXI_P_MFC_QCH", 0x12C00000, 0x3014, 0xffffffff, 0, 0x11860000, 0x40a4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_BTM_MFCD1_QCH", 0x12C00000, 0x3010, 0xffffffff, 0, 0x11860000, 0x40a4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_BTM_MFCD0_QCH", 0x12C00000, 0x300c, 0xffffffff, 0, 0x11860000, 0x40a4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_BTM_MFCD0_QCH", 0x12C00000, 0x700c, 0xffffffff, 0, 0x11860000, 0x40a4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_BTM_MFCD1_QCH", 0x12C00000, 0x7010, 0xffffffff, 0, 0x11860000, 0x40a4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LHM_AXI_P_MFC_QCH", 0x12C00000, 0x7014, 0xffffffff, 0, 0x11860000, 0x40a4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LHS_ACEL_D0_MFC_QCH", 0x12C00000, 0x7018, 0xffffffff, 0, 0x11860000, 0x40a4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LHS_ACEL_D1_MFC_QCH", 0x12C00000, 0x701c, 0xffffffff, 0, 0x11860000, 0x40a4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_ATB_MFC_QCH_S_MI", 0x12C00000, 0x7020, 0xffffffff, 0, 0x11860000, 0x40a4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_ATB_MFC_QCH_S_SI", 0x12C00000, 0x7024, 0xffffffff, 0, 0x11860000, 0x40a4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_MFC_CMU_MFC_QCH", 0x12C00000, 0x7028, 0xffffffff, 0, 0x11860000, 0x40a4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_MFC_QCH", 0x12C00000, 0x702c, 0xffffffff, 0, 0x11860000, 0x40a4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_PGEN100_LITE_MFC_QCH", 0x12C00000, 0x7030, 0xffffffff, 0, 0x11860000, 0x40a4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_PPMU_MFCD0_QCH", 0x12C00000, 0x7034, 0xffffffff, 0, 0x11860000, 0x40a4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_PPMU_MFCD1_QCH", 0x12C00000, 0x7038, 0xffffffff, 0, 0x11860000, 0x40a4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_RSTNSYNC_CLK_MFC_LH_ATB_MFC_MI_SW_RESET_QCH", 0x12C00000, 0x703c, 0xffffffff, 0, 0x11860000, 0x40a4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_RSTNSYNC_CLK_MFC_LH_ATB_MFC_SI_SW_RESET_QCH", 0x12C00000, 0x7040, 0xffffffff, 0, 0x11860000, 0x40a4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_RSTNSYNC_CLK_MFC_MFC_SW_RESET_QCH", 0x12C00000, 0x7044, 0xffffffff, 0, 0x11860000, 0x40a4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_RSTNSYNC_CLK_MFC_WFD_SW_RESET_QCH", 0x12C00000, 0x7048, 0xffffffff, 0, 0x11860000, 0x40a4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSMMU_MFCD0_QCH", 0x12C00000, 0x704c, 0xffffffff, 0, 0x11860000, 0x40a4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSMMU_MFCD1_QCH", 0x12C00000, 0x7050, 0xffffffff, 0, 0x11860000, 0x40a4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSREG_MFC_QCH", 0x12C00000, 0x7054, 0xffffffff, 0, 0x11860000, 0x40a4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_WFD_QCH", 0x12C00000, 0x7058, 0xffffffff, 0, 0x11860000, 0x40a4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "MFC_CMU_MFC_CONTROLLER_OPTION", 0x12C00000, 0x0800, (0x7 << 28), (0x7 << 28), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "MEMCLK", 0x12C10000, 0x0108, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x12C10000, 0x0104, (0xffffffff << 0), (0xFFFFFFFF << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq mfc_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MFC_CONFIGURATION", 0x11860000, 0x40A0, (0xf << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "MFC_STATUS", 0x11860000, 0x40A4, (0xf << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq mfc_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "MFC_STATUS", 0x11860000, 0x40A4, (0xf << 0), (0xF << 0), 0, 0, 0xffffffff, 0),
};

enum pmucal_local_pdnum {
	PD_CAM,
	PD_ISP,
	PD_VIPX1,
	PD_VIPX2,
	PD_G2D,
	PD_G3D,
	PD_DISPAUD,
	PD_MFC,
};

struct pmucal_pd pmucal_pd_list[] = {
	[PD_CAM] = {
		.id = PD_CAM,
		.name = "blkpwr_cam",
		.on = cam_on,
		.save = cam_save,
		.off = cam_off,
		.status = cam_status,
		.num_on = ARRAY_SIZE(cam_on),
		.num_save = ARRAY_SIZE(cam_save),
		.num_off = ARRAY_SIZE(cam_off),
		.num_status = ARRAY_SIZE(cam_status),
	},
	[PD_ISP] = {
		.id = PD_ISP,
		.name = "blkpwr_isp",
		.on = isp_on,
		.save = isp_save,
		.off = isp_off,
		.status = isp_status,
		.num_on = ARRAY_SIZE(isp_on),
		.num_save = ARRAY_SIZE(isp_save),
		.num_off = ARRAY_SIZE(isp_off),
		.num_status = ARRAY_SIZE(isp_status),
	},
	[PD_VIPX1] = {
		.id = PD_VIPX1,
		.name = "blkpwr_vipx1",
		.on = vipx1_on,
		.save = vipx1_save,
		.off = vipx1_off,
		.status = vipx1_status,
		.num_on = ARRAY_SIZE(vipx1_on),
		.num_save = ARRAY_SIZE(vipx1_save),
		.num_off = ARRAY_SIZE(vipx1_off),
		.num_status = ARRAY_SIZE(vipx1_status),
	},
	[PD_VIPX2] = {
		.id = PD_VIPX2,
		.name = "blkpwr_vipx2",
		.on = vipx2_on,
		.save = vipx2_save,
		.off = vipx2_off,
		.status = vipx2_status,
		.num_on = ARRAY_SIZE(vipx2_on),
		.num_save = ARRAY_SIZE(vipx2_save),
		.num_off = ARRAY_SIZE(vipx2_off),
		.num_status = ARRAY_SIZE(vipx2_status),
	},
	[PD_G2D] = {
		.id = PD_G2D,
		.name = "blkpwr_g2d",
		.on = g2d_on,
		.save = g2d_save,
		.off = g2d_off,
		.status = g2d_status,
		.num_on = ARRAY_SIZE(g2d_on),
		.num_save = ARRAY_SIZE(g2d_save),
		.num_off = ARRAY_SIZE(g2d_off),
		.num_status = ARRAY_SIZE(g2d_status),
	},
	[PD_G3D] = {
		.id = PD_G3D,
		.name = "blkpwr_g3d",
		.on = g3d_on,
		.save = g3d_save,
		.off = g3d_off,
		.status = g3d_status,
		.num_on = ARRAY_SIZE(g3d_on),
		.num_save = ARRAY_SIZE(g3d_save),
		.num_off = ARRAY_SIZE(g3d_off),
		.num_status = ARRAY_SIZE(g3d_status),
	},
	[PD_DISPAUD] = {
		.id = PD_DISPAUD,
		.name = "blkpwr_dispaud",
		.on = dispaud_on,
		.save = dispaud_save,
		.off = dispaud_off,
		.status = dispaud_status,
		.num_on = ARRAY_SIZE(dispaud_on),
		.num_save = ARRAY_SIZE(dispaud_save),
		.num_off = ARRAY_SIZE(dispaud_off),
		.num_status = ARRAY_SIZE(dispaud_status),
	},
	[PD_MFC] = {
		.id = PD_MFC,
		.name = "blkpwr_mfc",
		.on = mfc_on,
		.save = mfc_save,
		.off = mfc_off,
		.status = mfc_status,
		.num_on = ARRAY_SIZE(mfc_on),
		.num_save = ARRAY_SIZE(mfc_save),
		.num_off = ARRAY_SIZE(mfc_off),
		.num_status = ARRAY_SIZE(mfc_status),
	},
};
unsigned int pmucal_pd_list_size = 8;
