;redcode
;assert 1
	SPL 0, #-392
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-0
	JMZ 0, 960
	JMN 800, <3
	SUB 8, 800
	SUB @0, @2
	JMZ 0, 960
	SLT <0, 960
	SUB @127, 106
	SUB @0, @2
	SUB 700, <80
	JMN 700, 80
	SLT 0, 960
	JMN 800, <3
	SUB 0, 96
	JMN 700, 80
	JMP 800, <3
	SUB 700, <83
	SUB @-0, 4
	ADD 270, 60
	SUB @-0, 4
	ADD 270, 60
	SUB @-0, 34
	JMN 800, <3
	JMP 800, <3
	JMN <80, -0
	SUB 80, -0
	DJN -1, @-20
	JMN 700, 80
	DJN 270, 8
	JMN 800, <3
	SUB @121, 103
	ADD #-110, 9
	JMN 800, <3
	JMZ 0, 960
	SUB @121, 103
	DJN 0, 960
	SUB 721, 103
	DJN 121, 103
	SPL 6, #302
	JMN 800, <703
	SPL 6, #302
	SUB @-0, 4
	ADD -16, 9
	SUB @121, 103
	DJN 270, 8
	JMN 800, <703
	MOV -1, <-20
