
node3_v2.elf:     file format elf32-littlenios2
node3_v2.elf
architecture: nios2:r1, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x00010020

Program Header:
    LOAD off    0x00001000 vaddr 0x00010000 paddr 0x00010000 align 2**12
         filesz 0x00000020 memsz 0x00000020 flags r-x
    LOAD off    0x00001020 vaddr 0x00010020 paddr 0x00010020 align 2**12
         filesz 0x00001ee0 memsz 0x00001ee0 flags r-x
    LOAD off    0x00002f00 vaddr 0x00011f00 paddr 0x00011ff4 align 2**12
         filesz 0x000000f4 memsz 0x000000f4 flags rw-
    LOAD off    0x000030e8 vaddr 0x000120e8 paddr 0x000120e8 align 2**12
         filesz 0x00000000 memsz 0x000001bc flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000020  00010000  00010000  00001000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000000  00010020  00010020  00002ff4  2**0
                  CONTENTS
  2 .text         00001e58  00010020  00010020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00000088  00011e78  00011e78  00002e78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       000000f4  00011f00  00011ff4  00002f00  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          000001bc  000120e8  000120e8  000030e8  2**2
                  ALLOC, SMALL_DATA
  6 .data_mem_3   00000000  000122a4  000122a4  00002ff4  2**0
                  CONTENTS
  7 .comment      00000023  00000000  00000000  00002ff4  2**0
                  CONTENTS, READONLY
  8 .debug_aranges 000003e0  00000000  00000000  00003018  2**3
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   00007480  00000000  00000000  000033f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00002471  00000000  00000000  0000a878  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   000027c8  00000000  00000000  0000cce9  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  000009b0  00000000  00000000  0000f4b4  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    000019cb  00000000  00000000  0000fe64  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    0000279c  00000000  00000000  0001182f  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_alt_sim_info 00000010  00000000  00000000  00013fcc  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000398  00000000  00000000  00013fe0  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .thread_model 00000003  00000000  00000000  00015e8a  2**0
                  CONTENTS, READONLY
 18 .cpu          00000007  00000000  00000000  00015e8d  2**0
                  CONTENTS, READONLY
 19 .qsys         00000001  00000000  00000000  00015e94  2**0
                  CONTENTS, READONLY
 20 .simulation_enabled 00000001  00000000  00000000  00015e95  2**0
                  CONTENTS, READONLY
 21 .stderr_dev   0000000b  00000000  00000000  00015e96  2**0
                  CONTENTS, READONLY
 22 .stdin_dev    0000000b  00000000  00000000  00015ea1  2**0
                  CONTENTS, READONLY
 23 .stdout_dev   0000000b  00000000  00000000  00015eac  2**0
                  CONTENTS, READONLY
 24 .sopc_system_name 0000000b  00000000  00000000  00015eb7  2**0
                  CONTENTS, READONLY
 25 .quartus_project_dir 00000052  00000000  00000000  00015ec2  2**0
                  CONTENTS, READONLY
 26 .jdi          0000dbc2  00000000  00000000  00015f14  2**0
                  CONTENTS, READONLY
 27 .sopcinfo     000f2066  00000000  00000000  00023ad6  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
00010000 l    d  .entry	00000000 .entry
00010020 l    d  .exceptions	00000000 .exceptions
00010020 l    d  .text	00000000 .text
00011e78 l    d  .rodata	00000000 .rodata
00011f00 l    d  .rwdata	00000000 .rwdata
000120e8 l    d  .bss	00000000 .bss
000122a4 l    d  .data_mem_3	00000000 .data_mem_3
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 ../node3_v2_bsp//obj/HAL/src/crt0.o
00010058 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 code_3.c
00010394 l     F .text	00000060 send_data.part.1
00000000 l    df *ABS*	00000000 packet_transaction_util.c
00000000 l    df *ABS*	00000000 ringbuffer_util.c
00000000 l    df *ABS*	00000000 lib2-mul.c
00000000 l    df *ABS*	00000000 malloc.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 vfprintf.c
00011210 l     F .text	0000006c print_repeat
00000000 l    df *ABS*	00000000 fvwrite_small_dev.c
00000000 l    df *ABS*	00000000 impure.c
00011f00 l     O .rwdata	000000e0 impure_data
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
00000000 l    df *ABS*	00000000 alt_load.c
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_sbrk.c
00011fe8 l     O .rwdata	00000004 heap_end
00000000 l    df *ABS*	00000000 alt_write.c
00000000 l    df *ABS*	00000000 alt_sys_init.c
00000000 l    df *ABS*	00000000 altera_avalon_fifo_util.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_icache_flush_all.c
00000000 l    df *ABS*	00000000 altera_nios2_gen2_irq.c
00011b68 g     F .text	0000002c alt_main
0001222c g     O .bss	00000014 edge_p1_p3
00011110 g     F .text	00000080 _puts_r
00011cd8 g     F .text	0000001c altera_avalon_fifo_write_almostfull
00011ff4 g       *ABS*	00000000 __flash_rwdata_start
000120e8 g     O .bss	00000004 proc_3_outs
000122a4 g       *ABS*	00000000 __alt_heap_start
000110c4 g     F .text	0000004c printf
00012240 g     O .bss	0000003c edges
00011d10 g     F .text	00000098 altera_avalon_fifo_init
000120ec g     O .bss	00000004 proc_3_out_0
00011da8 g     F .text	0000001c altera_avalon_fifo_write_fifo
00010c5c g     F .text	0000008c ring_buffer_dequeue_arr
0001227c g     O .bss	00000014 edge_p3_p4
00011e70 g     F .text	00000008 altera_nios2_gen2_irq_init
00010c24 g     F .text	00000038 ring_buffer_dequeue
00010000 g     F .entry	0000000c __reset
00011e2c g     F .text	00000008 altera_avalon_fifo_read_backpressure
00010020 g       *ABS*	00000000 __flash_exceptions_start
00012118 g     O .bss	00000004 errno
00010b84 g     F .text	0000000c ring_buffer_init
000120f0 g     O .bss	00000004 proc_3_inp_1
00012120 g     O .bss	00000004 alt_argv
00019fe0 g       *ABS*	00000000 _gp
00011ca0 g     F .text	0000001c altera_avalon_fifo_clear_event
00010ce8 g     F .text	0000002c ring_buffer_pop
00010e24 g     F .text	00000028 memcpy
00011190 g     F .text	00000014 puts
0001059c g     F .text	0000006c get_edge
00010dfc g     F .text	00000014 malloc
00011088 g     F .text	0000003c _printf_r
00010b70 g     F .text	00000014 ring_buffer_num_items
000119cc g     F .text	00000064 .hidden __udivsi3
00010d14 g     F .text	00000084 ring_buffer_pop_arr
00012290 g     O .bss	00000014 edge_p2_p3
000111a4 g     F .text	00000050 _sbrk_r
00010b48 g     F .text	00000010 ring_buffer_is_empty
000120f4 g     O .bss	00000008 proc_3_inps
000104bc g     F .text	00000050 start_FIFO
00010b58 g     F .text	00000018 ring_buffer_is_full
00010494 g     F .text	00000028 cleanUp
00011fe0 g     O .rwdata	00000004 _global_impure_ptr
000122a4 g       *ABS*	00000000 __bss_end
00010674 g     F .text	00000024 init_buffer
00010b1c g     F .text	0000002c receive_poll
00011e68 g     F .text	00000004 alt_dcache_flush_all
00011cbc g     F .text	0000001c altera_avalon_fifo_write_ienable
00011ff4 g       *ABS*	00000000 __ram_rwdata_end
00011c84 g     F .text	00000008 altera_avalon_fifo_read_almostempty
00011be0 g     F .text	00000060 write
00011f00 g       *ABS*	00000000 __ram_rodata_end
00011fec g     O .rwdata	00000004 jtag_uart_0
00011a30 g     F .text	00000058 .hidden __umodsi3
00010608 g     F .text	0000006c get_buffer
000122a4 g       *ABS*	00000000 end
00012128 g     O .bss	00000082 buff_p1_p3
00011c8c g     F .text	0000000c altera_avalon_fifo_read_event
00016000 g       *ABS*	00000000 __alt_stack_pointer
00011e34 g     F .text	00000034 altera_avalon_jtag_uart_write
000120fc g     O .bss	00000004 input_fifo_wrclk_irq_event
00011dec g     F .text	0000001c altera_avalon_fifo_read_fifo
00012100 g     O .bss	00000004 proc_3_outarg_0
0001127c g     F .text	0000052c ___vfprintf_internal_r
00010e4c g     F .text	000000e4 _free_r
000107b8 g     F .text	000001e4 send_packet
00010020 g     F .text	0000003c _start
00011c60 g     F .text	00000004 alt_sys_init
00010b90 g     F .text	00000040 ring_buffer_queue
00010318 g     F .text	0000007c serializing_send
00010dd4 g     F .text	00000028 .hidden __mulsi3
00011f00 g       *ABS*	00000000 __ram_rwdata_start
00011e78 g       *ABS*	00000000 __ram_rodata_start
00010294 g     F .text	00000084 read_data
00010000 g       *ABS*	00000000 __alt_mem_data_mem_3
000122a4 g       *ABS*	00000000 __alt_stack_base
0001007c g     F .text	000000d0 print_status
00011c64 g     F .text	0000000c altera_avalon_fifo_read_status
00011e24 g     F .text	00000008 altera_avalon_fifo_read_other_info
00011b94 g     F .text	0000004c sbrk
000117c4 g     F .text	000000b8 __sfvwrite_small_dev
000120e8 g       *ABS*	00000000 __bss_start
0001050c g     F .text	00000090 main
0001211c g     O .bss	00000004 alt_envp
00011c98 g     F .text	00000008 altera_avalon_fifo_read_level
00016000 g       *ABS*	00000000 __alt_heap_limit
0001005c g     F .text	00000020 proc_3
00010f30 g     F .text	00000158 _malloc_r
00011ff0 g     O .rwdata	00000004 alt_errno
00010698 g     F .text	00000120 init_structures
00010d98 g     F .text	0000003c ring_buffer_peek
000118d4 g     F .text	00000084 .hidden __divsi3
00011e78 g       *ABS*	00000000 __flash_rodata_start
00011c40 g     F .text	00000020 alt_irq_init
0001014c g     F .text	00000148 read_buff
00012104 g     O .bss	00000004 proc_3_inparg_1
0001187c g     F .text	00000058 _write_r
00011fe4 g     O .rwdata	00000004 _impure_ptr
00012124 g     O .bss	00000004 alt_argc
000103f4 g     F .text	0000001c send_data
000121aa g     O .bss	00000082 buff_p2_p3
00010020 g       *ABS*	00000000 __ram_exceptions_start
00010410 g     F .text	00000084 proc_args_init
000109c0 g     F .text	0000015c receive_packet
00012108 g     O .bss	00000004 proc_3_inp_0
00011e08 g     F .text	0000001c altera_avalon_fifo_write_other_info
0001099c g     F .text	00000024 read_payload
00011ff4 g       *ABS*	00000000 _edata
000122a4 g       *ABS*	00000000 _end
00010020 g       *ABS*	00000000 __ram_exceptions_end
00011958 g     F .text	00000074 .hidden __modsi3
00011c70 g     F .text	0000000c altera_avalon_fifo_read_ienable
00016000 g       *ABS*	00000000 __alt_data_end
00010bd0 g     F .text	00000054 ring_buffer_queue_arr
0001000c g       .entry	00000000 _exit
00011c7c g     F .text	00000008 altera_avalon_fifo_read_almostfull
000111f4 g     F .text	0000001c strlen
00011dc4 g     F .text	00000028 altera_avalon_read_fifo
00012110 g     O .bss	00000004 __malloc_sbrk_start
00011e6c g     F .text	00000004 alt_icache_flush_all
00012114 g     O .bss	00000004 __malloc_free_list
000117a8 g     F .text	0000001c __vfprintf_internal
00011cf4 g     F .text	0000001c altera_avalon_fifo_write_almostempty
00011a88 g     F .text	000000e0 alt_load
0001210c g     O .bss	00000004 proc_3_inparg_0
00010e10 g     F .text	00000014 free



Disassembly of section .entry:

00010000 <__reset>:
 * Jump to the _start entry point in the .text section if reset code
 * is allowed or if optimizing for RTL simulation.
 */
#if defined(ALT_ALLOW_CODE_AT_RESET) || defined(ALT_SIM_OPTIMIZE)
    /* Jump to the _start entry point in the .text section. */
    movhi r1, %hi(_start)
   10000:	00400074 	movhi	at,1
    ori r1, r1, %lo(_start)
   10004:	08400814 	ori	at,at,32
    jmp r1
   10008:	0800683a 	jmp	at

0001000c <_exit>:
	...

Disassembly of section .text:

00010020 <_start>:

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
   10020:	06c00074 	movhi	sp,1
    ori sp, sp, %lo(__alt_stack_pointer)
   10024:	ded80014 	ori	sp,sp,24576
    movhi gp, %hi(_gp)
   10028:	06800074 	movhi	gp,1
    ori gp, gp, %lo(_gp)
   1002c:	d6a7f814 	ori	gp,gp,40928
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
   10030:	00800074 	movhi	r2,1
    ori r2, r2, %lo(__bss_start)
   10034:	10883a14 	ori	r2,r2,8424

    movhi r3, %hi(__bss_end)
   10038:	00c00074 	movhi	r3,1
    ori r3, r3, %lo(__bss_end)
   1003c:	18c8a914 	ori	r3,r3,8868

    beq r2, r3, 1f
   10040:	10c00326 	beq	r2,r3,10050 <_start+0x30>

0:
    stw zero, (r2)
   10044:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
   10048:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
   1004c:	10fffd36 	bltu	r2,r3,10044 <_gp+0xffff6064>
     * section aren't defined until alt_load() has been called).
     */
    mov   et, zero
#endif

    call alt_load
   10050:	0011a880 	call	11a88 <alt_load>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
   10054:	0011b680 	call	11b68 <alt_main>

00010058 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
   10058:	003fff06 	br	10058 <_gp+0xffff6078>

0001005c <proc_3>:

void proc_3(void ***inpargs, void ***outargs){
	//extracting tokens
	int* num1 = (P3_INP0_TYPE*)inpargs[0][0];
	int* num2 = (P3_INP1_TYPE*)inpargs[1][0];
	int* out1 = (P3_OUT0_TYPE*)outargs[0][0];
   1005c:	28800017 	ldw	r2,0(r5)

	*out1 = *num1 + 1;
   10060:	10c00017 	ldw	r3,0(r2)
void** proc_3_outs[P3_NUM_OF_OUTS];


void proc_3(void ***inpargs, void ***outargs){
	//extracting tokens
	int* num1 = (P3_INP0_TYPE*)inpargs[0][0];
   10064:	20800017 	ldw	r2,0(r4)
	int* num2 = (P3_INP1_TYPE*)inpargs[1][0];
	int* out1 = (P3_OUT0_TYPE*)outargs[0][0];

	*out1 = *num1 + 1;
   10068:	10800017 	ldw	r2,0(r2)
   1006c:	10800017 	ldw	r2,0(r2)
   10070:	10800044 	addi	r2,r2,1
   10074:	18800015 	stw	r2,0(r3)
   10078:	f800283a 	ret

0001007c <print_status>:
  return return_code;
}

void print_status(alt_u32 control_base_address)

{
   1007c:	defffd04 	addi	sp,sp,-12
   10080:	dc000015 	stw	r16,0(sp)
   10084:	2021883a 	mov	r16,r4
  printf("--------------------------------------\n");
   10088:	01000074 	movhi	r4,1
   1008c:	21079e04 	addi	r4,r4,7800
  return return_code;
}

void print_status(alt_u32 control_base_address)

{
   10090:	dfc00215 	stw	ra,8(sp)
   10094:	dc400115 	stw	r17,4(sp)
  printf("--------------------------------------\n");
   10098:	00111900 	call	11190 <puts>
  printf("LEVEL = %u\n", altera_avalon_fifo_read_level(control_base_address) );
   1009c:	8009883a 	mov	r4,r16
   100a0:	0011c980 	call	11c98 <altera_avalon_fifo_read_level>
   100a4:	01000074 	movhi	r4,1
   100a8:	100b883a 	mov	r5,r2
   100ac:	2107a804 	addi	r4,r4,7840
   100b0:	00110c40 	call	110c4 <printf>
  printf("STATUS = %u\n", altera_avalon_fifo_read_status(control_base_address,
   100b4:	04400fc4 	movi	r17,63
   100b8:	880b883a 	mov	r5,r17
   100bc:	8009883a 	mov	r4,r16
   100c0:	0011c640 	call	11c64 <altera_avalon_fifo_read_status>
   100c4:	01000074 	movhi	r4,1
   100c8:	100b883a 	mov	r5,r2
   100cc:	2107ab04 	addi	r4,r4,7852
   100d0:	00110c40 	call	110c4 <printf>
    ALTERA_AVALON_FIFO_STATUS_ALL) );
  printf("EVENT = %u\n", altera_avalon_fifo_read_event(control_base_address,
   100d4:	880b883a 	mov	r5,r17
   100d8:	8009883a 	mov	r4,r16
   100dc:	0011c8c0 	call	11c8c <altera_avalon_fifo_read_event>
   100e0:	01000074 	movhi	r4,1
   100e4:	100b883a 	mov	r5,r2
   100e8:	2107af04 	addi	r4,r4,7868
   100ec:	00110c40 	call	110c4 <printf>
    ALTERA_AVALON_FIFO_EVENT_ALL) );
  printf("IENABLE = %u\n", altera_avalon_fifo_read_ienable(control_base_address,
   100f0:	880b883a 	mov	r5,r17
   100f4:	8009883a 	mov	r4,r16
   100f8:	0011c700 	call	11c70 <altera_avalon_fifo_read_ienable>
   100fc:	01000074 	movhi	r4,1
   10100:	100b883a 	mov	r5,r2
   10104:	2107b204 	addi	r4,r4,7880
   10108:	00110c40 	call	110c4 <printf>
    ALTERA_AVALON_FIFO_IENABLE_ALL) );
  printf("ALMOSTEMPTY = %u\n",
   1010c:	8009883a 	mov	r4,r16
   10110:	0011c840 	call	11c84 <altera_avalon_fifo_read_almostempty>
   10114:	01000074 	movhi	r4,1
   10118:	100b883a 	mov	r5,r2
   1011c:	2107b604 	addi	r4,r4,7896
   10120:	00110c40 	call	110c4 <printf>
    altera_avalon_fifo_read_almostempty(control_base_address) );
  printf("ALMOSTFULL = %u\n\n",
   10124:	8009883a 	mov	r4,r16
   10128:	0011c7c0 	call	11c7c <altera_avalon_fifo_read_almostfull>
   1012c:	01000074 	movhi	r4,1
   10130:	100b883a 	mov	r5,r2
   10134:	2107bb04 	addi	r4,r4,7916
    altera_avalon_fifo_read_almostfull(control_base_address));
}
   10138:	dfc00217 	ldw	ra,8(sp)
   1013c:	dc400117 	ldw	r17,4(sp)
   10140:	dc000017 	ldw	r16,0(sp)
   10144:	dec00304 	addi	sp,sp,12
    ALTERA_AVALON_FIFO_EVENT_ALL) );
  printf("IENABLE = %u\n", altera_avalon_fifo_read_ienable(control_base_address,
    ALTERA_AVALON_FIFO_IENABLE_ALL) );
  printf("ALMOSTEMPTY = %u\n",
    altera_avalon_fifo_read_almostempty(control_base_address) );
  printf("ALMOSTFULL = %u\n\n",
   10148:	00110c41 	jmpi	110c4 <printf>

0001014c <read_buff>:
    altera_avalon_fifo_read_almostfull(control_base_address));
}

/* This is only for current node */
void read_buff(struct Edge *edge, alt_u16 proc_num, uint8_t input_num){
	if(proc_num == 3){
   1014c:	297fffcc 	andi	r5,r5,65535
   10150:	008000c4 	movi	r2,3
   10154:	28804e1e 	bne	r5,r2,10290 <read_buff+0x144>
  printf("ALMOSTFULL = %u\n\n",
    altera_avalon_fifo_read_almostfull(control_base_address));
}

/* This is only for current node */
void read_buff(struct Edge *edge, alt_u16 proc_num, uint8_t input_num){
   10158:	defff904 	addi	sp,sp,-28
   1015c:	df000515 	stw	fp,20(sp)
   10160:	dc000015 	stw	r16,0(sp)
   10164:	dfc00615 	stw	ra,24(sp)
   10168:	dd000415 	stw	r20,16(sp)
   1016c:	dcc00315 	stw	r19,12(sp)
   10170:	dc800215 	stw	r18,8(sp)
   10174:	dc400115 	stw	r17,4(sp)
	if(proc_num == 3){
		if(input_num == 0){
   10178:	31803fcc 	andi	r6,r6,255
  printf("ALMOSTFULL = %u\n\n",
    altera_avalon_fifo_read_almostfull(control_base_address));
}

/* This is only for current node */
void read_buff(struct Edge *edge, alt_u16 proc_num, uint8_t input_num){
   1017c:	df000504 	addi	fp,sp,20
   10180:	2021883a 	mov	r16,r4
	if(proc_num == 3){
		if(input_num == 0){
   10184:	30001b1e 	bne	r6,zero,101f4 <read_buff+0xa8>
			uint8_t tmp[edge->size_of_token_type];
   10188:	20800203 	ldbu	r2,8(r4)
}

/* This is only for current node */
void read_buff(struct Edge *edge, alt_u16 proc_num, uint8_t input_num){
	if(proc_num == 3){
		if(input_num == 0){
   1018c:	d829883a 	mov	r20,sp
			uint8_t tmp[edge->size_of_token_type];
			for(int i =0; i < edge->num_of_inp_token; ++i){
   10190:	0023883a 	mov	r17,zero

/* This is only for current node */
void read_buff(struct Edge *edge, alt_u16 proc_num, uint8_t input_num){
	if(proc_num == 3){
		if(input_num == 0){
			uint8_t tmp[edge->size_of_token_type];
   10194:	108000c4 	addi	r2,r2,3
   10198:	10807f0c 	andi	r2,r2,508
   1019c:	d8b7c83a 	sub	sp,sp,r2
   101a0:	d827883a 	mov	r19,sp
			for(int i =0; i < edge->num_of_inp_token; ++i){
				ring_buffer_dequeue_arr(edge->buffer,tmp,edge->size_of_token_type);
				ring_buffer_pop_arr(edge->buffer,(24 - edge->size_of_token_type));
   101a4:	04800604 	movi	r18,24
/* This is only for current node */
void read_buff(struct Edge *edge, alt_u16 proc_num, uint8_t input_num){
	if(proc_num == 3){
		if(input_num == 0){
			uint8_t tmp[edge->size_of_token_type];
			for(int i =0; i < edge->num_of_inp_token; ++i){
   101a8:	80800183 	ldbu	r2,6(r16)
   101ac:	88802e0e 	bge	r17,r2,10268 <read_buff+0x11c>
				ring_buffer_dequeue_arr(edge->buffer,tmp,edge->size_of_token_type);
   101b0:	81800203 	ldbu	r6,8(r16)
   101b4:	81000317 	ldw	r4,12(r16)
   101b8:	980b883a 	mov	r5,r19
   101bc:	0010c5c0 	call	10c5c <ring_buffer_dequeue_arr>
				ring_buffer_pop_arr(edge->buffer,(24 - edge->size_of_token_type));
   101c0:	81400203 	ldbu	r5,8(r16)
   101c4:	81000317 	ldw	r4,12(r16)
   101c8:	914bc83a 	sub	r5,r18,r5
   101cc:	29403fcc 	andi	r5,r5,255
   101d0:	0010d140 	call	10d14 <ring_buffer_pop_arr>
				proc_3_inp_0[i] = ( (P3_INP0_TYPE*)tmp )[0];
   101d4:	d1204a17 	ldw	r4,-32472(gp)
   101d8:	8c45883a 	add	r2,r17,r17
   101dc:	98c00017 	ldw	r3,0(r19)
   101e0:	1085883a 	add	r2,r2,r2
   101e4:	2085883a 	add	r2,r4,r2
   101e8:	10c00015 	stw	r3,0(r2)
/* This is only for current node */
void read_buff(struct Edge *edge, alt_u16 proc_num, uint8_t input_num){
	if(proc_num == 3){
		if(input_num == 0){
			uint8_t tmp[edge->size_of_token_type];
			for(int i =0; i < edge->num_of_inp_token; ++i){
   101ec:	8c400044 	addi	r17,r17,1
   101f0:	003fed06 	br	101a8 <_gp+0xffff61c8>
				ring_buffer_dequeue_arr(edge->buffer,tmp,edge->size_of_token_type);
				ring_buffer_pop_arr(edge->buffer,(24 - edge->size_of_token_type));
				proc_3_inp_0[i] = ( (P3_INP0_TYPE*)tmp )[0];
			}
		}
		if(input_num == 1){
   101f4:	00800044 	movi	r2,1
   101f8:	30801c1e 	bne	r6,r2,1026c <read_buff+0x120>
			uint8_t tmp[edge->size_of_token_type];
   101fc:	20800203 	ldbu	r2,8(r4)
				ring_buffer_dequeue_arr(edge->buffer,tmp,edge->size_of_token_type);
				ring_buffer_pop_arr(edge->buffer,(24 - edge->size_of_token_type));
				proc_3_inp_0[i] = ( (P3_INP0_TYPE*)tmp )[0];
			}
		}
		if(input_num == 1){
   10200:	d829883a 	mov	r20,sp
			uint8_t tmp[edge->size_of_token_type];
			for(int i =0; i < edge->num_of_inp_token; ++i){
   10204:	0023883a 	mov	r17,zero
				ring_buffer_pop_arr(edge->buffer,(24 - edge->size_of_token_type));
				proc_3_inp_0[i] = ( (P3_INP0_TYPE*)tmp )[0];
			}
		}
		if(input_num == 1){
			uint8_t tmp[edge->size_of_token_type];
   10208:	108000c4 	addi	r2,r2,3
   1020c:	10807f0c 	andi	r2,r2,508
   10210:	d8b7c83a 	sub	sp,sp,r2
   10214:	d827883a 	mov	r19,sp
			for(int i =0; i < edge->num_of_inp_token; ++i){
				ring_buffer_dequeue_arr(edge->buffer,tmp,edge->size_of_token_type);
				ring_buffer_pop_arr(edge->buffer,(24 - edge->size_of_token_type));
   10218:	04800604 	movi	r18,24
				proc_3_inp_0[i] = ( (P3_INP0_TYPE*)tmp )[0];
			}
		}
		if(input_num == 1){
			uint8_t tmp[edge->size_of_token_type];
			for(int i =0; i < edge->num_of_inp_token; ++i){
   1021c:	80800183 	ldbu	r2,6(r16)
   10220:	8880110e 	bge	r17,r2,10268 <read_buff+0x11c>
				ring_buffer_dequeue_arr(edge->buffer,tmp,edge->size_of_token_type);
   10224:	81800203 	ldbu	r6,8(r16)
   10228:	81000317 	ldw	r4,12(r16)
   1022c:	980b883a 	mov	r5,r19
   10230:	0010c5c0 	call	10c5c <ring_buffer_dequeue_arr>
				ring_buffer_pop_arr(edge->buffer,(24 - edge->size_of_token_type));
   10234:	81400203 	ldbu	r5,8(r16)
   10238:	81000317 	ldw	r4,12(r16)
   1023c:	914bc83a 	sub	r5,r18,r5
   10240:	29403fcc 	andi	r5,r5,255
   10244:	0010d140 	call	10d14 <ring_buffer_pop_arr>
				proc_3_inp_1[i] = ( (P3_INP1_TYPE*)tmp )[0];
   10248:	d1204417 	ldw	r4,-32496(gp)
   1024c:	8c45883a 	add	r2,r17,r17
   10250:	98c00017 	ldw	r3,0(r19)
   10254:	1085883a 	add	r2,r2,r2
   10258:	2085883a 	add	r2,r4,r2
   1025c:	10c00015 	stw	r3,0(r2)
				proc_3_inp_0[i] = ( (P3_INP0_TYPE*)tmp )[0];
			}
		}
		if(input_num == 1){
			uint8_t tmp[edge->size_of_token_type];
			for(int i =0; i < edge->num_of_inp_token; ++i){
   10260:	8c400044 	addi	r17,r17,1
   10264:	003fed06 	br	1021c <_gp+0xffff623c>
   10268:	a037883a 	mov	sp,r20
				ring_buffer_pop_arr(edge->buffer,(24 - edge->size_of_token_type));
				proc_3_inp_1[i] = ( (P3_INP1_TYPE*)tmp )[0];
			}
		}
	}
}
   1026c:	e6fffb04 	addi	sp,fp,-20
   10270:	dfc00617 	ldw	ra,24(sp)
   10274:	df000517 	ldw	fp,20(sp)
   10278:	dd000417 	ldw	r20,16(sp)
   1027c:	dcc00317 	ldw	r19,12(sp)
   10280:	dc800217 	ldw	r18,8(sp)
   10284:	dc400117 	ldw	r17,4(sp)
   10288:	dc000017 	ldw	r16,0(sp)
   1028c:	dec00704 	addi	sp,sp,28
   10290:	f800283a 	ret

00010294 <read_data>:

void read_data(struct Edge *edge, alt_u16 proc_num, uint8_t input_num){
   10294:	defffb04 	addi	sp,sp,-20
   10298:	dcc00315 	stw	r19,12(sp)
   1029c:	dc800215 	stw	r18,8(sp)
   102a0:	dc400115 	stw	r17,4(sp)
   102a4:	dfc00415 	stw	ra,16(sp)
   102a8:	dc000015 	stw	r16,0(sp)
   102ac:	2023883a 	mov	r17,r4
   102b0:	2825883a 	mov	r18,r5
   102b4:	3027883a 	mov	r19,r6

	while(ring_buffer_num_items((edge->buffer)) < (edge->num_of_inp_token * 24)){
   102b8:	88c00317 	ldw	r3,12(r17)
   102bc:	89000183 	ldbu	r4,6(r17)
   102c0:	01400604 	movi	r5,24
   102c4:	18802043 	ldbu	r2,129(r3)
   102c8:	1c002003 	ldbu	r16,128(r3)
   102cc:	1421c83a 	sub	r16,r2,r16
   102d0:	84001fcc 	andi	r16,r16,127
   102d4:	0010dd40 	call	10dd4 <__mulsi3>
   102d8:	8080050e 	bge	r16,r2,102f0 <read_data+0x5c>
		if(receive_poll())
   102dc:	0010b1c0 	call	10b1c <receive_poll>
   102e0:	10803fcc 	andi	r2,r2,255
   102e4:	103ff426 	beq	r2,zero,102b8 <_gp+0xffff62d8>
			receive_packet();
   102e8:	00109c00 	call	109c0 <receive_packet>
   102ec:	003ff206 	br	102b8 <_gp+0xffff62d8>
	}
	read_buff(edge, proc_num, input_num);
   102f0:	99803fcc 	andi	r6,r19,255
   102f4:	917fffcc 	andi	r5,r18,65535
   102f8:	8809883a 	mov	r4,r17
}
   102fc:	dfc00417 	ldw	ra,16(sp)
   10300:	dcc00317 	ldw	r19,12(sp)
   10304:	dc800217 	ldw	r18,8(sp)
   10308:	dc400117 	ldw	r17,4(sp)
   1030c:	dc000017 	ldw	r16,0(sp)
   10310:	dec00504 	addi	sp,sp,20

	while(ring_buffer_num_items((edge->buffer)) < (edge->num_of_inp_token * 24)){
		if(receive_poll())
			receive_packet();
	}
	read_buff(edge, proc_num, input_num);
   10314:	001014c1 	jmpi	1014c <read_buff>

00010318 <serializing_send>:
}

void serializing_send(struct Edge *edge, unsigned char *array){
   10318:	defff704 	addi	sp,sp,-36
   1031c:	dfc00815 	stw	ra,32(sp)
	unsigned char send_array[24];

	for(int i = 0; i < edge->size_of_token_type; ++i){
   10320:	20c00203 	ldbu	r3,8(r4)
   10324:	0005883a 	mov	r2,zero
   10328:	10c0070e 	bge	r2,r3,10348 <serializing_send+0x30>
		send_array[i] = array[i];
   1032c:	d9c00204 	addi	r7,sp,8
   10330:	388d883a 	add	r6,r7,r2
   10334:	288f883a 	add	r7,r5,r2
   10338:	39c00003 	ldbu	r7,0(r7)
}

void serializing_send(struct Edge *edge, unsigned char *array){
	unsigned char send_array[24];

	for(int i = 0; i < edge->size_of_token_type; ++i){
   1033c:	10800044 	addi	r2,r2,1
		send_array[i] = array[i];
   10340:	31c00005 	stb	r7,0(r6)
   10344:	003ff806 	br	10328 <_gp+0xffff6348>
	}

	if(edge->external == 1){
   10348:	20800403 	ldbu	r2,16(r4)
   1034c:	10000a26 	beq	r2,zero,10378 <serializing_send+0x60>
		send_packet(edge->node_src, edge->node_dest, edge->proc_src, edge->proc_dest, 32, send_array);
   10350:	21c0010b 	ldhu	r7,4(r4)
   10354:	2180008b 	ldhu	r6,2(r4)
   10358:	21400043 	ldbu	r5,1(r4)
   1035c:	d8800204 	addi	r2,sp,8
   10360:	21000003 	ldbu	r4,0(r4)
   10364:	d8800115 	stw	r2,4(sp)
   10368:	00800804 	movi	r2,32
   1036c:	d8800015 	stw	r2,0(sp)
   10370:	00107b80 	call	107b8 <send_packet>
   10374:	00000406 	br	10388 <serializing_send+0x70>
	}
	else{
		ring_buffer_queue_arr(edge->buffer,send_array,24);
   10378:	21000317 	ldw	r4,12(r4)
   1037c:	01800604 	movi	r6,24
   10380:	d9400204 	addi	r5,sp,8
   10384:	0010bd00 	call	10bd0 <ring_buffer_queue_arr>
	}
}
   10388:	dfc00817 	ldw	ra,32(sp)
   1038c:	dec00904 	addi	sp,sp,36
   10390:	f800283a 	ret

00010394 <send_data.part.1>:

/* This is only for current node */
void send_data(struct Edge *edge, alt_u16 proc_num, uint8_t output_num){
   10394:	defffc04 	addi	sp,sp,-16
   10398:	dc800215 	stw	r18,8(sp)
   1039c:	dc400115 	stw	r17,4(sp)
   103a0:	dc000015 	stw	r16,0(sp)
   103a4:	dfc00315 	stw	ra,12(sp)
   103a8:	2023883a 	mov	r17,r4
   103ac:	0021883a 	mov	r16,zero

	if(proc_num == 3){
		if(output_num == 0){
			for(int i =0; i < edge->num_of_out_token; ++i){
				serializing_send(edge, ((unsigned char*)proc_3_outarg_0[i]));
   103b0:	d4a04804 	addi	r18,gp,-32480
/* This is only for current node */
void send_data(struct Edge *edge, alt_u16 proc_num, uint8_t output_num){

	if(proc_num == 3){
		if(output_num == 0){
			for(int i =0; i < edge->num_of_out_token; ++i){
   103b4:	888001c3 	ldbu	r2,7(r17)
   103b8:	8080080e 	bge	r16,r2,103dc <send_data.part.1+0x48>
				serializing_send(edge, ((unsigned char*)proc_3_outarg_0[i]));
   103bc:	8405883a 	add	r2,r16,r16
   103c0:	1085883a 	add	r2,r2,r2
   103c4:	1485883a 	add	r2,r2,r18
   103c8:	11400017 	ldw	r5,0(r2)
   103cc:	8809883a 	mov	r4,r17
/* This is only for current node */
void send_data(struct Edge *edge, alt_u16 proc_num, uint8_t output_num){

	if(proc_num == 3){
		if(output_num == 0){
			for(int i =0; i < edge->num_of_out_token; ++i){
   103d0:	84000044 	addi	r16,r16,1
				serializing_send(edge, ((unsigned char*)proc_3_outarg_0[i]));
   103d4:	00103180 	call	10318 <serializing_send>
   103d8:	003ff606 	br	103b4 <_gp+0xffff63d4>
			}
		}
	}
}
   103dc:	dfc00317 	ldw	ra,12(sp)
   103e0:	dc800217 	ldw	r18,8(sp)
   103e4:	dc400117 	ldw	r17,4(sp)
   103e8:	dc000017 	ldw	r16,0(sp)
   103ec:	dec00404 	addi	sp,sp,16
   103f0:	f800283a 	ret

000103f4 <send_data>:
}

/* This is only for current node */
void send_data(struct Edge *edge, alt_u16 proc_num, uint8_t output_num){

	if(proc_num == 3){
   103f4:	297fffcc 	andi	r5,r5,65535
   103f8:	008000c4 	movi	r2,3
   103fc:	2880031e 	bne	r5,r2,1040c <send_data+0x18>
		if(output_num == 0){
   10400:	31803fcc 	andi	r6,r6,255
   10404:	3000011e 	bne	r6,zero,1040c <send_data+0x18>
			for(int i =0; i < edge->num_of_out_token; ++i){
				serializing_send(edge, ((unsigned char*)proc_3_outarg_0[i]));
			}
		}
	}
}
   10408:	00103941 	jmpi	10394 <send_data.part.1>
   1040c:	f800283a 	ret

00010410 <proc_args_init>:

void proc_args_init(){
   10410:	defffc04 	addi	sp,sp,-16
   10414:	dc000015 	stw	r16,0(sp)
	// space allocation for input and output for proc 3
	proc_3_inp_0 = (P3_INP0_TYPE*)malloc(P3_INP0_NUM_OF_TOKEN*sizeof(P3_INP0_TYPE));
   10418:	04000104 	movi	r16,4
   1041c:	8009883a 	mov	r4,r16
			}
		}
	}
}

void proc_args_init(){
   10420:	dfc00315 	stw	ra,12(sp)
   10424:	dc800215 	stw	r18,8(sp)
   10428:	dc400115 	stw	r17,4(sp)
	// space allocation for input and output for proc 3
	proc_3_inp_0 = (P3_INP0_TYPE*)malloc(P3_INP0_NUM_OF_TOKEN*sizeof(P3_INP0_TYPE));
   1042c:	0010dfc0 	call	10dfc <malloc>
	proc_3_inp_1 = (P3_INP1_TYPE*)malloc(P3_INP1_NUM_OF_TOKEN*sizeof(P3_INP1_TYPE));
   10430:	8009883a 	mov	r4,r16
	}
}

void proc_args_init(){
	// space allocation for input and output for proc 3
	proc_3_inp_0 = (P3_INP0_TYPE*)malloc(P3_INP0_NUM_OF_TOKEN*sizeof(P3_INP0_TYPE));
   10434:	1025883a 	mov	r18,r2
   10438:	d0a04a15 	stw	r2,-32472(gp)
	proc_3_inp_1 = (P3_INP1_TYPE*)malloc(P3_INP1_NUM_OF_TOKEN*sizeof(P3_INP1_TYPE));
   1043c:	0010dfc0 	call	10dfc <malloc>
	proc_3_out_0 = (P3_OUT0_TYPE*)malloc(P3_OUT0_NUM_OF_TOKEN*sizeof(P3_OUT0_TYPE));
   10440:	8009883a 	mov	r4,r16
}

void proc_args_init(){
	// space allocation for input and output for proc 3
	proc_3_inp_0 = (P3_INP0_TYPE*)malloc(P3_INP0_NUM_OF_TOKEN*sizeof(P3_INP0_TYPE));
	proc_3_inp_1 = (P3_INP1_TYPE*)malloc(P3_INP1_NUM_OF_TOKEN*sizeof(P3_INP1_TYPE));
   10444:	1023883a 	mov	r17,r2
   10448:	d0a04415 	stw	r2,-32496(gp)
	proc_3_out_0 = (P3_OUT0_TYPE*)malloc(P3_OUT0_NUM_OF_TOKEN*sizeof(P3_OUT0_TYPE));
   1044c:	0010dfc0 	call	10dfc <malloc>
   10450:	d0a04315 	stw	r2,-32500(gp)

	// pointers to elements for proc 3
    proc_3_inparg_0[0] = &proc_3_inp_0[0];
    proc_3_inparg_1[0] = &proc_3_inp_1[0];
    proc_3_outarg_0[0] = &proc_3_out_0[0];
   10454:	d0a04815 	stw	r2,-32480(gp)

    // top level pointers to be passed for proc 3
    proc_3_inps[0] = proc_3_inparg_0;
   10458:	d0e04b04 	addi	r3,gp,-32468
   1045c:	d0a04504 	addi	r2,gp,-32492
   10460:	10c00015 	stw	r3,0(r2)
    proc_3_inps[1] = proc_3_inparg_1;
   10464:	d0e04904 	addi	r3,gp,-32476
   10468:	10c00115 	stw	r3,4(r2)
    proc_3_outs[0] = proc_3_outarg_0;
   1046c:	d0a04804 	addi	r2,gp,-32480
	proc_3_inp_0 = (P3_INP0_TYPE*)malloc(P3_INP0_NUM_OF_TOKEN*sizeof(P3_INP0_TYPE));
	proc_3_inp_1 = (P3_INP1_TYPE*)malloc(P3_INP1_NUM_OF_TOKEN*sizeof(P3_INP1_TYPE));
	proc_3_out_0 = (P3_OUT0_TYPE*)malloc(P3_OUT0_NUM_OF_TOKEN*sizeof(P3_OUT0_TYPE));

	// pointers to elements for proc 3
    proc_3_inparg_0[0] = &proc_3_inp_0[0];
   10470:	d4a04b15 	stw	r18,-32468(gp)
    proc_3_inparg_1[0] = &proc_3_inp_1[0];
   10474:	d4604915 	stw	r17,-32476(gp)
    proc_3_outarg_0[0] = &proc_3_out_0[0];

    // top level pointers to be passed for proc 3
    proc_3_inps[0] = proc_3_inparg_0;
    proc_3_inps[1] = proc_3_inparg_1;
    proc_3_outs[0] = proc_3_outarg_0;
   10478:	d0a04215 	stw	r2,-32504(gp)
}
   1047c:	dfc00317 	ldw	ra,12(sp)
   10480:	dc800217 	ldw	r18,8(sp)
   10484:	dc400117 	ldw	r17,4(sp)
   10488:	dc000017 	ldw	r16,0(sp)
   1048c:	dec00404 	addi	sp,sp,16
   10490:	f800283a 	ret

00010494 <cleanUp>:

void cleanUp(){
	// clean up proc 3
	free(proc_3_inp_0);
   10494:	d1204a17 	ldw	r4,-32472(gp)
    proc_3_inps[0] = proc_3_inparg_0;
    proc_3_inps[1] = proc_3_inparg_1;
    proc_3_outs[0] = proc_3_outarg_0;
}

void cleanUp(){
   10498:	deffff04 	addi	sp,sp,-4
   1049c:	dfc00015 	stw	ra,0(sp)
	// clean up proc 3
	free(proc_3_inp_0);
   104a0:	0010e100 	call	10e10 <free>
	free(proc_3_inp_1);
   104a4:	d1204417 	ldw	r4,-32496(gp)
   104a8:	0010e100 	call	10e10 <free>
	free(proc_3_out_0);
   104ac:	d1204317 	ldw	r4,-32500(gp)
}
   104b0:	dfc00017 	ldw	ra,0(sp)
   104b4:	dec00104 	addi	sp,sp,4

void cleanUp(){
	// clean up proc 3
	free(proc_3_inp_0);
	free(proc_3_inp_1);
	free(proc_3_out_0);
   104b8:	0010e101 	jmpi	10e10 <free>

000104bc <start_FIFO>:
}

void start_FIFO(){
   104bc:	defffd04 	addi	sp,sp,-12
   104c0:	dc400115 	stw	r17,4(sp)
   104c4:	dc000015 	stw	r16,0(sp)
}

static int init_input_fifo_wrclk_control(alt_u32 control_base_address)
{
  int return_code = ALTERA_AVALON_FIFO_OK;
  return_code = altera_avalon_fifo_init(control_base_address,
   104c8:	044002c4 	movi	r17,11
   104cc:	04000084 	movi	r16,2
   104d0:	880f883a 	mov	r7,r17
   104d4:	800d883a 	mov	r6,r16
   104d8:	000b883a 	mov	r5,zero
   104dc:	01240814 	movui	r4,36896
	free(proc_3_inp_0);
	free(proc_3_inp_1);
	free(proc_3_out_0);
}

void start_FIFO(){
   104e0:	dfc00215 	stw	ra,8(sp)
}

static int init_input_fifo_wrclk_control(alt_u32 control_base_address)
{
  int return_code = ALTERA_AVALON_FIFO_OK;
  return_code = altera_avalon_fifo_init(control_base_address,
   104e4:	0011d100 	call	11d10 <altera_avalon_fifo_init>
   104e8:	880f883a 	mov	r7,r17
   104ec:	800d883a 	mov	r6,r16
   104f0:	000b883a 	mov	r5,zero
   104f4:	01240014 	movui	r4,36864
	//alt_putstr("source status:\n");
	//print_status(FIFO_SOURCE_3_IN_CSR_BASE);

	//alt_putstr("sink status:\n");
	//print_status(FIFO_SINK_3_IN_CSR_BASE);
}
   104f8:	dfc00217 	ldw	ra,8(sp)
   104fc:	dc400117 	ldw	r17,4(sp)
   10500:	dc000017 	ldw	r16,0(sp)
   10504:	dec00304 	addi	sp,sp,12
}

static int init_input_fifo_wrclk_control(alt_u32 control_base_address)
{
  int return_code = ALTERA_AVALON_FIFO_OK;
  return_code = altera_avalon_fifo_init(control_base_address,
   10508:	0011d101 	jmpi	11d10 <altera_avalon_fifo_init>

0001050c <main>:
	//print_status(FIFO_SINK_3_IN_CSR_BASE);
}

/* This is only for current node */
int main()
{
   1050c:	defffe04 	addi	sp,sp,-8
   10510:	dfc00115 	stw	ra,4(sp)
   10514:	dc000015 	stw	r16,0(sp)
	start_FIFO();
   10518:	00104bc0 	call	104bc <start_FIFO>
	proc_args_init();
	init_structures();
   1051c:	04000144 	movi	r16,5

/* This is only for current node */
int main()
{
	start_FIFO();
	proc_args_init();
   10520:	00104100 	call	10410 <proc_args_init>
	init_structures();
   10524:	00106980 	call	10698 <init_structures>


	for(int k = 0; k < 5; ++k){
		//alt_putstr("NODE 3 ---------------------------------------------------------\n");
	  for(int i = 0; i <P3_NUM_OF_INPS; ++i){
		  struct Edge *edge = get_edge(3,i,0/*it means input edges*/);
   10528:	000d883a 	mov	r6,zero
   1052c:	000b883a 	mov	r5,zero
   10530:	010000c4 	movi	r4,3
   10534:	001059c0 	call	1059c <get_edge>
		  //printf("k = %d\t before read data from processor 3\n",k);
		  read_data(edge,3/*which process*/, i/*which input*/);
   10538:	1009883a 	mov	r4,r2
   1053c:	000d883a 	mov	r6,zero
   10540:	014000c4 	movi	r5,3
   10544:	00102940 	call	10294 <read_data>


	for(int k = 0; k < 5; ++k){
		//alt_putstr("NODE 3 ---------------------------------------------------------\n");
	  for(int i = 0; i <P3_NUM_OF_INPS; ++i){
		  struct Edge *edge = get_edge(3,i,0/*it means input edges*/);
   10548:	000d883a 	mov	r6,zero
   1054c:	01400044 	movi	r5,1
   10550:	010000c4 	movi	r4,3
   10554:	001059c0 	call	1059c <get_edge>
		  //printf("k = %d\t before read data from processor 3\n",k);
		  read_data(edge,3/*which process*/, i/*which input*/);
   10558:	1009883a 	mov	r4,r2
   1055c:	01800044 	movi	r6,1
   10560:	014000c4 	movi	r5,3
   10564:	00102940 	call	10294 <read_data>
		  //printf("k = %d\t after read data from processor 3\n",k);
	  }

	  proc_3(proc_3_inps, proc_3_outs);
   10568:	d1604204 	addi	r5,gp,-32504
   1056c:	d1204504 	addi	r4,gp,-32492
   10570:	001005c0 	call	1005c <proc_3>

	  for(int i = 0; i <P3_NUM_OF_OUTS; ++i){

		  struct Edge *edge = get_edge(3,i,1/*it means output edges*/);
   10574:	01800044 	movi	r6,1
   10578:	000b883a 	mov	r5,zero
   1057c:	010000c4 	movi	r4,3
   10580:	001059c0 	call	1059c <get_edge>
   10584:	1009883a 	mov	r4,r2
   10588:	843fffc4 	addi	r16,r16,-1
   1058c:	00103940 	call	10394 <send_data.part.1>
	start_FIFO();
	proc_args_init();
	init_structures();


	for(int k = 0; k < 5; ++k){
   10590:	803fe51e 	bne	r16,zero,10528 <_gp+0xffff6548>
		  //printf("k = %d\t before send data from processor 3\n",k);
		  send_data(edge,3/*which process*/, i/*which output*/);
		  //printf("k = %d\t after send data from processor 3\n",k);
	  }
	}
	cleanUp();
   10594:	00104940 	call	10494 <cleanUp>
   10598:	003fff06 	br	10598 <_gp+0xffff65b8>

0001059c <get_edge>:
/****************** Structure ******************/

/* This is only for current node */
struct Edge* get_edge(uint8_t proc_num, uint8_t port_num, uint8_t inout)
{
    if (inout == 0  /*it is input edge*/) {
   1059c:	31803fcc 	andi	r6,r6,255
   105a0:	30000a1e 	bne	r6,zero,105cc <get_edge+0x30>
        if (proc_num == 3) {
   105a4:	21003fcc 	andi	r4,r4,255
   105a8:	008000c4 	movi	r2,3
   105ac:	2080141e 	bne	r4,r2,10600 <get_edge+0x64>
            if (port_num == 0) {
   105b0:	29403fcc 	andi	r5,r5,255
   105b4:	28000f26 	beq	r5,zero,105f4 <get_edge+0x58>
                return &edge_p2_p3;
            }
            if (port_num == 1) {
   105b8:	00800044 	movi	r2,1
   105bc:	2880101e 	bne	r5,r2,10600 <get_edge+0x64>
                return &edge_p1_p3;
   105c0:	00800074 	movhi	r2,1
   105c4:	10888b04 	addi	r2,r2,8748
   105c8:	f800283a 	ret
            }
        }
    }

    if (inout == 1  /*it is output edge*/) {
   105cc:	00800044 	movi	r2,1
   105d0:	30800b1e 	bne	r6,r2,10600 <get_edge+0x64>
        if (proc_num == 3) {
   105d4:	21003fcc 	andi	r4,r4,255
   105d8:	008000c4 	movi	r2,3
   105dc:	2080081e 	bne	r4,r2,10600 <get_edge+0x64>
            if (port_num == 0) {
   105e0:	29403fcc 	andi	r5,r5,255
   105e4:	2800061e 	bne	r5,zero,10600 <get_edge+0x64>
                return &edge_p3_p4;
   105e8:	00800074 	movhi	r2,1
   105ec:	10889f04 	addi	r2,r2,8828
   105f0:	f800283a 	ret
struct Edge* get_edge(uint8_t proc_num, uint8_t port_num, uint8_t inout)
{
    if (inout == 0  /*it is input edge*/) {
        if (proc_num == 3) {
            if (port_num == 0) {
                return &edge_p2_p3;
   105f4:	00800074 	movhi	r2,1
   105f8:	1088a404 	addi	r2,r2,8848
   105fc:	f800283a 	ret
                return &edge_p3_p4;
            }
        }
    }

    return 0;
   10600:	0005883a 	mov	r2,zero
}
   10604:	f800283a 	ret

00010608 <get_buffer>:

/* This is only for current node */
ring_buffer_t* get_buffer(alt_u16 proc_src, alt_u16 proc_dest)
{
   10608:	00c00074 	movhi	r3,1
   1060c:	18c89084 	addi	r3,r3,8770
    for (int i = 0; i < 3; i++) {
   10610:	0005883a 	mov	r2,zero
        if (edges[i].proc_src == proc_src) {
   10614:	213fffcc 	andi	r4,r4,65535
            if (edges[i].proc_dest == proc_dest) {
   10618:	297fffcc 	andi	r5,r5,65535
}

/* This is only for current node */
ring_buffer_t* get_buffer(alt_u16 proc_src, alt_u16 proc_dest)
{
    for (int i = 0; i < 3; i++) {
   1061c:	018000c4 	movi	r6,3
        if (edges[i].proc_src == proc_src) {
   10620:	19c0000b 	ldhu	r7,0(r3)
   10624:	21c00e1e 	bne	r4,r7,10660 <get_buffer+0x58>
            if (edges[i].proc_dest == proc_dest) {
   10628:	19c0008b 	ldhu	r7,2(r3)
   1062c:	29c00c1e 	bne	r5,r7,10660 <get_buffer+0x58>
    return 0;
}

/* This is only for current node */
ring_buffer_t* get_buffer(alt_u16 proc_src, alt_u16 proc_dest)
{
   10630:	deffff04 	addi	sp,sp,-4
    for (int i = 0; i < 3; i++) {
        if (edges[i].proc_src == proc_src) {
            if (edges[i].proc_dest == proc_dest) {
                return edges[i].buffer;
   10634:	01400504 	movi	r5,20
   10638:	1009883a 	mov	r4,r2
    return 0;
}

/* This is only for current node */
ring_buffer_t* get_buffer(alt_u16 proc_src, alt_u16 proc_dest)
{
   1063c:	dfc00015 	stw	ra,0(sp)
    for (int i = 0; i < 3; i++) {
        if (edges[i].proc_src == proc_src) {
            if (edges[i].proc_dest == proc_dest) {
                return edges[i].buffer;
   10640:	0010dd40 	call	10dd4 <__mulsi3>
   10644:	00c00074 	movhi	r3,1
   10648:	18c89304 	addi	r3,r3,8780
   1064c:	10c5883a 	add	r2,r2,r3
   10650:	10800017 	ldw	r2,0(r2)
            }
        }
    }
    return 0;
}
   10654:	dfc00017 	ldw	ra,0(sp)
   10658:	dec00104 	addi	sp,sp,4
   1065c:	f800283a 	ret
}

/* This is only for current node */
ring_buffer_t* get_buffer(alt_u16 proc_src, alt_u16 proc_dest)
{
    for (int i = 0; i < 3; i++) {
   10660:	10800044 	addi	r2,r2,1
   10664:	18c00504 	addi	r3,r3,20
   10668:	11bfed1e 	bne	r2,r6,10620 <_gp+0xffff6640>
            if (edges[i].proc_dest == proc_dest) {
                return edges[i].buffer;
            }
        }
    }
    return 0;
   1066c:	0005883a 	mov	r2,zero
   10670:	f800283a 	ret

00010674 <init_buffer>:
}

void init_buffer(){
   10674:	deffbe04 	addi	sp,sp,-264
	ring_buffer_t buff_p2_p3;
	ring_buffer_init(&buff_p2_p3);
   10678:	d9002084 	addi	r4,sp,130
        }
    }
    return 0;
}

void init_buffer(){
   1067c:	dfc04115 	stw	ra,260(sp)
	ring_buffer_t buff_p2_p3;
	ring_buffer_init(&buff_p2_p3);
   10680:	0010b840 	call	10b84 <ring_buffer_init>

	ring_buffer_t buff_p1_p3;
	ring_buffer_init(&buff_p1_p3);
   10684:	d809883a 	mov	r4,sp
   10688:	0010b840 	call	10b84 <ring_buffer_init>
}
   1068c:	dfc04117 	ldw	ra,260(sp)
   10690:	dec04204 	addi	sp,sp,264
   10694:	f800283a 	ret

00010698 <init_structures>:

/* This is only for current node */
void init_structures(){
   10698:	defff804 	addi	sp,sp,-32
   1069c:	dfc00715 	stw	ra,28(sp)
   106a0:	dd800615 	stw	r22,24(sp)
   106a4:	dd400515 	stw	r21,20(sp)
   106a8:	dd000415 	stw	r20,16(sp)
   106ac:	dcc00315 	stw	r19,12(sp)
   106b0:	dc800215 	stw	r18,8(sp)
   106b4:	dc400115 	stw	r17,4(sp)
   106b8:	dc000015 	stw	r16,0(sp)
	edge_p2_p3.num_of_inp_token = P3_INP0_NUM_OF_TOKEN;
	edge_p2_p3.size_of_token_type = sizeof(P3_INP0_TYPE);
	edge_p2_p3.external = 1;
	edge_p2_p3.buffer = &buff_p2_p3;

	edges[0] = edge_p2_p3;
   106bc:	04800074 	movhi	r18,1
	ring_buffer_init(&buff_p1_p3);
}

/* This is only for current node */
void init_structures(){
	init_buffer();
   106c0:	00106740 	call	10674 <init_buffer>
	edge_p2_p3.num_of_inp_token = P3_INP0_NUM_OF_TOKEN;
	edge_p2_p3.size_of_token_type = sizeof(P3_INP0_TYPE);
	edge_p2_p3.external = 1;
	edge_p2_p3.buffer = &buff_p2_p3;

	edges[0] = edge_p2_p3;
   106c4:	04c00504 	movi	r19,20
   106c8:	94889004 	addi	r18,r18,8768
/* This is only for current node */
void init_structures(){
	init_buffer();

	//Edge p2 to p3
	edge_p2_p3.node_src = 1;
   106cc:	01400074 	movhi	r5,1
	edge_p2_p3.proc_src = 2;
	edge_p2_p3.proc_dest = 3;
	edge_p2_p3.num_of_inp_token = P3_INP0_NUM_OF_TOKEN;
	edge_p2_p3.size_of_token_type = sizeof(P3_INP0_TYPE);
	edge_p2_p3.external = 1;
	edge_p2_p3.buffer = &buff_p2_p3;
   106d0:	00800074 	movhi	r2,1
/* This is only for current node */
void init_structures(){
	init_buffer();

	//Edge p2 to p3
	edge_p2_p3.node_src = 1;
   106d4:	2948a404 	addi	r5,r5,8848
   106d8:	04000044 	movi	r16,1
	edge_p2_p3.node_dest = 3;
	edge_p2_p3.proc_src = 2;
	edge_p2_p3.proc_dest = 3;
   106dc:	044000c4 	movi	r17,3
void init_structures(){
	init_buffer();

	//Edge p2 to p3
	edge_p2_p3.node_src = 1;
	edge_p2_p3.node_dest = 3;
   106e0:	054000c4 	movi	r21,3
	edge_p2_p3.proc_src = 2;
   106e4:	05000084 	movi	r20,2
	edge_p2_p3.proc_dest = 3;
	edge_p2_p3.num_of_inp_token = P3_INP0_NUM_OF_TOKEN;
	edge_p2_p3.size_of_token_type = sizeof(P3_INP0_TYPE);
   106e8:	05800104 	movi	r22,4
	edge_p2_p3.external = 1;
	edge_p2_p3.buffer = &buff_p2_p3;

	edges[0] = edge_p2_p3;
   106ec:	980d883a 	mov	r6,r19
   106f0:	9009883a 	mov	r4,r18
	edge_p2_p3.proc_src = 2;
	edge_p2_p3.proc_dest = 3;
	edge_p2_p3.num_of_inp_token = P3_INP0_NUM_OF_TOKEN;
	edge_p2_p3.size_of_token_type = sizeof(P3_INP0_TYPE);
	edge_p2_p3.external = 1;
	edge_p2_p3.buffer = &buff_p2_p3;
   106f4:	10886a84 	addi	r2,r2,8618
/* This is only for current node */
void init_structures(){
	init_buffer();

	//Edge p2 to p3
	edge_p2_p3.node_src = 1;
   106f8:	2c000005 	stb	r16,0(r5)
	edge_p2_p3.node_dest = 3;
   106fc:	2d400045 	stb	r21,1(r5)
	edge_p2_p3.proc_src = 2;
   10700:	2d00008d 	sth	r20,2(r5)
	edge_p2_p3.proc_dest = 3;
   10704:	2c40010d 	sth	r17,4(r5)
	edge_p2_p3.num_of_inp_token = P3_INP0_NUM_OF_TOKEN;
   10708:	2c000185 	stb	r16,6(r5)
	edge_p2_p3.size_of_token_type = sizeof(P3_INP0_TYPE);
   1070c:	2d800205 	stb	r22,8(r5)
	edge_p2_p3.external = 1;
   10710:	2c000405 	stb	r16,16(r5)
	edge_p2_p3.buffer = &buff_p2_p3;
   10714:	28800315 	stw	r2,12(r5)

	edges[0] = edge_p2_p3;
   10718:	0010e240 	call	10e24 <memcpy>


	//Edge p1 to p3
	edge_p1_p3.node_src = 0;
   1071c:	01400074 	movhi	r5,1
   10720:	29488b04 	addi	r5,r5,8748
	edge_p1_p3.node_dest = 3;
	edge_p1_p3.proc_src = 1;
   10724:	00800044 	movi	r2,1
   10728:	2880008d 	sth	r2,2(r5)
	edge_p1_p3.proc_dest = 3;
	edge_p1_p3.num_of_inp_token = P3_INP1_NUM_OF_TOKEN;
   1072c:	28800185 	stb	r2,6(r5)
	edge_p1_p3.size_of_token_type = sizeof(P3_INP1_TYPE);
	edge_p1_p3.external = 1;
	edge_p1_p3.buffer = &buff_p1_p3;
   10730:	00800074 	movhi	r2,1

	edges[1] = edge_p1_p3;
   10734:	980d883a 	mov	r6,r19
   10738:	94c9883a 	add	r4,r18,r19
	edge_p1_p3.proc_src = 1;
	edge_p1_p3.proc_dest = 3;
	edge_p1_p3.num_of_inp_token = P3_INP1_NUM_OF_TOKEN;
	edge_p1_p3.size_of_token_type = sizeof(P3_INP1_TYPE);
	edge_p1_p3.external = 1;
	edge_p1_p3.buffer = &buff_p1_p3;
   1073c:	10884a04 	addi	r2,r2,8488
	edges[0] = edge_p2_p3;


	//Edge p1 to p3
	edge_p1_p3.node_src = 0;
	edge_p1_p3.node_dest = 3;
   10740:	2c400045 	stb	r17,1(r5)
	edge_p1_p3.proc_src = 1;
	edge_p1_p3.proc_dest = 3;
   10744:	2c40010d 	sth	r17,4(r5)
	edge_p1_p3.num_of_inp_token = P3_INP1_NUM_OF_TOKEN;
	edge_p1_p3.size_of_token_type = sizeof(P3_INP1_TYPE);
   10748:	2d800205 	stb	r22,8(r5)
	edge_p1_p3.external = 1;
   1074c:	2c000405 	stb	r16,16(r5)

	edges[0] = edge_p2_p3;


	//Edge p1 to p3
	edge_p1_p3.node_src = 0;
   10750:	28000005 	stb	zero,0(r5)
	edge_p1_p3.proc_src = 1;
	edge_p1_p3.proc_dest = 3;
	edge_p1_p3.num_of_inp_token = P3_INP1_NUM_OF_TOKEN;
	edge_p1_p3.size_of_token_type = sizeof(P3_INP1_TYPE);
	edge_p1_p3.external = 1;
	edge_p1_p3.buffer = &buff_p1_p3;
   10754:	28800315 	stw	r2,12(r5)

	edges[1] = edge_p1_p3;
   10758:	0010e240 	call	10e24 <memcpy>


	//Edge p3 to p4
	edge_p3_p4.node_src = 3;
   1075c:	01400074 	movhi	r5,1
   10760:	29489f04 	addi	r5,r5,8828
	edge_p3_p4.node_dest = 2;
	edge_p3_p4.proc_src = 3;
	edge_p3_p4.proc_dest = 4;
   10764:	00800104 	movi	r2,4
	edge_p3_p4.num_of_out_token = P3_OUT0_NUM_OF_TOKEN;
	edge_p3_p4.size_of_token_type = sizeof(P3_OUT0_TYPE);
	edge_p3_p4.external = 1;

	edges[2] = edge_p3_p4;
   10768:	980d883a 	mov	r6,r19
   1076c:	91000a04 	addi	r4,r18,40

	edges[1] = edge_p1_p3;


	//Edge p3 to p4
	edge_p3_p4.node_src = 3;
   10770:	2d400005 	stb	r21,0(r5)
	edge_p3_p4.node_dest = 2;
   10774:	2d000045 	stb	r20,1(r5)
	edge_p3_p4.proc_src = 3;
   10778:	2c40008d 	sth	r17,2(r5)
	edge_p3_p4.proc_dest = 4;
   1077c:	2880010d 	sth	r2,4(r5)
	edge_p3_p4.num_of_out_token = P3_OUT0_NUM_OF_TOKEN;
   10780:	2c0001c5 	stb	r16,7(r5)
	edge_p3_p4.size_of_token_type = sizeof(P3_OUT0_TYPE);
   10784:	28800205 	stb	r2,8(r5)
	edge_p3_p4.external = 1;
   10788:	2c000405 	stb	r16,16(r5)

	edges[2] = edge_p3_p4;
   1078c:	0010e240 	call	10e24 <memcpy>
}
   10790:	dfc00717 	ldw	ra,28(sp)
   10794:	dd800617 	ldw	r22,24(sp)
   10798:	dd400517 	ldw	r21,20(sp)
   1079c:	dd000417 	ldw	r20,16(sp)
   107a0:	dcc00317 	ldw	r19,12(sp)
   107a4:	dc800217 	ldw	r18,8(sp)
   107a8:	dc400117 	ldw	r17,4(sp)
   107ac:	dc000017 	ldw	r16,0(sp)
   107b0:	dec00804 	addi	sp,sp,32
   107b4:	f800283a 	ret

000107b8 <send_packet>:

void send_packet(unsigned char node_src, unsigned char node_dest,
alt_u16 proc_src, alt_u16 proc_dest, unsigned char packsize, unsigned char *payload){
   107b8:	defff904 	addi	sp,sp,-28
   107bc:	dd400515 	stw	r21,20(sp)
    src_low = proc_src;
    proc_src >>= 8;
    src_high = proc_src;


    temp = src_high<<24 | ((packsize)<<16) | ((node_src)<<8) | (node_dest);
   107c0:	25403fcc 	andi	r21,r4,255

	edges[2] = edge_p3_p4;
}

void send_packet(unsigned char node_src, unsigned char node_dest,
alt_u16 proc_src, alt_u16 proc_dest, unsigned char packsize, unsigned char *payload){
   107c4:	dd000415 	stw	r20,16(sp)
    proc_src >>= 8;
    src_high = proc_src;


    temp = src_high<<24 | ((packsize)<<16) | ((node_src)<<8) | (node_dest);
    altera_avalon_fifo_write_fifo(FIFO_SOURCE_BASE, FIFO_SOURCE_CSR, temp);
   107c8:	d8800703 	ldbu	r2,28(sp)

	edges[2] = edge_p3_p4;
}

void send_packet(unsigned char node_src, unsigned char node_dest,
alt_u16 proc_src, alt_u16 proc_dest, unsigned char packsize, unsigned char *payload){
   107cc:	3029883a 	mov	r20,r6
    proc_src >>= 8;
    src_high = proc_src;


    temp = src_high<<24 | ((packsize)<<16) | ((node_src)<<8) | (node_dest);
    altera_avalon_fifo_write_fifo(FIFO_SOURCE_BASE, FIFO_SOURCE_CSR, temp);
   107d0:	a80c923a 	slli	r6,r21,8
   107d4:	29403fcc 	andi	r5,r5,255
   107d8:	1004943a 	slli	r2,r2,16
   107dc:	314ab03a 	or	r5,r6,r5
   107e0:	a00c943a 	slli	r6,r20,16

	edges[2] = edge_p3_p4;
}

void send_packet(unsigned char node_src, unsigned char node_dest,
alt_u16 proc_src, alt_u16 proc_dest, unsigned char packsize, unsigned char *payload){
   107e4:	dcc00315 	stw	r19,12(sp)
   107e8:	3827883a 	mov	r19,r7

    temp = src_high<<24 | ((packsize)<<16) | ((node_src)<<8) | (node_dest);
    altera_avalon_fifo_write_fifo(FIFO_SOURCE_BASE, FIFO_SOURCE_CSR, temp);

    temp = node_src<<24 | proc_dest<<8 | src_low;
    altera_avalon_fifo_write_fifo(FIFO_SOURCE_BASE, FIFO_SOURCE_CSR, temp);
   107ec:	9cffffcc 	andi	r19,r19,65535

	edges[2] = edge_p3_p4;
}

void send_packet(unsigned char node_src, unsigned char node_dest,
alt_u16 proc_src, alt_u16 proc_dest, unsigned char packsize, unsigned char *payload){
   107f0:	dc800215 	stw	r18,8(sp)
   107f4:	dc400115 	stw	r17,4(sp)
    proc_src >>= 8;
    src_high = proc_src;


    temp = src_high<<24 | ((packsize)<<16) | ((node_src)<<8) | (node_dest);
    altera_avalon_fifo_write_fifo(FIFO_SOURCE_BASE, FIFO_SOURCE_CSR, temp);
   107f8:	04a40014 	movui	r18,36864
   107fc:	04641214 	movui	r17,36936
   10800:	288ab03a 	or	r5,r5,r2

    temp = node_src<<24 | proc_dest<<8 | src_low;
    altera_avalon_fifo_write_fifo(FIFO_SOURCE_BASE, FIFO_SOURCE_CSR, temp);
   10804:	a82a963a 	slli	r21,r21,24
    proc_src >>= 8;
    src_high = proc_src;


    temp = src_high<<24 | ((packsize)<<16) | ((node_src)<<8) | (node_dest);
    altera_avalon_fifo_write_fifo(FIFO_SOURCE_BASE, FIFO_SOURCE_CSR, temp);
   10808:	31bfc02c 	andhi	r6,r6,65280

    temp = node_src<<24 | proc_dest<<8 | src_low;
    altera_avalon_fifo_write_fifo(FIFO_SOURCE_BASE, FIFO_SOURCE_CSR, temp);
   1080c:	9826923a 	slli	r19,r19,8
    proc_src >>= 8;
    src_high = proc_src;


    temp = src_high<<24 | ((packsize)<<16) | ((node_src)<<8) | (node_dest);
    altera_avalon_fifo_write_fifo(FIFO_SOURCE_BASE, FIFO_SOURCE_CSR, temp);
   10810:	298cb03a 	or	r6,r5,r6
   10814:	8809883a 	mov	r4,r17
   10818:	900b883a 	mov	r5,r18

	edges[2] = edge_p3_p4;
}

void send_packet(unsigned char node_src, unsigned char node_dest,
alt_u16 proc_src, alt_u16 proc_dest, unsigned char packsize, unsigned char *payload){
   1081c:	dfc00615 	stw	ra,24(sp)
   10820:	dc000015 	stw	r16,0(sp)
   10824:	dc000817 	ldw	r16,32(sp)
    proc_src >>= 8;
    src_high = proc_src;


    temp = src_high<<24 | ((packsize)<<16) | ((node_src)<<8) | (node_dest);
    altera_avalon_fifo_write_fifo(FIFO_SOURCE_BASE, FIFO_SOURCE_CSR, temp);
   10828:	0011da80 	call	11da8 <altera_avalon_fifo_write_fifo>

    temp = node_src<<24 | proc_dest<<8 | src_low;
    altera_avalon_fifo_write_fifo(FIFO_SOURCE_BASE, FIFO_SOURCE_CSR, temp);
   1082c:	ace6b03a 	or	r19,r21,r19
   10830:	a1803fcc 	andi	r6,r20,255
   10834:	998cb03a 	or	r6,r19,r6
   10838:	900b883a 	mov	r5,r18
   1083c:	8809883a 	mov	r4,r17
   10840:	0011da80 	call	11da8 <altera_avalon_fifo_write_fifo>
   10844:	80800043 	ldbu	r2,1(r16)
   10848:	81000003 	ldbu	r4,0(r16)
   1084c:	818000c3 	ldbu	r6,3(r16)
   10850:	1004923a 	slli	r2,r2,8

    temp = ((*(payload + 3))<<24) | ((*(payload + 2))<<16) | ((*(payload + 1))<<8) | (*payload);
    altera_avalon_fifo_write_fifo(FIFO_SOURCE_BASE, FIFO_SOURCE_CSR, temp);
   10854:	900b883a 	mov	r5,r18
   10858:	300c963a 	slli	r6,r6,24
   1085c:	1106b03a 	or	r3,r2,r4
   10860:	80800083 	ldbu	r2,2(r16)
   10864:	8809883a 	mov	r4,r17
   10868:	1004943a 	slli	r2,r2,16
   1086c:	10c4b03a 	or	r2,r2,r3
   10870:	308cb03a 	or	r6,r6,r2
   10874:	0011da80 	call	11da8 <altera_avalon_fifo_write_fifo>
   10878:	80800143 	ldbu	r2,5(r16)
   1087c:	81000103 	ldbu	r4,4(r16)
   10880:	818001c3 	ldbu	r6,7(r16)
   10884:	1004923a 	slli	r2,r2,8

    temp = ((*(payload + 7))<<24) | ((*(payload + 6))<<16) | ((*(payload + 5))<<8) | ((*(payload + 4)));
    altera_avalon_fifo_write_fifo(FIFO_SOURCE_BASE, FIFO_SOURCE_CSR, temp);
   10888:	900b883a 	mov	r5,r18
   1088c:	300c963a 	slli	r6,r6,24
   10890:	1106b03a 	or	r3,r2,r4
   10894:	80800183 	ldbu	r2,6(r16)
   10898:	8809883a 	mov	r4,r17
   1089c:	1004943a 	slli	r2,r2,16
   108a0:	10c4b03a 	or	r2,r2,r3
   108a4:	308cb03a 	or	r6,r6,r2
   108a8:	0011da80 	call	11da8 <altera_avalon_fifo_write_fifo>
   108ac:	80800243 	ldbu	r2,9(r16)
   108b0:	81000203 	ldbu	r4,8(r16)
   108b4:	818002c3 	ldbu	r6,11(r16)
   108b8:	1004923a 	slli	r2,r2,8

    temp = ((*(payload + 11))<<24) | ((*(payload + 10))<<16) | ((*(payload + 9))<<8) | ((*(payload + 8)));
    altera_avalon_fifo_write_fifo(FIFO_SOURCE_BASE, FIFO_SOURCE_CSR, temp);
   108bc:	900b883a 	mov	r5,r18
   108c0:	300c963a 	slli	r6,r6,24
   108c4:	1106b03a 	or	r3,r2,r4
   108c8:	80800283 	ldbu	r2,10(r16)
   108cc:	8809883a 	mov	r4,r17
   108d0:	1004943a 	slli	r2,r2,16
   108d4:	10c4b03a 	or	r2,r2,r3
   108d8:	308cb03a 	or	r6,r6,r2
   108dc:	0011da80 	call	11da8 <altera_avalon_fifo_write_fifo>
   108e0:	80800343 	ldbu	r2,13(r16)
   108e4:	81000303 	ldbu	r4,12(r16)
   108e8:	818003c3 	ldbu	r6,15(r16)
   108ec:	1004923a 	slli	r2,r2,8

    temp = ((*(payload + 15))<<24) | ((*(payload + 14))<<16) | ((*(payload + 13))<<8) | ((*(payload + 12)));
    altera_avalon_fifo_write_fifo(FIFO_SOURCE_BASE, FIFO_SOURCE_CSR, temp);
   108f0:	900b883a 	mov	r5,r18
   108f4:	300c963a 	slli	r6,r6,24
   108f8:	1106b03a 	or	r3,r2,r4
   108fc:	80800383 	ldbu	r2,14(r16)
   10900:	8809883a 	mov	r4,r17
   10904:	1004943a 	slli	r2,r2,16
   10908:	10c4b03a 	or	r2,r2,r3
   1090c:	308cb03a 	or	r6,r6,r2
   10910:	0011da80 	call	11da8 <altera_avalon_fifo_write_fifo>
   10914:	80800443 	ldbu	r2,17(r16)
   10918:	81000403 	ldbu	r4,16(r16)
   1091c:	818004c3 	ldbu	r6,19(r16)
   10920:	1004923a 	slli	r2,r2,8

    temp = ((*(payload + 19))<<24) | ((*(payload + 18))<<16) | ((*(payload + 17))<<8) | ((*(payload + 16)));
    altera_avalon_fifo_write_fifo(FIFO_SOURCE_BASE, FIFO_SOURCE_CSR, temp);
   10924:	900b883a 	mov	r5,r18
   10928:	300c963a 	slli	r6,r6,24
   1092c:	1106b03a 	or	r3,r2,r4
   10930:	80800483 	ldbu	r2,18(r16)
   10934:	8809883a 	mov	r4,r17
   10938:	1004943a 	slli	r2,r2,16
   1093c:	10c4b03a 	or	r2,r2,r3
   10940:	308cb03a 	or	r6,r6,r2
   10944:	0011da80 	call	11da8 <altera_avalon_fifo_write_fifo>
   10948:	80800543 	ldbu	r2,21(r16)
   1094c:	81000503 	ldbu	r4,20(r16)
   10950:	818005c3 	ldbu	r6,23(r16)
   10954:	1004923a 	slli	r2,r2,8

    temp = ((*(payload + 23))<<24) | ((*(payload + 22))<<16) | ((*(payload + 21))<<8) | ((*(payload + 20)));
    altera_avalon_fifo_write_fifo(FIFO_SOURCE_BASE, FIFO_SOURCE_CSR, temp);
   10958:	900b883a 	mov	r5,r18
   1095c:	300c963a 	slli	r6,r6,24
   10960:	1106b03a 	or	r3,r2,r4
   10964:	80800583 	ldbu	r2,22(r16)
   10968:	8809883a 	mov	r4,r17
   1096c:	1004943a 	slli	r2,r2,16
   10970:	10c4b03a 	or	r2,r2,r3
   10974:	308cb03a 	or	r6,r6,r2

}
   10978:	dfc00617 	ldw	ra,24(sp)
   1097c:	dd400517 	ldw	r21,20(sp)
   10980:	dd000417 	ldw	r20,16(sp)
   10984:	dcc00317 	ldw	r19,12(sp)
   10988:	dc800217 	ldw	r18,8(sp)
   1098c:	dc400117 	ldw	r17,4(sp)
   10990:	dc000017 	ldw	r16,0(sp)
   10994:	dec00704 	addi	sp,sp,28

    temp = ((*(payload + 19))<<24) | ((*(payload + 18))<<16) | ((*(payload + 17))<<8) | ((*(payload + 16)));
    altera_avalon_fifo_write_fifo(FIFO_SOURCE_BASE, FIFO_SOURCE_CSR, temp);

    temp = ((*(payload + 23))<<24) | ((*(payload + 22))<<16) | ((*(payload + 21))<<8) | ((*(payload + 20)));
    altera_avalon_fifo_write_fifo(FIFO_SOURCE_BASE, FIFO_SOURCE_CSR, temp);
   10998:	0011da81 	jmpi	11da8 <altera_avalon_fifo_write_fifo>

0001099c <read_payload>:
}

void read_payload(unsigned int temp, unsigned int byte_coef, unsigned char *payload){
	*(payload + 0 + byte_coef) = temp;
	//printf("payload[%d] = %d\n",byte_coef,*(payload + 0 + byte_coef));
	temp >>= 8;
   1099c:	2004d23a 	srli	r2,r4,8
    altera_avalon_fifo_write_fifo(FIFO_SOURCE_BASE, FIFO_SOURCE_CSR, temp);

}

void read_payload(unsigned int temp, unsigned int byte_coef, unsigned char *payload){
	*(payload + 0 + byte_coef) = temp;
   109a0:	314b883a 	add	r5,r6,r5
   109a4:	29000005 	stb	r4,0(r5)
	//printf("payload[%d] = %d\n",byte_coef,*(payload + 0 + byte_coef));
	temp >>= 8;
	
	*(payload + 1 + byte_coef) = temp;
   109a8:	28800045 	stb	r2,1(r5)
	//printf("payload[%d] = %d\n",(byte_coef + 1),*(payload + 1 + byte_coef));
	temp >>= 8;
   109ac:	2004d43a 	srli	r2,r4,16
	
	*(payload + 2 + byte_coef) = temp;
	//printf("payload[%d] = %d\n",(byte_coef + 2),*(payload + 2 + byte_coef));
	temp >>= 8;
	
	*(payload + 3 + byte_coef) = temp;
   109b0:	2008d63a 	srli	r4,r4,24
	
	*(payload + 1 + byte_coef) = temp;
	//printf("payload[%d] = %d\n",(byte_coef + 1),*(payload + 1 + byte_coef));
	temp >>= 8;
	
	*(payload + 2 + byte_coef) = temp;
   109b4:	28800085 	stb	r2,2(r5)
	//printf("payload[%d] = %d\n",(byte_coef + 2),*(payload + 2 + byte_coef));
	temp >>= 8;
	
	*(payload + 3 + byte_coef) = temp;
   109b8:	290000c5 	stb	r4,3(r5)
   109bc:	f800283a 	ret

000109c0 <receive_packet>:
	//printf("payload[%d] = %d\n",(byte_coef + 3),*(payload + 3 + byte_coef));
}

void receive_packet(){
   109c0:	defff704 	addi	sp,sp,-36
	unsigned char payload[24];

	alt_u16 dst_proc, src_proc;

	//first four bytes
	temp = altera_avalon_fifo_read_fifo(FIFO_SINK_BASE, FIFO_SINK_CSR);
   109c4:	01640814 	movui	r5,36896
   109c8:	01241014 	movui	r4,36928
	
	*(payload + 3 + byte_coef) = temp;
	//printf("payload[%d] = %d\n",(byte_coef + 3),*(payload + 3 + byte_coef));
}

void receive_packet(){
   109cc:	dfc00815 	stw	ra,32(sp)
   109d0:	dc400715 	stw	r17,28(sp)
   109d4:	dc000615 	stw	r16,24(sp)
	unsigned char payload[24];

	alt_u16 dst_proc, src_proc;

	//first four bytes
	temp = altera_avalon_fifo_read_fifo(FIFO_SINK_BASE, FIFO_SINK_CSR);
   109d8:	0011dec0 	call	11dec <altera_avalon_fifo_read_fifo>
	packet_size = temp;
	//printf("packet_size = %d\n",packet_size);
	temp >>= 8;

	src_high = temp;
	src_proc = src_high;
   109dc:	1004d63a 	srli	r2,r2,24
	src_proc <<= 8;


	//second four bytes are are for node number and source
	temp = altera_avalon_fifo_read_fifo(FIFO_SINK_BASE, FIFO_SINK_CSR);
   109e0:	01640814 	movui	r5,36896
   109e4:	01241014 	movui	r4,36928
	//printf("packet_size = %d\n",packet_size);
	temp >>= 8;

	src_high = temp;
	src_proc = src_high;
	src_proc <<= 8;
   109e8:	1022923a 	slli	r17,r2,8


	//second four bytes are are for node number and source
	temp = altera_avalon_fifo_read_fifo(FIFO_SINK_BASE, FIFO_SINK_CSR);
   109ec:	0011dec0 	call	11dec <altera_avalon_fifo_read_fifo>
   109f0:	1021883a 	mov	r16,r2


	//since now, recieve the payload

	//1st four bytes of payload 
	temp = altera_avalon_fifo_read_fifo(FIFO_SINK_BASE, FIFO_SINK_CSR);
   109f4:	01640814 	movui	r5,36896


	//second four bytes are are for node number and source
	temp = altera_avalon_fifo_read_fifo(FIFO_SINK_BASE, FIFO_SINK_CSR);
	src_low = temp;
	src_proc |= src_low;
   109f8:	10803fcc 	andi	r2,r2,255


	//since now, recieve the payload

	//1st four bytes of payload 
	temp = altera_avalon_fifo_read_fifo(FIFO_SINK_BASE, FIFO_SINK_CSR);
   109fc:	01241014 	movui	r4,36928


	//second four bytes are are for node number and source
	temp = altera_avalon_fifo_read_fifo(FIFO_SINK_BASE, FIFO_SINK_CSR);
	src_low = temp;
	src_proc |= src_low;
   10a00:	88a2b03a 	or	r17,r17,r2


	//since now, recieve the payload

	//1st four bytes of payload 
	temp = altera_avalon_fifo_read_fifo(FIFO_SINK_BASE, FIFO_SINK_CSR);
   10a04:	0011dec0 	call	11dec <altera_avalon_fifo_read_fifo>
	read_payload(temp,0,payload);
   10a08:	d80d883a 	mov	r6,sp
   10a0c:	1009883a 	mov	r4,r2
   10a10:	000b883a 	mov	r5,zero
   10a14:	001099c0 	call	1099c <read_payload>

	//2nd four bytes of payload 
	temp = altera_avalon_fifo_read_fifo(FIFO_SINK_BASE, FIFO_SINK_CSR);
   10a18:	01640814 	movui	r5,36896
   10a1c:	01241014 	movui	r4,36928
   10a20:	0011dec0 	call	11dec <altera_avalon_fifo_read_fifo>
	read_payload(temp,4,payload);
   10a24:	d80d883a 	mov	r6,sp
   10a28:	1009883a 	mov	r4,r2
   10a2c:	01400104 	movi	r5,4
   10a30:	001099c0 	call	1099c <read_payload>

	//3rd four bytes of payload 
	temp = altera_avalon_fifo_read_fifo(FIFO_SINK_BASE, FIFO_SINK_CSR);
   10a34:	01640814 	movui	r5,36896
   10a38:	01241014 	movui	r4,36928
   10a3c:	0011dec0 	call	11dec <altera_avalon_fifo_read_fifo>
	read_payload(temp,8,payload);
   10a40:	d80d883a 	mov	r6,sp
   10a44:	1009883a 	mov	r4,r2
   10a48:	01400204 	movi	r5,8
   10a4c:	001099c0 	call	1099c <read_payload>

	//4th four bytes of payload 
	temp = altera_avalon_fifo_read_fifo(FIFO_SINK_BASE, FIFO_SINK_CSR);
   10a50:	01640814 	movui	r5,36896
   10a54:	01241014 	movui	r4,36928
   10a58:	0011dec0 	call	11dec <altera_avalon_fifo_read_fifo>
	read_payload(temp,12,payload);
   10a5c:	d80d883a 	mov	r6,sp
   10a60:	1009883a 	mov	r4,r2
   10a64:	01400304 	movi	r5,12
   10a68:	001099c0 	call	1099c <read_payload>

	//5th four bytes of payload 
	temp = altera_avalon_fifo_read_fifo(FIFO_SINK_BASE, FIFO_SINK_CSR);
   10a6c:	01640814 	movui	r5,36896
   10a70:	01241014 	movui	r4,36928
   10a74:	0011dec0 	call	11dec <altera_avalon_fifo_read_fifo>
	read_payload(temp,16,payload);
   10a78:	d80d883a 	mov	r6,sp
   10a7c:	1009883a 	mov	r4,r2
   10a80:	01400404 	movi	r5,16
   10a84:	001099c0 	call	1099c <read_payload>

	//6th four bytes of payload 
	temp = altera_avalon_fifo_read_fifo(FIFO_SINK_BASE, FIFO_SINK_CSR);
   10a88:	01640814 	movui	r5,36896
   10a8c:	01241014 	movui	r4,36928
   10a90:	0011dec0 	call	11dec <altera_avalon_fifo_read_fifo>
	read_payload(temp,20,payload);	
   10a94:	1009883a 	mov	r4,r2
   10a98:	d80d883a 	mov	r6,sp
   10a9c:	01400504 	movi	r5,20
   10aa0:	8020d23a 	srli	r16,r16,8
   10aa4:	001099c0 	call	1099c <read_payload>
   10aa8:	00800074 	movhi	r2,1
   10aac:	10889084 	addi	r2,r2,8770
}

/* This is only for current node */
ring_buffer_t* get_buffer(alt_u16 proc_src, alt_u16 proc_dest)
{
    for (int i = 0; i < 3; i++) {
   10ab0:	0009883a 	mov	r4,zero
        if (edges[i].proc_src == proc_src) {
   10ab4:	8c7fffcc 	andi	r17,r17,65535
            if (edges[i].proc_dest == proc_dest) {
   10ab8:	843fffcc 	andi	r16,r16,65535
}

/* This is only for current node */
ring_buffer_t* get_buffer(alt_u16 proc_src, alt_u16 proc_dest)
{
    for (int i = 0; i < 3; i++) {
   10abc:	00c000c4 	movi	r3,3
        if (edges[i].proc_src == proc_src) {
   10ac0:	1140000b 	ldhu	r5,0(r2)
   10ac4:	8940091e 	bne	r17,r5,10aec <receive_packet+0x12c>
            if (edges[i].proc_dest == proc_dest) {
   10ac8:	1140008b 	ldhu	r5,2(r2)
   10acc:	8140071e 	bne	r16,r5,10aec <receive_packet+0x12c>
                return edges[i].buffer;
   10ad0:	01400504 	movi	r5,20
   10ad4:	0010dd40 	call	10dd4 <__mulsi3>
   10ad8:	00c00074 	movhi	r3,1
   10adc:	18c89304 	addi	r3,r3,8780
   10ae0:	10c5883a 	add	r2,r2,r3
   10ae4:	11000017 	ldw	r4,0(r2)
   10ae8:	00000406 	br	10afc <receive_packet+0x13c>
}

/* This is only for current node */
ring_buffer_t* get_buffer(alt_u16 proc_src, alt_u16 proc_dest)
{
    for (int i = 0; i < 3; i++) {
   10aec:	21000044 	addi	r4,r4,1
   10af0:	10800504 	addi	r2,r2,20
   10af4:	20fff21e 	bne	r4,r3,10ac0 <_gp+0xffff6ae0>
            if (edges[i].proc_dest == proc_dest) {
                return edges[i].buffer;
            }
        }
    }
    return 0;
   10af8:	0009883a 	mov	r4,zero
	read_payload(temp,20,payload);	

	//get bufer
	ring_buffer_t *buffer = get_buffer(src_proc, dst_proc);

	ring_buffer_queue_arr(buffer,payload,24);
   10afc:	01800604 	movi	r6,24
   10b00:	d80b883a 	mov	r5,sp
   10b04:	0010bd00 	call	10bd0 <ring_buffer_queue_arr>
}
   10b08:	dfc00817 	ldw	ra,32(sp)
   10b0c:	dc400717 	ldw	r17,28(sp)
   10b10:	dc000617 	ldw	r16,24(sp)
   10b14:	dec00904 	addi	sp,sp,36
   10b18:	f800283a 	ret

00010b1c <receive_poll>:

bool receive_poll(){
   10b1c:	deffff04 	addi	sp,sp,-4
	int status;
	status = altera_avalon_fifo_read_status(FIFO_SINK_CSR,FIFO_STATUS);
   10b20:	01400fc4 	movi	r5,63
   10b24:	01240814 	movui	r4,36896
	ring_buffer_t *buffer = get_buffer(src_proc, dst_proc);

	ring_buffer_queue_arr(buffer,payload,24);
}

bool receive_poll(){
   10b28:	dfc00015 	stw	ra,0(sp)
	int status;
	status = altera_avalon_fifo_read_status(FIFO_SINK_CSR,FIFO_STATUS);
   10b2c:	0011c640 	call	11c64 <altera_avalon_fifo_read_status>
   10b30:	1004d07a 	srli	r2,r2,1
   10b34:	1080005c 	xori	r2,r2,1
    }*/
	if(status & 0x02)
		return false;
	else
		return true;
}
   10b38:	1080004c 	andi	r2,r2,1
   10b3c:	dfc00017 	ldw	ra,0(sp)
   10b40:	dec00104 	addi	sp,sp,4
   10b44:	f800283a 	ret

00010b48 <ring_buffer_is_empty>:
 * Returns whether a ring buffer is empty.
 * @param buffer The buffer for which it should be returned whether it is empty.
 * @return 1 if empty; 0 otherwise.
 */
inline uint8_t ring_buffer_is_empty(ring_buffer_t *buffer) {
  return (buffer->head_index == buffer->tail_index);
   10b48:	20c02043 	ldbu	r3,129(r4)
   10b4c:	20802003 	ldbu	r2,128(r4)
   10b50:	1885003a 	cmpeq	r2,r3,r2
}
   10b54:	f800283a 	ret

00010b58 <ring_buffer_is_full>:
 * Returns whether a ring buffer is full.
 * @param buffer The buffer for which it should be returned whether it is full.
 * @return 1 if full; 0 otherwise.
 */
inline uint8_t ring_buffer_is_full(ring_buffer_t *buffer) {
  return ((buffer->head_index - buffer->tail_index) & RING_BUFFER_MASK) == RING_BUFFER_MASK;
   10b58:	20802043 	ldbu	r2,129(r4)
   10b5c:	20c02003 	ldbu	r3,128(r4)
   10b60:	10c5c83a 	sub	r2,r2,r3
   10b64:	10801fcc 	andi	r2,r2,127
   10b68:	10801fe0 	cmpeqi	r2,r2,127
}
   10b6c:	f800283a 	ret

00010b70 <ring_buffer_num_items>:
 * Returns the number of items in a ring buffer.
 * @param buffer The buffer for which the number of items should be returned.
 * @return The number of items in the ring buffer.
 */
inline ring_buffer_size_t ring_buffer_num_items(ring_buffer_t *buffer) {
  return ((buffer->head_index - buffer->tail_index) & RING_BUFFER_MASK);
   10b70:	20802043 	ldbu	r2,129(r4)
   10b74:	20c02003 	ldbu	r3,128(r4)
   10b78:	10c5c83a 	sub	r2,r2,r3
}
   10b7c:	10801fcc 	andi	r2,r2,127
   10b80:	f800283a 	ret

00010b84 <ring_buffer_init>:
 * @file
 * Implementation of ring buffer functions.
 */

void ring_buffer_init(ring_buffer_t *buffer) {
  buffer->tail_index = 0;
   10b84:	20002005 	stb	zero,128(r4)
  buffer->head_index = 0;
   10b88:	20002045 	stb	zero,129(r4)
   10b8c:	f800283a 	ret

00010b90 <ring_buffer_queue>:
 * Returns whether a ring buffer is full.
 * @param buffer The buffer for which it should be returned whether it is full.
 * @return 1 if full; 0 otherwise.
 */
inline uint8_t ring_buffer_is_full(ring_buffer_t *buffer) {
  return ((buffer->head_index - buffer->tail_index) & RING_BUFFER_MASK) == RING_BUFFER_MASK;
   10b90:	20802043 	ldbu	r2,129(r4)
   10b94:	20c02003 	ldbu	r3,128(r4)
}

void ring_buffer_queue(ring_buffer_t *buffer, char data) {
  /* Is buffer full? */
  if(ring_buffer_is_full(buffer)) {
   10b98:	02001fc4 	movi	r8,127
   10b9c:	11803fcc 	andi	r6,r2,255
   10ba0:	30cfc83a 	sub	r7,r6,r3
   10ba4:	39c01fcc 	andi	r7,r7,127
   10ba8:	3a00031e 	bne	r7,r8,10bb8 <ring_buffer_queue+0x28>
    /* Is going to overwrite the oldest byte */
    /* Increase tail index */
    buffer->tail_index = ((buffer->tail_index + 1) & RING_BUFFER_MASK);
   10bac:	18c00044 	addi	r3,r3,1
   10bb0:	1a06703a 	and	r3,r3,r8
   10bb4:	20c02005 	stb	r3,128(r4)
  }

  /* Place data in buffer */
  buffer->buffer[buffer->head_index] = data;
   10bb8:	218d883a 	add	r6,r4,r6
  buffer->head_index = ((buffer->head_index + 1) & RING_BUFFER_MASK);
   10bbc:	10800044 	addi	r2,r2,1
    /* Increase tail index */
    buffer->tail_index = ((buffer->tail_index + 1) & RING_BUFFER_MASK);
  }

  /* Place data in buffer */
  buffer->buffer[buffer->head_index] = data;
   10bc0:	31400005 	stb	r5,0(r6)
  buffer->head_index = ((buffer->head_index + 1) & RING_BUFFER_MASK);
   10bc4:	10801fcc 	andi	r2,r2,127
   10bc8:	20802045 	stb	r2,129(r4)
   10bcc:	f800283a 	ret

00010bd0 <ring_buffer_queue_arr>:
}

void ring_buffer_queue_arr(ring_buffer_t *buffer, const char *data, ring_buffer_size_t size) {
   10bd0:	defffc04 	addi	sp,sp,-16
   10bd4:	31803fcc 	andi	r6,r6,255
   10bd8:	dc800215 	stw	r18,8(sp)
   10bdc:	dc400115 	stw	r17,4(sp)
   10be0:	dc000015 	stw	r16,0(sp)
   10be4:	dfc00315 	stw	ra,12(sp)
   10be8:	2025883a 	mov	r18,r4
   10bec:	2821883a 	mov	r16,r5
   10bf0:	29a3883a 	add	r17,r5,r6
  /* Add bytes; one by one */
  ring_buffer_size_t i;
  for(i = 0; i < size; i++) {
   10bf4:	84400526 	beq	r16,r17,10c0c <ring_buffer_queue_arr+0x3c>
    ring_buffer_queue(buffer, data[i]);
   10bf8:	81400007 	ldb	r5,0(r16)
   10bfc:	9009883a 	mov	r4,r18
   10c00:	84000044 	addi	r16,r16,1
   10c04:	0010b900 	call	10b90 <ring_buffer_queue>
   10c08:	003ffa06 	br	10bf4 <_gp+0xffff6c14>
  }
}
   10c0c:	dfc00317 	ldw	ra,12(sp)
   10c10:	dc800217 	ldw	r18,8(sp)
   10c14:	dc400117 	ldw	r17,4(sp)
   10c18:	dc000017 	ldw	r16,0(sp)
   10c1c:	dec00404 	addi	sp,sp,16
   10c20:	f800283a 	ret

00010c24 <ring_buffer_dequeue>:

ring_buffer_size_t ring_buffer_dequeue(ring_buffer_t *buffer, char *data) {
  if(ring_buffer_is_empty(buffer)) {
   10c24:	20c02043 	ldbu	r3,129(r4)
   10c28:	20802003 	ldbu	r2,128(r4)
   10c2c:	18800926 	beq	r3,r2,10c54 <ring_buffer_dequeue+0x30>
    /* No items */
    return 0;
  }

  *data = buffer->buffer[buffer->tail_index];
   10c30:	2085883a 	add	r2,r4,r2
   10c34:	10800003 	ldbu	r2,0(r2)
   10c38:	28800005 	stb	r2,0(r5)
  buffer->tail_index = ((buffer->tail_index + 1) & RING_BUFFER_MASK);
   10c3c:	20802003 	ldbu	r2,128(r4)
   10c40:	10800044 	addi	r2,r2,1
   10c44:	10801fcc 	andi	r2,r2,127
   10c48:	20802005 	stb	r2,128(r4)
  return 1;
   10c4c:	00800044 	movi	r2,1
   10c50:	f800283a 	ret
}

ring_buffer_size_t ring_buffer_dequeue(ring_buffer_t *buffer, char *data) {
  if(ring_buffer_is_empty(buffer)) {
    /* No items */
    return 0;
   10c54:	0005883a 	mov	r2,zero
  }

  *data = buffer->buffer[buffer->tail_index];
  buffer->tail_index = ((buffer->tail_index + 1) & RING_BUFFER_MASK);
  return 1;
}
   10c58:	f800283a 	ret

00010c5c <ring_buffer_dequeue_arr>:

ring_buffer_size_t ring_buffer_dequeue_arr(ring_buffer_t *buffer, char *data, ring_buffer_size_t len) {
  if(ring_buffer_is_empty(buffer)) {
   10c5c:	20c02043 	ldbu	r3,129(r4)
   10c60:	20802003 	ldbu	r2,128(r4)
   10c64:	18801526 	beq	r3,r2,10cbc <ring_buffer_dequeue_arr+0x60>
  *data = buffer->buffer[buffer->tail_index];
  buffer->tail_index = ((buffer->tail_index + 1) & RING_BUFFER_MASK);
  return 1;
}

ring_buffer_size_t ring_buffer_dequeue_arr(ring_buffer_t *buffer, char *data, ring_buffer_size_t len) {
   10c68:	defffa04 	addi	sp,sp,-24
   10c6c:	dcc00315 	stw	r19,12(sp)
   10c70:	dc800215 	stw	r18,8(sp)
   10c74:	dc400115 	stw	r17,4(sp)
   10c78:	dc000015 	stw	r16,0(sp)
   10c7c:	dfc00515 	stw	ra,20(sp)
   10c80:	dd000415 	stw	r20,16(sp)
   10c84:	2827883a 	mov	r19,r5
   10c88:	2023883a 	mov	r17,r4
   10c8c:	34803fcc 	andi	r18,r6,255
  if(ring_buffer_is_empty(buffer)) {
   10c90:	0021883a 	mov	r16,zero
   10c94:	9c0b883a 	add	r5,r19,r16
   10c98:	8029883a 	mov	r20,r16
    return 0;
  }

  char *data_ptr = data;
  ring_buffer_size_t cnt = 0;
  while((cnt < len) && ring_buffer_dequeue(buffer, data_ptr)) {
   10c9c:	84800926 	beq	r16,r18,10cc4 <ring_buffer_dequeue_arr+0x68>
   10ca0:	8809883a 	mov	r4,r17
   10ca4:	0010c240 	call	10c24 <ring_buffer_dequeue>
   10ca8:	10803fcc 	andi	r2,r2,255
   10cac:	84000044 	addi	r16,r16,1
   10cb0:	103ff81e 	bne	r2,zero,10c94 <_gp+0xffff6cb4>
   10cb4:	a005883a 	mov	r2,r20
   10cb8:	00000306 	br	10cc8 <ring_buffer_dequeue_arr+0x6c>
}

ring_buffer_size_t ring_buffer_dequeue_arr(ring_buffer_t *buffer, char *data, ring_buffer_size_t len) {
  if(ring_buffer_is_empty(buffer)) {
    /* No items */
    return 0;
   10cbc:	0005883a 	mov	r2,zero
  while((cnt < len) && ring_buffer_dequeue(buffer, data_ptr)) {
    cnt++;
    data_ptr++;
  }
  return cnt;
}
   10cc0:	f800283a 	ret
   10cc4:	8005883a 	mov	r2,r16
   10cc8:	dfc00517 	ldw	ra,20(sp)
   10ccc:	dd000417 	ldw	r20,16(sp)
   10cd0:	dcc00317 	ldw	r19,12(sp)
   10cd4:	dc800217 	ldw	r18,8(sp)
   10cd8:	dc400117 	ldw	r17,4(sp)
   10cdc:	dc000017 	ldw	r16,0(sp)
   10ce0:	dec00604 	addi	sp,sp,24
   10ce4:	f800283a 	ret

00010ce8 <ring_buffer_pop>:
 * Returns whether a ring buffer is empty.
 * @param buffer The buffer for which it should be returned whether it is empty.
 * @return 1 if empty; 0 otherwise.
 */
inline uint8_t ring_buffer_is_empty(ring_buffer_t *buffer) {
  return (buffer->head_index == buffer->tail_index);
   10ce8:	20802003 	ldbu	r2,128(r4)

ring_buffer_size_t ring_buffer_pop(ring_buffer_t *buffer) {
  if(ring_buffer_is_empty(buffer)) {
   10cec:	21402043 	ldbu	r5,129(r4)
   10cf0:	10c03fcc 	andi	r3,r2,255
   10cf4:	28c00526 	beq	r5,r3,10d0c <ring_buffer_pop+0x24>
    /* No items */
    return 0;
  }

  buffer->tail_index = ((buffer->tail_index + 1) & RING_BUFFER_MASK);
   10cf8:	10800044 	addi	r2,r2,1
   10cfc:	10801fcc 	andi	r2,r2,127
   10d00:	20802005 	stb	r2,128(r4)
  return 1;
   10d04:	00800044 	movi	r2,1
   10d08:	f800283a 	ret
}

ring_buffer_size_t ring_buffer_pop(ring_buffer_t *buffer) {
  if(ring_buffer_is_empty(buffer)) {
    /* No items */
    return 0;
   10d0c:	0005883a 	mov	r2,zero
  }

  buffer->tail_index = ((buffer->tail_index + 1) & RING_BUFFER_MASK);
  return 1;
}
   10d10:	f800283a 	ret

00010d14 <ring_buffer_pop_arr>:

ring_buffer_size_t ring_buffer_pop_arr(ring_buffer_t *buffer, ring_buffer_size_t len) {
  if(ring_buffer_is_empty(buffer)) {
   10d14:	20c02043 	ldbu	r3,129(r4)
   10d18:	20802003 	ldbu	r2,128(r4)
   10d1c:	18801426 	beq	r3,r2,10d70 <ring_buffer_pop_arr+0x5c>

  buffer->tail_index = ((buffer->tail_index + 1) & RING_BUFFER_MASK);
  return 1;
}

ring_buffer_size_t ring_buffer_pop_arr(ring_buffer_t *buffer, ring_buffer_size_t len) {
   10d20:	defffb04 	addi	sp,sp,-20
   10d24:	dcc00315 	stw	r19,12(sp)
   10d28:	dc800215 	stw	r18,8(sp)
   10d2c:	dc400115 	stw	r17,4(sp)
   10d30:	dc000015 	stw	r16,0(sp)
   10d34:	dfc00415 	stw	ra,16(sp)
   10d38:	2821883a 	mov	r16,r5
   10d3c:	2023883a 	mov	r17,r4
   10d40:	0025883a 	mov	r18,zero
  if(ring_buffer_is_empty(buffer)) {
    /* No items */
    return 0;
  }
  ring_buffer_size_t cnt = 0;
  while((cnt < len) && ring_buffer_pop(buffer)) {
   10d44:	2cc03fcc 	andi	r19,r5,255
   10d48:	90803fcc 	andi	r2,r18,255
   10d4c:	14c00a26 	beq	r2,r19,10d78 <ring_buffer_pop_arr+0x64>
   10d50:	8809883a 	mov	r4,r17
   10d54:	0010ce80 	call	10ce8 <ring_buffer_pop>
   10d58:	10803fcc 	andi	r2,r2,255
   10d5c:	10000226 	beq	r2,zero,10d68 <ring_buffer_pop_arr+0x54>
    cnt++;
   10d60:	94800044 	addi	r18,r18,1
   10d64:	003ff806 	br	10d48 <_gp+0xffff6d68>
   10d68:	9005883a 	mov	r2,r18
   10d6c:	00000306 	br	10d7c <ring_buffer_pop_arr+0x68>
}

ring_buffer_size_t ring_buffer_pop_arr(ring_buffer_t *buffer, ring_buffer_size_t len) {
  if(ring_buffer_is_empty(buffer)) {
    /* No items */
    return 0;
   10d70:	0005883a 	mov	r2,zero
  ring_buffer_size_t cnt = 0;
  while((cnt < len) && ring_buffer_pop(buffer)) {
    cnt++;
  }
  return cnt;
}
   10d74:	f800283a 	ret
   10d78:	8005883a 	mov	r2,r16
   10d7c:	dfc00417 	ldw	ra,16(sp)
   10d80:	dcc00317 	ldw	r19,12(sp)
   10d84:	dc800217 	ldw	r18,8(sp)
   10d88:	dc400117 	ldw	r17,4(sp)
   10d8c:	dc000017 	ldw	r16,0(sp)
   10d90:	dec00504 	addi	sp,sp,20
   10d94:	f800283a 	ret

00010d98 <ring_buffer_peek>:
 * Returns the number of items in a ring buffer.
 * @param buffer The buffer for which the number of items should be returned.
 * @return The number of items in the ring buffer.
 */
inline ring_buffer_size_t ring_buffer_num_items(ring_buffer_t *buffer) {
  return ((buffer->head_index - buffer->tail_index) & RING_BUFFER_MASK);
   10d98:	20802003 	ldbu	r2,128(r4)



ring_buffer_size_t ring_buffer_peek(ring_buffer_t *buffer, char *data, ring_buffer_size_t index) {
  if(index >= ring_buffer_num_items(buffer)) {
   10d9c:	20c02043 	ldbu	r3,129(r4)
   10da0:	31c03fcc 	andi	r7,r6,255
   10da4:	1887c83a 	sub	r3,r3,r2
   10da8:	18c01fcc 	andi	r3,r3,127
   10dac:	38c0072e 	bgeu	r7,r3,10dcc <ring_buffer_peek+0x34>
    return 0;
  }

  /* Add index to pointer */
  ring_buffer_size_t data_index = ((buffer->tail_index + index) & RING_BUFFER_MASK);
  *data = buffer->buffer[data_index];
   10db0:	3085883a 	add	r2,r6,r2
   10db4:	10801fcc 	andi	r2,r2,127
   10db8:	2089883a 	add	r4,r4,r2
   10dbc:	20800003 	ldbu	r2,0(r4)
   10dc0:	28800005 	stb	r2,0(r5)
  return 1;
   10dc4:	00800044 	movi	r2,1
   10dc8:	f800283a 	ret


ring_buffer_size_t ring_buffer_peek(ring_buffer_t *buffer, char *data, ring_buffer_size_t index) {
  if(index >= ring_buffer_num_items(buffer)) {
    /* No items at index */
    return 0;
   10dcc:	0005883a 	mov	r2,zero

  /* Add index to pointer */
  ring_buffer_size_t data_index = ((buffer->tail_index + index) & RING_BUFFER_MASK);
  *data = buffer->buffer[data_index];
  return 1;
}
   10dd0:	f800283a 	ret

00010dd4 <__mulsi3>:
   10dd4:	0005883a 	mov	r2,zero
   10dd8:	20000726 	beq	r4,zero,10df8 <__mulsi3+0x24>
   10ddc:	20c0004c 	andi	r3,r4,1
   10de0:	2008d07a 	srli	r4,r4,1
   10de4:	18000126 	beq	r3,zero,10dec <__mulsi3+0x18>
   10de8:	1145883a 	add	r2,r2,r5
   10dec:	294b883a 	add	r5,r5,r5
   10df0:	203ffa1e 	bne	r4,zero,10ddc <_gp+0xffff6dfc>
   10df4:	f800283a 	ret
   10df8:	f800283a 	ret

00010dfc <malloc>:
   10dfc:	00800074 	movhi	r2,1
   10e00:	1087f904 	addi	r2,r2,8164
   10e04:	200b883a 	mov	r5,r4
   10e08:	11000017 	ldw	r4,0(r2)
   10e0c:	0010f301 	jmpi	10f30 <_malloc_r>

00010e10 <free>:
   10e10:	00800074 	movhi	r2,1
   10e14:	1087f904 	addi	r2,r2,8164
   10e18:	200b883a 	mov	r5,r4
   10e1c:	11000017 	ldw	r4,0(r2)
   10e20:	0010e4c1 	jmpi	10e4c <_free_r>

00010e24 <memcpy>:
   10e24:	2005883a 	mov	r2,r4
   10e28:	2007883a 	mov	r3,r4
   10e2c:	218d883a 	add	r6,r4,r6
   10e30:	19800526 	beq	r3,r6,10e48 <memcpy+0x24>
   10e34:	29000003 	ldbu	r4,0(r5)
   10e38:	18c00044 	addi	r3,r3,1
   10e3c:	29400044 	addi	r5,r5,1
   10e40:	193fffc5 	stb	r4,-1(r3)
   10e44:	003ffa06 	br	10e30 <_gp+0xffff6e50>
   10e48:	f800283a 	ret

00010e4c <_free_r>:
   10e4c:	28003726 	beq	r5,zero,10f2c <_free_r+0xe0>
   10e50:	28ffff17 	ldw	r3,-4(r5)
   10e54:	28bfff04 	addi	r2,r5,-4
   10e58:	1800010e 	bge	r3,zero,10e60 <_free_r+0x14>
   10e5c:	10c5883a 	add	r2,r2,r3
   10e60:	01400074 	movhi	r5,1
   10e64:	29484504 	addi	r5,r5,8468
   10e68:	28c00017 	ldw	r3,0(r5)
   10e6c:	280d883a 	mov	r6,r5
   10e70:	1800031e 	bne	r3,zero,10e80 <_free_r+0x34>
   10e74:	10000115 	stw	zero,4(r2)
   10e78:	28800015 	stw	r2,0(r5)
   10e7c:	f800283a 	ret
   10e80:	10c00c2e 	bgeu	r2,r3,10eb4 <_free_r+0x68>
   10e84:	11000017 	ldw	r4,0(r2)
   10e88:	110b883a 	add	r5,r2,r4
   10e8c:	1940041e 	bne	r3,r5,10ea0 <_free_r+0x54>
   10e90:	19400017 	ldw	r5,0(r3)
   10e94:	18c00117 	ldw	r3,4(r3)
   10e98:	2909883a 	add	r4,r5,r4
   10e9c:	11000015 	stw	r4,0(r2)
   10ea0:	10c00115 	stw	r3,4(r2)
   10ea4:	30800015 	stw	r2,0(r6)
   10ea8:	f800283a 	ret
   10eac:	11400336 	bltu	r2,r5,10ebc <_free_r+0x70>
   10eb0:	2807883a 	mov	r3,r5
   10eb4:	19400117 	ldw	r5,4(r3)
   10eb8:	283ffc1e 	bne	r5,zero,10eac <_gp+0xffff6ecc>
   10ebc:	19c00017 	ldw	r7,0(r3)
   10ec0:	19cd883a 	add	r6,r3,r7
   10ec4:	30800a1e 	bne	r6,r2,10ef0 <_free_r+0xa4>
   10ec8:	10800017 	ldw	r2,0(r2)
   10ecc:	3885883a 	add	r2,r7,r2
   10ed0:	18800015 	stw	r2,0(r3)
   10ed4:	1889883a 	add	r4,r3,r2
   10ed8:	2900141e 	bne	r5,r4,10f2c <_free_r+0xe0>
   10edc:	29000017 	ldw	r4,0(r5)
   10ee0:	2085883a 	add	r2,r4,r2
   10ee4:	18800015 	stw	r2,0(r3)
   10ee8:	28800117 	ldw	r2,4(r5)
   10eec:	00000e06 	br	10f28 <_free_r+0xdc>
   10ef0:	1180032e 	bgeu	r2,r6,10f00 <_free_r+0xb4>
   10ef4:	00800304 	movi	r2,12
   10ef8:	20800015 	stw	r2,0(r4)
   10efc:	f800283a 	ret
   10f00:	11000017 	ldw	r4,0(r2)
   10f04:	110d883a 	add	r6,r2,r4
   10f08:	2980061e 	bne	r5,r6,10f24 <_free_r+0xd8>
   10f0c:	29800017 	ldw	r6,0(r5)
   10f10:	3109883a 	add	r4,r6,r4
   10f14:	11000015 	stw	r4,0(r2)
   10f18:	29000117 	ldw	r4,4(r5)
   10f1c:	11000115 	stw	r4,4(r2)
   10f20:	00000106 	br	10f28 <_free_r+0xdc>
   10f24:	11400115 	stw	r5,4(r2)
   10f28:	18800115 	stw	r2,4(r3)
   10f2c:	f800283a 	ret

00010f30 <_malloc_r>:
   10f30:	defffb04 	addi	sp,sp,-20
   10f34:	00bfff04 	movi	r2,-4
   10f38:	dc400115 	stw	r17,4(sp)
   10f3c:	2c4000c4 	addi	r17,r5,3
   10f40:	88a2703a 	and	r17,r17,r2
   10f44:	dc800215 	stw	r18,8(sp)
   10f48:	dfc00415 	stw	ra,16(sp)
   10f4c:	dcc00315 	stw	r19,12(sp)
   10f50:	dc000015 	stw	r16,0(sp)
   10f54:	8c400204 	addi	r17,r17,8
   10f58:	00800304 	movi	r2,12
   10f5c:	2025883a 	mov	r18,r4
   10f60:	8880022e 	bgeu	r17,r2,10f6c <_malloc_r+0x3c>
   10f64:	1023883a 	mov	r17,r2
   10f68:	00000506 	br	10f80 <_malloc_r+0x50>
   10f6c:	8800040e 	bge	r17,zero,10f80 <_malloc_r+0x50>
   10f70:	00800304 	movi	r2,12
   10f74:	90800015 	stw	r2,0(r18)
   10f78:	0005883a 	mov	r2,zero
   10f7c:	00003b06 	br	1106c <_malloc_r+0x13c>
   10f80:	897ffb36 	bltu	r17,r5,10f70 <_gp+0xffff6f90>
   10f84:	00800074 	movhi	r2,1
   10f88:	10884504 	addi	r2,r2,8468
   10f8c:	10c00017 	ldw	r3,0(r2)
   10f90:	1009883a 	mov	r4,r2
   10f94:	1821883a 	mov	r16,r3
   10f98:	80000926 	beq	r16,zero,10fc0 <_malloc_r+0x90>
   10f9c:	80800017 	ldw	r2,0(r16)
   10fa0:	1445c83a 	sub	r2,r2,r17
   10fa4:	10001516 	blt	r2,zero,10ffc <_malloc_r+0xcc>
   10fa8:	014002c4 	movi	r5,11
   10fac:	28800d2e 	bgeu	r5,r2,10fe4 <_malloc_r+0xb4>
   10fb0:	80800015 	stw	r2,0(r16)
   10fb4:	80a1883a 	add	r16,r16,r2
   10fb8:	84400015 	stw	r17,0(r16)
   10fbc:	8000221e 	bne	r16,zero,11048 <_malloc_r+0x118>
   10fc0:	04000074 	movhi	r16,1
   10fc4:	84084404 	addi	r16,r16,8464
   10fc8:	80800017 	ldw	r2,0(r16)
   10fcc:	10000e1e 	bne	r2,zero,11008 <_malloc_r+0xd8>
   10fd0:	000b883a 	mov	r5,zero
   10fd4:	9009883a 	mov	r4,r18
   10fd8:	00111a40 	call	111a4 <_sbrk_r>
   10fdc:	80800015 	stw	r2,0(r16)
   10fe0:	00000906 	br	11008 <_malloc_r+0xd8>
   10fe4:	80800117 	ldw	r2,4(r16)
   10fe8:	1c00021e 	bne	r3,r16,10ff4 <_malloc_r+0xc4>
   10fec:	20800015 	stw	r2,0(r4)
   10ff0:	00001506 	br	11048 <_malloc_r+0x118>
   10ff4:	18800115 	stw	r2,4(r3)
   10ff8:	00001306 	br	11048 <_malloc_r+0x118>
   10ffc:	8007883a 	mov	r3,r16
   11000:	84000117 	ldw	r16,4(r16)
   11004:	003fe406 	br	10f98 <_gp+0xffff6fb8>
   11008:	880b883a 	mov	r5,r17
   1100c:	9009883a 	mov	r4,r18
   11010:	00111a40 	call	111a4 <_sbrk_r>
   11014:	04ffffc4 	movi	r19,-1
   11018:	14ffd526 	beq	r2,r19,10f70 <_gp+0xffff6f90>
   1101c:	140000c4 	addi	r16,r2,3
   11020:	00ffff04 	movi	r3,-4
   11024:	80e0703a 	and	r16,r16,r3
   11028:	1400021e 	bne	r2,r16,11034 <_malloc_r+0x104>
   1102c:	84400015 	stw	r17,0(r16)
   11030:	00000506 	br	11048 <_malloc_r+0x118>
   11034:	808bc83a 	sub	r5,r16,r2
   11038:	9009883a 	mov	r4,r18
   1103c:	00111a40 	call	111a4 <_sbrk_r>
   11040:	14fffa1e 	bne	r2,r19,1102c <_gp+0xffff704c>
   11044:	003fca06 	br	10f70 <_gp+0xffff6f90>
   11048:	810002c4 	addi	r4,r16,11
   1104c:	00bffe04 	movi	r2,-8
   11050:	80c00104 	addi	r3,r16,4
   11054:	2084703a 	and	r2,r4,r2
   11058:	10c7c83a 	sub	r3,r2,r3
   1105c:	18000326 	beq	r3,zero,1106c <_malloc_r+0x13c>
   11060:	80e1883a 	add	r16,r16,r3
   11064:	00c7c83a 	sub	r3,zero,r3
   11068:	80c00015 	stw	r3,0(r16)
   1106c:	dfc00417 	ldw	ra,16(sp)
   11070:	dcc00317 	ldw	r19,12(sp)
   11074:	dc800217 	ldw	r18,8(sp)
   11078:	dc400117 	ldw	r17,4(sp)
   1107c:	dc000017 	ldw	r16,0(sp)
   11080:	dec00504 	addi	sp,sp,20
   11084:	f800283a 	ret

00011088 <_printf_r>:
   11088:	defffd04 	addi	sp,sp,-12
   1108c:	dfc00015 	stw	ra,0(sp)
   11090:	d9800115 	stw	r6,4(sp)
   11094:	d9c00215 	stw	r7,8(sp)
   11098:	20c00217 	ldw	r3,8(r4)
   1109c:	01800074 	movhi	r6,1
   110a0:	3185f104 	addi	r6,r6,6084
   110a4:	19800115 	stw	r6,4(r3)
   110a8:	280d883a 	mov	r6,r5
   110ac:	21400217 	ldw	r5,8(r4)
   110b0:	d9c00104 	addi	r7,sp,4
   110b4:	001127c0 	call	1127c <___vfprintf_internal_r>
   110b8:	dfc00017 	ldw	ra,0(sp)
   110bc:	dec00304 	addi	sp,sp,12
   110c0:	f800283a 	ret

000110c4 <printf>:
   110c4:	defffc04 	addi	sp,sp,-16
   110c8:	dfc00015 	stw	ra,0(sp)
   110cc:	d9400115 	stw	r5,4(sp)
   110d0:	d9800215 	stw	r6,8(sp)
   110d4:	d9c00315 	stw	r7,12(sp)
   110d8:	00800074 	movhi	r2,1
   110dc:	1087f904 	addi	r2,r2,8164
   110e0:	10800017 	ldw	r2,0(r2)
   110e4:	01400074 	movhi	r5,1
   110e8:	2945f104 	addi	r5,r5,6084
   110ec:	10c00217 	ldw	r3,8(r2)
   110f0:	d9800104 	addi	r6,sp,4
   110f4:	19400115 	stw	r5,4(r3)
   110f8:	200b883a 	mov	r5,r4
   110fc:	11000217 	ldw	r4,8(r2)
   11100:	00117a80 	call	117a8 <__vfprintf_internal>
   11104:	dfc00017 	ldw	ra,0(sp)
   11108:	dec00404 	addi	sp,sp,16
   1110c:	f800283a 	ret

00011110 <_puts_r>:
   11110:	defffd04 	addi	sp,sp,-12
   11114:	dc000015 	stw	r16,0(sp)
   11118:	2021883a 	mov	r16,r4
   1111c:	2809883a 	mov	r4,r5
   11120:	dfc00215 	stw	ra,8(sp)
   11124:	dc400115 	stw	r17,4(sp)
   11128:	2823883a 	mov	r17,r5
   1112c:	00111f40 	call	111f4 <strlen>
   11130:	81400217 	ldw	r5,8(r16)
   11134:	01000074 	movhi	r4,1
   11138:	2105f104 	addi	r4,r4,6084
   1113c:	29000115 	stw	r4,4(r5)
   11140:	100f883a 	mov	r7,r2
   11144:	880d883a 	mov	r6,r17
   11148:	8009883a 	mov	r4,r16
   1114c:	00117c40 	call	117c4 <__sfvwrite_small_dev>
   11150:	00ffffc4 	movi	r3,-1
   11154:	10c00926 	beq	r2,r3,1117c <_puts_r+0x6c>
   11158:	81400217 	ldw	r5,8(r16)
   1115c:	01800074 	movhi	r6,1
   11160:	01c00044 	movi	r7,1
   11164:	28800117 	ldw	r2,4(r5)
   11168:	3187bf04 	addi	r6,r6,7932
   1116c:	8009883a 	mov	r4,r16
   11170:	103ee83a 	callr	r2
   11174:	10bfffe0 	cmpeqi	r2,r2,-1
   11178:	0085c83a 	sub	r2,zero,r2
   1117c:	dfc00217 	ldw	ra,8(sp)
   11180:	dc400117 	ldw	r17,4(sp)
   11184:	dc000017 	ldw	r16,0(sp)
   11188:	dec00304 	addi	sp,sp,12
   1118c:	f800283a 	ret

00011190 <puts>:
   11190:	00800074 	movhi	r2,1
   11194:	1087f904 	addi	r2,r2,8164
   11198:	200b883a 	mov	r5,r4
   1119c:	11000017 	ldw	r4,0(r2)
   111a0:	00111101 	jmpi	11110 <_puts_r>

000111a4 <_sbrk_r>:
   111a4:	defffd04 	addi	sp,sp,-12
   111a8:	dc000015 	stw	r16,0(sp)
   111ac:	04000074 	movhi	r16,1
   111b0:	dc400115 	stw	r17,4(sp)
   111b4:	84084604 	addi	r16,r16,8472
   111b8:	2023883a 	mov	r17,r4
   111bc:	2809883a 	mov	r4,r5
   111c0:	dfc00215 	stw	ra,8(sp)
   111c4:	80000015 	stw	zero,0(r16)
   111c8:	0011b940 	call	11b94 <sbrk>
   111cc:	00ffffc4 	movi	r3,-1
   111d0:	10c0031e 	bne	r2,r3,111e0 <_sbrk_r+0x3c>
   111d4:	80c00017 	ldw	r3,0(r16)
   111d8:	18000126 	beq	r3,zero,111e0 <_sbrk_r+0x3c>
   111dc:	88c00015 	stw	r3,0(r17)
   111e0:	dfc00217 	ldw	ra,8(sp)
   111e4:	dc400117 	ldw	r17,4(sp)
   111e8:	dc000017 	ldw	r16,0(sp)
   111ec:	dec00304 	addi	sp,sp,12
   111f0:	f800283a 	ret

000111f4 <strlen>:
   111f4:	2005883a 	mov	r2,r4
   111f8:	10c00007 	ldb	r3,0(r2)
   111fc:	18000226 	beq	r3,zero,11208 <strlen+0x14>
   11200:	10800044 	addi	r2,r2,1
   11204:	003ffc06 	br	111f8 <_gp+0xffff7218>
   11208:	1105c83a 	sub	r2,r2,r4
   1120c:	f800283a 	ret

00011210 <print_repeat>:
   11210:	defffb04 	addi	sp,sp,-20
   11214:	dc800315 	stw	r18,12(sp)
   11218:	dc400215 	stw	r17,8(sp)
   1121c:	dc000115 	stw	r16,4(sp)
   11220:	dfc00415 	stw	ra,16(sp)
   11224:	2025883a 	mov	r18,r4
   11228:	2823883a 	mov	r17,r5
   1122c:	d9800005 	stb	r6,0(sp)
   11230:	3821883a 	mov	r16,r7
   11234:	04000a0e 	bge	zero,r16,11260 <print_repeat+0x50>
   11238:	88800117 	ldw	r2,4(r17)
   1123c:	01c00044 	movi	r7,1
   11240:	d80d883a 	mov	r6,sp
   11244:	880b883a 	mov	r5,r17
   11248:	9009883a 	mov	r4,r18
   1124c:	103ee83a 	callr	r2
   11250:	843fffc4 	addi	r16,r16,-1
   11254:	103ff726 	beq	r2,zero,11234 <_gp+0xffff7254>
   11258:	00bfffc4 	movi	r2,-1
   1125c:	00000106 	br	11264 <print_repeat+0x54>
   11260:	0005883a 	mov	r2,zero
   11264:	dfc00417 	ldw	ra,16(sp)
   11268:	dc800317 	ldw	r18,12(sp)
   1126c:	dc400217 	ldw	r17,8(sp)
   11270:	dc000117 	ldw	r16,4(sp)
   11274:	dec00504 	addi	sp,sp,20
   11278:	f800283a 	ret

0001127c <___vfprintf_internal_r>:
   1127c:	deffe504 	addi	sp,sp,-108
   11280:	d8c00804 	addi	r3,sp,32
   11284:	ddc01815 	stw	r23,96(sp)
   11288:	dd801715 	stw	r22,92(sp)
   1128c:	dd401615 	stw	r21,88(sp)
   11290:	dd001515 	stw	r20,84(sp)
   11294:	dcc01415 	stw	r19,80(sp)
   11298:	dc801315 	stw	r18,76(sp)
   1129c:	dc401215 	stw	r17,72(sp)
   112a0:	dc001115 	stw	r16,68(sp)
   112a4:	dfc01a15 	stw	ra,104(sp)
   112a8:	df001915 	stw	fp,100(sp)
   112ac:	2029883a 	mov	r20,r4
   112b0:	2823883a 	mov	r17,r5
   112b4:	382d883a 	mov	r22,r7
   112b8:	d9800f15 	stw	r6,60(sp)
   112bc:	0021883a 	mov	r16,zero
   112c0:	d8000e15 	stw	zero,56(sp)
   112c4:	d8000a15 	stw	zero,40(sp)
   112c8:	002b883a 	mov	r21,zero
   112cc:	0027883a 	mov	r19,zero
   112d0:	0025883a 	mov	r18,zero
   112d4:	d8000c15 	stw	zero,48(sp)
   112d8:	d8000b15 	stw	zero,44(sp)
   112dc:	002f883a 	mov	r23,zero
   112e0:	d8c00915 	stw	r3,36(sp)
   112e4:	d8c00f17 	ldw	r3,60(sp)
   112e8:	19000003 	ldbu	r4,0(r3)
   112ec:	20803fcc 	andi	r2,r4,255
   112f0:	1080201c 	xori	r2,r2,128
   112f4:	10bfe004 	addi	r2,r2,-128
   112f8:	10011e26 	beq	r2,zero,11774 <___vfprintf_internal_r+0x4f8>
   112fc:	00c00044 	movi	r3,1
   11300:	b8c01426 	beq	r23,r3,11354 <___vfprintf_internal_r+0xd8>
   11304:	1dc00216 	blt	r3,r23,11310 <___vfprintf_internal_r+0x94>
   11308:	b8000626 	beq	r23,zero,11324 <___vfprintf_internal_r+0xa8>
   1130c:	00011506 	br	11764 <___vfprintf_internal_r+0x4e8>
   11310:	01400084 	movi	r5,2
   11314:	b9401d26 	beq	r23,r5,1138c <___vfprintf_internal_r+0x110>
   11318:	014000c4 	movi	r5,3
   1131c:	b9402b26 	beq	r23,r5,113cc <___vfprintf_internal_r+0x150>
   11320:	00011006 	br	11764 <___vfprintf_internal_r+0x4e8>
   11324:	01400944 	movi	r5,37
   11328:	1140fc26 	beq	r2,r5,1171c <___vfprintf_internal_r+0x4a0>
   1132c:	88800117 	ldw	r2,4(r17)
   11330:	d9000005 	stb	r4,0(sp)
   11334:	01c00044 	movi	r7,1
   11338:	d80d883a 	mov	r6,sp
   1133c:	880b883a 	mov	r5,r17
   11340:	a009883a 	mov	r4,r20
   11344:	103ee83a 	callr	r2
   11348:	1000d81e 	bne	r2,zero,116ac <___vfprintf_internal_r+0x430>
   1134c:	84000044 	addi	r16,r16,1
   11350:	00010406 	br	11764 <___vfprintf_internal_r+0x4e8>
   11354:	01400c04 	movi	r5,48
   11358:	1140fa26 	beq	r2,r5,11744 <___vfprintf_internal_r+0x4c8>
   1135c:	01400944 	movi	r5,37
   11360:	11400a1e 	bne	r2,r5,1138c <___vfprintf_internal_r+0x110>
   11364:	d8800005 	stb	r2,0(sp)
   11368:	88800117 	ldw	r2,4(r17)
   1136c:	b80f883a 	mov	r7,r23
   11370:	d80d883a 	mov	r6,sp
   11374:	880b883a 	mov	r5,r17
   11378:	a009883a 	mov	r4,r20
   1137c:	103ee83a 	callr	r2
   11380:	1000ca1e 	bne	r2,zero,116ac <___vfprintf_internal_r+0x430>
   11384:	84000044 	addi	r16,r16,1
   11388:	0000f506 	br	11760 <___vfprintf_internal_r+0x4e4>
   1138c:	25fff404 	addi	r23,r4,-48
   11390:	bdc03fcc 	andi	r23,r23,255
   11394:	00c00244 	movi	r3,9
   11398:	1dc00936 	bltu	r3,r23,113c0 <___vfprintf_internal_r+0x144>
   1139c:	00bfffc4 	movi	r2,-1
   113a0:	90800426 	beq	r18,r2,113b4 <___vfprintf_internal_r+0x138>
   113a4:	01400284 	movi	r5,10
   113a8:	9009883a 	mov	r4,r18
   113ac:	0010dd40 	call	10dd4 <__mulsi3>
   113b0:	00000106 	br	113b8 <___vfprintf_internal_r+0x13c>
   113b4:	0005883a 	mov	r2,zero
   113b8:	b8a5883a 	add	r18,r23,r2
   113bc:	0000e206 	br	11748 <___vfprintf_internal_r+0x4cc>
   113c0:	01400b84 	movi	r5,46
   113c4:	1140e426 	beq	r2,r5,11758 <___vfprintf_internal_r+0x4dc>
   113c8:	05c00084 	movi	r23,2
   113cc:	213ff404 	addi	r4,r4,-48
   113d0:	27003fcc 	andi	fp,r4,255
   113d4:	00c00244 	movi	r3,9
   113d8:	1f000936 	bltu	r3,fp,11400 <___vfprintf_internal_r+0x184>
   113dc:	00bfffc4 	movi	r2,-1
   113e0:	98800426 	beq	r19,r2,113f4 <___vfprintf_internal_r+0x178>
   113e4:	01400284 	movi	r5,10
   113e8:	9809883a 	mov	r4,r19
   113ec:	0010dd40 	call	10dd4 <__mulsi3>
   113f0:	00000106 	br	113f8 <___vfprintf_internal_r+0x17c>
   113f4:	0005883a 	mov	r2,zero
   113f8:	e0a7883a 	add	r19,fp,r2
   113fc:	0000d906 	br	11764 <___vfprintf_internal_r+0x4e8>
   11400:	00c01b04 	movi	r3,108
   11404:	10c0d226 	beq	r2,r3,11750 <___vfprintf_internal_r+0x4d4>
   11408:	013fffc4 	movi	r4,-1
   1140c:	99000226 	beq	r19,r4,11418 <___vfprintf_internal_r+0x19c>
   11410:	d8000b15 	stw	zero,44(sp)
   11414:	00000106 	br	1141c <___vfprintf_internal_r+0x1a0>
   11418:	04c00044 	movi	r19,1
   1141c:	01001a44 	movi	r4,105
   11420:	11001626 	beq	r2,r4,1147c <___vfprintf_internal_r+0x200>
   11424:	20800916 	blt	r4,r2,1144c <___vfprintf_internal_r+0x1d0>
   11428:	010018c4 	movi	r4,99
   1142c:	11008826 	beq	r2,r4,11650 <___vfprintf_internal_r+0x3d4>
   11430:	01001904 	movi	r4,100
   11434:	11001126 	beq	r2,r4,1147c <___vfprintf_internal_r+0x200>
   11438:	01001604 	movi	r4,88
   1143c:	1100c81e 	bne	r2,r4,11760 <___vfprintf_internal_r+0x4e4>
   11440:	00c00044 	movi	r3,1
   11444:	d8c00e15 	stw	r3,56(sp)
   11448:	00001506 	br	114a0 <___vfprintf_internal_r+0x224>
   1144c:	01001cc4 	movi	r4,115
   11450:	11009826 	beq	r2,r4,116b4 <___vfprintf_internal_r+0x438>
   11454:	20800416 	blt	r4,r2,11468 <___vfprintf_internal_r+0x1ec>
   11458:	01001bc4 	movi	r4,111
   1145c:	1100c01e 	bne	r2,r4,11760 <___vfprintf_internal_r+0x4e4>
   11460:	05400204 	movi	r21,8
   11464:	00000f06 	br	114a4 <___vfprintf_internal_r+0x228>
   11468:	01001d44 	movi	r4,117
   1146c:	11000d26 	beq	r2,r4,114a4 <___vfprintf_internal_r+0x228>
   11470:	01001e04 	movi	r4,120
   11474:	11000a26 	beq	r2,r4,114a0 <___vfprintf_internal_r+0x224>
   11478:	0000b906 	br	11760 <___vfprintf_internal_r+0x4e4>
   1147c:	d8c00a17 	ldw	r3,40(sp)
   11480:	b7000104 	addi	fp,r22,4
   11484:	18000726 	beq	r3,zero,114a4 <___vfprintf_internal_r+0x228>
   11488:	df000d15 	stw	fp,52(sp)
   1148c:	b5c00017 	ldw	r23,0(r22)
   11490:	b800080e 	bge	r23,zero,114b4 <___vfprintf_internal_r+0x238>
   11494:	05efc83a 	sub	r23,zero,r23
   11498:	02400044 	movi	r9,1
   1149c:	00000606 	br	114b8 <___vfprintf_internal_r+0x23c>
   114a0:	05400404 	movi	r21,16
   114a4:	b0c00104 	addi	r3,r22,4
   114a8:	d8c00d15 	stw	r3,52(sp)
   114ac:	b5c00017 	ldw	r23,0(r22)
   114b0:	d8000a15 	stw	zero,40(sp)
   114b4:	0013883a 	mov	r9,zero
   114b8:	d839883a 	mov	fp,sp
   114bc:	b8001726 	beq	r23,zero,1151c <___vfprintf_internal_r+0x2a0>
   114c0:	a80b883a 	mov	r5,r21
   114c4:	b809883a 	mov	r4,r23
   114c8:	da401015 	stw	r9,64(sp)
   114cc:	00119cc0 	call	119cc <__udivsi3>
   114d0:	a80b883a 	mov	r5,r21
   114d4:	1009883a 	mov	r4,r2
   114d8:	102d883a 	mov	r22,r2
   114dc:	0010dd40 	call	10dd4 <__mulsi3>
   114e0:	b885c83a 	sub	r2,r23,r2
   114e4:	00c00244 	movi	r3,9
   114e8:	da401017 	ldw	r9,64(sp)
   114ec:	18800216 	blt	r3,r2,114f8 <___vfprintf_internal_r+0x27c>
   114f0:	10800c04 	addi	r2,r2,48
   114f4:	00000506 	br	1150c <___vfprintf_internal_r+0x290>
   114f8:	d8c00e17 	ldw	r3,56(sp)
   114fc:	18000226 	beq	r3,zero,11508 <___vfprintf_internal_r+0x28c>
   11500:	10800dc4 	addi	r2,r2,55
   11504:	00000106 	br	1150c <___vfprintf_internal_r+0x290>
   11508:	108015c4 	addi	r2,r2,87
   1150c:	e0800005 	stb	r2,0(fp)
   11510:	b02f883a 	mov	r23,r22
   11514:	e7000044 	addi	fp,fp,1
   11518:	003fe806 	br	114bc <_gp+0xffff74dc>
   1151c:	e6efc83a 	sub	r23,fp,sp
   11520:	9dc5c83a 	sub	r2,r19,r23
   11524:	0080090e 	bge	zero,r2,1154c <___vfprintf_internal_r+0x2d0>
   11528:	e085883a 	add	r2,fp,r2
   1152c:	01400c04 	movi	r5,48
   11530:	d8c00917 	ldw	r3,36(sp)
   11534:	e009883a 	mov	r4,fp
   11538:	e0c0032e 	bgeu	fp,r3,11548 <___vfprintf_internal_r+0x2cc>
   1153c:	e7000044 	addi	fp,fp,1
   11540:	21400005 	stb	r5,0(r4)
   11544:	e0bffa1e 	bne	fp,r2,11530 <_gp+0xffff7550>
   11548:	e6efc83a 	sub	r23,fp,sp
   1154c:	d8c00b17 	ldw	r3,44(sp)
   11550:	4dd1883a 	add	r8,r9,r23
   11554:	922dc83a 	sub	r22,r18,r8
   11558:	18001626 	beq	r3,zero,115b4 <___vfprintf_internal_r+0x338>
   1155c:	48000a26 	beq	r9,zero,11588 <___vfprintf_internal_r+0x30c>
   11560:	00800b44 	movi	r2,45
   11564:	d8800805 	stb	r2,32(sp)
   11568:	88800117 	ldw	r2,4(r17)
   1156c:	01c00044 	movi	r7,1
   11570:	d9800804 	addi	r6,sp,32
   11574:	880b883a 	mov	r5,r17
   11578:	a009883a 	mov	r4,r20
   1157c:	103ee83a 	callr	r2
   11580:	10004a1e 	bne	r2,zero,116ac <___vfprintf_internal_r+0x430>
   11584:	84000044 	addi	r16,r16,1
   11588:	0580070e 	bge	zero,r22,115a8 <___vfprintf_internal_r+0x32c>
   1158c:	b00f883a 	mov	r7,r22
   11590:	01800c04 	movi	r6,48
   11594:	880b883a 	mov	r5,r17
   11598:	a009883a 	mov	r4,r20
   1159c:	00112100 	call	11210 <print_repeat>
   115a0:	1000421e 	bne	r2,zero,116ac <___vfprintf_internal_r+0x430>
   115a4:	85a1883a 	add	r16,r16,r22
   115a8:	e02d883a 	mov	r22,fp
   115ac:	bf2fc83a 	sub	r23,r23,fp
   115b0:	00002006 	br	11634 <___vfprintf_internal_r+0x3b8>
   115b4:	0580090e 	bge	zero,r22,115dc <___vfprintf_internal_r+0x360>
   115b8:	b00f883a 	mov	r7,r22
   115bc:	01800804 	movi	r6,32
   115c0:	880b883a 	mov	r5,r17
   115c4:	a009883a 	mov	r4,r20
   115c8:	da401015 	stw	r9,64(sp)
   115cc:	00112100 	call	11210 <print_repeat>
   115d0:	da401017 	ldw	r9,64(sp)
   115d4:	1000351e 	bne	r2,zero,116ac <___vfprintf_internal_r+0x430>
   115d8:	85a1883a 	add	r16,r16,r22
   115dc:	483ff226 	beq	r9,zero,115a8 <_gp+0xffff75c8>
   115e0:	00800b44 	movi	r2,45
   115e4:	d8800805 	stb	r2,32(sp)
   115e8:	88800117 	ldw	r2,4(r17)
   115ec:	01c00044 	movi	r7,1
   115f0:	d9800804 	addi	r6,sp,32
   115f4:	880b883a 	mov	r5,r17
   115f8:	a009883a 	mov	r4,r20
   115fc:	103ee83a 	callr	r2
   11600:	10002a1e 	bne	r2,zero,116ac <___vfprintf_internal_r+0x430>
   11604:	84000044 	addi	r16,r16,1
   11608:	003fe706 	br	115a8 <_gp+0xffff75c8>
   1160c:	b5bfffc4 	addi	r22,r22,-1
   11610:	b0800003 	ldbu	r2,0(r22)
   11614:	01c00044 	movi	r7,1
   11618:	d9800804 	addi	r6,sp,32
   1161c:	d8800805 	stb	r2,32(sp)
   11620:	88800117 	ldw	r2,4(r17)
   11624:	880b883a 	mov	r5,r17
   11628:	a009883a 	mov	r4,r20
   1162c:	103ee83a 	callr	r2
   11630:	10001e1e 	bne	r2,zero,116ac <___vfprintf_internal_r+0x430>
   11634:	8585c83a 	sub	r2,r16,r22
   11638:	b5c9883a 	add	r4,r22,r23
   1163c:	e085883a 	add	r2,fp,r2
   11640:	013ff216 	blt	zero,r4,1160c <_gp+0xffff762c>
   11644:	1021883a 	mov	r16,r2
   11648:	dd800d17 	ldw	r22,52(sp)
   1164c:	00004406 	br	11760 <___vfprintf_internal_r+0x4e4>
   11650:	00800044 	movi	r2,1
   11654:	1480080e 	bge	r2,r18,11678 <___vfprintf_internal_r+0x3fc>
   11658:	95ffffc4 	addi	r23,r18,-1
   1165c:	b80f883a 	mov	r7,r23
   11660:	01800804 	movi	r6,32
   11664:	880b883a 	mov	r5,r17
   11668:	a009883a 	mov	r4,r20
   1166c:	00112100 	call	11210 <print_repeat>
   11670:	10000e1e 	bne	r2,zero,116ac <___vfprintf_internal_r+0x430>
   11674:	85e1883a 	add	r16,r16,r23
   11678:	b0800017 	ldw	r2,0(r22)
   1167c:	01c00044 	movi	r7,1
   11680:	d80d883a 	mov	r6,sp
   11684:	d8800005 	stb	r2,0(sp)
   11688:	88800117 	ldw	r2,4(r17)
   1168c:	880b883a 	mov	r5,r17
   11690:	a009883a 	mov	r4,r20
   11694:	b5c00104 	addi	r23,r22,4
   11698:	103ee83a 	callr	r2
   1169c:	1000031e 	bne	r2,zero,116ac <___vfprintf_internal_r+0x430>
   116a0:	84000044 	addi	r16,r16,1
   116a4:	b82d883a 	mov	r22,r23
   116a8:	00002d06 	br	11760 <___vfprintf_internal_r+0x4e4>
   116ac:	00bfffc4 	movi	r2,-1
   116b0:	00003106 	br	11778 <___vfprintf_internal_r+0x4fc>
   116b4:	b5c00017 	ldw	r23,0(r22)
   116b8:	b7000104 	addi	fp,r22,4
   116bc:	b809883a 	mov	r4,r23
   116c0:	00111f40 	call	111f4 <strlen>
   116c4:	9091c83a 	sub	r8,r18,r2
   116c8:	102d883a 	mov	r22,r2
   116cc:	0200090e 	bge	zero,r8,116f4 <___vfprintf_internal_r+0x478>
   116d0:	400f883a 	mov	r7,r8
   116d4:	01800804 	movi	r6,32
   116d8:	880b883a 	mov	r5,r17
   116dc:	a009883a 	mov	r4,r20
   116e0:	da001015 	stw	r8,64(sp)
   116e4:	00112100 	call	11210 <print_repeat>
   116e8:	da001017 	ldw	r8,64(sp)
   116ec:	103fef1e 	bne	r2,zero,116ac <_gp+0xffff76cc>
   116f0:	8221883a 	add	r16,r16,r8
   116f4:	88800117 	ldw	r2,4(r17)
   116f8:	b00f883a 	mov	r7,r22
   116fc:	b80d883a 	mov	r6,r23
   11700:	880b883a 	mov	r5,r17
   11704:	a009883a 	mov	r4,r20
   11708:	103ee83a 	callr	r2
   1170c:	103fe71e 	bne	r2,zero,116ac <_gp+0xffff76cc>
   11710:	85a1883a 	add	r16,r16,r22
   11714:	e02d883a 	mov	r22,fp
   11718:	00001106 	br	11760 <___vfprintf_internal_r+0x4e4>
   1171c:	00c00044 	movi	r3,1
   11720:	04ffffc4 	movi	r19,-1
   11724:	d8000e15 	stw	zero,56(sp)
   11728:	d8c00a15 	stw	r3,40(sp)
   1172c:	05400284 	movi	r21,10
   11730:	9825883a 	mov	r18,r19
   11734:	d8000c15 	stw	zero,48(sp)
   11738:	d8000b15 	stw	zero,44(sp)
   1173c:	182f883a 	mov	r23,r3
   11740:	00000806 	br	11764 <___vfprintf_internal_r+0x4e8>
   11744:	ddc00b15 	stw	r23,44(sp)
   11748:	05c00084 	movi	r23,2
   1174c:	00000506 	br	11764 <___vfprintf_internal_r+0x4e8>
   11750:	00c00044 	movi	r3,1
   11754:	d8c00c15 	stw	r3,48(sp)
   11758:	05c000c4 	movi	r23,3
   1175c:	00000106 	br	11764 <___vfprintf_internal_r+0x4e8>
   11760:	002f883a 	mov	r23,zero
   11764:	d8c00f17 	ldw	r3,60(sp)
   11768:	18c00044 	addi	r3,r3,1
   1176c:	d8c00f15 	stw	r3,60(sp)
   11770:	003edc06 	br	112e4 <_gp+0xffff7304>
   11774:	8005883a 	mov	r2,r16
   11778:	dfc01a17 	ldw	ra,104(sp)
   1177c:	df001917 	ldw	fp,100(sp)
   11780:	ddc01817 	ldw	r23,96(sp)
   11784:	dd801717 	ldw	r22,92(sp)
   11788:	dd401617 	ldw	r21,88(sp)
   1178c:	dd001517 	ldw	r20,84(sp)
   11790:	dcc01417 	ldw	r19,80(sp)
   11794:	dc801317 	ldw	r18,76(sp)
   11798:	dc401217 	ldw	r17,72(sp)
   1179c:	dc001117 	ldw	r16,68(sp)
   117a0:	dec01b04 	addi	sp,sp,108
   117a4:	f800283a 	ret

000117a8 <__vfprintf_internal>:
   117a8:	00800074 	movhi	r2,1
   117ac:	1087f904 	addi	r2,r2,8164
   117b0:	300f883a 	mov	r7,r6
   117b4:	280d883a 	mov	r6,r5
   117b8:	200b883a 	mov	r5,r4
   117bc:	11000017 	ldw	r4,0(r2)
   117c0:	001127c1 	jmpi	1127c <___vfprintf_internal_r>

000117c4 <__sfvwrite_small_dev>:
   117c4:	2880000b 	ldhu	r2,0(r5)
   117c8:	1080020c 	andi	r2,r2,8
   117cc:	10002126 	beq	r2,zero,11854 <__sfvwrite_small_dev+0x90>
   117d0:	2880008f 	ldh	r2,2(r5)
   117d4:	defffa04 	addi	sp,sp,-24
   117d8:	dc000015 	stw	r16,0(sp)
   117dc:	dfc00515 	stw	ra,20(sp)
   117e0:	dd000415 	stw	r20,16(sp)
   117e4:	dcc00315 	stw	r19,12(sp)
   117e8:	dc800215 	stw	r18,8(sp)
   117ec:	dc400115 	stw	r17,4(sp)
   117f0:	2821883a 	mov	r16,r5
   117f4:	10001216 	blt	r2,zero,11840 <__sfvwrite_small_dev+0x7c>
   117f8:	2027883a 	mov	r19,r4
   117fc:	3025883a 	mov	r18,r6
   11800:	3823883a 	mov	r17,r7
   11804:	05010004 	movi	r20,1024
   11808:	04400b0e 	bge	zero,r17,11838 <__sfvwrite_small_dev+0x74>
   1180c:	880f883a 	mov	r7,r17
   11810:	a440010e 	bge	r20,r17,11818 <__sfvwrite_small_dev+0x54>
   11814:	01c10004 	movi	r7,1024
   11818:	8140008f 	ldh	r5,2(r16)
   1181c:	900d883a 	mov	r6,r18
   11820:	9809883a 	mov	r4,r19
   11824:	001187c0 	call	1187c <_write_r>
   11828:	0080050e 	bge	zero,r2,11840 <__sfvwrite_small_dev+0x7c>
   1182c:	88a3c83a 	sub	r17,r17,r2
   11830:	90a5883a 	add	r18,r18,r2
   11834:	003ff406 	br	11808 <_gp+0xffff7828>
   11838:	0005883a 	mov	r2,zero
   1183c:	00000706 	br	1185c <__sfvwrite_small_dev+0x98>
   11840:	8080000b 	ldhu	r2,0(r16)
   11844:	10801014 	ori	r2,r2,64
   11848:	8080000d 	sth	r2,0(r16)
   1184c:	00bfffc4 	movi	r2,-1
   11850:	00000206 	br	1185c <__sfvwrite_small_dev+0x98>
   11854:	00bfffc4 	movi	r2,-1
   11858:	f800283a 	ret
   1185c:	dfc00517 	ldw	ra,20(sp)
   11860:	dd000417 	ldw	r20,16(sp)
   11864:	dcc00317 	ldw	r19,12(sp)
   11868:	dc800217 	ldw	r18,8(sp)
   1186c:	dc400117 	ldw	r17,4(sp)
   11870:	dc000017 	ldw	r16,0(sp)
   11874:	dec00604 	addi	sp,sp,24
   11878:	f800283a 	ret

0001187c <_write_r>:
   1187c:	defffd04 	addi	sp,sp,-12
   11880:	dc000015 	stw	r16,0(sp)
   11884:	04000074 	movhi	r16,1
   11888:	dc400115 	stw	r17,4(sp)
   1188c:	84084604 	addi	r16,r16,8472
   11890:	2023883a 	mov	r17,r4
   11894:	2809883a 	mov	r4,r5
   11898:	300b883a 	mov	r5,r6
   1189c:	380d883a 	mov	r6,r7
   118a0:	dfc00215 	stw	ra,8(sp)
   118a4:	80000015 	stw	zero,0(r16)
   118a8:	0011be00 	call	11be0 <write>
   118ac:	00ffffc4 	movi	r3,-1
   118b0:	10c0031e 	bne	r2,r3,118c0 <_write_r+0x44>
   118b4:	80c00017 	ldw	r3,0(r16)
   118b8:	18000126 	beq	r3,zero,118c0 <_write_r+0x44>
   118bc:	88c00015 	stw	r3,0(r17)
   118c0:	dfc00217 	ldw	ra,8(sp)
   118c4:	dc400117 	ldw	r17,4(sp)
   118c8:	dc000017 	ldw	r16,0(sp)
   118cc:	dec00304 	addi	sp,sp,12
   118d0:	f800283a 	ret

000118d4 <__divsi3>:
   118d4:	20001b16 	blt	r4,zero,11944 <__divsi3+0x70>
   118d8:	000f883a 	mov	r7,zero
   118dc:	28001616 	blt	r5,zero,11938 <__divsi3+0x64>
   118e0:	200d883a 	mov	r6,r4
   118e4:	29001a2e 	bgeu	r5,r4,11950 <__divsi3+0x7c>
   118e8:	00800804 	movi	r2,32
   118ec:	00c00044 	movi	r3,1
   118f0:	00000106 	br	118f8 <__divsi3+0x24>
   118f4:	10000d26 	beq	r2,zero,1192c <__divsi3+0x58>
   118f8:	294b883a 	add	r5,r5,r5
   118fc:	10bfffc4 	addi	r2,r2,-1
   11900:	18c7883a 	add	r3,r3,r3
   11904:	293ffb36 	bltu	r5,r4,118f4 <_gp+0xffff7914>
   11908:	0005883a 	mov	r2,zero
   1190c:	18000726 	beq	r3,zero,1192c <__divsi3+0x58>
   11910:	0005883a 	mov	r2,zero
   11914:	31400236 	bltu	r6,r5,11920 <__divsi3+0x4c>
   11918:	314dc83a 	sub	r6,r6,r5
   1191c:	10c4b03a 	or	r2,r2,r3
   11920:	1806d07a 	srli	r3,r3,1
   11924:	280ad07a 	srli	r5,r5,1
   11928:	183ffa1e 	bne	r3,zero,11914 <_gp+0xffff7934>
   1192c:	38000126 	beq	r7,zero,11934 <__divsi3+0x60>
   11930:	0085c83a 	sub	r2,zero,r2
   11934:	f800283a 	ret
   11938:	014bc83a 	sub	r5,zero,r5
   1193c:	39c0005c 	xori	r7,r7,1
   11940:	003fe706 	br	118e0 <_gp+0xffff7900>
   11944:	0109c83a 	sub	r4,zero,r4
   11948:	01c00044 	movi	r7,1
   1194c:	003fe306 	br	118dc <_gp+0xffff78fc>
   11950:	00c00044 	movi	r3,1
   11954:	003fee06 	br	11910 <_gp+0xffff7930>

00011958 <__modsi3>:
   11958:	20001716 	blt	r4,zero,119b8 <__modsi3+0x60>
   1195c:	000f883a 	mov	r7,zero
   11960:	2005883a 	mov	r2,r4
   11964:	28001216 	blt	r5,zero,119b0 <__modsi3+0x58>
   11968:	2900162e 	bgeu	r5,r4,119c4 <__modsi3+0x6c>
   1196c:	01800804 	movi	r6,32
   11970:	00c00044 	movi	r3,1
   11974:	00000106 	br	1197c <__modsi3+0x24>
   11978:	30000a26 	beq	r6,zero,119a4 <__modsi3+0x4c>
   1197c:	294b883a 	add	r5,r5,r5
   11980:	31bfffc4 	addi	r6,r6,-1
   11984:	18c7883a 	add	r3,r3,r3
   11988:	293ffb36 	bltu	r5,r4,11978 <_gp+0xffff7998>
   1198c:	18000526 	beq	r3,zero,119a4 <__modsi3+0x4c>
   11990:	1806d07a 	srli	r3,r3,1
   11994:	11400136 	bltu	r2,r5,1199c <__modsi3+0x44>
   11998:	1145c83a 	sub	r2,r2,r5
   1199c:	280ad07a 	srli	r5,r5,1
   119a0:	183ffb1e 	bne	r3,zero,11990 <_gp+0xffff79b0>
   119a4:	38000126 	beq	r7,zero,119ac <__modsi3+0x54>
   119a8:	0085c83a 	sub	r2,zero,r2
   119ac:	f800283a 	ret
   119b0:	014bc83a 	sub	r5,zero,r5
   119b4:	003fec06 	br	11968 <_gp+0xffff7988>
   119b8:	0109c83a 	sub	r4,zero,r4
   119bc:	01c00044 	movi	r7,1
   119c0:	003fe706 	br	11960 <_gp+0xffff7980>
   119c4:	00c00044 	movi	r3,1
   119c8:	003ff106 	br	11990 <_gp+0xffff79b0>

000119cc <__udivsi3>:
   119cc:	200d883a 	mov	r6,r4
   119d0:	2900152e 	bgeu	r5,r4,11a28 <__udivsi3+0x5c>
   119d4:	28001416 	blt	r5,zero,11a28 <__udivsi3+0x5c>
   119d8:	00800804 	movi	r2,32
   119dc:	00c00044 	movi	r3,1
   119e0:	00000206 	br	119ec <__udivsi3+0x20>
   119e4:	10000e26 	beq	r2,zero,11a20 <__udivsi3+0x54>
   119e8:	28000516 	blt	r5,zero,11a00 <__udivsi3+0x34>
   119ec:	294b883a 	add	r5,r5,r5
   119f0:	10bfffc4 	addi	r2,r2,-1
   119f4:	18c7883a 	add	r3,r3,r3
   119f8:	293ffa36 	bltu	r5,r4,119e4 <_gp+0xffff7a04>
   119fc:	18000826 	beq	r3,zero,11a20 <__udivsi3+0x54>
   11a00:	0005883a 	mov	r2,zero
   11a04:	31400236 	bltu	r6,r5,11a10 <__udivsi3+0x44>
   11a08:	314dc83a 	sub	r6,r6,r5
   11a0c:	10c4b03a 	or	r2,r2,r3
   11a10:	1806d07a 	srli	r3,r3,1
   11a14:	280ad07a 	srli	r5,r5,1
   11a18:	183ffa1e 	bne	r3,zero,11a04 <_gp+0xffff7a24>
   11a1c:	f800283a 	ret
   11a20:	0005883a 	mov	r2,zero
   11a24:	f800283a 	ret
   11a28:	00c00044 	movi	r3,1
   11a2c:	003ff406 	br	11a00 <_gp+0xffff7a20>

00011a30 <__umodsi3>:
   11a30:	2005883a 	mov	r2,r4
   11a34:	2900122e 	bgeu	r5,r4,11a80 <__umodsi3+0x50>
   11a38:	28001116 	blt	r5,zero,11a80 <__umodsi3+0x50>
   11a3c:	01800804 	movi	r6,32
   11a40:	00c00044 	movi	r3,1
   11a44:	00000206 	br	11a50 <__umodsi3+0x20>
   11a48:	30000c26 	beq	r6,zero,11a7c <__umodsi3+0x4c>
   11a4c:	28000516 	blt	r5,zero,11a64 <__umodsi3+0x34>
   11a50:	294b883a 	add	r5,r5,r5
   11a54:	31bfffc4 	addi	r6,r6,-1
   11a58:	18c7883a 	add	r3,r3,r3
   11a5c:	293ffa36 	bltu	r5,r4,11a48 <_gp+0xffff7a68>
   11a60:	18000626 	beq	r3,zero,11a7c <__umodsi3+0x4c>
   11a64:	1806d07a 	srli	r3,r3,1
   11a68:	11400136 	bltu	r2,r5,11a70 <__umodsi3+0x40>
   11a6c:	1145c83a 	sub	r2,r2,r5
   11a70:	280ad07a 	srli	r5,r5,1
   11a74:	183ffb1e 	bne	r3,zero,11a64 <_gp+0xffff7a84>
   11a78:	f800283a 	ret
   11a7c:	f800283a 	ret
   11a80:	00c00044 	movi	r3,1
   11a84:	003ff706 	br	11a64 <_gp+0xffff7a84>

00011a88 <alt_load>:
 * there is no bootloader, so this application is responsible for loading to
 * RAM any sections that are required.
 */  

void alt_load (void)
{
   11a88:	deffff04 	addi	sp,sp,-4
   11a8c:	01000074 	movhi	r4,1
   11a90:	01400074 	movhi	r5,1
   11a94:	dfc00015 	stw	ra,0(sp)
   11a98:	2107c004 	addi	r4,r4,7936
   11a9c:	2947fd04 	addi	r5,r5,8180

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
   11aa0:	2140061e 	bne	r4,r5,11abc <alt_load+0x34>
   11aa4:	01000074 	movhi	r4,1
   11aa8:	01400074 	movhi	r5,1
   11aac:	21000804 	addi	r4,r4,32
   11ab0:	29400804 	addi	r5,r5,32
   11ab4:	2140121e 	bne	r4,r5,11b00 <alt_load+0x78>
   11ab8:	00000b06 	br	11ae8 <alt_load+0x60>
   11abc:	00c00074 	movhi	r3,1
   11ac0:	18c7fd04 	addi	r3,r3,8180
   11ac4:	1907c83a 	sub	r3,r3,r4
   11ac8:	0005883a 	mov	r2,zero
  {
    while( to != end )
   11acc:	10fff526 	beq	r2,r3,11aa4 <_gp+0xffff7ac4>
    {
      *to++ = *from++;
   11ad0:	114f883a 	add	r7,r2,r5
   11ad4:	39c00017 	ldw	r7,0(r7)
   11ad8:	110d883a 	add	r6,r2,r4
   11adc:	10800104 	addi	r2,r2,4
   11ae0:	31c00015 	stw	r7,0(r6)
   11ae4:	003ff906 	br	11acc <_gp+0xffff7aec>
   11ae8:	01000074 	movhi	r4,1
   11aec:	01400074 	movhi	r5,1
   11af0:	21079e04 	addi	r4,r4,7800
   11af4:	29479e04 	addi	r5,r5,7800

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
   11af8:	2140101e 	bne	r4,r5,11b3c <alt_load+0xb4>
   11afc:	00000b06 	br	11b2c <alt_load+0xa4>
   11b00:	00c00074 	movhi	r3,1
   11b04:	18c00804 	addi	r3,r3,32
   11b08:	1907c83a 	sub	r3,r3,r4
   11b0c:	0005883a 	mov	r2,zero
  {
    while( to != end )
   11b10:	10fff526 	beq	r2,r3,11ae8 <_gp+0xffff7b08>
    {
      *to++ = *from++;
   11b14:	114f883a 	add	r7,r2,r5
   11b18:	39c00017 	ldw	r7,0(r7)
   11b1c:	110d883a 	add	r6,r2,r4
   11b20:	10800104 	addi	r2,r2,4
   11b24:	31c00015 	stw	r7,0(r6)
   11b28:	003ff906 	br	11b10 <_gp+0xffff7b30>
  
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
   11b2c:	0011e680 	call	11e68 <alt_dcache_flush_all>
  alt_icache_flush_all();
}
   11b30:	dfc00017 	ldw	ra,0(sp)
   11b34:	dec00104 	addi	sp,sp,4
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
  alt_icache_flush_all();
   11b38:	0011e6c1 	jmpi	11e6c <alt_icache_flush_all>
   11b3c:	00c00074 	movhi	r3,1
   11b40:	18c7c004 	addi	r3,r3,7936
   11b44:	1907c83a 	sub	r3,r3,r4

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
   11b48:	0005883a 	mov	r2,zero
  {
    while( to != end )
   11b4c:	18bff726 	beq	r3,r2,11b2c <_gp+0xffff7b4c>
    {
      *to++ = *from++;
   11b50:	114f883a 	add	r7,r2,r5
   11b54:	39c00017 	ldw	r7,0(r7)
   11b58:	110d883a 	add	r6,r2,r4
   11b5c:	10800104 	addi	r2,r2,4
   11b60:	31c00015 	stw	r7,0(r6)
   11b64:	003ff906 	br	11b4c <_gp+0xffff7b6c>

00011b68 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
   11b68:	deffff04 	addi	sp,sp,-4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
   11b6c:	0009883a 	mov	r4,zero
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
   11b70:	dfc00015 	stw	ra,0(sp)
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
   11b74:	0011c400 	call	11c40 <alt_irq_init>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
   11b78:	0011c600 	call	11c60 <alt_sys_init>
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
   11b7c:	d1a04f17 	ldw	r6,-32452(gp)
   11b80:	d1605017 	ldw	r5,-32448(gp)
   11b84:	d1205117 	ldw	r4,-32444(gp)
  close(STDOUT_FILENO);
  exit (result);
#endif

  ALT_LOG_PRINT_BOOT("[alt_main.c] After main - we should not be here?.\r\n");
}
   11b88:	dfc00017 	ldw	ra,0(sp)
   11b8c:	dec00104 	addi	sp,sp,4
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
   11b90:	001050c1 	jmpi	1050c <main>

00011b94 <sbrk>:
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   11b94:	000b303a 	rdctl	r5,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   11b98:	00bfff84 	movi	r2,-2
   11b9c:	2884703a 	and	r2,r5,r2
   11ba0:	1001703a 	wrctl	status,r2
  char *prev_heap_end; 

  context = alt_irq_disable_all();

  /* Always return data aligned on a word boundary */
  heap_end = (char *)(((unsigned int)heap_end + 3) & ~3);
   11ba4:	d0a00217 	ldw	r2,-32760(gp)
   11ba8:	00ffff04 	movi	r3,-4
   11bac:	108000c4 	addi	r2,r2,3
   11bb0:	10c4703a 	and	r2,r2,r3
  if (((heap_end + incr) - __alt_heap_start) > ALT_MAX_HEAP_BYTES) {
    alt_irq_enable_all(context);
    return (caddr_t)-1;
  }
#else
  if ((heap_end + incr) > __alt_heap_limit) {
   11bb4:	00c00074 	movhi	r3,1
  char *prev_heap_end; 

  context = alt_irq_disable_all();

  /* Always return data aligned on a word boundary */
  heap_end = (char *)(((unsigned int)heap_end + 3) & ~3);
   11bb8:	d0a00215 	stw	r2,-32760(gp)
  if (((heap_end + incr) - __alt_heap_start) > ALT_MAX_HEAP_BYTES) {
    alt_irq_enable_all(context);
    return (caddr_t)-1;
  }
#else
  if ((heap_end + incr) > __alt_heap_limit) {
   11bbc:	1109883a 	add	r4,r2,r4
   11bc0:	18d80004 	addi	r3,r3,24576
   11bc4:	1900032e 	bgeu	r3,r4,11bd4 <sbrk+0x40>
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   11bc8:	2801703a 	wrctl	status,r5
    alt_irq_enable_all(context);
    return (caddr_t)-1;
   11bcc:	00bfffc4 	movi	r2,-1
   11bd0:	f800283a 	ret
  }
#endif

  prev_heap_end = heap_end; 
  heap_end += incr; 
   11bd4:	d1200215 	stw	r4,-32760(gp)
   11bd8:	2801703a 	wrctl	status,r5
#endif

  alt_irq_enable_all(context);

  return (caddr_t) prev_heap_end; 
} 
   11bdc:	f800283a 	ret

00011be0 <write>:
#if !defined(ALT_STDOUT_PRESENT) && !defined(ALT_STDERR_PRESENT)
    /* Generate a link time warning, should this function ever be called. */
    ALT_STUB_WARNING(write);
#endif

    switch (file) {
   11be0:	00800044 	movi	r2,1
   11be4:	20800226 	beq	r4,r2,11bf0 <write+0x10>
   11be8:	00800084 	movi	r2,2
   11bec:	2080041e 	bne	r4,r2,11c00 <write+0x20>
    case 1: /* stdout file descriptor */
        return ALT_DRIVER_WRITE(ALT_STDOUT_DEV, ptr, len, 0);
#endif /* ALT_STDOUT_PRESENT */
#ifdef ALT_STDERR_PRESENT
    case 2: /* stderr file descriptor */
        return ALT_DRIVER_WRITE(ALT_STDERR_DEV, ptr, len, 0);
   11bf0:	01000074 	movhi	r4,1
   11bf4:	000f883a 	mov	r7,zero
   11bf8:	2107fb04 	addi	r4,r4,8172
   11bfc:	0011e341 	jmpi	11e34 <altera_avalon_jtag_uart_write>

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  return ((alt_errno) ? alt_errno() : &errno);
   11c00:	d0a00417 	ldw	r2,-32752(gp)
   11c04:	10000926 	beq	r2,zero,11c2c <write+0x4c>
 * Provide minimal version that just writes to the stdout/stderr devices
 * when provided.
 */

int ALT_WRITE (int file, const void *ptr, size_t len)
{
   11c08:	deffff04 	addi	sp,sp,-4
   11c0c:	dfc00015 	stw	ra,0(sp)
   11c10:	103ee83a 	callr	r2
#ifdef ALT_STDERR_PRESENT
    case 2: /* stderr file descriptor */
        return ALT_DRIVER_WRITE(ALT_STDERR_DEV, ptr, len, 0);
#endif /* ALT_STDERR_PRESENT */
    default:
        ALT_ERRNO = EBADFD;
   11c14:	00c01444 	movi	r3,81
   11c18:	10c00015 	stw	r3,0(r2)
        return -1;
    }
}
   11c1c:	00bfffc4 	movi	r2,-1
   11c20:	dfc00017 	ldw	ra,0(sp)
   11c24:	dec00104 	addi	sp,sp,4
   11c28:	f800283a 	ret
   11c2c:	d0a04e04 	addi	r2,gp,-32456
#ifdef ALT_STDERR_PRESENT
    case 2: /* stderr file descriptor */
        return ALT_DRIVER_WRITE(ALT_STDERR_DEV, ptr, len, 0);
#endif /* ALT_STDERR_PRESENT */
    default:
        ALT_ERRNO = EBADFD;
   11c30:	00c01444 	movi	r3,81
   11c34:	10c00015 	stw	r3,0(r2)
        return -1;
    }
}
   11c38:	00bfffc4 	movi	r2,-1
   11c3c:	f800283a 	ret

00011c40 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
   11c40:	deffff04 	addi	sp,sp,-4
   11c44:	dfc00015 	stw	ra,0(sp)
    ALTERA_NIOS2_GEN2_IRQ_INIT ( NIOS2_3, nios2_3);
   11c48:	0011e700 	call	11e70 <altera_nios2_gen2_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts (void)
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
   11c4c:	00800044 	movi	r2,1
   11c50:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
   11c54:	dfc00017 	ldw	ra,0(sp)
   11c58:	dec00104 	addi	sp,sp,4
   11c5c:	f800283a 	ret

00011c60 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
   11c60:	f800283a 	ret

00011c64 <altera_avalon_fifo_read_status>:
    return ALTERA_AVALON_FIFO_OK;
}

int altera_avalon_fifo_read_status(alt_u32 address, alt_u32 mask)
{
    return (IORD_ALTERA_AVALON_FIFO_STATUS(address) & mask);
   11c64:	20800137 	ldwio	r2,4(r4)
}
   11c68:	1144703a 	and	r2,r2,r5
   11c6c:	f800283a 	ret

00011c70 <altera_avalon_fifo_read_ienable>:

int altera_avalon_fifo_read_ienable(alt_u32 address, alt_u32 mask)
{
	
    return (IORD_ALTERA_AVALON_FIFO_IENABLE(address) & mask);
   11c70:	20800337 	ldwio	r2,12(r4)
}
   11c74:	1144703a 	and	r2,r2,r5
   11c78:	f800283a 	ret

00011c7c <altera_avalon_fifo_read_almostfull>:

int altera_avalon_fifo_read_almostfull(alt_u32 address)
{
    return IORD_ALTERA_AVALON_FIFO_ALMOSTFULL(address);
}
   11c7c:	20800437 	ldwio	r2,16(r4)
   11c80:	f800283a 	ret

00011c84 <altera_avalon_fifo_read_almostempty>:

int altera_avalon_fifo_read_almostempty(alt_u32 address)
{
    return IORD_ALTERA_AVALON_FIFO_ALMOSTEMPTY(address);
}
   11c84:	20800537 	ldwio	r2,20(r4)
   11c88:	f800283a 	ret

00011c8c <altera_avalon_fifo_read_event>:

int altera_avalon_fifo_read_event(alt_u32 address, alt_u32 mask)
{
    return (IORD_ALTERA_AVALON_FIFO_EVENT(address) & mask);
   11c8c:	20800237 	ldwio	r2,8(r4)
}
   11c90:	1144703a 	and	r2,r2,r5
   11c94:	f800283a 	ret

00011c98 <altera_avalon_fifo_read_level>:
   11c98:	20800037 	ldwio	r2,0(r4)
   11c9c:	f800283a 	ret

00011ca0 <altera_avalon_fifo_clear_event>:
    return IORD_ALTERA_AVALON_FIFO_LEVEL(address);
}

int altera_avalon_fifo_clear_event(alt_u32 address, alt_u32 mask)
{
    IOWR_ALTERA_AVALON_FIFO_EVENT(address, mask);
   11ca0:	21000204 	addi	r4,r4,8
   11ca4:	21400035 	stwio	r5,0(r4)
    if((IORD_ALTERA_AVALON_FIFO_EVENT(address) & mask) == 0)
   11ca8:	20800037 	ldwio	r2,0(r4)
   11cac:	114a703a 	and	r5,r2,r5
   11cb0:	2804c03a 	cmpne	r2,r5,zero
        return ALTERA_AVALON_FIFO_OK;
    else
    return ALTERA_AVALON_FIFO_EVENT_CLEAR_ERROR;
}
   11cb4:	0085c83a 	sub	r2,zero,r2
   11cb8:	f800283a 	ret

00011cbc <altera_avalon_fifo_write_ienable>:

int altera_avalon_fifo_write_ienable(alt_u32 address, alt_u32 mask)
{
    IOWR_ALTERA_AVALON_FIFO_IENABLE(address, mask);
   11cbc:	21000304 	addi	r4,r4,12
   11cc0:	21400035 	stwio	r5,0(r4)
    if(IORD_ALTERA_AVALON_FIFO_IENABLE(address) == mask)
   11cc4:	20c00037 	ldwio	r3,0(r4)
        return ALTERA_AVALON_FIFO_OK;
   11cc8:	0005883a 	mov	r2,zero
}

int altera_avalon_fifo_write_ienable(alt_u32 address, alt_u32 mask)
{
    IOWR_ALTERA_AVALON_FIFO_IENABLE(address, mask);
    if(IORD_ALTERA_AVALON_FIFO_IENABLE(address) == mask)
   11ccc:	28c00126 	beq	r5,r3,11cd4 <altera_avalon_fifo_write_ienable+0x18>
        return ALTERA_AVALON_FIFO_OK;
    else
        return ALTERA_AVALON_FIFO_IENABLE_WRITE_ERROR;
   11cd0:	00bfff84 	movi	r2,-2
}
   11cd4:	f800283a 	ret

00011cd8 <altera_avalon_fifo_write_almostfull>:

int altera_avalon_fifo_write_almostfull(alt_u32 address, alt_u32 data)
{
    IOWR_ALTERA_AVALON_FIFO_ALMOSTFULL(address, data);
   11cd8:	21000404 	addi	r4,r4,16
   11cdc:	21400035 	stwio	r5,0(r4)
    if(IORD_ALTERA_AVALON_FIFO_ALMOSTFULL(address) == data)
   11ce0:	20c00037 	ldwio	r3,0(r4)
        return ALTERA_AVALON_FIFO_OK;
   11ce4:	0005883a 	mov	r2,zero
}

int altera_avalon_fifo_write_almostfull(alt_u32 address, alt_u32 data)
{
    IOWR_ALTERA_AVALON_FIFO_ALMOSTFULL(address, data);
    if(IORD_ALTERA_AVALON_FIFO_ALMOSTFULL(address) == data)
   11ce8:	28c00126 	beq	r5,r3,11cf0 <altera_avalon_fifo_write_almostfull+0x18>
        return ALTERA_AVALON_FIFO_OK;
    else
        return ALTERA_AVALON_FIFO_THRESHOLD_WRITE_ERROR;
   11cec:	00bfff44 	movi	r2,-3
}
   11cf0:	f800283a 	ret

00011cf4 <altera_avalon_fifo_write_almostempty>:

int altera_avalon_fifo_write_almostempty(alt_u32 address, alt_u32 data)
{
    IOWR_ALTERA_AVALON_FIFO_ALMOSTEMPTY(address, data);
   11cf4:	21000504 	addi	r4,r4,20
   11cf8:	21400035 	stwio	r5,0(r4)
    if(IORD_ALTERA_AVALON_FIFO_ALMOSTEMPTY(address) == data)
   11cfc:	20c00037 	ldwio	r3,0(r4)
        return ALTERA_AVALON_FIFO_OK;
   11d00:	0005883a 	mov	r2,zero
}

int altera_avalon_fifo_write_almostempty(alt_u32 address, alt_u32 data)
{
    IOWR_ALTERA_AVALON_FIFO_ALMOSTEMPTY(address, data);
    if(IORD_ALTERA_AVALON_FIFO_ALMOSTEMPTY(address) == data)
   11d04:	28c00126 	beq	r5,r3,11d0c <altera_avalon_fifo_write_almostempty+0x18>
        return ALTERA_AVALON_FIFO_OK;
    else
        return ALTERA_AVALON_FIFO_THRESHOLD_WRITE_ERROR;
   11d08:	00bfff44 	movi	r2,-3
}
   11d0c:	f800283a 	ret

00011d10 <altera_avalon_fifo_init>:



int altera_avalon_fifo_init(alt_u32 address, alt_u32 ienable,
                            alt_u32 emptymark, alt_u32 fullmark)
{
   11d10:	defffb04 	addi	sp,sp,-20
   11d14:	dcc00315 	stw	r19,12(sp)
   11d18:	2827883a 	mov	r19,r5
    if(altera_avalon_fifo_clear_event(address, ALTERA_AVALON_FIFO_EVENT_ALL) != ALTERA_AVALON_FIFO_OK)
   11d1c:	01400fc4 	movi	r5,63



int altera_avalon_fifo_init(alt_u32 address, alt_u32 ienable,
                            alt_u32 emptymark, alt_u32 fullmark)
{
   11d20:	dc800215 	stw	r18,8(sp)
   11d24:	dc400115 	stw	r17,4(sp)
   11d28:	dc000015 	stw	r16,0(sp)
   11d2c:	dfc00415 	stw	ra,16(sp)
   11d30:	2021883a 	mov	r16,r4
   11d34:	3023883a 	mov	r17,r6
   11d38:	3825883a 	mov	r18,r7
    if(altera_avalon_fifo_clear_event(address, ALTERA_AVALON_FIFO_EVENT_ALL) != ALTERA_AVALON_FIFO_OK)
   11d3c:	0011ca00 	call	11ca0 <altera_avalon_fifo_clear_event>
   11d40:	10000f1e 	bne	r2,zero,11d80 <altera_avalon_fifo_init+0x70>
    {
        return ALTERA_AVALON_FIFO_EVENT_CLEAR_ERROR;
    }

    if( altera_avalon_fifo_write_ienable(address, ienable) != ALTERA_AVALON_FIFO_OK)
   11d44:	980b883a 	mov	r5,r19
   11d48:	8009883a 	mov	r4,r16
   11d4c:	0011cbc0 	call	11cbc <altera_avalon_fifo_write_ienable>
   11d50:	10000d1e 	bne	r2,zero,11d88 <altera_avalon_fifo_init+0x78>
    {
         return ALTERA_AVALON_FIFO_IENABLE_WRITE_ERROR;
    }

    if( altera_avalon_fifo_write_almostfull(address, fullmark) != ALTERA_AVALON_FIFO_OK)
   11d54:	900b883a 	mov	r5,r18
   11d58:	8009883a 	mov	r4,r16
   11d5c:	0011cd80 	call	11cd8 <altera_avalon_fifo_write_almostfull>
   11d60:	10000226 	beq	r2,zero,11d6c <altera_avalon_fifo_init+0x5c>
    {
        return ALTERA_AVALON_FIFO_THRESHOLD_WRITE_ERROR;
   11d64:	00bfff44 	movi	r2,-3
   11d68:	00000806 	br	11d8c <altera_avalon_fifo_init+0x7c>
    }
  
    if( altera_avalon_fifo_write_almostempty(address, emptymark) != ALTERA_AVALON_FIFO_OK)
   11d6c:	880b883a 	mov	r5,r17
   11d70:	8009883a 	mov	r4,r16
   11d74:	0011cf40 	call	11cf4 <altera_avalon_fifo_write_almostempty>
   11d78:	10000426 	beq	r2,zero,11d8c <altera_avalon_fifo_init+0x7c>
   11d7c:	003ff906 	br	11d64 <_gp+0xffff7d84>
int altera_avalon_fifo_init(alt_u32 address, alt_u32 ienable,
                            alt_u32 emptymark, alt_u32 fullmark)
{
    if(altera_avalon_fifo_clear_event(address, ALTERA_AVALON_FIFO_EVENT_ALL) != ALTERA_AVALON_FIFO_OK)
    {
        return ALTERA_AVALON_FIFO_EVENT_CLEAR_ERROR;
   11d80:	00bfffc4 	movi	r2,-1
   11d84:	00000106 	br	11d8c <altera_avalon_fifo_init+0x7c>
    }

    if( altera_avalon_fifo_write_ienable(address, ienable) != ALTERA_AVALON_FIFO_OK)
    {
         return ALTERA_AVALON_FIFO_IENABLE_WRITE_ERROR;
   11d88:	00bfff84 	movi	r2,-2
    {
        return ALTERA_AVALON_FIFO_THRESHOLD_WRITE_ERROR;
    }

    return ALTERA_AVALON_FIFO_OK;
}
   11d8c:	dfc00417 	ldw	ra,16(sp)
   11d90:	dcc00317 	ldw	r19,12(sp)
   11d94:	dc800217 	ldw	r18,8(sp)
   11d98:	dc400117 	ldw	r17,4(sp)
   11d9c:	dc000017 	ldw	r16,0(sp)
   11da0:	dec00504 	addi	sp,sp,20
   11da4:	f800283a 	ret

00011da8 <altera_avalon_fifo_write_fifo>:

int altera_avalon_fifo_read_status(alt_u32 address, alt_u32 mask)
{
    return (IORD_ALTERA_AVALON_FIFO_STATUS(address) & mask);
   11da8:	28800137 	ldwio	r2,4(r5)

int altera_avalon_fifo_write_fifo(alt_u32 write_address,
                                  alt_u32 ctrl_address,
                                  alt_u32 data)
{
    if(!altera_avalon_fifo_read_status(ctrl_address, ALTERA_AVALON_FIFO_STATUS_F_MSK))
   11dac:	1080004c 	andi	r2,r2,1
   11db0:	1000021e 	bne	r2,zero,11dbc <altera_avalon_fifo_write_fifo+0x14>
    {
        IOWR_ALTERA_AVALON_FIFO_DATA(write_address, data);
   11db4:	21800035 	stwio	r6,0(r4)
        return ALTERA_AVALON_FIFO_OK;
   11db8:	f800283a 	ret
    }
    else
    {
        return ALTERA_AVALON_FIFO_FULL;
   11dbc:	00bfff04 	movi	r2,-4
    }
}
   11dc0:	f800283a 	ret

00011dc4 <altera_avalon_read_fifo>:

int altera_avalon_read_fifo(alt_u32 read_address, alt_u32 ctrl_address, int *data)
{
    int return_val = 0;
    *data = 0;
   11dc4:	30000015 	stw	zero,0(r6)
    return ALTERA_AVALON_FIFO_OK;
}

int altera_avalon_fifo_read_status(alt_u32 address, alt_u32 mask)
{
    return (IORD_ALTERA_AVALON_FIFO_STATUS(address) & mask);
   11dc8:	28800137 	ldwio	r2,4(r5)
int altera_avalon_read_fifo(alt_u32 read_address, alt_u32 ctrl_address, int *data)
{
    int return_val = 0;
    *data = 0;
    
    if(!altera_avalon_fifo_read_status(ctrl_address, ALTERA_AVALON_FIFO_STATUS_E_MSK))
   11dcc:	1080008c 	andi	r2,r2,2
   11dd0:	1000041e 	bne	r2,zero,11de4 <altera_avalon_read_fifo+0x20>
    return (IORD_ALTERA_AVALON_FIFO_EVENT(address) & mask);
}

int altera_avalon_fifo_read_level(alt_u32 address)
{
    return IORD_ALTERA_AVALON_FIFO_LEVEL(address);
   11dd4:	28800037 	ldwio	r2,0(r5)
    *data = 0;
    
    if(!altera_avalon_fifo_read_status(ctrl_address, ALTERA_AVALON_FIFO_STATUS_E_MSK))
    {
        return_val = altera_avalon_fifo_read_level(ctrl_address);
        *data = IORD_ALTERA_AVALON_FIFO_DATA(read_address);
   11dd8:	20c00037 	ldwio	r3,0(r4)
   11ddc:	30c00015 	stw	r3,0(r6)
   11de0:	f800283a 	ret
    }
}

int altera_avalon_read_fifo(alt_u32 read_address, alt_u32 ctrl_address, int *data)
{
    int return_val = 0;
   11de4:	0005883a 	mov	r2,zero
        return_val = altera_avalon_fifo_read_level(ctrl_address);
        *data = IORD_ALTERA_AVALON_FIFO_DATA(read_address);
    
    }
    return return_val;
}
   11de8:	f800283a 	ret

00011dec <altera_avalon_fifo_read_fifo>:
    return ALTERA_AVALON_FIFO_OK;
}

int altera_avalon_fifo_read_status(alt_u32 address, alt_u32 mask)
{
    return (IORD_ALTERA_AVALON_FIFO_STATUS(address) & mask);
   11dec:	28800137 	ldwio	r2,4(r5)
    return return_val;
}

int altera_avalon_fifo_read_fifo(alt_u32 read_address, alt_u32 ctrl_address)
{
    if(!altera_avalon_fifo_read_status(ctrl_address, ALTERA_AVALON_FIFO_STATUS_E_MSK))
   11df0:	1080008c 	andi	r2,r2,2
   11df4:	1000021e 	bne	r2,zero,11e00 <altera_avalon_fifo_read_fifo+0x14>
    {
        return IORD_ALTERA_AVALON_FIFO_DATA(read_address);
   11df8:	20800037 	ldwio	r2,0(r4)
   11dfc:	f800283a 	ret
    }
    return 0;
   11e00:	0005883a 	mov	r2,zero
}
   11e04:	f800283a 	ret

00011e08 <altera_avalon_fifo_write_other_info>:
    return ALTERA_AVALON_FIFO_OK;
}

int altera_avalon_fifo_read_status(alt_u32 address, alt_u32 mask)
{
    return (IORD_ALTERA_AVALON_FIFO_STATUS(address) & mask);
   11e08:	28800137 	ldwio	r2,4(r5)

int altera_avalon_fifo_write_other_info(alt_u32 write_address,
					alt_u32 ctrl_address,
					alt_u32 data)
{
    if(!altera_avalon_fifo_read_status(ctrl_address, ALTERA_AVALON_FIFO_STATUS_F_MSK))
   11e0c:	1080004c 	andi	r2,r2,1
   11e10:	1000021e 	bne	r2,zero,11e1c <altera_avalon_fifo_write_other_info+0x14>
    {
	IOWR_ALTERA_AVALON_FIFO_OTHER_INFO(write_address, data);
   11e14:	21800135 	stwio	r6,4(r4)
	return ALTERA_AVALON_FIFO_OK;
   11e18:	f800283a 	ret
    }
    else
    {
	return ALTERA_AVALON_FIFO_FULL;
   11e1c:	00bfff04 	movi	r2,-4
    }
}
   11e20:	f800283a 	ret

00011e24 <altera_avalon_fifo_read_other_info>:

int altera_avalon_fifo_read_other_info(alt_u32 read_address)
{
    return IORD_ALTERA_AVALON_FIFO_OTHER_INFO(read_address);
}
   11e24:	20800137 	ldwio	r2,4(r4)
   11e28:	f800283a 	ret

00011e2c <altera_avalon_fifo_read_backpressure>:

int altera_avalon_fifo_read_backpressure (alt_u32 read_address){
    // Read data from FIFO directly. If FIFO is empty and backpressure is supported, this call is backpressure.
    return IORD_ALTERA_AVALON_FIFO_DATA(read_address);  
}
   11e2c:	20800037 	ldwio	r2,0(r4)
   11e30:	f800283a 	ret

00011e34 <altera_avalon_jtag_uart_write>:
 */

int altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
  unsigned int base = sp->base;
   11e34:	21000017 	ldw	r4,0(r4)
 * one FIFOs worth of data.  But you said you didn't want to use interrupts :-)
 */

int altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
   11e38:	3005883a 	mov	r2,r6
  unsigned int base = sp->base;

  const char * end = ptr + count;
   11e3c:	298d883a 	add	r6,r5,r6

  while (ptr < end)
    if ((IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base) & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) != 0)
   11e40:	21c00104 	addi	r7,r4,4
{
  unsigned int base = sp->base;

  const char * end = ptr + count;

  while (ptr < end)
   11e44:	2980072e 	bgeu	r5,r6,11e64 <altera_avalon_jtag_uart_write+0x30>
    if ((IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base) & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) != 0)
   11e48:	38c00037 	ldwio	r3,0(r7)
   11e4c:	18ffffec 	andhi	r3,r3,65535
   11e50:	183ffc26 	beq	r3,zero,11e44 <_gp+0xffff7e64>
      IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, *ptr++);
   11e54:	28c00007 	ldb	r3,0(r5)
   11e58:	20c00035 	stwio	r3,0(r4)
   11e5c:	29400044 	addi	r5,r5,1
   11e60:	003ff806 	br	11e44 <_gp+0xffff7e64>

  return count;
}
   11e64:	f800283a 	ret

00011e68 <alt_dcache_flush_all>:
/*
 * alt_dcache_flush_all() is called to flush the entire data cache.
 */

void alt_dcache_flush_all (void)
{
   11e68:	f800283a 	ret

00011e6c <alt_icache_flush_all>:
/*
 * alt_icache_flush_all() is called to flush the entire instruction cache.
 */

void alt_icache_flush_all (void)
{
   11e6c:	f800283a 	ret

00011e70 <altera_nios2_gen2_irq_init>:
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_gen2_irq_init(void) 
{
    NIOS2_WRITE_IENABLE(0);
   11e70:	000170fa 	wrctl	ienable,zero
   11e74:	f800283a 	ret
