--------------------------------------------------------------------------------
Release 13.4 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

D:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml generate_sinus.twx generate_sinus.ncd -o
generate_sinus.twr generate_sinus.pcf

Design file:              generate_sinus.ncd
Physical constraint file: generate_sinus.pcf
Device,package,speed:     xc3s700an,fgg484,-4 (PRODUCTION 1.42 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
freq<0>     |    1.957(R)|   -0.711(R)|clk_BUFGP         |   0.000|
freq<1>     |    1.691(R)|   -0.498(R)|clk_BUFGP         |   0.000|
freq<2>     |    1.197(R)|   -0.122(R)|clk_BUFGP         |   0.000|
freq<3>     |    1.350(R)|   -0.243(R)|clk_BUFGP         |   0.000|
freq<4>     |    1.207(R)|   -0.129(R)|clk_BUFGP         |   0.000|
freq<5>     |    0.575(R)|    0.377(R)|clk_BUFGP         |   0.000|
freq<6>     |    1.658(R)|   -0.488(R)|clk_BUFGP         |   0.000|
freq<7>     |    0.573(R)|    0.380(R)|clk_BUFGP         |   0.000|
freq<8>     |    1.547(R)|   -0.397(R)|clk_BUFGP         |   0.000|
freq<9>     |    1.214(R)|   -0.129(R)|clk_BUFGP         |   0.000|
freq<10>    |    1.337(R)|   -0.227(R)|clk_BUFGP         |   0.000|
freq<11>    |    1.148(R)|   -0.075(R)|clk_BUFGP         |   0.000|
freq<12>    |    1.224(R)|   -0.149(R)|clk_BUFGP         |   0.000|
freq<13>    |    1.073(R)|   -0.028(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.799|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Jun 22 11:48:59 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 205 MB



