$date
    Jan  3, 2023  15:39:34
$end
$version
    TOOL:	xmsim	22.09-s003
$end
$timescale
    1 ns
$end

$scope module fsm_tb $end
$var parameter 32 !    SPI_BIT_WIDTH $end
$var parameter 32 "    DATA_TOTAL_BYTES $end
$var parameter 32 #    NUM_DRIVERS $end
$var parameter 32 $    TOTAL_BITS_RX $end
$var parameter 32 %    SPI_MODE $end
$var parameter 32 &    CLK_DELAY $end
$var reg       1 '    r_clk $end
$var reg       1 (    w_spi_cs $end
$var reg       1 )    w_reset $end
$var reg       1 *    w_rx_dv $end
$var reg       1 +    w_drv_check $end
$var reg       1 ,    w_cnt_done $end
$var reg       5 -    r_cnt [4:0] $end
$var wire      1 .    w_one_hot_en  $end
$var wire      1 /    w_one_hot_clr  $end
$var wire      1 0    w_drv_gclk_en  $end
$var wire      1 1    w_piso_en  $end
$var wire      1 2    w_piso_rst_n  $end
$var wire      1 3    w_cnt_en  $end
$var wire      1 4    w_cnt_rst_n  $end
$var wire      1 5    r_drv_err  $end
$var wire      1 6    r_comm_err  $end
$var wire      1 7    w_spi_rst_n  $end
$var wire      4 8    w_state [3:0] $end

$scope module fsm_uut $end
$var wire      1 9    i_clk  $end
$var wire      1 :    i_spi_cs_n  $end
$var wire      1 ;    i_rst_n  $end
$var wire      1 <    i_rx_dv  $end
$var wire      1 =    i_drv_check  $end
$var wire      1 >    i_cnt_done  $end
$var wire      5 ?    i_cnt [4:0] $end
$var reg       1 @    o_one_hot_en $end
$var reg       1 A    o_one_hot_clr $end
$var reg       1 B    o_drv_gclk_en $end
$var reg       1 C    o_piso_en $end
$var reg       1 D    o_piso_clr $end
$var reg       1 E    o_cnt_en $end
$var reg       1 F    o_cnt_clr $end
$var reg       1 G    o_spi_rst_n $end
$var reg       1 H    o_drv_err $end
$var reg       1 I    o_comm_err $end
$var reg       4 J    o_state [3:0] $end
$var reg       4 K    state [3:0] $end
$var reg       4 L    next_state [3:0] $end
$var reg       8 M    r_t [7:0] $end
$var reg       8 N    r_t_pass [7:0] $end
$upscope $end

$upscope $end

$enddefinitions $end
$dumpvars
b1010 &
b1 %
b11000 $
b10000 #
b100 "
b1000 !
0'
1(
1)
0*
0+
0,
b0 -
0.
1/
00
01
02
03
04
05
06
07
b0 8
09
1:
1;
0<
0=
0>
b0 ?
0@
1A
0B
0C
0D
0E
0F
0G
0H
0I
b0 J
b0 K
b1 L
bx M
b1000 N
$end
#10
1'
19
b0 M
b1 K
1G
b1 J
b1 8
17
#20
0'
09
#30
1'
19
0)
b1 M
0;
b0 M
b0 K
0G
b0 J
b0 8
07
#40
0'
09
#50
1'
19
#60
0'
09
#70
1'
19
1)
0(
0:
1;
1G
0G
#80
0'
09
#90
1'
19
b1 K
b1 J
1G
17
b1 8
#100
0'
09
#110
1'
19
1*
b1 M
1<
b10 L
#120
0'
09
#130
1'
19
b0 M
b10 K
1@
0A
b10 J
b10 8
0/
1.
#140
0'
09
#150
1'
19
1+
b1 M
0@
1A
1@
0A
1=
0@
1A
1@
0A
#160
0'
09
#170
1'
19
b10 M
0@
1A
1@
0A
#180
0'
09
#190
1'
19
0*
b11 M
0@
1A
1@
0A
0<
0@
1A
1@
0A
b11 L
#200
0'
09
#210
1'
19
b0 M
b11 K
0@
1A
0A
1D
1F
b11 J
b11 8
14
12
0.
#220
0'
09
#230
1'
19
1*
b1 M
1A
0D
0F
0A
1D
1F
1<
1A
0D
0F
0A
1D
1F
b100 L
#240
0'
09
#250
1'
19
b0 M
b100 K
1A
0D
0F
0A
1B
1C
1D
1E
1F
b100 J
b100 8
13
11
10
#260
0'
09
#270
1'
19
b1 M
1A
0B
0C
0D
0E
0F
0A
1B
1C
1D
1E
1F
#280
0'
09
#290
1'
19
b10 M
1A
0B
0C
0D
0E
0F
0A
1B
1C
1D
1E
1F
#300
0'
09
#310
1'
19
b11 M
1A
0B
0C
0D
0E
0F
0A
1B
1C
1D
1E
1F
#320
0'
09
#330
1'
19
b100 M
1A
0B
0C
0D
0E
0F
0A
1B
1C
1D
1E
1F
#340
0'
09
#350
1'
19
b101 M
1A
0B
0C
0D
0E
0F
0A
1B
1C
1D
1E
1F
#360
0'
09
#370
1'
19
b110 M
1A
0B
0C
0D
0E
0F
0A
1B
1C
1D
1E
1F
#380
0'
09
#390
1'
19
0*
b111 -
b111 M
1A
0B
0C
0D
0E
0F
0A
1B
1C
1D
1E
1F
b11 L
b111 ?
0<
1A
0B
0C
0D
0E
0F
0A
1B
1C
1D
1E
1F
#400
0'
09
#410
1'
19
b0 M
b11 K
1A
0B
0C
0D
0E
0F
0A
1D
1F
b11 J
b11 8
03
01
00
#420
0'
09
#430
1'
19
1(
b1 M
1A
0D
0F
0A
1D
1F
1:
1A
0D
0F
0A
1D
1F
b1001 L
#440
0'
09
#450
1'
19
b0 M
b1001 K
1A
0D
0F
1I
b1001 J
b1001 8
16
04
02
1/
#460
0'
09
#470
1'
19
0)
b1 M
0I
1I
0;
b0 M
b0 K
0I
0G
b1 L
b0 J
b0 8
07
06
#480
0'
09
#490
1'
19
#500
0'
09
#510
1'
