<root><simulation><result_generated_time />2023-05-24 00:54:08<layer><layer_spec />{'B': 1, 'K': 96, 'C': 384, 'OY': 14, 'OX': 14, 'IY': 14, 'IX': 14, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />7225344<total_data_size_element />{'W': 36864, 'I': 75264, 'O': 18816}<total_data_reuse />{'W': 196, 'I': 96.0, 'O': 384}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_4', 'OY_8']}, {'Row': ['FX_2', 'FY_2', 'OX_8']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />3360</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [16, 1, 1], 'I': [448, 1, 1], 'O': [28, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 2)], [('OX', 14)]], [[('C', 16)], [('FX', 1), ('FY', 1)]], [], []]<I />[[], [[('C', 16), ('OY', 2)], [('FX', 1), ('FY', 1), ('OX', 14)]], [], []]<O />[[[('C', 16)], [('FX', 1), ('FY', 1)]], [[('OY', 2)], [('OX', 14)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 6), ('C', 2), ('OY', 7), ('C', 2), ('C', 2)], [('K', 4), ('K', 4), ('C', 3)], []]<I />[[('K', 6), ('C', 2), ('OY', 7), ('C', 2), ('C', 2), ('K', 4), ('K', 4)], [('C', 3)], []]<O />[[('K', 6), ('C', 2), ('OY', 7), ('C', 2), ('C', 2)], [('K', 4), ('K', 4), ('C', 3)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [28.0, 7, 1, 1], 'I': [1.0, 96.0, 1.0, 1.0], 'O': [16.0, 8, 3, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [True, False, False, False]<used_mem_size_bit />{'W': [384, 294912, 294912], 'I': [448, 602112, 602112], 'O': [336, 150528, 150528], 'O_partial': [336, 150528, 0], 'O_final': [0, 0, 150528]}<actual_mem_utilization_individual />{'W': [0.75, 0.01, 0.0], 'I': [0.88, 0.02, 0.0], 'O': [0.66, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.75, 0.03, 0.0], 'I': [0.88, 0.03, 0.0], 'O': [0.66, 0.03, 0.0]}<effective_mem_size_bit />{'W': [192, 73728, 294912], 'I': [448, 200704, 602112], 'O': [336, 150528, 150528], 'O_partial': [336, 150528, 0], 'O_final': [0, 0, 150528]}<total_unit_count />{'W': [448, 16, 1, 1], 'I': [448, 448, 1, 1], 'O': [448, 28, 1, 1]}<unique_unit_count />{'W': [16, 16, 1, 1], 'I': [448, 448, 1, 1], 'O': [28, 28, 1, 1]}<duplicate_unit_count />{'W': [28.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [16.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[258048, 36864], [36864, 36864], [36864, 0]]<I />[[1204224, 75264], [75264, 75264], [75264, 0]]<O />[[(432768, 451584), (56448, 37632)], [(37632, 56448), (18816, 0)], [(0, 18816), (0, 0)]]<O_partial />[[(432768, 451584), (56448, 37632)], [(37632, 56448), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (18816, 0)], [(0, 18816), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[32256, 4608], [576, 576], [144, 0]]<I />[[150528, 9408], [1176, 1176], [294, 0]]<O />[[(54096, 56448), (7056, 4704)], [(588, 882), (294, 0)], [(0, 74), (0, 0)]]<O_partial />[([54096, 56448], [7056, 4704]), ([588, 882], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [294, 0]), ([0, 74], [0, 0])]</mem_access_count_word><mac_count><active />7225344<idle />9289728</mac_count></basic_info><energy><total_energy />16260401.0<mem_energy_breakdown><W />[12.5, 114.2, 191.8]<I />[54.0, 233.1, 391.6]<O />[42.8, 174.8, 97.9]</mem_energy_breakdown><MAC_energy><active_MAC />15794602.0<idle_MAC />464486.4<total />16259088.4</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.3919<utilization_without_data_loading />0.4345<utilization_spatial />0.4375<utilization_temporal_with_data_loading />0.8958<mac_utilize_temporal_without_data_loading />0.9931</mac_array_utilization><latency><latency_cycle_with_data_loading />18004<latency_cycle_without_data_loading />16240<ideal_computing_cycle />16128<data_loading><load_cycle_total />1764<load_cycle_individual />{'W': [12, 576, 0], 'I': [392, 1176, 0]}<load_cycle_combined />{'W': 576, 'I': 1176}</data_loading><mem_stalling><mem_stall_cycle_total />112<mem_stall_cycle_individual />{'W': [[-16127], [-15510, -15228], [-16128, -16128]], 'I': [[-16127], [-658, 112], [-16128, -16128]], 'O': [[-16128], [-3792, -3168], [-15834, -16054]]}<mem_stall_cycle_shared />{'W': [[-16127], [-15510, 112], [0, 0]], 'I': [[-16127], [-658, 112], [0, 0]], 'O': [[-16128], [-3792, -3168], [-15834, -16054]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [384, 294912, 294912], 'I': [448, 602112, 602112], 'O': [336, 150528, 150528], 'O_partial': [336, 150528, 0], 'O_final': [0, 0, 150528]}<data_size_each_level_total />{'W': [6144, 294912, 294912], 'I': [200704, 602112, 602112], 'O': [9408, 150528, 150528]}<loop_cycles_each_level />{'W': [336, 16128, 16128], 'I': [5376, 16128, 16128], 'O': [336, 16128, 16128]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [16, 1, 1], 'O': [4, 3, 1]}<req_aver_mem_bw />{'W': [[8.0, 1.1], [18.3, 18.3], [18.3, 18.3]], 'I': [[8.0, 0.1], [37.3, 37.3], [37.3, 37.3]], 'O': [[8.0, 1.0], [28.0, 9.3], [9.3, 9.3]]}<req_inst_mem_bw />{'W': [[8.0, 1.1], [18.3, 18.3], [18.3, 18.3]], 'I': [[8.0, 1.3], [597.3, 37.3], [37.3, 37.3]], 'O': [[8.0, 4.0], [112.0, 28.0], [28.0, 9.3]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 1.1], [18.3, 18.3], [18.3, 0]], 'I': [[8.0, 1.3], [597.3, 37.3], [37.3, 0]], 'O': [[8.0, 4.0], [112.0, 9.3], [9.3, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 1.1], [737.0, 167.6], [55.6, 9.3]], 'I': [[8.0, 1.3], [737.0, 167.6], [55.6, 9.3]], 'O': [[8.0, 4.0], [737.0, 167.6], [55.6, 9.3]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 16128], [336, 336, 48], [16128, 16128, 1]], 'I': [[1, 1, 16128], [336, 5376, 3], [16128, 16128, 1]], 'O': [[1, 1, 16128], [84, 336, 48], [16128, 16128, 1]]}<trans_time_real />{'W': [[0, 1, 16128], [[6, 336, 48], [12, 336, 48]], [[576, 16128, 1], [144, 16128, 1]]], 'I': [[0, 1, 16128], [[7, 5376, 3], [392, 5376, 3]], [[1176, 16128, 1], [294, 16128, 1]]], 'O': [[0, 1, 16128], [[5, 336, 48], [18, 336, 48]], [[294, 16128, 1], [74, 16128, 1]]]}<single_stall_cycle />{'W': [[-1], [-330, -324], [-15552, -15984]], 'I': [[-1], [-329, 56], [-14952, -15834]], 'O': [[-1], [-79, -66], [-15834, -16054]]}<single_stall_count />{'W': [16127, 47, 0], 'I': [16127, 2, 0], 'O': [16128, 48, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [564, 0], 'I': [672, 0], 'O': [864, 294]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [294, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-14028, -16128], [-15264, -15834]], 1: [[-16128, -16128], [-15834, -16128]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />120.6<mem_area_percentage />99.6 %</area></results><elapsed_time_second />0</simulation></root>