
create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 2 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 1 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list u_python_receiver/out_clk]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 40 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {axi4s_python_4lane\\.tdata[0]} {axi4s_python_4lane\\.tdata[1]} {axi4s_python_4lane\\.tdata[2]} {axi4s_python_4lane\\.tdata[3]} {axi4s_python_4lane\\.tdata[4]} {axi4s_python_4lane\\.tdata[5]} {axi4s_python_4lane\\.tdata[6]} {axi4s_python_4lane\\.tdata[7]} {axi4s_python_4lane\\.tdata[8]} {axi4s_python_4lane\\.tdata[9]} {axi4s_python_4lane\\.tdata[10]} {axi4s_python_4lane\\.tdata[11]} {axi4s_python_4lane\\.tdata[12]} {axi4s_python_4lane\\.tdata[13]} {axi4s_python_4lane\\.tdata[14]} {axi4s_python_4lane\\.tdata[15]} {axi4s_python_4lane\\.tdata[16]} {axi4s_python_4lane\\.tdata[17]} {axi4s_python_4lane\\.tdata[18]} {axi4s_python_4lane\\.tdata[19]} {axi4s_python_4lane\\.tdata[20]} {axi4s_python_4lane\\.tdata[21]} {axi4s_python_4lane\\.tdata[22]} {axi4s_python_4lane\\.tdata[23]} {axi4s_python_4lane\\.tdata[24]} {axi4s_python_4lane\\.tdata[25]} {axi4s_python_4lane\\.tdata[26]} {axi4s_python_4lane\\.tdata[27]} {axi4s_python_4lane\\.tdata[28]} {axi4s_python_4lane\\.tdata[29]} {axi4s_python_4lane\\.tdata[30]} {axi4s_python_4lane\\.tdata[31]} {axi4s_python_4lane\\.tdata[32]} {axi4s_python_4lane\\.tdata[33]} {axi4s_python_4lane\\.tdata[34]} {axi4s_python_4lane\\.tdata[35]} {axi4s_python_4lane\\.tdata[36]} {axi4s_python_4lane\\.tdata[37]} {axi4s_python_4lane\\.tdata[38]} {axi4s_python_4lane\\.tdata[39]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 1 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {axi4s_python_4lane\\.tlast}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {axi4s_python_4lane\\.tuser}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {axi4s_python_4lane\\.tvalid}]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets in_clk72]
