Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Nov  3 15:23:27 2020
| Host         : CEBA-X1C running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file soc_lite_top_control_sets_placed.rpt
| Design       : soc_lite_top
| Device       : xc7a200t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    54 |
|    Minimum number of control sets                        |    54 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   122 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    54 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    43 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             708 |          181 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             223 |           66 |
| Yes          | No                    | No                     |            1342 |          453 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             565 |          253 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|         Clock Signal        |                                                                                               Enable Signal                                                                                               |                                                                                              Set/Reset Signal                                                                                             | Slice Load Count | Bel Load Count |
+-----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  pll.clk_pll/inst/cpu_clk   | confreg/step1_sample                                                                                                                                                                                      | confreg/p_0_in                                                                                                                                                                                            |                1 |              1 |
|  pll.clk_pll/inst/cpu_clk   | confreg/step0_sample                                                                                                                                                                                      | confreg/p_0_in                                                                                                                                                                                            |                1 |              1 |
|  pll.clk_pll/inst/cpu_clk   | cpu/exe_stage/ena                                                                                                                                                                                         |                                                                                                                                                                                                           |                2 |              4 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                                                                                                                                           | confreg/state_count0                                                                                                                                                                                      |                1 |              4 |
|  pll.clk_pll/inst/cpu_clk   | cpu/exe_stage/ds_to_es_bus_r0                                                                                                                                                                             | cpu/id_stage/fs_to_ds_bus_r_reg[62]_0                                                                                                                                                                     |                2 |              5 |
|  pll.clk_pll/inst/cpu_clk   | cpu/exe_stage/ds_to_es_bus_r0                                                                                                                                                                             | cpu/id_stage/fs_to_ds_bus_r_reg[60]_0                                                                                                                                                                     |                1 |              5 |
|  pll.clk_pll/inst/cpu_clk   | confreg/p_0_in_1                                                                                                                                                                                          | confreg/p_0_in                                                                                                                                                                                            |                4 |              6 |
|  pll.clk_pll/inst/cpu_clk   | cpu/exe_stage/ds_to_es_bus_r0                                                                                                                                                                             | cpu/id_stage/fs_to_ds_bus_r_reg[61]_0                                                                                                                                                                     |                5 |              7 |
|  pll.clk_pll/inst/cpu_clk   | cpu/wb_stage/u_cp0/cp0_status_im[7]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                           |                3 |              8 |
|  pll.clk_pll/inst/cpu_clk   | cpu/exe_stage/virtual_uart_data[7]_i_4_0[0]                                                                                                                                                               | confreg/p_0_in                                                                                                                                                                                            |                5 |              8 |
|  pll.clk_pll/inst/cpu_clk   | cpu/if_stage/fs_valid_reg_0                                                                                                                                                                               |                                                                                                                                                                                                           |               12 |             13 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                                                                                                                                           | cpu/reset                                                                                                                                                                                                 |                9 |             17 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                                                                                                                                           | confreg/key_count0                                                                                                                                                                                        |                5 |             20 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                                                                                                                                           | confreg/step1_count0                                                                                                                                                                                      |                5 |             20 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                                                                                                                                           | confreg/step0_count0                                                                                                                                                                                      |                5 |             20 |
|  pll.clk_pll/inst/timer_clk |                                                                                                                                                                                                           | confreg/p_0_in                                                                                                                                                                                            |                8 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/wb_stage/ws_to_rf_bus[33]                                                                                                                                                                             |                                                                                                                                                                                                           |                4 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/wb_stage/ws_to_rf_bus[32]                                                                                                                                                                             |                                                                                                                                                                                                           |                4 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/wb_stage/ws_to_rf_bus[34]                                                                                                                                                                             |                                                                                                                                                                                                           |                4 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/exe_stage/cr0[31]_i_3_0[0]                                                                                                                                                                            | confreg/p_0_in                                                                                                                                                                                            |               16 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/exe_stage/cr4[31]_i_2_0[0]                                                                                                                                                                            | confreg/p_0_in                                                                                                                                                                                            |               17 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/exe_stage/cr2[31]_i_4_1[0]                                                                                                                                                                            | confreg/p_0_in                                                                                                                                                                                            |               14 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/exe_stage/cr2[31]_i_3_0[0]                                                                                                                                                                            | confreg/p_0_in                                                                                                                                                                                            |               16 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/exe_stage/cr2[31]_i_3_1[0]                                                                                                                                                                            | confreg/p_0_in                                                                                                                                                                                            |               15 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/exe_stage/cpu_resetn_reg[0]                                                                                                                                                                           |                                                                                                                                                                                                           |               13 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/exe_stage/cr2[31]_i_4_0[0]                                                                                                                                                                            | confreg/p_0_in                                                                                                                                                                                            |               17 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/exe_stage/io_simu[31]_i_4_0[0]                                                                                                                                                                        | confreg/p_0_in                                                                                                                                                                                            |               20 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/exe_stage/sel_conf_r_i_4_0[0]                                                                                                                                                                         | confreg/p_0_in                                                                                                                                                                                            |               20 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/wb_stage/u_cp0/c0_epc[31]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                           |                9 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/exe_stage/data_ram_i_90_2[0]                                                                                                                                                                          | confreg/p_0_in                                                                                                                                                                                            |                6 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/wb_stage/ws_to_rf_bus[35]                                                                                                                                                                             |                                                                                                                                                                                                           |                4 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/if_stage/fs_pc[31]_i_1_n_0                                                                                                                                                                            | cpu/reset                                                                                                                                                                                                 |               14 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/exe_stage/data_ram_i_66_0[0]                                                                                                                                                                          | confreg/p_0_in                                                                                                                                                                                            |               18 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/mem_stage/ms_valid_reg_1[0]                                                                                                                                                                           |                                                                                                                                                                                                           |               13 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/mem_stage/ms_valid_reg_2[0]                                                                                                                                                                           |                                                                                                                                                                                                           |               14 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/wb_stage/u_cp0/c0_count[0]_i_1_n_0                                                                                                                                                                    | cpu/reset                                                                                                                                                                                                 |                8 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/exe_stage/data_ram_i_66_1[0]                                                                                                                                                                          | confreg/p_0_in                                                                                                                                                                                            |               17 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/wb_stage/u_cp0/p_0_in                                                                                                                                                                                 |                                                                                                                                                                                                           |               11 |             32 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                                                                                                                                           | cpu/exe_stage/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/first_q   |                9 |             33 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                                                                                                                                           | cpu/exe_stage/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/first_q |                9 |             33 |
|  pll.clk_pll/inst/cpu_clk   | cpu/exe_stage/data_ram_i_90_0[0]                                                                                                                                                                          | confreg/p_0_in                                                                                                                                                                                            |               11 |             34 |
|  pll.clk_pll/inst/cpu_clk   | cpu/exe_stage/data_ram_i_21_0[0]                                                                                                                                                                          | confreg/p_0_in                                                                                                                                                                                            |               13 |             34 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                                                                                                                                           | confreg/p_0_in                                                                                                                                                                                            |               15 |             44 |
|  pll.clk_pll/inst/cpu_clk   | cpu/exe_stage/E[0]                                                                                                                                                                                        | confreg/p_0_in                                                                                                                                                                                            |               12 |             48 |
|  pll.clk_pll/inst/cpu_clk   | cpu/wb_stage/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                           |               39 |             64 |
|  pll.clk_pll/inst/timer_clk |                                                                                                                                                                                                           |                                                                                                                                                                                                           |               17 |             67 |
|  pll.clk_pll/inst/cpu_clk   | cpu/wb_stage/ms_to_ws_valid                                                                                                                                                                               |                                                                                                                                                                                                           |               31 |             86 |
|  pll.clk_pll/inst/cpu_clk   | cpu/exe_stage/ds_to_es_bus_r_reg[143]_0[0]                                                                                                                                                                |                                                                                                                                                                                                           |               41 |             91 |
|  pll.clk_pll/inst/cpu_clk   | cpu/exe_stage/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[0].del_ce/first_q |                                                                                                                                                                                                           |               32 |            112 |
|  pll.clk_pll/inst/cpu_clk   | cpu/exe_stage/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[0].del_ce/first_q   |                                                                                                                                                                                                           |               30 |            114 |
|  pll.clk_pll/inst/cpu_clk   | cpu/exe_stage/ds_to_es_bus_r0                                                                                                                                                                             |                                                                                                                                                                                                           |               65 |            144 |
|  pll.clk_pll/inst/cpu_clk   | cpu/exe_stage/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/first_q   |                                                                                                                                                                                                           |               72 |            273 |
|  pll.clk_pll/inst/cpu_clk   | cpu/exe_stage/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/first_q |                                                                                                                                                                                                           |               66 |            273 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                                                                                                                                           |                                                                                                                                                                                                           |              164 |            647 |
+-----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


