
*** Running vivado
    with args -log project_reti_logiche.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source project_reti_logiche.tcl


ECHO disattivato.
ECHO disattivato.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source project_reti_logiche.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 474.383 ; gain = 180.180
Command: synth_design -top project_reti_logiche -part xc7a200tfbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15908
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1361.617 ; gain = 438.906
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'project_reti_logiche' [E:/Vivado/new_project_reti/new_project_reti.srcs/sources_1/new/progetto_reti_logiche.v:27]
WARNING: [Synth 8-614] signal 'i_add' is read in the process but is not in the sensitivity list [E:/Vivado/new_project_reti/new_project_reti.srcs/sources_1/new/progetto_reti_logiche.v:57]
WARNING: [Synth 8-614] signal 'stored_value' is read in the process but is not in the sensitivity list [E:/Vivado/new_project_reti/new_project_reti.srcs/sources_1/new/progetto_reti_logiche.v:64]
WARNING: [Synth 8-614] signal 'cnt' is read in the process but is not in the sensitivity list [E:/Vivado/new_project_reti/new_project_reti.srcs/sources_1/new/progetto_reti_logiche.v:86]
INFO: [Synth 8-226] default block is never used [E:/Vivado/new_project_reti/new_project_reti.srcs/sources_1/new/progetto_reti_logiche.v:107]
WARNING: [Synth 8-614] signal 'sel' is read in the process but is not in the sensitivity list [E:/Vivado/new_project_reti/new_project_reti.srcs/sources_1/new/progetto_reti_logiche.v:104]
WARNING: [Synth 8-614] signal 'l_out' is read in the process but is not in the sensitivity list [E:/Vivado/new_project_reti/new_project_reti.srcs/sources_1/new/progetto_reti_logiche.v:104]
WARNING: [Synth 8-614] signal 'c_out' is read in the process but is not in the sensitivity list [E:/Vivado/new_project_reti/new_project_reti.srcs/sources_1/new/progetto_reti_logiche.v:104]
INFO: [Synth 8-256] done synthesizing module 'project_reti_logiche' (0#1) [E:/Vivado/new_project_reti/new_project_reti.srcs/sources_1/new/progetto_reti_logiche.v:27]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1471.125 ; gain = 548.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1471.125 ; gain = 548.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1471.125 ; gain = 548.414
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1471.125 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Vivado/new_project_reti/new_project_reti.srcs/constrs_1/new/clock.xdc]
Finished Parsing XDC File [E:/Vivado/new_project_reti/new_project_reti.srcs/constrs_1/new/clock.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1501.789 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Impossibile trovare il percorso specificato.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1501.789 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:29 . Memory (MB): peak = 1501.789 ; gain = 579.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:29 . Memory (MB): peak = 1501.789 ; gain = 579.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:29 . Memory (MB): peak = 1501.789 ; gain = 579.078
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'S_reg' in module 'project_reti_logiche'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE7 |                             0000 |                             0000
*
                  iSTATE |                             0001 |                             0001
                 iSTATE0 |                             0010 |                             0010
                 iSTATE1 |                             0011 |                             0100
                 iSTATE2 |                             0100 |                             0011
                 iSTATE3 |                             0101 |                             0101
                 iSTATE4 |                             0110 |                             0110
                 iSTATE6 |                             0111 |                             1000
                 iSTATE5 |                             1000 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'S_reg' using encoding 'sequential' in module 'project_reti_logiche'
WARNING: [Synth 8-327] inferring latch for variable 'stored_value_reg' [E:/Vivado/new_project_reti/new_project_reti.srcs/sources_1/new/progetto_reti_logiche.v:67]
WARNING: [Synth 8-327] inferring latch for variable 'stored_value_reg' [E:/Vivado/new_project_reti/new_project_reti.srcs/sources_1/new/progetto_reti_logiche.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'cnt_reg' [E:/Vivado/new_project_reti/new_project_reti.srcs/sources_1/new/progetto_reti_logiche.v:89]
WARNING: [Synth 8-327] inferring latch for variable 'cnt_reg' [E:/Vivado/new_project_reti/new_project_reti.srcs/sources_1/new/progetto_reti_logiche.v:82]
WARNING: [Synth 8-327] inferring latch for variable 'cnt_reg' [E:/Vivado/new_project_reti/new_project_reti.srcs/sources_1/new/progetto_reti_logiche.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'lastNum_reg' [E:/Vivado/new_project_reti/new_project_reti.srcs/sources_1/new/progetto_reti_logiche.v:54]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:30 . Memory (MB): peak = 1501.789 ; gain = 579.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input    8 Bit        Muxes := 1     
	   9 Input    4 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 22    
	   8 Input    1 Bit        Muxes := 2     
	   6 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 3     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:34 . Memory (MB): peak = 1501.789 ; gain = 579.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:43 . Memory (MB): peak = 1501.789 ; gain = 579.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:44 . Memory (MB): peak = 1501.789 ; gain = 579.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:44 . Memory (MB): peak = 1501.789 ; gain = 579.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:52 . Memory (MB): peak = 1501.789 ; gain = 579.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:52 . Memory (MB): peak = 1501.789 ; gain = 579.078
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin o_mem_addr_OBUF[15] with 1st driver pin 'stored_value_reg[15]__0/Q' [E:/Vivado/new_project_reti/new_project_reti.srcs/sources_1/new/progetto_reti_logiche.v:52]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin o_mem_addr_OBUF[15] with 2nd driver pin 'stored_value_reg[15]/Q' [E:/Vivado/new_project_reti/new_project_reti.srcs/sources_1/new/progetto_reti_logiche.v:67]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin o_mem_addr_OBUF[14] with 1st driver pin 'stored_value_reg[14]__0/Q' [E:/Vivado/new_project_reti/new_project_reti.srcs/sources_1/new/progetto_reti_logiche.v:52]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin o_mem_addr_OBUF[14] with 2nd driver pin 'stored_value_reg[14]/Q' [E:/Vivado/new_project_reti/new_project_reti.srcs/sources_1/new/progetto_reti_logiche.v:67]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin o_mem_addr_OBUF[13] with 1st driver pin 'stored_value_reg[13]__0/Q' [E:/Vivado/new_project_reti/new_project_reti.srcs/sources_1/new/progetto_reti_logiche.v:52]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin o_mem_addr_OBUF[13] with 2nd driver pin 'stored_value_reg[13]/Q' [E:/Vivado/new_project_reti/new_project_reti.srcs/sources_1/new/progetto_reti_logiche.v:67]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin o_mem_addr_OBUF[12] with 1st driver pin 'stored_value_reg[12]__0/Q' [E:/Vivado/new_project_reti/new_project_reti.srcs/sources_1/new/progetto_reti_logiche.v:52]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin o_mem_addr_OBUF[12] with 2nd driver pin 'stored_value_reg[12]/Q' [E:/Vivado/new_project_reti/new_project_reti.srcs/sources_1/new/progetto_reti_logiche.v:67]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin o_mem_addr_OBUF[11] with 1st driver pin 'stored_value_reg[11]__0/Q' [E:/Vivado/new_project_reti/new_project_reti.srcs/sources_1/new/progetto_reti_logiche.v:52]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin o_mem_addr_OBUF[11] with 2nd driver pin 'stored_value_reg[11]/Q' [E:/Vivado/new_project_reti/new_project_reti.srcs/sources_1/new/progetto_reti_logiche.v:67]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin o_mem_addr_OBUF[10] with 1st driver pin 'stored_value_reg[10]__0/Q' [E:/Vivado/new_project_reti/new_project_reti.srcs/sources_1/new/progetto_reti_logiche.v:52]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin o_mem_addr_OBUF[10] with 2nd driver pin 'stored_value_reg[10]/Q' [E:/Vivado/new_project_reti/new_project_reti.srcs/sources_1/new/progetto_reti_logiche.v:67]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin o_mem_addr_OBUF[9] with 1st driver pin 'stored_value_reg[9]__0/Q' [E:/Vivado/new_project_reti/new_project_reti.srcs/sources_1/new/progetto_reti_logiche.v:52]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin o_mem_addr_OBUF[9] with 2nd driver pin 'stored_value_reg[9]/Q' [E:/Vivado/new_project_reti/new_project_reti.srcs/sources_1/new/progetto_reti_logiche.v:67]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin o_mem_addr_OBUF[8] with 1st driver pin 'stored_value_reg[8]__0/Q' [E:/Vivado/new_project_reti/new_project_reti.srcs/sources_1/new/progetto_reti_logiche.v:52]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin o_mem_addr_OBUF[8] with 2nd driver pin 'stored_value_reg[8]/Q' [E:/Vivado/new_project_reti/new_project_reti.srcs/sources_1/new/progetto_reti_logiche.v:67]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin o_mem_addr_OBUF[7] with 1st driver pin 'stored_value_reg[7]__0/Q' [E:/Vivado/new_project_reti/new_project_reti.srcs/sources_1/new/progetto_reti_logiche.v:52]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin o_mem_addr_OBUF[7] with 2nd driver pin 'stored_value_reg[7]/Q' [E:/Vivado/new_project_reti/new_project_reti.srcs/sources_1/new/progetto_reti_logiche.v:67]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin o_mem_addr_OBUF[6] with 1st driver pin 'stored_value_reg[6]__0/Q' [E:/Vivado/new_project_reti/new_project_reti.srcs/sources_1/new/progetto_reti_logiche.v:52]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin o_mem_addr_OBUF[6] with 2nd driver pin 'stored_value_reg[6]/Q' [E:/Vivado/new_project_reti/new_project_reti.srcs/sources_1/new/progetto_reti_logiche.v:67]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin o_mem_addr_OBUF[5] with 1st driver pin 'stored_value_reg[5]__0/Q' [E:/Vivado/new_project_reti/new_project_reti.srcs/sources_1/new/progetto_reti_logiche.v:52]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin o_mem_addr_OBUF[5] with 2nd driver pin 'stored_value_reg[5]/Q' [E:/Vivado/new_project_reti/new_project_reti.srcs/sources_1/new/progetto_reti_logiche.v:67]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin o_mem_addr_OBUF[4] with 1st driver pin 'stored_value_reg[4]__0/Q' [E:/Vivado/new_project_reti/new_project_reti.srcs/sources_1/new/progetto_reti_logiche.v:52]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin o_mem_addr_OBUF[4] with 2nd driver pin 'stored_value_reg[4]/Q' [E:/Vivado/new_project_reti/new_project_reti.srcs/sources_1/new/progetto_reti_logiche.v:67]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin o_mem_addr_OBUF[3] with 1st driver pin 'stored_value_reg[3]__0/Q' [E:/Vivado/new_project_reti/new_project_reti.srcs/sources_1/new/progetto_reti_logiche.v:52]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin o_mem_addr_OBUF[3] with 2nd driver pin 'stored_value_reg[3]/Q' [E:/Vivado/new_project_reti/new_project_reti.srcs/sources_1/new/progetto_reti_logiche.v:67]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin o_mem_addr_OBUF[2] with 1st driver pin 'stored_value_reg[2]__0/Q' [E:/Vivado/new_project_reti/new_project_reti.srcs/sources_1/new/progetto_reti_logiche.v:52]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin o_mem_addr_OBUF[2] with 2nd driver pin 'stored_value_reg[2]/Q' [E:/Vivado/new_project_reti/new_project_reti.srcs/sources_1/new/progetto_reti_logiche.v:67]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin o_mem_addr_OBUF[1] with 1st driver pin 'stored_value_reg[1]__0/Q' [E:/Vivado/new_project_reti/new_project_reti.srcs/sources_1/new/progetto_reti_logiche.v:52]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin o_mem_addr_OBUF[1] with 2nd driver pin 'stored_value_reg[1]/Q' [E:/Vivado/new_project_reti/new_project_reti.srcs/sources_1/new/progetto_reti_logiche.v:67]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin o_mem_addr_OBUF[0] with 1st driver pin 'stored_value_reg[0]__0/Q' [E:/Vivado/new_project_reti/new_project_reti.srcs/sources_1/new/progetto_reti_logiche.v:52]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin o_mem_addr_OBUF[0] with 2nd driver pin 'stored_value_reg[0]/Q' [E:/Vivado/new_project_reti/new_project_reti.srcs/sources_1/new/progetto_reti_logiche.v:67]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin cnt[7] with 1st driver pin 'cnt_reg[7]__1/Q' [E:/Vivado/new_project_reti/new_project_reti.srcs/sources_1/new/progetto_reti_logiche.v:53]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin cnt[7] with 2nd driver pin 'cnt_reg[7]__0/Q' [E:/Vivado/new_project_reti/new_project_reti.srcs/sources_1/new/progetto_reti_logiche.v:82]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin cnt[7] with 3rd driver pin 'cnt_reg[7]/Q' [E:/Vivado/new_project_reti/new_project_reti.srcs/sources_1/new/progetto_reti_logiche.v:89]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin cnt[6] with 1st driver pin 'cnt_reg[6]__1/Q' [E:/Vivado/new_project_reti/new_project_reti.srcs/sources_1/new/progetto_reti_logiche.v:53]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin cnt[6] with 2nd driver pin 'cnt_reg[6]__0/Q' [E:/Vivado/new_project_reti/new_project_reti.srcs/sources_1/new/progetto_reti_logiche.v:82]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin cnt[6] with 3rd driver pin 'cnt_reg[6]/Q' [E:/Vivado/new_project_reti/new_project_reti.srcs/sources_1/new/progetto_reti_logiche.v:89]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin cnt[5] with 1st driver pin 'cnt_reg[5]__1/Q' [E:/Vivado/new_project_reti/new_project_reti.srcs/sources_1/new/progetto_reti_logiche.v:53]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin cnt[5] with 2nd driver pin 'cnt_reg[5]__0/Q' [E:/Vivado/new_project_reti/new_project_reti.srcs/sources_1/new/progetto_reti_logiche.v:82]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin cnt[5] with 3rd driver pin 'cnt_reg[5]/Q' [E:/Vivado/new_project_reti/new_project_reti.srcs/sources_1/new/progetto_reti_logiche.v:89]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin cnt[4] with 1st driver pin 'cnt_reg[4]__1/Q' [E:/Vivado/new_project_reti/new_project_reti.srcs/sources_1/new/progetto_reti_logiche.v:53]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin cnt[4] with 2nd driver pin 'cnt_reg[4]__0/Q' [E:/Vivado/new_project_reti/new_project_reti.srcs/sources_1/new/progetto_reti_logiche.v:82]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin cnt[4] with 3rd driver pin 'cnt_reg[4]/Q' [E:/Vivado/new_project_reti/new_project_reti.srcs/sources_1/new/progetto_reti_logiche.v:89]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin cnt[3] with 1st driver pin 'cnt_reg[3]__1/Q' [E:/Vivado/new_project_reti/new_project_reti.srcs/sources_1/new/progetto_reti_logiche.v:53]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin cnt[3] with 2nd driver pin 'cnt_reg[3]__0/Q' [E:/Vivado/new_project_reti/new_project_reti.srcs/sources_1/new/progetto_reti_logiche.v:82]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin cnt[3] with 3rd driver pin 'cnt_reg[3]/Q' [E:/Vivado/new_project_reti/new_project_reti.srcs/sources_1/new/progetto_reti_logiche.v:89]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin cnt[2] with 1st driver pin 'cnt_reg[2]__1/Q' [E:/Vivado/new_project_reti/new_project_reti.srcs/sources_1/new/progetto_reti_logiche.v:53]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin cnt[2] with 2nd driver pin 'cnt_reg[2]__0/Q' [E:/Vivado/new_project_reti/new_project_reti.srcs/sources_1/new/progetto_reti_logiche.v:82]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin cnt[2] with 3rd driver pin 'cnt_reg[2]/Q' [E:/Vivado/new_project_reti/new_project_reti.srcs/sources_1/new/progetto_reti_logiche.v:89]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin cnt[1] with 1st driver pin 'cnt_reg[1]__1/Q' [E:/Vivado/new_project_reti/new_project_reti.srcs/sources_1/new/progetto_reti_logiche.v:53]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin cnt[1] with 2nd driver pin 'cnt_reg[1]__0/Q' [E:/Vivado/new_project_reti/new_project_reti.srcs/sources_1/new/progetto_reti_logiche.v:82]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin cnt[1] with 3rd driver pin 'cnt_reg[1]/Q' [E:/Vivado/new_project_reti/new_project_reti.srcs/sources_1/new/progetto_reti_logiche.v:89]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin cnt[0] with 1st driver pin 'cnt_reg[0]__1/Q' [E:/Vivado/new_project_reti/new_project_reti.srcs/sources_1/new/progetto_reti_logiche.v:53]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin cnt[0] with 2nd driver pin 'cnt_reg[0]__0/Q' [E:/Vivado/new_project_reti/new_project_reti.srcs/sources_1/new/progetto_reti_logiche.v:82]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin cnt[0] with 3rd driver pin 'cnt_reg[0]/Q' [E:/Vivado/new_project_reti/new_project_reti.srcs/sources_1/new/progetto_reti_logiche.v:89]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|       24|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:52 . Memory (MB): peak = 1501.789 ; gain = 579.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:52 . Memory (MB): peak = 1501.789 ; gain = 579.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:52 . Memory (MB): peak = 1501.789 ; gain = 579.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:52 . Memory (MB): peak = 1501.789 ; gain = 579.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     6|
|3     |LUT1   |     3|
|4     |LUT2   |     7|
|5     |LUT3   |    12|
|6     |LUT4   |    17|
|7     |LUT5   |    16|
|8     |LUT6   |    10|
|9     |FDCE   |     6|
|10    |FDRE   |    25|
|11    |FDSE   |     1|
|12    |LD     |    64|
|13    |IBUF   |    37|
|14    |OBUF   |    27|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:52 . Memory (MB): peak = 1501.789 ; gain = 579.078
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 56 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:48 . Memory (MB): peak = 1501.789 ; gain = 548.414
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:52 . Memory (MB): peak = 1501.789 ; gain = 579.078
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1501.789 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 70 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1501.809 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  LD => LDCE: 64 instances

Impossibile trovare il percorso specificato.
Synth Design complete | Checksum: a74b535a
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 13 Warnings, 56 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:01:02 . Memory (MB): peak = 1501.809 ; gain = 1027.426
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1501.809 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Vivado/new_project_reti/new_project_reti.runs/synth_1/project_reti_logiche.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file project_reti_logiche_utilization_synth.rpt -pb project_reti_logiche_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Mar 16 16:28:48 2024...
