Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Feb 27 10:19:36 2024
| Host         : SKomolafesPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file sixbit_ripple_adder_timing_summary_routed.rpt -pb sixbit_ripple_adder_timing_summary_routed.pb -rpx sixbit_ripple_adder_timing_summary_routed.rpx -warn_on_violation
| Design       : sixbit_ripple_adder
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   14          inf        0.000                      0                   14           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 y[0]
                            (input port)
  Destination:            c_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.237ns  (logic 4.174ns (45.189%)  route 5.063ns (54.811%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K17                                               0.000     0.000 r  y[0] (IN)
                         net (fo=0)                   0.000     0.000    y[0]
    K17                  IBUF (Prop_ibuf_I_O)         0.967     0.967 r  y_IBUF[0]_inst/O
                         net (fo=4, routed)           1.473     2.440    y_IBUF[0]
    SLICE_X0Y20          LUT5 (Prop_lut5_I1_O)        0.152     2.592 r  c2_OBUF_inst_i_1/O
                         net (fo=5, routed)           0.619     3.211    c2_OBUF
    SLICE_X0Y21          LUT6 (Prop_lut6_I3_O)        0.332     3.543 r  c4_OBUF_inst_i_1/O
                         net (fo=6, routed)           0.616     4.159    c4_OBUF
    SLICE_X0Y22          LUT6 (Prop_lut6_I3_O)        0.124     4.283 r  c_out_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           2.355     6.638    c6_OBUF
    U14                  OBUF (Prop_obuf_I_O)         2.599     9.237 r  c_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.237    c_out[0]
    U14                                                               r  c_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y[0]
                            (input port)
  Destination:            sum[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.215ns  (logic 4.415ns (47.907%)  route 4.800ns (52.093%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K17                                               0.000     0.000 r  y[0] (IN)
                         net (fo=0)                   0.000     0.000    y[0]
    K17                  IBUF (Prop_ibuf_I_O)         0.967     0.967 r  y_IBUF[0]_inst/O
                         net (fo=4, routed)           1.473     2.440    y_IBUF[0]
    SLICE_X0Y20          LUT5 (Prop_lut5_I1_O)        0.152     2.592 r  c2_OBUF_inst_i_1/O
                         net (fo=5, routed)           0.619     3.211    c2_OBUF
    SLICE_X0Y21          LUT6 (Prop_lut6_I3_O)        0.332     3.543 r  c4_OBUF_inst_i_1/O
                         net (fo=6, routed)           0.627     4.170    c4_OBUF
    SLICE_X0Y22          LUT4 (Prop_lut4_I1_O)        0.150     4.320 r  sum_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.081     6.401    sum_OBUF[4]
    W16                  OBUF (Prop_obuf_I_O)         2.814     9.215 r  sum_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.215    sum[4]
    W16                                                               r  sum[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y[0]
                            (input port)
  Destination:            sum[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.675ns  (logic 4.176ns (48.133%)  route 4.500ns (51.867%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K17                                               0.000     0.000 r  y[0] (IN)
                         net (fo=0)                   0.000     0.000    y[0]
    K17                  IBUF (Prop_ibuf_I_O)         0.967     0.967 r  y_IBUF[0]_inst/O
                         net (fo=4, routed)           1.473     2.440    y_IBUF[0]
    SLICE_X0Y20          LUT5 (Prop_lut5_I1_O)        0.152     2.592 r  c2_OBUF_inst_i_1/O
                         net (fo=5, routed)           0.619     3.211    c2_OBUF
    SLICE_X0Y21          LUT6 (Prop_lut6_I3_O)        0.332     3.543 r  c4_OBUF_inst_i_1/O
                         net (fo=6, routed)           0.345     3.887    c4_OBUF
    SLICE_X0Y22          LUT6 (Prop_lut6_I2_O)        0.124     4.011 r  sum_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.063     6.075    sum_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         2.601     8.675 r  sum_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.675    sum[5]
    V17                                                               r  sum[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y[0]
                            (input port)
  Destination:            c5
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.626ns  (logic 4.174ns (48.387%)  route 4.452ns (51.613%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K17                                               0.000     0.000 r  y[0] (IN)
                         net (fo=0)                   0.000     0.000    y[0]
    K17                  IBUF (Prop_ibuf_I_O)         0.967     0.967 r  y_IBUF[0]_inst/O
                         net (fo=4, routed)           1.473     2.440    y_IBUF[0]
    SLICE_X0Y20          LUT5 (Prop_lut5_I1_O)        0.152     2.592 r  c2_OBUF_inst_i_1/O
                         net (fo=5, routed)           0.619     3.211    c2_OBUF
    SLICE_X0Y21          LUT6 (Prop_lut6_I3_O)        0.332     3.543 r  c4_OBUF_inst_i_1/O
                         net (fo=6, routed)           0.627     4.170    c4_OBUF
    SLICE_X0Y22          LUT4 (Prop_lut4_I1_O)        0.124     4.294 r  c5_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.733     6.027    c5_OBUF
    T17                  OBUF (Prop_obuf_I_O)         2.599     8.626 r  c5_OBUF_inst/O
                         net (fo=0)                   0.000     8.626    c5
    T17                                                               r  c5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y[0]
                            (input port)
  Destination:            c6
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.616ns  (logic 4.174ns (48.447%)  route 4.442ns (51.553%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K17                                               0.000     0.000 r  y[0] (IN)
                         net (fo=0)                   0.000     0.000    y[0]
    K17                  IBUF (Prop_ibuf_I_O)         0.967     0.967 r  y_IBUF[0]_inst/O
                         net (fo=4, routed)           1.473     2.440    y_IBUF[0]
    SLICE_X0Y20          LUT5 (Prop_lut5_I1_O)        0.152     2.592 r  c2_OBUF_inst_i_1/O
                         net (fo=5, routed)           0.619     3.211    c2_OBUF
    SLICE_X0Y21          LUT6 (Prop_lut6_I3_O)        0.332     3.543 r  c4_OBUF_inst_i_1/O
                         net (fo=6, routed)           0.616     4.159    c4_OBUF
    SLICE_X0Y22          LUT6 (Prop_lut6_I3_O)        0.124     4.283 r  c_out_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           1.734     6.017    c6_OBUF
    W19                  OBUF (Prop_obuf_I_O)         2.599     8.616 r  c6_OBUF_inst/O
                         net (fo=0)                   0.000     8.616    c6
    W19                                                               r  c6 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y[0]
                            (input port)
  Destination:            overflow
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.324ns  (logic 4.177ns (50.174%)  route 4.148ns (49.826%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K17                                               0.000     0.000 r  y[0] (IN)
                         net (fo=0)                   0.000     0.000    y[0]
    K17                  IBUF (Prop_ibuf_I_O)         0.967     0.967 r  y_IBUF[0]_inst/O
                         net (fo=4, routed)           1.473     2.440    y_IBUF[0]
    SLICE_X0Y20          LUT5 (Prop_lut5_I1_O)        0.152     2.592 r  c2_OBUF_inst_i_1/O
                         net (fo=5, routed)           0.619     3.211    c2_OBUF
    SLICE_X0Y21          LUT6 (Prop_lut6_I3_O)        0.332     3.543 r  c4_OBUF_inst_i_1/O
                         net (fo=6, routed)           0.341     3.884    c4_OBUF
    SLICE_X0Y22          LUT6 (Prop_lut6_I2_O)        0.124     4.008 r  overflow_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.714     5.723    overflow_OBUF
    W18                  OBUF (Prop_obuf_I_O)         2.602     8.324 r  overflow_OBUF_inst/O
                         net (fo=0)                   0.000     8.324    overflow
    W18                                                               r  overflow (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y[0]
                            (input port)
  Destination:            c3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.258ns  (logic 4.279ns (51.817%)  route 3.979ns (48.183%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K17                                               0.000     0.000 r  y[0] (IN)
                         net (fo=0)                   0.000     0.000    y[0]
    K17                  IBUF (Prop_ibuf_I_O)         0.967     0.967 r  y_IBUF[0]_inst/O
                         net (fo=4, routed)           1.473     2.440    y_IBUF[0]
    SLICE_X0Y20          LUT5 (Prop_lut5_I1_O)        0.152     2.592 r  c2_OBUF_inst_i_1/O
                         net (fo=5, routed)           0.630     3.222    c2_OBUF
    SLICE_X0Y21          LUT4 (Prop_lut4_I1_O)        0.358     3.580 r  c3_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.876     5.456    c3_OBUF
    U17                  OBUF (Prop_obuf_I_O)         2.802     8.258 r  c3_OBUF_inst/O
                         net (fo=0)                   0.000     8.258    c3
    U17                                                               r  c3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y[0]
                            (input port)
  Destination:            sum[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.247ns  (logic 4.065ns (49.290%)  route 4.182ns (50.710%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K17                                               0.000     0.000 r  y[0] (IN)
                         net (fo=0)                   0.000     0.000    y[0]
    K17                  IBUF (Prop_ibuf_I_O)         0.967     0.967 r  y_IBUF[0]_inst/O
                         net (fo=4, routed)           1.473     2.440    y_IBUF[0]
    SLICE_X0Y20          LUT5 (Prop_lut5_I1_O)        0.152     2.592 r  c2_OBUF_inst_i_1/O
                         net (fo=5, routed)           0.630     3.222    c2_OBUF
    SLICE_X0Y21          LUT4 (Prop_lut4_I1_O)        0.332     3.554 r  sum_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.079     5.633    sum_OBUF[2]
    V15                  OBUF (Prop_obuf_I_O)         2.614     8.247 r  sum_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.247    sum[2]
    V15                                                               r  sum[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y[0]
                            (input port)
  Destination:            sum[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.942ns  (logic 4.047ns (50.963%)  route 3.894ns (49.037%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K17                                               0.000     0.000 r  y[0] (IN)
                         net (fo=0)                   0.000     0.000    y[0]
    K17                  IBUF (Prop_ibuf_I_O)         0.967     0.967 r  y_IBUF[0]_inst/O
                         net (fo=4, routed)           1.473     2.440    y_IBUF[0]
    SLICE_X0Y20          LUT5 (Prop_lut5_I1_O)        0.152     2.592 r  c2_OBUF_inst_i_1/O
                         net (fo=5, routed)           0.345     2.936    c2_OBUF
    SLICE_X0Y21          LUT6 (Prop_lut6_I2_O)        0.332     3.268 r  sum_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.077     5.345    sum_OBUF[3]
    W17                  OBUF (Prop_obuf_I_O)         2.596     7.942 r  sum_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.942    sum[3]
    W17                                                               r  sum[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y[0]
                            (input port)
  Destination:            c4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.873ns  (logic 4.053ns (51.475%)  route 3.820ns (48.525%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K17                                               0.000     0.000 r  y[0] (IN)
                         net (fo=0)                   0.000     0.000    y[0]
    K17                  IBUF (Prop_ibuf_I_O)         0.967     0.967 r  y_IBUF[0]_inst/O
                         net (fo=4, routed)           1.473     2.440    y_IBUF[0]
    SLICE_X0Y20          LUT5 (Prop_lut5_I1_O)        0.152     2.592 r  c2_OBUF_inst_i_1/O
                         net (fo=5, routed)           0.619     3.211    c2_OBUF
    SLICE_X0Y21          LUT6 (Prop_lut6_I3_O)        0.332     3.543 r  c4_OBUF_inst_i_1/O
                         net (fo=6, routed)           1.729     5.271    c4_OBUF
    T18                  OBUF (Prop_obuf_I_O)         2.602     7.873 r  c4_OBUF_inst/O
                         net (fo=0)                   0.000     7.873    c4
    T18                                                               r  c4 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x[2]
                            (input port)
  Destination:            c4
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.060ns  (logic 1.323ns (64.243%)  route 0.737ns (35.757%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  x[2] (IN)
                         net (fo=0)                   0.000     0.000    x[2]
    R18                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  x_IBUF[2]_inst/O
                         net (fo=4, routed)           0.361     0.521    x_IBUF[2]
    SLICE_X0Y21          LUT6 (Prop_lut6_I4_O)        0.045     0.566 r  c4_OBUF_inst_i_1/O
                         net (fo=6, routed)           0.376     0.941    c4_OBUF
    T18                  OBUF (Prop_obuf_I_O)         1.119     2.060 r  c4_OBUF_inst/O
                         net (fo=0)                   0.000     2.060    c4
    T18                                                               r  c4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[5]
                            (input port)
  Destination:            overflow
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.316ns (63.525%)  route 0.755ns (36.475%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  x[5] (IN)
                         net (fo=0)                   0.000     0.000    x[5]
    N17                  IBUF (Prop_ibuf_I_O)         0.152     0.152 r  x_IBUF[5]_inst/O
                         net (fo=3, routed)           0.401     0.553    x_IBUF[5]
    SLICE_X0Y22          LUT6 (Prop_lut6_I5_O)        0.045     0.598 r  overflow_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.354     0.952    overflow_OBUF
    W18                  OBUF (Prop_obuf_I_O)         1.119     2.071 r  overflow_OBUF_inst/O
                         net (fo=0)                   0.000     2.071    overflow
    W18                                                               r  overflow (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[4]
                            (input port)
  Destination:            c6
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.074ns  (logic 1.317ns (63.526%)  route 0.756ns (36.474%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  x[4] (IN)
                         net (fo=0)                   0.000     0.000    x[4]
    P17                  IBUF (Prop_ibuf_I_O)         0.156     0.156 r  x_IBUF[4]_inst/O
                         net (fo=5, routed)           0.379     0.535    x_IBUF[4]
    SLICE_X0Y22          LUT6 (Prop_lut6_I4_O)        0.045     0.580 r  c_out_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.378     0.957    c6_OBUF
    W19                  OBUF (Prop_obuf_I_O)         1.116     2.074 r  c6_OBUF_inst/O
                         net (fo=0)                   0.000     2.074    c6
    W19                                                               r  c6 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[1]
                            (input port)
  Destination:            sum[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.170ns  (logic 1.321ns (60.865%)  route 0.849ns (39.135%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  x[1] (IN)
                         net (fo=0)                   0.000     0.000    x[1]
    U19                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  x_IBUF[1]_inst/O
                         net (fo=2, routed)           0.336     0.496    x_IBUF[1]
    SLICE_X0Y20          LUT5 (Prop_lut5_I0_O)        0.045     0.541 r  sum_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.514     1.055    sum_OBUF[1]
    W15                  OBUF (Prop_obuf_I_O)         1.116     2.170 r  sum_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.170    sum[1]
    W15                                                               r  sum[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[5]
                            (input port)
  Destination:            sum[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.213ns  (logic 1.315ns (59.401%)  route 0.898ns (40.599%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  x[5] (IN)
                         net (fo=0)                   0.000     0.000    x[5]
    N17                  IBUF (Prop_ibuf_I_O)         0.152     0.152 r  x_IBUF[5]_inst/O
                         net (fo=3, routed)           0.397     0.549    x_IBUF[5]
    SLICE_X0Y22          LUT6 (Prop_lut6_I0_O)        0.045     0.594 r  sum_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.501     1.095    sum_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.118     2.213 r  sum_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.213    sum[5]
    V17                                                               r  sum[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[2]
                            (input port)
  Destination:            c3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.223ns  (logic 1.381ns (62.145%)  route 0.841ns (37.855%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  x[2] (IN)
                         net (fo=0)                   0.000     0.000    x[2]
    R18                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  x_IBUF[2]_inst/O
                         net (fo=4, routed)           0.432     0.592    x_IBUF[2]
    SLICE_X0Y21          LUT4 (Prop_lut4_I0_O)        0.042     0.634 r  c3_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.409     1.043    c3_OBUF
    U17                  OBUF (Prop_obuf_I_O)         1.179     2.223 r  c3_OBUF_inst/O
                         net (fo=0)                   0.000     2.223    c3
    U17                                                               r  c3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[1]
                            (input port)
  Destination:            c2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.223ns  (logic 1.383ns (62.210%)  route 0.840ns (37.790%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  x[1] (IN)
                         net (fo=0)                   0.000     0.000    x[1]
    U19                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  x_IBUF[1]_inst/O
                         net (fo=2, routed)           0.336     0.496    x_IBUF[1]
    SLICE_X0Y20          LUT5 (Prop_lut5_I0_O)        0.049     0.545 r  c2_OBUF_inst_i_1/O
                         net (fo=5, routed)           0.504     1.049    c2_OBUF
    U18                  OBUF (Prop_obuf_I_O)         1.173     2.223 r  c2_OBUF_inst/O
                         net (fo=0)                   0.000     2.223    c2
    U18                                                               r  c2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel
                            (input port)
  Destination:            c5
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.267ns  (logic 1.323ns (58.345%)  route 0.944ns (41.655%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N19                                               0.000     0.000 r  sel (IN)
                         net (fo=0)                   0.000     0.000    sel
    N19                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  sel_IBUF_inst/O
                         net (fo=12, routed)          0.577     0.739    sel_IBUF
    SLICE_X0Y22          LUT4 (Prop_lut4_I3_O)        0.045     0.784 r  c5_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.367     1.151    c5_OBUF
    T17                  OBUF (Prop_obuf_I_O)         1.116     2.267 r  c5_OBUF_inst/O
                         net (fo=0)                   0.000     2.267    c5
    T17                                                               r  c5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[2]
                            (input port)
  Destination:            sum[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.275ns  (logic 1.336ns (58.713%)  route 0.939ns (41.287%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  x[2] (IN)
                         net (fo=0)                   0.000     0.000    x[2]
    R18                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  x_IBUF[2]_inst/O
                         net (fo=4, routed)           0.432     0.592    x_IBUF[2]
    SLICE_X0Y21          LUT4 (Prop_lut4_I0_O)        0.045     0.637 r  sum_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.507     1.144    sum_OBUF[2]
    V15                  OBUF (Prop_obuf_I_O)         1.131     2.275 r  sum_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.275    sum[2]
    V15                                                               r  sum[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[3]
                            (input port)
  Destination:            sum[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.277ns  (logic 1.332ns (58.481%)  route 0.945ns (41.519%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  x[3] (IN)
                         net (fo=0)                   0.000     0.000    x[3]
    P18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 r  x_IBUF[3]_inst/O
                         net (fo=2, routed)           0.439     0.613    x_IBUF[3]
    SLICE_X0Y21          LUT6 (Prop_lut6_I0_O)        0.045     0.658 r  sum_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.506     1.164    sum_OBUF[3]
    W17                  OBUF (Prop_obuf_I_O)         1.113     2.277 r  sum_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.277    sum[3]
    W17                                                               r  sum[3] (OUT)
  -------------------------------------------------------------------    -------------------





