TimeQuest Timing Analyzer report for PU3
Fri Jun 09 21:31:36 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Clocks
  4. Slow Model Fmax Summary
  5. Slow Model Setup Summary
  6. Slow Model Hold Summary
  7. Slow Model Recovery Summary
  8. Slow Model Removal Summary
  9. Slow Model Minimum Pulse Width Summary
 10. Slow Model Setup: 'CLK_1K'
 11. Slow Model Hold: 'CLK_1K'
 12. Slow Model Minimum Pulse Width: 'CLK_1K'
 13. Setup Times
 14. Hold Times
 15. Clock to Output Times
 16. Minimum Clock to Output Times
 17. Propagation Delay
 18. Minimum Propagation Delay
 19. Fast Model Setup Summary
 20. Fast Model Hold Summary
 21. Fast Model Recovery Summary
 22. Fast Model Removal Summary
 23. Fast Model Minimum Pulse Width Summary
 24. Fast Model Setup: 'CLK_1K'
 25. Fast Model Hold: 'CLK_1K'
 26. Fast Model Minimum Pulse Width: 'CLK_1K'
 27. Setup Times
 28. Hold Times
 29. Clock to Output Times
 30. Minimum Clock to Output Times
 31. Propagation Delay
 32. Minimum Propagation Delay
 33. Multicorner Timing Analysis Summary
 34. Setup Times
 35. Hold Times
 36. Clock to Output Times
 37. Minimum Clock to Output Times
 38. Progagation Delay
 39. Minimum Progagation Delay
 40. Setup Transfers
 41. Hold Transfers
 42. Report TCCS
 43. Report RSKM
 44. Unconstrained Paths
 45. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; PU3                                                                ;
; Device Family      ; Cyclone II                                                         ;
; Device Name        ; EP2C35F672C6                                                       ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Unavailable                                                        ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                             ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets    ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+
; CLK_1K     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK_1K } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 207.21 MHz ; 207.21 MHz      ; CLK_1K     ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------+
; Slow Model Setup Summary        ;
+--------+--------+---------------+
; Clock  ; Slack  ; End Point TNS ;
+--------+--------+---------------+
; CLK_1K ; -3.826 ; -64.899       ;
+--------+--------+---------------+


+--------------------------------+
; Slow Model Hold Summary        ;
+--------+-------+---------------+
; Clock  ; Slack ; End Point TNS ;
+--------+-------+---------------+
; CLK_1K ; 0.804 ; 0.000         ;
+--------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+--------+--------+----------------------+
; Clock  ; Slack  ; End Point TNS        ;
+--------+--------+----------------------+
; CLK_1K ; -1.380 ; -20.380              ;
+--------+--------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLK_1K'                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                               ; To Node                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.826 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[0]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[0]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.862      ;
; -3.826 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[0]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[1]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.862      ;
; -3.826 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[0]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[2]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.862      ;
; -3.826 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[0]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[3]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.862      ;
; -3.826 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[0]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[4]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.862      ;
; -3.826 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[0]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[6]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.862      ;
; -3.826 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[0]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[8]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.862      ;
; -3.826 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[0]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[7]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.862      ;
; -3.826 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[0]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[5]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.862      ;
; -3.689 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[1]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[0]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.725      ;
; -3.689 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[1]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[1]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.725      ;
; -3.689 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[1]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[2]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.725      ;
; -3.689 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[1]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[3]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.725      ;
; -3.689 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[1]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[4]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.725      ;
; -3.689 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[1]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[6]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.725      ;
; -3.689 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[1]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[8]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.725      ;
; -3.689 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[1]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[7]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.725      ;
; -3.689 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[1]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[5]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.725      ;
; -3.575 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[2]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[0]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.611      ;
; -3.575 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[2]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[1]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.611      ;
; -3.575 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[2]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[2]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.611      ;
; -3.575 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[2]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[3]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.611      ;
; -3.575 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[2]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[4]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.611      ;
; -3.575 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[2]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[6]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.611      ;
; -3.575 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[2]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[8]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.611      ;
; -3.575 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[2]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[7]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.611      ;
; -3.575 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[2]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[5]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.611      ;
; -3.548 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[3]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[0]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.584      ;
; -3.548 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[3]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[1]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.584      ;
; -3.548 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[3]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[2]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.584      ;
; -3.548 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[3]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[3]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.584      ;
; -3.548 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[3]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[4]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.584      ;
; -3.548 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[3]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[6]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.584      ;
; -3.548 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[3]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[8]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.584      ;
; -3.548 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[3]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[7]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.584      ;
; -3.548 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[3]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[5]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.584      ;
; -3.431 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[4]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[0]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.467      ;
; -3.431 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[4]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[1]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.467      ;
; -3.431 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[4]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[2]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.467      ;
; -3.431 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[4]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[3]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.467      ;
; -3.431 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[4]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[4]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.467      ;
; -3.431 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[4]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[6]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.467      ;
; -3.431 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[4]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[8]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.467      ;
; -3.431 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[4]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[7]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.467      ;
; -3.431 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[4]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[5]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.467      ;
; -3.423 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[17] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[0]  ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.020     ; 4.439      ;
; -3.423 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[17] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[1]  ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.020     ; 4.439      ;
; -3.423 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[17] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[2]  ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.020     ; 4.439      ;
; -3.423 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[17] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[3]  ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.020     ; 4.439      ;
; -3.423 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[17] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[4]  ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.020     ; 4.439      ;
; -3.423 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[17] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[6]  ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.020     ; 4.439      ;
; -3.423 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[17] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[8]  ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.020     ; 4.439      ;
; -3.423 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[17] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[7]  ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.020     ; 4.439      ;
; -3.423 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[17] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[5]  ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.020     ; 4.439      ;
; -3.400 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[5]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[0]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.436      ;
; -3.400 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[5]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[1]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.436      ;
; -3.400 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[5]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[2]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.436      ;
; -3.400 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[5]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[3]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.436      ;
; -3.400 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[5]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[4]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.436      ;
; -3.400 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[5]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[6]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.436      ;
; -3.400 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[5]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[8]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.436      ;
; -3.400 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[5]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[7]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.436      ;
; -3.400 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[5]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[5]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.436      ;
; -3.396 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[16] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[0]  ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.020     ; 4.412      ;
; -3.396 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[16] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[1]  ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.020     ; 4.412      ;
; -3.396 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[16] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[2]  ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.020     ; 4.412      ;
; -3.396 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[16] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[3]  ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.020     ; 4.412      ;
; -3.396 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[16] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[4]  ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.020     ; 4.412      ;
; -3.396 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[16] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[6]  ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.020     ; 4.412      ;
; -3.396 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[16] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[8]  ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.020     ; 4.412      ;
; -3.396 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[16] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[7]  ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.020     ; 4.412      ;
; -3.396 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[16] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[5]  ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.020     ; 4.412      ;
; -3.385 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[0]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[9]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.020      ; 4.441      ;
; -3.385 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[0]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[10] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.020      ; 4.441      ;
; -3.385 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[0]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[11] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.020      ; 4.441      ;
; -3.385 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[0]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[12] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.020      ; 4.441      ;
; -3.385 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[0]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[13] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.020      ; 4.441      ;
; -3.385 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[0]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[14] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.020      ; 4.441      ;
; -3.385 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[0]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[15] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.020      ; 4.441      ;
; -3.385 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[0]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[16] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.020      ; 4.441      ;
; -3.385 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[0]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[17] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.020      ; 4.441      ;
; -3.372 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[8]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[0]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.408      ;
; -3.372 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[8]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[1]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.408      ;
; -3.372 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[8]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[2]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.408      ;
; -3.372 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[8]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[3]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.408      ;
; -3.372 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[8]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[4]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.408      ;
; -3.372 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[8]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[6]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.408      ;
; -3.372 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[8]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[8]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.408      ;
; -3.372 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[8]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[7]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.408      ;
; -3.372 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[8]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[5]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.408      ;
; -3.287 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[6]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[0]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.323      ;
; -3.287 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[6]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[1]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.323      ;
; -3.287 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[6]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[2]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.323      ;
; -3.287 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[6]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[3]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.323      ;
; -3.287 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[6]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[4]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.323      ;
; -3.287 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[6]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[6]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.323      ;
; -3.287 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[6]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[8]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.323      ;
; -3.287 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[6]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[7]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.323      ;
; -3.287 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[6]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[5]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.323      ;
; -3.248 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[1]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[9]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.020      ; 4.304      ;
+--------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLK_1K'                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                               ; To Node                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.804 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[9]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[9]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.070      ;
; 0.806 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[8]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[8]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[7]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[7]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.072      ;
; 0.811 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[10] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[10] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.077      ;
; 0.814 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[6]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[6]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.080      ;
; 0.816 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[4]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[4]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.082      ;
; 0.817 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[11] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[11] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.083      ;
; 0.817 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[13] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[13] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.083      ;
; 0.818 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[2]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[2]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.084      ;
; 0.822 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[16] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[16] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.088      ;
; 0.835 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[0]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[0]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.101      ;
; 0.842 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[14] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[14] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.108      ;
; 0.843 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[15] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[15] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.109      ;
; 0.845 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[12] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[12] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.111      ;
; 0.853 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[5]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[5]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.119      ;
; 0.858 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[1]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[1]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.124      ;
; 0.859 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[3]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[3]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.125      ;
; 0.993 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[17] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[17] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.259      ;
; 1.187 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[9]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[10] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.453      ;
; 1.189 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[7]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[8]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.455      ;
; 1.194 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[10] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[11] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.460      ;
; 1.197 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[6]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[7]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.463      ;
; 1.199 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[4]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[5]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.465      ;
; 1.200 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[13] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[14] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.466      ;
; 1.200 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[11] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[12] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.466      ;
; 1.201 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[2]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[3]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.467      ;
; 1.228 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[14] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[15] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.494      ;
; 1.229 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[15] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[16] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.495      ;
; 1.231 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[12] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[13] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.497      ;
; 1.239 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[5]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[6]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.505      ;
; 1.244 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[1]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[2]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.510      ;
; 1.245 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[3]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[4]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.511      ;
; 1.258 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[9]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[11] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.524      ;
; 1.261 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[8]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[9]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.020      ; 1.547      ;
; 1.265 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[10] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[12] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.531      ;
; 1.268 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[6]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[8]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.534      ;
; 1.270 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[4]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[6]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.536      ;
; 1.271 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[13] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[15] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.537      ;
; 1.271 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[11] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[13] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.537      ;
; 1.272 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[2]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[4]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.538      ;
; 1.297 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[16] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[17] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.563      ;
; 1.299 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[14] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[16] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.565      ;
; 1.302 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[12] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[14] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.568      ;
; 1.310 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[0]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[1]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.576      ;
; 1.310 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[5]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[7]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.576      ;
; 1.315 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[1]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[3]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.581      ;
; 1.315 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[7]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[9]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.020      ; 1.601      ;
; 1.316 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[3]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[5]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.582      ;
; 1.329 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[9]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[12] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.595      ;
; 1.332 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[8]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[10] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.020      ; 1.618      ;
; 1.336 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[10] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[13] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.602      ;
; 1.341 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[4]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[7]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.607      ;
; 1.342 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[13] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[16] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.608      ;
; 1.342 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[11] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[14] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.608      ;
; 1.343 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[2]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[5]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.609      ;
; 1.373 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[12] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[15] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.639      ;
; 1.381 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[0]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[2]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.647      ;
; 1.381 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[5]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[8]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.647      ;
; 1.386 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[1]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[4]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.652      ;
; 1.386 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[7]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[10] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.020      ; 1.672      ;
; 1.387 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[3]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[6]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.653      ;
; 1.388 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[15] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[17] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.654      ;
; 1.394 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[6]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[9]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.020      ; 1.680      ;
; 1.400 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[9]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[13] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.666      ;
; 1.403 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[8]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[11] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.020      ; 1.689      ;
; 1.407 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[10] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[14] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.673      ;
; 1.412 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[4]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[8]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.678      ;
; 1.413 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[11] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[15] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.679      ;
; 1.414 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[2]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[6]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.680      ;
; 1.444 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[12] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[16] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.710      ;
; 1.452 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[0]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[3]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.718      ;
; 1.457 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[1]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[5]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.723      ;
; 1.457 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[7]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[11] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.020      ; 1.743      ;
; 1.458 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[3]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[7]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.724      ;
; 1.458 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[14] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[17] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.724      ;
; 1.465 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[6]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[10] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.020      ; 1.751      ;
; 1.471 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[9]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[14] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.737      ;
; 1.474 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[8]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[12] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.020      ; 1.760      ;
; 1.478 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[10] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[15] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.744      ;
; 1.484 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[11] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[16] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.750      ;
; 1.485 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[2]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[7]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.751      ;
; 1.501 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[13] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[17] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.767      ;
; 1.507 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[5]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[9]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.020      ; 1.793      ;
; 1.523 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[0]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[4]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.789      ;
; 1.528 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[1]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[6]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.794      ;
; 1.528 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[7]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[12] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.020      ; 1.814      ;
; 1.529 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[3]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[8]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.795      ;
; 1.536 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[6]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[11] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.020      ; 1.822      ;
; 1.538 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[4]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[9]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.020      ; 1.824      ;
; 1.542 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[9]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[15] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.808      ;
; 1.545 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[8]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[13] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.020      ; 1.831      ;
; 1.549 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[10] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[16] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.815      ;
; 1.556 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[2]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[8]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.822      ;
; 1.578 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[5]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[10] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.020      ; 1.864      ;
; 1.594 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[0]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[5]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.860      ;
; 1.599 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[1]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[7]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.865      ;
; 1.599 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[7]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[13] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.020      ; 1.885      ;
; 1.603 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[12] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[17] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.869      ;
; 1.607 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[6]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[12] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.020      ; 1.893      ;
; 1.609 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[4]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[10] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.020      ; 1.895      ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLK_1K'                                                                                                                                  ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                  ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLK_1K ; Rise       ; CLK_1K                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst11                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst11                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[16] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[16] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[17] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[17] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[9]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; CLK_1K|combout                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; CLK_1K|combout                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst11|clk                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst11|clk                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst20|combout                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst20|combout                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst20|datac                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst20|datac                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[10]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[10]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[11]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[11]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[12]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[12]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[13]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[13]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[14]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[14]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[15]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[15]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[16]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[16]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[17]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[17]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[8]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[8]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[9]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[9]|clk                     ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; IN_BOTAO  ; CLK_1K     ; 4.451 ; 4.451 ; Rise       ; CLK_1K          ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; IN_BOTAO  ; CLK_1K     ; -4.221 ; -4.221 ; Rise       ; CLK_1K          ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Clock to Output Times                                                         ;
+-------------------+------------+-------+-------+------------+-----------------+
; Data Port         ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------------+------------+-------+-------+------------+-----------------+
; CT_EN             ; CLK_1K     ; 8.857 ; 8.857 ; Rise       ; CLK_1K          ;
; FF_CLK            ; CLK_1K     ; 9.304 ; 9.304 ; Rise       ; CLK_1K          ;
; OUT_COMP          ; CLK_1K     ; 8.708 ; 8.708 ; Rise       ; CLK_1K          ;
; SYS_EN            ; CLK_1K     ; 6.870 ; 6.870 ; Rise       ; CLK_1K          ;
; TEMPO_EM_SEG[*]   ; CLK_1K     ; 6.564 ; 6.564 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[0]  ; CLK_1K     ; 6.116 ; 6.116 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[1]  ; CLK_1K     ; 6.262 ; 6.262 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[2]  ; CLK_1K     ; 6.277 ; 6.277 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[3]  ; CLK_1K     ; 6.265 ; 6.265 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[4]  ; CLK_1K     ; 6.287 ; 6.287 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[5]  ; CLK_1K     ; 6.207 ; 6.207 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[6]  ; CLK_1K     ; 5.824 ; 5.824 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[7]  ; CLK_1K     ; 6.049 ; 6.049 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[8]  ; CLK_1K     ; 5.826 ; 5.826 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[9]  ; CLK_1K     ; 6.339 ; 6.339 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[10] ; CLK_1K     ; 6.094 ; 6.094 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[11] ; CLK_1K     ; 6.322 ; 6.322 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[12] ; CLK_1K     ; 6.078 ; 6.078 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[13] ; CLK_1K     ; 6.564 ; 6.564 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[14] ; CLK_1K     ; 5.855 ; 5.855 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[15] ; CLK_1K     ; 6.140 ; 6.140 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[16] ; CLK_1K     ; 6.196 ; 6.196 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[17] ; CLK_1K     ; 6.093 ; 6.093 ; Rise       ; CLK_1K          ;
; FF_CLK            ; CLK_1K     ; 5.745 ; 5.745 ; Fall       ; CLK_1K          ;
+-------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                 ;
+-------------------+------------+-------+-------+------------+-----------------+
; Data Port         ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------------+------------+-------+-------+------------+-----------------+
; CT_EN             ; CLK_1K     ; 7.021 ; 7.021 ; Rise       ; CLK_1K          ;
; FF_CLK            ; CLK_1K     ; 5.745 ; 5.745 ; Rise       ; CLK_1K          ;
; OUT_COMP          ; CLK_1K     ; 7.395 ; 7.395 ; Rise       ; CLK_1K          ;
; SYS_EN            ; CLK_1K     ; 6.870 ; 6.870 ; Rise       ; CLK_1K          ;
; TEMPO_EM_SEG[*]   ; CLK_1K     ; 5.824 ; 5.824 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[0]  ; CLK_1K     ; 6.116 ; 6.116 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[1]  ; CLK_1K     ; 6.262 ; 6.262 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[2]  ; CLK_1K     ; 6.277 ; 6.277 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[3]  ; CLK_1K     ; 6.265 ; 6.265 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[4]  ; CLK_1K     ; 6.287 ; 6.287 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[5]  ; CLK_1K     ; 6.207 ; 6.207 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[6]  ; CLK_1K     ; 5.824 ; 5.824 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[7]  ; CLK_1K     ; 6.049 ; 6.049 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[8]  ; CLK_1K     ; 5.826 ; 5.826 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[9]  ; CLK_1K     ; 6.339 ; 6.339 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[10] ; CLK_1K     ; 6.094 ; 6.094 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[11] ; CLK_1K     ; 6.322 ; 6.322 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[12] ; CLK_1K     ; 6.078 ; 6.078 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[13] ; CLK_1K     ; 6.564 ; 6.564 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[14] ; CLK_1K     ; 5.855 ; 5.855 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[15] ; CLK_1K     ; 6.140 ; 6.140 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[16] ; CLK_1K     ; 6.196 ; 6.196 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[17] ; CLK_1K     ; 6.093 ; 6.093 ; Rise       ; CLK_1K          ;
; FF_CLK            ; CLK_1K     ; 5.745 ; 5.745 ; Fall       ; CLK_1K          ;
+-------------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+------------+-------------+----+--------+--------+----+
; Input Port ; Output Port ; RR ; RF     ; FR     ; FF ;
+------------+-------------+----+--------+--------+----+
; IN_BOTAO   ; FF_CLK      ;    ; 11.074 ; 11.074 ;    ;
+------------+-------------+----+--------+--------+----+


+------------------------------------------------------+
; Minimum Propagation Delay                            ;
+------------+-------------+----+--------+--------+----+
; Input Port ; Output Port ; RR ; RF     ; FR     ; FF ;
+------------+-------------+----+--------+--------+----+
; IN_BOTAO   ; FF_CLK      ;    ; 11.074 ; 11.074 ;    ;
+------------+-------------+----+--------+--------+----+


+---------------------------------+
; Fast Model Setup Summary        ;
+--------+--------+---------------+
; Clock  ; Slack  ; End Point TNS ;
+--------+--------+---------------+
; CLK_1K ; -1.273 ; -21.123       ;
+--------+--------+---------------+


+--------------------------------+
; Fast Model Hold Summary        ;
+--------+-------+---------------+
; Clock  ; Slack ; End Point TNS ;
+--------+-------+---------------+
; CLK_1K ; 0.359 ; 0.000         ;
+--------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+--------+--------+----------------------+
; Clock  ; Slack  ; End Point TNS        ;
+--------+--------+----------------------+
; CLK_1K ; -1.380 ; -20.380              ;
+--------+--------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLK_1K'                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                               ; To Node                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.273 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[0]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[0]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.305      ;
; -1.273 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[0]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[1]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.305      ;
; -1.273 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[0]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[2]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.305      ;
; -1.273 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[0]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[3]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.305      ;
; -1.273 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[0]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[4]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.305      ;
; -1.273 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[0]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[6]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.305      ;
; -1.273 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[0]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[8]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.305      ;
; -1.273 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[0]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[7]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.305      ;
; -1.273 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[0]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[5]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.305      ;
; -1.188 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[1]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[0]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.220      ;
; -1.188 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[1]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[1]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.220      ;
; -1.188 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[1]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[2]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.220      ;
; -1.188 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[1]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[3]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.220      ;
; -1.188 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[1]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[4]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.220      ;
; -1.188 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[1]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[6]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.220      ;
; -1.188 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[1]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[8]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.220      ;
; -1.188 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[1]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[7]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.220      ;
; -1.188 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[1]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[5]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.220      ;
; -1.136 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[2]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[0]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.168      ;
; -1.136 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[2]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[1]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.168      ;
; -1.136 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[2]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[2]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.168      ;
; -1.136 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[2]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[3]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.168      ;
; -1.136 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[2]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[4]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.168      ;
; -1.136 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[2]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[6]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.168      ;
; -1.136 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[2]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[8]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.168      ;
; -1.136 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[2]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[7]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.168      ;
; -1.136 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[2]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[5]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.168      ;
; -1.120 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[3]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[0]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.152      ;
; -1.120 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[3]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[1]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.152      ;
; -1.120 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[3]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[2]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.152      ;
; -1.120 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[3]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[3]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.152      ;
; -1.120 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[3]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[4]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.152      ;
; -1.120 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[3]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[6]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.152      ;
; -1.120 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[3]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[8]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.152      ;
; -1.120 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[3]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[7]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.152      ;
; -1.120 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[3]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[5]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.152      ;
; -1.074 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[0]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[9]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.016      ; 2.122      ;
; -1.074 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[0]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[10] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.016      ; 2.122      ;
; -1.074 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[0]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[11] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.016      ; 2.122      ;
; -1.074 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[0]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[12] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.016      ; 2.122      ;
; -1.074 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[0]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[13] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.016      ; 2.122      ;
; -1.074 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[0]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[14] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.016      ; 2.122      ;
; -1.074 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[0]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[15] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.016      ; 2.122      ;
; -1.074 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[0]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[16] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.016      ; 2.122      ;
; -1.074 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[0]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[17] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.016      ; 2.122      ;
; -1.065 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[4]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[0]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.097      ;
; -1.065 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[4]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[1]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.097      ;
; -1.065 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[4]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[2]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.097      ;
; -1.065 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[4]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[3]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.097      ;
; -1.065 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[4]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[4]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.097      ;
; -1.065 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[4]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[6]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.097      ;
; -1.065 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[4]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[8]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.097      ;
; -1.065 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[4]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[7]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.097      ;
; -1.065 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[4]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[5]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.097      ;
; -1.046 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[5]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[0]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.078      ;
; -1.046 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[5]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[1]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.078      ;
; -1.046 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[5]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[2]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.078      ;
; -1.046 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[5]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[3]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.078      ;
; -1.046 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[5]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[4]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.078      ;
; -1.046 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[5]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[6]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.078      ;
; -1.046 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[5]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[8]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.078      ;
; -1.046 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[5]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[7]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.078      ;
; -1.046 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[5]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[5]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.078      ;
; -1.018 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[8]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[0]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.050      ;
; -1.018 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[8]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[1]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.050      ;
; -1.018 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[8]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[2]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.050      ;
; -1.018 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[8]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[3]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.050      ;
; -1.018 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[8]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[4]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.050      ;
; -1.018 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[8]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[6]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.050      ;
; -1.018 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[8]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[8]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.050      ;
; -1.018 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[8]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[7]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.050      ;
; -1.018 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[8]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[5]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.050      ;
; -0.993 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[6]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[0]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.025      ;
; -0.993 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[6]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[1]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.025      ;
; -0.993 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[6]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[2]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.025      ;
; -0.993 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[6]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[3]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.025      ;
; -0.993 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[6]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[4]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.025      ;
; -0.993 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[6]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[6]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.025      ;
; -0.993 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[6]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[8]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.025      ;
; -0.993 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[6]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[7]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.025      ;
; -0.993 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[6]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[5]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.025      ;
; -0.992 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[17] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[0]  ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.016     ; 2.008      ;
; -0.992 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[17] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[1]  ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.016     ; 2.008      ;
; -0.992 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[17] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[2]  ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.016     ; 2.008      ;
; -0.992 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[17] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[3]  ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.016     ; 2.008      ;
; -0.992 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[17] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[4]  ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.016     ; 2.008      ;
; -0.992 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[17] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[6]  ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.016     ; 2.008      ;
; -0.992 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[17] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[8]  ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.016     ; 2.008      ;
; -0.992 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[17] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[7]  ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.016     ; 2.008      ;
; -0.992 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[17] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[5]  ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.016     ; 2.008      ;
; -0.989 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[1]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[9]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.016      ; 2.037      ;
; -0.989 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[1]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[10] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.016      ; 2.037      ;
; -0.989 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[1]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[11] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.016      ; 2.037      ;
; -0.989 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[1]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[12] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.016      ; 2.037      ;
; -0.989 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[1]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[13] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.016      ; 2.037      ;
; -0.989 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[1]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[14] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.016      ; 2.037      ;
; -0.989 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[1]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[15] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.016      ; 2.037      ;
; -0.989 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[1]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[16] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.016      ; 2.037      ;
; -0.989 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[1]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[17] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.016      ; 2.037      ;
; -0.982 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[16] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[0]  ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.016     ; 1.998      ;
+--------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLK_1K'                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                               ; To Node                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.359 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[9]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[9]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.511      ;
; 0.361 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[8]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[8]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[7]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[7]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.513      ;
; 0.363 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[10] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[10] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[6]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[6]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.516      ;
; 0.366 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[4]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[4]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[2]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[2]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[11] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[11] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[13] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[13] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.519      ;
; 0.369 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[16] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[16] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.521      ;
; 0.374 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[14] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[14] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[15] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[15] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.526      ;
; 0.375 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[12] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[12] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.527      ;
; 0.379 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[0]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[0]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.531      ;
; 0.380 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[5]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[5]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.532      ;
; 0.382 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[1]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[1]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.534      ;
; 0.384 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[3]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[3]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.536      ;
; 0.445 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[17] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[17] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.597      ;
; 0.497 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[9]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[10] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.649      ;
; 0.499 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[7]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[8]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.651      ;
; 0.501 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[10] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[11] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.653      ;
; 0.502 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[6]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[7]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.654      ;
; 0.504 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[4]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[5]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.656      ;
; 0.505 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[13] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[14] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.657      ;
; 0.505 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[11] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[12] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.657      ;
; 0.505 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[2]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[3]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.657      ;
; 0.514 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[15] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[16] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.666      ;
; 0.514 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[14] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[15] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.666      ;
; 0.515 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[12] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[13] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.667      ;
; 0.520 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[5]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[6]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.672      ;
; 0.522 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[1]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[2]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.674      ;
; 0.524 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[3]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[4]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.676      ;
; 0.530 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[8]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[9]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.016      ; 0.698      ;
; 0.532 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[9]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[11] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.684      ;
; 0.536 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[10] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[12] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.688      ;
; 0.537 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[6]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[8]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.689      ;
; 0.539 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[4]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[6]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.691      ;
; 0.540 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[13] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[15] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.692      ;
; 0.540 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[11] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[13] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.692      ;
; 0.540 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[2]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[4]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.692      ;
; 0.549 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[14] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[16] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.701      ;
; 0.550 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[12] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[14] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.702      ;
; 0.555 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[5]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[7]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.707      ;
; 0.557 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[1]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[3]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.709      ;
; 0.559 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[3]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[5]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.711      ;
; 0.562 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[16] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[17] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.714      ;
; 0.565 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[8]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[10] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.016      ; 0.733      ;
; 0.567 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[9]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[12] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.719      ;
; 0.570 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[7]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[9]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.016      ; 0.738      ;
; 0.571 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[10] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[13] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.723      ;
; 0.572 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[0]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[1]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.724      ;
; 0.574 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[4]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[7]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.726      ;
; 0.575 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[13] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[16] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.727      ;
; 0.575 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[11] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[14] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.727      ;
; 0.575 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[2]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[5]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.727      ;
; 0.585 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[12] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[15] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.737      ;
; 0.590 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[5]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[8]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.742      ;
; 0.592 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[1]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[4]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.744      ;
; 0.594 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[3]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[6]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.746      ;
; 0.600 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[8]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[11] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.016      ; 0.768      ;
; 0.602 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[9]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[13] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.754      ;
; 0.605 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[7]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[10] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.016      ; 0.773      ;
; 0.606 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[10] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[14] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.758      ;
; 0.607 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[0]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[2]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.759      ;
; 0.608 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[15] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[17] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.760      ;
; 0.608 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[6]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[9]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.016      ; 0.776      ;
; 0.609 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[4]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[8]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.761      ;
; 0.610 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[11] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[15] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.762      ;
; 0.610 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[2]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[6]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.762      ;
; 0.620 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[12] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[16] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.772      ;
; 0.627 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[1]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[5]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.779      ;
; 0.629 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[3]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[7]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.781      ;
; 0.635 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[8]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[12] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.016      ; 0.803      ;
; 0.637 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[9]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[14] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.789      ;
; 0.640 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[7]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[11] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.016      ; 0.808      ;
; 0.641 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[10] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[15] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.793      ;
; 0.642 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[0]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[3]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.794      ;
; 0.643 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[6]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[10] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.016      ; 0.811      ;
; 0.643 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[14] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[17] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.795      ;
; 0.645 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[11] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[16] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.797      ;
; 0.645 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[2]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[7]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.797      ;
; 0.661 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[5]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[9]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.016      ; 0.829      ;
; 0.662 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[1]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[6]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.814      ;
; 0.664 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[3]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[8]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.816      ;
; 0.669 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[13] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[17] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.821      ;
; 0.670 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[8]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[13] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.016      ; 0.838      ;
; 0.672 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[9]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[15] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.824      ;
; 0.675 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[7]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[12] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.016      ; 0.843      ;
; 0.676 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[10] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[16] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.828      ;
; 0.677 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[0]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[4]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.829      ;
; 0.678 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[6]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[11] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.016      ; 0.846      ;
; 0.680 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[4]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[9]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.016      ; 0.848      ;
; 0.680 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[2]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[8]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.832      ;
; 0.696 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[5]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[10] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.016      ; 0.864      ;
; 0.697 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[1]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[7]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.849      ;
; 0.705 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[8]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[14] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.016      ; 0.873      ;
; 0.707 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[9]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[16] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.859      ;
; 0.710 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[7]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[13] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.016      ; 0.878      ;
; 0.712 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[0]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[5]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.864      ;
; 0.713 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[6]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[12] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.016      ; 0.881      ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLK_1K'                                                                                                                                  ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                  ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLK_1K ; Rise       ; CLK_1K                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst11                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst11                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[16] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[16] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[17] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[17] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_g5k:auto_generated|safe_q[9]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; CLK_1K|combout                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; CLK_1K|combout                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst11|clk                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst11|clk                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst20|combout                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst20|combout                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst20|datac                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst20|datac                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[10]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[10]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[11]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[11]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[12]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[12]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[13]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[13]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[14]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[14]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[15]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[15]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[16]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[16]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[17]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[17]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[8]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[8]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[9]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[9]|clk                     ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; IN_BOTAO  ; CLK_1K     ; 2.645 ; 2.645 ; Rise       ; CLK_1K          ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; IN_BOTAO  ; CLK_1K     ; -2.525 ; -2.525 ; Rise       ; CLK_1K          ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Clock to Output Times                                                         ;
+-------------------+------------+-------+-------+------------+-----------------+
; Data Port         ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------------+------------+-------+-------+------------+-----------------+
; CT_EN             ; CLK_1K     ; 4.484 ; 4.484 ; Rise       ; CLK_1K          ;
; FF_CLK            ; CLK_1K     ; 4.648 ; 4.648 ; Rise       ; CLK_1K          ;
; OUT_COMP          ; CLK_1K     ; 4.384 ; 4.384 ; Rise       ; CLK_1K          ;
; SYS_EN            ; CLK_1K     ; 3.642 ; 3.642 ; Rise       ; CLK_1K          ;
; TEMPO_EM_SEG[*]   ; CLK_1K     ; 3.491 ; 3.491 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[0]  ; CLK_1K     ; 3.273 ; 3.273 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[1]  ; CLK_1K     ; 3.336 ; 3.336 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[2]  ; CLK_1K     ; 3.349 ; 3.349 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[3]  ; CLK_1K     ; 3.336 ; 3.336 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[4]  ; CLK_1K     ; 3.355 ; 3.355 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[5]  ; CLK_1K     ; 3.340 ; 3.340 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[6]  ; CLK_1K     ; 3.146 ; 3.146 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[7]  ; CLK_1K     ; 3.245 ; 3.245 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[8]  ; CLK_1K     ; 3.144 ; 3.144 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[9]  ; CLK_1K     ; 3.396 ; 3.396 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[10] ; CLK_1K     ; 3.275 ; 3.275 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[11] ; CLK_1K     ; 3.381 ; 3.381 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[12] ; CLK_1K     ; 3.264 ; 3.264 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[13] ; CLK_1K     ; 3.491 ; 3.491 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[14] ; CLK_1K     ; 3.166 ; 3.166 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[15] ; CLK_1K     ; 3.317 ; 3.317 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[16] ; CLK_1K     ; 3.349 ; 3.349 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[17] ; CLK_1K     ; 3.267 ; 3.267 ; Rise       ; CLK_1K          ;
; FF_CLK            ; CLK_1K     ; 2.999 ; 2.999 ; Fall       ; CLK_1K          ;
+-------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                 ;
+-------------------+------------+-------+-------+------------+-----------------+
; Data Port         ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------------+------------+-------+-------+------------+-----------------+
; CT_EN             ; CLK_1K     ; 3.684 ; 3.684 ; Rise       ; CLK_1K          ;
; FF_CLK            ; CLK_1K     ; 2.999 ; 2.999 ; Rise       ; CLK_1K          ;
; OUT_COMP          ; CLK_1K     ; 3.822 ; 3.822 ; Rise       ; CLK_1K          ;
; SYS_EN            ; CLK_1K     ; 3.642 ; 3.642 ; Rise       ; CLK_1K          ;
; TEMPO_EM_SEG[*]   ; CLK_1K     ; 3.144 ; 3.144 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[0]  ; CLK_1K     ; 3.273 ; 3.273 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[1]  ; CLK_1K     ; 3.336 ; 3.336 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[2]  ; CLK_1K     ; 3.349 ; 3.349 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[3]  ; CLK_1K     ; 3.336 ; 3.336 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[4]  ; CLK_1K     ; 3.355 ; 3.355 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[5]  ; CLK_1K     ; 3.340 ; 3.340 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[6]  ; CLK_1K     ; 3.146 ; 3.146 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[7]  ; CLK_1K     ; 3.245 ; 3.245 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[8]  ; CLK_1K     ; 3.144 ; 3.144 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[9]  ; CLK_1K     ; 3.396 ; 3.396 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[10] ; CLK_1K     ; 3.275 ; 3.275 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[11] ; CLK_1K     ; 3.381 ; 3.381 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[12] ; CLK_1K     ; 3.264 ; 3.264 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[13] ; CLK_1K     ; 3.491 ; 3.491 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[14] ; CLK_1K     ; 3.166 ; 3.166 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[15] ; CLK_1K     ; 3.317 ; 3.317 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[16] ; CLK_1K     ; 3.349 ; 3.349 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[17] ; CLK_1K     ; 3.267 ; 3.267 ; Rise       ; CLK_1K          ;
; FF_CLK            ; CLK_1K     ; 2.999 ; 2.999 ; Fall       ; CLK_1K          ;
+-------------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; IN_BOTAO   ; FF_CLK      ;    ; 6.142 ; 6.142 ;    ;
+------------+-------------+----+-------+-------+----+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; IN_BOTAO   ; FF_CLK      ;    ; 6.142 ; 6.142 ;    ;
+------------+-------------+----+-------+-------+----+


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -3.826  ; 0.359 ; N/A      ; N/A     ; -1.380              ;
;  CLK_1K          ; -3.826  ; 0.359 ; N/A      ; N/A     ; -1.380              ;
; Design-wide TNS  ; -64.899 ; 0.0   ; 0.0      ; 0.0     ; -20.38              ;
;  CLK_1K          ; -64.899 ; 0.000 ; N/A      ; N/A     ; -20.380             ;
+------------------+---------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; IN_BOTAO  ; CLK_1K     ; 4.451 ; 4.451 ; Rise       ; CLK_1K          ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; IN_BOTAO  ; CLK_1K     ; -2.525 ; -2.525 ; Rise       ; CLK_1K          ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Clock to Output Times                                                         ;
+-------------------+------------+-------+-------+------------+-----------------+
; Data Port         ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------------+------------+-------+-------+------------+-----------------+
; CT_EN             ; CLK_1K     ; 8.857 ; 8.857 ; Rise       ; CLK_1K          ;
; FF_CLK            ; CLK_1K     ; 9.304 ; 9.304 ; Rise       ; CLK_1K          ;
; OUT_COMP          ; CLK_1K     ; 8.708 ; 8.708 ; Rise       ; CLK_1K          ;
; SYS_EN            ; CLK_1K     ; 6.870 ; 6.870 ; Rise       ; CLK_1K          ;
; TEMPO_EM_SEG[*]   ; CLK_1K     ; 6.564 ; 6.564 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[0]  ; CLK_1K     ; 6.116 ; 6.116 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[1]  ; CLK_1K     ; 6.262 ; 6.262 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[2]  ; CLK_1K     ; 6.277 ; 6.277 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[3]  ; CLK_1K     ; 6.265 ; 6.265 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[4]  ; CLK_1K     ; 6.287 ; 6.287 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[5]  ; CLK_1K     ; 6.207 ; 6.207 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[6]  ; CLK_1K     ; 5.824 ; 5.824 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[7]  ; CLK_1K     ; 6.049 ; 6.049 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[8]  ; CLK_1K     ; 5.826 ; 5.826 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[9]  ; CLK_1K     ; 6.339 ; 6.339 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[10] ; CLK_1K     ; 6.094 ; 6.094 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[11] ; CLK_1K     ; 6.322 ; 6.322 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[12] ; CLK_1K     ; 6.078 ; 6.078 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[13] ; CLK_1K     ; 6.564 ; 6.564 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[14] ; CLK_1K     ; 5.855 ; 5.855 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[15] ; CLK_1K     ; 6.140 ; 6.140 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[16] ; CLK_1K     ; 6.196 ; 6.196 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[17] ; CLK_1K     ; 6.093 ; 6.093 ; Rise       ; CLK_1K          ;
; FF_CLK            ; CLK_1K     ; 5.745 ; 5.745 ; Fall       ; CLK_1K          ;
+-------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                 ;
+-------------------+------------+-------+-------+------------+-----------------+
; Data Port         ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------------+------------+-------+-------+------------+-----------------+
; CT_EN             ; CLK_1K     ; 3.684 ; 3.684 ; Rise       ; CLK_1K          ;
; FF_CLK            ; CLK_1K     ; 2.999 ; 2.999 ; Rise       ; CLK_1K          ;
; OUT_COMP          ; CLK_1K     ; 3.822 ; 3.822 ; Rise       ; CLK_1K          ;
; SYS_EN            ; CLK_1K     ; 3.642 ; 3.642 ; Rise       ; CLK_1K          ;
; TEMPO_EM_SEG[*]   ; CLK_1K     ; 3.144 ; 3.144 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[0]  ; CLK_1K     ; 3.273 ; 3.273 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[1]  ; CLK_1K     ; 3.336 ; 3.336 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[2]  ; CLK_1K     ; 3.349 ; 3.349 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[3]  ; CLK_1K     ; 3.336 ; 3.336 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[4]  ; CLK_1K     ; 3.355 ; 3.355 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[5]  ; CLK_1K     ; 3.340 ; 3.340 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[6]  ; CLK_1K     ; 3.146 ; 3.146 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[7]  ; CLK_1K     ; 3.245 ; 3.245 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[8]  ; CLK_1K     ; 3.144 ; 3.144 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[9]  ; CLK_1K     ; 3.396 ; 3.396 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[10] ; CLK_1K     ; 3.275 ; 3.275 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[11] ; CLK_1K     ; 3.381 ; 3.381 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[12] ; CLK_1K     ; 3.264 ; 3.264 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[13] ; CLK_1K     ; 3.491 ; 3.491 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[14] ; CLK_1K     ; 3.166 ; 3.166 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[15] ; CLK_1K     ; 3.317 ; 3.317 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[16] ; CLK_1K     ; 3.349 ; 3.349 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[17] ; CLK_1K     ; 3.267 ; 3.267 ; Rise       ; CLK_1K          ;
; FF_CLK            ; CLK_1K     ; 2.999 ; 2.999 ; Fall       ; CLK_1K          ;
+-------------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------+
; Progagation Delay                                    ;
+------------+-------------+----+--------+--------+----+
; Input Port ; Output Port ; RR ; RF     ; FR     ; FF ;
+------------+-------------+----+--------+--------+----+
; IN_BOTAO   ; FF_CLK      ;    ; 11.074 ; 11.074 ;    ;
+------------+-------------+----+--------+--------+----+


+----------------------------------------------------+
; Minimum Progagation Delay                          ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; IN_BOTAO   ; FF_CLK      ;    ; 6.142 ; 6.142 ;    ;
+------------+-------------+----+-------+-------+----+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK_1K     ; CLK_1K   ; 1215     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK_1K     ; CLK_1K   ; 1215     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 3     ; 3    ;
; Unconstrained Output Ports      ; 22    ; 22   ;
; Unconstrained Output Port Paths ; 74    ; 74   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Fri Jun 09 21:31:35 2017
Info: Command: quartus_sta PU3 -c PU3
Info: qsta_default_script.tcl version: #1
Info (20029): Only one processor detected - disabling parallel compilation
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'PU3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK_1K CLK_1K
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.826
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.826       -64.899 CLK_1K 
Info (332146): Worst-case hold slack is 0.804
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.804         0.000 CLK_1K 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -20.380 CLK_1K 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.273
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.273       -21.123 CLK_1K 
Info (332146): Worst-case hold slack is 0.359
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.359         0.000 CLK_1K 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -20.380 CLK_1K 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 390 megabytes
    Info: Processing ended: Fri Jun 09 21:31:36 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


