<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AArch64/GISel/AArch64PostLegalizerLowering.cpp File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">12.0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_b69b85499a0be7bec9dbd65569a12909.html">AArch64</a></li><li class="navelem"><a class="el" href="dir_93f1e631d3c6f8dc58629a6a479cd539.html">GISel</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#namespaces">Namespaces</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">AArch64PostLegalizerLowering.cpp File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Post-legalization lowering for instructions.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="AArch64TargetMachine_8h_source.html">AArch64TargetMachine.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64GlobalISelUtils_8h_source.html">AArch64GlobalISelUtils.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64MCTargetDesc_8h_source.html">MCTargetDesc/AArch64MCTargetDesc.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Combiner_8h_source.html">llvm/CodeGen/GlobalISel/Combiner.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="CombinerHelper_8h_source.html">llvm/CodeGen/GlobalISel/CombinerHelper.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="CombinerInfo_8h_source.html">llvm/CodeGen/GlobalISel/CombinerInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MIPatternMatch_8h_source.html">llvm/CodeGen/GlobalISel/MIPatternMatch.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineIRBuilder_8h_source.html">llvm/CodeGen/GlobalISel/MachineIRBuilder.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="llvm_2CodeGen_2GlobalISel_2Utils_8h_source.html">llvm/CodeGen/GlobalISel/Utils.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineFunctionPass_8h_source.html">llvm/CodeGen/MachineFunctionPass.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineInstrBuilder_8h_source.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineRegisterInfo_8h_source.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetOpcodes_8h_source.html">llvm/CodeGen/TargetOpcodes.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetPassConfig_8h_source.html">llvm/CodeGen/TargetPassConfig.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="InitializePasses_8h_source.html">llvm/InitializePasses.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Debug_8h_source.html">llvm/Support/Debug.h</a>&quot;</code><br />
<code>#include &quot;AArch64GenPostLegalizeGILowering.inc&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for AArch64PostLegalizerLowering.cpp:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="AArch64PostLegalizerLowering_8cpp__incl.svg" width="4102" height="1006"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>
</div>
<p><a href="AArch64PostLegalizerLowering_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Represents a pseudo instruction which replaces a G_SHUFFLE_VECTOR.  <a href="structShuffleVectorPseudo.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="namespaces"></a>
Namespaces</h2></td></tr>
<tr class="memitem:namespacellvm"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html">llvm</a></td></tr>
<tr class="memdesc:namespacellvm"><td class="mdescLeft">&#160;</td><td class="mdescRight">This class represents lattice values for constants. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerLowering_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>&#160;&#160;&#160;&quot;aarch64-postlegalizer-<a class="el" href="InstrProfiling_8cpp.html#a2e9a586792e82fb2fa53608f1fec0bd0">lowering</a>&quot;</td></tr>
<tr class="separator:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bba2190ebf3aed8aecc1d018df5c9b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerLowering_8cpp.html#a2bba2190ebf3aed8aecc1d018df5c9b6">AARCH64POSTLEGALIZERLOWERINGHELPER_GENCOMBINERHELPER_DEPS</a></td></tr>
<tr class="separator:a2bba2190ebf3aed8aecc1d018df5c9b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a674c87e054235a566d281c1f3de80de1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerLowering_8cpp.html#a674c87e054235a566d281c1f3de80de1">AARCH64POSTLEGALIZERLOWERINGHELPER_GENCOMBINERHELPER_H</a></td></tr>
<tr class="separator:a674c87e054235a566d281c1f3de80de1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06deb0e95635d415388705418ecc4d8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerLowering_8cpp.html#a06deb0e95635d415388705418ecc4d8e">AARCH64POSTLEGALIZERLOWERINGHELPER_GENCOMBINERHELPER_CPP</a></td></tr>
<tr class="separator:a06deb0e95635d415388705418ecc4d8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ae0608a3448ce9580e9608fe739b01038"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerLowering_8cpp.html#ae0608a3448ce9580e9608fe739b01038">isREVMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; M, <a class="el" href="classunsigned.html">unsigned</a> EltSize, <a class="el" href="classunsigned.html">unsigned</a> NumElts, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="TarWriter_8cpp.html#aac035f4156e2604bfa42ba22c17b83ee">BlockSize</a>)</td></tr>
<tr class="memdesc:ae0608a3448ce9580e9608fe739b01038"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if a vector shuffle corresponds to a REV instruction with the specified blocksize.  <a href="AArch64PostLegalizerLowering_8cpp.html#ae0608a3448ce9580e9608fe739b01038">More...</a><br /></td></tr>
<tr class="separator:ae0608a3448ce9580e9608fe739b01038"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7dd9d6aaccc65666a11d717290db142"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerLowering_8cpp.html#ac7dd9d6aaccc65666a11d717290db142">isTRNMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; M, <a class="el" href="classunsigned.html">unsigned</a> NumElts, <a class="el" href="classunsigned.html">unsigned</a> &amp;WhichResult)</td></tr>
<tr class="memdesc:ac7dd9d6aaccc65666a11d717290db142"><td class="mdescLeft">&#160;</td><td class="mdescRight">Determines if <code>M</code> is a shuffle vector mask for a TRN of <code>NumElts</code>.  <a href="AArch64PostLegalizerLowering_8cpp.html#ac7dd9d6aaccc65666a11d717290db142">More...</a><br /></td></tr>
<tr class="separator:ac7dd9d6aaccc65666a11d717290db142"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7a747b1a5b35b74da11ef4d831132aa"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; std::pair&lt; <a class="el" href="classbool.html">bool</a>, uint64_t &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerLowering_8cpp.html#aa7a747b1a5b35b74da11ef4d831132aa">getExtMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; M, <a class="el" href="classunsigned.html">unsigned</a> NumElts)</td></tr>
<tr class="memdesc:aa7a747b1a5b35b74da11ef4d831132aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if a G_EXT instruction can handle a shuffle mask <code>M</code> when the vector sources of the shuffle are different.  <a href="AArch64PostLegalizerLowering_8cpp.html#aa7a747b1a5b35b74da11ef4d831132aa">More...</a><br /></td></tr>
<tr class="separator:aa7a747b1a5b35b74da11ef4d831132aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf7731ae350945fbd3ef5e614cbef5a9"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerLowering_8cpp.html#acf7731ae350945fbd3ef5e614cbef5a9">isUZPMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; M, <a class="el" href="classunsigned.html">unsigned</a> NumElts, <a class="el" href="classunsigned.html">unsigned</a> &amp;WhichResult)</td></tr>
<tr class="memdesc:acf7731ae350945fbd3ef5e614cbef5a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Determines if <code>M</code> is a shuffle vector mask for a UZP of <code>NumElts</code>.  <a href="AArch64PostLegalizerLowering_8cpp.html#acf7731ae350945fbd3ef5e614cbef5a9">More...</a><br /></td></tr>
<tr class="separator:acf7731ae350945fbd3ef5e614cbef5a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc794c48dab43b6b663bbb9d00c0c86c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerLowering_8cpp.html#abc794c48dab43b6b663bbb9d00c0c86c">isZipMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; M, <a class="el" href="classunsigned.html">unsigned</a> NumElts, <a class="el" href="classunsigned.html">unsigned</a> &amp;WhichResult)</td></tr>
<tr class="separator:abc794c48dab43b6b663bbb9d00c0c86c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd9700a26610b64f4c99a91625fea4b7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerLowering_8cpp.html#abd9700a26610b64f4c99a91625fea4b7">matchREV</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a> &amp;MatchInfo)</td></tr>
<tr class="separator:abd9700a26610b64f4c99a91625fea4b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a478ea65eb8e4ad3aaeb0f198fe40e236"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerLowering_8cpp.html#a478ea65eb8e4ad3aaeb0f198fe40e236">matchTRN</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a> &amp;MatchInfo)</td></tr>
<tr class="separator:a478ea65eb8e4ad3aaeb0f198fe40e236"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a389c68bf80cb275e6a6ea1b7dfda0915"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerLowering_8cpp.html#a389c68bf80cb275e6a6ea1b7dfda0915">matchUZP</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a> &amp;MatchInfo)</td></tr>
<tr class="separator:a389c68bf80cb275e6a6ea1b7dfda0915"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b5f128a82ba926b451c442467400631"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerLowering_8cpp.html#a7b5f128a82ba926b451c442467400631">matchZip</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a> &amp;MatchInfo)</td></tr>
<tr class="separator:a7b5f128a82ba926b451c442467400631"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ad9efac20a39021c3f631dedbdbcd87"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerLowering_8cpp.html#a5ad9efac20a39021c3f631dedbdbcd87">matchDupFromInsertVectorElt</a> (int Lane, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a> &amp;MatchInfo)</td></tr>
<tr class="memdesc:a5ad9efac20a39021c3f631dedbdbcd87"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper function for matchDup.  <a href="AArch64PostLegalizerLowering_8cpp.html#a5ad9efac20a39021c3f631dedbdbcd87">More...</a><br /></td></tr>
<tr class="separator:a5ad9efac20a39021c3f631dedbdbcd87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a02de5ec94987be379e880db7c29913"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerLowering_8cpp.html#a2a02de5ec94987be379e880db7c29913">matchDupFromBuildVector</a> (int Lane, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a> &amp;MatchInfo)</td></tr>
<tr class="memdesc:a2a02de5ec94987be379e880db7c29913"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper function for matchDup.  <a href="AArch64PostLegalizerLowering_8cpp.html#a2a02de5ec94987be379e880db7c29913">More...</a><br /></td></tr>
<tr class="separator:a2a02de5ec94987be379e880db7c29913"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ab2dfd44caad98e080e10ea9caa319a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerLowering_8cpp.html#a5ab2dfd44caad98e080e10ea9caa319a">matchDup</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a> &amp;MatchInfo)</td></tr>
<tr class="separator:a5ab2dfd44caad98e080e10ea9caa319a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7252860eb32b0f821a3f71f54f2cf170"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerLowering_8cpp.html#a7252860eb32b0f821a3f71f54f2cf170">matchEXT</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a> &amp;MatchInfo)</td></tr>
<tr class="separator:a7252860eb32b0f821a3f71f54f2cf170"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6341fc46ec30b1e834c0d590644f6e7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerLowering_8cpp.html#ad6341fc46ec30b1e834c0d590644f6e7">applyShuffleVectorPseudo</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a> &amp;MatchInfo)</td></tr>
<tr class="memdesc:ad6341fc46ec30b1e834c0d590644f6e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Replace a G_SHUFFLE_VECTOR instruction with a pseudo.  <a href="AArch64PostLegalizerLowering_8cpp.html#ad6341fc46ec30b1e834c0d590644f6e7">More...</a><br /></td></tr>
<tr class="separator:ad6341fc46ec30b1e834c0d590644f6e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af28e5fe5afdbb39ffd21746b703b7d61"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerLowering_8cpp.html#af28e5fe5afdbb39ffd21746b703b7d61">applyEXT</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a> &amp;MatchInfo)</td></tr>
<tr class="memdesc:af28e5fe5afdbb39ffd21746b703b7d61"><td class="mdescLeft">&#160;</td><td class="mdescRight">Replace a G_SHUFFLE_VECTOR instruction with G_EXT.  <a href="AArch64PostLegalizerLowering_8cpp.html#af28e5fe5afdbb39ffd21746b703b7d61">More...</a><br /></td></tr>
<tr class="separator:af28e5fe5afdbb39ffd21746b703b7d61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52c0e4df8bf84a861e94ae423c2706db"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerLowering_8cpp.html#a52c0e4df8bf84a861e94ae423c2706db">isVShiftRImm</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1LLT.html">LLT</a> Ty, int64_t &amp;Cnt)</td></tr>
<tr class="memdesc:a52c0e4df8bf84a861e94ae423c2706db"><td class="mdescLeft">&#160;</td><td class="mdescRight">isVShiftRImm - Check if this is a valid vector for the immediate operand of a vector shift right operation.  <a href="AArch64PostLegalizerLowering_8cpp.html#a52c0e4df8bf84a861e94ae423c2706db">More...</a><br /></td></tr>
<tr class="separator:a52c0e4df8bf84a861e94ae423c2706db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e5ef068d1cda9caeae71e964bd05082"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerLowering_8cpp.html#a1e5ef068d1cda9caeae71e964bd05082">matchVAshrLshrImm</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, int64_t &amp;Imm)</td></tr>
<tr class="memdesc:a1e5ef068d1cda9caeae71e964bd05082"><td class="mdescLeft">&#160;</td><td class="mdescRight">Match a vector G_ASHR or G_LSHR with a valid immediate shift.  <a href="AArch64PostLegalizerLowering_8cpp.html#a1e5ef068d1cda9caeae71e964bd05082">More...</a><br /></td></tr>
<tr class="separator:a1e5ef068d1cda9caeae71e964bd05082"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47eec971e964d5999d3083403b0e9d33"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerLowering_8cpp.html#a47eec971e964d5999d3083403b0e9d33">applyVAshrLshrImm</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, int64_t &amp;Imm)</td></tr>
<tr class="separator:a47eec971e964d5999d3083403b0e9d33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac084df57a1934d8fbc2b8b31dd43f4b4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; std::pair&lt; uint64_t, <a class="el" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a> &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerLowering_8cpp.html#ac084df57a1934d8fbc2b8b31dd43f4b4">tryAdjustICmpImmAndPred</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> RHS, <a class="el" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a> <a class="el" href="Mips16ISelLowering_8cpp.html#a2748566f4c443ee77aa831e63dbb5ebe">P</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)</td></tr>
<tr class="memdesc:ac084df57a1934d8fbc2b8b31dd43f4b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Determine if it is possible to modify the <code>RHS</code> and predicate <code>P</code> of a G_ICMP instruction such that the right-hand side is an arithmetic immediate.  <a href="AArch64PostLegalizerLowering_8cpp.html#ac084df57a1934d8fbc2b8b31dd43f4b4">More...</a><br /></td></tr>
<tr class="separator:ac084df57a1934d8fbc2b8b31dd43f4b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad735ef5a758daa4baa0ff66a98ab2e04"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerLowering_8cpp.html#ad735ef5a758daa4baa0ff66a98ab2e04">matchAdjustICmpImmAndPred</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, std::pair&lt; uint64_t, <a class="el" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a> &gt; &amp;MatchInfo)</td></tr>
<tr class="memdesc:ad735ef5a758daa4baa0ff66a98ab2e04"><td class="mdescLeft">&#160;</td><td class="mdescRight">Determine whether or not it is possible to update the RHS and predicate of a G_ICMP instruction such that the RHS will be selected as an arithmetic immediate.  <a href="AArch64PostLegalizerLowering_8cpp.html#ad735ef5a758daa4baa0ff66a98ab2e04">More...</a><br /></td></tr>
<tr class="separator:ad735ef5a758daa4baa0ff66a98ab2e04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4fedf9318d495df50d4816e74164e96"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerLowering_8cpp.html#aa4fedf9318d495df50d4816e74164e96">applyAdjustICmpImmAndPred</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, std::pair&lt; uint64_t, <a class="el" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a> &gt; &amp;MatchInfo, <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIB, <a class="el" href="classllvm_1_1GISelChangeObserver.html">GISelChangeObserver</a> &amp;Observer)</td></tr>
<tr class="separator:aa4fedf9318d495df50d4816e74164e96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a557d10a9abba96ca5d850418a59e7c1e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerLowering_8cpp.html#a557d10a9abba96ca5d850418a59e7c1e">matchDupLane</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, std::pair&lt; <a class="el" href="classunsigned.html">unsigned</a>, int &gt; &amp;MatchInfo)</td></tr>
<tr class="separator:a557d10a9abba96ca5d850418a59e7c1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae1a9fca6f493f19f6a04611ab92ad99"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerLowering_8cpp.html#aae1a9fca6f493f19f6a04611ab92ad99">applyDupLane</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, std::pair&lt; <a class="el" href="classunsigned.html">unsigned</a>, int &gt; &amp;MatchInfo)</td></tr>
<tr class="separator:aae1a9fca6f493f19f6a04611ab92ad99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add6a10c10fdbc00ddb2ae110effc4184"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerLowering_8cpp.html#add6a10c10fdbc00ddb2ae110effc4184">INITIALIZE_PASS_BEGIN</a> (AArch64PostLegalizerLowering, <a class="el" href="LoadStoreVectorizer_8cpp.html#a030569d5a541b6110f2ae1b6a3413a58">DEBUG_TYPE</a>, &quot;Lower AArch64 MachineInstrs after <a class="el" href="MipsPreLegalizerCombiner_8cpp.html#a1a6e7ddc214c43b6ba1d9bfa2e2f3476">legalization</a>&quot;, false, <a class="el" href="VectorCombine_8cpp.html#a5a5a8a9d8745dc5abc3da0fe95f1ead4">false</a>) <a class="el" href="RegBankSelect_8cpp.html#a0eee13989797c0d4612066f84ff7a7b8">INITIALIZE_PASS_END</a>(AArch64PostLegalizerLowering</td></tr>
<tr class="separator:add6a10c10fdbc00ddb2ae110effc4184"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cf2d86ae5ed2a3207d2a752871a3373"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1FunctionPass.html">FunctionPass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a5cf2d86ae5ed2a3207d2a752871a3373">llvm::createAArch64PostLegalizerLowering</a> ()</td></tr>
<tr class="separator:a5cf2d86ae5ed2a3207d2a752871a3373"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a030569d5a541b6110f2ae1b6a3413a58"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerLowering_8cpp.html#a030569d5a541b6110f2ae1b6a3413a58">DEBUG_TYPE</a></td></tr>
<tr class="separator:a030569d5a541b6110f2ae1b6a3413a58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a654dadbb91ca951ac5172c79a97eb84d"><td class="memItemLeft" align="right" valign="top">Lower AArch64 MachineInstrs after&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerLowering_8cpp.html#a654dadbb91ca951ac5172c79a97eb84d">legalization</a></td></tr>
<tr class="separator:a654dadbb91ca951ac5172c79a97eb84d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86f36c0270a06b82c32f1028c82f61a7"><td class="memItemLeft" align="right" valign="top">Lower AArch64 MachineInstrs after&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerLowering_8cpp.html#a86f36c0270a06b82c32f1028c82f61a7">false</a></td></tr>
<tr class="separator:a86f36c0270a06b82c32f1028c82f61a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Post-legalization lowering for instructions. </p>
<p>This is used to offload pattern matching from the selector.</p>
<p>For example, this combiner will notice that a G_SHUFFLE_VECTOR is actually a G_ZIP, G_UZP, etc.</p>
<p>General optimization combines should be handled by either the AArch64PostLegalizerCombiner or the AArch64PreLegalizerCombiner. </p>

<p class="definition">Definition in file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a06deb0e95635d415388705418ecc4d8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06deb0e95635d415388705418ecc4d8e">&#9670;&nbsp;</a></span>AARCH64POSTLEGALIZERLOWERINGHELPER_GENCOMBINERHELPER_CPP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AARCH64POSTLEGALIZERLOWERINGHELPER_GENCOMBINERHELPER_CPP</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00646">646</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

</div>
</div>
<a id="a2bba2190ebf3aed8aecc1d018df5c9b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2bba2190ebf3aed8aecc1d018df5c9b6">&#9670;&nbsp;</a></span>AARCH64POSTLEGALIZERLOWERINGHELPER_GENCOMBINERHELPER_DEPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AARCH64POSTLEGALIZERLOWERINGHELPER_GENCOMBINERHELPER_DEPS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00613">613</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

</div>
</div>
<a id="a674c87e054235a566d281c1f3de80de1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a674c87e054235a566d281c1f3de80de1">&#9670;&nbsp;</a></span>AARCH64POSTLEGALIZERLOWERINGHELPER_GENCOMBINERHELPER_H</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AARCH64POSTLEGALIZERLOWERINGHELPER_GENCOMBINERHELPER_H</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00618">618</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

</div>
</div>
<a id="ad78e062f62e0d6e453941fb4ca843e4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad78e062f62e0d6e453941fb4ca843e4d">&#9670;&nbsp;</a></span>DEBUG_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEBUG_TYPE&#160;&#160;&#160;&quot;aarch64-postlegalizer-<a class="el" href="InstrProfiling_8cpp.html#a2e9a586792e82fb2fa53608f1fec0bd0">lowering</a>&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00039">39</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="aa4fedf9318d495df50d4816e74164e96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4fedf9318d495df50d4816e74164e96">&#9670;&nbsp;</a></span>applyAdjustICmpImmAndPred()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> applyAdjustICmpImmAndPred </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::pair&lt; uint64_t, <a class="el" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>MatchInfo</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>MIB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1GISelChangeObserver.html">GISelChangeObserver</a> &amp;&#160;</td>
          <td class="paramname"><em>Observer</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00537">537</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineIRBuilder_8cpp_source.html#l00243">llvm::MachineIRBuilder::buildConstant()</a>, <a class="el" href="classllvm_1_1GISelChangeObserver.html#a45a05a932f80f51023592ff5131d56a5">llvm::GISelChangeObserver::changedInstr()</a>, <a class="el" href="classllvm_1_1GISelChangeObserver.html#a1f637715070a99aa4140444e12697f9a">llvm::GISelChangeObserver::changingInstr()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00288">llvm::MachineIRBuilder::getMRI()</a>, <a class="el" href="MachineOperand_8h_source.html#l00357">llvm::MachineOperand::getReg()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00100">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00350">llvm::MachineIRBuilder::setInstrAndDebugLoc()</a>, and <a class="el" href="MachineOperand_8cpp_source.html#l00055">llvm::MachineOperand::setReg()</a>.</p>

</div>
</div>
<a id="aae1a9fca6f493f19f6a04611ab92ad99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae1a9fca6f493f19f6a04611ab92ad99">&#9670;&nbsp;</a></span>applyDupLane()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> applyDupLane </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>B</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::pair&lt; <a class="el" href="classunsigned.html">unsigned</a>, int &gt; &amp;&#160;</td>
          <td class="paramname"><em>MatchInfo</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00602">602</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00100">MI</a>, and <a class="el" href="LowLevelTypeImpl_8h_source.html#l00043">llvm::LLT::scalar()</a>.</p>

</div>
</div>
<a id="af28e5fe5afdbb39ffd21746b703b7d61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af28e5fe5afdbb39ffd21746b703b7d61">&#9670;&nbsp;</a></span>applyEXT()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> applyEXT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a> &amp;&#160;</td>
          <td class="paramname"><em>MatchInfo</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Replace a G_SHUFFLE_VECTOR instruction with G_EXT. </p>
<p>Special-cased because the constant operand must be emitted as a G_CONSTANT for the imported tablegen patterns to work. </p>

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00370">370</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineIRBuilder_8cpp_source.html#l00243">llvm::MachineIRBuilder::buildConstant()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00375">llvm::MachineIRBuilder::buildInstr()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00100">MI</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00049">ShuffleVectorPseudo::Opc</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00043">llvm::LLT::scalar()</a>, and <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00051">ShuffleVectorPseudo::SrcOps</a>.</p>

</div>
</div>
<a id="ad6341fc46ec30b1e834c0d590644f6e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6341fc46ec30b1e834c0d590644f6e7">&#9670;&nbsp;</a></span>applyShuffleVectorPseudo()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> applyShuffleVectorPseudo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a> &amp;&#160;</td>
          <td class="paramname"><em>MatchInfo</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Replace a G_SHUFFLE_VECTOR instruction with a pseudo. </p>
<p><code>Opc</code> is the opcode to use. <code>MI</code> is the G_SHUFFLE_VECTOR. </p>

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00359">359</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineIRBuilder_8h_source.html#l00375">llvm::MachineIRBuilder::buildInstr()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00100">MI</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00049">ShuffleVectorPseudo::Opc</a>, and <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00051">ShuffleVectorPseudo::SrcOps</a>.</p>

</div>
</div>
<a id="a47eec971e964d5999d3083403b0e9d33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47eec971e964d5999d3083403b0e9d33">&#9670;&nbsp;</a></span>applyVAshrLshrImm()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> applyVAshrLshrImm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;&#160;</td>
          <td class="paramname"><em>Imm</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00407">407</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00243">llvm::MachineIRBuilder::buildConstant()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00375">llvm::MachineIRBuilder::buildInstr()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00100">MI</a>, and <a class="el" href="LowLevelTypeImpl_8h_source.html#l00043">llvm::LLT::scalar()</a>.</p>

</div>
</div>
<a id="aa7a747b1a5b35b74da11ef4d831132aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7a747b1a5b35b74da11ef4d831132aa">&#9670;&nbsp;</a></span>getExtMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt;std::pair&lt;<a class="el" href="classbool.html">bool</a>, uint64_t&gt; &gt; getExtMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>M</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumElts</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Check if a G_EXT instruction can handle a shuffle mask <code>M</code> when the vector sources of the shuffle are different. </p>

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00105">105</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01505">llvm::any_of()</a>, <a class="el" href="STLExtras_8h_source.html#l01525">llvm::find_if()</a>, <a class="el" href="APInt_8h_source.html#l01631">llvm::APInt::getZExtValue()</a>, <a class="el" href="APInt_8h_source.html#l01816">llvm::APInt::logBase2()</a>, <a class="el" href="iterator__range_8h_source.html#l00053">llvm::make_range()</a>, and <a class="el" href="None_8h_source.html#l00023">llvm::None</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00336">matchEXT()</a>.</p>

</div>
</div>
<a id="add6a10c10fdbc00ddb2ae110effc4184"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add6a10c10fdbc00ddb2ae110effc4184">&#9670;&nbsp;</a></span>INITIALIZE_PASS_BEGIN()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">INITIALIZE_PASS_BEGIN </td>
          <td>(</td>
          <td class="paramtype">AArch64PostLegalizerLowering&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="LoadStoreVectorizer_8cpp.html#a030569d5a541b6110f2ae1b6a3413a58">DEBUG_TYPE</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Lower AArch64 MachineInstrs after <a class="el" href="MipsPreLegalizerCombiner_8cpp.html#a1a6e7ddc214c43b6ba1d9bfa2e2f3476">legalization</a>&quot;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="VectorCombine_8cpp.html#a5a5a8a9d8745dc5abc3da0fe95f1ead4">false</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="VectorCombine_8cpp.html#a5a5a8a9d8745dc5abc3da0fe95f1ead4">false</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae0608a3448ce9580e9608fe739b01038"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0608a3448ce9580e9608fe739b01038">&#9670;&nbsp;</a></span>isREVMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isREVMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>M</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>EltSize</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumElts</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>BlockSize</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Check if a vector shuffle corresponds to a REV instruction with the specified blocksize. </p>

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00060">60</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="TarWriter_8cpp_source.html#l00033">BlockSize</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00181">matchREV()</a>.</p>

</div>
</div>
<a id="ac7dd9d6aaccc65666a11d717290db142"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7dd9d6aaccc65666a11d717290db142">&#9670;&nbsp;</a></span>isTRNMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isTRNMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>M</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumElts</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>WhichResult</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Determines if <code>M</code> is a shuffle vector mask for a TRN of <code>NumElts</code>. </p>
<p>Whether or not G_TRN1 or G_TRN2 should be used is stored in <code>WhichResult</code>. </p>

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00089">89</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00210">matchTRN()</a>.</p>

</div>
</div>
<a id="acf7731ae350945fbd3ef5e614cbef5a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf7731ae350945fbd3ef5e614cbef5a9">&#9670;&nbsp;</a></span>isUZPMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isUZPMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>M</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumElts</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>WhichResult</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Determines if <code>M</code> is a shuffle vector mask for a UZP of <code>NumElts</code>. </p>
<p>Whether or not G_UZP1 or G_UZP2 should be used is stored in <code>WhichResult</code>. </p>

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00147">147</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00231">matchUZP()</a>.</p>

</div>
</div>
<a id="a52c0e4df8bf84a861e94ae423c2706db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52c0e4df8bf84a861e94ae423c2706db">&#9670;&nbsp;</a></span>isVShiftRImm()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isVShiftRImm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LLT.html">LLT</a>&#160;</td>
          <td class="paramname"><em>Ty</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;&#160;</td>
          <td class="paramname"><em>Cnt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>isVShiftRImm - Check if this is a valid vector for the immediate operand of a vector shift right operation. </p>
<p>The value must be in the range: 1 &lt;= Value &lt;= ElementBits for a right shift. </p>

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00384">384</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00761">llvm::getBuildVectorConstantSplat()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00163">llvm::LLT::getScalarSizeInBits()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00096">llvm::LLT::isVector()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00100">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01370">Reg</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00397">matchVAshrLshrImm()</a>.</p>

</div>
</div>
<a id="abc794c48dab43b6b663bbb9d00c0c86c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc794c48dab43b6b663bbb9d00c0c86c">&#9670;&nbsp;</a></span>isZipMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isZipMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>M</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumElts</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>WhichResult</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>true if <code>M</code> is a zip mask for a shuffle vector of <code>NumElts</code>. Whether or not G_ZIP1 or G_ZIP2 should be used is stored in <code>WhichResult</code>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00162">162</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00247">matchZip()</a>.</p>

</div>
</div>
<a id="ad735ef5a758daa4baa0ff66a98ab2e04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad735ef5a758daa4baa0ff66a98ab2e04">&#9670;&nbsp;</a></span>matchAdjustICmpImmAndPred()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> matchAdjustICmpImmAndPred </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::pair&lt; uint64_t, <a class="el" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>MatchInfo</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Determine whether or not it is possible to update the RHS and predicate of a G_ICMP instruction such that the RHS will be selected as an arithmetic immediate. </p>
<p><code>MI</code> - The G_ICMP instruction <code>MatchInfo</code> - The new RHS immediate and predicate on success</p>
<p>See tryAdjustICmpImmAndPred for valid transformations. </p>

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00524">524</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00100">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00428">tryAdjustICmpImmAndPred()</a>.</p>

</div>
</div>
<a id="a5ab2dfd44caad98e080e10ea9caa319a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ab2dfd44caad98e080e10ea9caa319a">&#9670;&nbsp;</a></span>matchDup()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> matchDup </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a> &amp;&#160;</td>
          <td class="paramname"><em>MatchInfo</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00319">319</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="VectorUtils_8cpp_source.html#l00328">llvm::getSplatIndex()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00303">matchDupFromBuildVector()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00264">matchDupFromInsertVectorElt()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00100">MI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

</div>
</div>
<a id="a2a02de5ec94987be379e880db7c29913"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a02de5ec94987be379e880db7c29913">&#9670;&nbsp;</a></span>matchDupFromBuildVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> matchDupFromBuildVector </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Lane</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a> &amp;&#160;</td>
          <td class="paramname"><em>MatchInfo</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Helper function for matchDup. </p>

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00303">303</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00403">llvm::getOpcodeDef()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00100">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01370">Reg</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00319">matchDup()</a>.</p>

</div>
</div>
<a id="a5ad9efac20a39021c3f631dedbdbcd87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ad9efac20a39021c3f631dedbdbcd87">&#9670;&nbsp;</a></span>matchDupFromInsertVectorElt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> matchDupFromInsertVectorElt </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Lane</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a> &amp;&#160;</td>
          <td class="paramname"><em>MatchInfo</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Helper function for matchDup. </p>

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00264">264</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00403">llvm::getOpcodeDef()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00087">llvm::MIPatternMatch::m_ZeroInt()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00100">MI</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00023">llvm::MIPatternMatch::mi_match()</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00319">matchDup()</a>.</p>

</div>
</div>
<a id="a557d10a9abba96ca5d850418a59e7c1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a557d10a9abba96ca5d850418a59e7c1e">&#9670;&nbsp;</a></span>matchDupLane()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> matchDupLane </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::pair&lt; <a class="el" href="classunsigned.html">unsigned</a>, int &gt; &amp;&#160;</td>
          <td class="paramname"><em>MatchInfo</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00552">552</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00188">llvm::LLT::getElementType()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00100">llvm::LLT::getNumElements()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00109">llvm::LLT::getSizeInBits()</a>, <a class="el" href="VectorUtils_8cpp_source.html#l00328">llvm::getSplatIndex()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00100">MI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

</div>
</div>
<a id="a7252860eb32b0f821a3f71f54f2cf170"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7252860eb32b0f821a3f71f54f2cf170">&#9670;&nbsp;</a></span>matchEXT()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> matchEXT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a> &amp;&#160;</td>
          <td class="paramname"><em>MatchInfo</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00336">336</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00105">getExtMask()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00100">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="BitVector_8h_source.html#l00944">std::swap()</a>, and <a class="el" href="NVPTX_8h_source.html#l00123">llvm::NVPTX::PTXLdStInstCode::V2</a>.</p>

</div>
</div>
<a id="abd9700a26610b64f4c99a91625fea4b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd9700a26610b64f4c99a91625fea4b7">&#9670;&nbsp;</a></span>matchREV()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> matchREV </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a> &amp;&#160;</td>
          <td class="paramname"><em>MatchInfo</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>true if a G_SHUFFLE_VECTOR instruction <code>MI</code> can be replaced with a G_REV instruction. Returns the appropriate G_REV opcode in <code>Opc</code>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00181">181</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00100">llvm::LLT::getNumElements()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00163">llvm::LLT::getScalarSizeInBits()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00060">isREVMask()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00100">MI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

</div>
</div>
<a id="a478ea65eb8e4ad3aaeb0f198fe40e236"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a478ea65eb8e4ad3aaeb0f198fe40e236">&#9670;&nbsp;</a></span>matchTRN()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> matchTRN </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a> &amp;&#160;</td>
          <td class="paramname"><em>MatchInfo</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>true if a G_SHUFFLE_VECTOR instruction <code>MI</code> can be replaced with a G_TRN1 or G_TRN2 instruction. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00210">210</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00089">isTRNMask()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00100">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="NVPTX_8h_source.html#l00123">llvm::NVPTX::PTXLdStInstCode::V2</a>.</p>

</div>
</div>
<a id="a389c68bf80cb275e6a6ea1b7dfda0915"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a389c68bf80cb275e6a6ea1b7dfda0915">&#9670;&nbsp;</a></span>matchUZP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> matchUZP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a> &amp;&#160;</td>
          <td class="paramname"><em>MatchInfo</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>true if a G_SHUFFLE_VECTOR instruction <code>MI</code> can be replaced with a G_UZP1 or G_UZP2 instruction.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">MI</td><td>- The shuffle vector instruction. </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">MatchInfo</td><td>- Either G_UZP1 or G_UZP2 on success. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00231">231</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00147">isUZPMask()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00100">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="NVPTX_8h_source.html#l00123">llvm::NVPTX::PTXLdStInstCode::V2</a>.</p>

</div>
</div>
<a id="a1e5ef068d1cda9caeae71e964bd05082"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e5ef068d1cda9caeae71e964bd05082">&#9670;&nbsp;</a></span>matchVAshrLshrImm()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> matchVAshrLshrImm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;&#160;</td>
          <td class="paramname"><em>Imm</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Match a vector G_ASHR or G_LSHR with a valid immediate shift. </p>

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00397">397</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00096">llvm::LLT::isVector()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00384">isVShiftRImm()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00100">MI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

</div>
</div>
<a id="a7b5f128a82ba926b451c442467400631"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b5f128a82ba926b451c442467400631">&#9670;&nbsp;</a></span>matchZip()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> matchZip </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a> &amp;&#160;</td>
          <td class="paramname"><em>MatchInfo</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00247">247</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00162">isZipMask()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00100">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="NVPTX_8h_source.html#l00123">llvm::NVPTX::PTXLdStInstCode::V2</a>.</p>

</div>
</div>
<a id="ac084df57a1934d8fbc2b8b31dd43f4b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac084df57a1934d8fbc2b8b31dd43f4b4">&#9670;&nbsp;</a></span>tryAdjustICmpImmAndPred()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt;std::pair&lt;uint64_t, <a class="el" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a>&gt; &gt; tryAdjustICmpImmAndPred </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>RHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a>&#160;</td>
          <td class="paramname"><em>P</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Determine if it is possible to modify the <code>RHS</code> and predicate <code>P</code> of a G_ICMP instruction such that the right-hand side is an arithmetic immediate. </p>
<dl class="section return"><dt>Returns</dt><dd>A pair containing the updated immediate and predicate which may be used to optimize the instruction.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>This assumes that the comparison has been legalized. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00428">428</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="NVVMIntrRange_8cpp_source.html#l00061">C</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00284">llvm::getConstantVRegValWithLookThrough()</a>, <a class="el" href="InstrTypes_8h_source.html#l00750">llvm::CmpInst::ICMP_SGE</a>, <a class="el" href="InstrTypes_8h_source.html#l00749">llvm::CmpInst::ICMP_SGT</a>, <a class="el" href="InstrTypes_8h_source.html#l00752">llvm::CmpInst::ICMP_SLE</a>, <a class="el" href="InstrTypes_8h_source.html#l00751">llvm::CmpInst::ICMP_SLT</a>, <a class="el" href="InstrTypes_8h_source.html#l00746">llvm::CmpInst::ICMP_UGE</a>, <a class="el" href="InstrTypes_8h_source.html#l00745">llvm::CmpInst::ICMP_UGT</a>, <a class="el" href="InstrTypes_8h_source.html#l00748">llvm::CmpInst::ICMP_ULE</a>, <a class="el" href="InstrTypes_8h_source.html#l00747">llvm::CmpInst::ICMP_ULT</a>, <a class="el" href="llvm-c_2DataTypes_8h_source.html#l00071">INT64_MAX</a>, <a class="el" href="llvm-c_2DataTypes_8h_source.html#l00074">INT64_MIN</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02252">isLegalArithImmed()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="None_8h_source.html#l00023">llvm::None</a>, <a class="el" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>, <a class="el" href="FileCheck_8h_source.html#l00073">llvm::Check::Size</a>, <a class="el" href="llvm-c_2DataTypes_8h_source.html#l00077">UINT64_MAX</a>, and <a class="el" href="Value_8cpp_source.html#l00053">llvm::Value::Value()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00524">matchAdjustICmpImmAndPred()</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="a030569d5a541b6110f2ae1b6a3413a58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a030569d5a541b6110f2ae1b6a3413a58">&#9670;&nbsp;</a></span>DEBUG_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">DEBUG_TYPE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00696">696</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

</div>
</div>
<a id="a86f36c0270a06b82c32f1028c82f61a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86f36c0270a06b82c32f1028c82f61a7">&#9670;&nbsp;</a></span>false</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Lower AArch64 MachineInstrs after false</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00697">697</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

</div>
</div>
<a id="a654dadbb91ca951ac5172c79a97eb84d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a654dadbb91ca951ac5172c79a97eb84d">&#9670;&nbsp;</a></span>legalization</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Lower AArch64 MachineInstrs after legalization</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00697">697</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Jul 9 2021 06:04:00 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
