Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Sep 22 09:07:48 2020
| Host         : DESKTOP-U31A7MJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file loopback_timing_summary_routed.rpt -pb loopback_timing_summary_routed.pb -rpx loopback_timing_summary_routed.rpx -warn_on_violation
| Design       : loopback
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (16)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: FSM_onehot_loopback_status_reg_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: FSM_onehot_loopback_status_reg_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.074        0.000                      0                  207        0.037        0.000                      0                  207        3.750        0.000                       0                   115  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.074        0.000                      0                  207        0.037        0.000                      0                  207        3.750        0.000                       0                   115  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.074ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.074ns  (required time - arrival time)
  Source:                 ut/bg/n_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ut/rxfifo/reg_file/registers_reg_0_3_6_7/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.335ns  (logic 1.202ns (27.725%)  route 3.133ns (72.275%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.805     5.326    ut/bg/clk
    SLICE_X5Y111         FDCE                                         r  ut/bg/n_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDCE (Prop_fdce_C_Q)         0.419     5.745 f  ut/bg/n_reg_reg[1]/Q
                         net (fo=8, routed)           0.896     6.641    ut/bg/n_reg_reg[1]
    SLICE_X4Y110         LUT4 (Prop_lut4_I1_O)        0.327     6.968 f  ut/bg/FSM_sequential_tx_state_reg[1]_i_4/O
                         net (fo=6, routed)           0.849     7.817    ut/bg/n_reg_reg[3]_0
    SLICE_X4Y109         LUT4 (Prop_lut4_I0_O)        0.332     8.149 f  ut/bg/s_reg[3]_i_3/O
                         net (fo=4, routed)           0.660     8.809    ut/urx/s_reg_reg[0]_0
    SLICE_X4Y109         LUT6 (Prop_lut6_I3_O)        0.124     8.933 r  ut/urx/registers_reg_0_3_0_5_i_1/O
                         net (fo=16, routed)          0.728     9.662    ut/rxfifo/reg_file/registers_reg_0_3_6_7/WE
    SLICE_X6Y105         RAMD32                                       r  ut/rxfifo/reg_file/registers_reg_0_3_6_7/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.682    15.023    ut/rxfifo/reg_file/registers_reg_0_3_6_7/WCLK
    SLICE_X6Y105         RAMD32                                       r  ut/rxfifo/reg_file/registers_reg_0_3_6_7/RAMA/CLK
                         clock pessimism              0.281    15.304    
                         clock uncertainty           -0.035    15.269    
    SLICE_X6Y105         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    14.736    ut/rxfifo/reg_file/registers_reg_0_3_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         14.736    
                         arrival time                          -9.662    
  -------------------------------------------------------------------
                         slack                                  5.074    

Slack (MET) :             5.074ns  (required time - arrival time)
  Source:                 ut/bg/n_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ut/rxfifo/reg_file/registers_reg_0_3_6_7/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.335ns  (logic 1.202ns (27.725%)  route 3.133ns (72.275%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.805     5.326    ut/bg/clk
    SLICE_X5Y111         FDCE                                         r  ut/bg/n_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDCE (Prop_fdce_C_Q)         0.419     5.745 f  ut/bg/n_reg_reg[1]/Q
                         net (fo=8, routed)           0.896     6.641    ut/bg/n_reg_reg[1]
    SLICE_X4Y110         LUT4 (Prop_lut4_I1_O)        0.327     6.968 f  ut/bg/FSM_sequential_tx_state_reg[1]_i_4/O
                         net (fo=6, routed)           0.849     7.817    ut/bg/n_reg_reg[3]_0
    SLICE_X4Y109         LUT4 (Prop_lut4_I0_O)        0.332     8.149 f  ut/bg/s_reg[3]_i_3/O
                         net (fo=4, routed)           0.660     8.809    ut/urx/s_reg_reg[0]_0
    SLICE_X4Y109         LUT6 (Prop_lut6_I3_O)        0.124     8.933 r  ut/urx/registers_reg_0_3_0_5_i_1/O
                         net (fo=16, routed)          0.728     9.662    ut/rxfifo/reg_file/registers_reg_0_3_6_7/WE
    SLICE_X6Y105         RAMD32                                       r  ut/rxfifo/reg_file/registers_reg_0_3_6_7/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.682    15.023    ut/rxfifo/reg_file/registers_reg_0_3_6_7/WCLK
    SLICE_X6Y105         RAMD32                                       r  ut/rxfifo/reg_file/registers_reg_0_3_6_7/RAMA_D1/CLK
                         clock pessimism              0.281    15.304    
                         clock uncertainty           -0.035    15.269    
    SLICE_X6Y105         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    14.736    ut/rxfifo/reg_file/registers_reg_0_3_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.736    
                         arrival time                          -9.662    
  -------------------------------------------------------------------
                         slack                                  5.074    

Slack (MET) :             5.074ns  (required time - arrival time)
  Source:                 ut/bg/n_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ut/rxfifo/reg_file/registers_reg_0_3_6_7/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.335ns  (logic 1.202ns (27.725%)  route 3.133ns (72.275%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.805     5.326    ut/bg/clk
    SLICE_X5Y111         FDCE                                         r  ut/bg/n_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDCE (Prop_fdce_C_Q)         0.419     5.745 f  ut/bg/n_reg_reg[1]/Q
                         net (fo=8, routed)           0.896     6.641    ut/bg/n_reg_reg[1]
    SLICE_X4Y110         LUT4 (Prop_lut4_I1_O)        0.327     6.968 f  ut/bg/FSM_sequential_tx_state_reg[1]_i_4/O
                         net (fo=6, routed)           0.849     7.817    ut/bg/n_reg_reg[3]_0
    SLICE_X4Y109         LUT4 (Prop_lut4_I0_O)        0.332     8.149 f  ut/bg/s_reg[3]_i_3/O
                         net (fo=4, routed)           0.660     8.809    ut/urx/s_reg_reg[0]_0
    SLICE_X4Y109         LUT6 (Prop_lut6_I3_O)        0.124     8.933 r  ut/urx/registers_reg_0_3_0_5_i_1/O
                         net (fo=16, routed)          0.728     9.662    ut/rxfifo/reg_file/registers_reg_0_3_6_7/WE
    SLICE_X6Y105         RAMD32                                       r  ut/rxfifo/reg_file/registers_reg_0_3_6_7/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.682    15.023    ut/rxfifo/reg_file/registers_reg_0_3_6_7/WCLK
    SLICE_X6Y105         RAMD32                                       r  ut/rxfifo/reg_file/registers_reg_0_3_6_7/RAMB/CLK
                         clock pessimism              0.281    15.304    
                         clock uncertainty           -0.035    15.269    
    SLICE_X6Y105         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    14.736    ut/rxfifo/reg_file/registers_reg_0_3_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         14.736    
                         arrival time                          -9.662    
  -------------------------------------------------------------------
                         slack                                  5.074    

Slack (MET) :             5.074ns  (required time - arrival time)
  Source:                 ut/bg/n_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ut/rxfifo/reg_file/registers_reg_0_3_6_7/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.335ns  (logic 1.202ns (27.725%)  route 3.133ns (72.275%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.805     5.326    ut/bg/clk
    SLICE_X5Y111         FDCE                                         r  ut/bg/n_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDCE (Prop_fdce_C_Q)         0.419     5.745 f  ut/bg/n_reg_reg[1]/Q
                         net (fo=8, routed)           0.896     6.641    ut/bg/n_reg_reg[1]
    SLICE_X4Y110         LUT4 (Prop_lut4_I1_O)        0.327     6.968 f  ut/bg/FSM_sequential_tx_state_reg[1]_i_4/O
                         net (fo=6, routed)           0.849     7.817    ut/bg/n_reg_reg[3]_0
    SLICE_X4Y109         LUT4 (Prop_lut4_I0_O)        0.332     8.149 f  ut/bg/s_reg[3]_i_3/O
                         net (fo=4, routed)           0.660     8.809    ut/urx/s_reg_reg[0]_0
    SLICE_X4Y109         LUT6 (Prop_lut6_I3_O)        0.124     8.933 r  ut/urx/registers_reg_0_3_0_5_i_1/O
                         net (fo=16, routed)          0.728     9.662    ut/rxfifo/reg_file/registers_reg_0_3_6_7/WE
    SLICE_X6Y105         RAMD32                                       r  ut/rxfifo/reg_file/registers_reg_0_3_6_7/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.682    15.023    ut/rxfifo/reg_file/registers_reg_0_3_6_7/WCLK
    SLICE_X6Y105         RAMD32                                       r  ut/rxfifo/reg_file/registers_reg_0_3_6_7/RAMB_D1/CLK
                         clock pessimism              0.281    15.304    
                         clock uncertainty           -0.035    15.269    
    SLICE_X6Y105         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    14.736    ut/rxfifo/reg_file/registers_reg_0_3_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.736    
                         arrival time                          -9.662    
  -------------------------------------------------------------------
                         slack                                  5.074    

Slack (MET) :             5.074ns  (required time - arrival time)
  Source:                 ut/bg/n_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ut/rxfifo/reg_file/registers_reg_0_3_6_7/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.335ns  (logic 1.202ns (27.725%)  route 3.133ns (72.275%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.805     5.326    ut/bg/clk
    SLICE_X5Y111         FDCE                                         r  ut/bg/n_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDCE (Prop_fdce_C_Q)         0.419     5.745 f  ut/bg/n_reg_reg[1]/Q
                         net (fo=8, routed)           0.896     6.641    ut/bg/n_reg_reg[1]
    SLICE_X4Y110         LUT4 (Prop_lut4_I1_O)        0.327     6.968 f  ut/bg/FSM_sequential_tx_state_reg[1]_i_4/O
                         net (fo=6, routed)           0.849     7.817    ut/bg/n_reg_reg[3]_0
    SLICE_X4Y109         LUT4 (Prop_lut4_I0_O)        0.332     8.149 f  ut/bg/s_reg[3]_i_3/O
                         net (fo=4, routed)           0.660     8.809    ut/urx/s_reg_reg[0]_0
    SLICE_X4Y109         LUT6 (Prop_lut6_I3_O)        0.124     8.933 r  ut/urx/registers_reg_0_3_0_5_i_1/O
                         net (fo=16, routed)          0.728     9.662    ut/rxfifo/reg_file/registers_reg_0_3_6_7/WE
    SLICE_X6Y105         RAMD32                                       r  ut/rxfifo/reg_file/registers_reg_0_3_6_7/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.682    15.023    ut/rxfifo/reg_file/registers_reg_0_3_6_7/WCLK
    SLICE_X6Y105         RAMD32                                       r  ut/rxfifo/reg_file/registers_reg_0_3_6_7/RAMC/CLK
                         clock pessimism              0.281    15.304    
                         clock uncertainty           -0.035    15.269    
    SLICE_X6Y105         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    14.736    ut/rxfifo/reg_file/registers_reg_0_3_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         14.736    
                         arrival time                          -9.662    
  -------------------------------------------------------------------
                         slack                                  5.074    

Slack (MET) :             5.074ns  (required time - arrival time)
  Source:                 ut/bg/n_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ut/rxfifo/reg_file/registers_reg_0_3_6_7/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.335ns  (logic 1.202ns (27.725%)  route 3.133ns (72.275%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.805     5.326    ut/bg/clk
    SLICE_X5Y111         FDCE                                         r  ut/bg/n_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDCE (Prop_fdce_C_Q)         0.419     5.745 f  ut/bg/n_reg_reg[1]/Q
                         net (fo=8, routed)           0.896     6.641    ut/bg/n_reg_reg[1]
    SLICE_X4Y110         LUT4 (Prop_lut4_I1_O)        0.327     6.968 f  ut/bg/FSM_sequential_tx_state_reg[1]_i_4/O
                         net (fo=6, routed)           0.849     7.817    ut/bg/n_reg_reg[3]_0
    SLICE_X4Y109         LUT4 (Prop_lut4_I0_O)        0.332     8.149 f  ut/bg/s_reg[3]_i_3/O
                         net (fo=4, routed)           0.660     8.809    ut/urx/s_reg_reg[0]_0
    SLICE_X4Y109         LUT6 (Prop_lut6_I3_O)        0.124     8.933 r  ut/urx/registers_reg_0_3_0_5_i_1/O
                         net (fo=16, routed)          0.728     9.662    ut/rxfifo/reg_file/registers_reg_0_3_6_7/WE
    SLICE_X6Y105         RAMD32                                       r  ut/rxfifo/reg_file/registers_reg_0_3_6_7/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.682    15.023    ut/rxfifo/reg_file/registers_reg_0_3_6_7/WCLK
    SLICE_X6Y105         RAMD32                                       r  ut/rxfifo/reg_file/registers_reg_0_3_6_7/RAMC_D1/CLK
                         clock pessimism              0.281    15.304    
                         clock uncertainty           -0.035    15.269    
    SLICE_X6Y105         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    14.736    ut/rxfifo/reg_file/registers_reg_0_3_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.736    
                         arrival time                          -9.662    
  -------------------------------------------------------------------
                         slack                                  5.074    

Slack (MET) :             5.074ns  (required time - arrival time)
  Source:                 ut/bg/n_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ut/rxfifo/reg_file/registers_reg_0_3_6_7/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.335ns  (logic 1.202ns (27.725%)  route 3.133ns (72.275%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.805     5.326    ut/bg/clk
    SLICE_X5Y111         FDCE                                         r  ut/bg/n_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDCE (Prop_fdce_C_Q)         0.419     5.745 f  ut/bg/n_reg_reg[1]/Q
                         net (fo=8, routed)           0.896     6.641    ut/bg/n_reg_reg[1]
    SLICE_X4Y110         LUT4 (Prop_lut4_I1_O)        0.327     6.968 f  ut/bg/FSM_sequential_tx_state_reg[1]_i_4/O
                         net (fo=6, routed)           0.849     7.817    ut/bg/n_reg_reg[3]_0
    SLICE_X4Y109         LUT4 (Prop_lut4_I0_O)        0.332     8.149 f  ut/bg/s_reg[3]_i_3/O
                         net (fo=4, routed)           0.660     8.809    ut/urx/s_reg_reg[0]_0
    SLICE_X4Y109         LUT6 (Prop_lut6_I3_O)        0.124     8.933 r  ut/urx/registers_reg_0_3_0_5_i_1/O
                         net (fo=16, routed)          0.728     9.662    ut/rxfifo/reg_file/registers_reg_0_3_6_7/WE
    SLICE_X6Y105         RAMS32                                       r  ut/rxfifo/reg_file/registers_reg_0_3_6_7/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.682    15.023    ut/rxfifo/reg_file/registers_reg_0_3_6_7/WCLK
    SLICE_X6Y105         RAMS32                                       r  ut/rxfifo/reg_file/registers_reg_0_3_6_7/RAMD/CLK
                         clock pessimism              0.281    15.304    
                         clock uncertainty           -0.035    15.269    
    SLICE_X6Y105         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    14.736    ut/rxfifo/reg_file/registers_reg_0_3_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         14.736    
                         arrival time                          -9.662    
  -------------------------------------------------------------------
                         slack                                  5.074    

Slack (MET) :             5.074ns  (required time - arrival time)
  Source:                 ut/bg/n_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ut/rxfifo/reg_file/registers_reg_0_3_6_7/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.335ns  (logic 1.202ns (27.725%)  route 3.133ns (72.275%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.805     5.326    ut/bg/clk
    SLICE_X5Y111         FDCE                                         r  ut/bg/n_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDCE (Prop_fdce_C_Q)         0.419     5.745 f  ut/bg/n_reg_reg[1]/Q
                         net (fo=8, routed)           0.896     6.641    ut/bg/n_reg_reg[1]
    SLICE_X4Y110         LUT4 (Prop_lut4_I1_O)        0.327     6.968 f  ut/bg/FSM_sequential_tx_state_reg[1]_i_4/O
                         net (fo=6, routed)           0.849     7.817    ut/bg/n_reg_reg[3]_0
    SLICE_X4Y109         LUT4 (Prop_lut4_I0_O)        0.332     8.149 f  ut/bg/s_reg[3]_i_3/O
                         net (fo=4, routed)           0.660     8.809    ut/urx/s_reg_reg[0]_0
    SLICE_X4Y109         LUT6 (Prop_lut6_I3_O)        0.124     8.933 r  ut/urx/registers_reg_0_3_0_5_i_1/O
                         net (fo=16, routed)          0.728     9.662    ut/rxfifo/reg_file/registers_reg_0_3_6_7/WE
    SLICE_X6Y105         RAMS32                                       r  ut/rxfifo/reg_file/registers_reg_0_3_6_7/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.682    15.023    ut/rxfifo/reg_file/registers_reg_0_3_6_7/WCLK
    SLICE_X6Y105         RAMS32                                       r  ut/rxfifo/reg_file/registers_reg_0_3_6_7/RAMD_D1/CLK
                         clock pessimism              0.281    15.304    
                         clock uncertainty           -0.035    15.269    
    SLICE_X6Y105         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    14.736    ut/rxfifo/reg_file/registers_reg_0_3_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         14.736    
                         arrival time                          -9.662    
  -------------------------------------------------------------------
                         slack                                  5.074    

Slack (MET) :             5.177ns  (required time - arrival time)
  Source:                 ut/bg/n_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ut/urx/b_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.561ns  (logic 1.202ns (26.355%)  route 3.359ns (73.645%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.805     5.326    ut/bg/clk
    SLICE_X5Y111         FDCE                                         r  ut/bg/n_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDCE (Prop_fdce_C_Q)         0.419     5.745 f  ut/bg/n_reg_reg[1]/Q
                         net (fo=8, routed)           0.896     6.641    ut/bg/n_reg_reg[1]
    SLICE_X4Y110         LUT4 (Prop_lut4_I1_O)        0.327     6.968 f  ut/bg/FSM_sequential_tx_state_reg[1]_i_4/O
                         net (fo=6, routed)           0.849     7.817    ut/bg/n_reg_reg[3]_0
    SLICE_X4Y109         LUT4 (Prop_lut4_I0_O)        0.332     8.149 f  ut/bg/s_reg[3]_i_3/O
                         net (fo=4, routed)           0.656     8.805    ut/urx/s_reg_reg[0]_0
    SLICE_X4Y109         LUT5 (Prop_lut5_I2_O)        0.124     8.929 r  ut/urx/b_reg[7]_i_1__0/O
                         net (fo=8, routed)           0.958     9.887    ut/urx/b_next
    SLICE_X7Y105         FDCE                                         r  ut/urx/b_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.682    15.023    ut/urx/clk
    SLICE_X7Y105         FDCE                                         r  ut/urx/b_reg_reg[5]/C
                         clock pessimism              0.281    15.304    
                         clock uncertainty           -0.035    15.269    
    SLICE_X7Y105         FDCE (Setup_fdce_C_CE)      -0.205    15.064    ut/urx/b_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.064    
                         arrival time                          -9.887    
  -------------------------------------------------------------------
                         slack                                  5.177    

Slack (MET) :             5.177ns  (required time - arrival time)
  Source:                 ut/bg/n_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ut/urx/b_reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.561ns  (logic 1.202ns (26.355%)  route 3.359ns (73.645%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.805     5.326    ut/bg/clk
    SLICE_X5Y111         FDCE                                         r  ut/bg/n_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDCE (Prop_fdce_C_Q)         0.419     5.745 f  ut/bg/n_reg_reg[1]/Q
                         net (fo=8, routed)           0.896     6.641    ut/bg/n_reg_reg[1]
    SLICE_X4Y110         LUT4 (Prop_lut4_I1_O)        0.327     6.968 f  ut/bg/FSM_sequential_tx_state_reg[1]_i_4/O
                         net (fo=6, routed)           0.849     7.817    ut/bg/n_reg_reg[3]_0
    SLICE_X4Y109         LUT4 (Prop_lut4_I0_O)        0.332     8.149 f  ut/bg/s_reg[3]_i_3/O
                         net (fo=4, routed)           0.656     8.805    ut/urx/s_reg_reg[0]_0
    SLICE_X4Y109         LUT5 (Prop_lut5_I2_O)        0.124     8.929 r  ut/urx/b_reg[7]_i_1__0/O
                         net (fo=8, routed)           0.958     9.887    ut/urx/b_next
    SLICE_X7Y105         FDCE                                         r  ut/urx/b_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.682    15.023    ut/urx/clk
    SLICE_X7Y105         FDCE                                         r  ut/urx/b_reg_reg[6]/C
                         clock pessimism              0.281    15.304    
                         clock uncertainty           -0.035    15.269    
    SLICE_X7Y105         FDCE (Setup_fdce_C_CE)      -0.205    15.064    ut/urx/b_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.064    
                         arrival time                          -9.887    
  -------------------------------------------------------------------
                         slack                                  5.177    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 ut/urx/b_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ut/rxfifo/reg_file/registers_reg_0_3_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.675     1.559    ut/urx/clk
    SLICE_X3Y104         FDCE                                         r  ut/urx/b_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDCE (Prop_fdce_C_Q)         0.141     1.700 r  ut/urx/b_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.756    ut/rxfifo/reg_file/registers_reg_0_3_0_5/DIA0
    SLICE_X2Y104         RAMD32                                       r  ut/rxfifo/reg_file/registers_reg_0_3_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.950     2.078    ut/rxfifo/reg_file/registers_reg_0_3_0_5/WCLK
    SLICE_X2Y104         RAMD32                                       r  ut/rxfifo/reg_file/registers_reg_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.506     1.572    
    SLICE_X2Y104         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.719    ut/rxfifo/reg_file/registers_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 ut/rxfifo/w_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ut/rxfifo/reg_file/registers_reg_0_3_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.862%)  route 0.275ns (66.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.674     1.558    ut/rxfifo/clk
    SLICE_X4Y106         FDCE                                         r  ut/rxfifo/w_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDCE (Prop_fdce_C_Q)         0.141     1.699 r  ut/rxfifo/w_ptr_reg[0]/Q
                         net (fo=20, routed)          0.275     1.974    ut/rxfifo/reg_file/registers_reg_0_3_6_7/ADDRD0
    SLICE_X6Y105         RAMD32                                       r  ut/rxfifo/reg_file/registers_reg_0_3_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.948     2.076    ut/rxfifo/reg_file/registers_reg_0_3_6_7/WCLK
    SLICE_X6Y105         RAMD32                                       r  ut/rxfifo/reg_file/registers_reg_0_3_6_7/RAMA/CLK
                         clock pessimism             -0.502     1.574    
    SLICE_X6Y105         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.884    ut/rxfifo/reg_file/registers_reg_0_3_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 ut/rxfifo/w_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ut/rxfifo/reg_file/registers_reg_0_3_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.862%)  route 0.275ns (66.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.674     1.558    ut/rxfifo/clk
    SLICE_X4Y106         FDCE                                         r  ut/rxfifo/w_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDCE (Prop_fdce_C_Q)         0.141     1.699 r  ut/rxfifo/w_ptr_reg[0]/Q
                         net (fo=20, routed)          0.275     1.974    ut/rxfifo/reg_file/registers_reg_0_3_6_7/ADDRD0
    SLICE_X6Y105         RAMD32                                       r  ut/rxfifo/reg_file/registers_reg_0_3_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.948     2.076    ut/rxfifo/reg_file/registers_reg_0_3_6_7/WCLK
    SLICE_X6Y105         RAMD32                                       r  ut/rxfifo/reg_file/registers_reg_0_3_6_7/RAMA_D1/CLK
                         clock pessimism             -0.502     1.574    
    SLICE_X6Y105         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.884    ut/rxfifo/reg_file/registers_reg_0_3_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 ut/rxfifo/w_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ut/rxfifo/reg_file/registers_reg_0_3_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.862%)  route 0.275ns (66.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.674     1.558    ut/rxfifo/clk
    SLICE_X4Y106         FDCE                                         r  ut/rxfifo/w_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDCE (Prop_fdce_C_Q)         0.141     1.699 r  ut/rxfifo/w_ptr_reg[0]/Q
                         net (fo=20, routed)          0.275     1.974    ut/rxfifo/reg_file/registers_reg_0_3_6_7/ADDRD0
    SLICE_X6Y105         RAMD32                                       r  ut/rxfifo/reg_file/registers_reg_0_3_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.948     2.076    ut/rxfifo/reg_file/registers_reg_0_3_6_7/WCLK
    SLICE_X6Y105         RAMD32                                       r  ut/rxfifo/reg_file/registers_reg_0_3_6_7/RAMB/CLK
                         clock pessimism             -0.502     1.574    
    SLICE_X6Y105         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.884    ut/rxfifo/reg_file/registers_reg_0_3_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 ut/rxfifo/w_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ut/rxfifo/reg_file/registers_reg_0_3_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.862%)  route 0.275ns (66.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.674     1.558    ut/rxfifo/clk
    SLICE_X4Y106         FDCE                                         r  ut/rxfifo/w_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDCE (Prop_fdce_C_Q)         0.141     1.699 r  ut/rxfifo/w_ptr_reg[0]/Q
                         net (fo=20, routed)          0.275     1.974    ut/rxfifo/reg_file/registers_reg_0_3_6_7/ADDRD0
    SLICE_X6Y105         RAMD32                                       r  ut/rxfifo/reg_file/registers_reg_0_3_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.948     2.076    ut/rxfifo/reg_file/registers_reg_0_3_6_7/WCLK
    SLICE_X6Y105         RAMD32                                       r  ut/rxfifo/reg_file/registers_reg_0_3_6_7/RAMB_D1/CLK
                         clock pessimism             -0.502     1.574    
    SLICE_X6Y105         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.884    ut/rxfifo/reg_file/registers_reg_0_3_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 ut/rxfifo/w_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ut/rxfifo/reg_file/registers_reg_0_3_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.862%)  route 0.275ns (66.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.674     1.558    ut/rxfifo/clk
    SLICE_X4Y106         FDCE                                         r  ut/rxfifo/w_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDCE (Prop_fdce_C_Q)         0.141     1.699 r  ut/rxfifo/w_ptr_reg[0]/Q
                         net (fo=20, routed)          0.275     1.974    ut/rxfifo/reg_file/registers_reg_0_3_6_7/ADDRD0
    SLICE_X6Y105         RAMD32                                       r  ut/rxfifo/reg_file/registers_reg_0_3_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.948     2.076    ut/rxfifo/reg_file/registers_reg_0_3_6_7/WCLK
    SLICE_X6Y105         RAMD32                                       r  ut/rxfifo/reg_file/registers_reg_0_3_6_7/RAMC/CLK
                         clock pessimism             -0.502     1.574    
    SLICE_X6Y105         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.884    ut/rxfifo/reg_file/registers_reg_0_3_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 ut/rxfifo/w_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ut/rxfifo/reg_file/registers_reg_0_3_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.862%)  route 0.275ns (66.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.674     1.558    ut/rxfifo/clk
    SLICE_X4Y106         FDCE                                         r  ut/rxfifo/w_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDCE (Prop_fdce_C_Q)         0.141     1.699 r  ut/rxfifo/w_ptr_reg[0]/Q
                         net (fo=20, routed)          0.275     1.974    ut/rxfifo/reg_file/registers_reg_0_3_6_7/ADDRD0
    SLICE_X6Y105         RAMD32                                       r  ut/rxfifo/reg_file/registers_reg_0_3_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.948     2.076    ut/rxfifo/reg_file/registers_reg_0_3_6_7/WCLK
    SLICE_X6Y105         RAMD32                                       r  ut/rxfifo/reg_file/registers_reg_0_3_6_7/RAMC_D1/CLK
                         clock pessimism             -0.502     1.574    
    SLICE_X6Y105         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.884    ut/rxfifo/reg_file/registers_reg_0_3_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 ut/rxfifo/w_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ut/rxfifo/reg_file/registers_reg_0_3_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.862%)  route 0.275ns (66.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.674     1.558    ut/rxfifo/clk
    SLICE_X4Y106         FDCE                                         r  ut/rxfifo/w_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDCE (Prop_fdce_C_Q)         0.141     1.699 r  ut/rxfifo/w_ptr_reg[0]/Q
                         net (fo=20, routed)          0.275     1.974    ut/rxfifo/reg_file/registers_reg_0_3_6_7/ADDRD0
    SLICE_X6Y105         RAMS32                                       r  ut/rxfifo/reg_file/registers_reg_0_3_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.948     2.076    ut/rxfifo/reg_file/registers_reg_0_3_6_7/WCLK
    SLICE_X6Y105         RAMS32                                       r  ut/rxfifo/reg_file/registers_reg_0_3_6_7/RAMD/CLK
                         clock pessimism             -0.502     1.574    
    SLICE_X6Y105         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.884    ut/rxfifo/reg_file/registers_reg_0_3_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 ut/rxfifo/w_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ut/rxfifo/reg_file/registers_reg_0_3_6_7/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.862%)  route 0.275ns (66.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.674     1.558    ut/rxfifo/clk
    SLICE_X4Y106         FDCE                                         r  ut/rxfifo/w_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDCE (Prop_fdce_C_Q)         0.141     1.699 r  ut/rxfifo/w_ptr_reg[0]/Q
                         net (fo=20, routed)          0.275     1.974    ut/rxfifo/reg_file/registers_reg_0_3_6_7/ADDRD0
    SLICE_X6Y105         RAMS32                                       r  ut/rxfifo/reg_file/registers_reg_0_3_6_7/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.948     2.076    ut/rxfifo/reg_file/registers_reg_0_3_6_7/WCLK
    SLICE_X6Y105         RAMS32                                       r  ut/rxfifo/reg_file/registers_reg_0_3_6_7/RAMD_D1/CLK
                         clock pessimism             -0.502     1.574    
    SLICE_X6Y105         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.884    ut/rxfifo/reg_file/registers_reg_0_3_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 ut/urx/b_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ut/rxfifo/reg_file/registers_reg_0_3_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.063%)  route 0.075ns (36.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.675     1.559    ut/urx/clk
    SLICE_X3Y104         FDCE                                         r  ut/urx/b_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDCE (Prop_fdce_C_Q)         0.128     1.687 r  ut/urx/b_reg_reg[4]/Q
                         net (fo=2, routed)           0.075     1.762    ut/rxfifo/reg_file/registers_reg_0_3_0_5/DIC0
    SLICE_X2Y104         RAMD32                                       r  ut/rxfifo/reg_file/registers_reg_0_3_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.950     2.078    ut/rxfifo/reg_file/registers_reg_0_3_0_5/WCLK
    SLICE_X2Y104         RAMD32                                       r  ut/rxfifo/reg_file/registers_reg_0_3_0_5/RAMC/CLK
                         clock pessimism             -0.506     1.572    
    SLICE_X2Y104         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.090     1.662    ut/rxfifo/reg_file/registers_reg_0_3_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X5Y105   FSM_onehot_loopback_status_reg_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X5Y105   FSM_onehot_loopback_status_reg_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X5Y105   FSM_onehot_loopback_status_reg_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X5Y105   FSM_onehot_loopback_status_reg_reg[3]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X5Y105   FSM_onehot_loopback_status_reg_reg[4]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X0Y103   r_data_reg_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X0Y103   r_data_reg_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X0Y103   r_data_reg_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X4Y105   r_data_reg_reg[3]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y105   ut/rxfifo/reg_file/registers_reg_0_3_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y105   ut/rxfifo/reg_file/registers_reg_0_3_6_7/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y105   ut/rxfifo/reg_file/registers_reg_0_3_6_7/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y105   ut/rxfifo/reg_file/registers_reg_0_3_6_7/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y105   ut/rxfifo/reg_file/registers_reg_0_3_6_7/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y105   ut/rxfifo/reg_file/registers_reg_0_3_6_7/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y105   ut/rxfifo/reg_file/registers_reg_0_3_6_7/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y105   ut/rxfifo/reg_file/registers_reg_0_3_6_7/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y104   ut/rxfifo/reg_file/registers_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y104   ut/rxfifo/reg_file/registers_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y104   ut/rxfifo/reg_file/registers_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y104   ut/rxfifo/reg_file/registers_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y104   ut/rxfifo/reg_file/registers_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y104   ut/rxfifo/reg_file/registers_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y104   ut/rxfifo/reg_file/registers_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y104   ut/rxfifo/reg_file/registers_reg_0_3_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y104   ut/rxfifo/reg_file/registers_reg_0_3_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y104   ut/rxfifo/reg_file/registers_reg_0_3_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y105   ut/rxfifo/reg_file/registers_reg_0_3_6_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y105   ut/rxfifo/reg_file/registers_reg_0_3_6_7/RAMA_D1/CLK



