{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1623738065065 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623738065065 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 15 11:51:01 2021 " "Processing started: Tue Jun 15 11:51:01 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623738065065 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623738065065 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623738065066 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1623738066500 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1623738066501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/control_unit_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file tb/control_unit_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_unit_tb " "Found entity 1: Control_unit_tb" {  } { { "tb/Control_unit_tb.v" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/tb/Control_unit_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623738104834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623738104834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/state_machine_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file tb/state_machine_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 state_machine_tb " "Found entity 1: state_machine_tb" {  } { { "tb/state_machine_tb.v" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/tb/state_machine_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623738104838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623738104838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/test_tb1.v 1 1 " "Found 1 design units, including 1 entities, in source file tb/test_tb1.v" { { "Info" "ISGN_ENTITY_NAME" "1 test1_tb " "Found entity 1: test1_tb" {  } { { "tb/test_tb1.v" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/tb/test_tb1.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623738104930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623738104930 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "read_file_tb.v(24) " "Verilog HDL information at read_file_tb.v(24): always construct contains both blocking and non-blocking assignments" {  } { { "tb/read_file_tb.v" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/tb/read_file_tb.v" 24 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1623738104944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/read_file_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file tb/read_file_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_file_tb " "Found entity 1: read_file_tb" {  } { { "tb/read_file_tb.v" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/tb/read_file_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623738104946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623738104946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_ip " "Found entity 1: memory_ip" {  } { { "memory_ip.v" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/memory_ip.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623738104962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623738104962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/memory_ip_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file tb/memory_ip_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_ip_tb " "Found entity 1: memory_ip_tb" {  } { { "tb/memory_ip_tb.v" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/tb/memory_ip_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623738104974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623738104974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/bus_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file tb/bus_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 BUS_tb " "Found entity 1: BUS_tb" {  } { { "tb/BUS_tb.v" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/tb/BUS_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623738104984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623738104984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/ac_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file tb/ac_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ac_tb " "Found entity 1: ac_tb" {  } { { "tb/ac_tb.v" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/tb/ac_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623738105002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623738105002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/alu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file tb/alu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "tb/ALU_tb.v" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/tb/ALU_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623738105014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623738105014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "Register.v" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623738105019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623738105019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "Processor.v" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/Processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623738105022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623738105022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623738105025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623738105025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ac.v 1 1 " "Found 1 design units, including 1 entities, in source file ac.v" { { "Info" "ISGN_ENTITY_NAME" "1 AC " "Found entity 1: AC" {  } { { "AC.v" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/AC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623738105034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623738105034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.v 1 1 " "Found 1 design units, including 1 entities, in source file ir.v" { { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.v" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/IR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623738105038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623738105038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623738105041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623738105041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.v 1 1 " "Found 1 design units, including 1 entities, in source file bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 BUS " "Found entity 1: BUS" {  } { { "BUS.v" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/BUS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623738105045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623738105045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "Control_Unit.v" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/Control_Unit.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623738105068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623738105068 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r R Processor_datapath.v(9) " "Verilog HDL Declaration information at Processor_datapath.v(9): object \"r\" differs only in case from object \"R\" in the same scope" {  } { { "Processor_datapath.v" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/Processor_datapath.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623738105080 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ar AR Processor_datapath.v(9) " "Verilog HDL Declaration information at Processor_datapath.v(9): object \"ar\" differs only in case from object \"AR\" in the same scope" {  } { { "Processor_datapath.v" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/Processor_datapath.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623738105080 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dr DR Processor_datapath.v(9) " "Verilog HDL Declaration information at Processor_datapath.v(9): object \"dr\" differs only in case from object \"DR\" in the same scope" {  } { { "Processor_datapath.v" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/Processor_datapath.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623738105081 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ac AC Processor_datapath.v(9) " "Verilog HDL Declaration information at Processor_datapath.v(9): object \"ac\" differs only in case from object \"AC\" in the same scope" {  } { { "Processor_datapath.v" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/Processor_datapath.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623738105081 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pc PC Processor_datapath.v(9) " "Verilog HDL Declaration information at Processor_datapath.v(9): object \"pc\" differs only in case from object \"PC\" in the same scope" {  } { { "Processor_datapath.v" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/Processor_datapath.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623738105081 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ir IR Processor_datapath.v(11) " "Verilog HDL Declaration information at Processor_datapath.v(11): object \"ir\" differs only in case from object \"IR\" in the same scope" {  } { { "Processor_datapath.v" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/Processor_datapath.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623738105081 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "alu ALU Processor_datapath.v(9) " "Verilog HDL Declaration information at Processor_datapath.v(9): object \"alu\" differs only in case from object \"ALU\" in the same scope" {  } { { "Processor_datapath.v" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/Processor_datapath.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623738105081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "Processor_datapath.v" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/Processor_datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623738105082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623738105082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_machine.v 1 1 " "Found 1 design units, including 1 entities, in source file state_machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 state_machine " "Found entity 1: state_machine" {  } { { "state_machine.v" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/state_machine.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623738105092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623738105092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_layer.v 1 1 " "Found 1 design units, including 1 entities, in source file top_layer.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_layer " "Found entity 1: top_layer" {  } { { "top_layer.v" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/top_layer.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623738105108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623738105108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.v 1 1 " "Found 1 design units, including 1 entities, in source file clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "clock.v" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/clock.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623738105117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623738105117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 0 0 " "Found 0 design units, including 0 entities, in source file test.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623738105119 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rden_sig top_layer.v(24) " "Verilog HDL Implicit Net warning at top_layer.v(24): created implicit net for \"rden_sig\"" {  } { { "top_layer.v" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/top_layer.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623738105120 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mem_write_data top_layer.v(25) " "Verilog HDL Implicit Net warning at top_layer.v(25): created implicit net for \"mem_write_data\"" {  } { { "top_layer.v" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/top_layer.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623738105121 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mem_write_ins top_layer.v(36) " "Verilog HDL Implicit Net warning at top_layer.v(36): created implicit net for \"mem_write_ins\"" {  } { { "top_layer.v" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/top_layer.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623738105121 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Control_Unit " "Elaborating entity \"Control_Unit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1623738105334 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "control_out\[3\] GND " "Pin \"control_out\[3\]\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/Control_Unit.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623738106435 "|Control_Unit|control_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "control_out\[7\] GND " "Pin \"control_out\[7\]\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/Control_Unit.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623738106435 "|Control_Unit|control_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "control_out\[8\] GND " "Pin \"control_out\[8\]\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/Control_Unit.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623738106435 "|Control_Unit|control_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "control_out\[11\] GND " "Pin \"control_out\[11\]\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/Control_Unit.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623738106435 "|Control_Unit|control_out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "control_out\[13\] GND " "Pin \"control_out\[13\]\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/Control_Unit.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623738106435 "|Control_Unit|control_out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "control_out\[15\] GND " "Pin \"control_out\[15\]\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/Control_Unit.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623738106435 "|Control_Unit|control_out[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_write\[1\] GND " "Pin \"mem_write\[1\]\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/Control_Unit.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623738106435 "|Control_Unit|mem_write[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1623738106435 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1623738106624 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/output_files/Processor.map.smsg " "Generated suppressed messages file D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/output_files/Processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623738107409 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1623738107713 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623738107713 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "44 " "Implemented 44 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1623738107906 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1623738107906 ""} { "Info" "ICUT_CUT_TM_LCELLS" "19 " "Implemented 19 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1623738107906 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1623738107906 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4749 " "Peak virtual memory: 4749 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623738107960 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 15 11:51:47 2021 " "Processing ended: Tue Jun 15 11:51:47 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623738107960 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623738107960 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623738107960 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1623738107960 ""}
