DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
(DmPackageRef
library "ieee"
unitName "std_logic_unsigned"
)
(DmPackageRef
library "utils"
unitName "pkg_types"
)
(DmPackageRef
library "hsio"
unitName "pkg_hsio_globals"
)
]
libraryRefs [
"ieee"
"utils"
"hsio"
"locallink"
]
)
version "25.1"
appVersion "2013.1 (Build 6)"
model (Symbol
commonDM (CommonDM
ldm (LogicalDM
ordering 1
suid 86,0
usingSuid 1
emptyRow *1 (LEmptyRow
)
uid 402,0
optionalChildren [
*2 (RefLabelRowHdr
)
*3 (TitleRowHdr
)
*4 (FilterRowHdr
)
*5 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*6 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*7 (GroupColHdr
tm "GroupColHdrMgr"
)
*8 (NameColHdr
tm "NameColHdrMgr"
)
*9 (ModeColHdr
tm "ModeColHdrMgr"
)
*10 (TypeColHdr
tm "TypeColHdrMgr"
)
*11 (BoundsColHdr
tm "BoundsColHdrMgr"
)
*12 (InitColHdr
tm "InitColHdrMgr"
)
*13 (EolColHdr
tm "EolColHdrMgr"
)
*14 (LogPort
port (LogicalPort
decl (Decl
n "clk"
t "std_logic"
prec "-- infrastructure"
preAdd 0
o 9
suid 6,0
)
)
uid 312,0
)
*15 (LogPort
port (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 10
suid 32,0
)
)
uid 364,0
)
*16 (LogPort
port (LogicalPort
m 1
decl (Decl
n "db_data_o"
t "slv16"
posAdd 0
o 8
suid 70,0
)
)
uid 929,0
)
*17 (LogPort
port (LogicalPort
m 1
decl (Decl
n "db_wr_o"
t "slv32"
preAdd 0
o 7
suid 71,0
)
)
uid 931,0
)
*18 (LogPort
port (LogicalPort
decl (Decl
n "oc_data_i"
t "slv16"
o 4
suid 72,0
)
)
uid 933,0
)
*19 (LogPort
port (LogicalPort
decl (Decl
n "oc_valid_i"
t "std_logic"
prec "-- oc rx interface"
preAdd 0
o 3
suid 74,0
)
)
uid 937,0
)
*20 (LogPort
port (LogicalPort
m 1
decl (Decl
n "reg_o"
t "t_reg_bus"
prec "-- registers"
preAdd 0
posAdd 0
o 6
suid 82,0
)
)
uid 1135,0
)
*21 (LogPort
port (LogicalPort
decl (Decl
n "lld_i"
t "std_logic"
o 2
suid 84,0
)
)
uid 1200,0
)
*22 (LogPort
port (LogicalPort
m 1
decl (Decl
n "lls_o"
t "t_llsrc"
prec "-- locallink tx interface"
preAdd 0
o 1
suid 85,0
)
)
uid 1202,0
)
*23 (LogPort
port (LogicalPort
m 1
decl (Decl
n "oc_dack_no"
t "std_logic"
o 5
suid 86,0
)
)
uid 1255,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 415,0
optionalChildren [
*24 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *25 (MRCItem
litem &1
pos 9
dimension 20
)
uid 417,0
optionalChildren [
*26 (MRCItem
litem &2
pos 0
dimension 20
uid 418,0
)
*27 (MRCItem
litem &3
pos 1
dimension 23
uid 419,0
)
*28 (MRCItem
litem &4
pos 2
hidden 1
dimension 20
uid 420,0
)
*29 (MRCItem
litem &14
pos 0
dimension 20
uid 313,0
)
*30 (MRCItem
litem &15
pos 1
dimension 20
uid 365,0
)
*31 (MRCItem
litem &16
pos 2
dimension 20
uid 930,0
)
*32 (MRCItem
litem &17
pos 3
dimension 20
uid 932,0
)
*33 (MRCItem
litem &18
pos 4
dimension 20
uid 934,0
)
*34 (MRCItem
litem &19
pos 5
dimension 20
uid 938,0
)
*35 (MRCItem
litem &20
pos 6
dimension 20
uid 1136,0
)
*36 (MRCItem
litem &21
pos 7
dimension 20
uid 1201,0
)
*37 (MRCItem
litem &22
pos 8
dimension 20
uid 1203,0
)
*38 (MRCItem
litem &23
pos 9
dimension 20
uid 1256,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 421,0
optionalChildren [
*39 (MRCItem
litem &5
pos 0
dimension 20
uid 422,0
)
*40 (MRCItem
litem &7
pos 1
dimension 50
uid 423,0
)
*41 (MRCItem
litem &8
pos 2
dimension 100
uid 424,0
)
*42 (MRCItem
litem &9
pos 3
dimension 50
uid 425,0
)
*43 (MRCItem
litem &10
pos 4
dimension 100
uid 426,0
)
*44 (MRCItem
litem &11
pos 5
dimension 100
uid 427,0
)
*45 (MRCItem
litem &12
pos 6
dimension 50
uid 428,0
)
*46 (MRCItem
litem &13
pos 7
dimension 80
uid 429,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 416,0
vaOverrides [
]
)
]
)
uid 401,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *47 (LEmptyRow
)
uid 431,0
optionalChildren [
*48 (RefLabelRowHdr
)
*49 (TitleRowHdr
)
*50 (FilterRowHdr
)
*51 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*52 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*53 (GroupColHdr
tm "GroupColHdrMgr"
)
*54 (NameColHdr
tm "GenericNameColHdrMgr"
)
*55 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*56 (InitColHdr
tm "GenericValueColHdrMgr"
)
*57 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*58 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 443,0
optionalChildren [
*59 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *60 (MRCItem
litem &47
pos 0
dimension 20
)
uid 445,0
optionalChildren [
*61 (MRCItem
litem &48
pos 0
dimension 20
uid 446,0
)
*62 (MRCItem
litem &49
pos 1
dimension 23
uid 447,0
)
*63 (MRCItem
litem &50
pos 2
hidden 1
dimension 20
uid 448,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 449,0
optionalChildren [
*64 (MRCItem
litem &51
pos 0
dimension 20
uid 450,0
)
*65 (MRCItem
litem &53
pos 1
dimension 50
uid 451,0
)
*66 (MRCItem
litem &54
pos 2
dimension 100
uid 452,0
)
*67 (MRCItem
litem &55
pos 3
dimension 100
uid 453,0
)
*68 (MRCItem
litem &56
pos 4
dimension 50
uid 454,0
)
*69 (MRCItem
litem &57
pos 5
dimension 50
uid 455,0
)
*70 (MRCItem
litem &58
pos 6
dimension 80
uid 456,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 444,0
vaOverrides [
]
)
]
)
uid 430,0
type 1
)
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "/home/warren/slhc/trunk/hds_project/../ocb/src"
)
(vvPair
variable "HDSDir"
value "/home/warren/slhc/trunk/hds_project/../ocb/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/warren/slhc/trunk/hds_project/../ocb/hds/ocb_regblock/symbol.sb.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/warren/slhc/trunk/hds_project/../ocb/hds/ocb_regblock/symbol.sb.user"
)
(vvPair
variable "SourceDir"
value "/home/warren/slhc/trunk/hds_project/../ocb/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "symbol"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
value "/home/warren/slhc/trunk/hds_project/../ocb/hds/ocb_regblock"
)
(vvPair
variable "d_logical"
value "/home/warren/slhc/trunk/hds_project/../ocb/hds/ocb_regblock"
)
(vvPair
variable "date"
value "07/21/14"
)
(vvPair
variable "day"
value "Mon"
)
(vvPair
variable "day_long"
value "Monday"
)
(vvPair
variable "dd"
value "21"
)
(vvPair
variable "entity_name"
value "ocb_regblock"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "symbol.sb"
)
(vvPair
variable "f_logical"
value "symbol.sb"
)
(vvPair
variable "f_noext"
value "symbol"
)
(vvPair
variable "graphical_source_author"
value "warren"
)
(vvPair
variable "graphical_source_date"
value "07/21/14"
)
(vvPair
variable "graphical_source_group"
value "man"
)
(vvPair
variable "graphical_source_time"
value "16:32:15"
)
(vvPair
variable "group"
value "man"
)
(vvPair
variable "host"
value "pc140.hep.ucl.ac.uk"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "ocb"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/../ocb/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/../ocb/sim/work"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/../hsio/ps"
)
(vvPair
variable "mm"
value "07"
)
(vvPair
variable "module_name"
value "ocb_regblock"
)
(vvPair
variable "month"
value "Jul"
)
(vvPair
variable "month_long"
value "July"
)
(vvPair
variable "p"
value "/home/warren/slhc/trunk/hds_project/../ocb/hds/ocb_regblock/symbol.sb"
)
(vvPair
variable "p_logical"
value "/home/warren/slhc/trunk/hds_project/../ocb/hds/ocb_regblock/symbol.sb"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hsio"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$HDS_HOME/../Modeltech/linux_x86_64"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "$HDS_HOME/../Precision/Mgc_home/bin"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "sb"
)
(vvPair
variable "this_file"
value "symbol"
)
(vvPair
variable "this_file_logical"
value "symbol"
)
(vvPair
variable "time"
value "16:32:15"
)
(vvPair
variable "unit"
value "ocb_regblock"
)
(vvPair
variable "user"
value "warren"
)
(vvPair
variable "version"
value "2013.1 (Build 6)"
)
(vvPair
variable "view"
value "symbol"
)
(vvPair
variable "year"
value "2014"
)
(vvPair
variable "yy"
value "14"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 400,0
optionalChildren [
*71 (SymbolBody
uid 8,0
optionalChildren [
*72 (CptPort
uid 76,0
ps "OnEdgeStrategy"
shape (Triangle
uid 77,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,79625,15000,80375"
)
tg (CPTG
uid 78,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 79,0
va (VaSet
)
xt "16000,79500,17000,80500"
st "clk"
blo "16000,80300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 80,0
va (VaSet
)
xt "44000,13000,53300,15000"
st "-- infrastructure
clk        : in     std_logic  ;
"
)
thePort (LogicalPort
lang 2
decl (Decl
n "clk"
t "std_logic"
prec "-- infrastructure"
preAdd 0
o 9
suid 6,0
)
)
)
*73 (CptPort
uid 206,0
ps "OnEdgeStrategy"
shape (Triangle
uid 207,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,80625,15000,81375"
)
tg (CPTG
uid 208,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 209,0
va (VaSet
)
xt "16000,80600,17000,81600"
st "rst"
blo "16000,81400"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 210,0
va (VaSet
)
xt "44000,15000,52900,16000"
st "rst        : in     std_logic 
"
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 10
suid 32,0
)
)
)
*74 (CptPort
uid 894,0
ps "OnEdgeStrategy"
shape (Triangle
uid 895,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,85625,35750,86375"
)
tg (CPTG
uid 896,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 897,0
va (VaSet
)
xt "29900,85500,34000,86500"
st "db_data_o"
ju 2
blo "34000,86300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 898,0
va (VaSet
)
xt "44000,12000,54100,13000"
st "db_data_o  : out    slv16  ;
"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "db_data_o"
t "slv16"
posAdd 0
o 8
suid 70,0
)
)
)
*75 (CptPort
uid 899,0
ps "OnEdgeStrategy"
shape (Triangle
uid 900,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,86625,35750,87375"
)
tg (CPTG
uid 901,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 902,0
va (VaSet
)
xt "30600,86500,34000,87500"
st "db_wr_o"
ju 2
blo "34000,87300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 903,0
va (VaSet
)
xt "44000,11000,53800,12000"
st "db_wr_o    : out    slv32  ;
"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "db_wr_o"
t "slv32"
preAdd 0
o 7
suid 71,0
)
)
)
*76 (CptPort
uid 904,0
ps "OnEdgeStrategy"
shape (Triangle
uid 905,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,83625,15000,84375"
)
tg (CPTG
uid 906,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 907,0
va (VaSet
)
xt "16000,83500,19700,84500"
st "oc_data_i"
blo "16000,84300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 908,0
va (VaSet
)
xt "44000,7000,53400,8000"
st "oc_data_i  : in     slv16  ;
"
)
thePort (LogicalPort
decl (Decl
n "oc_data_i"
t "slv16"
o 4
suid 72,0
)
)
)
*77 (CptPort
uid 914,0
ps "OnEdgeStrategy"
shape (Triangle
uid 915,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,82625,15000,83375"
)
tg (CPTG
uid 916,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 917,0
va (VaSet
)
xt "16000,82500,20400,83500"
st "oc_valid_i"
blo "16000,83300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 918,0
va (VaSet
)
xt "44000,5000,54800,7000"
st "-- oc rx interface
oc_valid_i : in     std_logic  ;
"
)
thePort (LogicalPort
lang 2
decl (Decl
n "oc_valid_i"
t "std_logic"
prec "-- oc rx interface"
preAdd 0
o 3
suid 74,0
)
)
)
*78 (CptPort
uid 1130,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1131,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,83625,35750,84375"
)
tg (CPTG
uid 1132,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1133,0
va (VaSet
)
xt "31800,83500,34000,84500"
st "reg_o"
ju 2
blo "34000,84300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1134,0
va (VaSet
)
xt "44000,9000,54700,11000"
st "-- registers
reg_o      : out    t_reg_bus  ;
"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "reg_o"
t "t_reg_bus"
prec "-- registers"
preAdd 0
posAdd 0
o 6
suid 82,0
)
)
)
*79 (CptPort
uid 1190,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1191,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,80625,35750,81375"
)
tg (CPTG
uid 1192,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1193,0
va (VaSet
)
xt "32400,80500,34000,81500"
st "lld_i"
ju 2
blo "34000,81300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1194,0
va (VaSet
)
xt "44000,4000,53500,5000"
st "lld_i      : in     std_logic  ;
"
)
thePort (LogicalPort
decl (Decl
n "lld_i"
t "std_logic"
o 2
suid 84,0
)
)
)
*80 (CptPort
uid 1195,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1196,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,79625,35750,80375"
)
tg (CPTG
uid 1197,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1198,0
va (VaSet
)
xt "32200,79500,34000,80500"
st "lls_o"
ju 2
blo "34000,80300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1199,0
va (VaSet
)
xt "44000,2000,52800,4000"
st "-- locallink tx interface
lls_o      : out    t_llsrc  ;
"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "lls_o"
t "t_llsrc"
prec "-- locallink tx interface"
preAdd 0
o 1
suid 85,0
)
)
)
*81 (CptPort
uid 1250,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1251,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,84625,15000,85375"
)
tg (CPTG
uid 1252,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1253,0
va (VaSet
)
xt "16000,84500,21100,85500"
st "oc_dack_no"
blo "16000,85300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1254,0
va (VaSet
)
xt "44000,8000,55800,9000"
st "oc_dack_no : out    std_logic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "oc_dack_no"
t "std_logic"
o 5
suid 86,0
)
)
)
]
shape (Rectangle
uid 1303,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,79000,35000,89000"
)
biTextGroup (BiTextGroup
uid 10,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
uid 11,0
va (VaSet
font "lucidatypewriter,8,1"
)
xt "22950,79000,24450,80000"
st "ocb"
blo "22950,79800"
)
second (Text
uid 12,0
va (VaSet
font "lucidatypewriter,8,1"
)
xt "22950,80000,29450,81000"
st "ocb_regblock"
blo "22950,80800"
)
)
gi *82 (GenericInterface
uid 13,0
ps "CenterOffsetStrategy"
matrix (Matrix
uid 14,0
text (MLText
uid 15,0
va (VaSet
)
xt "-19000,135000,-10900,136000"
st "Generic Declarations"
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
)
portVis (PortSigDisplay
)
)
*83 (Grouping
uid 16,0
optionalChildren [
*84 (CommentText
uid 18,0
shape (Rectangle
uid 19,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "52000,79000,69000,80000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 20,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "52200,79000,62500,80000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*85 (CommentText
uid 21,0
shape (Rectangle
uid 22,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "69000,75000,73000,76000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 23,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "69200,75000,72100,76000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*86 (CommentText
uid 24,0
shape (Rectangle
uid 25,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "52000,77000,69000,78000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 26,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "52200,77000,62100,78000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*87 (CommentText
uid 27,0
shape (Rectangle
uid 28,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "48000,77000,52000,78000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 29,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "48200,77000,49900,78000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*88 (CommentText
uid 30,0
shape (Rectangle
uid 31,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "69000,76000,89000,80000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 32,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "69200,76200,78300,77200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*89 (CommentText
uid 33,0
shape (Rectangle
uid 34,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "73000,75000,89000,76000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 35,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "73200,75000,74800,76000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*90 (CommentText
uid 36,0
shape (Rectangle
uid 37,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "48000,75000,69000,77000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 38,0
va (VaSet
fg "32768,0,0"
)
xt "55050,75500,61950,76500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*91 (CommentText
uid 39,0
shape (Rectangle
uid 40,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "48000,78000,52000,79000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 41,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "48200,78000,50200,79000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*92 (CommentText
uid 42,0
shape (Rectangle
uid 43,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "48000,79000,52000,80000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 44,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "48200,79000,50900,80000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*93 (CommentText
uid 45,0
shape (Rectangle
uid 46,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "52000,78000,69000,79000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 47,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "52200,78000,62200,79000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 17,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "48000,75000,89000,80000"
)
oxt "14000,66000,55000,71000"
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *94 (PackageList
uid 48,0
stg "VerticalLayoutStrategy"
textVec [
*95 (Text
uid 49,0
va (VaSet
font "courier,8,1"
)
xt "0,0,6500,900"
st "Package List"
blo "0,700"
)
*96 (MLText
uid 50,0
va (VaSet
)
xt "0,900,12100,12900"
st "library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;

library utils;
use utils.pkg_types.all;

library hsio;
use hsio.pkg_hsio_globals.all;

library locallink;"
tm "PackageList"
)
]
)
windowSize "-5,-1,1435,874"
viewArea "4300,61388,51763,88844"
cachedDiagramExtent "-19000,0,89000,136000"
hasePageBreakOrigin 1
pageBreakOrigin "-20000,0"
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,1800,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "450,2150,1450,3050"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "lucidatypewriter,8,1"
)
xt "1000,1000,4000,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
parentGraphicsRef (HdmGraphicsRef
libraryName ""
entityName ""
viewName ""
)
defaultSymbolBody (SymbolBody
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,6000,39000,26000"
)
biTextGroup (BiTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "lucidatypewriter,8,1"
)
xt "24750,15000,29250,16000"
st "<library>"
blo "24750,15800"
)
second (Text
va (VaSet
font "lucidatypewriter,8,1"
)
xt "24750,16000,27750,17000"
st "<cell>"
blo "24750,16800"
)
)
gi *97 (GenericInterface
ps "CenterOffsetStrategy"
matrix (Matrix
text (MLText
va (VaSet
)
xt "0,12000,8100,13000"
st "Generic Declarations"
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sIVOD 1
)
portVis (PortSigDisplay
sIVOD 1
)
)
defaultCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1500,1750"
st "In0"
blo "0,1550"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
)
)
thePort (LogicalPort
decl (Decl
n "In0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
defaultCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
bg "0,0,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,3500,1750"
st "Buffer0"
blo "0,1550"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Buffer0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
DeclarativeBlock *98 (SymDeclBlock
uid 1,0
stg "SymDeclLayoutStrategy"
declLabel (Text
uid 2,0
va (VaSet
font "lucidatypewriter,8,1"
)
xt "42000,0,48500,1000"
st "Declarations"
blo "42000,800"
)
portLabel (Text
uid 3,0
va (VaSet
font "lucidatypewriter,8,1"
)
xt "42000,1000,45000,2000"
st "Ports:"
blo "42000,1800"
)
externalLabel (Text
uid 4,0
va (VaSet
font "lucidatypewriter,8,1"
)
xt "42000,16000,44500,17000"
st "User:"
blo "42000,16800"
)
internalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "lucidatypewriter,8,1"
)
xt "42000,0,49500,1000"
st "Internal User:"
blo "42000,800"
)
externalText (MLText
uid 5,0
va (VaSet
)
xt "44000,17000,44000,17000"
tm "SyDeclarativeTextMgr"
)
internalText (MLText
uid 7,0
va (VaSet
isHidden 1
)
xt "42000,0,42000,0"
tm "SyDeclarativeTextMgr"
)
)
lastUid 1303,0
activeModelName "Symbol"
)
