{"Source Block": ["hdl/library/util_mii_to_rmii/mac_phy_link.v@135:145@HdlStmAssign", "    end else begin\n      tx_dibit_d <= tx_dibit;\n    end\n  end\n\n  assign dibit_sample = RATE_10_100 ? (reg_count_w == 5'b01001 ? 1'b1 : 1'b0) : rising_tx_clk_r1;\n  assign num_w = num_r + 1;\n  assign mii_tx_clk = mii_tx_clk_10_100_r;\n  assign reg_count_w = reg_count;\n  assign rmii_txd = rmii_txd_r;\n  assign rmii_tx_en = rmii_tx_en_r;\n"], "Clone Blocks": [["hdl/library/util_mii_to_rmii/mac_phy_link.v@136:146", "      tx_dibit_d <= tx_dibit;\n    end\n  end\n\n  assign dibit_sample = RATE_10_100 ? (reg_count_w == 5'b01001 ? 1'b1 : 1'b0) : rising_tx_clk_r1;\n  assign num_w = num_r + 1;\n  assign mii_tx_clk = mii_tx_clk_10_100_r;\n  assign reg_count_w = reg_count;\n  assign rmii_txd = rmii_txd_r;\n  assign rmii_tx_en = rmii_tx_en_r;\n  assign tx_dibit = ~mii_tx_clk;\n"], ["hdl/library/util_mii_to_rmii/mac_phy_link.v@140:148", "  assign dibit_sample = RATE_10_100 ? (reg_count_w == 5'b01001 ? 1'b1 : 1'b0) : rising_tx_clk_r1;\n  assign num_w = num_r + 1;\n  assign mii_tx_clk = mii_tx_clk_10_100_r;\n  assign reg_count_w = reg_count;\n  assign rmii_txd = rmii_txd_r;\n  assign rmii_tx_en = rmii_tx_en_r;\n  assign tx_dibit = ~mii_tx_clk;\n\nendmodule\n"], ["hdl/library/util_mii_to_rmii/mac_phy_link.v@138:148", "  end\n\n  assign dibit_sample = RATE_10_100 ? (reg_count_w == 5'b01001 ? 1'b1 : 1'b0) : rising_tx_clk_r1;\n  assign num_w = num_r + 1;\n  assign mii_tx_clk = mii_tx_clk_10_100_r;\n  assign reg_count_w = reg_count;\n  assign rmii_txd = rmii_txd_r;\n  assign rmii_tx_en = rmii_tx_en_r;\n  assign tx_dibit = ~mii_tx_clk;\n\nendmodule\n"], ["hdl/library/util_mii_to_rmii/mac_phy_link.v@137:147", "    end\n  end\n\n  assign dibit_sample = RATE_10_100 ? (reg_count_w == 5'b01001 ? 1'b1 : 1'b0) : rising_tx_clk_r1;\n  assign num_w = num_r + 1;\n  assign mii_tx_clk = mii_tx_clk_10_100_r;\n  assign reg_count_w = reg_count;\n  assign rmii_txd = rmii_txd_r;\n  assign rmii_tx_en = rmii_tx_en_r;\n  assign tx_dibit = ~mii_tx_clk;\n\n"], ["hdl/library/util_mii_to_rmii/mac_phy_link.v@139:148", "\n  assign dibit_sample = RATE_10_100 ? (reg_count_w == 5'b01001 ? 1'b1 : 1'b0) : rising_tx_clk_r1;\n  assign num_w = num_r + 1;\n  assign mii_tx_clk = mii_tx_clk_10_100_r;\n  assign reg_count_w = reg_count;\n  assign rmii_txd = rmii_txd_r;\n  assign rmii_tx_en = rmii_tx_en_r;\n  assign tx_dibit = ~mii_tx_clk;\n\nendmodule\n"]], "Diff Content": {"Delete": [[140, "  assign dibit_sample = RATE_10_100 ? (reg_count_w == 5'b01001 ? 1'b1 : 1'b0) : rising_tx_clk_r1;\n"]], "Add": [[140, "  assign dibit_sample = RATE_10_100 ? ((reg_count_w == 5'b01001) ? 1'b1 : 1'b0) : rising_tx_clk_r1;\n"]]}}