{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 20 23:16:02 2022 " "Info: Processing started: Tue Dec 20 23:16:02 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off LW2 -c LW2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LW2 -c LW2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "LW2.bdf" "" { Schematic "D:/папки/09-03-01/Проектирование систем обработки и передачи информации Востриков/ЛР2/LW2.bdf" { { 96 176 344 112 "clk" "" } } } } { "d:/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk " "Info: No valid register-to-register data paths exist for clock \"clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_cdk:auto_generated\|pipeline_dffe\[7\] B\[1\] clk 4.564 ns register " "Info: tsu for register \"lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_cdk:auto_generated\|pipeline_dffe\[7\]\" (data pin = \"B\[1\]\", clock pin = \"clk\") is 4.564 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.962 ns + Longest pin register " "Info: + Longest pin to register delay is 6.962 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.867 ns) 0.867 ns B\[1\] 1 PIN PIN_A5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.867 ns) = 0.867 ns; Loc. = PIN_A5; Fanout = 3; PIN Node = 'B\[1\]'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[1] } "NODE_NAME" } } { "LW2.bdf" "" { Schematic "D:/папки/09-03-01/Проектирование систем обработки и передачи информации Востриков/ЛР2/LW2.bdf" { { 112 72 240 128 "B\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.182 ns) + CELL(0.516 ns) 6.565 ns lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_cdk:auto_generated\|op_1~6 2 COMB LCCOMB_X21_Y1_N18 2 " "Info: 2: + IC(5.182 ns) + CELL(0.516 ns) = 6.565 ns; Loc. = LCCOMB_X21_Y1_N18; Fanout = 2; COMB Node = 'lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_cdk:auto_generated\|op_1~6'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.698 ns" { B[1] lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|op_1~6 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.600 ns lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_cdk:auto_generated\|op_1~10 3 COMB LCCOMB_X21_Y1_N20 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 6.600 ns; Loc. = LCCOMB_X21_Y1_N20; Fanout = 2; COMB Node = 'lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_cdk:auto_generated\|op_1~10'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|op_1~6 lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|op_1~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.635 ns lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_cdk:auto_generated\|op_1~14 4 COMB LCCOMB_X21_Y1_N22 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 6.635 ns; Loc. = LCCOMB_X21_Y1_N22; Fanout = 2; COMB Node = 'lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_cdk:auto_generated\|op_1~14'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|op_1~10 lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|op_1~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.670 ns lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_cdk:auto_generated\|op_1~18 5 COMB LCCOMB_X21_Y1_N24 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 6.670 ns; Loc. = LCCOMB_X21_Y1_N24; Fanout = 2; COMB Node = 'lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_cdk:auto_generated\|op_1~18'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|op_1~14 lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|op_1~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.705 ns lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_cdk:auto_generated\|op_1~22 6 COMB LCCOMB_X21_Y1_N26 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 6.705 ns; Loc. = LCCOMB_X21_Y1_N26; Fanout = 2; COMB Node = 'lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_cdk:auto_generated\|op_1~22'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|op_1~18 lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|op_1~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.740 ns lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_cdk:auto_generated\|op_1~26 7 COMB LCCOMB_X21_Y1_N28 1 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 6.740 ns; Loc. = LCCOMB_X21_Y1_N28; Fanout = 1; COMB Node = 'lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_cdk:auto_generated\|op_1~26'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|op_1~22 lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|op_1~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 6.865 ns lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_cdk:auto_generated\|op_1~29 8 COMB LCCOMB_X21_Y1_N30 1 " "Info: 8: + IC(0.000 ns) + CELL(0.125 ns) = 6.865 ns; Loc. = LCCOMB_X21_Y1_N30; Fanout = 1; COMB Node = 'lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_cdk:auto_generated\|op_1~29'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|op_1~26 lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|op_1~29 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 6.962 ns lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_cdk:auto_generated\|pipeline_dffe\[7\] 9 REG LCFF_X21_Y1_N31 2 " "Info: 9: + IC(0.000 ns) + CELL(0.097 ns) = 6.962 ns; Loc. = LCFF_X21_Y1_N31; Fanout = 2; REG Node = 'lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_cdk:auto_generated\|pipeline_dffe\[7\]'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|op_1~29 lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|pipeline_dffe[7] } "NODE_NAME" } } { "db/add_sub_cdk.tdf" "" { Text "D:/папки/09-03-01/Проектирование систем обработки и передачи информации Востриков/ЛР2/db/add_sub_cdk.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.780 ns ( 25.57 % ) " "Info: Total cell delay = 1.780 ns ( 25.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.182 ns ( 74.43 % ) " "Info: Total interconnect delay = 5.182 ns ( 74.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.962 ns" { B[1] lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|op_1~6 lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|op_1~10 lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|op_1~14 lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|op_1~18 lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|op_1~22 lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|op_1~26 lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|op_1~29 lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|pipeline_dffe[7] } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "6.962 ns" { B[1] {} B[1]~combout {} lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|op_1~6 {} lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|op_1~10 {} lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|op_1~14 {} lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|op_1~18 {} lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|op_1~22 {} lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|op_1~26 {} lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|op_1~29 {} lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|pipeline_dffe[7] {} } { 0.000ns 0.000ns 5.182ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.867ns 0.516ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/add_sub_cdk.tdf" "" { Text "D:/папки/09-03-01/Проектирование систем обработки и передачи информации Востриков/ЛР2/db/add_sub_cdk.tdf" 32 15 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.488 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clk'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LW2.bdf" "" { Schematic "D:/папки/09-03-01/Проектирование систем обработки и передачи информации Востриков/ЛР2/LW2.bdf" { { 96 176 344 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "LW2.bdf" "" { Schematic "D:/папки/09-03-01/Проектирование систем обработки и передачи информации Востриков/ЛР2/LW2.bdf" { { 96 176 344 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.673 ns) + CELL(0.618 ns) 2.488 ns lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_cdk:auto_generated\|pipeline_dffe\[7\] 3 REG LCFF_X21_Y1_N31 2 " "Info: 3: + IC(0.673 ns) + CELL(0.618 ns) = 2.488 ns; Loc. = LCFF_X21_Y1_N31; Fanout = 2; REG Node = 'lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_cdk:auto_generated\|pipeline_dffe\[7\]'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { clk~clkctrl lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|pipeline_dffe[7] } "NODE_NAME" } } { "db/add_sub_cdk.tdf" "" { Text "D:/папки/09-03-01/Проектирование систем обработки и передачи информации Востриков/ЛР2/db/add_sub_cdk.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.16 % ) " "Info: Total cell delay = 1.472 ns ( 59.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.016 ns ( 40.84 % ) " "Info: Total interconnect delay = 1.016 ns ( 40.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { clk clk~clkctrl lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|pipeline_dffe[7] } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "2.488 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|pipeline_dffe[7] {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.962 ns" { B[1] lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|op_1~6 lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|op_1~10 lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|op_1~14 lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|op_1~18 lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|op_1~22 lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|op_1~26 lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|op_1~29 lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|pipeline_dffe[7] } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "6.962 ns" { B[1] {} B[1]~combout {} lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|op_1~6 {} lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|op_1~10 {} lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|op_1~14 {} lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|op_1~18 {} lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|op_1~22 {} lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|op_1~26 {} lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|op_1~29 {} lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|pipeline_dffe[7] {} } { 0.000ns 0.000ns 5.182ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.867ns 0.516ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.097ns } "" } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { clk clk~clkctrl lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|pipeline_dffe[7] } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "2.488 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|pipeline_dffe[7] {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk OC lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_cdk:auto_generated\|pipeline_dffe\[2\] 6.866 ns register " "Info: tco from clock \"clk\" to destination pin \"OC\" through register \"lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_cdk:auto_generated\|pipeline_dffe\[2\]\" is 6.866 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.488 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clk'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LW2.bdf" "" { Schematic "D:/папки/09-03-01/Проектирование систем обработки и передачи информации Востриков/ЛР2/LW2.bdf" { { 96 176 344 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "LW2.bdf" "" { Schematic "D:/папки/09-03-01/Проектирование систем обработки и передачи информации Востриков/ЛР2/LW2.bdf" { { 96 176 344 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.673 ns) + CELL(0.618 ns) 2.488 ns lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_cdk:auto_generated\|pipeline_dffe\[2\] 3 REG LCFF_X21_Y1_N21 1 " "Info: 3: + IC(0.673 ns) + CELL(0.618 ns) = 2.488 ns; Loc. = LCFF_X21_Y1_N21; Fanout = 1; REG Node = 'lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_cdk:auto_generated\|pipeline_dffe\[2\]'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { clk~clkctrl lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|pipeline_dffe[2] } "NODE_NAME" } } { "db/add_sub_cdk.tdf" "" { Text "D:/папки/09-03-01/Проектирование систем обработки и передачи информации Востриков/ЛР2/db/add_sub_cdk.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.16 % ) " "Info: Total cell delay = 1.472 ns ( 59.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.016 ns ( 40.84 % ) " "Info: Total interconnect delay = 1.016 ns ( 40.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { clk clk~clkctrl lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|pipeline_dffe[2] } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "2.488 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|pipeline_dffe[2] {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/add_sub_cdk.tdf" "" { Text "D:/папки/09-03-01/Проектирование систем обработки и передачи информации Востриков/ЛР2/db/add_sub_cdk.tdf" 32 15 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.284 ns + Longest register pin " "Info: + Longest register to pin delay is 4.284 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_cdk:auto_generated\|pipeline_dffe\[2\] 1 REG LCFF_X21_Y1_N21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y1_N21; Fanout = 1; REG Node = 'lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_cdk:auto_generated\|pipeline_dffe\[2\]'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|pipeline_dffe[2] } "NODE_NAME" } } { "db/add_sub_cdk.tdf" "" { Text "D:/папки/09-03-01/Проектирование систем обработки и передачи информации Востриков/ЛР2/db/add_sub_cdk.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.366 ns) 0.644 ns inst12~0 2 COMB LCCOMB_X21_Y1_N0 1 " "Info: 2: + IC(0.278 ns) + CELL(0.366 ns) = 0.644 ns; Loc. = LCCOMB_X21_Y1_N0; Fanout = 1; COMB Node = 'inst12~0'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.644 ns" { lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|pipeline_dffe[2] inst12~0 } "NODE_NAME" } } { "LW2.bdf" "" { Schematic "D:/папки/09-03-01/Проектирование систем обработки и передачи информации Востриков/ЛР2/LW2.bdf" { { -24 712 776 120 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.196 ns) + CELL(0.053 ns) 0.893 ns inst33 3 COMB LCCOMB_X21_Y1_N4 1 " "Info: 3: + IC(0.196 ns) + CELL(0.053 ns) = 0.893 ns; Loc. = LCCOMB_X21_Y1_N4; Fanout = 1; COMB Node = 'inst33'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.249 ns" { inst12~0 inst33 } "NODE_NAME" } } { "LW2.bdf" "" { Schematic "D:/папки/09-03-01/Проектирование систем обработки и передачи информации Востриков/ЛР2/LW2.bdf" { { 232 1296 1360 280 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.237 ns) + CELL(2.154 ns) 4.284 ns OC 4 PIN PIN_W1 0 " "Info: 4: + IC(1.237 ns) + CELL(2.154 ns) = 4.284 ns; Loc. = PIN_W1; Fanout = 0; PIN Node = 'OC'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.391 ns" { inst33 OC } "NODE_NAME" } } { "LW2.bdf" "" { Schematic "D:/папки/09-03-01/Проектирование систем обработки и передачи информации Востриков/ЛР2/LW2.bdf" { { 248 1360 1536 264 "OC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.573 ns ( 60.06 % ) " "Info: Total cell delay = 2.573 ns ( 60.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.711 ns ( 39.94 % ) " "Info: Total interconnect delay = 1.711 ns ( 39.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.284 ns" { lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|pipeline_dffe[2] inst12~0 inst33 OC } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "4.284 ns" { lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|pipeline_dffe[2] {} inst12~0 {} inst33 {} OC {} } { 0.000ns 0.278ns 0.196ns 1.237ns } { 0.000ns 0.366ns 0.053ns 2.154ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { clk clk~clkctrl lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|pipeline_dffe[2] } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "2.488 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|pipeline_dffe[2] {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.284 ns" { lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|pipeline_dffe[2] inst12~0 inst33 OC } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "4.284 ns" { lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|pipeline_dffe[2] {} inst12~0 {} inst33 {} OC {} } { 0.000ns 0.278ns 0.196ns 1.237ns } { 0.000ns 0.366ns 0.053ns 2.154ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "clk OC 9.139 ns Longest " "Info: Longest tpd from source pin \"clk\" to destination pin \"OC\" is 9.139 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clk'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LW2.bdf" "" { Schematic "D:/папки/09-03-01/Проектирование систем обработки и передачи информации Востриков/ЛР2/LW2.bdf" { { 96 176 344 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.537 ns) + CELL(0.357 ns) 5.748 ns inst33 2 COMB LCCOMB_X21_Y1_N4 1 " "Info: 2: + IC(4.537 ns) + CELL(0.357 ns) = 5.748 ns; Loc. = LCCOMB_X21_Y1_N4; Fanout = 1; COMB Node = 'inst33'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.894 ns" { clk inst33 } "NODE_NAME" } } { "LW2.bdf" "" { Schematic "D:/папки/09-03-01/Проектирование систем обработки и передачи информации Востриков/ЛР2/LW2.bdf" { { 232 1296 1360 280 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.237 ns) + CELL(2.154 ns) 9.139 ns OC 3 PIN PIN_W1 0 " "Info: 3: + IC(1.237 ns) + CELL(2.154 ns) = 9.139 ns; Loc. = PIN_W1; Fanout = 0; PIN Node = 'OC'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.391 ns" { inst33 OC } "NODE_NAME" } } { "LW2.bdf" "" { Schematic "D:/папки/09-03-01/Проектирование систем обработки и передачи информации Востриков/ЛР2/LW2.bdf" { { 248 1360 1536 264 "OC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.365 ns ( 36.82 % ) " "Info: Total cell delay = 3.365 ns ( 36.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.774 ns ( 63.18 % ) " "Info: Total interconnect delay = 5.774 ns ( 63.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.139 ns" { clk inst33 OC } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "9.139 ns" { clk {} clk~combout {} inst33 {} OC {} } { 0.000ns 0.000ns 4.537ns 1.237ns } { 0.000ns 0.854ns 0.357ns 2.154ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_cdk:auto_generated\|pipeline_dffe\[4\] B\[4\] clk -2.522 ns register " "Info: th for register \"lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_cdk:auto_generated\|pipeline_dffe\[4\]\" (data pin = \"B\[4\]\", clock pin = \"clk\") is -2.522 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.488 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clk'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LW2.bdf" "" { Schematic "D:/папки/09-03-01/Проектирование систем обработки и передачи информации Востриков/ЛР2/LW2.bdf" { { 96 176 344 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "LW2.bdf" "" { Schematic "D:/папки/09-03-01/Проектирование систем обработки и передачи информации Востриков/ЛР2/LW2.bdf" { { 96 176 344 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.673 ns) + CELL(0.618 ns) 2.488 ns lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_cdk:auto_generated\|pipeline_dffe\[4\] 3 REG LCFF_X21_Y1_N25 1 " "Info: 3: + IC(0.673 ns) + CELL(0.618 ns) = 2.488 ns; Loc. = LCFF_X21_Y1_N25; Fanout = 1; REG Node = 'lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_cdk:auto_generated\|pipeline_dffe\[4\]'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { clk~clkctrl lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|pipeline_dffe[4] } "NODE_NAME" } } { "db/add_sub_cdk.tdf" "" { Text "D:/папки/09-03-01/Проектирование систем обработки и передачи информации Востриков/ЛР2/db/add_sub_cdk.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.16 % ) " "Info: Total cell delay = 1.472 ns ( 59.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.016 ns ( 40.84 % ) " "Info: Total interconnect delay = 1.016 ns ( 40.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { clk clk~clkctrl lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|pipeline_dffe[4] } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "2.488 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|pipeline_dffe[4] {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "db/add_sub_cdk.tdf" "" { Text "D:/папки/09-03-01/Проектирование систем обработки и передачи информации Востриков/ЛР2/db/add_sub_cdk.tdf" 32 15 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.159 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.159 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns B\[4\] 1 PIN PIN_W10 3 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_W10; Fanout = 3; PIN Node = 'B\[4\]'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[4] } "NODE_NAME" } } { "LW2.bdf" "" { Schematic "D:/папки/09-03-01/Проектирование систем обработки и передачи информации Востриков/ЛР2/LW2.bdf" { { 112 72 240 128 "B\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.772 ns) + CELL(0.491 ns) 5.062 ns lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_cdk:auto_generated\|op_1~17 2 COMB LCCOMB_X21_Y1_N24 1 " "Info: 2: + IC(3.772 ns) + CELL(0.491 ns) = 5.062 ns; Loc. = LCCOMB_X21_Y1_N24; Fanout = 1; COMB Node = 'lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_cdk:auto_generated\|op_1~17'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.263 ns" { B[4] lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|op_1~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 5.159 ns lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_cdk:auto_generated\|pipeline_dffe\[4\] 3 REG LCFF_X21_Y1_N25 1 " "Info: 3: + IC(0.000 ns) + CELL(0.097 ns) = 5.159 ns; Loc. = LCFF_X21_Y1_N25; Fanout = 1; REG Node = 'lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_cdk:auto_generated\|pipeline_dffe\[4\]'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|op_1~17 lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|pipeline_dffe[4] } "NODE_NAME" } } { "db/add_sub_cdk.tdf" "" { Text "D:/папки/09-03-01/Проектирование систем обработки и передачи информации Востриков/ЛР2/db/add_sub_cdk.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.387 ns ( 26.89 % ) " "Info: Total cell delay = 1.387 ns ( 26.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.772 ns ( 73.11 % ) " "Info: Total interconnect delay = 3.772 ns ( 73.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.159 ns" { B[4] lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|op_1~17 lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|pipeline_dffe[4] } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "5.159 ns" { B[4] {} B[4]~combout {} lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|op_1~17 {} lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|pipeline_dffe[4] {} } { 0.000ns 0.000ns 3.772ns 0.000ns } { 0.000ns 0.799ns 0.491ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { clk clk~clkctrl lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|pipeline_dffe[4] } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "2.488 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|pipeline_dffe[4] {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.159 ns" { B[4] lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|op_1~17 lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|pipeline_dffe[4] } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "5.159 ns" { B[4] {} B[4]~combout {} lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|op_1~17 {} lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|pipeline_dffe[4] {} } { 0.000ns 0.000ns 3.772ns 0.000ns } { 0.000ns 0.799ns 0.491ns 0.097ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "173 " "Info: Peak virtual memory: 173 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 20 23:16:02 2022 " "Info: Processing ended: Tue Dec 20 23:16:02 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
