#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Fri Sep  5 12:13:23 2025
# Process ID: 1494960
# Current directory: /home/intern-2501/internship
# Command line: vivado
# Log file: /home/intern-2501/internship/vivado.log
# Journal file: /home/intern-2501/internship/vivado.jou
# Running On        :broccoli
# Platform          :RedHatEnterprise
# Operating System  :Red Hat Enterprise Linux release 8.10 (Ootpa)
# Processor Detail  :Intel(R) Xeon(R) Gold 6242R CPU @ 3.10GHz
# CPU Frequency     :3800.005 MHz
# CPU Physical cores:40
# CPU Logical cores :80
# Host memory       :539818 MB
# Swap memory       :4294 MB
# Total Virtual     :544113 MB
# Available Virtual :506737 MB
#-----------------------------------------------------------
start_gui
open_project /home/intern-2501/Mamba_SSM_Block_ver6/Mamba_SSM_Block_ver6.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /TOOLS/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /TOOLS/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /TOOLS/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /TOOLS/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /TOOLS/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /TOOLS/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /TOOLS/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /TOOLS/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /TOOLS/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/tb_top_server.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/TOOLS/Xilinx/Vivado/2024.1/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 8565.023 ; gain = 479.398 ; free physical = 313811 ; free virtual = 482206
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tfbg676-2
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Device 21-9227] Part: xc7a200tfbg676-2 does not have CEAM library.
INFO: [Project 1-454] Reading design checkpoint '/home/intern-2501/Mamba_SSM_Block_ver6/Mamba_SSM_Block_ver6.gen/sources_1/ip/floating_point_0_1/floating_point_0.dcp' for cell 'u_add_yfinal/u_mul/u_fp16_add'
INFO: [Project 1-454] Reading design checkpoint '/home/intern-2501/Mamba_SSM_Block_ver6/Mamba_SSM_Block_ver6.gen/sources_1/ip/floating_point_1_1/floating_point_1.dcp' for cell 'u_dAh/g_mul[0].u_mul/u_fp16_mult'
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 9357.570 ; gain = 26.000 ; free physical = 312990 ; free virtual = 481386
INFO: [Netlist 29-17] Analyzing 9395 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/top.xdc]
Finished Parsing XDC File [/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.1 . Memory (MB): peak = 9640.387 ; gain = 0.000 ; free physical = 312793 ; free virtual = 481185
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1792 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 1792 instances

open_run: Time (s): cpu = 00:00:53 ; elapsed = 00:00:42 . Memory (MB): peak = 9871.434 ; gain = 1229.453 ; free physical = 312529 ; free virtual = 480926
report_power -name {power_1}
Command: report_power -name power_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
1 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:01:44 ; elapsed = 00:00:40 . Memory (MB): peak = 11145.016 ; gain = 428.105 ; free physical = 311386 ; free virtual = 479780
