{"vcs1":{"timestamp_begin":1728637946.442077694, "rt":1.75, "ut":0.50, "st":0.30}}
{"vcselab":{"timestamp_begin":1728637948.275700882, "rt":0.90, "ut":0.23, "st":0.21}}
{"link":{"timestamp_begin":1728637949.253688650, "rt":0.34, "ut":0.13, "st":0.20}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1728637945.841333081}
{"VCS_COMP_START_TIME": 1728637945.841333081}
{"VCS_COMP_END_TIME": 1728637950.940770611}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 331440}}
{"stitch_vcselab": {"peak_mem": 231556}}
