Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Aug 14 18:35:07 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xczu3eg
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    20 |
|    Minimum number of control sets                        |    20 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     7 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    20 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    15 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              18 |           14 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              51 |            7 |
| Yes          | No                    | No                     |             305 |           44 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             127 |           21 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+------------------------------------+-------------------------------+------------------+----------------+
| Clock Signal |            Enable Signal           |        Set/Reset Signal       | Slice Load Count | Bel Load Count |
+--------------+------------------------------------+-------------------------------+------------------+----------------+
|  clk         | fsm2/fsm2_write_en                 |                               |                1 |              2 |
|  clk         | fsm0/fsm0_write_en                 |                               |                2 |              3 |
|  clk         | fsm1/E[0]                          |                               |                2 |              4 |
|  clk         | fsm2/E[0]                          |                               |                2 |              4 |
|  clk         | fsm1/fsm1_write_en                 |                               |                2 |              4 |
|  clk         |                                    |                               |               14 |             18 |
|  clk         | div_pipe0/quotient_msk[31]_i_2_n_0 | div_pipe0/divisor[30]_i_1_n_0 |               11 |             31 |
|  clk         | div_pipe0/out[31]_i_2_n_0          | div_pipe0/out[31]_i_1_n_0     |                7 |             32 |
|  clk         | div_pipe0/bin_read1_0_write_en     |                               |               10 |             32 |
|  clk         | div_pipe0/dividend                 | div_pipe0/done_reg_0          |                9 |             32 |
|  clk         | div_pipe0/dividend[31]_i_1_n_0     |                               |                4 |             32 |
|  clk         | div_pipe0/quotient_msk[31]_i_2_n_0 | div_pipe0/done_reg_0          |               10 |             32 |
|  clk         | div_pipe0/quotient_msk[31]_i_2_n_0 |                               |                6 |             32 |
|  clk         | fsm1/L_int_read1_0_write_en        |                               |                7 |             32 |
|  clk         | fsm1/b_int_read0_0_write_en        |                               |               10 |             32 |
|  clk         | fsm1/x_i_0_write_en                |                               |                7 |             32 |
|  clk         | fsm0/L_int_read0_0_write_en        |                               |                5 |             32 |
|  clk         | fsm0/x_j_0_write_en                |                               |                5 |             32 |
|  clk         | mult_pipe0/bin_read0_0_write_en    |                               |               12 |             32 |
|  clk         |                                    | fsm0/RSTP                     |                7 |             51 |
+--------------+------------------------------------+-------------------------------+------------------+----------------+


