module top_module(
    input clk,
    input reset,
    input j,
    input k,
    output out); 

    /*
    This exercise has the same logic as exercise 3
    We only have to change it to synchronous
    */

    parameter OFF=0, ON=1; 
    reg state, next_state;

    always @(*) begin
        case(state)
            OFF: begin
                if(j) next_state = ON;
                else if(!j) next_state = OFF;
                else next_state = next_state;
            end
            ON: begin
                if(k) next_state = OFF;
                else if(!k) next_state = ON;
                else next_state = next_state;
            end
        endcase
    end

    //we remove the posedge reset, because it it synchronous
    always @(posedge clk) begin
        if(reset) state = OFF;
        else state = next_state;
    end

    assign out = (state)? 1 : 0;

endmodule
