vendor_name = ModelSim
source_file = 1, C:/Users/farru/OneDrive/Desktop/Single_Cycle_Test/HDL/Project_top_module.v
source_file = 1, C:/Users/farru/OneDrive/Desktop/Single_Cycle_Test/HDL/ALU.v
source_file = 1, C:/Users/farru/OneDrive/Desktop/Single_Cycle_Test/HDL/Instructions.hex
source_file = 1, C:/Users/farru/OneDrive/Desktop/Single_Cycle_Test/HDL/shifter.v
source_file = 1, C:/Users/farru/OneDrive/Desktop/Single_Cycle_Test/HDL/Register_simple.v
source_file = 1, C:/Users/farru/OneDrive/Desktop/Single_Cycle_Test/HDL/Register_rsten_neg.v
source_file = 1, C:/Users/farru/OneDrive/Desktop/Single_Cycle_Test/HDL/Register_rsten.v
source_file = 1, C:/Users/farru/OneDrive/Desktop/Single_Cycle_Test/HDL/Register_reset.v
source_file = 1, C:/Users/farru/OneDrive/Desktop/Single_Cycle_Test/HDL/Register_file.v
source_file = 1, C:/Users/farru/OneDrive/Desktop/Single_Cycle_Test/HDL/Register_en.v
source_file = 1, C:/Users/farru/OneDrive/Desktop/Single_Cycle_Test/HDL/Mux_16to1.v
source_file = 1, C:/Users/farru/OneDrive/Desktop/Single_Cycle_Test/HDL/Mux_4to1.v
source_file = 1, C:/Users/farru/OneDrive/Desktop/Single_Cycle_Test/HDL/Mux_2to1.v
source_file = 1, C:/Users/farru/OneDrive/Desktop/Single_Cycle_Test/HDL/Memory.v
source_file = 1, C:/Users/farru/OneDrive/Desktop/Single_Cycle_Test/HDL/Instruction_memory.v
source_file = 1, C:/Users/farru/OneDrive/Desktop/Single_Cycle_Test/HDL/hexto7seg.v
source_file = 1, C:/Users/farru/OneDrive/Desktop/Single_Cycle_Test/HDL/Extender.v
source_file = 1, C:/Users/farru/OneDrive/Desktop/Single_Cycle_Test/HDL/Decoder_4to16.v
source_file = 1, C:/Users/farru/OneDrive/Desktop/Single_Cycle_Test/HDL/Decoder_2to4.v
source_file = 1, C:/Users/farru/OneDrive/Desktop/Single_Cycle_Test/HDL/Adder.v
source_file = 1, C:/Users/farru/OneDrive/Desktop/Single_Cycle_Test/HDL/DataPath.v
source_file = 1, C:/Users/farru/OneDrive/Desktop/Single_Cycle_Test/HDL/Constant4.v
source_file = 1, C:/Users/farru/OneDrive/Desktop/Single_Cycle_Test/HDL/Controller.v
source_file = 1, C:/Users/farru/OneDrive/Desktop/Single_Cycle_Test/HDL/Single_Cycle_Computer.v
source_file = 1, C:/Users/farru/OneDrive/Desktop/Single_Cycle_Test/HDL/db/Lab2.cbx.xml
design_name = Project_top_module
instance = comp, \HEX0[0]~output\, HEX0[0]~output, Project_top_module, 1
instance = comp, \HEX0[1]~output\, HEX0[1]~output, Project_top_module, 1
instance = comp, \HEX0[2]~output\, HEX0[2]~output, Project_top_module, 1
instance = comp, \HEX0[3]~output\, HEX0[3]~output, Project_top_module, 1
instance = comp, \HEX0[4]~output\, HEX0[4]~output, Project_top_module, 1
instance = comp, \HEX0[5]~output\, HEX0[5]~output, Project_top_module, 1
instance = comp, \HEX0[6]~output\, HEX0[6]~output, Project_top_module, 1
instance = comp, \HEX1[0]~output\, HEX1[0]~output, Project_top_module, 1
instance = comp, \HEX1[1]~output\, HEX1[1]~output, Project_top_module, 1
instance = comp, \HEX1[2]~output\, HEX1[2]~output, Project_top_module, 1
instance = comp, \HEX1[3]~output\, HEX1[3]~output, Project_top_module, 1
instance = comp, \HEX1[4]~output\, HEX1[4]~output, Project_top_module, 1
instance = comp, \HEX1[5]~output\, HEX1[5]~output, Project_top_module, 1
instance = comp, \HEX1[6]~output\, HEX1[6]~output, Project_top_module, 1
instance = comp, \HEX2[0]~output\, HEX2[0]~output, Project_top_module, 1
instance = comp, \HEX2[1]~output\, HEX2[1]~output, Project_top_module, 1
instance = comp, \HEX2[2]~output\, HEX2[2]~output, Project_top_module, 1
instance = comp, \HEX2[3]~output\, HEX2[3]~output, Project_top_module, 1
instance = comp, \HEX2[4]~output\, HEX2[4]~output, Project_top_module, 1
instance = comp, \HEX2[5]~output\, HEX2[5]~output, Project_top_module, 1
instance = comp, \HEX2[6]~output\, HEX2[6]~output, Project_top_module, 1
instance = comp, \HEX3[0]~output\, HEX3[0]~output, Project_top_module, 1
instance = comp, \HEX3[1]~output\, HEX3[1]~output, Project_top_module, 1
instance = comp, \HEX3[2]~output\, HEX3[2]~output, Project_top_module, 1
instance = comp, \HEX3[3]~output\, HEX3[3]~output, Project_top_module, 1
instance = comp, \HEX3[4]~output\, HEX3[4]~output, Project_top_module, 1
instance = comp, \HEX3[5]~output\, HEX3[5]~output, Project_top_module, 1
instance = comp, \HEX3[6]~output\, HEX3[6]~output, Project_top_module, 1
instance = comp, \HEX4[0]~output\, HEX4[0]~output, Project_top_module, 1
instance = comp, \HEX4[1]~output\, HEX4[1]~output, Project_top_module, 1
instance = comp, \HEX4[2]~output\, HEX4[2]~output, Project_top_module, 1
instance = comp, \HEX4[3]~output\, HEX4[3]~output, Project_top_module, 1
instance = comp, \HEX4[4]~output\, HEX4[4]~output, Project_top_module, 1
instance = comp, \HEX4[5]~output\, HEX4[5]~output, Project_top_module, 1
instance = comp, \HEX4[6]~output\, HEX4[6]~output, Project_top_module, 1
instance = comp, \HEX5[0]~output\, HEX5[0]~output, Project_top_module, 1
instance = comp, \HEX5[1]~output\, HEX5[1]~output, Project_top_module, 1
instance = comp, \HEX5[2]~output\, HEX5[2]~output, Project_top_module, 1
instance = comp, \HEX5[3]~output\, HEX5[3]~output, Project_top_module, 1
instance = comp, \HEX5[4]~output\, HEX5[4]~output, Project_top_module, 1
instance = comp, \HEX5[5]~output\, HEX5[5]~output, Project_top_module, 1
instance = comp, \HEX5[6]~output\, HEX5[6]~output, Project_top_module, 1
instance = comp, \LEDR[0]~output\, LEDR[0]~output, Project_top_module, 1
instance = comp, \LEDR[1]~output\, LEDR[1]~output, Project_top_module, 1
instance = comp, \LEDR[2]~output\, LEDR[2]~output, Project_top_module, 1
instance = comp, \LEDR[3]~output\, LEDR[3]~output, Project_top_module, 1
instance = comp, \LEDR[4]~output\, LEDR[4]~output, Project_top_module, 1
instance = comp, \LEDR[5]~output\, LEDR[5]~output, Project_top_module, 1
instance = comp, \LEDR[6]~output\, LEDR[6]~output, Project_top_module, 1
instance = comp, \LEDR[7]~output\, LEDR[7]~output, Project_top_module, 1
instance = comp, \LEDR[8]~output\, LEDR[8]~output, Project_top_module, 1
instance = comp, \LEDR[9]~output\, LEDR[9]~output, Project_top_module, 1
instance = comp, \KEY[2]~input\, KEY[2]~input, Project_top_module, 1
instance = comp, \KEY[3]~input\, KEY[3]~input, Project_top_module, 1
instance = comp, \SW[0]~input\, SW[0]~input, Project_top_module, 1
instance = comp, \SW[1]~input\, SW[1]~input, Project_top_module, 1
instance = comp, \SW[2]~input\, SW[2]~input, Project_top_module, 1
instance = comp, \SW[3]~input\, SW[3]~input, Project_top_module, 1
instance = comp, \SW[4]~input\, SW[4]~input, Project_top_module, 1
instance = comp, \SW[5]~input\, SW[5]~input, Project_top_module, 1
instance = comp, \SW[6]~input\, SW[6]~input, Project_top_module, 1
instance = comp, \SW[7]~input\, SW[7]~input, Project_top_module, 1
instance = comp, \SW[8]~input\, SW[8]~input, Project_top_module, 1
instance = comp, \SW[9]~input\, SW[9]~input, Project_top_module, 1
instance = comp, \KEY[0]~input\, KEY[0]~input, Project_top_module, 1
instance = comp, \KEY[1]~input\, KEY[1]~input, Project_top_module, 1
