Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date             : Sun Nov 14 11:46:52 2021
| Host             : LAPTOP-BL8SG95L running 64-bit major release  (build 9200)
| Command          : report_power -file HOME_power_routed.rpt -pb HOME_power_summary_routed.pb -rpx HOME_power_routed.rpx
| Design           : HOME
| Device           : xc7a35tcsg324-3
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-----------------------------------+
| Total On-Chip Power (W)  | 146.899 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                      |
| Power Budget Margin (W)  | NA                                |
| Dynamic (W)              | 146.413                           |
| Device Static (W)        | 0.486                             |
| Effective TJA (C/W)      | 4.8                               |
| Max Ambient (C)          | 0.0                               |
| Junction Temperature (C) | 125.0                             |
| Confidence Level         | Low                               |
| Setting File             | ---                               |
| Simulation Activity File | ---                               |
| Design Nets Matched      | NA                                |
+--------------------------+-----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |    53.682 |     4528 |       --- |             --- |
|   LUT as Logic |    51.007 |     2815 |     20800 |           13.53 |
|   CARRY4       |     2.420 |      471 |      8150 |            5.78 |
|   Register     |     0.211 |      695 |     41600 |            1.67 |
|   F7/F8 Muxes  |     0.035 |       30 |     32600 |            0.09 |
|   BUFG         |     0.008 |        2 |        32 |            6.25 |
|   Others       |     0.000 |       95 |       --- |             --- |
| Signals        |    50.160 |     3795 |       --- |             --- |
| I/O            |    42.571 |       62 |       210 |           29.52 |
| Static Power   |     0.486 |          |           |                 |
| Total          |   146.899 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |   104.270 |     103.930 |      0.341 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     1.610 |       1.557 |      0.053 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |    12.026 |      12.025 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.010 |       0.000 |      0.010 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------+-----------+
| Name                | Power (W) |
+---------------------+-----------+
| HOME                |   146.413 |
|   M0                |     0.360 |
|     M0_seg7_0       |     0.360 |
|       t             |     0.253 |
|   M1                |     1.100 |
|     t               |     1.100 |
|       seg7_0        |     0.629 |
|   M2                |    94.731 |
|     seg7_0          |     8.580 |
|       t             |     8.580 |
|     t               |     0.071 |
|     tran1           |    84.796 |
|   M3                |     0.818 |
|     OUT_LED_reg[10] |     0.003 |
|     OUT_LED_reg[11] |     0.002 |
|     OUT_LED_reg[12] |     0.003 |
|     OUT_LED_reg[13] |     0.002 |
|     OUT_LED_reg[14] |     0.003 |
|     OUT_LED_reg[15] |     0.003 |
|     OUT_LED_reg[2]  |     0.003 |
|     OUT_LED_reg[3]  |     0.003 |
|     OUT_LED_reg[4]  |     0.003 |
|     OUT_LED_reg[5]  |     0.003 |
|     OUT_LED_reg[6]  |     0.003 |
|     OUT_LED_reg[7]  |     0.004 |
|     OUT_LED_reg[8]  |     0.003 |
|     OUT_LED_reg[9]  |     0.003 |
|     seg7_0          |     0.488 |
|       t             |     0.382 |
|   M4                |     3.834 |
|     OUT_LED_reg[10] |     0.005 |
|     OUT_LED_reg[11] |     0.005 |
|     OUT_LED_reg[12] |     0.005 |
|     OUT_LED_reg[13] |     0.007 |
|     OUT_LED_reg[14] |     0.007 |
|     OUT_LED_reg[15] |     0.006 |
|     OUT_LED_reg[3]  |     0.001 |
|     OUT_LED_reg[4]  |     0.002 |
|     OUT_LED_reg[5]  |     0.001 |
|     OUT_LED_reg[6]  |     0.003 |
|     OUT_LED_reg[7]  |     0.004 |
|     OUT_LED_reg[8]  |     0.004 |
|     OUT_LED_reg[9]  |     0.005 |
|     seg7_0          |     1.443 |
|       t             |     1.307 |
|   UO1               |     0.117 |
|   UO2               |     0.246 |
|   UO5               |     0.290 |
|   UT0               |     0.124 |
+---------------------+-----------+


