--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Sat Apr 23 16:41:21 2016

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     i2s_mask
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 1000.000000 -name clk0 [get_nets i2s_clk_c]
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 982.549ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             num_modules_x_i0_i0  (from i2s_clk_c +)
   Destination:    FD1P3AX    SP             led_clk_en_106  (to i2s_clk_c +)

   Delay:                  17.166ns  (42.6% logic, 57.4% route), 15 logic levels.

 Constraint Details:

     17.166ns data_path num_modules_x_i0_i0 to led_clk_en_106 meets
    1000.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 999.715ns) by 982.549ns

 Path Details: num_modules_x_i0_i0 to led_clk_en_106

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              num_modules_x_i0_i0 (from i2s_clk_c)
Route        46   e 2.118                                  num_modules_x[0]
LUT4        ---     0.493              B to Z              i317_2_lut_rep_67_3_lut
Route         9   e 1.574                                  n2801
LUT4        ---     0.493              C to Z              i798_4_lut_3_lut_rep_42_4_lut
Route         2   e 1.141                                  n2776
A1_TO_FCO   ---     0.827           B[2] to COUT           add_213_5
Route         1   e 0.020                                  n2516
FCI_TO_F    ---     0.598            CIN to S[2]           add_213_7
Route         2   e 1.486                                  led_clk_en_N_361[7]
A1_TO_FCO   ---     0.827           A[2] to COUT           add_214_7
Route         1   e 0.020                                  n2511
FCI_TO_FCO  ---     0.157            CIN to COUT           add_214_9
Route         1   e 0.020                                  n2512
FCI_TO_FCO  ---     0.157            CIN to COUT           add_214_11
Route         1   e 0.020                                  n2513
FCI_TO_F    ---     0.598            CIN to S[2]           add_214_cout
Route         1   e 0.020                                  led_clk_en_N_394[13]
A1_TO_FCO   ---     0.827           A[2] to COUT           equal_237_0
Route         1   e 0.020                                  n2130
FCI_TO_FCO  ---     0.157            CIN to COUT           equal_237_11
Route         1   e 0.020                                  n2131
FCI_TO_FCO  ---     0.157            CIN to COUT           equal_237_13
Route         1   e 0.020                                  n2132
FCI_TO_F    ---     0.598            CIN to S[2]           equal_237_14
Route         2   e 1.486                                  led_clk_en_N_393
LUT4        ---     0.493              D to Z              i6_4_lut
Route         1   e 0.941                                  n14
LUT4        ---     0.493              D to Z              i21_4_lut
Route         1   e 0.941                                  i2s_clk_c_enable_18
                  --------
                   17.166  (42.6% logic, 57.4% route), 15 logic levels.


Passed:  The following path meets requirements by 982.549ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             num_modules_x_i0_i0  (from i2s_clk_c +)
   Destination:    FD1P3AX    SP             led_clk_en_106  (to i2s_clk_c +)

   Delay:                  17.166ns  (42.6% logic, 57.4% route), 15 logic levels.

 Constraint Details:

     17.166ns data_path num_modules_x_i0_i0 to led_clk_en_106 meets
    1000.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 999.715ns) by 982.549ns

 Path Details: num_modules_x_i0_i0 to led_clk_en_106

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              num_modules_x_i0_i0 (from i2s_clk_c)
Route        46   e 2.118                                  num_modules_x[0]
LUT4        ---     0.493              B to Z              i317_2_lut_rep_67_3_lut
Route         9   e 1.574                                  n2801
LUT4        ---     0.493              C to Z              i798_4_lut_3_lut_rep_42_4_lut
Route         2   e 1.141                                  n2776
A1_TO_FCO   ---     0.827           B[2] to COUT           add_213_5
Route         1   e 0.020                                  n2516
FCI_TO_FCO  ---     0.157            CIN to COUT           add_213_7
Route         1   e 0.020                                  n2517
FCI_TO_FCO  ---     0.157            CIN to COUT           add_213_9
Route         1   e 0.020                                  n2518
FCI_TO_F    ---     0.598            CIN to S[2]           add_213_11
Route         2   e 1.486                                  led_clk_en_N_361[11]
A1_TO_FCO   ---     0.827           A[2] to COUT           add_214_11
Route         1   e 0.020                                  n2513
FCI_TO_F    ---     0.598            CIN to S[2]           add_214_cout
Route         1   e 0.020                                  led_clk_en_N_394[13]
A1_TO_FCO   ---     0.827           A[2] to COUT           equal_237_0
Route         1   e 0.020                                  n2130
FCI_TO_FCO  ---     0.157            CIN to COUT           equal_237_11
Route         1   e 0.020                                  n2131
FCI_TO_FCO  ---     0.157            CIN to COUT           equal_237_13
Route         1   e 0.020                                  n2132
FCI_TO_F    ---     0.598            CIN to S[2]           equal_237_14
Route         2   e 1.486                                  led_clk_en_N_393
LUT4        ---     0.493              D to Z              i6_4_lut
Route         1   e 0.941                                  n14
LUT4        ---     0.493              D to Z              i21_4_lut
Route         1   e 0.941                                  i2s_clk_c_enable_18
                  --------
                   17.166  (42.6% logic, 57.4% route), 15 logic levels.


Passed:  The following path meets requirements by 982.549ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             num_modules_x_i0_i0  (from i2s_clk_c +)
   Destination:    FD1P3AX    SP             led_clk_en_106  (to i2s_clk_c +)

   Delay:                  17.166ns  (42.6% logic, 57.4% route), 15 logic levels.

 Constraint Details:

     17.166ns data_path num_modules_x_i0_i0 to led_clk_en_106 meets
    1000.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 999.715ns) by 982.549ns

 Path Details: num_modules_x_i0_i0 to led_clk_en_106

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              num_modules_x_i0_i0 (from i2s_clk_c)
Route        46   e 2.118                                  num_modules_x[0]
LUT4        ---     0.493              B to Z              i317_2_lut_rep_67_3_lut
Route         9   e 1.574                                  n2801
LUT4        ---     0.493              C to Z              i798_4_lut_3_lut_rep_42_4_lut
Route         2   e 1.141                                  n2776
A1_TO_FCO   ---     0.827           B[2] to COUT           add_213_5
Route         1   e 0.020                                  n2516
FCI_TO_F    ---     0.598            CIN to S[2]           add_213_7
Route         2   e 1.486                                  led_clk_en_N_361[8]
A1_TO_FCO   ---     0.827           A[2] to COUT           add_214_7
Route         1   e 0.020                                  n2511
FCI_TO_FCO  ---     0.157            CIN to COUT           add_214_9
Route         1   e 0.020                                  n2512
FCI_TO_FCO  ---     0.157            CIN to COUT           add_214_11
Route         1   e 0.020                                  n2513
FCI_TO_F    ---     0.598            CIN to S[2]           add_214_cout
Route         1   e 0.020                                  led_clk_en_N_394[13]
A1_TO_FCO   ---     0.827           A[2] to COUT           equal_237_0
Route         1   e 0.020                                  n2130
FCI_TO_FCO  ---     0.157            CIN to COUT           equal_237_11
Route         1   e 0.020                                  n2131
FCI_TO_FCO  ---     0.157            CIN to COUT           equal_237_13
Route         1   e 0.020                                  n2132
FCI_TO_F    ---     0.598            CIN to S[2]           equal_237_14
Route         2   e 1.486                                  led_clk_en_N_393
LUT4        ---     0.493              D to Z              i6_4_lut
Route         1   e 0.941                                  n14
LUT4        ---     0.493              D to Z              i21_4_lut
Route         1   e 0.941                                  i2s_clk_c_enable_18
                  --------
                   17.166  (42.6% logic, 57.4% route), 15 logic levels.

Report: 17.451 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets i2s_clk_c]               |  1000.000 ns|    17.451 ns|    15  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  18963 paths, 367 nets, and 1018 connections (95.1% coverage)


Peak memory: 72089600 bytes, TRCE: 6770688 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
