{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1507056181547 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1507056181596 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct  3 12:43:01 2017 " "Processing started: Tue Oct  3 12:43:01 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1507056181596 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507056181596 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Proc_Pipeline -c Proc_Pipeline " "Command: quartus_map --read_settings_files=on --write_settings_files=off Proc_Pipeline -c Proc_Pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507056181596 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1507056183346 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1507056183477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstructionMem.v 1 1 " "Found 1 design units, including 1 entities, in source file InstructionMem.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMem " "Found entity 1: InstructionMem" {  } { { "InstructionMem.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/InstructionMem.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507056231001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507056231001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrmemstimulous.v 1 1 " "Found 1 design units, including 1 entities, in source file instrmemstimulous.v" { { "Info" "ISGN_ENTITY_NAME" "1 instrmemstimulous " "Found entity 1: instrmemstimulous" {  } { { "instrmemstimulous.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/instrmemstimulous.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507056231038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507056231038 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "InstructionMem " "Elaborating entity \"InstructionMem\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1507056231577 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "15 0 1023 InstructionMem.v(49) " "Verilog HDL warning at InstructionMem.v(49): number of words (15) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "InstructionMem.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/InstructionMem.v" 49 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1507056231691 "|InstructionMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instrmem.data_a 0 InstructionMem.v(6) " "Net \"instrmem.data_a\" at InstructionMem.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMem.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/InstructionMem.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1507056231738 "|InstructionMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instrmem.waddr_a 0 InstructionMem.v(6) " "Net \"instrmem.waddr_a\" at InstructionMem.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMem.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/InstructionMem.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1507056231738 "|InstructionMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instrmem.we_a 0 InstructionMem.v(6) " "Net \"instrmem.we_a\" at InstructionMem.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMem.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/InstructionMem.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1507056231738 "|InstructionMem"}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "32 " "Ignored 32 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "32 " "Ignored 32 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1507056236674 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1507056236674 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "instrmem " "RAM logic \"instrmem\" is uninferred due to asynchronous read logic" {  } { { "InstructionMem.v" "instrmem" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/InstructionMem.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1507056237387 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1507056237387 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/fabastorga06/Escritorio/ProyectoACI/processor/db/Proc_Pipeline.ram0_InstructionMem_c85af554.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/fabastorga06/Escritorio/ProyectoACI/processor/db/Proc_Pipeline.ram0_InstructionMem_c85af554.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1507056237456 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[19\] GND " "Pin \"instruction\[19\]\" is stuck at GND" {  } { { "InstructionMem.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/InstructionMem.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507056238069 "|InstructionMem|instruction[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[24\] GND " "Pin \"instruction\[24\]\" is stuck at GND" {  } { { "InstructionMem.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/InstructionMem.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507056238069 "|InstructionMem|instruction[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[30\] GND " "Pin \"instruction\[30\]\" is stuck at GND" {  } { { "InstructionMem.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/InstructionMem.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507056238069 "|InstructionMem|instruction[30]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1507056238069 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1507056238278 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1507056239794 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507056239794 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "22 " "Design contains 22 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[0\] " "No output dependent on input pin \"address\[0\]\"" {  } { { "InstructionMem.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/InstructionMem.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507056241836 "|InstructionMem|address[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[1\] " "No output dependent on input pin \"address\[1\]\"" {  } { { "InstructionMem.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/InstructionMem.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507056241836 "|InstructionMem|address[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[12\] " "No output dependent on input pin \"address\[12\]\"" {  } { { "InstructionMem.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/InstructionMem.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507056241836 "|InstructionMem|address[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[13\] " "No output dependent on input pin \"address\[13\]\"" {  } { { "InstructionMem.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/InstructionMem.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507056241836 "|InstructionMem|address[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[14\] " "No output dependent on input pin \"address\[14\]\"" {  } { { "InstructionMem.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/InstructionMem.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507056241836 "|InstructionMem|address[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[15\] " "No output dependent on input pin \"address\[15\]\"" {  } { { "InstructionMem.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/InstructionMem.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507056241836 "|InstructionMem|address[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[16\] " "No output dependent on input pin \"address\[16\]\"" {  } { { "InstructionMem.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/InstructionMem.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507056241836 "|InstructionMem|address[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[17\] " "No output dependent on input pin \"address\[17\]\"" {  } { { "InstructionMem.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/InstructionMem.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507056241836 "|InstructionMem|address[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[18\] " "No output dependent on input pin \"address\[18\]\"" {  } { { "InstructionMem.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/InstructionMem.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507056241836 "|InstructionMem|address[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[19\] " "No output dependent on input pin \"address\[19\]\"" {  } { { "InstructionMem.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/InstructionMem.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507056241836 "|InstructionMem|address[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[20\] " "No output dependent on input pin \"address\[20\]\"" {  } { { "InstructionMem.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/InstructionMem.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507056241836 "|InstructionMem|address[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[21\] " "No output dependent on input pin \"address\[21\]\"" {  } { { "InstructionMem.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/InstructionMem.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507056241836 "|InstructionMem|address[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[22\] " "No output dependent on input pin \"address\[22\]\"" {  } { { "InstructionMem.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/InstructionMem.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507056241836 "|InstructionMem|address[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[23\] " "No output dependent on input pin \"address\[23\]\"" {  } { { "InstructionMem.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/InstructionMem.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507056241836 "|InstructionMem|address[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[24\] " "No output dependent on input pin \"address\[24\]\"" {  } { { "InstructionMem.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/InstructionMem.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507056241836 "|InstructionMem|address[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[25\] " "No output dependent on input pin \"address\[25\]\"" {  } { { "InstructionMem.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/InstructionMem.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507056241836 "|InstructionMem|address[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[26\] " "No output dependent on input pin \"address\[26\]\"" {  } { { "InstructionMem.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/InstructionMem.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507056241836 "|InstructionMem|address[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[27\] " "No output dependent on input pin \"address\[27\]\"" {  } { { "InstructionMem.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/InstructionMem.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507056241836 "|InstructionMem|address[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[28\] " "No output dependent on input pin \"address\[28\]\"" {  } { { "InstructionMem.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/InstructionMem.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507056241836 "|InstructionMem|address[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[29\] " "No output dependent on input pin \"address\[29\]\"" {  } { { "InstructionMem.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/InstructionMem.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507056241836 "|InstructionMem|address[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[30\] " "No output dependent on input pin \"address\[30\]\"" {  } { { "InstructionMem.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/InstructionMem.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507056241836 "|InstructionMem|address[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[31\] " "No output dependent on input pin \"address\[31\]\"" {  } { { "InstructionMem.v" "" { Text "/home/fabastorga06/Escritorio/ProyectoACI/processor/InstructionMem.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507056241836 "|InstructionMem|address[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1507056241836 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "87 " "Implemented 87 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1507056241847 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1507056241847 ""} { "Info" "ICUT_CUT_TM_LCELLS" "23 " "Implemented 23 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1507056241847 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1507056241847 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1009 " "Peak virtual memory: 1009 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1507056241934 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct  3 12:44:01 2017 " "Processing ended: Tue Oct  3 12:44:01 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1507056241934 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:00 " "Elapsed time: 00:01:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1507056241934 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1507056241934 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1507056241934 ""}
