{"top":"global.DesignTop",
"namespaces":{
  "global":{
    "modules":{
      "DesignTop":{
        "type":["Record",{
          "out":"Bit",
          "in":["Array",1,["Array",16,"BitIn"]]
        }],
        "instances":{
          "bitand_153_151_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":136, "op_kind":"bit"}
          },
          "bitmux_157_157_149_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":202, "op_kind":"bit"}
          },
          "bitnot_156_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":-171, "op_kind":"bit"}
          },
          "bitor_154_155_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":238, "op_kind":"bit"}
          },
          "bitxor_149_151_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":102, "op_kind":"bit"}
          },
          "const10_":{
            "genref":"coreir.const",
            "genargs":{"width":16},
            "configargs":{"value":10}
          },
          "const20_":{
            "genref":"coreir.const",
            "genargs":{"width":16},
            "configargs":{"value":20}
          },
          "const50_":{
            "genref":"coreir.const",
            "genargs":{"width":16},
            "configargs":{"value":50}
          },
          "io16in_in_0":{
            "genref":"cgralib.IO",
            "genargs":{"width":16},
            "configargs":{"mode":"i"}
          },
          "io1_out":{
            "modref":"cgralib.BitIO",
            "configargs":{"mode":"o"}
          },
          "ule_148_147_PE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"ule", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":0, "op_kind":"combined"}
          },
          "ult_147_150_not_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":-171, "op_kind":"bit"}
          },
          "ult_147_150_uge_PE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"uge", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":0, "op_kind":"combined"}
          },
          "ult_152_147_not_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":-171, "op_kind":"bit"}
          },
          "ult_152_147_uge_PE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"uge", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":0, "op_kind":"combined"}
          }
        },
        "connections":[
          ["ult_152_147_uge_PE.data.in.1","io16in_in_0.out"],
          ["ult_152_147_uge_PE.data.in.0","const10_.out"],
          ["ult_152_147_not_lut_bitPE.bit.in.0","ult_152_147_uge_PE.bit.out"],
          ["ult_147_150_uge_PE.data.in.1","const20_.out"],
          ["ult_147_150_uge_PE.data.in.0","io16in_in_0.out"],
          ["ult_147_150_not_lut_bitPE.bit.in.0","ult_147_150_uge_PE.bit.out"],
          ["ule_148_147_PE.data.in.1","io16in_in_0.out"],
          ["ule_148_147_PE.data.in.0","const50_.out"],
          ["bitxor_149_151_lut_bitPE.bit.in.1","ult_147_150_not_lut_bitPE.bit.out"],
          ["bitxor_149_151_lut_bitPE.bit.in.0","ule_148_147_PE.bit.out"],
          ["bitor_154_155_lut_bitPE.bit.in.1","bitxor_149_151_lut_bitPE.bit.out"],
          ["bitor_154_155_lut_bitPE.bit.in.0","bitand_153_151_lut_bitPE.bit.out"],
          ["bitnot_156_lut_bitPE.bit.in.0","bitor_154_155_lut_bitPE.bit.out"],
          ["bitmux_157_157_149_lut_bitPE.bit.in.1","ule_148_147_PE.bit.out"],
          ["bitmux_157_157_149_lut_bitPE.bit.in.0","bitnot_156_lut_bitPE.bit.out"],
          ["bitand_153_151_lut_bitPE.bit.in.1","ult_147_150_not_lut_bitPE.bit.out"],
          ["bitand_153_151_lut_bitPE.bit.in.0","ult_152_147_not_lut_bitPE.bit.out"],
          ["bitmux_157_157_149_lut_bitPE.bit.out","io1_out.in"]
        ]
      }
    }
  }
}
}