{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 04 13:14:31 2019 " "Info: Processing started: Sat May 04 13:14:31 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab3-controller -c lab3-controller --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab3-controller -c lab3-controller --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inst3~latch " "Warning: Node \"inst3~latch\" is a latch" {  } { { "Controller.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/Controller.bdf" { { 344 520 584 424 "inst3" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Controller.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/Controller.bdf" { { 184 -216 -48 200 "clk" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register inst3~_emulated inst2~_emulated 450.05 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 450.05 MHz between source register \"inst3~_emulated\" and destination register \"inst2~_emulated\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.103 ns + Longest register register " "Info: + Longest register to register delay is 1.103 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst3~_emulated 1 REG LCFF_X64_Y19_N11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y19_N11; Fanout = 1; REG Node = 'inst3~_emulated'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst3~_emulated } "NODE_NAME" } } { "Controller.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/Controller.bdf" { { 344 520 584 424 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.150 ns) 0.451 ns inst3~head_lut 2 COMB LCCOMB_X64_Y19_N4 7 " "Info: 2: + IC(0.301 ns) + CELL(0.150 ns) = 0.451 ns; Loc. = LCCOMB_X64_Y19_N4; Fanout = 7; COMB Node = 'inst3~head_lut'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.451 ns" { inst3~_emulated inst3~head_lut } "NODE_NAME" } } { "Controller.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/Controller.bdf" { { 344 520 584 424 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.275 ns) 1.019 ns inst2~data_lut 3 COMB LCCOMB_X64_Y19_N30 1 " "Info: 3: + IC(0.293 ns) + CELL(0.275 ns) = 1.019 ns; Loc. = LCCOMB_X64_Y19_N30; Fanout = 1; COMB Node = 'inst2~data_lut'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.568 ns" { inst3~head_lut inst2~data_lut } "NODE_NAME" } } { "Controller.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/Controller.bdf" { { 88 520 584 168 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.103 ns inst2~_emulated 4 REG LCFF_X64_Y19_N31 1 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.103 ns; Loc. = LCFF_X64_Y19_N31; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { inst2~data_lut inst2~_emulated } "NODE_NAME" } } { "Controller.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/Controller.bdf" { { 88 520 584 168 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.509 ns ( 46.15 % ) " "Info: Total cell delay = 0.509 ns ( 46.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.594 ns ( 53.85 % ) " "Info: Total interconnect delay = 0.594 ns ( 53.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.103 ns" { inst3~_emulated inst3~head_lut inst2~data_lut inst2~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.103 ns" { inst3~_emulated {} inst3~head_lut {} inst2~data_lut {} inst2~_emulated {} } { 0.000ns 0.301ns 0.293ns 0.000ns } { 0.000ns 0.150ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.723 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.723 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns clk 1 CLK PIN_G26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Controller.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/Controller.bdf" { { 184 -216 -48 200 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.324 ns) + CELL(0.537 ns) 2.723 ns inst2~_emulated 2 REG LCFF_X64_Y19_N31 1 " "Info: 2: + IC(1.324 ns) + CELL(0.537 ns) = 2.723 ns; Loc. = LCFF_X64_Y19_N31; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.861 ns" { clk inst2~_emulated } "NODE_NAME" } } { "Controller.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/Controller.bdf" { { 88 520 584 168 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 51.38 % ) " "Info: Total cell delay = 1.399 ns ( 51.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.324 ns ( 48.62 % ) " "Info: Total interconnect delay = 1.324 ns ( 48.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.723 ns" { clk inst2~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.723 ns" { clk {} clk~combout {} inst2~_emulated {} } { 0.000ns 0.000ns 1.324ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.723 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.723 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns clk 1 CLK PIN_G26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Controller.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/Controller.bdf" { { 184 -216 -48 200 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.324 ns) + CELL(0.537 ns) 2.723 ns inst3~_emulated 2 REG LCFF_X64_Y19_N11 1 " "Info: 2: + IC(1.324 ns) + CELL(0.537 ns) = 2.723 ns; Loc. = LCFF_X64_Y19_N11; Fanout = 1; REG Node = 'inst3~_emulated'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.861 ns" { clk inst3~_emulated } "NODE_NAME" } } { "Controller.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/Controller.bdf" { { 344 520 584 424 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 51.38 % ) " "Info: Total cell delay = 1.399 ns ( 51.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.324 ns ( 48.62 % ) " "Info: Total interconnect delay = 1.324 ns ( 48.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.723 ns" { clk inst3~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.723 ns" { clk {} clk~combout {} inst3~_emulated {} } { 0.000ns 0.000ns 1.324ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.723 ns" { clk inst2~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.723 ns" { clk {} clk~combout {} inst2~_emulated {} } { 0.000ns 0.000ns 1.324ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.723 ns" { clk inst3~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.723 ns" { clk {} clk~combout {} inst3~_emulated {} } { 0.000ns 0.000ns 1.324ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Controller.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/Controller.bdf" { { 344 520 584 424 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Controller.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/Controller.bdf" { { 88 520 584 168 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.103 ns" { inst3~_emulated inst3~head_lut inst2~data_lut inst2~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.103 ns" { inst3~_emulated {} inst3~head_lut {} inst2~data_lut {} inst2~_emulated {} } { 0.000ns 0.301ns 0.293ns 0.000ns } { 0.000ns 0.150ns 0.275ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.723 ns" { clk inst2~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.723 ns" { clk {} clk~combout {} inst2~_emulated {} } { 0.000ns 0.000ns 1.324ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.723 ns" { clk inst3~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.723 ns" { clk {} clk~combout {} inst3~_emulated {} } { 0.000ns 0.000ns 1.324ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst2~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { inst2~_emulated {} } {  } {  } "" } } { "Controller.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/Controller.bdf" { { 88 520 584 168 "inst2" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "inst2~_emulated PRST clk -0.268 ns register " "Info: tsu for register \"inst2~_emulated\" (data pin = \"PRST\", clock pin = \"clk\") is -0.268 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.491 ns + Longest pin register " "Info: + Longest pin to register delay is 2.491 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns PRST 1 PIN PIN_N26 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 4; PIN Node = 'PRST'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PRST } "NODE_NAME" } } { "Controller.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/Controller.bdf" { { 40 -216 -48 56 "PRST" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.403 ns) + CELL(0.437 ns) 1.839 ns inst3~head_lut 2 COMB LCCOMB_X64_Y19_N4 7 " "Info: 2: + IC(0.403 ns) + CELL(0.437 ns) = 1.839 ns; Loc. = LCCOMB_X64_Y19_N4; Fanout = 7; COMB Node = 'inst3~head_lut'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.840 ns" { PRST inst3~head_lut } "NODE_NAME" } } { "Controller.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/Controller.bdf" { { 344 520 584 424 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.275 ns) 2.407 ns inst2~data_lut 3 COMB LCCOMB_X64_Y19_N30 1 " "Info: 3: + IC(0.293 ns) + CELL(0.275 ns) = 2.407 ns; Loc. = LCCOMB_X64_Y19_N30; Fanout = 1; COMB Node = 'inst2~data_lut'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.568 ns" { inst3~head_lut inst2~data_lut } "NODE_NAME" } } { "Controller.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/Controller.bdf" { { 88 520 584 168 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.491 ns inst2~_emulated 4 REG LCFF_X64_Y19_N31 1 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 2.491 ns; Loc. = LCFF_X64_Y19_N31; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { inst2~data_lut inst2~_emulated } "NODE_NAME" } } { "Controller.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/Controller.bdf" { { 88 520 584 168 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.795 ns ( 72.06 % ) " "Info: Total cell delay = 1.795 ns ( 72.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.696 ns ( 27.94 % ) " "Info: Total interconnect delay = 0.696 ns ( 27.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { PRST inst3~head_lut inst2~data_lut inst2~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { PRST {} PRST~combout {} inst3~head_lut {} inst2~data_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 0.403ns 0.293ns 0.000ns } { 0.000ns 0.999ns 0.437ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Controller.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/Controller.bdf" { { 88 520 584 168 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.723 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.723 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns clk 1 CLK PIN_G26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Controller.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/Controller.bdf" { { 184 -216 -48 200 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.324 ns) + CELL(0.537 ns) 2.723 ns inst2~_emulated 2 REG LCFF_X64_Y19_N31 1 " "Info: 2: + IC(1.324 ns) + CELL(0.537 ns) = 2.723 ns; Loc. = LCFF_X64_Y19_N31; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.861 ns" { clk inst2~_emulated } "NODE_NAME" } } { "Controller.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/Controller.bdf" { { 88 520 584 168 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 51.38 % ) " "Info: Total cell delay = 1.399 ns ( 51.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.324 ns ( 48.62 % ) " "Info: Total interconnect delay = 1.324 ns ( 48.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.723 ns" { clk inst2~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.723 ns" { clk {} clk~combout {} inst2~_emulated {} } { 0.000ns 0.000ns 1.324ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { PRST inst3~head_lut inst2~data_lut inst2~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { PRST {} PRST~combout {} inst3~head_lut {} inst2~data_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 0.403ns 0.293ns 0.000ns } { 0.000ns 0.999ns 0.437ns 0.275ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.723 ns" { clk inst2~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.723 ns" { clk {} clk~combout {} inst2~_emulated {} } { 0.000ns 0.000ns 1.324ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk A0_A inst2~_emulated 9.339 ns register " "Info: tco from clock \"clk\" to destination pin \"A0_A\" through register \"inst2~_emulated\" is 9.339 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.723 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.723 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns clk 1 CLK PIN_G26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Controller.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/Controller.bdf" { { 184 -216 -48 200 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.324 ns) + CELL(0.537 ns) 2.723 ns inst2~_emulated 2 REG LCFF_X64_Y19_N31 1 " "Info: 2: + IC(1.324 ns) + CELL(0.537 ns) = 2.723 ns; Loc. = LCFF_X64_Y19_N31; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.861 ns" { clk inst2~_emulated } "NODE_NAME" } } { "Controller.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/Controller.bdf" { { 88 520 584 168 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 51.38 % ) " "Info: Total cell delay = 1.399 ns ( 51.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.324 ns ( 48.62 % ) " "Info: Total interconnect delay = 1.324 ns ( 48.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.723 ns" { clk inst2~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.723 ns" { clk {} clk~combout {} inst2~_emulated {} } { 0.000ns 0.000ns 1.324ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Controller.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/Controller.bdf" { { 88 520 584 168 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.366 ns + Longest register pin " "Info: + Longest register to pin delay is 6.366 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst2~_emulated 1 REG LCFF_X64_Y19_N31 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y19_N31; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst2~_emulated } "NODE_NAME" } } { "Controller.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/Controller.bdf" { { 88 520 584 168 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.150 ns) 0.449 ns inst2~head_lut 2 COMB LCCOMB_X64_Y19_N0 7 " "Info: 2: + IC(0.299 ns) + CELL(0.150 ns) = 0.449 ns; Loc. = LCCOMB_X64_Y19_N0; Fanout = 7; COMB Node = 'inst2~head_lut'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.449 ns" { inst2~_emulated inst2~head_lut } "NODE_NAME" } } { "Controller.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/Controller.bdf" { { 88 520 584 168 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(0.275 ns) 1.224 ns dec2:inst\|inst1~0 3 COMB LCCOMB_X64_Y19_N24 2 " "Info: 3: + IC(0.500 ns) + CELL(0.275 ns) = 1.224 ns; Loc. = LCCOMB_X64_Y19_N24; Fanout = 2; COMB Node = 'dec2:inst\|inst1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.775 ns" { inst2~head_lut dec2:inst|inst1~0 } "NODE_NAME" } } { "dec2.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/dec2.bdf" { { 152 344 408 200 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.324 ns) + CELL(2.818 ns) 6.366 ns A0_A 4 PIN PIN_AE23 0 " "Info: 4: + IC(2.324 ns) + CELL(2.818 ns) = 6.366 ns; Loc. = PIN_AE23; Fanout = 0; PIN Node = 'A0_A'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.142 ns" { dec2:inst|inst1~0 A0_A } "NODE_NAME" } } { "Controller.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/Controller.bdf" { { 224 1040 1216 240 "A0_A" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.243 ns ( 50.94 % ) " "Info: Total cell delay = 3.243 ns ( 50.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.123 ns ( 49.06 % ) " "Info: Total interconnect delay = 3.123 ns ( 49.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.366 ns" { inst2~_emulated inst2~head_lut dec2:inst|inst1~0 A0_A } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.366 ns" { inst2~_emulated {} inst2~head_lut {} dec2:inst|inst1~0 {} A0_A {} } { 0.000ns 0.299ns 0.500ns 2.324ns } { 0.000ns 0.150ns 0.275ns 2.818ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.723 ns" { clk inst2~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.723 ns" { clk {} clk~combout {} inst2~_emulated {} } { 0.000ns 0.000ns 1.324ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.366 ns" { inst2~_emulated inst2~head_lut dec2:inst|inst1~0 A0_A } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.366 ns" { inst2~_emulated {} inst2~head_lut {} dec2:inst|inst1~0 {} A0_A {} } { 0.000ns 0.299ns 0.500ns 2.324ns } { 0.000ns 0.150ns 0.275ns 2.818ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "Z S/L_B 8.158 ns Longest " "Info: Longest tpd from source pin \"Z\" to destination pin \"S/L_B\" is 8.158 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Z 1 PIN PIN_AE14 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 3; PIN Node = 'Z'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Z } "NODE_NAME" } } { "Controller.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/Controller.bdf" { { 288 -216 -48 304 "Z" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.075 ns) + CELL(0.150 ns) 3.224 ns inst19 2 COMB LCCOMB_X64_Y19_N22 1 " "Info: 2: + IC(2.075 ns) + CELL(0.150 ns) = 3.224 ns; Loc. = LCCOMB_X64_Y19_N22; Fanout = 1; COMB Node = 'inst19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.225 ns" { Z inst19 } "NODE_NAME" } } { "Controller.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/Controller.bdf" { { 384 1096 1160 432 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.126 ns) + CELL(2.808 ns) 8.158 ns S/L_B 3 PIN PIN_AD22 0 " "Info: 3: + IC(2.126 ns) + CELL(2.808 ns) = 8.158 ns; Loc. = PIN_AD22; Fanout = 0; PIN Node = 'S/L_B'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.934 ns" { inst19 S/L_B } "NODE_NAME" } } { "Controller.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/Controller.bdf" { { 512 1288 1464 528 "S/L_B" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.957 ns ( 48.50 % ) " "Info: Total cell delay = 3.957 ns ( 48.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.201 ns ( 51.50 % ) " "Info: Total interconnect delay = 4.201 ns ( 51.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.158 ns" { Z inst19 S/L_B } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.158 ns" { Z {} Z~combout {} inst19 {} S/L_B {} } { 0.000ns 0.000ns 2.075ns 2.126ns } { 0.000ns 0.999ns 0.150ns 2.808ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "inst2~_emulated START clk 1.062 ns register " "Info: th for register \"inst2~_emulated\" (data pin = \"START\", clock pin = \"clk\") is 1.062 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.723 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.723 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns clk 1 CLK PIN_G26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Controller.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/Controller.bdf" { { 184 -216 -48 200 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.324 ns) + CELL(0.537 ns) 2.723 ns inst2~_emulated 2 REG LCFF_X64_Y19_N31 1 " "Info: 2: + IC(1.324 ns) + CELL(0.537 ns) = 2.723 ns; Loc. = LCFF_X64_Y19_N31; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.861 ns" { clk inst2~_emulated } "NODE_NAME" } } { "Controller.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/Controller.bdf" { { 88 520 584 168 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 51.38 % ) " "Info: Total cell delay = 1.399 ns ( 51.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.324 ns ( 48.62 % ) " "Info: Total interconnect delay = 1.324 ns ( 48.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.723 ns" { clk inst2~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.723 ns" { clk {} clk~combout {} inst2~_emulated {} } { 0.000ns 0.000ns 1.324ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Controller.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/Controller.bdf" { { 88 520 584 168 "inst2" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.927 ns - Shortest pin register " "Info: - Shortest pin to register delay is 1.927 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns START 1 PIN PIN_P25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 2; PIN Node = 'START'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "Controller.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/Controller.bdf" { { 120 -216 -48 136 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.406 ns) + CELL(0.438 ns) 1.843 ns inst2~data_lut 2 COMB LCCOMB_X64_Y19_N30 1 " "Info: 2: + IC(0.406 ns) + CELL(0.438 ns) = 1.843 ns; Loc. = LCCOMB_X64_Y19_N30; Fanout = 1; COMB Node = 'inst2~data_lut'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.844 ns" { START inst2~data_lut } "NODE_NAME" } } { "Controller.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/Controller.bdf" { { 88 520 584 168 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.927 ns inst2~_emulated 3 REG LCFF_X64_Y19_N31 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.927 ns; Loc. = LCFF_X64_Y19_N31; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { inst2~data_lut inst2~_emulated } "NODE_NAME" } } { "Controller.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/Controller.bdf" { { 88 520 584 168 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.521 ns ( 78.93 % ) " "Info: Total cell delay = 1.521 ns ( 78.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.406 ns ( 21.07 % ) " "Info: Total interconnect delay = 0.406 ns ( 21.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.927 ns" { START inst2~data_lut inst2~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.927 ns" { START {} START~combout {} inst2~data_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 0.406ns 0.000ns } { 0.000ns 0.999ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.723 ns" { clk inst2~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.723 ns" { clk {} clk~combout {} inst2~_emulated {} } { 0.000ns 0.000ns 1.324ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.927 ns" { START inst2~data_lut inst2~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.927 ns" { START {} START~combout {} inst2~data_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 0.406ns 0.000ns } { 0.000ns 0.999ns 0.438ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "213 " "Info: Peak virtual memory: 213 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 04 13:14:32 2019 " "Info: Processing ended: Sat May 04 13:14:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
