

================================================================
== Vitis HLS Report for 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s'
================================================================
* Date:           Fri May 24 19:15:47 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        kernel_wrapper
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.417 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       19|       19|  63.327 ns|  63.327 ns|   19|   19|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |       17|       17|         3|          1|          1|    16|       yes|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.24>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 6 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i384 %layer13_out, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i144 %layer12_out, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @nnet_KD_KD_pooling2d_buffer_cl_MD_nnet_KD_KD_array_MD_ap_ufixed_MD_6_MC_AC_0_s" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 9 'specregionbegin' 'rbegin' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.38ns)   --->   "%store_ln241 = store i5 0, i5 %indvar_flatten" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:241->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 10 'store' 'store_ln241' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln241 = br void %arrayctor.loop.i.i" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:241->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 11 'br' 'br_ln241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i5 %indvar_flatten" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:241->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 12 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.63ns)   --->   "%icmp_ln241 = icmp_eq  i5 %indvar_flatten_load, i5 16" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:241->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 13 'icmp' 'icmp_ln241' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.70ns)   --->   "%add_ln241 = add i5 %indvar_flatten_load, i5 1" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:241->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 14 'add' 'add_ln241' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln241 = br i1 %icmp_ln241, void %for.inc13.i, void %nnet::pooling2d_buffer_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config13>.region_end" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:241->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 15 'br' 'br_ln241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sX_load = load i32 %sX" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:191]   --->   Operation 16 'load' 'sX_load' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.85ns)   --->   "%icmp_ln191 = icmp_eq  i32 %sX_load, i32 1" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:191]   --->   Operation 17 'icmp' 'icmp_ln191' <Predicate = (!icmp_ln241)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%pX_load = load i32 %pX" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:212]   --->   Operation 18 'load' 'pX_load' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln191, void %if.end.i.i, void %land.lhs.true.i.i" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:191]   --->   Operation 19 'br' 'br_ln191' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%pY_load = load i32 %pY" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:191]   --->   Operation 20 'load' 'pY_load' <Predicate = (!icmp_ln241 & icmp_ln191)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.85ns)   --->   "%icmp_ln191_2 = icmp_sgt  i32 %pY_load, i32 0" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:191]   --->   Operation 21 'icmp' 'icmp_ln191_2' <Predicate = (!icmp_ln241 & icmp_ln191)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.85ns)   --->   "%icmp_ln191_3 = icmp_sgt  i32 %pX_load, i32 0" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:191]   --->   Operation 22 'icmp' 'icmp_ln191_3' <Predicate = (!icmp_ln241 & icmp_ln191)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.88ns)   --->   "%add_ln212 = add i32 %pX_load, i32 1" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:212]   --->   Operation 23 'add' 'add_ln212' <Predicate = (!icmp_ln241)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.85ns)   --->   "%icmp_ln212 = icmp_eq  i32 %add_ln212, i32 4" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:212]   --->   Operation 24 'icmp' 'icmp_ln212' <Predicate = (!icmp_ln241)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln212 = br i1 %icmp_ln212, void %if.else39.i.i, void %if.then28.i.i" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:212]   --->   Operation 25 'br' 'br_ln212' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.38ns)   --->   "%store_ln225 = store i32 %add_ln212, i32 %pX" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:225]   --->   Operation 26 'store' 'store_ln225' <Predicate = (!icmp_ln241 & !icmp_ln212)> <Delay = 0.38>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node add_ln227)   --->   "%select_ln227 = select i1 %icmp_ln191, i32 4294967295, i32 1" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:227]   --->   Operation 27 'select' 'select_ln227' <Predicate = (!icmp_ln241 & !icmp_ln212)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln227 = add i32 %sX_load, i32 %select_ln227" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:227]   --->   Operation 28 'add' 'add_ln227' <Predicate = (!icmp_ln241 & !icmp_ln212)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.38ns)   --->   "%store_ln227 = store i32 %add_ln227, i32 %sX" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:227]   --->   Operation 29 'store' 'store_ln227' <Predicate = (!icmp_ln241 & !icmp_ln212)> <Delay = 0.38>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 30 'br' 'br_ln0' <Predicate = (!icmp_ln241 & !icmp_ln212)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.38ns)   --->   "%store_ln214 = store i32 0, i32 %pX" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:214]   --->   Operation 31 'store' 'store_ln214' <Predicate = (!icmp_ln241 & icmp_ln212)> <Delay = 0.38>
ST_1 : Operation 32 [1/1] (0.38ns)   --->   "%store_ln215 = store i32 0, i32 %sX" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:215]   --->   Operation 32 'store' 'store_ln215' <Predicate = (!icmp_ln241 & icmp_ln212)> <Delay = 0.38>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%pY_load_1 = load i32 %pY" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:216]   --->   Operation 33 'load' 'pY_load_1' <Predicate = (!icmp_ln241 & icmp_ln212)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.88ns)   --->   "%add_ln216 = add i32 %pY_load_1, i32 1" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:216]   --->   Operation 34 'add' 'add_ln216' <Predicate = (!icmp_ln241 & icmp_ln212)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.85ns)   --->   "%icmp_ln216 = icmp_eq  i32 %add_ln216, i32 4" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:216]   --->   Operation 35 'icmp' 'icmp_ln216' <Predicate = (!icmp_ln241 & icmp_ln212)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln216 = br i1 %icmp_ln216, void %if.else.i.i, void %if.then31.i.i" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:216]   --->   Operation 36 'br' 'br_ln216' <Predicate = (!icmp_ln241 & icmp_ln212)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.38ns)   --->   "%store_ln220 = store i32 %add_ln216, i32 %pY" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:220]   --->   Operation 37 'store' 'store_ln220' <Predicate = (!icmp_ln241 & icmp_ln212 & !icmp_ln216)> <Delay = 0.38>
ST_1 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln217 = store i32 0, i32 %pY" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:217]   --->   Operation 38 'store' 'store_ln217' <Predicate = (!icmp_ln241 & icmp_ln212 & icmp_ln216)> <Delay = 0.38>
ST_1 : Operation 39 [1/1] (0.38ns)   --->   "%br_ln219 = br void %if.end38.i.i" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:219]   --->   Operation 39 'br' 'br_ln219' <Predicate = (!icmp_ln241 & icmp_ln212 & icmp_ln216)> <Delay = 0.38>
ST_1 : Operation 40 [1/1] (0.38ns)   --->   "%store_ln243 = store i5 %add_ln241, i5 %indvar_flatten" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:243->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 40 'store' 'store_ln243' <Predicate = (!icmp_ln241)> <Delay = 0.38>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln243 = br void %arrayctor.loop.i.i" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:243->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 41 'br' 'br_ln243' <Predicate = (!icmp_ln241)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.35>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ReadInputHeight_ReadInputWidth_str"   --->   Operation 42 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 43 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specpipeline_ln245 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:245->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 44 'specpipeline' 'specpipeline_ln245' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln247 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:247->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 45 'specloopname' 'specloopname_ln247' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.13ns)   --->   "%layer12_out_read = read i144 @_ssdm_op_Read.ap_fifo.volatile.i144P0A, i144 %layer12_out" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:247->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 46 'read' 'layer12_out_read' <Predicate = true> <Delay = 1.13> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.13> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 144> <Depth = 16> <FIFO>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln247 = trunc i144 %layer12_out_read" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:247->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 47 'trunc' 'trunc_ln247' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln247_s = partselect i6 @_ssdm_op_PartSelect.i6.i144.i32.i32, i144 %layer12_out_read, i32 132, i32 137" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:247->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 48 'partselect' 'trunc_ln247_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln247_1 = partselect i6 @_ssdm_op_PartSelect.i6.i144.i32.i32, i144 %layer12_out_read, i32 138, i32 143" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:247->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 49 'partselect' 'trunc_ln247_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln247_2 = partselect i6 @_ssdm_op_PartSelect.i6.i144.i32.i32, i144 %layer12_out_read, i32 6, i32 11" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:247->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 50 'partselect' 'trunc_ln247_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln247_3 = partselect i6 @_ssdm_op_PartSelect.i6.i144.i32.i32, i144 %layer12_out_read, i32 12, i32 17" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:247->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 51 'partselect' 'trunc_ln247_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln247_4 = partselect i6 @_ssdm_op_PartSelect.i6.i144.i32.i32, i144 %layer12_out_read, i32 18, i32 23" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:247->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 52 'partselect' 'trunc_ln247_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln247_5 = partselect i6 @_ssdm_op_PartSelect.i6.i144.i32.i32, i144 %layer12_out_read, i32 24, i32 29" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:247->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 53 'partselect' 'trunc_ln247_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln247_6 = partselect i6 @_ssdm_op_PartSelect.i6.i144.i32.i32, i144 %layer12_out_read, i32 30, i32 35" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:247->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 54 'partselect' 'trunc_ln247_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln247_7 = partselect i6 @_ssdm_op_PartSelect.i6.i144.i32.i32, i144 %layer12_out_read, i32 36, i32 41" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:247->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 55 'partselect' 'trunc_ln247_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln247_8 = partselect i6 @_ssdm_op_PartSelect.i6.i144.i32.i32, i144 %layer12_out_read, i32 42, i32 47" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:247->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 56 'partselect' 'trunc_ln247_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln247_9 = partselect i6 @_ssdm_op_PartSelect.i6.i144.i32.i32, i144 %layer12_out_read, i32 48, i32 53" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:247->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 57 'partselect' 'trunc_ln247_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln247_10 = partselect i6 @_ssdm_op_PartSelect.i6.i144.i32.i32, i144 %layer12_out_read, i32 54, i32 59" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:247->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 58 'partselect' 'trunc_ln247_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln247_11 = partselect i6 @_ssdm_op_PartSelect.i6.i144.i32.i32, i144 %layer12_out_read, i32 60, i32 65" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:247->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 59 'partselect' 'trunc_ln247_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln247_12 = partselect i6 @_ssdm_op_PartSelect.i6.i144.i32.i32, i144 %layer12_out_read, i32 66, i32 71" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:247->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 60 'partselect' 'trunc_ln247_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln247_13 = partselect i6 @_ssdm_op_PartSelect.i6.i144.i32.i32, i144 %layer12_out_read, i32 72, i32 77" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:247->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 61 'partselect' 'trunc_ln247_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln247_14 = partselect i6 @_ssdm_op_PartSelect.i6.i144.i32.i32, i144 %layer12_out_read, i32 78, i32 83" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:247->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 62 'partselect' 'trunc_ln247_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln247_15 = partselect i6 @_ssdm_op_PartSelect.i6.i144.i32.i32, i144 %layer12_out_read, i32 84, i32 89" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:247->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 63 'partselect' 'trunc_ln247_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln247_16 = partselect i6 @_ssdm_op_PartSelect.i6.i144.i32.i32, i144 %layer12_out_read, i32 90, i32 95" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:247->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 64 'partselect' 'trunc_ln247_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln247_17 = partselect i6 @_ssdm_op_PartSelect.i6.i144.i32.i32, i144 %layer12_out_read, i32 96, i32 101" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:247->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 65 'partselect' 'trunc_ln247_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln247_18 = partselect i6 @_ssdm_op_PartSelect.i6.i144.i32.i32, i144 %layer12_out_read, i32 102, i32 107" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:247->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 66 'partselect' 'trunc_ln247_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln247_19 = partselect i6 @_ssdm_op_PartSelect.i6.i144.i32.i32, i144 %layer12_out_read, i32 108, i32 113" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:247->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 67 'partselect' 'trunc_ln247_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln247_20 = partselect i6 @_ssdm_op_PartSelect.i6.i144.i32.i32, i144 %layer12_out_read, i32 114, i32 119" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:247->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 68 'partselect' 'trunc_ln247_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln247_21 = partselect i6 @_ssdm_op_PartSelect.i6.i144.i32.i32, i144 %layer12_out_read, i32 120, i32 125" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:247->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 69 'partselect' 'trunc_ln247_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln247_22 = partselect i6 @_ssdm_op_PartSelect.i6.i144.i32.i32, i144 %layer12_out_read, i32 126, i32 131" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:247->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 70 'partselect' 'trunc_ln247_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.61ns)   --->   "%p_s = memshiftread i6 @_ssdm_op_MemShiftRead.[4 x i6]P0A, i6 3, i6 %trunc_ln247, i1 1"   --->   Operation 71 'memshiftread' 'p_s' <Predicate = true> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 6> <Depth = 4> <ShiftMem>
ST_2 : Operation 72 [1/1] (0.61ns)   --->   "%p_1 = memshiftread i6 @_ssdm_op_MemShiftRead.[4 x i6]P0A, i6 3, i6 %trunc_ln247_2, i1 1"   --->   Operation 72 'memshiftread' 'p_1' <Predicate = true> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 6> <Depth = 4> <ShiftMem>
ST_2 : Operation 73 [1/1] (0.61ns)   --->   "%p_2 = memshiftread i6 @_ssdm_op_MemShiftRead.[4 x i6]P0A, i6 3, i6 %trunc_ln247_3, i1 1"   --->   Operation 73 'memshiftread' 'p_2' <Predicate = true> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 6> <Depth = 4> <ShiftMem>
ST_2 : Operation 74 [1/1] (0.61ns)   --->   "%p_3 = memshiftread i6 @_ssdm_op_MemShiftRead.[4 x i6]P0A, i6 3, i6 %trunc_ln247_4, i1 1"   --->   Operation 74 'memshiftread' 'p_3' <Predicate = true> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 6> <Depth = 4> <ShiftMem>
ST_2 : Operation 75 [1/1] (0.61ns)   --->   "%p_4 = memshiftread i6 @_ssdm_op_MemShiftRead.[4 x i6]P0A, i6 3, i6 %trunc_ln247_5, i1 1"   --->   Operation 75 'memshiftread' 'p_4' <Predicate = true> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 6> <Depth = 4> <ShiftMem>
ST_2 : Operation 76 [1/1] (0.61ns)   --->   "%p_5 = memshiftread i6 @_ssdm_op_MemShiftRead.[4 x i6]P0A, i6 3, i6 %trunc_ln247_6, i1 1"   --->   Operation 76 'memshiftread' 'p_5' <Predicate = true> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 6> <Depth = 4> <ShiftMem>
ST_2 : Operation 77 [1/1] (0.61ns)   --->   "%p_6 = memshiftread i6 @_ssdm_op_MemShiftRead.[4 x i6]P0A, i6 3, i6 %trunc_ln247_7, i1 1"   --->   Operation 77 'memshiftread' 'p_6' <Predicate = true> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 6> <Depth = 4> <ShiftMem>
ST_2 : Operation 78 [1/1] (0.61ns)   --->   "%p_7 = memshiftread i6 @_ssdm_op_MemShiftRead.[4 x i6]P0A, i6 3, i6 %trunc_ln247_8, i1 1"   --->   Operation 78 'memshiftread' 'p_7' <Predicate = true> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 6> <Depth = 4> <ShiftMem>
ST_2 : Operation 79 [1/1] (0.61ns)   --->   "%p_8 = memshiftread i6 @_ssdm_op_MemShiftRead.[4 x i6]P0A, i6 3, i6 %trunc_ln247_9, i1 1"   --->   Operation 79 'memshiftread' 'p_8' <Predicate = true> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 6> <Depth = 4> <ShiftMem>
ST_2 : Operation 80 [1/1] (0.61ns)   --->   "%p_9 = memshiftread i6 @_ssdm_op_MemShiftRead.[4 x i6]P0A, i6 3, i6 %trunc_ln247_10, i1 1"   --->   Operation 80 'memshiftread' 'p_9' <Predicate = true> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 6> <Depth = 4> <ShiftMem>
ST_2 : Operation 81 [1/1] (0.61ns)   --->   "%p_10 = memshiftread i6 @_ssdm_op_MemShiftRead.[4 x i6]P0A, i6 3, i6 %trunc_ln247_11, i1 1"   --->   Operation 81 'memshiftread' 'p_10' <Predicate = true> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 6> <Depth = 4> <ShiftMem>
ST_2 : Operation 82 [1/1] (0.61ns)   --->   "%p_11 = memshiftread i6 @_ssdm_op_MemShiftRead.[4 x i6]P0A, i6 3, i6 %trunc_ln247_12, i1 1"   --->   Operation 82 'memshiftread' 'p_11' <Predicate = true> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 6> <Depth = 4> <ShiftMem>
ST_2 : Operation 83 [1/1] (0.61ns)   --->   "%p_12 = memshiftread i6 @_ssdm_op_MemShiftRead.[4 x i6]P0A, i6 3, i6 %trunc_ln247_13, i1 1"   --->   Operation 83 'memshiftread' 'p_12' <Predicate = true> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 6> <Depth = 4> <ShiftMem>
ST_2 : Operation 84 [1/1] (0.61ns)   --->   "%p_13 = memshiftread i6 @_ssdm_op_MemShiftRead.[4 x i6]P0A, i6 3, i6 %trunc_ln247_14, i1 1"   --->   Operation 84 'memshiftread' 'p_13' <Predicate = true> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 6> <Depth = 4> <ShiftMem>
ST_2 : Operation 85 [1/1] (0.61ns)   --->   "%p_14 = memshiftread i6 @_ssdm_op_MemShiftRead.[4 x i6]P0A, i6 3, i6 %trunc_ln247_15, i1 1"   --->   Operation 85 'memshiftread' 'p_14' <Predicate = true> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 6> <Depth = 4> <ShiftMem>
ST_2 : Operation 86 [1/1] (0.61ns)   --->   "%p_15 = memshiftread i6 @_ssdm_op_MemShiftRead.[4 x i6]P0A, i6 3, i6 %trunc_ln247_16, i1 1"   --->   Operation 86 'memshiftread' 'p_15' <Predicate = true> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 6> <Depth = 4> <ShiftMem>
ST_2 : Operation 87 [1/1] (0.61ns)   --->   "%p_16 = memshiftread i6 @_ssdm_op_MemShiftRead.[4 x i6]P0A, i6 3, i6 %trunc_ln247_17, i1 1"   --->   Operation 87 'memshiftread' 'p_16' <Predicate = true> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 6> <Depth = 4> <ShiftMem>
ST_2 : Operation 88 [1/1] (0.61ns)   --->   "%p_17 = memshiftread i6 @_ssdm_op_MemShiftRead.[4 x i6]P0A, i6 3, i6 %trunc_ln247_18, i1 1"   --->   Operation 88 'memshiftread' 'p_17' <Predicate = true> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 6> <Depth = 4> <ShiftMem>
ST_2 : Operation 89 [1/1] (0.61ns)   --->   "%p_18 = memshiftread i6 @_ssdm_op_MemShiftRead.[4 x i6]P0A, i6 3, i6 %trunc_ln247_19, i1 1"   --->   Operation 89 'memshiftread' 'p_18' <Predicate = true> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 6> <Depth = 4> <ShiftMem>
ST_2 : Operation 90 [1/1] (0.61ns)   --->   "%p_19 = memshiftread i6 @_ssdm_op_MemShiftRead.[4 x i6]P0A, i6 3, i6 %trunc_ln247_20, i1 1"   --->   Operation 90 'memshiftread' 'p_19' <Predicate = true> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 6> <Depth = 4> <ShiftMem>
ST_2 : Operation 91 [1/1] (0.61ns)   --->   "%p_20 = memshiftread i6 @_ssdm_op_MemShiftRead.[4 x i6]P0A, i6 3, i6 %trunc_ln247_21, i1 1"   --->   Operation 91 'memshiftread' 'p_20' <Predicate = true> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 6> <Depth = 4> <ShiftMem>
ST_2 : Operation 92 [1/1] (0.61ns)   --->   "%p_21 = memshiftread i6 @_ssdm_op_MemShiftRead.[4 x i6]P0A, i6 3, i6 %trunc_ln247_22, i1 1"   --->   Operation 92 'memshiftread' 'p_21' <Predicate = true> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 6> <Depth = 4> <ShiftMem>
ST_2 : Operation 93 [1/1] (0.61ns)   --->   "%p_22 = memshiftread i6 @_ssdm_op_MemShiftRead.[4 x i6]P0A, i6 3, i6 %trunc_ln247_s, i1 1"   --->   Operation 93 'memshiftread' 'p_22' <Predicate = true> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 6> <Depth = 4> <ShiftMem>
ST_2 : Operation 94 [1/1] (0.61ns)   --->   "%p_0 = memshiftread i6 @_ssdm_op_MemShiftRead.[4 x i6]P0A, i6 3, i6 %trunc_ln247_1, i1 1"   --->   Operation 94 'memshiftread' 'p_0' <Predicate = true> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 6> <Depth = 4> <ShiftMem>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_123 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_47" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 95 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_124 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_46" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 96 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_125 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_45" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 97 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_126 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_44" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 98 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_127 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_43" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 99 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_128 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_42" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 100 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_129 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_41" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 101 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_130 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_40" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 102 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_131 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_39" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 103 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_132 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_38" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 104 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_133 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_37" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 105 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_133' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_134 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_36" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 106 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_134' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_135 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_35" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 107 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_136 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_34" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 108 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_137 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_33" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 109 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_138 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_32" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 110 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_139 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_31" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 111 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_140 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_30" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 112 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_141 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_29" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 113 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_141' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_142 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_28" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 114 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_142' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_143 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_27" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 115 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_143' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_144 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_26" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 116 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_145 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_25" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 117 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_146 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_24" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 118 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_146' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_147 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_23" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 119 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_147' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_148 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_22" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 120 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_148' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_149 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_21" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 121 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_149' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_150 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_20" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 122 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_150' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_151 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_19" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 123 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_151' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_152 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_18" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 124 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_152' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_153 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_17" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 125 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_153' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_154 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_16" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 126 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_155 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_15" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 127 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_155' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_156 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 128 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_156' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_157 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 129 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_157' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_158 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_12" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 130 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_158' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_159 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_11" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 131 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_159' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_160 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_10" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 132 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_160' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_161 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_9" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 133 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_161' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_162 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_8" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 134 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_162' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_163 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_7" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 135 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_163' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_164 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_6" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 136 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_164' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_165 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_5" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 137 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_165' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_166 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_4" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 138 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_166' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_167 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_3" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 139 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_167' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_168 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_2" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 140 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_169 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_1" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 141 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_169' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_170 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 142 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_170' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %p_s, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_47" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 143 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %p_1, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_46" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 144 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %p_2, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_45" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 145 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %p_3, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_44" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 146 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %p_4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_43" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 147 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %p_5, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_42" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 148 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %p_6, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_41" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 149 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %p_7, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_40" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 150 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %p_8, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_39" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 151 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %p_9, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_38" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 152 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %p_10, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_37" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 153 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %p_11, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_36" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 154 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %p_12, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_35" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 155 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %p_13, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_34" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 156 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %p_14, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_33" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 157 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %p_15, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_32" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 158 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %p_16, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_31" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 159 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %p_17, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_30" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 160 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %p_18, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_29" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 161 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %p_19, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_28" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 162 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %p_20, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_27" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 163 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %p_21, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_26" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 164 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %p_22, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_25" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 165 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %p_0, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_24" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 166 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %trunc_ln247, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_23" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 167 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %trunc_ln247_2, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_22" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 168 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %trunc_ln247_3, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_21" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 169 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %trunc_ln247_4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_20" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 170 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %trunc_ln247_5, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_19" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 171 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %trunc_ln247_6, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_18" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 172 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %trunc_ln247_7, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_17" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 173 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %trunc_ln247_8, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_16" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 174 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %trunc_ln247_9, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_15" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 175 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %trunc_ln247_10, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 176 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %trunc_ln247_11, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 177 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %trunc_ln247_12, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_12" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 178 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %trunc_ln247_13, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_11" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 179 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %trunc_ln247_14, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_10" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 180 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %trunc_ln247_15, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_9" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 181 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %trunc_ln247_16, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_8" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 182 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %trunc_ln247_17, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_7" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 183 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %trunc_ln247_18, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_6" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 184 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %trunc_ln247_19, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_5" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 185 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %trunc_ln247_20, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_4" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 186 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %trunc_ln247_21, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_3" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 187 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %trunc_ln247_22, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_2" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 188 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %trunc_ln247_s, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_1" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 189 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %trunc_ln247_1, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 190 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%sY_load = load i32 %sY" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:191]   --->   Operation 191 'load' 'sY_load' <Predicate = (icmp_ln191)> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (0.85ns)   --->   "%icmp_ln191_1 = icmp_eq  i32 %sY_load, i32 1" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:191]   --->   Operation 192 'icmp' 'icmp_ln191_1' <Predicate = (icmp_ln191)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node and_ln191_1)   --->   "%and_ln191 = and i1 %icmp_ln191_2, i1 %icmp_ln191_3" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:191]   --->   Operation 193 'and' 'and_ln191' <Predicate = (icmp_ln191)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 194 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln191_1 = and i1 %and_ln191, i1 %icmp_ln191_1" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:191]   --->   Operation 194 'and' 'and_ln191_1' <Predicate = (icmp_ln191)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %and_ln191_1, void %if.end.i.i, void %for.body19.i.i" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:191]   --->   Operation 195 'br' 'br_ln191' <Predicate = (icmp_ln191)> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%pool_window_V = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_123, i4 0"   --->   Operation 196 'bitconcatenate' 'pool_window_V' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%pool_window_V_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_s, i4 0"   --->   Operation 197 'bitconcatenate' 'pool_window_V_1' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%pool_window_V_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_147, i4 0"   --->   Operation 198 'bitconcatenate' 'pool_window_V_2' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%pool_window_V_3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln247, i4 0"   --->   Operation 199 'bitconcatenate' 'pool_window_V_3' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.60ns)   --->   "%icmp_ln1651 = icmp_ult  i10 %pool_window_V, i10 %pool_window_V_1"   --->   Operation 200 'icmp' 'icmp_ln1651' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 201 [1/1] (0.60ns)   --->   "%icmp_ln1651_9 = icmp_ult  i10 %pool_window_V_2, i10 %pool_window_V_3"   --->   Operation 201 'icmp' 'icmp_ln1651_9' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_9)   --->   "%xor_ln1651_9 = xor i1 %icmp_ln1651_9, i1 1"   --->   Operation 202 'xor' 'xor_ln1651_9' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 203 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_9 = select i1 %xor_ln1651_9, i10 %pool_window_V_2, i10 %pool_window_V_3" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 203 'select' 'select_ln65_9' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%pool_window_V_4 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_124, i4 0"   --->   Operation 204 'bitconcatenate' 'pool_window_V_4' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%pool_window_V_5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_1, i4 0"   --->   Operation 205 'bitconcatenate' 'pool_window_V_5' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%pool_window_V_6 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_148, i4 0"   --->   Operation 206 'bitconcatenate' 'pool_window_V_6' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%pool_window_V_7 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln247_2, i4 0"   --->   Operation 207 'bitconcatenate' 'pool_window_V_7' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (0.60ns)   --->   "%icmp_ln1651_11 = icmp_ult  i10 %pool_window_V_4, i10 %pool_window_V_5"   --->   Operation 208 'icmp' 'icmp_ln1651_11' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 209 [1/1] (0.60ns)   --->   "%icmp_ln1651_12 = icmp_ult  i10 %pool_window_V_6, i10 %pool_window_V_7"   --->   Operation 209 'icmp' 'icmp_ln1651_12' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_12)   --->   "%xor_ln1651_12 = xor i1 %icmp_ln1651_12, i1 1"   --->   Operation 210 'xor' 'xor_ln1651_12' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 211 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_12 = select i1 %xor_ln1651_12, i10 %pool_window_V_6, i10 %pool_window_V_7" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 211 'select' 'select_ln65_12' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%pool_window_V_8 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_125, i4 0"   --->   Operation 212 'bitconcatenate' 'pool_window_V_8' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%pool_window_V_9 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_2, i4 0"   --->   Operation 213 'bitconcatenate' 'pool_window_V_9' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%pool_window_V_10 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_149, i4 0"   --->   Operation 214 'bitconcatenate' 'pool_window_V_10' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%pool_window_V_11 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln247_3, i4 0"   --->   Operation 215 'bitconcatenate' 'pool_window_V_11' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (0.60ns)   --->   "%icmp_ln1651_14 = icmp_ult  i10 %pool_window_V_8, i10 %pool_window_V_9"   --->   Operation 216 'icmp' 'icmp_ln1651_14' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 217 [1/1] (0.60ns)   --->   "%icmp_ln1651_15 = icmp_ult  i10 %pool_window_V_10, i10 %pool_window_V_11"   --->   Operation 217 'icmp' 'icmp_ln1651_15' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_15)   --->   "%xor_ln1651_15 = xor i1 %icmp_ln1651_15, i1 1"   --->   Operation 218 'xor' 'xor_ln1651_15' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 219 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_15 = select i1 %xor_ln1651_15, i10 %pool_window_V_10, i10 %pool_window_V_11" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 219 'select' 'select_ln65_15' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%pool_window_V_12 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_126, i4 0"   --->   Operation 220 'bitconcatenate' 'pool_window_V_12' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "%pool_window_V_13 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_3, i4 0"   --->   Operation 221 'bitconcatenate' 'pool_window_V_13' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_2 : Operation 222 [1/1] (0.00ns)   --->   "%pool_window_V_14 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_150, i4 0"   --->   Operation 222 'bitconcatenate' 'pool_window_V_14' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_2 : Operation 223 [1/1] (0.00ns)   --->   "%pool_window_V_15 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln247_4, i4 0"   --->   Operation 223 'bitconcatenate' 'pool_window_V_15' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (0.60ns)   --->   "%icmp_ln1651_17 = icmp_ult  i10 %pool_window_V_12, i10 %pool_window_V_13"   --->   Operation 224 'icmp' 'icmp_ln1651_17' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 225 [1/1] (0.60ns)   --->   "%icmp_ln1651_18 = icmp_ult  i10 %pool_window_V_14, i10 %pool_window_V_15"   --->   Operation 225 'icmp' 'icmp_ln1651_18' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_18)   --->   "%xor_ln1651_18 = xor i1 %icmp_ln1651_18, i1 1"   --->   Operation 226 'xor' 'xor_ln1651_18' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 227 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_18 = select i1 %xor_ln1651_18, i10 %pool_window_V_14, i10 %pool_window_V_15" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 227 'select' 'select_ln65_18' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 228 [1/1] (0.00ns)   --->   "%pool_window_V_16 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_127, i4 0"   --->   Operation 228 'bitconcatenate' 'pool_window_V_16' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_2 : Operation 229 [1/1] (0.00ns)   --->   "%pool_window_V_17 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_4, i4 0"   --->   Operation 229 'bitconcatenate' 'pool_window_V_17' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_2 : Operation 230 [1/1] (0.00ns)   --->   "%pool_window_V_18 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_151, i4 0"   --->   Operation 230 'bitconcatenate' 'pool_window_V_18' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "%pool_window_V_19 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln247_5, i4 0"   --->   Operation 231 'bitconcatenate' 'pool_window_V_19' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_2 : Operation 232 [1/1] (0.60ns)   --->   "%icmp_ln1651_20 = icmp_ult  i10 %pool_window_V_16, i10 %pool_window_V_17"   --->   Operation 232 'icmp' 'icmp_ln1651_20' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 233 [1/1] (0.60ns)   --->   "%icmp_ln1651_21 = icmp_ult  i10 %pool_window_V_18, i10 %pool_window_V_19"   --->   Operation 233 'icmp' 'icmp_ln1651_21' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_21)   --->   "%xor_ln1651_21 = xor i1 %icmp_ln1651_21, i1 1"   --->   Operation 234 'xor' 'xor_ln1651_21' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 235 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_21 = select i1 %xor_ln1651_21, i10 %pool_window_V_18, i10 %pool_window_V_19" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 235 'select' 'select_ln65_21' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 236 [1/1] (0.00ns)   --->   "%pool_window_V_20 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_128, i4 0"   --->   Operation 236 'bitconcatenate' 'pool_window_V_20' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_2 : Operation 237 [1/1] (0.00ns)   --->   "%pool_window_V_21 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_5, i4 0"   --->   Operation 237 'bitconcatenate' 'pool_window_V_21' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_2 : Operation 238 [1/1] (0.00ns)   --->   "%pool_window_V_22 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_152, i4 0"   --->   Operation 238 'bitconcatenate' 'pool_window_V_22' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_2 : Operation 239 [1/1] (0.00ns)   --->   "%pool_window_V_23 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln247_6, i4 0"   --->   Operation 239 'bitconcatenate' 'pool_window_V_23' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_2 : Operation 240 [1/1] (0.60ns)   --->   "%icmp_ln1651_23 = icmp_ult  i10 %pool_window_V_20, i10 %pool_window_V_21"   --->   Operation 240 'icmp' 'icmp_ln1651_23' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 241 [1/1] (0.60ns)   --->   "%icmp_ln1651_24 = icmp_ult  i10 %pool_window_V_22, i10 %pool_window_V_23"   --->   Operation 241 'icmp' 'icmp_ln1651_24' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_24)   --->   "%xor_ln1651_24 = xor i1 %icmp_ln1651_24, i1 1"   --->   Operation 242 'xor' 'xor_ln1651_24' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 243 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_24 = select i1 %xor_ln1651_24, i10 %pool_window_V_22, i10 %pool_window_V_23" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 243 'select' 'select_ln65_24' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 244 [1/1] (0.00ns)   --->   "%pool_window_V_24 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_129, i4 0"   --->   Operation 244 'bitconcatenate' 'pool_window_V_24' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_2 : Operation 245 [1/1] (0.00ns)   --->   "%pool_window_V_25 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_6, i4 0"   --->   Operation 245 'bitconcatenate' 'pool_window_V_25' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_2 : Operation 246 [1/1] (0.00ns)   --->   "%pool_window_V_26 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_153, i4 0"   --->   Operation 246 'bitconcatenate' 'pool_window_V_26' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_2 : Operation 247 [1/1] (0.00ns)   --->   "%pool_window_V_27 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln247_7, i4 0"   --->   Operation 247 'bitconcatenate' 'pool_window_V_27' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_2 : Operation 248 [1/1] (0.60ns)   --->   "%icmp_ln1651_26 = icmp_ult  i10 %pool_window_V_24, i10 %pool_window_V_25"   --->   Operation 248 'icmp' 'icmp_ln1651_26' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 249 [1/1] (0.60ns)   --->   "%icmp_ln1651_27 = icmp_ult  i10 %pool_window_V_26, i10 %pool_window_V_27"   --->   Operation 249 'icmp' 'icmp_ln1651_27' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_27)   --->   "%xor_ln1651_27 = xor i1 %icmp_ln1651_27, i1 1"   --->   Operation 250 'xor' 'xor_ln1651_27' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 251 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_27 = select i1 %xor_ln1651_27, i10 %pool_window_V_26, i10 %pool_window_V_27" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 251 'select' 'select_ln65_27' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 252 [1/1] (0.00ns)   --->   "%pool_window_V_28 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_130, i4 0"   --->   Operation 252 'bitconcatenate' 'pool_window_V_28' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_2 : Operation 253 [1/1] (0.00ns)   --->   "%pool_window_V_29 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_7, i4 0"   --->   Operation 253 'bitconcatenate' 'pool_window_V_29' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_2 : Operation 254 [1/1] (0.00ns)   --->   "%pool_window_V_30 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_154, i4 0"   --->   Operation 254 'bitconcatenate' 'pool_window_V_30' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_2 : Operation 255 [1/1] (0.00ns)   --->   "%pool_window_V_31 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln247_8, i4 0"   --->   Operation 255 'bitconcatenate' 'pool_window_V_31' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_2 : Operation 256 [1/1] (0.60ns)   --->   "%icmp_ln1651_29 = icmp_ult  i10 %pool_window_V_28, i10 %pool_window_V_29"   --->   Operation 256 'icmp' 'icmp_ln1651_29' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 257 [1/1] (0.60ns)   --->   "%icmp_ln1651_30 = icmp_ult  i10 %pool_window_V_30, i10 %pool_window_V_31"   --->   Operation 257 'icmp' 'icmp_ln1651_30' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_30)   --->   "%xor_ln1651_30 = xor i1 %icmp_ln1651_30, i1 1"   --->   Operation 258 'xor' 'xor_ln1651_30' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 259 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_30 = select i1 %xor_ln1651_30, i10 %pool_window_V_30, i10 %pool_window_V_31" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 259 'select' 'select_ln65_30' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 260 [1/1] (0.00ns)   --->   "%pool_window_V_32 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_131, i4 0"   --->   Operation 260 'bitconcatenate' 'pool_window_V_32' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_2 : Operation 261 [1/1] (0.00ns)   --->   "%pool_window_V_33 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_8, i4 0"   --->   Operation 261 'bitconcatenate' 'pool_window_V_33' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_2 : Operation 262 [1/1] (0.00ns)   --->   "%pool_window_V_34 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_155, i4 0"   --->   Operation 262 'bitconcatenate' 'pool_window_V_34' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_2 : Operation 263 [1/1] (0.00ns)   --->   "%pool_window_V_35 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln247_9, i4 0"   --->   Operation 263 'bitconcatenate' 'pool_window_V_35' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_2 : Operation 264 [1/1] (0.60ns)   --->   "%icmp_ln1651_32 = icmp_ult  i10 %pool_window_V_32, i10 %pool_window_V_33"   --->   Operation 264 'icmp' 'icmp_ln1651_32' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 265 [1/1] (0.60ns)   --->   "%icmp_ln1651_33 = icmp_ult  i10 %pool_window_V_34, i10 %pool_window_V_35"   --->   Operation 265 'icmp' 'icmp_ln1651_33' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_33)   --->   "%xor_ln1651_33 = xor i1 %icmp_ln1651_33, i1 1"   --->   Operation 266 'xor' 'xor_ln1651_33' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 267 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_33 = select i1 %xor_ln1651_33, i10 %pool_window_V_34, i10 %pool_window_V_35" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 267 'select' 'select_ln65_33' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 268 [1/1] (0.00ns)   --->   "%pool_window_V_36 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_132, i4 0"   --->   Operation 268 'bitconcatenate' 'pool_window_V_36' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_2 : Operation 269 [1/1] (0.00ns)   --->   "%pool_window_V_37 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_9, i4 0"   --->   Operation 269 'bitconcatenate' 'pool_window_V_37' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_2 : Operation 270 [1/1] (0.00ns)   --->   "%pool_window_V_38 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_156, i4 0"   --->   Operation 270 'bitconcatenate' 'pool_window_V_38' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_2 : Operation 271 [1/1] (0.00ns)   --->   "%pool_window_V_39 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln247_10, i4 0"   --->   Operation 271 'bitconcatenate' 'pool_window_V_39' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_2 : Operation 272 [1/1] (0.60ns)   --->   "%icmp_ln1651_35 = icmp_ult  i10 %pool_window_V_36, i10 %pool_window_V_37"   --->   Operation 272 'icmp' 'icmp_ln1651_35' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 273 [1/1] (0.60ns)   --->   "%icmp_ln1651_36 = icmp_ult  i10 %pool_window_V_38, i10 %pool_window_V_39"   --->   Operation 273 'icmp' 'icmp_ln1651_36' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_36)   --->   "%xor_ln1651_36 = xor i1 %icmp_ln1651_36, i1 1"   --->   Operation 274 'xor' 'xor_ln1651_36' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 275 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_36 = select i1 %xor_ln1651_36, i10 %pool_window_V_38, i10 %pool_window_V_39" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 275 'select' 'select_ln65_36' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 276 [1/1] (0.00ns)   --->   "%pool_window_V_40 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_133, i4 0"   --->   Operation 276 'bitconcatenate' 'pool_window_V_40' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_2 : Operation 277 [1/1] (0.00ns)   --->   "%pool_window_V_41 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_10, i4 0"   --->   Operation 277 'bitconcatenate' 'pool_window_V_41' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_2 : Operation 278 [1/1] (0.00ns)   --->   "%pool_window_V_42 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_157, i4 0"   --->   Operation 278 'bitconcatenate' 'pool_window_V_42' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_2 : Operation 279 [1/1] (0.00ns)   --->   "%pool_window_V_43 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln247_11, i4 0"   --->   Operation 279 'bitconcatenate' 'pool_window_V_43' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_2 : Operation 280 [1/1] (0.60ns)   --->   "%icmp_ln1651_38 = icmp_ult  i10 %pool_window_V_40, i10 %pool_window_V_41"   --->   Operation 280 'icmp' 'icmp_ln1651_38' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 281 [1/1] (0.60ns)   --->   "%icmp_ln1651_39 = icmp_ult  i10 %pool_window_V_42, i10 %pool_window_V_43"   --->   Operation 281 'icmp' 'icmp_ln1651_39' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_39)   --->   "%xor_ln1651_39 = xor i1 %icmp_ln1651_39, i1 1"   --->   Operation 282 'xor' 'xor_ln1651_39' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 283 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_39 = select i1 %xor_ln1651_39, i10 %pool_window_V_42, i10 %pool_window_V_43" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 283 'select' 'select_ln65_39' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 284 [1/1] (0.00ns)   --->   "%pool_window_V_44 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_134, i4 0"   --->   Operation 284 'bitconcatenate' 'pool_window_V_44' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_2 : Operation 285 [1/1] (0.00ns)   --->   "%pool_window_V_45 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_11, i4 0"   --->   Operation 285 'bitconcatenate' 'pool_window_V_45' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_2 : Operation 286 [1/1] (0.00ns)   --->   "%pool_window_V_46 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_158, i4 0"   --->   Operation 286 'bitconcatenate' 'pool_window_V_46' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_2 : Operation 287 [1/1] (0.00ns)   --->   "%pool_window_V_47 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln247_12, i4 0"   --->   Operation 287 'bitconcatenate' 'pool_window_V_47' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_2 : Operation 288 [1/1] (0.60ns)   --->   "%icmp_ln1651_41 = icmp_ult  i10 %pool_window_V_44, i10 %pool_window_V_45"   --->   Operation 288 'icmp' 'icmp_ln1651_41' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 289 [1/1] (0.60ns)   --->   "%icmp_ln1651_42 = icmp_ult  i10 %pool_window_V_46, i10 %pool_window_V_47"   --->   Operation 289 'icmp' 'icmp_ln1651_42' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_42)   --->   "%xor_ln1651_42 = xor i1 %icmp_ln1651_42, i1 1"   --->   Operation 290 'xor' 'xor_ln1651_42' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 291 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_42 = select i1 %xor_ln1651_42, i10 %pool_window_V_46, i10 %pool_window_V_47" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 291 'select' 'select_ln65_42' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 292 [1/1] (0.00ns)   --->   "%pool_window_V_48 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_135, i4 0"   --->   Operation 292 'bitconcatenate' 'pool_window_V_48' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_2 : Operation 293 [1/1] (0.00ns)   --->   "%pool_window_V_49 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_12, i4 0"   --->   Operation 293 'bitconcatenate' 'pool_window_V_49' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_2 : Operation 294 [1/1] (0.00ns)   --->   "%pool_window_V_50 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_159, i4 0"   --->   Operation 294 'bitconcatenate' 'pool_window_V_50' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_2 : Operation 295 [1/1] (0.00ns)   --->   "%pool_window_V_51 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln247_13, i4 0"   --->   Operation 295 'bitconcatenate' 'pool_window_V_51' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_2 : Operation 296 [1/1] (0.60ns)   --->   "%icmp_ln1651_44 = icmp_ult  i10 %pool_window_V_48, i10 %pool_window_V_49"   --->   Operation 296 'icmp' 'icmp_ln1651_44' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 297 [1/1] (0.60ns)   --->   "%icmp_ln1651_45 = icmp_ult  i10 %pool_window_V_50, i10 %pool_window_V_51"   --->   Operation 297 'icmp' 'icmp_ln1651_45' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_45)   --->   "%xor_ln1651_45 = xor i1 %icmp_ln1651_45, i1 1"   --->   Operation 298 'xor' 'xor_ln1651_45' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 299 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_45 = select i1 %xor_ln1651_45, i10 %pool_window_V_50, i10 %pool_window_V_51" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 299 'select' 'select_ln65_45' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 300 [1/1] (0.00ns)   --->   "%pool_window_V_52 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_136, i4 0"   --->   Operation 300 'bitconcatenate' 'pool_window_V_52' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_2 : Operation 301 [1/1] (0.00ns)   --->   "%pool_window_V_53 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_13, i4 0"   --->   Operation 301 'bitconcatenate' 'pool_window_V_53' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_2 : Operation 302 [1/1] (0.00ns)   --->   "%pool_window_V_54 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_160, i4 0"   --->   Operation 302 'bitconcatenate' 'pool_window_V_54' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_2 : Operation 303 [1/1] (0.00ns)   --->   "%pool_window_V_55 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln247_14, i4 0"   --->   Operation 303 'bitconcatenate' 'pool_window_V_55' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_2 : Operation 304 [1/1] (0.60ns)   --->   "%icmp_ln1651_47 = icmp_ult  i10 %pool_window_V_52, i10 %pool_window_V_53"   --->   Operation 304 'icmp' 'icmp_ln1651_47' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 305 [1/1] (0.60ns)   --->   "%icmp_ln1651_48 = icmp_ult  i10 %pool_window_V_54, i10 %pool_window_V_55"   --->   Operation 305 'icmp' 'icmp_ln1651_48' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_48)   --->   "%xor_ln1651_48 = xor i1 %icmp_ln1651_48, i1 1"   --->   Operation 306 'xor' 'xor_ln1651_48' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 307 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_48 = select i1 %xor_ln1651_48, i10 %pool_window_V_54, i10 %pool_window_V_55" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 307 'select' 'select_ln65_48' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 308 [1/1] (0.00ns)   --->   "%pool_window_V_56 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_137, i4 0"   --->   Operation 308 'bitconcatenate' 'pool_window_V_56' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_2 : Operation 309 [1/1] (0.00ns)   --->   "%pool_window_V_57 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_14, i4 0"   --->   Operation 309 'bitconcatenate' 'pool_window_V_57' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_2 : Operation 310 [1/1] (0.00ns)   --->   "%pool_window_V_58 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_161, i4 0"   --->   Operation 310 'bitconcatenate' 'pool_window_V_58' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_2 : Operation 311 [1/1] (0.00ns)   --->   "%pool_window_V_59 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln247_15, i4 0"   --->   Operation 311 'bitconcatenate' 'pool_window_V_59' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_2 : Operation 312 [1/1] (0.60ns)   --->   "%icmp_ln1651_50 = icmp_ult  i10 %pool_window_V_56, i10 %pool_window_V_57"   --->   Operation 312 'icmp' 'icmp_ln1651_50' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 313 [1/1] (0.60ns)   --->   "%icmp_ln1651_51 = icmp_ult  i10 %pool_window_V_58, i10 %pool_window_V_59"   --->   Operation 313 'icmp' 'icmp_ln1651_51' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_51)   --->   "%xor_ln1651_51 = xor i1 %icmp_ln1651_51, i1 1"   --->   Operation 314 'xor' 'xor_ln1651_51' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 315 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_51 = select i1 %xor_ln1651_51, i10 %pool_window_V_58, i10 %pool_window_V_59" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 315 'select' 'select_ln65_51' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 316 [1/1] (0.00ns)   --->   "%pool_window_V_60 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_138, i4 0"   --->   Operation 316 'bitconcatenate' 'pool_window_V_60' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_2 : Operation 317 [1/1] (0.00ns)   --->   "%pool_window_V_61 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_15, i4 0"   --->   Operation 317 'bitconcatenate' 'pool_window_V_61' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_2 : Operation 318 [1/1] (0.00ns)   --->   "%pool_window_V_62 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_162, i4 0"   --->   Operation 318 'bitconcatenate' 'pool_window_V_62' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_2 : Operation 319 [1/1] (0.00ns)   --->   "%pool_window_V_63 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln247_16, i4 0"   --->   Operation 319 'bitconcatenate' 'pool_window_V_63' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_2 : Operation 320 [1/1] (0.60ns)   --->   "%icmp_ln1651_53 = icmp_ult  i10 %pool_window_V_60, i10 %pool_window_V_61"   --->   Operation 320 'icmp' 'icmp_ln1651_53' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 321 [1/1] (0.60ns)   --->   "%icmp_ln1651_54 = icmp_ult  i10 %pool_window_V_62, i10 %pool_window_V_63"   --->   Operation 321 'icmp' 'icmp_ln1651_54' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_54)   --->   "%xor_ln1651_54 = xor i1 %icmp_ln1651_54, i1 1"   --->   Operation 322 'xor' 'xor_ln1651_54' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 323 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_54 = select i1 %xor_ln1651_54, i10 %pool_window_V_62, i10 %pool_window_V_63" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 323 'select' 'select_ln65_54' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 324 [1/1] (0.00ns)   --->   "%pool_window_V_64 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_139, i4 0"   --->   Operation 324 'bitconcatenate' 'pool_window_V_64' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_2 : Operation 325 [1/1] (0.00ns)   --->   "%pool_window_V_65 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_16, i4 0"   --->   Operation 325 'bitconcatenate' 'pool_window_V_65' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_2 : Operation 326 [1/1] (0.00ns)   --->   "%pool_window_V_66 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_163, i4 0"   --->   Operation 326 'bitconcatenate' 'pool_window_V_66' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_2 : Operation 327 [1/1] (0.00ns)   --->   "%pool_window_V_67 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln247_17, i4 0"   --->   Operation 327 'bitconcatenate' 'pool_window_V_67' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_2 : Operation 328 [1/1] (0.60ns)   --->   "%icmp_ln1651_56 = icmp_ult  i10 %pool_window_V_64, i10 %pool_window_V_65"   --->   Operation 328 'icmp' 'icmp_ln1651_56' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 329 [1/1] (0.60ns)   --->   "%icmp_ln1651_57 = icmp_ult  i10 %pool_window_V_66, i10 %pool_window_V_67"   --->   Operation 329 'icmp' 'icmp_ln1651_57' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_57)   --->   "%xor_ln1651_57 = xor i1 %icmp_ln1651_57, i1 1"   --->   Operation 330 'xor' 'xor_ln1651_57' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 331 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_57 = select i1 %xor_ln1651_57, i10 %pool_window_V_66, i10 %pool_window_V_67" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 331 'select' 'select_ln65_57' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 332 [1/1] (0.00ns)   --->   "%pool_window_V_68 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_140, i4 0"   --->   Operation 332 'bitconcatenate' 'pool_window_V_68' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_2 : Operation 333 [1/1] (0.00ns)   --->   "%pool_window_V_69 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_17, i4 0"   --->   Operation 333 'bitconcatenate' 'pool_window_V_69' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_2 : Operation 334 [1/1] (0.00ns)   --->   "%pool_window_V_70 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_164, i4 0"   --->   Operation 334 'bitconcatenate' 'pool_window_V_70' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_2 : Operation 335 [1/1] (0.00ns)   --->   "%pool_window_V_71 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln247_18, i4 0"   --->   Operation 335 'bitconcatenate' 'pool_window_V_71' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_2 : Operation 336 [1/1] (0.60ns)   --->   "%icmp_ln1651_59 = icmp_ult  i10 %pool_window_V_68, i10 %pool_window_V_69"   --->   Operation 336 'icmp' 'icmp_ln1651_59' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 337 [1/1] (0.60ns)   --->   "%icmp_ln1651_60 = icmp_ult  i10 %pool_window_V_70, i10 %pool_window_V_71"   --->   Operation 337 'icmp' 'icmp_ln1651_60' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_60)   --->   "%xor_ln1651_60 = xor i1 %icmp_ln1651_60, i1 1"   --->   Operation 338 'xor' 'xor_ln1651_60' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 339 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_60 = select i1 %xor_ln1651_60, i10 %pool_window_V_70, i10 %pool_window_V_71" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 339 'select' 'select_ln65_60' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 340 [1/1] (0.00ns)   --->   "%pool_window_V_72 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_141, i4 0"   --->   Operation 340 'bitconcatenate' 'pool_window_V_72' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_2 : Operation 341 [1/1] (0.00ns)   --->   "%pool_window_V_73 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_18, i4 0"   --->   Operation 341 'bitconcatenate' 'pool_window_V_73' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_2 : Operation 342 [1/1] (0.00ns)   --->   "%pool_window_V_74 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_165, i4 0"   --->   Operation 342 'bitconcatenate' 'pool_window_V_74' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_2 : Operation 343 [1/1] (0.00ns)   --->   "%pool_window_V_75 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln247_19, i4 0"   --->   Operation 343 'bitconcatenate' 'pool_window_V_75' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_2 : Operation 344 [1/1] (0.60ns)   --->   "%icmp_ln1651_62 = icmp_ult  i10 %pool_window_V_72, i10 %pool_window_V_73"   --->   Operation 344 'icmp' 'icmp_ln1651_62' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 345 [1/1] (0.60ns)   --->   "%icmp_ln1651_63 = icmp_ult  i10 %pool_window_V_74, i10 %pool_window_V_75"   --->   Operation 345 'icmp' 'icmp_ln1651_63' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_63)   --->   "%xor_ln1651_63 = xor i1 %icmp_ln1651_63, i1 1"   --->   Operation 346 'xor' 'xor_ln1651_63' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 347 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_63 = select i1 %xor_ln1651_63, i10 %pool_window_V_74, i10 %pool_window_V_75" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 347 'select' 'select_ln65_63' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 348 [1/1] (0.00ns)   --->   "%pool_window_V_76 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_142, i4 0"   --->   Operation 348 'bitconcatenate' 'pool_window_V_76' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_2 : Operation 349 [1/1] (0.00ns)   --->   "%pool_window_V_77 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_19, i4 0"   --->   Operation 349 'bitconcatenate' 'pool_window_V_77' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_2 : Operation 350 [1/1] (0.00ns)   --->   "%pool_window_V_78 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_166, i4 0"   --->   Operation 350 'bitconcatenate' 'pool_window_V_78' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_2 : Operation 351 [1/1] (0.00ns)   --->   "%pool_window_V_79 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln247_20, i4 0"   --->   Operation 351 'bitconcatenate' 'pool_window_V_79' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_2 : Operation 352 [1/1] (0.60ns)   --->   "%icmp_ln1651_65 = icmp_ult  i10 %pool_window_V_76, i10 %pool_window_V_77"   --->   Operation 352 'icmp' 'icmp_ln1651_65' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 353 [1/1] (0.60ns)   --->   "%icmp_ln1651_66 = icmp_ult  i10 %pool_window_V_78, i10 %pool_window_V_79"   --->   Operation 353 'icmp' 'icmp_ln1651_66' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_66)   --->   "%xor_ln1651_66 = xor i1 %icmp_ln1651_66, i1 1"   --->   Operation 354 'xor' 'xor_ln1651_66' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 355 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_66 = select i1 %xor_ln1651_66, i10 %pool_window_V_78, i10 %pool_window_V_79" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 355 'select' 'select_ln65_66' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 356 [1/1] (0.00ns)   --->   "%pool_window_V_80 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_143, i4 0"   --->   Operation 356 'bitconcatenate' 'pool_window_V_80' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_2 : Operation 357 [1/1] (0.00ns)   --->   "%pool_window_V_81 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_20, i4 0"   --->   Operation 357 'bitconcatenate' 'pool_window_V_81' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_2 : Operation 358 [1/1] (0.00ns)   --->   "%pool_window_V_82 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_167, i4 0"   --->   Operation 358 'bitconcatenate' 'pool_window_V_82' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_2 : Operation 359 [1/1] (0.00ns)   --->   "%pool_window_V_83 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln247_21, i4 0"   --->   Operation 359 'bitconcatenate' 'pool_window_V_83' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_2 : Operation 360 [1/1] (0.60ns)   --->   "%icmp_ln1651_68 = icmp_ult  i10 %pool_window_V_80, i10 %pool_window_V_81"   --->   Operation 360 'icmp' 'icmp_ln1651_68' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 361 [1/1] (0.60ns)   --->   "%icmp_ln1651_69 = icmp_ult  i10 %pool_window_V_82, i10 %pool_window_V_83"   --->   Operation 361 'icmp' 'icmp_ln1651_69' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_69)   --->   "%xor_ln1651_69 = xor i1 %icmp_ln1651_69, i1 1"   --->   Operation 362 'xor' 'xor_ln1651_69' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 363 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_69 = select i1 %xor_ln1651_69, i10 %pool_window_V_82, i10 %pool_window_V_83" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 363 'select' 'select_ln65_69' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 364 [1/1] (0.00ns)   --->   "%pool_window_V_84 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_144, i4 0"   --->   Operation 364 'bitconcatenate' 'pool_window_V_84' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_2 : Operation 365 [1/1] (0.00ns)   --->   "%pool_window_V_85 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_21, i4 0"   --->   Operation 365 'bitconcatenate' 'pool_window_V_85' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_2 : Operation 366 [1/1] (0.00ns)   --->   "%pool_window_V_86 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_168, i4 0"   --->   Operation 366 'bitconcatenate' 'pool_window_V_86' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_2 : Operation 367 [1/1] (0.00ns)   --->   "%pool_window_V_87 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln247_22, i4 0"   --->   Operation 367 'bitconcatenate' 'pool_window_V_87' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_2 : Operation 368 [1/1] (0.60ns)   --->   "%icmp_ln1651_71 = icmp_ult  i10 %pool_window_V_84, i10 %pool_window_V_85"   --->   Operation 368 'icmp' 'icmp_ln1651_71' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 369 [1/1] (0.60ns)   --->   "%icmp_ln1651_72 = icmp_ult  i10 %pool_window_V_86, i10 %pool_window_V_87"   --->   Operation 369 'icmp' 'icmp_ln1651_72' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_72)   --->   "%xor_ln1651_72 = xor i1 %icmp_ln1651_72, i1 1"   --->   Operation 370 'xor' 'xor_ln1651_72' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 371 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_72 = select i1 %xor_ln1651_72, i10 %pool_window_V_86, i10 %pool_window_V_87" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 371 'select' 'select_ln65_72' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 372 [1/1] (0.00ns)   --->   "%pool_window_V_88 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_145, i4 0"   --->   Operation 372 'bitconcatenate' 'pool_window_V_88' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_2 : Operation 373 [1/1] (0.00ns)   --->   "%pool_window_V_89 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_22, i4 0"   --->   Operation 373 'bitconcatenate' 'pool_window_V_89' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_2 : Operation 374 [1/1] (0.00ns)   --->   "%pool_window_V_90 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_169, i4 0"   --->   Operation 374 'bitconcatenate' 'pool_window_V_90' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_2 : Operation 375 [1/1] (0.00ns)   --->   "%pool_window_V_91 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln247_s, i4 0"   --->   Operation 375 'bitconcatenate' 'pool_window_V_91' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_2 : Operation 376 [1/1] (0.60ns)   --->   "%icmp_ln1651_74 = icmp_ult  i10 %pool_window_V_88, i10 %pool_window_V_89"   --->   Operation 376 'icmp' 'icmp_ln1651_74' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 377 [1/1] (0.60ns)   --->   "%icmp_ln1651_75 = icmp_ult  i10 %pool_window_V_90, i10 %pool_window_V_91"   --->   Operation 377 'icmp' 'icmp_ln1651_75' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_75)   --->   "%xor_ln1651_75 = xor i1 %icmp_ln1651_75, i1 1"   --->   Operation 378 'xor' 'xor_ln1651_75' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 379 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_75 = select i1 %xor_ln1651_75, i10 %pool_window_V_90, i10 %pool_window_V_91" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 379 'select' 'select_ln65_75' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 380 [1/1] (0.00ns)   --->   "%pool_window_V_92 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_146, i4 0"   --->   Operation 380 'bitconcatenate' 'pool_window_V_92' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_2 : Operation 381 [1/1] (0.00ns)   --->   "%pool_window_V_93 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_0, i4 0"   --->   Operation 381 'bitconcatenate' 'pool_window_V_93' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_2 : Operation 382 [1/1] (0.00ns)   --->   "%pool_window_V_94 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_170, i4 0"   --->   Operation 382 'bitconcatenate' 'pool_window_V_94' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_2 : Operation 383 [1/1] (0.00ns)   --->   "%pool_window_V_95 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln247_1, i4 0"   --->   Operation 383 'bitconcatenate' 'pool_window_V_95' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_2 : Operation 384 [1/1] (0.60ns)   --->   "%icmp_ln1651_77 = icmp_ult  i10 %pool_window_V_92, i10 %pool_window_V_93"   --->   Operation 384 'icmp' 'icmp_ln1651_77' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 385 [1/1] (0.60ns)   --->   "%icmp_ln1651_78 = icmp_ult  i10 %pool_window_V_94, i10 %pool_window_V_95"   --->   Operation 385 'icmp' 'icmp_ln1651_78' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_78)   --->   "%xor_ln1651_78 = xor i1 %icmp_ln1651_78, i1 1"   --->   Operation 386 'xor' 'xor_ln1651_78' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 387 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_78 = select i1 %xor_ln1651_78, i10 %pool_window_V_94, i10 %pool_window_V_95" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 387 'select' 'select_ln65_78' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 388 [1/1] (0.00ns)   --->   "%sY_load_1 = load i32 %sY" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:222]   --->   Operation 388 'load' 'sY_load_1' <Predicate = (!icmp_ln241 & icmp_ln212 & !icmp_ln216)> <Delay = 0.00>
ST_2 : Operation 389 [1/1] (0.85ns)   --->   "%icmp_ln222 = icmp_eq  i32 %sY_load_1, i32 1" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:222]   --->   Operation 389 'icmp' 'icmp_ln222' <Predicate = (!icmp_ln241 & icmp_ln212 & !icmp_ln216)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node add_ln222)   --->   "%select_ln222 = select i1 %icmp_ln222, i32 4294967295, i32 1" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:222]   --->   Operation 390 'select' 'select_ln222' <Predicate = (!icmp_ln241 & icmp_ln212 & !icmp_ln216)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 391 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln222 = add i32 %sY_load_1, i32 %select_ln222" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:222]   --->   Operation 391 'add' 'add_ln222' <Predicate = (!icmp_ln241 & icmp_ln212 & !icmp_ln216)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 392 [1/1] (0.38ns)   --->   "%br_ln0 = br void %if.end38.i.i"   --->   Operation 392 'br' 'br_ln0' <Predicate = (!icmp_ln241 & icmp_ln212 & !icmp_ln216)> <Delay = 0.38>
ST_2 : Operation 393 [1/1] (0.00ns)   --->   "%storemerge_i = phi i32 %add_ln222, void %if.else.i.i, i32 0, void %if.then31.i.i" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:222]   --->   Operation 393 'phi' 'storemerge_i' <Predicate = (icmp_ln212)> <Delay = 0.00>
ST_2 : Operation 394 [1/1] (0.00ns)   --->   "%store_ln218 = store i32 %storemerge_i, i32 %sY" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:218]   --->   Operation 394 'store' 'store_ln218' <Predicate = (icmp_ln212)> <Delay = 0.00>
ST_2 : Operation 395 [1/1] (0.00ns)   --->   "%br_ln224 = br void %for.inc.i" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:224]   --->   Operation 395 'br' 'br_ln224' <Predicate = (icmp_ln212)> <Delay = 0.00>
ST_2 : Operation 543 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @nnet_KD_KD_pooling2d_buffer_cl_MD_nnet_KD_KD_array_MD_ap_ufixed_MD_6_MC_AC_0_s, i32 %rbegin" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:263]   --->   Operation 543 'specregionend' 'rend' <Predicate = (icmp_ln241)> <Delay = 0.00>
ST_2 : Operation 544 [1/1] (0.00ns)   --->   "%ret_ln263 = ret" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:263]   --->   Operation 544 'ret' 'ret_ln263' <Predicate = (icmp_ln241)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.41>
ST_3 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node select_ln65)   --->   "%xor_ln1651 = xor i1 %icmp_ln1651, i1 1"   --->   Operation 396 'xor' 'xor_ln1651' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 397 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65 = select i1 %xor_ln1651, i10 %pool_window_V, i10 %pool_window_V_1" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 397 'select' 'select_ln65' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 398 [1/1] (0.60ns)   --->   "%icmp_ln1651_10 = icmp_ult  i10 %select_ln65, i10 %select_ln65_9"   --->   Operation 398 'icmp' 'icmp_ln1651_10' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node res_pack_data)   --->   "%xor_ln1651_10 = xor i1 %icmp_ln1651_10, i1 1"   --->   Operation 399 'xor' 'xor_ln1651_10' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 400 [1/1] (0.30ns) (out node of the LUT)   --->   "%res_pack_data = select i1 %xor_ln1651_10, i10 %select_ln65, i10 %select_ln65_9" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 400 'select' 'res_pack_data' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 401 [1/1] (0.00ns)   --->   "%zext_ln184 = zext i10 %res_pack_data" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:184]   --->   Operation 401 'zext' 'zext_ln184' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_3 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_11)   --->   "%xor_ln1651_11 = xor i1 %icmp_ln1651_11, i1 1"   --->   Operation 402 'xor' 'xor_ln1651_11' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 403 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_11 = select i1 %xor_ln1651_11, i10 %pool_window_V_4, i10 %pool_window_V_5" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 403 'select' 'select_ln65_11' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 404 [1/1] (0.60ns)   --->   "%icmp_ln1651_13 = icmp_ult  i10 %select_ln65_11, i10 %select_ln65_12"   --->   Operation 404 'icmp' 'icmp_ln1651_13' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node res_pack_data_1)   --->   "%xor_ln1651_13 = xor i1 %icmp_ln1651_13, i1 1"   --->   Operation 405 'xor' 'xor_ln1651_13' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 406 [1/1] (0.30ns) (out node of the LUT)   --->   "%res_pack_data_1 = select i1 %xor_ln1651_13, i10 %select_ln65_11, i10 %select_ln65_12" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 406 'select' 'res_pack_data_1' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 407 [1/1] (0.00ns)   --->   "%zext_ln184_1 = zext i10 %res_pack_data_1" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:184]   --->   Operation 407 'zext' 'zext_ln184_1' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_3 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_14)   --->   "%xor_ln1651_14 = xor i1 %icmp_ln1651_14, i1 1"   --->   Operation 408 'xor' 'xor_ln1651_14' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 409 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_14 = select i1 %xor_ln1651_14, i10 %pool_window_V_8, i10 %pool_window_V_9" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 409 'select' 'select_ln65_14' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 410 [1/1] (0.60ns)   --->   "%icmp_ln1651_16 = icmp_ult  i10 %select_ln65_14, i10 %select_ln65_15"   --->   Operation 410 'icmp' 'icmp_ln1651_16' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node res_pack_data_2)   --->   "%xor_ln1651_16 = xor i1 %icmp_ln1651_16, i1 1"   --->   Operation 411 'xor' 'xor_ln1651_16' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 412 [1/1] (0.30ns) (out node of the LUT)   --->   "%res_pack_data_2 = select i1 %xor_ln1651_16, i10 %select_ln65_14, i10 %select_ln65_15" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 412 'select' 'res_pack_data_2' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 413 [1/1] (0.00ns)   --->   "%zext_ln184_2 = zext i10 %res_pack_data_2" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:184]   --->   Operation 413 'zext' 'zext_ln184_2' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_3 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_17)   --->   "%xor_ln1651_17 = xor i1 %icmp_ln1651_17, i1 1"   --->   Operation 414 'xor' 'xor_ln1651_17' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 415 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_17 = select i1 %xor_ln1651_17, i10 %pool_window_V_12, i10 %pool_window_V_13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 415 'select' 'select_ln65_17' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 416 [1/1] (0.60ns)   --->   "%icmp_ln1651_19 = icmp_ult  i10 %select_ln65_17, i10 %select_ln65_18"   --->   Operation 416 'icmp' 'icmp_ln1651_19' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node res_pack_data_3)   --->   "%xor_ln1651_19 = xor i1 %icmp_ln1651_19, i1 1"   --->   Operation 417 'xor' 'xor_ln1651_19' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 418 [1/1] (0.30ns) (out node of the LUT)   --->   "%res_pack_data_3 = select i1 %xor_ln1651_19, i10 %select_ln65_17, i10 %select_ln65_18" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 418 'select' 'res_pack_data_3' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 419 [1/1] (0.00ns)   --->   "%zext_ln184_3 = zext i10 %res_pack_data_3" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:184]   --->   Operation 419 'zext' 'zext_ln184_3' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_3 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_20)   --->   "%xor_ln1651_20 = xor i1 %icmp_ln1651_20, i1 1"   --->   Operation 420 'xor' 'xor_ln1651_20' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 421 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_20 = select i1 %xor_ln1651_20, i10 %pool_window_V_16, i10 %pool_window_V_17" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 421 'select' 'select_ln65_20' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 422 [1/1] (0.60ns)   --->   "%icmp_ln1651_22 = icmp_ult  i10 %select_ln65_20, i10 %select_ln65_21"   --->   Operation 422 'icmp' 'icmp_ln1651_22' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_22)   --->   "%xor_ln1651_22 = xor i1 %icmp_ln1651_22, i1 1"   --->   Operation 423 'xor' 'xor_ln1651_22' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 424 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_22 = select i1 %xor_ln1651_22, i10 %select_ln65_20, i10 %select_ln65_21" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 424 'select' 'select_ln65_22' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 425 [1/1] (0.00ns)   --->   "%zext_ln837 = zext i10 %select_ln65_22"   --->   Operation 425 'zext' 'zext_ln837' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_3 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_23)   --->   "%xor_ln1651_23 = xor i1 %icmp_ln1651_23, i1 1"   --->   Operation 426 'xor' 'xor_ln1651_23' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 427 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_23 = select i1 %xor_ln1651_23, i10 %pool_window_V_20, i10 %pool_window_V_21" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 427 'select' 'select_ln65_23' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 428 [1/1] (0.60ns)   --->   "%icmp_ln1651_25 = icmp_ult  i10 %select_ln65_23, i10 %select_ln65_24"   --->   Operation 428 'icmp' 'icmp_ln1651_25' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_25)   --->   "%xor_ln1651_25 = xor i1 %icmp_ln1651_25, i1 1"   --->   Operation 429 'xor' 'xor_ln1651_25' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 430 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_25 = select i1 %xor_ln1651_25, i10 %select_ln65_23, i10 %select_ln65_24" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 430 'select' 'select_ln65_25' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 431 [1/1] (0.00ns)   --->   "%zext_ln837_1 = zext i10 %select_ln65_25"   --->   Operation 431 'zext' 'zext_ln837_1' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_3 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_26)   --->   "%xor_ln1651_26 = xor i1 %icmp_ln1651_26, i1 1"   --->   Operation 432 'xor' 'xor_ln1651_26' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 433 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_26 = select i1 %xor_ln1651_26, i10 %pool_window_V_24, i10 %pool_window_V_25" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 433 'select' 'select_ln65_26' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 434 [1/1] (0.60ns)   --->   "%icmp_ln1651_28 = icmp_ult  i10 %select_ln65_26, i10 %select_ln65_27"   --->   Operation 434 'icmp' 'icmp_ln1651_28' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_28)   --->   "%xor_ln1651_28 = xor i1 %icmp_ln1651_28, i1 1"   --->   Operation 435 'xor' 'xor_ln1651_28' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 436 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_28 = select i1 %xor_ln1651_28, i10 %select_ln65_26, i10 %select_ln65_27" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 436 'select' 'select_ln65_28' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 437 [1/1] (0.00ns)   --->   "%zext_ln837_2 = zext i10 %select_ln65_28"   --->   Operation 437 'zext' 'zext_ln837_2' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_3 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_29)   --->   "%xor_ln1651_29 = xor i1 %icmp_ln1651_29, i1 1"   --->   Operation 438 'xor' 'xor_ln1651_29' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 439 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_29 = select i1 %xor_ln1651_29, i10 %pool_window_V_28, i10 %pool_window_V_29" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 439 'select' 'select_ln65_29' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 440 [1/1] (0.60ns)   --->   "%icmp_ln1651_31 = icmp_ult  i10 %select_ln65_29, i10 %select_ln65_30"   --->   Operation 440 'icmp' 'icmp_ln1651_31' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_31)   --->   "%xor_ln1651_31 = xor i1 %icmp_ln1651_31, i1 1"   --->   Operation 441 'xor' 'xor_ln1651_31' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 442 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_31 = select i1 %xor_ln1651_31, i10 %select_ln65_29, i10 %select_ln65_30" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 442 'select' 'select_ln65_31' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 443 [1/1] (0.00ns)   --->   "%zext_ln837_3 = zext i10 %select_ln65_31"   --->   Operation 443 'zext' 'zext_ln837_3' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_3 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_32)   --->   "%xor_ln1651_32 = xor i1 %icmp_ln1651_32, i1 1"   --->   Operation 444 'xor' 'xor_ln1651_32' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 445 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_32 = select i1 %xor_ln1651_32, i10 %pool_window_V_32, i10 %pool_window_V_33" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 445 'select' 'select_ln65_32' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 446 [1/1] (0.60ns)   --->   "%icmp_ln1651_34 = icmp_ult  i10 %select_ln65_32, i10 %select_ln65_33"   --->   Operation 446 'icmp' 'icmp_ln1651_34' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_34)   --->   "%xor_ln1651_34 = xor i1 %icmp_ln1651_34, i1 1"   --->   Operation 447 'xor' 'xor_ln1651_34' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 448 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_34 = select i1 %xor_ln1651_34, i10 %select_ln65_32, i10 %select_ln65_33" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 448 'select' 'select_ln65_34' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 449 [1/1] (0.00ns)   --->   "%zext_ln837_4 = zext i10 %select_ln65_34"   --->   Operation 449 'zext' 'zext_ln837_4' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_3 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_35)   --->   "%xor_ln1651_35 = xor i1 %icmp_ln1651_35, i1 1"   --->   Operation 450 'xor' 'xor_ln1651_35' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 451 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_35 = select i1 %xor_ln1651_35, i10 %pool_window_V_36, i10 %pool_window_V_37" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 451 'select' 'select_ln65_35' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 452 [1/1] (0.60ns)   --->   "%icmp_ln1651_37 = icmp_ult  i10 %select_ln65_35, i10 %select_ln65_36"   --->   Operation 452 'icmp' 'icmp_ln1651_37' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_37)   --->   "%xor_ln1651_37 = xor i1 %icmp_ln1651_37, i1 1"   --->   Operation 453 'xor' 'xor_ln1651_37' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 454 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_37 = select i1 %xor_ln1651_37, i10 %select_ln65_35, i10 %select_ln65_36" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 454 'select' 'select_ln65_37' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 455 [1/1] (0.00ns)   --->   "%zext_ln837_5 = zext i10 %select_ln65_37"   --->   Operation 455 'zext' 'zext_ln837_5' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_3 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_38)   --->   "%xor_ln1651_38 = xor i1 %icmp_ln1651_38, i1 1"   --->   Operation 456 'xor' 'xor_ln1651_38' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 457 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_38 = select i1 %xor_ln1651_38, i10 %pool_window_V_40, i10 %pool_window_V_41" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 457 'select' 'select_ln65_38' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 458 [1/1] (0.60ns)   --->   "%icmp_ln1651_40 = icmp_ult  i10 %select_ln65_38, i10 %select_ln65_39"   --->   Operation 458 'icmp' 'icmp_ln1651_40' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_40)   --->   "%xor_ln1651_40 = xor i1 %icmp_ln1651_40, i1 1"   --->   Operation 459 'xor' 'xor_ln1651_40' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 460 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_40 = select i1 %xor_ln1651_40, i10 %select_ln65_38, i10 %select_ln65_39" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 460 'select' 'select_ln65_40' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 461 [1/1] (0.00ns)   --->   "%zext_ln837_6 = zext i10 %select_ln65_40"   --->   Operation 461 'zext' 'zext_ln837_6' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_3 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_41)   --->   "%xor_ln1651_41 = xor i1 %icmp_ln1651_41, i1 1"   --->   Operation 462 'xor' 'xor_ln1651_41' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 463 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_41 = select i1 %xor_ln1651_41, i10 %pool_window_V_44, i10 %pool_window_V_45" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 463 'select' 'select_ln65_41' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 464 [1/1] (0.60ns)   --->   "%icmp_ln1651_43 = icmp_ult  i10 %select_ln65_41, i10 %select_ln65_42"   --->   Operation 464 'icmp' 'icmp_ln1651_43' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 465 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_43)   --->   "%xor_ln1651_43 = xor i1 %icmp_ln1651_43, i1 1"   --->   Operation 465 'xor' 'xor_ln1651_43' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 466 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_43 = select i1 %xor_ln1651_43, i10 %select_ln65_41, i10 %select_ln65_42" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 466 'select' 'select_ln65_43' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 467 [1/1] (0.00ns)   --->   "%zext_ln837_7 = zext i10 %select_ln65_43"   --->   Operation 467 'zext' 'zext_ln837_7' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_3 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_44)   --->   "%xor_ln1651_44 = xor i1 %icmp_ln1651_44, i1 1"   --->   Operation 468 'xor' 'xor_ln1651_44' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 469 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_44 = select i1 %xor_ln1651_44, i10 %pool_window_V_48, i10 %pool_window_V_49" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 469 'select' 'select_ln65_44' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 470 [1/1] (0.60ns)   --->   "%icmp_ln1651_46 = icmp_ult  i10 %select_ln65_44, i10 %select_ln65_45"   --->   Operation 470 'icmp' 'icmp_ln1651_46' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_46)   --->   "%xor_ln1651_46 = xor i1 %icmp_ln1651_46, i1 1"   --->   Operation 471 'xor' 'xor_ln1651_46' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 472 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_46 = select i1 %xor_ln1651_46, i10 %select_ln65_44, i10 %select_ln65_45" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 472 'select' 'select_ln65_46' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 473 [1/1] (0.00ns)   --->   "%zext_ln837_8 = zext i10 %select_ln65_46"   --->   Operation 473 'zext' 'zext_ln837_8' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_3 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_47)   --->   "%xor_ln1651_47 = xor i1 %icmp_ln1651_47, i1 1"   --->   Operation 474 'xor' 'xor_ln1651_47' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 475 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_47 = select i1 %xor_ln1651_47, i10 %pool_window_V_52, i10 %pool_window_V_53" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 475 'select' 'select_ln65_47' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 476 [1/1] (0.60ns)   --->   "%icmp_ln1651_49 = icmp_ult  i10 %select_ln65_47, i10 %select_ln65_48"   --->   Operation 476 'icmp' 'icmp_ln1651_49' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_49)   --->   "%xor_ln1651_49 = xor i1 %icmp_ln1651_49, i1 1"   --->   Operation 477 'xor' 'xor_ln1651_49' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 478 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_49 = select i1 %xor_ln1651_49, i10 %select_ln65_47, i10 %select_ln65_48" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 478 'select' 'select_ln65_49' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 479 [1/1] (0.00ns)   --->   "%zext_ln837_9 = zext i10 %select_ln65_49"   --->   Operation 479 'zext' 'zext_ln837_9' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_3 : Operation 480 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_50)   --->   "%xor_ln1651_50 = xor i1 %icmp_ln1651_50, i1 1"   --->   Operation 480 'xor' 'xor_ln1651_50' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 481 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_50 = select i1 %xor_ln1651_50, i10 %pool_window_V_56, i10 %pool_window_V_57" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 481 'select' 'select_ln65_50' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 482 [1/1] (0.60ns)   --->   "%icmp_ln1651_52 = icmp_ult  i10 %select_ln65_50, i10 %select_ln65_51"   --->   Operation 482 'icmp' 'icmp_ln1651_52' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 483 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_52)   --->   "%xor_ln1651_52 = xor i1 %icmp_ln1651_52, i1 1"   --->   Operation 483 'xor' 'xor_ln1651_52' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 484 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_52 = select i1 %xor_ln1651_52, i10 %select_ln65_50, i10 %select_ln65_51" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 484 'select' 'select_ln65_52' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 485 [1/1] (0.00ns)   --->   "%zext_ln837_10 = zext i10 %select_ln65_52"   --->   Operation 485 'zext' 'zext_ln837_10' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_3 : Operation 486 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_53)   --->   "%xor_ln1651_53 = xor i1 %icmp_ln1651_53, i1 1"   --->   Operation 486 'xor' 'xor_ln1651_53' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 487 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_53 = select i1 %xor_ln1651_53, i10 %pool_window_V_60, i10 %pool_window_V_61" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 487 'select' 'select_ln65_53' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 488 [1/1] (0.60ns)   --->   "%icmp_ln1651_55 = icmp_ult  i10 %select_ln65_53, i10 %select_ln65_54"   --->   Operation 488 'icmp' 'icmp_ln1651_55' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_55)   --->   "%xor_ln1651_55 = xor i1 %icmp_ln1651_55, i1 1"   --->   Operation 489 'xor' 'xor_ln1651_55' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 490 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_55 = select i1 %xor_ln1651_55, i10 %select_ln65_53, i10 %select_ln65_54" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 490 'select' 'select_ln65_55' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 491 [1/1] (0.00ns)   --->   "%zext_ln837_11 = zext i10 %select_ln65_55"   --->   Operation 491 'zext' 'zext_ln837_11' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_3 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_56)   --->   "%xor_ln1651_56 = xor i1 %icmp_ln1651_56, i1 1"   --->   Operation 492 'xor' 'xor_ln1651_56' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 493 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_56 = select i1 %xor_ln1651_56, i10 %pool_window_V_64, i10 %pool_window_V_65" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 493 'select' 'select_ln65_56' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 494 [1/1] (0.60ns)   --->   "%icmp_ln1651_58 = icmp_ult  i10 %select_ln65_56, i10 %select_ln65_57"   --->   Operation 494 'icmp' 'icmp_ln1651_58' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 495 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_58)   --->   "%xor_ln1651_58 = xor i1 %icmp_ln1651_58, i1 1"   --->   Operation 495 'xor' 'xor_ln1651_58' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 496 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_58 = select i1 %xor_ln1651_58, i10 %select_ln65_56, i10 %select_ln65_57" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 496 'select' 'select_ln65_58' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 497 [1/1] (0.00ns)   --->   "%zext_ln837_12 = zext i10 %select_ln65_58"   --->   Operation 497 'zext' 'zext_ln837_12' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_3 : Operation 498 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_59)   --->   "%xor_ln1651_59 = xor i1 %icmp_ln1651_59, i1 1"   --->   Operation 498 'xor' 'xor_ln1651_59' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 499 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_59 = select i1 %xor_ln1651_59, i10 %pool_window_V_68, i10 %pool_window_V_69" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 499 'select' 'select_ln65_59' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 500 [1/1] (0.60ns)   --->   "%icmp_ln1651_61 = icmp_ult  i10 %select_ln65_59, i10 %select_ln65_60"   --->   Operation 500 'icmp' 'icmp_ln1651_61' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 501 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_61)   --->   "%xor_ln1651_61 = xor i1 %icmp_ln1651_61, i1 1"   --->   Operation 501 'xor' 'xor_ln1651_61' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 502 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_61 = select i1 %xor_ln1651_61, i10 %select_ln65_59, i10 %select_ln65_60" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 502 'select' 'select_ln65_61' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 503 [1/1] (0.00ns)   --->   "%zext_ln837_13 = zext i10 %select_ln65_61"   --->   Operation 503 'zext' 'zext_ln837_13' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_3 : Operation 504 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_62)   --->   "%xor_ln1651_62 = xor i1 %icmp_ln1651_62, i1 1"   --->   Operation 504 'xor' 'xor_ln1651_62' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 505 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_62 = select i1 %xor_ln1651_62, i10 %pool_window_V_72, i10 %pool_window_V_73" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 505 'select' 'select_ln65_62' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 506 [1/1] (0.60ns)   --->   "%icmp_ln1651_64 = icmp_ult  i10 %select_ln65_62, i10 %select_ln65_63"   --->   Operation 506 'icmp' 'icmp_ln1651_64' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 507 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_64)   --->   "%xor_ln1651_64 = xor i1 %icmp_ln1651_64, i1 1"   --->   Operation 507 'xor' 'xor_ln1651_64' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 508 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_64 = select i1 %xor_ln1651_64, i10 %select_ln65_62, i10 %select_ln65_63" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 508 'select' 'select_ln65_64' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 509 [1/1] (0.00ns)   --->   "%zext_ln837_14 = zext i10 %select_ln65_64"   --->   Operation 509 'zext' 'zext_ln837_14' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_3 : Operation 510 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_65)   --->   "%xor_ln1651_65 = xor i1 %icmp_ln1651_65, i1 1"   --->   Operation 510 'xor' 'xor_ln1651_65' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 511 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_65 = select i1 %xor_ln1651_65, i10 %pool_window_V_76, i10 %pool_window_V_77" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 511 'select' 'select_ln65_65' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 512 [1/1] (0.60ns)   --->   "%icmp_ln1651_67 = icmp_ult  i10 %select_ln65_65, i10 %select_ln65_66"   --->   Operation 512 'icmp' 'icmp_ln1651_67' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 513 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_67)   --->   "%xor_ln1651_67 = xor i1 %icmp_ln1651_67, i1 1"   --->   Operation 513 'xor' 'xor_ln1651_67' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 514 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_67 = select i1 %xor_ln1651_67, i10 %select_ln65_65, i10 %select_ln65_66" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 514 'select' 'select_ln65_67' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 515 [1/1] (0.00ns)   --->   "%zext_ln837_15 = zext i10 %select_ln65_67"   --->   Operation 515 'zext' 'zext_ln837_15' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_3 : Operation 516 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_68)   --->   "%xor_ln1651_68 = xor i1 %icmp_ln1651_68, i1 1"   --->   Operation 516 'xor' 'xor_ln1651_68' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 517 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_68 = select i1 %xor_ln1651_68, i10 %pool_window_V_80, i10 %pool_window_V_81" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 517 'select' 'select_ln65_68' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 518 [1/1] (0.60ns)   --->   "%icmp_ln1651_70 = icmp_ult  i10 %select_ln65_68, i10 %select_ln65_69"   --->   Operation 518 'icmp' 'icmp_ln1651_70' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 519 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_70)   --->   "%xor_ln1651_70 = xor i1 %icmp_ln1651_70, i1 1"   --->   Operation 519 'xor' 'xor_ln1651_70' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 520 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_70 = select i1 %xor_ln1651_70, i10 %select_ln65_68, i10 %select_ln65_69" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 520 'select' 'select_ln65_70' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 521 [1/1] (0.00ns)   --->   "%zext_ln837_16 = zext i10 %select_ln65_70"   --->   Operation 521 'zext' 'zext_ln837_16' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_3 : Operation 522 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_71)   --->   "%xor_ln1651_71 = xor i1 %icmp_ln1651_71, i1 1"   --->   Operation 522 'xor' 'xor_ln1651_71' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 523 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_71 = select i1 %xor_ln1651_71, i10 %pool_window_V_84, i10 %pool_window_V_85" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 523 'select' 'select_ln65_71' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 524 [1/1] (0.60ns)   --->   "%icmp_ln1651_73 = icmp_ult  i10 %select_ln65_71, i10 %select_ln65_72"   --->   Operation 524 'icmp' 'icmp_ln1651_73' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 525 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_73)   --->   "%xor_ln1651_73 = xor i1 %icmp_ln1651_73, i1 1"   --->   Operation 525 'xor' 'xor_ln1651_73' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 526 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_73 = select i1 %xor_ln1651_73, i10 %select_ln65_71, i10 %select_ln65_72" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 526 'select' 'select_ln65_73' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 527 [1/1] (0.00ns)   --->   "%zext_ln837_17 = zext i10 %select_ln65_73"   --->   Operation 527 'zext' 'zext_ln837_17' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_3 : Operation 528 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_74)   --->   "%xor_ln1651_74 = xor i1 %icmp_ln1651_74, i1 1"   --->   Operation 528 'xor' 'xor_ln1651_74' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 529 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_74 = select i1 %xor_ln1651_74, i10 %pool_window_V_88, i10 %pool_window_V_89" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 529 'select' 'select_ln65_74' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 530 [1/1] (0.60ns)   --->   "%icmp_ln1651_76 = icmp_ult  i10 %select_ln65_74, i10 %select_ln65_75"   --->   Operation 530 'icmp' 'icmp_ln1651_76' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_76)   --->   "%xor_ln1651_76 = xor i1 %icmp_ln1651_76, i1 1"   --->   Operation 531 'xor' 'xor_ln1651_76' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 532 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_76 = select i1 %xor_ln1651_76, i10 %select_ln65_74, i10 %select_ln65_75" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 532 'select' 'select_ln65_76' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 533 [1/1] (0.00ns)   --->   "%zext_ln837_18 = zext i10 %select_ln65_76"   --->   Operation 533 'zext' 'zext_ln837_18' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_3 : Operation 534 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_77)   --->   "%xor_ln1651_77 = xor i1 %icmp_ln1651_77, i1 1"   --->   Operation 534 'xor' 'xor_ln1651_77' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 535 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_77 = select i1 %xor_ln1651_77, i10 %pool_window_V_92, i10 %pool_window_V_93" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 535 'select' 'select_ln65_77' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 536 [1/1] (0.60ns)   --->   "%icmp_ln1651_79 = icmp_ult  i10 %select_ln65_77, i10 %select_ln65_78"   --->   Operation 536 'icmp' 'icmp_ln1651_79' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_79)   --->   "%xor_ln1651_79 = xor i1 %icmp_ln1651_79, i1 1"   --->   Operation 537 'xor' 'xor_ln1651_79' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 538 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_79 = select i1 %xor_ln1651_79, i10 %select_ln65_77, i10 %select_ln65_78" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 538 'select' 'select_ln65_79' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 539 [1/1] (0.00ns)   --->   "%or_ln208_s = bitconcatenate i378 @_ssdm_op_BitConcatenate.i378.i10.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16, i10 %select_ln65_79, i16 %zext_ln837_18, i16 %zext_ln837_17, i16 %zext_ln837_16, i16 %zext_ln837_15, i16 %zext_ln837_14, i16 %zext_ln837_13, i16 %zext_ln837_12, i16 %zext_ln837_11, i16 %zext_ln837_10, i16 %zext_ln837_9, i16 %zext_ln837_8, i16 %zext_ln837_7, i16 %zext_ln837_6, i16 %zext_ln837_5, i16 %zext_ln837_4, i16 %zext_ln837_3, i16 %zext_ln837_2, i16 %zext_ln837_1, i16 %zext_ln837, i16 %zext_ln184_3, i16 %zext_ln184_2, i16 %zext_ln184_1, i16 %zext_ln184" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:208]   --->   Operation 539 'bitconcatenate' 'or_ln208_s' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_3 : Operation 540 [1/1] (0.00ns)   --->   "%zext_ln208 = zext i378 %or_ln208_s" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:208]   --->   Operation 540 'zext' 'zext_ln208' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>
ST_3 : Operation 541 [1/1] (1.20ns)   --->   "%write_ln208 = write void @_ssdm_op_Write.ap_fifo.volatile.i384P0A, i384 %layer13_out, i384 %zext_ln208" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:208]   --->   Operation 541 'write' 'write_ln208' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 384> <Depth = 4> <FIFO>
ST_3 : Operation 542 [1/1] (0.00ns)   --->   "%br_ln209 = br void %if.end.i.i" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:209]   --->   Operation 542 'br' 'br_ln209' <Predicate = (icmp_ln191 & and_ln191_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 2.25ns
The critical path consists of the following:
	'load' operation ('sX_load', /home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:191) on static variable 'sX' [216]  (0 ns)
	'icmp' operation ('icmp_ln191', /home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:191) [217]  (0.859 ns)
	'select' operation ('select_ln227', /home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:227) [575]  (0 ns)
	'add' operation ('add_ln227', /home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:227) [576]  (0.88 ns)
	'store' operation ('store_ln227', /home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:227) of variable 'add_ln227', /home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:227 on static variable 'sX' [577]  (0.387 ns)
	blocking operation 0.122 ns on control path)

 <State 2>: 2.35ns
The critical path consists of the following:
	fifo read operation ('layer12_out_read', /home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:247->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:257) on port 'layer12_out' (/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:247->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:257) [71]  (1.14 ns)
	'memshiftread' operation ('p_s') [96]  (0.611 ns)
	'icmp' operation ('icmp_ln1651') [234]  (0.605 ns)

 <State 3>: 2.42ns
The critical path consists of the following:
	'xor' operation ('xor_ln1651') [235]  (0 ns)
	'select' operation ('select_ln65', /home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65) [236]  (0.303 ns)
	'icmp' operation ('icmp_ln1651_10') [240]  (0.605 ns)
	'xor' operation ('xor_ln1651_10') [241]  (0 ns)
	'select' operation ('res_pack.data', /home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65) [242]  (0.303 ns)
	fifo write operation ('write_ln208', /home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:208) on port 'layer13_out' (/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:208) [567]  (1.21 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
