;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -1, <-20
	ADD 270, 60
	SUB @0, @302
	ADD -430, 9
	ADD -430, 9
	SUB @0, @2
	SUB #0, -63
	JMN @12, #200
	ADD 270, 60
	ADD 270, 60
	SPL 0, 202
	SPL 0, <402
	DJN -91, @-20
	DJN -91, @-20
	MOV 7, <20
	SUB @700, @2
	SUB @121, 106
	SUB @121, 106
	SPL 0, <402
	CMP 12, @10
	SUB @121, 103
	SUB @121, 103
	MOV -7, <-20
	SUB 70, -900
	SUB 70, -900
	CMP @127, 106
	ADD 30, 9
	SPL 0, 202
	SPL 0, 202
	SPL 0, 202
	JMZ -7, @-20
	JMP @0, -63
	SPL 0, 202
	SPL 0, 202
	SUB 70, -900
	SPL 0, 202
	SUB <0, -600
	CMP -700, @600
	DJN 200, 3
	SUB @-127, 100
	CMP -700, @600
	DJN 200, 3
	ADD 603, @20
	CMP -207, <-120
	CMP -207, <-120
	SUB @700, @2
	SPL 0, <702
