
ST7789_DMA_LL_F4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000013fc  080001c4  080001c4  000011c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002c24  080015c0  080015c0  000025c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080041e4  080041e4  0000609c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080041e4  080041e4  0000609c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080041e4  080041e4  0000609c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080041e4  080041e4  000051e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080041e8  080041e8  000051e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000009c  20000000  080041ec  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  2000009c  08004288  0000609c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000bc  08004288  000060bc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000609c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009b1f  00000000  00000000  000060cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000019c1  00000000  00000000  0000fbeb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 000042cc  00000000  00000000  000115ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000418  00000000  00000000  00015878  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000005ab  00000000  00000000  00015c90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001d088  00000000  00000000  0001623b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000085b5  00000000  00000000  000332c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000a76f4  00000000  00000000  0003b878  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000e2f6c  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000a74  00000000  00000000  000e2fb0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000007c  00000000  00000000  000e3a24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	@ (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	2000009c 	.word	0x2000009c
 80001e0:	00000000 	.word	0x00000000
 80001e4:	080015a8 	.word	0x080015a8

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	@ (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	@ (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	@ (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	200000a0 	.word	0x200000a0
 8000200:	080015a8 	.word	0x080015a8

08000204 <LL_AHB1_GRP1_EnableClock>:
  * @retval None
  */
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 8000204:	4b05      	ldr	r3, [pc, #20]	@ (800021c <LL_AHB1_GRP1_EnableClock+0x18>)
 8000206:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000208:	4302      	orrs	r2, r0
{
 800020a:	b082      	sub	sp, #8
  SET_BIT(RCC->AHB1ENR, Periphs);
 800020c:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 800020e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000210:	4003      	ands	r3, r0
 8000212:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8000214:	9b01      	ldr	r3, [sp, #4]
}
 8000216:	b002      	add	sp, #8
 8000218:	4770      	bx	lr
 800021a:	bf00      	nop
 800021c:	40023800 	.word	0x40023800

08000220 <NVIC_EncodePriority.constprop.0>:
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000220:	f000 0007 	and.w	r0, r0, #7
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000224:	f1c0 0207 	rsb	r2, r0, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000228:	1d03      	adds	r3, r0, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800022a:	2a04      	cmp	r2, #4
 800022c:	bf28      	it	cs
 800022e:	2204      	movcs	r2, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000230:	2b06      	cmp	r3, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000232:	f04f 33ff 	mov.w	r3, #4294967295
 8000236:	fa03 f302 	lsl.w	r3, r3, r2
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800023a:	bf8c      	ite	hi
 800023c:	3803      	subhi	r0, #3
 800023e:	2000      	movls	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000240:	ea21 0103 	bic.w	r1, r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
         );
}
 8000244:	fa01 f000 	lsl.w	r0, r1, r0
 8000248:	4770      	bx	lr
	...

0800024c <SystemClock_Config>:
  *         @arg @ref LL_FLASH_LATENCY_15
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 800024c:	4a35      	ldr	r2, [pc, #212]	@ (8000324 <SystemClock_Config+0xd8>)
 800024e:	6813      	ldr	r3, [r2, #0]
 8000250:	f023 030f 	bic.w	r3, r3, #15
 8000254:	f043 0302 	orr.w	r3, r3, #2
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000258:	b510      	push	{r4, lr}
 800025a:	6013      	str	r3, [r2, #0]
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 800025c:	6813      	ldr	r3, [r2, #0]
 800025e:	f003 030f 	and.w	r3, r3, #15
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_2);
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_2)
 8000262:	2b02      	cmp	r3, #2
 8000264:	d1fa      	bne.n	800025c <SystemClock_Config+0x10>
  *         (*) LL_PWR_REGU_VOLTAGE_SCALE1 is not available for STM32F401xx devices
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
  MODIFY_REG(PWR->CR, PWR_CR_VOS, VoltageScaling);
 8000266:	4a30      	ldr	r2, [pc, #192]	@ (8000328 <SystemClock_Config+0xdc>)
 8000268:	6813      	ldr	r3, [r2, #0]
 800026a:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800026e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000272:	6013      	str	r3, [r2, #0]
  CLEAR_BIT(PWR->CR, PWR_CR_ODEN);
 8000274:	6813      	ldr	r3, [r2, #0]
 8000276:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800027a:	6013      	str	r3, [r2, #0]
  * @param  Value Between Min_Data = 0 and Max_Data = 31
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, Value << RCC_CR_HSITRIM_Pos);
 800027c:	4b2b      	ldr	r3, [pc, #172]	@ (800032c <SystemClock_Config+0xe0>)
 800027e:	681a      	ldr	r2, [r3, #0]
 8000280:	f022 02f8 	bic.w	r2, r2, #248	@ 0xf8
 8000284:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8000288:	601a      	str	r2, [r3, #0]
  SET_BIT(RCC->CR, RCC_CR_HSION);
 800028a:	681a      	ldr	r2, [r3, #0]
 800028c:	f042 0201 	orr.w	r2, r2, #1
 8000290:	601a      	str	r2, [r3, #0]
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 8000292:	681a      	ldr	r2, [r3, #0]
  LL_PWR_DisableOverDriveMode();
  LL_RCC_HSI_SetCalibTrimming(16);
  LL_RCC_HSI_Enable();

   /* Wait till HSI is ready */
  while(LL_RCC_HSI_IsReady() != 1)
 8000294:	0790      	lsls	r0, r2, #30
 8000296:	d5fc      	bpl.n	8000292 <SystemClock_Config+0x46>
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP_R)
{
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN,
 8000298:	6859      	ldr	r1, [r3, #4]
 800029a:	4a25      	ldr	r2, [pc, #148]	@ (8000330 <SystemClock_Config+0xe4>)
 800029c:	400a      	ands	r2, r1
 800029e:	f442 52a8 	orr.w	r2, r2, #5376	@ 0x1500
 80002a2:	f042 0208 	orr.w	r2, r2, #8
 80002a6:	605a      	str	r2, [r3, #4]
             Source | PLLM | PLLN << RCC_PLLCFGR_PLLN_Pos);
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLP, PLLP_R);
 80002a8:	685a      	ldr	r2, [r3, #4]
 80002aa:	f422 3240 	bic.w	r2, r2, #196608	@ 0x30000
 80002ae:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 80002b2:	605a      	str	r2, [r3, #4]
#if defined(RCC_PLLR_SYSCLK_SUPPORT)
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLR, PLLP_R);
 80002b4:	685a      	ldr	r2, [r3, #4]
 80002b6:	f022 42e0 	bic.w	r2, r2, #1879048192	@ 0x70000000
 80002ba:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 80002be:	605a      	str	r2, [r3, #4]
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 80002c0:	681a      	ldr	r2, [r3, #0]
 80002c2:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 80002c6:	601a      	str	r2, [r3, #0]
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 80002c8:	4b18      	ldr	r3, [pc, #96]	@ (800032c <SystemClock_Config+0xe0>)
 80002ca:	681a      	ldr	r2, [r3, #0]
  }
  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI, LL_RCC_PLLM_DIV_8, 84, LL_RCC_PLLR_DIV_2);
  LL_RCC_PLL_Enable();

   /* Wait till PLL is ready */
  while(LL_RCC_PLL_IsReady() != 1)
 80002cc:	0191      	lsls	r1, r2, #6
 80002ce:	d5fc      	bpl.n	80002ca <SystemClock_Config+0x7e>
  * @rmtoll CSR   VOS       LL_PWR_IsActiveFlag_VOS
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_VOS(void)
{
  return (READ_BIT(PWR->CSR, LL_PWR_CSR_VOS) == (LL_PWR_CSR_VOS));
 80002d0:	4915      	ldr	r1, [pc, #84]	@ (8000328 <SystemClock_Config+0xdc>)
 80002d2:	684a      	ldr	r2, [r1, #4]
  {

  }
  while (LL_PWR_IsActiveFlag_VOS() == 0)
 80002d4:	0452      	lsls	r2, r2, #17
 80002d6:	d5fc      	bpl.n	80002d2 <SystemClock_Config+0x86>
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80002d8:	689a      	ldr	r2, [r3, #8]
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80002da:	4c14      	ldr	r4, [pc, #80]	@ (800032c <SystemClock_Config+0xe0>)
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80002dc:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 80002e0:	609a      	str	r2, [r3, #8]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 80002e2:	689a      	ldr	r2, [r3, #8]
 80002e4:	f422 52e0 	bic.w	r2, r2, #7168	@ 0x1c00
 80002e8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80002ec:	609a      	str	r2, [r3, #8]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 80002ee:	689a      	ldr	r2, [r3, #8]
 80002f0:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80002f4:	609a      	str	r2, [r3, #8]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80002f6:	689a      	ldr	r2, [r3, #8]
 80002f8:	f042 0203 	orr.w	r2, r2, #3
 80002fc:	609a      	str	r2, [r3, #8]
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80002fe:	68a3      	ldr	r3, [r4, #8]
 8000300:	f003 030c 	and.w	r3, r3, #12
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_2);
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLLR);

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLLR)
 8000304:	2b0c      	cmp	r3, #12
 8000306:	d1fa      	bne.n	80002fe <SystemClock_Config+0xb2>
  {

  }
  LL_Init1msTick(84000000);
 8000308:	480a      	ldr	r0, [pc, #40]	@ (8000334 <SystemClock_Config+0xe8>)
 800030a:	f001 f8fb 	bl	8001504 <LL_Init1msTick>
  LL_SetSystemCoreClock(84000000);
 800030e:	4809      	ldr	r0, [pc, #36]	@ (8000334 <SystemClock_Config+0xe8>)
 8000310:	f001 f918 	bl	8001544 <LL_SetSystemCoreClock>
  MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_TIMPRE, Prescaler);
 8000314:	f8d4 308c 	ldr.w	r3, [r4, #140]	@ 0x8c
 8000318:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800031c:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
  LL_RCC_SetTIMPrescaler(LL_RCC_TIM_PRESCALER_TWICE);
}
 8000320:	bd10      	pop	{r4, pc}
 8000322:	bf00      	nop
 8000324:	40023c00 	.word	0x40023c00
 8000328:	40007000 	.word	0x40007000
 800032c:	40023800 	.word	0x40023800
 8000330:	ffbf8000 	.word	0xffbf8000
 8000334:	0501bd00 	.word	0x0501bd00

08000338 <main>:
{
 8000338:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		((FLASH_TypeDef *) ((0x40000000UL + 0x00020000UL) + 0x3C00UL))->ACR |= (0x1UL << (9U));
 800033c:	4bce      	ldr	r3, [pc, #824]	@ (8000678 <main+0x340>)
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800033e:	4ccf      	ldr	r4, [pc, #828]	@ (800067c <main+0x344>)
 8000340:	681a      	ldr	r2, [r3, #0]
 8000342:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
{
 8000346:	b0c1      	sub	sp, #260	@ 0x104
		((FLASH_TypeDef *) ((0x40000000UL + 0x00020000UL) + 0x3C00UL))->ACR |= (0x1UL << (9U));
 8000348:	601a      	str	r2, [r3, #0]
		((FLASH_TypeDef *) ((0x40000000UL + 0x00020000UL) + 0x3C00UL))->ACR |= (0x1UL << (10U));
 800034a:	681a      	ldr	r2, [r3, #0]
 800034c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8000350:	601a      	str	r2, [r3, #0]
		((FLASH_TypeDef *) ((0x40000000UL + 0x00020000UL) + 0x3C00UL))->ACR |= (0x1UL << (8U));
 8000352:	681a      	ldr	r2, [r3, #0]
 8000354:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8000358:	601a      	str	r2, [r3, #0]
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 800035a:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
  NVIC_SetPriority(SysTick_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),15, 0));
 800035e:	210f      	movs	r1, #15
 8000360:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000362:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8000366:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000368:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800036a:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 800036e:	9212      	str	r2, [sp, #72]	@ 0x48
  (void)tmpreg;
 8000370:	9a12      	ldr	r2, [sp, #72]	@ 0x48
  SET_BIT(RCC->APB1ENR, Periphs);
 8000372:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000374:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8000378:	641a      	str	r2, [r3, #64]	@ 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 800037a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800037c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000380:	9311      	str	r3, [sp, #68]	@ 0x44
  (void)tmpreg;
 8000382:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8000384:	68e2      	ldr	r2, [r4, #12]
  reg_value  =  (reg_value                                   |
 8000386:	4bbe      	ldr	r3, [pc, #760]	@ (8000680 <main+0x348>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000388:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800038c:	0412      	lsls	r2, r2, #16
 800038e:	0c12      	lsrs	r2, r2, #16
  reg_value  =  (reg_value                                   |
 8000390:	4313      	orrs	r3, r2
  SCB->AIRCR =  reg_value;
 8000392:	60e3      	str	r3, [r4, #12]
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000394:	68e0      	ldr	r0, [r4, #12]
 8000396:	f3c0 2002 	ubfx	r0, r0, #8, #3
 800039a:	f7ff ff41 	bl	8000220 <NVIC_EncodePriority.constprop.0>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800039e:	0100      	lsls	r0, r0, #4
 80003a0:	b2c0      	uxtb	r0, r0
 80003a2:	f884 0023 	strb.w	r0, [r4, #35]	@ 0x23
  SystemClock_Config();
 80003a6:	f7ff ff51 	bl	800024c <SystemClock_Config>
  SysTick_Config(SystemCoreClock/1000);
 80003aa:	4bb6      	ldr	r3, [pc, #728]	@ (8000684 <main+0x34c>)
 80003ac:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80003b0:	681b      	ldr	r3, [r3, #0]
 80003b2:	fbb3 f3f2 	udiv	r3, r3, r2
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80003b6:	3b01      	subs	r3, #1
 80003b8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80003bc:	d209      	bcs.n	80003d2 <main+0x9a>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80003be:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
 80003c2:	6153      	str	r3, [r2, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80003c4:	23f0      	movs	r3, #240	@ 0xf0
 80003c6:	f884 3023 	strb.w	r3, [r4, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80003ca:	2300      	movs	r3, #0
 80003cc:	6193      	str	r3, [r2, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80003ce:	2307      	movs	r3, #7
 80003d0:	6113      	str	r3, [r2, #16]
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003d2:	2400      	movs	r4, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 80003d4:	2001      	movs	r0, #1
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003d6:	9428      	str	r4, [sp, #160]	@ 0xa0
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 80003d8:	f7ff ff14 	bl	8000204 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 80003dc:	2004      	movs	r0, #4
 80003de:	f7ff ff11 	bl	8000204 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 80003e2:	2002      	movs	r0, #2
 80003e4:	f7ff ff0e 	bl	8000204 <LL_AHB1_GRP1_EnableClock>
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  WRITE_REG(GPIOx->BSRR, PinMask);
 80003e8:	4ba7      	ldr	r3, [pc, #668]	@ (8000688 <main+0x350>)
 80003ea:	4ea8      	ldr	r6, [pc, #672]	@ (800068c <main+0x354>)
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80003ec:	f8df b28c 	ldr.w	fp, [pc, #652]	@ 800067c <main+0x344>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80003f0:	f8df 92ac 	ldr.w	r9, [pc, #684]	@ 80006a0 <main+0x368>
 80003f4:	2280      	movs	r2, #128	@ 0x80
 80003f6:	619a      	str	r2, [r3, #24]
 80003f8:	4aa5      	ldr	r2, [pc, #660]	@ (8000690 <main+0x358>)
 80003fa:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80003fe:	6191      	str	r1, [r2, #24]
 8000400:	2140      	movs	r1, #64	@ 0x40
 8000402:	61b1      	str	r1, [r6, #24]
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8000404:	f44f 2100 	mov.w	r1, #524288	@ 0x80000
 8000408:	61b1      	str	r1, [r6, #24]
  /**/
  LL_GPIO_ResetOutputPin(LED1_GPIO_Port, LED1_Pin);

  /**/
  GPIO_InitStruct.Pin = LCD_DC_Pin;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800040a:	f04f 0a01 	mov.w	sl, #1
 800040e:	2180      	movs	r1, #128	@ 0x80
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8000410:	4607      	mov	r7, r0
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000412:	e9cd 1a23 	strd	r1, sl, [sp, #140]	@ 0x8c
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000416:	e9cd 0425 	strd	r0, r4, [sp, #148]	@ 0x94
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
  LL_GPIO_Init(LCD_DC_GPIO_Port, &GPIO_InitStruct);
 800041a:	a923      	add	r1, sp, #140	@ 0x8c
 800041c:	4618      	mov	r0, r3
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800041e:	9427      	str	r4, [sp, #156]	@ 0x9c
  LL_GPIO_Init(LCD_DC_GPIO_Port, &GPIO_InitStruct);
 8000420:	f000 fe7c 	bl	800111c <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LCD_CS_Pin;
 8000424:	f44f 7100 	mov.w	r1, #512	@ 0x200
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000428:	e9cd 1a23 	strd	r1, sl, [sp, #140]	@ 0x8c
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
  LL_GPIO_Init(LCD_CS_GPIO_Port, &GPIO_InitStruct);
 800042c:	4898      	ldr	r0, [pc, #608]	@ (8000690 <main+0x358>)
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800042e:	9427      	str	r4, [sp, #156]	@ 0x9c
  LL_GPIO_Init(LCD_CS_GPIO_Port, &GPIO_InitStruct);
 8000430:	a923      	add	r1, sp, #140	@ 0x8c
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000432:	e9cd 7425 	strd	r7, r4, [sp, #148]	@ 0x94
  LL_GPIO_Init(LCD_CS_GPIO_Port, &GPIO_InitStruct);
 8000436:	f000 fe71 	bl	800111c <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED1_Pin;
 800043a:	2108      	movs	r1, #8
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800043c:	e9cd 1a23 	strd	r1, sl, [sp, #140]	@ 0x8c
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
  LL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 8000440:	4630      	mov	r0, r6
 8000442:	a923      	add	r1, sp, #140	@ 0x8c
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000444:	e9cd 4425 	strd	r4, r4, [sp, #148]	@ 0x94
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000448:	9427      	str	r4, [sp, #156]	@ 0x9c
  LL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 800044a:	f000 fe67 	bl	800111c <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LCD_RES_Pin;
 800044e:	2140      	movs	r1, #64	@ 0x40
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000450:	e9cd 1a23 	strd	r1, sl, [sp, #140]	@ 0x8c
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
  LL_GPIO_Init(LCD_RES_GPIO_Port, &GPIO_InitStruct);
 8000454:	4630      	mov	r0, r6
 8000456:	a923      	add	r1, sp, #140	@ 0x8c
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000458:	e9cd 7425 	strd	r7, r4, [sp, #148]	@ 0x94
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800045c:	9427      	str	r4, [sp, #156]	@ 0x9c
  LL_GPIO_Init(LCD_RES_GPIO_Port, &GPIO_InitStruct);
 800045e:	f000 fe5d 	bl	800111c <LL_GPIO_Init>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA2);
 8000462:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
 8000466:	f7ff fecd 	bl	8000204 <LL_AHB1_GRP1_EnableClock>
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800046a:	f8db 000c 	ldr.w	r0, [fp, #12]
  NVIC_SetPriority(DMA2_Stream3_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),3, 0));
 800046e:	2103      	movs	r1, #3
 8000470:	f3c0 2002 	ubfx	r0, r0, #8, #3
 8000474:	f7ff fed4 	bl	8000220 <NVIC_EncodePriority.constprop.0>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000478:	0100      	lsls	r0, r0, #4
 800047a:	b2c0      	uxtb	r0, r0
 800047c:	f889 033b 	strb.w	r0, [r9, #827]	@ 0x33b
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000480:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000484:	f8c9 3004 	str.w	r3, [r9, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8000488:	f8df 8218 	ldr.w	r8, [pc, #536]	@ 80006a4 <main+0x36c>
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetChannelSelection(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t Channel)
{
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_CHSEL, Channel);
 800048c:	4d81      	ldr	r5, [pc, #516]	@ (8000694 <main+0x35c>)
  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 800048e:	2228      	movs	r2, #40	@ 0x28
 8000490:	4621      	mov	r1, r4
 8000492:	a823      	add	r0, sp, #140	@ 0x8c
 8000494:	f001 f85c 	bl	8001550 <memset>
 8000498:	f8d8 3044 	ldr.w	r3, [r8, #68]	@ 0x44
 800049c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80004a0:	f8c8 3044 	str.w	r3, [r8, #68]	@ 0x44
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80004a4:	f8d8 3044 	ldr.w	r3, [r8, #68]	@ 0x44
 80004a8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80004ac:	9313      	str	r3, [sp, #76]	@ 0x4c
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 80004ae:	4650      	mov	r0, sl
  (void)tmpreg;
 80004b0:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80004b2:	2103      	movs	r1, #3
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 80004b4:	f7ff fea6 	bl	8000204 <LL_AHB1_GRP1_EnableClock>
  GPIO_InitStruct.Pin = LCD_SCL_Pin|LCD_SDA_Pin;
 80004b8:	23a0      	movs	r3, #160	@ 0xa0
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80004ba:	e9cd 371a 	strd	r3, r7, [sp, #104]	@ 0x68
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80004be:	e9cd 141c 	strd	r1, r4, [sp, #112]	@ 0x70
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 80004c2:	2305      	movs	r3, #5
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004c4:	a91a      	add	r1, sp, #104	@ 0x68
 80004c6:	4872      	ldr	r0, [pc, #456]	@ (8000690 <main+0x358>)
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 80004c8:	931f      	str	r3, [sp, #124]	@ 0x7c
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80004ca:	941e      	str	r4, [sp, #120]	@ 0x78
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004cc:	f000 fe26 	bl	800111c <LL_GPIO_Init>
 80004d0:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 80004d2:	f023 6360 	bic.w	r3, r3, #234881024	@ 0xe000000
 80004d6:	f043 63c0 	orr.w	r3, r3, #100663296	@ 0x6000000
 80004da:	65ab      	str	r3, [r5, #88]	@ 0x58
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_DIR, Direction);
 80004dc:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 80004de:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80004e2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80004e6:	65ab      	str	r3, [r5, #88]	@ 0x58
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_PL, Priority);
 80004e8:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 80004ea:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 80004ee:	65ab      	str	r3, [r5, #88]	@ 0x58
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_CIRC | DMA_SxCR_PFCTRL, Mode);
 80004f0:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 80004f2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80004f6:	65ab      	str	r3, [r5, #88]	@ 0x58
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_PINC, IncrementMode);
 80004f8:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 80004fa:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80004fe:	65ab      	str	r3, [r5, #88]	@ 0x58
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_MINC, IncrementMode);
 8000500:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 8000502:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000506:	65ab      	str	r3, [r5, #88]	@ 0x58
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_PSIZE, Size);
 8000508:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 800050a:	f423 53c0 	bic.w	r3, r3, #6144	@ 0x1800
 800050e:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000512:	65ab      	str	r3, [r5, #88]	@ 0x58
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_MSIZE, Size);
 8000514:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 8000516:	f423 43c0 	bic.w	r3, r3, #24576	@ 0x6000
 800051a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800051e:	65ab      	str	r3, [r5, #88]	@ 0x58
  *         @arg @ref LL_DMA_STREAM_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_DisableFifoMode(DMA_TypeDef *DMAx, uint32_t Stream)
{
  CLEAR_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->FCR, DMA_SxFCR_DMDIS);
 8000520:	6eeb      	ldr	r3, [r5, #108]	@ 0x6c
 8000522:	f023 0304 	bic.w	r3, r3, #4
 8000526:	66eb      	str	r3, [r5, #108]	@ 0x6c
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000528:	f8db 000c 	ldr.w	r0, [fp, #12]
  NVIC_SetPriority(SPI1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 800052c:	4621      	mov	r1, r4
 800052e:	f3c0 2002 	ubfx	r0, r0, #8, #3
 8000532:	f7ff fe75 	bl	8000220 <NVIC_EncodePriority.constprop.0>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000536:	0100      	lsls	r0, r0, #4
 8000538:	b2c0      	uxtb	r0, r0
 800053a:	f889 0323 	strb.w	r0, [r9, #803]	@ 0x323
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800053e:	2108      	movs	r1, #8
 8000540:	f8c9 1004 	str.w	r1, [r9, #4]
  LL_SPI_Init(SPI1, &SPI_InitStruct);
 8000544:	f8df b160 	ldr.w	fp, [pc, #352]	@ 80006a8 <main+0x370>
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8000548:	9423      	str	r4, [sp, #140]	@ 0x8c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV32;
 800054a:	f04f 0920 	mov.w	r9, #32
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 800054e:	f44f 7382 	mov.w	r3, #260	@ 0x104
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV32;
 8000552:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000556:	e9cd 1928 	strd	r1, r9, [sp, #160]	@ 0xa0
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 800055a:	e9cd 3424 	strd	r3, r4, [sp, #144]	@ 0x90
  LL_SPI_Init(SPI1, &SPI_InitStruct);
 800055e:	a923      	add	r1, sp, #140	@ 0x8c
  SPI_InitStruct.CRCPoly = 10;
 8000560:	230a      	movs	r3, #10
  LL_SPI_Init(SPI1, &SPI_InitStruct);
 8000562:	4658      	mov	r0, fp
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_1EDGE;
 8000564:	e9cd 7426 	strd	r7, r4, [sp, #152]	@ 0x98
  SPI_InitStruct.CRCPoly = 10;
 8000568:	932c      	str	r3, [sp, #176]	@ 0xb0
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 800056a:	e9cd 442a 	strd	r4, r4, [sp, #168]	@ 0xa8
  LL_SPI_Init(SPI1, &SPI_InitStruct);
 800056e:	f000 fe70 	bl	8001252 <LL_SPI_Init>
  *         @arg @ref LL_SPI_PROTOCOL_TI
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetStandard(SPI_TypeDef *SPIx, uint32_t Standard)
{
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 8000572:	f8db 3004 	ldr.w	r3, [fp, #4]
 8000576:	f023 0310 	bic.w	r3, r3, #16
 800057a:	f8cb 3004 	str.w	r3, [fp, #4]
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 800057e:	2212      	movs	r2, #18
 8000580:	4621      	mov	r1, r4
 8000582:	f10d 0056 	add.w	r0, sp, #86	@ 0x56
 8000586:	f000 ffe3 	bl	8001550 <memset>
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 800058a:	464a      	mov	r2, r9
 800058c:	4621      	mov	r1, r4
 800058e:	a823      	add	r0, sp, #140	@ 0x8c
 8000590:	f000 ffde 	bl	8001550 <memset>
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000594:	2218      	movs	r2, #24
 8000596:	4621      	mov	r1, r4
 8000598:	a81a      	add	r0, sp, #104	@ 0x68
 800059a:	f000 ffd9 	bl	8001550 <memset>
  SET_BIT(RCC->APB1ENR, Periphs);
 800059e:	f8d8 3040 	ldr.w	r3, [r8, #64]	@ 0x40
  LL_TIM_Init(TIM3, &TIM_InitStruct);
 80005a2:	f8df 9108 	ldr.w	r9, [pc, #264]	@ 80006ac <main+0x374>
  TIM_InitStruct.Autoreload = 210-LL_TIM_IC_FILTER_FDIV1_N2;
 80005a6:	4a3c      	ldr	r2, [pc, #240]	@ (8000698 <main+0x360>)
 80005a8:	433b      	orrs	r3, r7
 80005aa:	f8c8 3040 	str.w	r3, [r8, #64]	@ 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 80005ae:	f8d8 3040 	ldr.w	r3, [r8, #64]	@ 0x40
 80005b2:	9217      	str	r2, [sp, #92]	@ 0x5c
 80005b4:	403b      	ands	r3, r7
  LL_TIM_Init(TIM3, &TIM_InitStruct);
 80005b6:	f10d 0854 	add.w	r8, sp, #84	@ 0x54
 80005ba:	9314      	str	r3, [sp, #80]	@ 0x50
 80005bc:	4641      	mov	r1, r8
  (void)tmpreg;
 80005be:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80005c0:	4648      	mov	r0, r9
  TIM_InitStruct.Prescaler = 999;
 80005c2:	f240 33e7 	movw	r3, #999	@ 0x3e7
 80005c6:	f8ad 3054 	strh.w	r3, [sp, #84]	@ 0x54
  LL_TIM_Init(TIM3, &TIM_InitStruct);
 80005ca:	f000 fe73 	bl	80012b4 <LL_TIM_Init>
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableARRPreload(TIM_TypeDef *TIMx)
{
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 80005ce:	f8d9 3000 	ldr.w	r3, [r9]
  TIM_OC_InitStruct.CompareValue = 210-LL_TIM_IC_FILTER_FDIV1_N2;
 80005d2:	4a31      	ldr	r2, [pc, #196]	@ (8000698 <main+0x360>)
 80005d4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80005d8:	f8c9 3000 	str.w	r3, [r9]
  */
__STATIC_INLINE void LL_TIM_OC_EnablePreload(TIM_TypeDef *TIMx, uint32_t Channel)
{
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 80005dc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
  LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 80005e0:	4648      	mov	r0, r9
 80005e2:	f8d3 1418 	ldr.w	r1, [r3, #1048]	@ 0x418
 80005e6:	f041 0108 	orr.w	r1, r1, #8
 80005ea:	f8c3 1418 	str.w	r1, [r3, #1048]	@ 0x418
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 80005ee:	2160      	movs	r1, #96	@ 0x60
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 80005f0:	e9cd 1423 	strd	r1, r4, [sp, #140]	@ 0x8c
  LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 80005f4:	a923      	add	r1, sp, #140	@ 0x8c
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 80005f6:	e9cd 2426 	strd	r2, r4, [sp, #152]	@ 0x98
  LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 80005fa:	460a      	mov	r2, r1
 80005fc:	4651      	mov	r1, sl
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 80005fe:	9425      	str	r4, [sp, #148]	@ 0x94
  LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8000600:	f000 fea8 	bl	8001354 <LL_TIM_OC_Init>
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 8000604:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8000608:	4638      	mov	r0, r7
 800060a:	f8d3 2418 	ldr.w	r2, [r3, #1048]	@ 0x418
 800060e:	f022 0204 	bic.w	r2, r2, #4
 8000612:	f8c3 2418 	str.w	r2, [r3, #1048]	@ 0x418
  *         @arg @ref LL_TIM_TRGO_OC4REF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8000616:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800061a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800061e:	f8c9 3004 	str.w	r3, [r9, #4]
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8000622:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8000626:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800062a:	f8c9 3008 	str.w	r3, [r9, #8]
 800062e:	f7ff fde9 	bl	8000204 <LL_AHB1_GRP1_EnableClock>
  LL_GPIO_Init(LCD_BLK_GPIO_Port, &GPIO_InitStruct);
 8000632:	a91a      	add	r1, sp, #104	@ 0x68
  GPIO_InitStruct.Pin = LCD_BLK_Pin;
 8000634:	2310      	movs	r3, #16
  LL_GPIO_Init(LCD_BLK_GPIO_Port, &GPIO_InitStruct);
 8000636:	4630      	mov	r0, r6
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000638:	e9cd 371a 	strd	r3, r7, [sp, #104]	@ 0x68
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 800063c:	e9cd 471e 	strd	r4, r7, [sp, #120]	@ 0x78
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000640:	e9cd 441c 	strd	r4, r4, [sp, #112]	@ 0x70
  LL_GPIO_Init(LCD_BLK_GPIO_Port, &GPIO_InitStruct);
 8000644:	f000 fd6a 	bl	800111c <LL_GPIO_Init>
  LCD_BackLight_data bkl_data = { TIM3,
 8000648:	4b14      	ldr	r3, [pc, #80]	@ (800069c <main+0x364>)
 800064a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800064c:	e888 000f 	stmia.w	r8, {r0, r1, r2, r3}
  LCD_SPI_Connected_data spi_con = { SPI1,
 8000650:	4b0d      	ldr	r3, [pc, #52]	@ (8000688 <main+0x350>)
 8000652:	931f      	str	r3, [sp, #124]	@ 0x7c
 8000654:	2103      	movs	r1, #3
 8000656:	f04f 0380 	mov.w	r3, #128	@ 0x80
 800065a:	e9cd 161c 	strd	r1, r6, [sp, #112]	@ 0x70
 800065e:	f8ad 3080 	strh.w	r3, [sp, #128]	@ 0x80
 8000662:	4a0b      	ldr	r2, [pc, #44]	@ (8000690 <main+0x358>)
 8000664:	9221      	str	r2, [sp, #132]	@ 0x84
 8000666:	f04f 0140 	mov.w	r1, #64	@ 0x40
 800066a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800066e:	f8ad 1078 	strh.w	r1, [sp, #120]	@ 0x78
 8000672:	f8ad 3088 	strh.w	r3, [sp, #136]	@ 0x88
 8000676:	e01b      	b.n	80006b0 <main+0x378>
 8000678:	40023c00 	.word	0x40023c00
 800067c:	e000ed00 	.word	0xe000ed00
 8000680:	05fa0300 	.word	0x05fa0300
 8000684:	20000000 	.word	0x20000000
 8000688:	40020800 	.word	0x40020800
 800068c:	40020400 	.word	0x40020400
 8000690:	40020000 	.word	0x40020000
 8000694:	40026400 	.word	0x40026400
 8000698:	fff000d2 	.word	0xfff000d2
 800069c:	080015c0 	.word	0x080015c0
 80006a0:	e000e100 	.word	0xe000e100
 80006a4:	40023800 	.word	0x40023800
 80006a8:	40013000 	.word	0x40013000
 80006ac:	40000400 	.word	0x40000400
  LCD = LCD_DisplayAdd( LCD,
 80006b0:	e898 000f 	ldmia.w	r8, {r0, r1, r2, r3}
 80006b4:	f10d 0c2c 	add.w	ip, sp, #44	@ 0x2c
  LCD_SPI_Connected_data spi_con = { SPI1,
 80006b8:	e9cd b51a 	strd	fp, r5, [sp, #104]	@ 0x68
  LCD = LCD_DisplayAdd( LCD,
 80006bc:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
 80006c0:	ab1a      	add	r3, sp, #104	@ 0x68
 80006c2:	9309      	str	r3, [sp, #36]	@ 0x24
 80006c4:	4b2e      	ldr	r3, [pc, #184]	@ (8000780 <main+0x448>)
 80006c6:	9308      	str	r3, [sp, #32]
 80006c8:	4b2e      	ldr	r3, [pc, #184]	@ (8000784 <main+0x44c>)
 80006ca:	9307      	str	r3, [sp, #28]
 80006cc:	4b2e      	ldr	r3, [pc, #184]	@ (8000788 <main+0x450>)
 80006ce:	9306      	str	r3, [sp, #24]
 80006d0:	4b2e      	ldr	r3, [pc, #184]	@ (800078c <main+0x454>)
 80006d2:	9305      	str	r3, [sp, #20]
 80006d4:	2303      	movs	r3, #3
 80006d6:	970a      	str	r7, [sp, #40]	@ 0x28
 80006d8:	2223      	movs	r2, #35	@ 0x23
 80006da:	e9cd 4303 	strd	r4, r3, [sp, #12]
 80006de:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 80006e2:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80006e6:	4d2a      	ldr	r5, [pc, #168]	@ (8000790 <main+0x458>)
  LCD_WriteString(lcd, 0, 0, "Hello, world!", &Font_15x25, COLOR_YELLOW, COLOR_RED, LCD_SYMBOL_PRINT_FAST);
 80006e8:	f8df 80b4 	ldr.w	r8, [pc, #180]	@ 80007a0 <main+0x468>
  LCD = LCD_DisplayAdd( LCD,
 80006ec:	22aa      	movs	r2, #170	@ 0xaa
 80006ee:	9200      	str	r2, [sp, #0]
 80006f0:	a923      	add	r1, sp, #140	@ 0x8c
 80006f2:	6828      	ldr	r0, [r5, #0]
 80006f4:	f000 f8be 	bl	8000874 <LCD_DisplayAdd>
 80006f8:	6028      	str	r0, [r5, #0]
  LCD_WriteString(lcd, 0, 0, "Hello, world!", &Font_15x25, COLOR_YELLOW, COLOR_RED, LCD_SYMBOL_PRINT_FAST);
 80006fa:	4d26      	ldr	r5, [pc, #152]	@ (8000794 <main+0x45c>)
  LCD = LCD_DisplayAdd( LCD,
 80006fc:	4607      	mov	r7, r0
  LCD_Init(lcd);
 80006fe:	f000 fa29 	bl	8000b54 <LCD_Init>
  LCD_WriteString(lcd, 0, 0, "Hello, world!", &Font_15x25, COLOR_YELLOW, COLOR_RED, LCD_SYMBOL_PRINT_FAST);
 8000702:	f44f 037f 	mov.w	r3, #16711680	@ 0xff0000
 8000706:	e9cd 5301 	strd	r5, r3, [sp, #4]
 800070a:	4622      	mov	r2, r4
 800070c:	4621      	mov	r1, r4
 800070e:	4b22      	ldr	r3, [pc, #136]	@ (8000798 <main+0x460>)
 8000710:	9403      	str	r4, [sp, #12]
 8000712:	4638      	mov	r0, r7
 8000714:	f8cd 8000 	str.w	r8, [sp]
 8000718:	f000 fca2 	bl	8001060 <LCD_WriteString>
  WRITE_REG(GPIOx->BSRR, PinMask);
 800071c:	2308      	movs	r3, #8
 800071e:	61b3      	str	r3, [r6, #24]
  LL_mDelay(1000);
 8000720:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000724:	f000 fefb 	bl	800151e <LL_mDelay>
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8000728:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800072c:	61b3      	str	r3, [r6, #24]
  LCD_WriteString(lcd, 0, 40, "Anglas, funcionaaa!", &Font_15x25, COLOR_BLUE, COLOR_YELLOW, LCD_SYMBOL_PRINT_FAST);
 800072e:	e9cd 5402 	strd	r5, r4, [sp, #8]
 8000732:	25ff      	movs	r5, #255	@ 0xff
 8000734:	4b19      	ldr	r3, [pc, #100]	@ (800079c <main+0x464>)
 8000736:	2228      	movs	r2, #40	@ 0x28
 8000738:	4621      	mov	r1, r4
 800073a:	4638      	mov	r0, r7
 800073c:	e9cd 8500 	strd	r8, r5, [sp]
 8000740:	f000 fc8e 	bl	8001060 <LCD_WriteString>
  LL_mDelay(1000);
 8000744:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000748:	f000 fee9 	bl	800151e <LL_mDelay>
  LCD_Fill(lcd, COLOR_BLUE);
 800074c:	4629      	mov	r1, r5
 800074e:	4638      	mov	r0, r7
 8000750:	f000 fb5a 	bl	8000e08 <LCD_Fill>
  LL_mDelay(200);
 8000754:	20c8      	movs	r0, #200	@ 0xc8
 8000756:	f000 fee2 	bl	800151e <LL_mDelay>
  WRITE_REG(GPIOx->BSRR, PinMask);
 800075a:	2308      	movs	r3, #8
 800075c:	61b3      	str	r3, [r6, #24]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 800075e:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8000762:	61b3      	str	r3, [r6, #24]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8000764:	2308      	movs	r3, #8
 8000766:	61b3      	str	r3, [r6, #24]
 8000768:	2308      	movs	r3, #8
 800076a:	61b3      	str	r3, [r6, #24]
	  LL_GPIO_SetOutputPin(LED1_GPIO_Port, LED1_Pin);LL_mDelay(100);
 800076c:	2064      	movs	r0, #100	@ 0x64
 800076e:	f000 fed6 	bl	800151e <LL_mDelay>
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8000772:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8000776:	61b3      	str	r3, [r6, #24]
	  LL_GPIO_ResetOutputPin(LED1_GPIO_Port, LED1_Pin);LL_mDelay(100);
 8000778:	2064      	movs	r0, #100	@ 0x64
 800077a:	f000 fed0 	bl	800151e <LL_mDelay>
  while (1)
 800077e:	e7f3      	b.n	8000768 <main+0x430>
 8000780:	08001115 	.word	0x08001115
 8000784:	0800110d 	.word	0x0800110d
 8000788:	080010e9 	.word	0x080010e9
 800078c:	080010c9 	.word	0x080010c9
 8000790:	200000b8 	.word	0x200000b8
 8000794:	00ffff00 	.word	0x00ffff00
 8000798:	080015f3 	.word	0x080015f3
 800079c:	08001601 	.word	0x08001601
 80007a0:	20000004 	.word	0x20000004

080007a4 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80007a4:	e7fe      	b.n	80007a4 <NMI_Handler>

080007a6 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80007a6:	e7fe      	b.n	80007a6 <HardFault_Handler>

080007a8 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80007a8:	e7fe      	b.n	80007a8 <MemManage_Handler>

080007aa <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80007aa:	e7fe      	b.n	80007aa <BusFault_Handler>

080007ac <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80007ac:	e7fe      	b.n	80007ac <UsageFault_Handler>

080007ae <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80007ae:	4770      	bx	lr

080007b0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
 80007b0:	4770      	bx	lr

080007b2 <PendSV_Handler>:
}

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 80007b2:	4770      	bx	lr

080007b4 <SysTick_Handler>:
}

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
 80007b4:	4770      	bx	lr

080007b6 <SPI1_IRQHandler>:
/******************************************************************************/

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
 80007b6:	4770      	bx	lr

080007b8 <DMA2_Stream3_IRQHandler>:
}

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
 80007b8:	4770      	bx	lr
	...

080007bc <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80007bc:	4a03      	ldr	r2, [pc, #12]	@ (80007cc <SystemInit+0x10>)
 80007be:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 80007c2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80007c6:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80007ca:	4770      	bx	lr
 80007cc:	e000ed00 	.word	0xe000ed00

080007d0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80007d0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000808 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80007d4:	f7ff fff2 	bl	80007bc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80007d8:	480c      	ldr	r0, [pc, #48]	@ (800080c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80007da:	490d      	ldr	r1, [pc, #52]	@ (8000810 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80007dc:	4a0d      	ldr	r2, [pc, #52]	@ (8000814 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80007de:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80007e0:	e002      	b.n	80007e8 <LoopCopyDataInit>

080007e2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80007e2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80007e4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80007e6:	3304      	adds	r3, #4

080007e8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80007e8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80007ea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80007ec:	d3f9      	bcc.n	80007e2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80007ee:	4a0a      	ldr	r2, [pc, #40]	@ (8000818 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80007f0:	4c0a      	ldr	r4, [pc, #40]	@ (800081c <LoopFillZerobss+0x22>)
  movs r3, #0
 80007f2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80007f4:	e001      	b.n	80007fa <LoopFillZerobss>

080007f6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80007f6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80007f8:	3204      	adds	r2, #4

080007fa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80007fa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80007fc:	d3fb      	bcc.n	80007f6 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80007fe:	f000 feaf 	bl	8001560 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000802:	f7ff fd99 	bl	8000338 <main>
  bx  lr    
 8000806:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000808:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800080c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000810:	2000009c 	.word	0x2000009c
  ldr r2, =_sidata
 8000814:	080041ec 	.word	0x080041ec
  ldr r2, =_sbss
 8000818:	2000009c 	.word	0x2000009c
  ldr r4, =_ebss
 800081c:	200000bc 	.word	0x200000bc

08000820 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000820:	e7fe      	b.n	8000820 <ADC_IRQHandler>

08000822 <LCD_WRITE_DC>:
	lcd_write_command = 0,
	lcd_write_data
} lcd_dc_select;

inline static void LCD_WRITE_DC(LCD_Handler* lcd, uint8_t data, lcd_dc_select lcd_dc)
{
 8000822:	b530      	push	{r4, r5, lr}
	SPI_TypeDef *spi = lcd->spi_data.spi;
	if (lcd_dc == lcd_write_command)  {
		LCD_DC_LOW
 8000824:	8f83      	ldrh	r3, [r0, #60]	@ 0x3c
	SPI_TypeDef *spi = lcd->spi_data.spi;
 8000826:	6a44      	ldr	r4, [r0, #36]	@ 0x24
		LCD_DC_LOW
 8000828:	6b85      	ldr	r5, [r0, #56]	@ 0x38
	if (lcd_dc == lcd_write_command)  {
 800082a:	b902      	cbnz	r2, 800082e <LCD_WRITE_DC+0xc>
		LCD_DC_LOW
 800082c:	041b      	lsls	r3, r3, #16
	}
	else {
		LCD_DC_HI
 800082e:	61ab      	str	r3, [r5, #24]
  */
__STATIC_INLINE void LL_SPI_TransmitData8(SPI_TypeDef *SPIx, uint8_t TxData)
{
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
  *spidr = TxData;
 8000830:	7321      	strb	r1, [r4, #12]
	}
	LL_SPI_TransmitData8(spi, data);
	while (!(spi->SR & SPI_SR_TXE)) ; //  
 8000832:	68a3      	ldr	r3, [r4, #8]
 8000834:	079a      	lsls	r2, r3, #30
 8000836:	d5fc      	bpl.n	8000832 <LCD_WRITE_DC+0x10>
	while (spi->SR & SPI_SR_BSY)    ; //  SPI 
 8000838:	68a3      	ldr	r3, [r4, #8]
 800083a:	061b      	lsls	r3, r3, #24
 800083c:	d4fc      	bmi.n	8000838 <LCD_WRITE_DC+0x16>
}
 800083e:	bd30      	pop	{r4, r5, pc}

08000840 <LCD_HardWareReset>:

void LCD_HardWareReset (LCD_Handler* lcd)
{
	if (lcd->spi_data.reset_port) {
 8000840:	6b02      	ldr	r2, [r0, #48]	@ 0x30
{
 8000842:	b510      	push	{r4, lr}
 8000844:	4604      	mov	r4, r0
	if (lcd->spi_data.reset_port) {
 8000846:	b16a      	cbz	r2, 8000864 <LCD_HardWareReset+0x24>
		lcd->spi_data.reset_port->BSRR = (uint32_t)lcd->spi_data.reset_pin << 16U;
 8000848:	8e83      	ldrh	r3, [r0, #52]	@ 0x34
 800084a:	041b      	lsls	r3, r3, #16
 800084c:	6193      	str	r3, [r2, #24]
		LL_mDelay(25);
 800084e:	2019      	movs	r0, #25
 8000850:	f000 fe65 	bl	800151e <LL_mDelay>
		lcd->spi_data.reset_port->BSRR = lcd->spi_data.reset_pin;
 8000854:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8000856:	8ea2      	ldrh	r2, [r4, #52]	@ 0x34
 8000858:	619a      	str	r2, [r3, #24]
		LL_mDelay(25);
	}
}
 800085a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		LL_mDelay(25);
 800085e:	2019      	movs	r0, #25
 8000860:	f000 be5d 	b.w	800151e <LL_mDelay>
}
 8000864:	bd10      	pop	{r4, pc}

08000866 <LCD_Delete>:
}

// 
void LCD_Delete(LCD_Handler* lcd)
{
	if (lcd) {
 8000866:	b118      	cbz	r0, 8000870 <LCD_Delete+0xa>
#ifdef LCD_DYNAMIC_MEM
		if (lcd->tmp_buf) {
			free(lcd->tmp_buf);
		}
#endif
		memset(lcd, 0, sizeof(LCD_Handler));
 8000868:	2274      	movs	r2, #116	@ 0x74
 800086a:	2100      	movs	r1, #0
 800086c:	f000 be70 	b.w	8001550 <memset>
#ifdef LCD_DYNAMIC_MEM
		free(lcd);
#endif
	}
}
 8000870:	4770      	bx	lr
	...

08000874 <LCD_DisplayAdd>:
{
 8000874:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000878:	4681      	mov	r9, r0
 800087a:	e9cd 2300 	strd	r2, r3, [sp]
 800087e:	f8bd 8030 	ldrh.w	r8, [sp, #48]	@ 0x30
 8000882:	f8bd 7034 	ldrh.w	r7, [sp, #52]	@ 0x34
 8000886:	f9bd 6038 	ldrsh.w	r6, [sp, #56]	@ 0x38
 800088a:	f9bd 503c 	ldrsh.w	r5, [sp, #60]	@ 0x3c
 800088e:	f89d a040 	ldrb.w	sl, [sp, #64]	@ 0x40
 8000892:	f89d b058 	ldrb.w	fp, [sp, #88]	@ 0x58
	if (!lcd) return 0;
 8000896:	460c      	mov	r4, r1
 8000898:	2900      	cmp	r1, #0
 800089a:	d07a      	beq.n	8000992 <LCD_DisplayAdd+0x11e>
	memset(lcd, 0, sizeof(LCD_Handler));
 800089c:	2274      	movs	r2, #116	@ 0x74
 800089e:	2100      	movs	r1, #0
 80008a0:	4620      	mov	r0, r4
 80008a2:	f000 fe55 	bl	8001550 <memset>
	lcd->spi_data = *((LCD_SPI_Connected_data*)connection_data);
 80008a6:	f8dd e054 	ldr.w	lr, [sp, #84]	@ 0x54
	lcd->data_bus = data_bus;
 80008aa:	f884 b048 	strb.w	fp, [r4, #72]	@ 0x48
	lcd->spi_data = *((LCD_SPI_Connected_data*)connection_data);
 80008ae:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80008b2:	f104 0c24 	add.w	ip, r4, #36	@ 0x24
 80008b6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80008ba:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80008be:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80008c2:	f8de 3000 	ldr.w	r3, [lr]
 80008c6:	f8cc 3000 	str.w	r3, [ip]
	if (hdma->dma) {
 80008ca:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80008cc:	b34b      	cbz	r3, 8000922 <LCD_DisplayAdd+0xae>
		DMA_Stream_TypeDef *dma_x = ((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)hdma->dma + STREAM_OFFSET_TAB[hdma->stream])));
 80008ce:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 80008d0:	4953      	ldr	r1, [pc, #332]	@ (8000a20 <LCD_DisplayAdd+0x1ac>)
 80008d2:	5c8a      	ldrb	r2, [r1, r2]
		dma_x->CR &= ~DMA_SxCR_EN; //  DMA
 80008d4:	5899      	ldr	r1, [r3, r2]
 80008d6:	f021 0101 	bic.w	r1, r1, #1
 80008da:	5099      	str	r1, [r3, r2]
		DMA_Stream_TypeDef *dma_x = ((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)hdma->dma + STREAM_OFFSET_TAB[hdma->stream])));
 80008dc:	1898      	adds	r0, r3, r2
		while(dma_x->CR & DMA_SxCR_EN) ; //  
 80008de:	6801      	ldr	r1, [r0, #0]
 80008e0:	07c9      	lsls	r1, r1, #31
 80008e2:	d4fc      	bmi.n	80008de <LCD_DisplayAdd+0x6a>
		if (lcd->data_bus == LCD_DATA_8BIT_BUS) {
 80008e4:	f1bb 0f01 	cmp.w	fp, #1
 80008e8:	d12c      	bne.n	8000944 <LCD_DisplayAdd+0xd0>
			dma_x->CR &= ~(DMA_SxCR_MSIZE | DMA_SxCR_PSIZE);
 80008ea:	5899      	ldr	r1, [r3, r2]
 80008ec:	f421 41f0 	bic.w	r1, r1, #30720	@ 0x7800
 80008f0:	5099      	str	r1, [r3, r2]
			dma_x->CR |= LL_DMA_MDATAALIGN_BYTE | LL_DMA_PDATAALIGN_BYTE;
 80008f2:	5899      	ldr	r1, [r3, r2]
			dma_x->CR |= LL_DMA_MDATAALIGN_HALFWORD | LL_DMA_PDATAALIGN_HALFWORD;
 80008f4:	5099      	str	r1, [r3, r2]
		dma_x->CR &= ~(DMA_SxCR_DMEIE | DMA_SxCR_HTIE | DMA_SxCR_DBM | DMA_SxCR_TEIE);
 80008f6:	5899      	ldr	r1, [r3, r2]
 80008f8:	f421 2180 	bic.w	r1, r1, #262144	@ 0x40000
 80008fc:	f021 010e 	bic.w	r1, r1, #14
 8000900:	5099      	str	r1, [r3, r2]
		dma_x->FCR &= ~DMA_SxFCR_FEIE;
 8000902:	6941      	ldr	r1, [r0, #20]
 8000904:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8000908:	6141      	str	r1, [r0, #20]
		dma_x->CR |= DMA_SxCR_TCIE;
 800090a:	5899      	ldr	r1, [r3, r2]
 800090c:	f041 0110 	orr.w	r1, r1, #16
 8000910:	5099      	str	r1, [r3, r2]
		dma_x->CR &= ~DMA_SxCR_PINC; //   
 8000912:	5899      	ldr	r1, [r3, r2]
 8000914:	f421 7100 	bic.w	r1, r1, #512	@ 0x200
 8000918:	5099      	str	r1, [r3, r2]
		dma_x->CR |= DMA_SxCR_MINC;  //   
 800091a:	5899      	ldr	r1, [r3, r2]
 800091c:	f441 6180 	orr.w	r1, r1, #1024	@ 0x400
 8000920:	5099      	str	r1, [r3, r2]
	uint16_t max_res = max(resolution1, resolution2);
 8000922:	e9dd 2300 	ldrd	r2, r3, [sp]
 8000926:	4293      	cmp	r3, r2
 8000928:	bf38      	it	cc
 800092a:	4613      	movcc	r3, r2
	uint16_t min_res = min(resolution1, resolution2);
 800092c:	e9dd 1200 	ldrd	r1, r2, [sp]
 8000930:	428a      	cmp	r2, r1
 8000932:	bf28      	it	cs
 8000934:	460a      	movcs	r2, r1
	if (orientation==PAGE_ORIENTATION_PORTRAIT || orientation==PAGE_ORIENTATION_PORTRAIT_MIRROR) {
 8000936:	f1ba 0f03 	cmp.w	sl, #3
 800093a:	d827      	bhi.n	800098c <LCD_DisplayAdd+0x118>
 800093c:	e8df f00a 	tbb	[pc, sl]
 8000940:	2e0d2e0d 	.word	0x2e0d2e0d
		else if (lcd->data_bus == LCD_DATA_16BIT_BUS) {
 8000944:	f1bb 0f02 	cmp.w	fp, #2
 8000948:	d1d5      	bne.n	80008f6 <LCD_DisplayAdd+0x82>
			dma_x->CR &= ~(DMA_SxCR_MSIZE | DMA_SxCR_PSIZE);
 800094a:	5899      	ldr	r1, [r3, r2]
 800094c:	f421 41f0 	bic.w	r1, r1, #30720	@ 0x7800
 8000950:	5099      	str	r1, [r3, r2]
			dma_x->CR |= LL_DMA_MDATAALIGN_HALFWORD | LL_DMA_PDATAALIGN_HALFWORD;
 8000952:	5899      	ldr	r1, [r3, r2]
 8000954:	f441 5120 	orr.w	r1, r1, #10240	@ 0x2800
 8000958:	e7cc      	b.n	80008f4 <LCD_DisplayAdd+0x80>
		if (orientation==PAGE_ORIENTATION_PORTRAIT) {
 800095a:	f1ba 0f00 	cmp.w	sl, #0
 800095e:	d006      	beq.n	800096e <LCD_DisplayAdd+0xfa>
			lcd->x_offs = lcd->Width_Controller - lcd->Width - w_offs;
 8000960:	eba8 0606 	sub.w	r6, r8, r6
			lcd->y_offs = lcd->Height_Controller - lcd->Height - h_offs;
 8000964:	1b7d      	subs	r5, r7, r5
			lcd->x_offs = lcd->Width_Controller - lcd->Width - w_offs;
 8000966:	1ab6      	subs	r6, r6, r2
			lcd->y_offs = lcd->Height_Controller - lcd->Height - h_offs;
 8000968:	1aed      	subs	r5, r5, r3
			lcd->x_offs = lcd->Width_Controller - lcd->Width - w_offs;
 800096a:	b236      	sxth	r6, r6
			lcd->y_offs = lcd->Height_Controller - lcd->Height - h_offs;
 800096c:	b22d      	sxth	r5, r5
	if (lcd->Width_Controller < lcd->Width ||
 800096e:	4542      	cmp	r2, r8
		lcd->Width = min_res;
 8000970:	80a2      	strh	r2, [r4, #4]
		lcd->Height = max_res;
 8000972:	80e3      	strh	r3, [r4, #6]
		lcd->Width_Controller = width_controller;
 8000974:	f8a4 8000 	strh.w	r8, [r4]
		lcd->Height_Controller = height_controller;
 8000978:	8067      	strh	r7, [r4, #2]
			lcd->x_offs = lcd->Width_Controller - lcd->Width - w_offs;
 800097a:	8166      	strh	r6, [r4, #10]
			lcd->y_offs = lcd->Height_Controller - lcd->Height - h_offs;
 800097c:	81a5      	strh	r5, [r4, #12]
	if (lcd->Width_Controller < lcd->Width ||
 800097e:	d805      	bhi.n	800098c <LCD_DisplayAdd+0x118>
 8000980:	42bb      	cmp	r3, r7
 8000982:	d803      	bhi.n	800098c <LCD_DisplayAdd+0x118>
		lcd->Height_Controller < lcd->Height ||
 8000984:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8000986:	b10b      	cbz	r3, 800098c <LCD_DisplayAdd+0x118>
		init==NULL ||
 8000988:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800098a:	bb0b      	cbnz	r3, 80009d0 <LCD_DisplayAdd+0x15c>
		LCD_Delete(lcd);
 800098c:	4620      	mov	r0, r4
 800098e:	f7ff ff6a 	bl	8000866 <LCD_Delete>
	if (!lcd) return 0;
 8000992:	2400      	movs	r4, #0
}
 8000994:	4620      	mov	r0, r4
 8000996:	b003      	add	sp, #12
 8000998:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if (orientation==PAGE_ORIENTATION_LANDSCAPE) {
 800099c:	f1ba 0f01 	cmp.w	sl, #1
 80009a0:	d10b      	bne.n	80009ba <LCD_DisplayAdd+0x146>
			lcd->y_offs = lcd->Height_Controller - lcd->Height - w_offs;
 80009a2:	eba8 0106 	sub.w	r1, r8, r6
 80009a6:	4618      	mov	r0, r3
 80009a8:	1a89      	subs	r1, r1, r2
 80009aa:	4613      	mov	r3, r2
 80009ac:	4602      	mov	r2, r0
 80009ae:	4638      	mov	r0, r7
 80009b0:	462e      	mov	r6, r5
 80009b2:	4647      	mov	r7, r8
 80009b4:	b20d      	sxth	r5, r1
 80009b6:	4680      	mov	r8, r0
 80009b8:	e7d9      	b.n	800096e <LCD_DisplayAdd+0xfa>
			lcd->x_offs = lcd->Width_Controller - lcd->Width - h_offs;
 80009ba:	1b79      	subs	r1, r7, r5
 80009bc:	4618      	mov	r0, r3
 80009be:	1ac9      	subs	r1, r1, r3
 80009c0:	4613      	mov	r3, r2
 80009c2:	4602      	mov	r2, r0
 80009c4:	4638      	mov	r0, r7
 80009c6:	4635      	mov	r5, r6
 80009c8:	4647      	mov	r7, r8
 80009ca:	b20e      	sxth	r6, r1
 80009cc:	4680      	mov	r8, r0
 80009ce:	e7ce      	b.n	800096e <LCD_DisplayAdd+0xfa>
	lcd->Init_callback = init;
 80009d0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80009d2:	6163      	str	r3, [r4, #20]
	lcd->SetActiveWindow_callback = set_win;
 80009d4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80009d6:	61a3      	str	r3, [r4, #24]
	lcd->SleepIn_callback = sleep_in;
 80009d8:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80009da:	61e3      	str	r3, [r4, #28]
	lcd->SleepOut_callback = sleep_out;
 80009dc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80009de:	6223      	str	r3, [r4, #32]
	lcd->bkl_data = bkl_data;
 80009e0:	ab17      	add	r3, sp, #92	@ 0x5c
 80009e2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80009e4:	f104 054c 	add.w	r5, r4, #76	@ 0x4c
	lcd->Orientation = orientation;
 80009e8:	f884 a008 	strb.w	sl, [r4, #8]
	lcd->bkl_data = bkl_data;
 80009ec:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
	lcd->display_number = 0;
 80009f0:	2300      	movs	r3, #0
	lcd->prev = 0;
 80009f2:	e9c4 331b 	strd	r3, r3, [r4, #108]	@ 0x6c
	lcd->display_number = 0;
 80009f6:	f884 3064 	strb.w	r3, [r4, #100]	@ 0x64
	lcd->tmp_buf = 0;
 80009fa:	65e3      	str	r3, [r4, #92]	@ 0x5c
	if (!lcds) {
 80009fc:	f1b9 0f00 	cmp.w	r9, #0
 8000a00:	d0c8      	beq.n	8000994 <LCD_DisplayAdd+0x120>
	while (prev->next) {
 8000a02:	f8d9 2070 	ldr.w	r2, [r9, #112]	@ 0x70
 8000a06:	b922      	cbnz	r2, 8000a12 <LCD_DisplayAdd+0x19e>
	lcd->prev = (void*)prev;
 8000a08:	f8c4 906c 	str.w	r9, [r4, #108]	@ 0x6c
	prev->next = (void*)lcd;
 8000a0c:	f8c9 4070 	str.w	r4, [r9, #112]	@ 0x70
	return lcd;
 8000a10:	e7c0      	b.n	8000994 <LCD_DisplayAdd+0x120>
		lcd->display_number++;
 8000a12:	f894 3064 	ldrb.w	r3, [r4, #100]	@ 0x64
 8000a16:	3301      	adds	r3, #1
 8000a18:	f884 3064 	strb.w	r3, [r4, #100]	@ 0x64
		prev = (LCD_Handler *)prev->next;
 8000a1c:	4691      	mov	r9, r2
 8000a1e:	e7f0      	b.n	8000a02 <LCD_DisplayAdd+0x18e>
 8000a20:	08001615 	.word	0x08001615

08000a24 <LCD_GetState>:

//  :    (      )
// ,   spi,    
inline LCD_State LCD_GetState(LCD_Handler* lcd)
{
	if (lcd->spi_data.spi->CR1 & SPI_CR1_SPE) {
 8000a24:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 8000a26:	6818      	ldr	r0, [r3, #0]
		return LCD_STATE_BUSY;
	}
	return LCD_STATE_READY;
}
 8000a28:	f3c0 1080 	ubfx	r0, r0, #6, #1
 8000a2c:	4770      	bx	lr

08000a2e <LCD_String_Interpretator>:
{
 8000a2e:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	SPI_TypeDef *spi = lcd->spi_data.spi;
 8000a32:	6a46      	ldr	r6, [r0, #36]	@ 0x24
{
 8000a34:	4604      	mov	r4, r0
 8000a36:	460d      	mov	r5, r1
	while (LCD_GetState(lcd) == LCD_STATE_BUSY) ; //   
 8000a38:	4620      	mov	r0, r4
 8000a3a:	f7ff fff3 	bl	8000a24 <LCD_GetState>
 8000a3e:	2801      	cmp	r0, #1
 8000a40:	d0fa      	beq.n	8000a38 <LCD_String_Interpretator+0xa>
	if (!lcd->cs_control) { LCD_CS_LOW }
 8000a42:	f894 3065 	ldrb.w	r3, [r4, #101]	@ 0x65
 8000a46:	b92b      	cbnz	r3, 8000a54 <LCD_String_Interpretator+0x26>
 8000a48:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8000a4a:	b11a      	cbz	r2, 8000a54 <LCD_String_Interpretator+0x26>
 8000a4c:	f8b4 3044 	ldrh.w	r3, [r4, #68]	@ 0x44
 8000a50:	041b      	lsls	r3, r3, #16
 8000a52:	6193      	str	r3, [r2, #24]
	spi->CR1 &= ~ (SPI_CR1_BIDIMODE |  	//  
 8000a54:	6833      	ldr	r3, [r6, #0]
 8000a56:	f423 432c 	bic.w	r3, r3, #44032	@ 0xac00
 8000a5a:	6033      	str	r3, [r6, #0]
	spi->CR1 |= SPI_CR1_SPE; // SPI 
 8000a5c:	6833      	ldr	r3, [r6, #0]
 8000a5e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000a62:	6033      	str	r3, [r6, #0]
		switch (*str++) {
 8000a64:	782a      	ldrb	r2, [r5, #0]
 8000a66:	2a01      	cmp	r2, #1
 8000a68:	d019      	beq.n	8000a9e <LCD_String_Interpretator+0x70>
 8000a6a:	2a02      	cmp	r2, #2
 8000a6c:	d029      	beq.n	8000ac2 <LCD_String_Interpretator+0x94>
 8000a6e:	bb72      	cbnz	r2, 8000ace <LCD_String_Interpretator+0xa0>
				LCD_WRITE_DC(lcd, *str++, lcd_write_command);
 8000a70:	46a8      	mov	r8, r5
 8000a72:	7869      	ldrb	r1, [r5, #1]
 8000a74:	4620      	mov	r0, r4
 8000a76:	f7ff fed4 	bl	8000822 <LCD_WRITE_DC>
				while(i--) {
 8000a7a:	f818 7f02 	ldrb.w	r7, [r8, #2]!
 8000a7e:	46b9      	mov	r9, r7
					LCD_WRITE_DC(lcd, *str++, lcd_write_data);
 8000a80:	f818 1f01 	ldrb.w	r1, [r8, #1]!
				while(i--) {
 8000a84:	f1b9 0f00 	cmp.w	r9, #0
 8000a88:	d102      	bne.n	8000a90 <LCD_String_Interpretator+0x62>
 8000a8a:	3703      	adds	r7, #3
 8000a8c:	443d      	add	r5, r7
 8000a8e:	e7e9      	b.n	8000a64 <LCD_String_Interpretator+0x36>
					LCD_WRITE_DC(lcd, *str++, lcd_write_data);
 8000a90:	2201      	movs	r2, #1
 8000a92:	4620      	mov	r0, r4
 8000a94:	f7ff fec5 	bl	8000822 <LCD_WRITE_DC>
 8000a98:	f109 39ff 	add.w	r9, r9, #4294967295
 8000a9c:	e7f0      	b.n	8000a80 <LCD_String_Interpretator+0x52>
				while(i--) {
 8000a9e:	46a8      	mov	r8, r5
 8000aa0:	f818 7f01 	ldrb.w	r7, [r8, #1]!
 8000aa4:	46b9      	mov	r9, r7
					LCD_WRITE_DC(lcd, *str++, lcd_write_data);
 8000aa6:	f818 1f01 	ldrb.w	r1, [r8, #1]!
				while(i--) {
 8000aaa:	f1b9 0f00 	cmp.w	r9, #0
 8000aae:	d101      	bne.n	8000ab4 <LCD_String_Interpretator+0x86>
 8000ab0:	3702      	adds	r7, #2
 8000ab2:	e7eb      	b.n	8000a8c <LCD_String_Interpretator+0x5e>
					LCD_WRITE_DC(lcd, *str++, lcd_write_data);
 8000ab4:	2201      	movs	r2, #1
 8000ab6:	4620      	mov	r0, r4
 8000ab8:	f7ff feb3 	bl	8000822 <LCD_WRITE_DC>
 8000abc:	f109 39ff 	add.w	r9, r9, #4294967295
 8000ac0:	e7f1      	b.n	8000aa6 <LCD_String_Interpretator+0x78>
				LL_mDelay(*str++);
 8000ac2:	7868      	ldrb	r0, [r5, #1]
 8000ac4:	1caf      	adds	r7, r5, #2
 8000ac6:	f000 fd2a 	bl	800151e <LL_mDelay>
 8000aca:	463d      	mov	r5, r7
				break;
 8000acc:	e7ca      	b.n	8000a64 <LCD_String_Interpretator+0x36>
				if (!lcd->cs_control) { LCD_CS_HI }
 8000ace:	f894 3065 	ldrb.w	r3, [r4, #101]	@ 0x65
 8000ad2:	b923      	cbnz	r3, 8000ade <LCD_String_Interpretator+0xb0>
 8000ad4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8000ad6:	b113      	cbz	r3, 8000ade <LCD_String_Interpretator+0xb0>
 8000ad8:	f8b4 2044 	ldrh.w	r2, [r4, #68]	@ 0x44
 8000adc:	619a      	str	r2, [r3, #24]
				spi->CR1 &= ~SPI_CR1_SPE;
 8000ade:	6833      	ldr	r3, [r6, #0]
 8000ae0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8000ae4:	6033      	str	r3, [r6, #0]
}
 8000ae6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08000aea <LCD_SetBackLight>:

// 
void LCD_SetBackLight(LCD_Handler* lcd, uint8_t bk_percent)
{
	if (bk_percent > 100) {
 8000aea:	2964      	cmp	r1, #100	@ 0x64
		bk_percent = 100;
	}
	lcd->bkl_data.bk_percent = bk_percent;
	//   PWM
	if (lcd->bkl_data.htim_bk) {
 8000aec:	6cc3      	ldr	r3, [r0, #76]	@ 0x4c
	if (bk_percent > 100) {
 8000aee:	460a      	mov	r2, r1
 8000af0:	bf28      	it	cs
 8000af2:	2264      	movcs	r2, #100	@ 0x64
	lcd->bkl_data.bk_percent = bk_percent;
 8000af4:	f880 205a 	strb.w	r2, [r0, #90]	@ 0x5a
	if (lcd->bkl_data.htim_bk) {
 8000af8:	b31b      	cbz	r3, 8000b42 <LCD_SetBackLight+0x58>
		// % ,     
		uint32_t bk_value = lcd->bkl_data.htim_bk->ARR * bk_percent / 100;
 8000afa:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8000afc:	434a      	muls	r2, r1
 8000afe:	2164      	movs	r1, #100	@ 0x64
 8000b00:	fbb2 f2f1 	udiv	r2, r2, r1
		//  PWM  
		switch(lcd->bkl_data.channel_htim_bk) {
 8000b04:	6d01      	ldr	r1, [r0, #80]	@ 0x50
 8000b06:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 8000b0a:	d018      	beq.n	8000b3e <LCD_SetBackLight+0x54>
 8000b0c:	d80e      	bhi.n	8000b2c <LCD_SetBackLight+0x42>
 8000b0e:	2901      	cmp	r1, #1
 8000b10:	d011      	beq.n	8000b36 <LCD_SetBackLight+0x4c>
 8000b12:	2910      	cmp	r1, #16
 8000b14:	d011      	beq.n	8000b3a <LCD_SetBackLight+0x50>
				break;
			default:
				break;
		}
		//   ,   
		if (!(lcd->bkl_data.htim_bk->CR1 & TIM_CR1_CEN)) {
 8000b16:	681a      	ldr	r2, [r3, #0]
 8000b18:	07d2      	lsls	r2, r2, #31
 8000b1a:	d418      	bmi.n	8000b4e <LCD_SetBackLight+0x64>
			// 
			lcd->bkl_data.htim_bk->CCER |= lcd->bkl_data.channel_htim_bk;
 8000b1c:	6a1a      	ldr	r2, [r3, #32]
 8000b1e:	4311      	orrs	r1, r2
 8000b20:	6219      	str	r1, [r3, #32]
			// 
			lcd->bkl_data.htim_bk->CR1 |= TIM_CR1_CEN;
 8000b22:	681a      	ldr	r2, [r3, #0]
 8000b24:	f042 0201 	orr.w	r2, r2, #1
 8000b28:	601a      	str	r2, [r3, #0]
 8000b2a:	4770      	bx	lr
		switch(lcd->bkl_data.channel_htim_bk) {
 8000b2c:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 8000b30:	d1f1      	bne.n	8000b16 <LCD_SetBackLight+0x2c>
				lcd->bkl_data.htim_bk->CCR4 = bk_value;
 8000b32:	641a      	str	r2, [r3, #64]	@ 0x40
				break;
 8000b34:	e7ef      	b.n	8000b16 <LCD_SetBackLight+0x2c>
				lcd->bkl_data.htim_bk->CCR1 = bk_value;
 8000b36:	635a      	str	r2, [r3, #52]	@ 0x34
				break;
 8000b38:	e7ed      	b.n	8000b16 <LCD_SetBackLight+0x2c>
				lcd->bkl_data.htim_bk->CCR2 = bk_value;
 8000b3a:	639a      	str	r2, [r3, #56]	@ 0x38
				break;
 8000b3c:	e7eb      	b.n	8000b16 <LCD_SetBackLight+0x2c>
				lcd->bkl_data.htim_bk->CCR3 = bk_value;
 8000b3e:	63da      	str	r2, [r3, #60]	@ 0x3c
				break;
 8000b40:	e7e9      	b.n	8000b16 <LCD_SetBackLight+0x2c>
		}
	}
	//  PWM ( ./.),    PWM 
	else if (lcd->bkl_data.blk_port) {
 8000b42:	6d42      	ldr	r2, [r0, #84]	@ 0x54
 8000b44:	b11a      	cbz	r2, 8000b4e <LCD_SetBackLight+0x64>
		if (bk_percent) {
			lcd->bkl_data.blk_port->BSRR = lcd->bkl_data.blk_pin;
 8000b46:	f8b0 3058 	ldrh.w	r3, [r0, #88]	@ 0x58
		if (bk_percent) {
 8000b4a:	b109      	cbz	r1, 8000b50 <LCD_SetBackLight+0x66>
		}
		else {
			lcd->bkl_data.blk_port->BSRR = (uint32_t)lcd->bkl_data.blk_pin << 16U;
 8000b4c:	6193      	str	r3, [r2, #24]
		}
	}
}
 8000b4e:	4770      	bx	lr
			lcd->bkl_data.blk_port->BSRR = (uint32_t)lcd->bkl_data.blk_pin << 16U;
 8000b50:	041b      	lsls	r3, r3, #16
 8000b52:	e7fb      	b.n	8000b4c <LCD_SetBackLight+0x62>

08000b54 <LCD_Init>:
{
 8000b54:	b510      	push	{r4, lr}
 8000b56:	4604      	mov	r4, r0
	LCD_HardWareReset(lcd);
 8000b58:	f7ff fe72 	bl	8000840 <LCD_HardWareReset>
	LCD_String_Interpretator(lcd, lcd->Init_callback(lcd->Orientation));
 8000b5c:	6963      	ldr	r3, [r4, #20]
 8000b5e:	7a20      	ldrb	r0, [r4, #8]
 8000b60:	4798      	blx	r3
 8000b62:	4601      	mov	r1, r0
 8000b64:	4620      	mov	r0, r4
 8000b66:	f7ff ff62 	bl	8000a2e <LCD_String_Interpretator>
	LCD_SetBackLight(lcd, lcd->bkl_data.bk_percent);
 8000b6a:	f894 105a 	ldrb.w	r1, [r4, #90]	@ 0x5a
 8000b6e:	4620      	mov	r0, r4
}
 8000b70:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	LCD_SetBackLight(lcd, lcd->bkl_data.bk_percent);
 8000b74:	f7ff bfb9 	b.w	8000aea <LCD_SetBackLight>

08000b78 <LCD_SetActiveWindow>:
	LCD_SetBackLight(lcd, lcd->bkl_data.bk_percent);
}

//    
void LCD_SetActiveWindow(LCD_Handler* lcd, uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2)
{
 8000b78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000b7a:	4604      	mov	r4, r0
 8000b7c:	f8bd c018 	ldrh.w	ip, [sp, #24]
	LCD_String_Interpretator(lcd, lcd->SetActiveWindow_callback(x1 + lcd->x_offs, y1 + lcd->y_offs, x2 + lcd->x_offs, y2 + lcd->y_offs));
 8000b80:	89a5      	ldrh	r5, [r4, #12]
 8000b82:	8940      	ldrh	r0, [r0, #10]
 8000b84:	69a6      	ldr	r6, [r4, #24]
 8000b86:	18c7      	adds	r7, r0, r3
 8000b88:	44ac      	add	ip, r5
 8000b8a:	4408      	add	r0, r1
 8000b8c:	4415      	add	r5, r2
 8000b8e:	b2a9      	uxth	r1, r5
 8000b90:	fa1f f38c 	uxth.w	r3, ip
 8000b94:	b2ba      	uxth	r2, r7
 8000b96:	b280      	uxth	r0, r0
 8000b98:	47b0      	blx	r6
 8000b9a:	4601      	mov	r1, r0
 8000b9c:	4620      	mov	r0, r4
}
 8000b9e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	LCD_String_Interpretator(lcd, lcd->SetActiveWindow_callback(x1 + lcd->x_offs, y1 + lcd->y_offs, x2 + lcd->x_offs, y2 + lcd->y_offs));
 8000ba2:	f7ff bf44 	b.w	8000a2e <LCD_String_Interpretator>

08000ba6 <LCD_WriteData>:

//    
void LCD_WriteData(LCD_Handler *lcd, uint16_t *data, uint32_t len)
{
 8000ba6:	b538      	push	{r3, r4, r5, lr}
	SPI_TypeDef *spi = lcd->spi_data.spi;
 8000ba8:	6a45      	ldr	r5, [r0, #36]	@ 0x24
{
 8000baa:	4604      	mov	r4, r0
	while (LCD_GetState(lcd) == LCD_STATE_BUSY) ; //   
 8000bac:	4620      	mov	r0, r4
 8000bae:	f7ff ff39 	bl	8000a24 <LCD_GetState>
 8000bb2:	2801      	cmp	r0, #1
 8000bb4:	d0fa      	beq.n	8000bac <LCD_WriteData+0x6>
	if (!lcd->cs_control) { LCD_CS_LOW }
 8000bb6:	f894 3065 	ldrb.w	r3, [r4, #101]	@ 0x65
 8000bba:	b92b      	cbnz	r3, 8000bc8 <LCD_WriteData+0x22>
 8000bbc:	6c20      	ldr	r0, [r4, #64]	@ 0x40
 8000bbe:	b118      	cbz	r0, 8000bc8 <LCD_WriteData+0x22>
 8000bc0:	f8b4 3044 	ldrh.w	r3, [r4, #68]	@ 0x44
 8000bc4:	041b      	lsls	r3, r3, #16
 8000bc6:	6183      	str	r3, [r0, #24]
	if (!lcd->dc_control) { LCD_DC_HI  }
 8000bc8:	f894 3066 	ldrb.w	r3, [r4, #102]	@ 0x66
 8000bcc:	b913      	cbnz	r3, 8000bd4 <LCD_WriteData+0x2e>
 8000bce:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8000bd0:	8fa0      	ldrh	r0, [r4, #60]	@ 0x3c
 8000bd2:	6198      	str	r0, [r3, #24]
	spi->CR1 &= ~ (SPI_CR1_BIDIMODE |  	//  
 8000bd4:	682b      	ldr	r3, [r5, #0]
 8000bd6:	f423 432c 	bic.w	r3, r3, #44032	@ 0xac00
 8000bda:	602b      	str	r3, [r5, #0]
				   SPI_CR1_RXONLY |   	//  Transmit only
				   SPI_CR1_CRCEN | 		//   CRC
				   SPI_CR1_DFF); 		//8- 
	if (lcd->data_bus == LCD_DATA_16BIT_BUS) {
 8000bdc:	f894 0048 	ldrb.w	r0, [r4, #72]	@ 0x48
 8000be0:	2802      	cmp	r0, #2
		spi->CR1 |= SPI_CR1_DFF; //16- 
 8000be2:	bf02      	ittt	eq
 8000be4:	682b      	ldreq	r3, [r5, #0]
 8000be6:	f443 6300 	orreq.w	r3, r3, #2048	@ 0x800
 8000bea:	602b      	streq	r3, [r5, #0]
	}
	spi->CR1 |= SPI_CR1_SPE; //SPI 
 8000bec:	682b      	ldr	r3, [r5, #0]
	if (lcd->data_bus == LCD_DATA_16BIT_BUS) {
 8000bee:	2802      	cmp	r0, #2
	spi->CR1 |= SPI_CR1_SPE; //SPI 
 8000bf0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000bf4:	602b      	str	r3, [r5, #0]
	if (lcd->data_bus == LCD_DATA_16BIT_BUS) {
 8000bf6:	d118      	bne.n	8000c2a <LCD_WriteData+0x84>
		while (len--) {
 8000bf8:	3a01      	subs	r2, #1
 8000bfa:	d20f      	bcs.n	8000c1c <LCD_WriteData+0x76>
		while (len--)	{
			LL_SPI_TransmitData8(spi, *data1++); //   
			while (!(spi->SR & SPI_SR_TXE)) ; //  
		}
	}
	while (spi->SR & SPI_SR_BSY) ; //  SPI 
 8000bfc:	68ab      	ldr	r3, [r5, #8]
 8000bfe:	061b      	lsls	r3, r3, #24
 8000c00:	d4fc      	bmi.n	8000bfc <LCD_WriteData+0x56>
	if (!lcd->cs_control) { LCD_CS_HI }
 8000c02:	f894 3065 	ldrb.w	r3, [r4, #101]	@ 0x65
 8000c06:	b923      	cbnz	r3, 8000c12 <LCD_WriteData+0x6c>
 8000c08:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8000c0a:	b113      	cbz	r3, 8000c12 <LCD_WriteData+0x6c>
 8000c0c:	f8b4 2044 	ldrh.w	r2, [r4, #68]	@ 0x44
 8000c10:	619a      	str	r2, [r3, #24]
	// spi
	spi->CR1 &= ~SPI_CR1_SPE;
 8000c12:	682b      	ldr	r3, [r5, #0]
 8000c14:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8000c18:	602b      	str	r3, [r5, #0]
}
 8000c1a:	bd38      	pop	{r3, r4, r5, pc}
			LL_SPI_TransmitData16(spi, *data++); //   
 8000c1c:	f831 3b02 	ldrh.w	r3, [r1], #2
  */
__STATIC_INLINE void LL_SPI_TransmitData16(SPI_TypeDef *SPIx, uint16_t TxData)
{
#if defined (__GNUC__)
  __IO uint16_t *spidr = ((__IO uint16_t *)&SPIx->DR);
  *spidr = TxData;
 8000c20:	81ab      	strh	r3, [r5, #12]
			while (!(spi->SR & SPI_SR_TXE)) ; //  
 8000c22:	68ab      	ldr	r3, [r5, #8]
 8000c24:	079b      	lsls	r3, r3, #30
 8000c26:	d5fc      	bpl.n	8000c22 <LCD_WriteData+0x7c>
 8000c28:	e7e6      	b.n	8000bf8 <LCD_WriteData+0x52>
		while (len--)	{
 8000c2a:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 8000c2e:	4291      	cmp	r1, r2
 8000c30:	d0e4      	beq.n	8000bfc <LCD_WriteData+0x56>
			LL_SPI_TransmitData8(spi, *data1++); //   
 8000c32:	f811 3b01 	ldrb.w	r3, [r1], #1
  *spidr = TxData;
 8000c36:	732b      	strb	r3, [r5, #12]
			while (!(spi->SR & SPI_SR_TXE)) ; //  
 8000c38:	68ab      	ldr	r3, [r5, #8]
 8000c3a:	0798      	lsls	r0, r3, #30
 8000c3c:	d5fc      	bpl.n	8000c38 <LCD_WriteData+0x92>
 8000c3e:	e7f6      	b.n	8000c2e <LCD_WriteData+0x88>

08000c40 <LCD_Color>:
	lcd->AtPos.y = y;
}

inline uint16_t LCD_Color (LCD_Handler *lcd, uint8_t r, uint8_t g, uint8_t b)
{
	uint16_t color = (((uint16_t)r & 0xF8) << 8) | (((uint16_t)g & 0xFC) << 3) | (((uint16_t)b >> 3));
 8000c40:	00d2      	lsls	r2, r2, #3
 8000c42:	f402 62fc 	and.w	r2, r2, #2016	@ 0x7e0
 8000c46:	ea42 02d3 	orr.w	r2, r2, r3, lsr #3
 8000c4a:	4b06      	ldr	r3, [pc, #24]	@ (8000c64 <LCD_Color+0x24>)
 8000c4c:	ea03 2301 	and.w	r3, r3, r1, lsl #8
 8000c50:	431a      	orrs	r2, r3
 8000c52:	b213      	sxth	r3, r2
	if (lcd->data_bus == LCD_DATA_8BIT_BUS) {//8- 
 8000c54:	f890 2048 	ldrb.w	r2, [r0, #72]	@ 0x48
 8000c58:	2a01      	cmp	r2, #1
 8000c5a:	d100      	bne.n	8000c5e <LCD_Color+0x1e>
		color = (color >> 8) | ((color & 0xFF) << 8);
 8000c5c:	badb      	revsh	r3, r3
	}
	return color;
}
 8000c5e:	b298      	uxth	r0, r3
 8000c60:	4770      	bx	lr
 8000c62:	bf00      	nop
 8000c64:	fffff800 	.word	0xfffff800

08000c68 <LCD_Color_24b_to_16b>:
inline uint16_t LCD_Color_24b_to_16b(LCD_Handler *lcd, uint32_t color)
{
	uint8_t r = (color >> 16) & 0xff;
	uint8_t g = (color >> 8) & 0xff;
	uint8_t b = color & 0xff;
	return LCD_Color(lcd, r, g, b);
 8000c68:	b2cb      	uxtb	r3, r1
 8000c6a:	f3c1 2207 	ubfx	r2, r1, #8, #8
 8000c6e:	f3c1 4107 	ubfx	r1, r1, #16, #8
 8000c72:	f7ff bfe5 	b.w	8000c40 <LCD_Color>
	...

08000c78 <LCD_FillWindow>:
{
 8000c78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c7a:	b085      	sub	sp, #20
 8000c7c:	4616      	mov	r6, r2
 8000c7e:	4604      	mov	r4, r0
 8000c80:	f8bd 2028 	ldrh.w	r2, [sp, #40]	@ 0x28
	if (x1 > lcd->Width - 1 || y1 > lcd->Height - 1) return;
 8000c84:	88a5      	ldrh	r5, [r4, #4]
{
 8000c86:	4608      	mov	r0, r1
	if (x1 > x2) { tmp = x1; x1 = x2; x2 = tmp; }
 8000c88:	4298      	cmp	r0, r3
{
 8000c8a:	4619      	mov	r1, r3
	if (x1 > x2) { tmp = x1; x1 = x2; x2 = tmp; }
 8000c8c:	bf9c      	itt	ls
 8000c8e:	4601      	movls	r1, r0
 8000c90:	4618      	movls	r0, r3
	if (y1 > y2) { tmp = y1; y1 = y2; y2 = tmp; }
 8000c92:	4296      	cmp	r6, r2
 8000c94:	bf9e      	ittt	ls
 8000c96:	4613      	movls	r3, r2
 8000c98:	4632      	movls	r2, r6
 8000c9a:	461e      	movls	r6, r3
	if (x1 > lcd->Width - 1 || y1 > lcd->Height - 1) return;
 8000c9c:	428d      	cmp	r5, r1
 8000c9e:	f240 8086 	bls.w	8000dae <LCD_FillWindow+0x136>
 8000ca2:	88e3      	ldrh	r3, [r4, #6]
 8000ca4:	4293      	cmp	r3, r2
 8000ca6:	f240 8082 	bls.w	8000dae <LCD_FillWindow+0x136>
	if (x2 > lcd->Width - 1)  x2 = lcd->Width - 1;
 8000caa:	4285      	cmp	r5, r0
 8000cac:	bf9c      	itt	ls
 8000cae:	f105 35ff 	addls.w	r5, r5, #4294967295
 8000cb2:	b2a8      	uxthls	r0, r5
	if (y2 > lcd->Height - 1) y2 = lcd->Height - 1;
 8000cb4:	42b3      	cmp	r3, r6
 8000cb6:	bf9c      	itt	ls
 8000cb8:	f103 33ff 	addls.w	r3, r3, #4294967295
 8000cbc:	b29e      	uxthls	r6, r3
	uint32_t len = (x2 - x1 + 1) * (y2 - y1 + 1); //  
 8000cbe:	1ab5      	subs	r5, r6, r2
 8000cc0:	1a43      	subs	r3, r0, r1
 8000cc2:	3501      	adds	r5, #1
 8000cc4:	fb03 5505 	mla	r5, r3, r5, r5
	LCD_SetActiveWindow(lcd, x1, y1, x2, y2);
 8000cc8:	9600      	str	r6, [sp, #0]
 8000cca:	4603      	mov	r3, r0
 8000ccc:	4620      	mov	r0, r4
 8000cce:	f7ff ff53 	bl	8000b78 <LCD_SetActiveWindow>
	if (!lcd->cs_control) LCD_CS_LOW
 8000cd2:	f894 3065 	ldrb.w	r3, [r4, #101]	@ 0x65
 8000cd6:	b92b      	cbnz	r3, 8000ce4 <LCD_FillWindow+0x6c>
 8000cd8:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8000cda:	b11a      	cbz	r2, 8000ce4 <LCD_FillWindow+0x6c>
 8000cdc:	f8b4 3044 	ldrh.w	r3, [r4, #68]	@ 0x44
 8000ce0:	041b      	lsls	r3, r3, #16
 8000ce2:	6193      	str	r3, [r2, #24]
	if (!lcd->dc_control) LCD_DC_HI
 8000ce4:	f894 3066 	ldrb.w	r3, [r4, #102]	@ 0x66
 8000ce8:	b913      	cbnz	r3, 8000cf0 <LCD_FillWindow+0x78>
 8000cea:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8000cec:	8fa2      	ldrh	r2, [r4, #60]	@ 0x3c
 8000cee:	619a      	str	r2, [r3, #24]
	uint16_t color16 = lcd->fill_color = LCD_Color_24b_to_16b(lcd, color);
 8000cf0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8000cf2:	4620      	mov	r0, r4
 8000cf4:	f7ff ffb8 	bl	8000c68 <LCD_Color_24b_to_16b>
	SPI_TypeDef *spi = lcd->spi_data.spi;
 8000cf8:	6a63      	ldr	r3, [r4, #36]	@ 0x24
	uint16_t color16 = lcd->fill_color = LCD_Color_24b_to_16b(lcd, color);
 8000cfa:	f8a4 0068 	strh.w	r0, [r4, #104]	@ 0x68
	spi->CR1 &= ~ (SPI_CR1_BIDIMODE |  	//  
 8000cfe:	681a      	ldr	r2, [r3, #0]
 8000d00:	f422 422c 	bic.w	r2, r2, #44032	@ 0xac00
 8000d04:	601a      	str	r2, [r3, #0]
	if (lcd->data_bus == LCD_DATA_16BIT_BUS) {
 8000d06:	f894 1048 	ldrb.w	r1, [r4, #72]	@ 0x48
 8000d0a:	2902      	cmp	r1, #2
		spi->CR1 |= SPI_CR1_DFF; //16- 
 8000d0c:	bf02      	ittt	eq
 8000d0e:	681a      	ldreq	r2, [r3, #0]
 8000d10:	f442 6200 	orreq.w	r2, r2, #2048	@ 0x800
 8000d14:	601a      	streq	r2, [r3, #0]
	spi->CR1 |= SPI_CR1_SPE; // SPI 
 8000d16:	681a      	ldr	r2, [r3, #0]
 8000d18:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8000d1c:	601a      	str	r2, [r3, #0]
	if (lcd->spi_data.dma_tx.dma)
 8000d1e:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8000d20:	2a00      	cmp	r2, #0
 8000d22:	d046      	beq.n	8000db2 <LCD_FillWindow+0x13a>
		uint32_t stream = lcd->spi_data.dma_tx.stream;
 8000d24:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
		if (lcd->data_bus == LCD_DATA_8BIT_BUS)	{
 8000d26:	2901      	cmp	r1, #1
		DMA_Stream_TypeDef *dma_TX = ((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)dma_x + STREAM_OFFSET_TAB[stream])));
 8000d28:	4935      	ldr	r1, [pc, #212]	@ (8000e00 <LCD_FillWindow+0x188>)
 8000d2a:	5dce      	ldrb	r6, [r1, r7]
		uint8_t shift[8] = {0, 6, 16, 22, 0, 6, 16, 22}; //     IFCR (L  H)
 8000d2c:	4935      	ldr	r1, [pc, #212]	@ (8000e04 <LCD_FillWindow+0x18c>)
 8000d2e:	6808      	ldr	r0, [r1, #0]
 8000d30:	6849      	ldr	r1, [r1, #4]
 8000d32:	f10d 0e08 	add.w	lr, sp, #8
 8000d36:	e8ae 0003 	stmia.w	lr!, {r0, r1}
		*ifcr_tx = 0x3F<<shift[stream];
 8000d3a:	f107 0110 	add.w	r1, r7, #16
			len *= 2;
 8000d3e:	bf08      	it	eq
 8000d40:	006d      	lsleq	r5, r5, #1
		volatile uint32_t *ifcr_tx = (stream > 3) ? &(dma_x->HIFCR) : &(dma_x->LIFCR);
 8000d42:	2f03      	cmp	r7, #3
		*ifcr_tx = 0x3F<<shift[stream];
 8000d44:	eb0d 0701 	add.w	r7, sp, r1
		volatile uint32_t *ifcr_tx = (stream > 3) ? &(dma_x->HIFCR) : &(dma_x->LIFCR);
 8000d48:	bf88      	it	hi
 8000d4a:	f102 000c 	addhi.w	r0, r2, #12
		*ifcr_tx = 0x3F<<shift[stream];
 8000d4e:	f817 7c08 	ldrb.w	r7, [r7, #-8]
		volatile uint32_t *ifcr_tx = (stream > 3) ? &(dma_x->HIFCR) : &(dma_x->LIFCR);
 8000d52:	bf98      	it	ls
 8000d54:	f102 0008 	addls.w	r0, r2, #8
		*ifcr_tx = 0x3F<<shift[stream];
 8000d58:	213f      	movs	r1, #63	@ 0x3f
 8000d5a:	40b9      	lsls	r1, r7
 8000d5c:	6001      	str	r1, [r0, #0]
		spi->CR2 |= SPI_CR2_TXDMAEN;
 8000d5e:	6859      	ldr	r1, [r3, #4]
		DMA_Stream_TypeDef *dma_TX = ((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)dma_x + STREAM_OFFSET_TAB[stream])));
 8000d60:	eb02 0c06 	add.w	ip, r2, r6
		spi->CR2 |= SPI_CR2_TXDMAEN;
 8000d64:	f041 0102 	orr.w	r1, r1, #2
 8000d68:	6059      	str	r1, [r3, #4]
		dma_TX->PAR = (uint32_t)(&spi->DR); //  -   DR spi
 8000d6a:	330c      	adds	r3, #12
 8000d6c:	f8cc 3008 	str.w	r3, [ip, #8]
		dma_TX->M0AR = (uint32_t)&lcd->fill_color; //  -    
 8000d70:	f104 0368 	add.w	r3, r4, #104	@ 0x68
 8000d74:	f8cc 300c 	str.w	r3, [ip, #12]
		dma_TX->CR &= ~DMA_SxCR_PINC; //   
 8000d78:	5993      	ldr	r3, [r2, r6]
 8000d7a:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8000d7e:	5193      	str	r3, [r2, r6]
		dma_TX->CR &= ~DMA_SxCR_MINC; //   
 8000d80:	5993      	ldr	r3, [r2, r6]
		if (len <= 65535) {
 8000d82:	f5b5 3f80 	cmp.w	r5, #65536	@ 0x10000
		dma_TX->CR &= ~DMA_SxCR_MINC; //   
 8000d86:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8000d8a:	5193      	str	r3, [r2, r6]
			dma_TX->NDTR = 65535;
 8000d8c:	bf2a      	itet	cs
 8000d8e:	f64f 73ff 	movwcs	r3, #65535	@ 0xffff
			dma_TX->NDTR = (uint32_t)len; //  
 8000d92:	f8cc 5004 	strcc.w	r5, [ip, #4]
			dma_TX->NDTR = 65535;
 8000d96:	f8cc 3004 	strcs.w	r3, [ip, #4]
		dma_TX->CR |= (DMA_SxCR_EN); //   ( DMA )
 8000d9a:	5993      	ldr	r3, [r2, r6]
			lcd->size_mem = len - 65535;
 8000d9c:	bf2a      	itet	cs
 8000d9e:	f5a5 457f 	subcs.w	r5, r5, #65280	@ 0xff00
 8000da2:	2500      	movcc	r5, #0
 8000da4:	3dff      	subcs	r5, #255	@ 0xff
		dma_TX->CR |= (DMA_SxCR_EN); //   ( DMA )
 8000da6:	f043 0301 	orr.w	r3, r3, #1
			lcd->size_mem = 0;
 8000daa:	6625      	str	r5, [r4, #96]	@ 0x60
		dma_TX->CR |= (DMA_SxCR_EN); //   ( DMA )
 8000dac:	5193      	str	r3, [r2, r6]
}
 8000dae:	b005      	add	sp, #20
 8000db0:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (lcd->data_bus == LCD_DATA_16BIT_BUS) {
 8000db2:	2902      	cmp	r1, #2
 8000db4:	d116      	bne.n	8000de4 <LCD_FillWindow+0x16c>
		while(len--) {
 8000db6:	3d01      	subs	r5, #1
 8000db8:	d20f      	bcs.n	8000dda <LCD_FillWindow+0x162>
	while (spi->SR & SPI_SR_BSY) ; //  SPI 
 8000dba:	689a      	ldr	r2, [r3, #8]
 8000dbc:	0612      	lsls	r2, r2, #24
 8000dbe:	d4fc      	bmi.n	8000dba <LCD_FillWindow+0x142>
	if (!lcd->cs_control) LCD_CS_HI
 8000dc0:	f894 2065 	ldrb.w	r2, [r4, #101]	@ 0x65
 8000dc4:	b922      	cbnz	r2, 8000dd0 <LCD_FillWindow+0x158>
 8000dc6:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8000dc8:	b112      	cbz	r2, 8000dd0 <LCD_FillWindow+0x158>
 8000dca:	f8b4 1044 	ldrh.w	r1, [r4, #68]	@ 0x44
 8000dce:	6191      	str	r1, [r2, #24]
	spi->CR1 &= ~SPI_CR1_SPE;
 8000dd0:	681a      	ldr	r2, [r3, #0]
 8000dd2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8000dd6:	601a      	str	r2, [r3, #0]
 8000dd8:	e7e9      	b.n	8000dae <LCD_FillWindow+0x136>
  *spidr = TxData;
 8000dda:	8198      	strh	r0, [r3, #12]
			while (!(spi->SR & SPI_SR_TXE)) ; //  
 8000ddc:	689a      	ldr	r2, [r3, #8]
 8000dde:	0797      	lsls	r7, r2, #30
 8000de0:	d5fc      	bpl.n	8000ddc <LCD_FillWindow+0x164>
 8000de2:	e7e8      	b.n	8000db6 <LCD_FillWindow+0x13e>
		uint8_t color1 = color16 & 0xFF, color2 = color16 >> 8;
 8000de4:	b2c2      	uxtb	r2, r0
 8000de6:	0a00      	lsrs	r0, r0, #8
		while(len--) {
 8000de8:	2d00      	cmp	r5, #0
 8000dea:	d0e6      	beq.n	8000dba <LCD_FillWindow+0x142>
  *spidr = TxData;
 8000dec:	731a      	strb	r2, [r3, #12]
			while (!(spi->SR & SPI_SR_TXE)) ; //  
 8000dee:	6899      	ldr	r1, [r3, #8]
 8000df0:	078e      	lsls	r6, r1, #30
 8000df2:	d5fc      	bpl.n	8000dee <LCD_FillWindow+0x176>
 8000df4:	7318      	strb	r0, [r3, #12]
			while (!(spi->SR & SPI_SR_TXE)) ; //  
 8000df6:	6899      	ldr	r1, [r3, #8]
 8000df8:	0789      	lsls	r1, r1, #30
 8000dfa:	d5fc      	bpl.n	8000df6 <LCD_FillWindow+0x17e>
			len--;
 8000dfc:	3d02      	subs	r5, #2
 8000dfe:	e7f3      	b.n	8000de8 <LCD_FillWindow+0x170>
 8000e00:	08001615 	.word	0x08001615
 8000e04:	080015d0 	.word	0x080015d0

08000e08 <LCD_Fill>:
{
 8000e08:	b507      	push	{r0, r1, r2, lr}
	LCD_FillWindow(lcd, 0, 0, lcd->Width - 1, lcd->Height - 1, color);
 8000e0a:	88c2      	ldrh	r2, [r0, #6]
 8000e0c:	8883      	ldrh	r3, [r0, #4]
 8000e0e:	9101      	str	r1, [sp, #4]
 8000e10:	3a01      	subs	r2, #1
 8000e12:	b292      	uxth	r2, r2
 8000e14:	9200      	str	r2, [sp, #0]
 8000e16:	3b01      	subs	r3, #1
 8000e18:	2200      	movs	r2, #0
 8000e1a:	b29b      	uxth	r3, r3
 8000e1c:	4611      	mov	r1, r2
 8000e1e:	f7ff ff2b 	bl	8000c78 <LCD_FillWindow>
}
 8000e22:	b003      	add	sp, #12
 8000e24:	f85d fb04 	ldr.w	pc, [sp], #4

08000e28 <LCD_DrawPixel>:
{
 8000e28:	b530      	push	{r4, r5, lr}
 8000e2a:	461d      	mov	r5, r3
	if (x > lcd->Width - 1 || y > lcd->Height - 1 || x < 0 || y < 0)	return;
 8000e2c:	8883      	ldrh	r3, [r0, #4]
 8000e2e:	428b      	cmp	r3, r1
{
 8000e30:	b085      	sub	sp, #20
 8000e32:	4604      	mov	r4, r0
	if (x > lcd->Width - 1 || y > lcd->Height - 1 || x < 0 || y < 0)	return;
 8000e34:	dd17      	ble.n	8000e66 <LCD_DrawPixel+0x3e>
 8000e36:	88c3      	ldrh	r3, [r0, #6]
 8000e38:	4293      	cmp	r3, r2
 8000e3a:	dd14      	ble.n	8000e66 <LCD_DrawPixel+0x3e>
 8000e3c:	ea51 0302 	orrs.w	r3, r1, r2
 8000e40:	d411      	bmi.n	8000e66 <LCD_DrawPixel+0x3e>
	LCD_SetActiveWindow(lcd, x, y, x, y);
 8000e42:	b292      	uxth	r2, r2
 8000e44:	b28b      	uxth	r3, r1
 8000e46:	9200      	str	r2, [sp, #0]
 8000e48:	4619      	mov	r1, r3
 8000e4a:	f7ff fe95 	bl	8000b78 <LCD_SetActiveWindow>
	uint16_t color1 = LCD_Color_24b_to_16b(lcd, color);
 8000e4e:	4629      	mov	r1, r5
 8000e50:	4620      	mov	r0, r4
 8000e52:	f7ff ff09 	bl	8000c68 <LCD_Color_24b_to_16b>
	LCD_WriteData(lcd, &color1, 1);
 8000e56:	2201      	movs	r2, #1
	uint16_t color1 = LCD_Color_24b_to_16b(lcd, color);
 8000e58:	f8ad 000e 	strh.w	r0, [sp, #14]
	LCD_WriteData(lcd, &color1, 1);
 8000e5c:	f10d 010e 	add.w	r1, sp, #14
 8000e60:	4620      	mov	r0, r4
 8000e62:	f7ff fea0 	bl	8000ba6 <LCD_WriteData>
}
 8000e66:	b005      	add	sp, #20
 8000e68:	bd30      	pop	{r4, r5, pc}
	...

08000e6c <LCD_WriteChar>:
{
 8000e6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000e70:	b087      	sub	sp, #28
 8000e72:	461d      	mov	r5, r3
 8000e74:	9102      	str	r1, [sp, #8]
 8000e76:	f89d 304c 	ldrb.w	r3, [sp, #76]	@ 0x4c
	uint16_t txcolor16 = LCD_Color_24b_to_16b(lcd, txcolor);
 8000e7a:	9911      	ldr	r1, [sp, #68]	@ 0x44
{
 8000e7c:	9305      	str	r3, [sp, #20]
 8000e7e:	4606      	mov	r6, r0
 8000e80:	4691      	mov	r9, r2
	uint16_t txcolor16 = LCD_Color_24b_to_16b(lcd, txcolor);
 8000e82:	f7ff fef1 	bl	8000c68 <LCD_Color_24b_to_16b>
{
 8000e86:	9f10      	ldr	r7, [sp, #64]	@ 0x40
	uint16_t bgcolor16 = LCD_Color_24b_to_16b(lcd, bgcolor);
 8000e88:	9912      	ldr	r1, [sp, #72]	@ 0x48
	const uint8_t *b = font->data;
 8000e8a:	687c      	ldr	r4, [r7, #4]
	uint16_t txcolor16 = LCD_Color_24b_to_16b(lcd, txcolor);
 8000e8c:	4682      	mov	sl, r0
	uint16_t bgcolor16 = LCD_Color_24b_to_16b(lcd, bgcolor);
 8000e8e:	4630      	mov	r0, r6
 8000e90:	f7ff feea 	bl	8000c68 <LCD_Color_24b_to_16b>
	ch = ch < font->firstcode || ch > font->lastcode ? 0: ch - font->firstcode;
 8000e94:	7a3b      	ldrb	r3, [r7, #8]
 8000e96:	42ab      	cmp	r3, r5
	uint16_t bgcolor16 = LCD_Color_24b_to_16b(lcd, bgcolor);
 8000e98:	4683      	mov	fp, r0
	ch = ch < font->firstcode || ch > font->lastcode ? 0: ch - font->firstcode;
 8000e9a:	d860      	bhi.n	8000f5e <LCD_WriteChar+0xf2>
 8000e9c:	7a7a      	ldrb	r2, [r7, #9]
 8000e9e:	42aa      	cmp	r2, r5
 8000ea0:	d35d      	bcc.n	8000f5e <LCD_WriteChar+0xf2>
 8000ea2:	1aed      	subs	r5, r5, r3
 8000ea4:	b2ed      	uxtb	r5, r5
	int bytes_per_line = ((font->width - 1) >> 3) + 1;
 8000ea6:	783b      	ldrb	r3, [r7, #0]
 8000ea8:	1e5a      	subs	r2, r3, #1
 8000eaa:	10d2      	asrs	r2, r2, #3
 8000eac:	f102 0801 	add.w	r8, r2, #1
	if (bytes_per_line > 4) { //    32  (4   )
 8000eb0:	f1b8 0f04 	cmp.w	r8, #4
	int bytes_per_line = ((font->width - 1) >> 3) + 1;
 8000eb4:	9203      	str	r2, [sp, #12]
	if (bytes_per_line > 4) { //    32  (4   )
 8000eb6:	dc4f      	bgt.n	8000f58 <LCD_WriteChar+0xec>
	k = 1 << ((bytes_per_line << 3) - 1);
 8000eb8:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000ebc:	2101      	movs	r1, #1
 8000ebe:	3a01      	subs	r2, #1
 8000ec0:	fa01 f202 	lsl.w	r2, r1, r2
 8000ec4:	9204      	str	r2, [sp, #16]
	if (modesym == LCD_SYMBOL_PRINT_FAST) {
 8000ec6:	9905      	ldr	r1, [sp, #20]
	b += ch * bytes_per_line * font->height;
 8000ec8:	787a      	ldrb	r2, [r7, #1]
 8000eca:	fb08 f505 	mul.w	r5, r8, r5
 8000ece:	fb02 4405 	mla	r4, r2, r5, r4
	SPI_TypeDef *spi = lcd->spi_data.spi;
 8000ed2:	6a75      	ldr	r5, [r6, #36]	@ 0x24
	if (modesym == LCD_SYMBOL_PRINT_FAST) {
 8000ed4:	2900      	cmp	r1, #0
 8000ed6:	f040 80bf 	bne.w	8001058 <LCD_WriteChar+0x1ec>
		LCD_SetActiveWindow(lcd, x, y, x + font->width - 1, y + font->height - 1);
 8000eda:	9902      	ldr	r1, [sp, #8]
 8000edc:	3901      	subs	r1, #1
 8000ede:	440b      	add	r3, r1
 8000ee0:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ee4:	440a      	add	r2, r1
 8000ee6:	b292      	uxth	r2, r2
 8000ee8:	9200      	str	r2, [sp, #0]
 8000eea:	9902      	ldr	r1, [sp, #8]
 8000eec:	464a      	mov	r2, r9
 8000eee:	b29b      	uxth	r3, r3
 8000ef0:	4630      	mov	r0, r6
 8000ef2:	f7ff fe41 	bl	8000b78 <LCD_SetActiveWindow>
		LCD_CS_LOW
 8000ef6:	6c32      	ldr	r2, [r6, #64]	@ 0x40
 8000ef8:	b11a      	cbz	r2, 8000f02 <LCD_WriteChar+0x96>
 8000efa:	f8b6 3044 	ldrh.w	r3, [r6, #68]	@ 0x44
 8000efe:	041b      	lsls	r3, r3, #16
 8000f00:	6193      	str	r3, [r2, #24]
		LCD_DC_HI
 8000f02:	6bb3      	ldr	r3, [r6, #56]	@ 0x38
 8000f04:	8fb2      	ldrh	r2, [r6, #60]	@ 0x3c
 8000f06:	619a      	str	r2, [r3, #24]
		spi->CR1 &= ~SPI_CR1_SPE; // SPI ,   
 8000f08:	682b      	ldr	r3, [r5, #0]
 8000f0a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8000f0e:	602b      	str	r3, [r5, #0]
		spi->CR1 &= ~ (SPI_CR1_BIDIMODE |  	//  
 8000f10:	682b      	ldr	r3, [r5, #0]
 8000f12:	f423 432c 	bic.w	r3, r3, #44032	@ 0xac00
 8000f16:	602b      	str	r3, [r5, #0]
		if (lcd->data_bus == LCD_DATA_16BIT_BUS) {
 8000f18:	f896 3048 	ldrb.w	r3, [r6, #72]	@ 0x48
 8000f1c:	2b02      	cmp	r3, #2
			spi->CR1 |= SPI_CR1_DFF; //16- 
 8000f1e:	bf02      	ittt	eq
 8000f20:	682b      	ldreq	r3, [r5, #0]
 8000f22:	f443 6300 	orreq.w	r3, r3, #2048	@ 0x800
 8000f26:	602b      	streq	r3, [r5, #0]
		spi->CR1 |= SPI_CR1_SPE; // SPI 
 8000f28:	682b      	ldr	r3, [r5, #0]
 8000f2a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000f2e:	602b      	str	r3, [r5, #0]
		for (i = 0; i < font->height; i++) {
 8000f30:	f04f 0e00 	mov.w	lr, #0
 8000f34:	787b      	ldrb	r3, [r7, #1]
 8000f36:	4573      	cmp	r3, lr
 8000f38:	dc13      	bgt.n	8000f62 <LCD_WriteChar+0xf6>
		while (!(spi->SR & SPI_SR_TXE)) ; //  
 8000f3a:	68ab      	ldr	r3, [r5, #8]
 8000f3c:	079a      	lsls	r2, r3, #30
 8000f3e:	d5fc      	bpl.n	8000f3a <LCD_WriteChar+0xce>
		while (spi->SR & SPI_SR_BSY) ; //  SPI 
 8000f40:	68ab      	ldr	r3, [r5, #8]
 8000f42:	061b      	lsls	r3, r3, #24
 8000f44:	d4fc      	bmi.n	8000f40 <LCD_WriteChar+0xd4>
		spi->CR1 &= ~SPI_CR1_SPE;
 8000f46:	682b      	ldr	r3, [r5, #0]
 8000f48:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8000f4c:	602b      	str	r3, [r5, #0]
		LCD_CS_HI
 8000f4e:	6c33      	ldr	r3, [r6, #64]	@ 0x40
 8000f50:	b113      	cbz	r3, 8000f58 <LCD_WriteChar+0xec>
 8000f52:	f8b6 2044 	ldrh.w	r2, [r6, #68]	@ 0x44
 8000f56:	619a      	str	r2, [r3, #24]
}
 8000f58:	b007      	add	sp, #28
 8000f5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	ch = ch < font->firstcode || ch > font->lastcode ? 0: ch - font->firstcode;
 8000f5e:	2500      	movs	r5, #0
 8000f60:	e7a1      	b.n	8000ea6 <LCD_WriteChar+0x3a>
			if (bytes_per_line == 1)      { tmp = *((uint8_t*)b);  }
 8000f62:	f1b8 0f01 	cmp.w	r8, #1
 8000f66:	d108      	bne.n	8000f7a <LCD_WriteChar+0x10e>
 8000f68:	7823      	ldrb	r3, [r4, #0]
			b += bytes_per_line;
 8000f6a:	4444      	add	r4, r8
			for (j = 0; j < font->width; j++)
 8000f6c:	2000      	movs	r0, #0
 8000f6e:	783a      	ldrb	r2, [r7, #0]
 8000f70:	4282      	cmp	r2, r0
 8000f72:	dc14      	bgt.n	8000f9e <LCD_WriteChar+0x132>
		for (i = 0; i < font->height; i++) {
 8000f74:	f10e 0e01 	add.w	lr, lr, #1
 8000f78:	e7dc      	b.n	8000f34 <LCD_WriteChar+0xc8>
			else if (bytes_per_line == 2) { tmp = *((uint16_t*)b); }
 8000f7a:	f1b8 0f02 	cmp.w	r8, #2
 8000f7e:	d101      	bne.n	8000f84 <LCD_WriteChar+0x118>
 8000f80:	8823      	ldrh	r3, [r4, #0]
 8000f82:	e7f2      	b.n	8000f6a <LCD_WriteChar+0xfe>
			else if (bytes_per_line == 3) { tmp = (*((uint8_t*)b)) | ((*((uint8_t*)(b + 1))) << 8) |  ((*((uint8_t*)(b + 2))) << 16); }
 8000f84:	f1b8 0f03 	cmp.w	r8, #3
 8000f88:	bf05      	ittet	eq
 8000f8a:	78a3      	ldrbeq	r3, [r4, #2]
 8000f8c:	7862      	ldrbeq	r2, [r4, #1]
			else { tmp = *((uint32_t*)b); }
 8000f8e:	6823      	ldrne	r3, [r4, #0]
			else if (bytes_per_line == 3) { tmp = (*((uint8_t*)b)) | ((*((uint8_t*)(b + 1))) << 8) |  ((*((uint8_t*)(b + 2))) << 16); }
 8000f90:	041b      	lsleq	r3, r3, #16
 8000f92:	bf02      	ittt	eq
 8000f94:	ea43 2302 	orreq.w	r3, r3, r2, lsl #8
 8000f98:	7822      	ldrbeq	r2, [r4, #0]
 8000f9a:	4313      	orreq	r3, r2
			else { tmp = *((uint32_t*)b); }
 8000f9c:	e7e5      	b.n	8000f6a <LCD_WriteChar+0xfe>
				color = (tmp << j) & k ? txcolor16: bgcolor16;
 8000f9e:	9904      	ldr	r1, [sp, #16]
 8000fa0:	fa03 f200 	lsl.w	r2, r3, r0
 8000fa4:	420a      	tst	r2, r1
 8000fa6:	bf0c      	ite	eq
 8000fa8:	465a      	moveq	r2, fp
 8000faa:	4652      	movne	r2, sl
				while (!(spi->SR & SPI_SR_TXE)) ; //  
 8000fac:	f8d5 c008 	ldr.w	ip, [r5, #8]
 8000fb0:	f01c 0f02 	tst.w	ip, #2
 8000fb4:	d0fa      	beq.n	8000fac <LCD_WriteChar+0x140>
				if (lcd->data_bus == LCD_DATA_16BIT_BUS) {
 8000fb6:	f896 c048 	ldrb.w	ip, [r6, #72]	@ 0x48
 8000fba:	f1bc 0f02 	cmp.w	ip, #2
 8000fbe:	d102      	bne.n	8000fc6 <LCD_WriteChar+0x15a>
  *spidr = TxData;
 8000fc0:	81aa      	strh	r2, [r5, #12]
			for (j = 0; j < font->width; j++)
 8000fc2:	3001      	adds	r0, #1
 8000fc4:	e7d3      	b.n	8000f6e <LCD_WriteChar+0x102>
					uint8_t color1 = color & 0xFF, color2 = color >> 8;
 8000fc6:	fa5f fc82 	uxtb.w	ip, r2
  *spidr = TxData;
 8000fca:	f885 c00c 	strb.w	ip, [r5, #12]
 8000fce:	f3c2 2207 	ubfx	r2, r2, #8, #8
					while (!(spi->SR & SPI_SR_TXE)) ; //  
 8000fd2:	f8d5 c008 	ldr.w	ip, [r5, #8]
 8000fd6:	f01c 0f02 	tst.w	ip, #2
 8000fda:	d0fa      	beq.n	8000fd2 <LCD_WriteChar+0x166>
 8000fdc:	732a      	strb	r2, [r5, #12]
}
 8000fde:	e7f0      	b.n	8000fc2 <LCD_WriteChar+0x156>
			if (bytes_per_line == 1) { tmp = *((uint8_t*)b); }
 8000fe0:	7825      	ldrb	r5, [r4, #0]
					LCD_DrawPixel(lcd, x + j, y + i, txcolor);
 8000fe2:	eb09 020b 	add.w	r2, r9, fp
			b += bytes_per_line;
 8000fe6:	4444      	add	r4, r8
			for (j = 0; j < font->width; j++) {
 8000fe8:	f04f 0a00 	mov.w	sl, #0
					LCD_DrawPixel(lcd, x + j, y + i, txcolor);
 8000fec:	b212      	sxth	r2, r2
			for (j = 0; j < font->width; j++) {
 8000fee:	783b      	ldrb	r3, [r7, #0]
 8000ff0:	4553      	cmp	r3, sl
 8000ff2:	dc1f      	bgt.n	8001034 <LCD_WriteChar+0x1c8>
		for (i = 0; i < font->height; i++) {
 8000ff4:	f10b 0b01 	add.w	fp, fp, #1
 8000ff8:	787b      	ldrb	r3, [r7, #1]
 8000ffa:	455b      	cmp	r3, fp
 8000ffc:	ddac      	ble.n	8000f58 <LCD_WriteChar+0xec>
			if (bytes_per_line == 1) { tmp = *((uint8_t*)b); }
 8000ffe:	9a03      	ldr	r2, [sp, #12]
 8001000:	2a03      	cmp	r2, #3
 8001002:	d8ee      	bhi.n	8000fe2 <LCD_WriteChar+0x176>
 8001004:	a301      	add	r3, pc, #4	@ (adr r3, 800100c <LCD_WriteChar+0x1a0>)
 8001006:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 800100a:	bf00      	nop
 800100c:	08000fe1 	.word	0x08000fe1
 8001010:	0800101d 	.word	0x0800101d
 8001014:	08001021 	.word	0x08001021
 8001018:	08001031 	.word	0x08001031
			else if (bytes_per_line == 2) { tmp = *((uint16_t*)b); }
 800101c:	8825      	ldrh	r5, [r4, #0]
 800101e:	e7e0      	b.n	8000fe2 <LCD_WriteChar+0x176>
			else if (bytes_per_line == 3) { tmp = (*((uint8_t*)b)) | ((*((uint8_t*)(b + 1))) << 8) |  ((*((uint8_t*)(b + 2))) << 16); }
 8001020:	78a5      	ldrb	r5, [r4, #2]
 8001022:	7863      	ldrb	r3, [r4, #1]
 8001024:	042d      	lsls	r5, r5, #16
 8001026:	ea45 2503 	orr.w	r5, r5, r3, lsl #8
 800102a:	7823      	ldrb	r3, [r4, #0]
 800102c:	431d      	orrs	r5, r3
 800102e:	e7d8      	b.n	8000fe2 <LCD_WriteChar+0x176>
			else if (bytes_per_line == 4) { tmp = *((uint32_t*)b); }
 8001030:	6825      	ldr	r5, [r4, #0]
 8001032:	e7d6      	b.n	8000fe2 <LCD_WriteChar+0x176>
				if ((tmp << j) & k) {
 8001034:	9904      	ldr	r1, [sp, #16]
 8001036:	fa05 f30a 	lsl.w	r3, r5, sl
 800103a:	420b      	tst	r3, r1
 800103c:	d009      	beq.n	8001052 <LCD_WriteChar+0x1e6>
					LCD_DrawPixel(lcd, x + j, y + i, txcolor);
 800103e:	9b02      	ldr	r3, [sp, #8]
 8001040:	9205      	str	r2, [sp, #20]
 8001042:	eb03 010a 	add.w	r1, r3, sl
 8001046:	b209      	sxth	r1, r1
 8001048:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800104a:	4630      	mov	r0, r6
 800104c:	f7ff feec 	bl	8000e28 <LCD_DrawPixel>
 8001050:	9a05      	ldr	r2, [sp, #20]
			for (j = 0; j < font->width; j++) {
 8001052:	f10a 0a01 	add.w	sl, sl, #1
 8001056:	e7ca      	b.n	8000fee <LCD_WriteChar+0x182>
	uint32_t tmp = 0;
 8001058:	2500      	movs	r5, #0
		for (i = 0; i < font->height; i++) {
 800105a:	46ab      	mov	fp, r5
 800105c:	e7cc      	b.n	8000ff8 <LCD_WriteChar+0x18c>
 800105e:	bf00      	nop

08001060 <LCD_WriteString>:
{
 8001060:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001064:	b085      	sub	sp, #20
 8001066:	4605      	mov	r5, r0
 8001068:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800106a:	f89d 703c 	ldrb.w	r7, [sp, #60]	@ 0x3c
 800106e:	460c      	mov	r4, r1
 8001070:	4690      	mov	r8, r2
 8001072:	f103 39ff 	add.w	r9, r3, #4294967295
	while (*str) {
 8001076:	f819 3f01 	ldrb.w	r3, [r9, #1]!
 800107a:	b92b      	cbnz	r3, 8001088 <LCD_WriteString+0x28>
	lcd->AtPos.x = x;
 800107c:	81ec      	strh	r4, [r5, #14]
	lcd->AtPos.y = y;
 800107e:	f8a5 8010 	strh.w	r8, [r5, #16]
}
 8001082:	b005      	add	sp, #20
 8001084:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		if (x + font->width > lcd->Width) {
 8001088:	7832      	ldrb	r2, [r6, #0]
 800108a:	88a9      	ldrh	r1, [r5, #4]
 800108c:	4422      	add	r2, r4
 800108e:	428a      	cmp	r2, r1
 8001090:	dd0b      	ble.n	80010aa <LCD_WriteString+0x4a>
			y += font->height;
 8001092:	7871      	ldrb	r1, [r6, #1]
 8001094:	eb01 0208 	add.w	r2, r1, r8
 8001098:	fa1f f882 	uxth.w	r8, r2
			if (y + font->height > lcd->Height) {
 800109c:	fa11 f282 	uxtah	r2, r1, r2
 80010a0:	88e9      	ldrh	r1, [r5, #6]
 80010a2:	428a      	cmp	r2, r1
			x = 0;
 80010a4:	f04f 0400 	mov.w	r4, #0
			if (y + font->height > lcd->Height) {
 80010a8:	dce8      	bgt.n	800107c <LCD_WriteString+0x1c>
		LCD_WriteChar(lcd, x, y, *str, font, color, bgcolor, modesym);
 80010aa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80010ac:	9202      	str	r2, [sp, #8]
 80010ae:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80010b0:	9703      	str	r7, [sp, #12]
 80010b2:	e9cd 6200 	strd	r6, r2, [sp]
 80010b6:	4621      	mov	r1, r4
 80010b8:	4642      	mov	r2, r8
 80010ba:	4628      	mov	r0, r5
 80010bc:	f7ff fed6 	bl	8000e6c <LCD_WriteChar>
		x += font->width;
 80010c0:	7833      	ldrb	r3, [r6, #0]
 80010c2:	4423      	add	r3, r4
 80010c4:	b29c      	uxth	r4, r3
		str++;
 80010c6:	e7d6      	b.n	8001076 <LCD_WriteString+0x16>

080010c8 <ST7789_Init>:
}

uint8_t* ST7789_Init(uint8_t orientation)
{
	uint8_t mem_config = 0;
	if (orientation == PAGE_ORIENTATION_PORTRAIT) 				mem_config = ST7789_MemoryDataAccessControlConfig(0, 0, 0, 0, 0, 0);
 80010c8:	3801      	subs	r0, #1
 80010ca:	b2c0      	uxtb	r0, r0
 80010cc:	2802      	cmp	r0, #2
 80010ce:	bf9c      	itt	ls
 80010d0:	4b03      	ldrls	r3, [pc, #12]	@ (80010e0 <ST7789_Init+0x18>)
 80010d2:	5c1b      	ldrbls	r3, [r3, r0]
	else if (orientation == PAGE_ORIENTATION_PORTRAIT_MIRROR) 	mem_config = ST7789_MemoryDataAccessControlConfig(1, 1, 0, 0, 1, 1);
	else if (orientation == PAGE_ORIENTATION_LANDSCAPE) 		mem_config = ST7789_MemoryDataAccessControlConfig(1, 0, 1, 0, 0, 1);
	else if (orientation == PAGE_ORIENTATION_LANDSCAPE_MIRROR) 	mem_config = ST7789_MemoryDataAccessControlConfig(0, 1, 1, 0, 1, 0);
	st7789_init_str[23] = mem_config;
 80010d4:	4803      	ldr	r0, [pc, #12]	@ (80010e4 <ST7789_Init+0x1c>)
{
 80010d6:	bf88      	it	hi
 80010d8:	2300      	movhi	r3, #0
	st7789_init_str[23] = mem_config;
 80010da:	75c3      	strb	r3, [r0, #23]
	return st7789_init_str;
}
 80010dc:	4770      	bx	lr
 80010de:	bf00      	nop
 80010e0:	080041de 	.word	0x080041de
 80010e4:	2000002e 	.word	0x2000002e

080010e8 <ST7789_SetWindow>:

uint8_t* ST7789_SetWindow(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1)
{
 80010e8:	b530      	push	{r4, r5, lr}
 80010ea:	4604      	mov	r4, r0
	st7789_setwin_str[3] = x0 >> 8; 	st7789_setwin_str[4] = x0 & 0xFF;
 80010ec:	4806      	ldr	r0, [pc, #24]	@ (8001108 <ST7789_SetWindow+0x20>)
 80010ee:	0a25      	lsrs	r5, r4, #8
 80010f0:	7104      	strb	r4, [r0, #4]
	st7789_setwin_str[5] = x1 >> 8; 	st7789_setwin_str[6] = x1 & 0xFF;
 80010f2:	7182      	strb	r2, [r0, #6]
 80010f4:	0a14      	lsrs	r4, r2, #8
	st7789_setwin_str[10] = y0 >> 8; 	st7789_setwin_str[11] = y0 & 0xFF;
 80010f6:	0a0a      	lsrs	r2, r1, #8
 80010f8:	7282      	strb	r2, [r0, #10]
	st7789_setwin_str[12] = y1 >> 8; 	st7789_setwin_str[13] = y1 & 0xFF;
 80010fa:	0a1a      	lsrs	r2, r3, #8
	st7789_setwin_str[3] = x0 >> 8; 	st7789_setwin_str[4] = x0 & 0xFF;
 80010fc:	70c5      	strb	r5, [r0, #3]
	st7789_setwin_str[5] = x1 >> 8; 	st7789_setwin_str[6] = x1 & 0xFF;
 80010fe:	7144      	strb	r4, [r0, #5]
	st7789_setwin_str[10] = y0 >> 8; 	st7789_setwin_str[11] = y0 & 0xFF;
 8001100:	72c1      	strb	r1, [r0, #11]
	st7789_setwin_str[12] = y1 >> 8; 	st7789_setwin_str[13] = y1 & 0xFF;
 8001102:	7302      	strb	r2, [r0, #12]
 8001104:	7343      	strb	r3, [r0, #13]
	return st7789_setwin_str;
}
 8001106:	bd30      	pop	{r4, r5, pc}
 8001108:	2000001c 	.word	0x2000001c

0800110c <ST7789_SleepIn>:

uint8_t* ST7789_SleepIn(void)
{
	return st7789_sleepin_str;
}
 800110c:	4800      	ldr	r0, [pc, #0]	@ (8001110 <ST7789_SleepIn+0x4>)
 800110e:	4770      	bx	lr
 8001110:	20000016 	.word	0x20000016

08001114 <ST7789_SleepOut>:

uint8_t* ST7789_SleepOut(void)
{
	return st7789_sleepout_str;
}
 8001114:	4800      	ldr	r0, [pc, #0]	@ (8001118 <ST7789_SleepOut+0x4>)
 8001116:	4770      	bx	lr
 8001118:	20000010 	.word	0x20000010

0800111c <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 800111c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001120:	4602      	mov	r2, r0
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8001122:	680d      	ldr	r5, [r1, #0]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001124:	fa95 f4a5 	rbit	r4, r5
  
  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 8001128:	f04f 0c01 	mov.w	ip, #1
   */
  if (value == 0U)
  {
    return 32U;
  }
  return __builtin_clz(value);
 800112c:	fab4 f484 	clz	r4, r4
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8001130:	2703      	movs	r7, #3
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8001132:	f04f 0e0f 	mov.w	lr, #15
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8001136:	fa35 f004 	lsrs.w	r0, r5, r4
 800113a:	d101      	bne.n	8001140 <LL_GPIO_Init+0x24>
    }
    pinpos++;
  }

  return (SUCCESS);
}
 800113c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 8001140:	fa0c f304 	lsl.w	r3, ip, r4
    if (currentpin)
 8001144:	402b      	ands	r3, r5
 8001146:	d06a      	beq.n	800121e <LL_GPIO_Init+0x102>
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8001148:	6848      	ldr	r0, [r1, #4]
 800114a:	1e46      	subs	r6, r0, #1
 800114c:	2e01      	cmp	r6, #1
 800114e:	d81e      	bhi.n	800118e <LL_GPIO_Init+0x72>
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001150:	fa93 f8a3 	rbit	r8, r3
 8001154:	fa93 f9a3 	rbit	r9, r3
  return __builtin_clz(value);
 8001158:	fab8 f888 	clz	r8, r8
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 800115c:	6896      	ldr	r6, [r2, #8]
 800115e:	ea4f 0848 	mov.w	r8, r8, lsl #1
 8001162:	fa07 f808 	lsl.w	r8, r7, r8
 8001166:	ea26 0808 	bic.w	r8, r6, r8
 800116a:	fab9 f989 	clz	r9, r9
 800116e:	688e      	ldr	r6, [r1, #8]
 8001170:	ea4f 0949 	mov.w	r9, r9, lsl #1
 8001174:	fa06 f609 	lsl.w	r6, r6, r9
 8001178:	ea46 0608 	orr.w	r6, r6, r8
 800117c:	6096      	str	r6, [r2, #8]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800117e:	6856      	ldr	r6, [r2, #4]
 8001180:	ea26 0803 	bic.w	r8, r6, r3
 8001184:	68ce      	ldr	r6, [r1, #12]
 8001186:	435e      	muls	r6, r3
 8001188:	ea48 0606 	orr.w	r6, r8, r6
 800118c:	6056      	str	r6, [r2, #4]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800118e:	fa93 f8a3 	rbit	r8, r3
  return __builtin_clz(value);
 8001192:	fab8 f888 	clz	r8, r8
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8001196:	68d6      	ldr	r6, [r2, #12]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001198:	fa93 f9a3 	rbit	r9, r3
 800119c:	ea4f 0848 	mov.w	r8, r8, lsl #1
 80011a0:	fa07 f808 	lsl.w	r8, r7, r8
 80011a4:	ea26 0808 	bic.w	r8, r6, r8
  return __builtin_clz(value);
 80011a8:	fab9 f989 	clz	r9, r9
 80011ac:	690e      	ldr	r6, [r1, #16]
 80011ae:	ea4f 0949 	mov.w	r9, r9, lsl #1
 80011b2:	fa06 f609 	lsl.w	r6, r6, r9
 80011b6:	ea46 0608 	orr.w	r6, r6, r8
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 80011ba:	2802      	cmp	r0, #2
 80011bc:	60d6      	str	r6, [r2, #12]
 80011be:	d11b      	bne.n	80011f8 <LL_GPIO_Init+0xdc>
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011c0:	fa93 f6a3 	rbit	r6, r3
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80011c4:	f8d1 9014 	ldr.w	r9, [r1, #20]
  if (value == 0U)
 80011c8:	b35e      	cbz	r6, 8001222 <LL_GPIO_Init+0x106>
  return __builtin_clz(value);
 80011ca:	fab6 fa86 	clz	sl, r6
        if (POSITION_VAL(currentpin) < 0x00000008U)
 80011ce:	f1ba 0f07 	cmp.w	sl, #7
 80011d2:	dc26      	bgt.n	8001222 <LL_GPIO_Init+0x106>
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 80011d4:	f8d2 8020 	ldr.w	r8, [r2, #32]
 80011d8:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
 80011dc:	f04f 0b0f 	mov.w	fp, #15
 80011e0:	fab6 f686 	clz	r6, r6
 80011e4:	fa0b fa0a 	lsl.w	sl, fp, sl
 80011e8:	00b6      	lsls	r6, r6, #2
 80011ea:	ea28 080a 	bic.w	r8, r8, sl
 80011ee:	fa09 f606 	lsl.w	r6, r9, r6
 80011f2:	ea46 0608 	orr.w	r6, r6, r8
 80011f6:	6216      	str	r6, [r2, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011f8:	fa93 f6a3 	rbit	r6, r3
  return __builtin_clz(value);
 80011fc:	fab6 f686 	clz	r6, r6
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8001200:	f8d2 8000 	ldr.w	r8, [r2]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001204:	fa93 f3a3 	rbit	r3, r3
 8001208:	0076      	lsls	r6, r6, #1
  return __builtin_clz(value);
 800120a:	fab3 f383 	clz	r3, r3
 800120e:	fa07 f606 	lsl.w	r6, r7, r6
 8001212:	005b      	lsls	r3, r3, #1
 8001214:	ea28 0606 	bic.w	r6, r8, r6
 8001218:	4098      	lsls	r0, r3
 800121a:	4330      	orrs	r0, r6
 800121c:	6010      	str	r0, [r2, #0]
    pinpos++;
 800121e:	3401      	adds	r4, #1
 8001220:	e789      	b.n	8001136 <LL_GPIO_Init+0x1a>
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8001222:	0a1e      	lsrs	r6, r3, #8
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001224:	fa96 faa6 	rbit	sl, r6
  return __builtin_clz(value);
 8001228:	faba fa8a 	clz	sl, sl
 800122c:	f8d2 8024 	ldr.w	r8, [r2, #36]	@ 0x24
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001230:	fa96 f6a6 	rbit	r6, r6
 8001234:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
  return __builtin_clz(value);
 8001238:	fab6 f686 	clz	r6, r6
 800123c:	00b6      	lsls	r6, r6, #2
 800123e:	fa0e fa0a 	lsl.w	sl, lr, sl
 8001242:	ea28 080a 	bic.w	r8, r8, sl
 8001246:	fa09 f906 	lsl.w	r9, r9, r6
 800124a:	ea49 0608 	orr.w	r6, r9, r8
 800124e:	6256      	str	r6, [r2, #36]	@ 0x24
}
 8001250:	e7d2      	b.n	80011f8 <LL_GPIO_Init+0xdc>

08001252 <LL_SPI_Init>:
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 8001252:	6803      	ldr	r3, [r0, #0]
 8001254:	065b      	lsls	r3, r3, #25
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 8001256:	b570      	push	{r4, r5, r6, lr}
 8001258:	4602      	mov	r2, r0
 800125a:	d429      	bmi.n	80012b0 <LL_SPI_Init+0x5e>
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 800125c:	e9d1 3600 	ldrd	r3, r6, [r1]
 8001260:	4333      	orrs	r3, r6
 8001262:	688e      	ldr	r6, [r1, #8]
 8001264:	694c      	ldr	r4, [r1, #20]
 8001266:	6805      	ldr	r5, [r0, #0]
 8001268:	6a08      	ldr	r0, [r1, #32]
 800126a:	4333      	orrs	r3, r6
 800126c:	68ce      	ldr	r6, [r1, #12]
 800126e:	4333      	orrs	r3, r6
 8001270:	690e      	ldr	r6, [r1, #16]
 8001272:	4333      	orrs	r3, r6
 8001274:	698e      	ldr	r6, [r1, #24]
 8001276:	4323      	orrs	r3, r4
 8001278:	4333      	orrs	r3, r6
 800127a:	69ce      	ldr	r6, [r1, #28]
 800127c:	f425 457f 	bic.w	r5, r5, #65280	@ 0xff00
 8001280:	4333      	orrs	r3, r6
 8001282:	4303      	orrs	r3, r0
 8001284:	f025 05bf 	bic.w	r5, r5, #191	@ 0xbf
 8001288:	432b      	orrs	r3, r5
 800128a:	6013      	str	r3, [r2, #0]

    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2, SPI_CR2_SSOE, (SPI_InitStruct->NSS >> 16U));
 800128c:	6853      	ldr	r3, [r2, #4]
 800128e:	f023 0304 	bic.w	r3, r3, #4
 8001292:	ea43 4314 	orr.w	r3, r3, r4, lsr #16

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 8001296:	f5b0 5f00 	cmp.w	r0, #8192	@ 0x2000
    MODIFY_REG(SPIx->CR2, SPI_CR2_SSOE, (SPI_InitStruct->NSS >> 16U));
 800129a:	6053      	str	r3, [r2, #4]
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 800129c:	d005      	beq.n	80012aa <LL_SPI_Init+0x58>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
    }
    status = SUCCESS;
 800129e:	2000      	movs	r0, #0
  }

  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  CLEAR_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80012a0:	69d3      	ldr	r3, [r2, #28]
 80012a2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80012a6:	61d3      	str	r3, [r2, #28]
  return status;
}
 80012a8:	bd70      	pop	{r4, r5, r6, pc}
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 80012aa:	8c8b      	ldrh	r3, [r1, #36]	@ 0x24
 80012ac:	6113      	str	r3, [r2, #16]
}
 80012ae:	e7f6      	b.n	800129e <LL_SPI_Init+0x4c>
  ErrorStatus status = ERROR;
 80012b0:	2001      	movs	r0, #1
 80012b2:	e7f5      	b.n	80012a0 <LL_SPI_Init+0x4e>

080012b4 <LL_TIM_Init>:
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80012b4:	4a25      	ldr	r2, [pc, #148]	@ (800134c <LL_TIM_Init+0x98>)
  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 80012b6:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80012b8:	4290      	cmp	r0, r2
 80012ba:	d012      	beq.n	80012e2 <LL_TIM_Init+0x2e>
 80012bc:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 80012c0:	d00f      	beq.n	80012e2 <LL_TIM_Init+0x2e>
 80012c2:	f5a2 427c 	sub.w	r2, r2, #64512	@ 0xfc00
 80012c6:	4290      	cmp	r0, r2
 80012c8:	d00b      	beq.n	80012e2 <LL_TIM_Init+0x2e>
 80012ca:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80012ce:	4290      	cmp	r0, r2
 80012d0:	d007      	beq.n	80012e2 <LL_TIM_Init+0x2e>
 80012d2:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80012d6:	4290      	cmp	r0, r2
 80012d8:	d003      	beq.n	80012e2 <LL_TIM_Init+0x2e>
 80012da:	f502 4278 	add.w	r2, r2, #63488	@ 0xf800
 80012de:	4290      	cmp	r0, r2
 80012e0:	d108      	bne.n	80012f4 <LL_TIM_Init+0x40>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 80012e2:	684a      	ldr	r2, [r1, #4]
 80012e4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80012e8:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 80012ea:	68ca      	ldr	r2, [r1, #12]
 80012ec:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80012f0:	4313      	orrs	r3, r2
 80012f2:	e016      	b.n	8001322 <LL_TIM_Init+0x6e>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80012f4:	4a16      	ldr	r2, [pc, #88]	@ (8001350 <LL_TIM_Init+0x9c>)
 80012f6:	4290      	cmp	r0, r2
 80012f8:	d0f7      	beq.n	80012ea <LL_TIM_Init+0x36>
 80012fa:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80012fe:	4290      	cmp	r0, r2
 8001300:	d0f3      	beq.n	80012ea <LL_TIM_Init+0x36>
 8001302:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001306:	4290      	cmp	r0, r2
 8001308:	d0ef      	beq.n	80012ea <LL_TIM_Init+0x36>
 800130a:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 800130e:	4290      	cmp	r0, r2
 8001310:	d0eb      	beq.n	80012ea <LL_TIM_Init+0x36>
 8001312:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001316:	4290      	cmp	r0, r2
 8001318:	d0e7      	beq.n	80012ea <LL_TIM_Init+0x36>
 800131a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800131e:	4290      	cmp	r0, r2
 8001320:	d0e3      	beq.n	80012ea <LL_TIM_Init+0x36>
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8001322:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 8001324:	688b      	ldr	r3, [r1, #8]
  WRITE_REG(TIMx->ARR, AutoReload);
 8001326:	62c3      	str	r3, [r0, #44]	@ 0x2c

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 8001328:	880b      	ldrh	r3, [r1, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 800132a:	6283      	str	r3, [r0, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800132c:	4b07      	ldr	r3, [pc, #28]	@ (800134c <LL_TIM_Init+0x98>)
 800132e:	4298      	cmp	r0, r3
 8001330:	d003      	beq.n	800133a <LL_TIM_Init+0x86>
 8001332:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8001336:	4298      	cmp	r0, r3
 8001338:	d101      	bne.n	800133e <LL_TIM_Init+0x8a>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 800133a:	690b      	ldr	r3, [r1, #16]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 800133c:	6303      	str	r3, [r0, #48]	@ 0x30
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 800133e:	6943      	ldr	r3, [r0, #20]
 8001340:	f043 0301 	orr.w	r3, r3, #1
 8001344:	6143      	str	r3, [r0, #20]
  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);

  return SUCCESS;
}
 8001346:	2000      	movs	r0, #0
 8001348:	4770      	bx	lr
 800134a:	bf00      	nop
 800134c:	40010000 	.word	0x40010000
 8001350:	40014000 	.word	0x40014000

08001354 <LL_TIM_OC_Init>:
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, const LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
  ErrorStatus result = ERROR;

  switch (Channel)
 8001354:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
{
 8001358:	b530      	push	{r4, r5, lr}
  switch (Channel)
 800135a:	f000 809b 	beq.w	8001494 <LL_TIM_OC_Init+0x140>
 800135e:	d805      	bhi.n	800136c <LL_TIM_OC_Init+0x18>
 8001360:	2901      	cmp	r1, #1
 8001362:	d02d      	beq.n	80013c0 <LL_TIM_OC_Init+0x6c>
 8001364:	2910      	cmp	r1, #16
 8001366:	d05f      	beq.n	8001428 <LL_TIM_OC_Init+0xd4>
 8001368:	2001      	movs	r0, #1
    default:
      break;
  }

  return result;
}
 800136a:	bd30      	pop	{r4, r5, pc}
  switch (Channel)
 800136c:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 8001370:	d1fa      	bne.n	8001368 <LL_TIM_OC_Init+0x14>
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 8001372:	6a03      	ldr	r3, [r0, #32]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 8001374:	6815      	ldr	r5, [r2, #0]
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 8001376:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800137a:	6203      	str	r3, [r0, #32]
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 800137c:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 800137e:	6844      	ldr	r4, [r0, #4]
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8001380:	69c1      	ldr	r1, [r0, #28]
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 8001382:	f421 41e6 	bic.w	r1, r1, #29440	@ 0x7300
 8001386:	ea41 2105 	orr.w	r1, r1, r5, lsl #8

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 800138a:	6915      	ldr	r5, [r2, #16]
 800138c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8001390:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 8001394:	6855      	ldr	r5, [r2, #4]
 8001396:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800139a:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800139e:	4d58      	ldr	r5, [pc, #352]	@ (8001500 <LL_TIM_OC_Init+0x1ac>)
 80013a0:	42a8      	cmp	r0, r5
 80013a2:	d003      	beq.n	80013ac <LL_TIM_OC_Init+0x58>
 80013a4:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80013a8:	42a8      	cmp	r0, r5
 80013aa:	d104      	bne.n	80013b6 <LL_TIM_OC_Init+0x62>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 80013ac:	6995      	ldr	r5, [r2, #24]
 80013ae:	f424 4480 	bic.w	r4, r4, #16384	@ 0x4000
 80013b2:	ea44 1485 	orr.w	r4, r4, r5, lsl #6

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 80013b6:	68d2      	ldr	r2, [r2, #12]
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80013b8:	6044      	str	r4, [r0, #4]
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 80013ba:	61c1      	str	r1, [r0, #28]
  WRITE_REG(TIMx->CCR4, CompareValue);
 80013bc:	6402      	str	r2, [r0, #64]	@ 0x40

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80013be:	e030      	b.n	8001422 <LL_TIM_OC_Init+0xce>
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 80013c0:	6a03      	ldr	r3, [r0, #32]
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 80013c2:	6815      	ldr	r5, [r2, #0]
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 80013c4:	f023 0301 	bic.w	r3, r3, #1
 80013c8:	6203      	str	r3, [r0, #32]
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 80013ca:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 80013cc:	6841      	ldr	r1, [r0, #4]
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 80013ce:	6984      	ldr	r4, [r0, #24]
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 80013d0:	f024 0473 	bic.w	r4, r4, #115	@ 0x73
 80013d4:	432c      	orrs	r4, r5
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 80013d6:	6915      	ldr	r5, [r2, #16]
 80013d8:	f023 0302 	bic.w	r3, r3, #2
 80013dc:	432b      	orrs	r3, r5
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 80013de:	6855      	ldr	r5, [r2, #4]
 80013e0:	f023 0301 	bic.w	r3, r3, #1
 80013e4:	432b      	orrs	r3, r5
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80013e6:	4d46      	ldr	r5, [pc, #280]	@ (8001500 <LL_TIM_OC_Init+0x1ac>)
 80013e8:	42a8      	cmp	r0, r5
 80013ea:	d003      	beq.n	80013f4 <LL_TIM_OC_Init+0xa0>
 80013ec:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80013f0:	42a8      	cmp	r0, r5
 80013f2:	d112      	bne.n	800141a <LL_TIM_OC_Init+0xc6>
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 80013f4:	6955      	ldr	r5, [r2, #20]
 80013f6:	f023 0308 	bic.w	r3, r3, #8
 80013fa:	ea43 0385 	orr.w	r3, r3, r5, lsl #2
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 80013fe:	6895      	ldr	r5, [r2, #8]
 8001400:	f023 0304 	bic.w	r3, r3, #4
 8001404:	ea43 0385 	orr.w	r3, r3, r5, lsl #2
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 8001408:	6995      	ldr	r5, [r2, #24]
 800140a:	f421 7180 	bic.w	r1, r1, #256	@ 0x100
 800140e:	4329      	orrs	r1, r5
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 8001410:	69d5      	ldr	r5, [r2, #28]
 8001412:	f421 7100 	bic.w	r1, r1, #512	@ 0x200
 8001416:	ea41 0145 	orr.w	r1, r1, r5, lsl #1
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 800141a:	68d2      	ldr	r2, [r2, #12]
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 800141c:	6041      	str	r1, [r0, #4]
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 800141e:	6184      	str	r4, [r0, #24]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8001420:	6342      	str	r2, [r0, #52]	@ 0x34
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8001422:	6203      	str	r3, [r0, #32]
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 8001424:	2000      	movs	r0, #0
 8001426:	e7a0      	b.n	800136a <LL_TIM_OC_Init+0x16>
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 8001428:	6a03      	ldr	r3, [r0, #32]
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 800142a:	6815      	ldr	r5, [r2, #0]
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 800142c:	f023 0310 	bic.w	r3, r3, #16
 8001430:	6203      	str	r3, [r0, #32]
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8001432:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8001434:	6841      	ldr	r1, [r0, #4]
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8001436:	6984      	ldr	r4, [r0, #24]
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 8001438:	f424 44e6 	bic.w	r4, r4, #29440	@ 0x7300
 800143c:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 8001440:	6915      	ldr	r5, [r2, #16]
 8001442:	f023 0320 	bic.w	r3, r3, #32
 8001446:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 800144a:	6855      	ldr	r5, [r2, #4]
 800144c:	f023 0310 	bic.w	r3, r3, #16
 8001450:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001454:	4d2a      	ldr	r5, [pc, #168]	@ (8001500 <LL_TIM_OC_Init+0x1ac>)
 8001456:	42a8      	cmp	r0, r5
 8001458:	d003      	beq.n	8001462 <LL_TIM_OC_Init+0x10e>
 800145a:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 800145e:	42a8      	cmp	r0, r5
 8001460:	d113      	bne.n	800148a <LL_TIM_OC_Init+0x136>
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 8001462:	6955      	ldr	r5, [r2, #20]
 8001464:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001468:	ea43 1385 	orr.w	r3, r3, r5, lsl #6
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 800146c:	6895      	ldr	r5, [r2, #8]
 800146e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001472:	ea43 1385 	orr.w	r3, r3, r5, lsl #6
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 8001476:	6995      	ldr	r5, [r2, #24]
 8001478:	f421 6180 	bic.w	r1, r1, #1024	@ 0x400
 800147c:	ea41 0185 	orr.w	r1, r1, r5, lsl #2
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 8001480:	69d5      	ldr	r5, [r2, #28]
 8001482:	f421 6100 	bic.w	r1, r1, #2048	@ 0x800
 8001486:	ea41 01c5 	orr.w	r1, r1, r5, lsl #3
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 800148a:	68d2      	ldr	r2, [r2, #12]
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 800148c:	6041      	str	r1, [r0, #4]
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 800148e:	6184      	str	r4, [r0, #24]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8001490:	6382      	str	r2, [r0, #56]	@ 0x38
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8001492:	e7c6      	b.n	8001422 <LL_TIM_OC_Init+0xce>
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 8001494:	6a03      	ldr	r3, [r0, #32]
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 8001496:	6815      	ldr	r5, [r2, #0]
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 8001498:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800149c:	6203      	str	r3, [r0, #32]
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 800149e:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 80014a0:	6841      	ldr	r1, [r0, #4]
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 80014a2:	69c4      	ldr	r4, [r0, #28]
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 80014a4:	f024 0473 	bic.w	r4, r4, #115	@ 0x73
 80014a8:	432c      	orrs	r4, r5
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 80014aa:	6915      	ldr	r5, [r2, #16]
 80014ac:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80014b0:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 80014b4:	6855      	ldr	r5, [r2, #4]
 80014b6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80014ba:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80014be:	4d10      	ldr	r5, [pc, #64]	@ (8001500 <LL_TIM_OC_Init+0x1ac>)
 80014c0:	42a8      	cmp	r0, r5
 80014c2:	d003      	beq.n	80014cc <LL_TIM_OC_Init+0x178>
 80014c4:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80014c8:	42a8      	cmp	r0, r5
 80014ca:	d113      	bne.n	80014f4 <LL_TIM_OC_Init+0x1a0>
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 80014cc:	6955      	ldr	r5, [r2, #20]
 80014ce:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80014d2:	ea43 2385 	orr.w	r3, r3, r5, lsl #10
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 80014d6:	6895      	ldr	r5, [r2, #8]
 80014d8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80014dc:	ea43 2385 	orr.w	r3, r3, r5, lsl #10
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 80014e0:	6995      	ldr	r5, [r2, #24]
 80014e2:	f421 5180 	bic.w	r1, r1, #4096	@ 0x1000
 80014e6:	ea41 1105 	orr.w	r1, r1, r5, lsl #4
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 80014ea:	69d5      	ldr	r5, [r2, #28]
 80014ec:	f421 5100 	bic.w	r1, r1, #8192	@ 0x2000
 80014f0:	ea41 1145 	orr.w	r1, r1, r5, lsl #5
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 80014f4:	68d2      	ldr	r2, [r2, #12]
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80014f6:	6041      	str	r1, [r0, #4]
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 80014f8:	61c4      	str	r4, [r0, #28]
  WRITE_REG(TIMx->CCR3, CompareValue);
 80014fa:	63c2      	str	r2, [r0, #60]	@ 0x3c
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80014fc:	e791      	b.n	8001422 <LL_TIM_OC_Init+0xce>
 80014fe:	bf00      	nop
 8001500:	40010000 	.word	0x40010000

08001504 <LL_Init1msTick>:
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 8001504:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001508:	fbb0 f0f3 	udiv	r0, r0, r3
 800150c:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 8001510:	2200      	movs	r2, #0
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 8001512:	3801      	subs	r0, #1
 8001514:	6158      	str	r0, [r3, #20]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 8001516:	619a      	str	r2, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001518:	2205      	movs	r2, #5
 800151a:	611a      	str	r2, [r3, #16]
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
}
 800151c:	4770      	bx	lr

0800151e <LL_mDelay>:
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 800151e:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
{
 8001522:	b082      	sub	sp, #8
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 8001524:	691b      	ldr	r3, [r3, #16]
 8001526:	9301      	str	r3, [sp, #4]
  /* Add this code to indicate that local variable is not used */
  ((void)tmp);

  /* Add a period to guaranty minimum wait */
  if(Delay < LL_MAX_DELAY)
 8001528:	1c41      	adds	r1, r0, #1
  ((void)tmp);
 800152a:	9b01      	ldr	r3, [sp, #4]
  {
    Delay++;
 800152c:	bf18      	it	ne
 800152e:	3001      	addne	r0, #1
  }

  while (Delay)
  {
    if((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 8001530:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
  while (Delay)
 8001534:	b908      	cbnz	r0, 800153a <LL_mDelay+0x1c>
    {
      Delay--;
    }
  }
}
 8001536:	b002      	add	sp, #8
 8001538:	4770      	bx	lr
    if((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 800153a:	691a      	ldr	r2, [r3, #16]
 800153c:	03d2      	lsls	r2, r2, #15
 800153e:	d5fc      	bpl.n	800153a <LL_mDelay+0x1c>
      Delay--;
 8001540:	3801      	subs	r0, #1
 8001542:	e7f7      	b.n	8001534 <LL_mDelay+0x16>

08001544 <LL_SetSystemCoreClock>:
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8001544:	4b01      	ldr	r3, [pc, #4]	@ (800154c <LL_SetSystemCoreClock+0x8>)
 8001546:	6018      	str	r0, [r3, #0]
}
 8001548:	4770      	bx	lr
 800154a:	bf00      	nop
 800154c:	20000000 	.word	0x20000000

08001550 <memset>:
 8001550:	4402      	add	r2, r0
 8001552:	4603      	mov	r3, r0
 8001554:	4293      	cmp	r3, r2
 8001556:	d100      	bne.n	800155a <memset+0xa>
 8001558:	4770      	bx	lr
 800155a:	f803 1b01 	strb.w	r1, [r3], #1
 800155e:	e7f9      	b.n	8001554 <memset+0x4>

08001560 <__libc_init_array>:
 8001560:	b570      	push	{r4, r5, r6, lr}
 8001562:	4d0d      	ldr	r5, [pc, #52]	@ (8001598 <__libc_init_array+0x38>)
 8001564:	4c0d      	ldr	r4, [pc, #52]	@ (800159c <__libc_init_array+0x3c>)
 8001566:	1b64      	subs	r4, r4, r5
 8001568:	10a4      	asrs	r4, r4, #2
 800156a:	2600      	movs	r6, #0
 800156c:	42a6      	cmp	r6, r4
 800156e:	d109      	bne.n	8001584 <__libc_init_array+0x24>
 8001570:	4d0b      	ldr	r5, [pc, #44]	@ (80015a0 <__libc_init_array+0x40>)
 8001572:	4c0c      	ldr	r4, [pc, #48]	@ (80015a4 <__libc_init_array+0x44>)
 8001574:	f000 f818 	bl	80015a8 <_init>
 8001578:	1b64      	subs	r4, r4, r5
 800157a:	10a4      	asrs	r4, r4, #2
 800157c:	2600      	movs	r6, #0
 800157e:	42a6      	cmp	r6, r4
 8001580:	d105      	bne.n	800158e <__libc_init_array+0x2e>
 8001582:	bd70      	pop	{r4, r5, r6, pc}
 8001584:	f855 3b04 	ldr.w	r3, [r5], #4
 8001588:	4798      	blx	r3
 800158a:	3601      	adds	r6, #1
 800158c:	e7ee      	b.n	800156c <__libc_init_array+0xc>
 800158e:	f855 3b04 	ldr.w	r3, [r5], #4
 8001592:	4798      	blx	r3
 8001594:	3601      	adds	r6, #1
 8001596:	e7f2      	b.n	800157e <__libc_init_array+0x1e>
 8001598:	080041e4 	.word	0x080041e4
 800159c:	080041e4 	.word	0x080041e4
 80015a0:	080041e4 	.word	0x080041e4
 80015a4:	080041e8 	.word	0x080041e8

080015a8 <_init>:
 80015a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80015aa:	bf00      	nop
 80015ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80015ae:	bc08      	pop	{r3}
 80015b0:	469e      	mov	lr, r3
 80015b2:	4770      	bx	lr

080015b4 <_fini>:
 80015b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80015b6:	bf00      	nop
 80015b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80015ba:	bc08      	pop	{r3}
 80015bc:	469e      	mov	lr, r3
 80015be:	4770      	bx	lr
