library verilog;
use verilog.vl_types.all;
entity watchdog is
    port(
        sys_clk         : in     vl_logic;
        reset           : in     vl_logic;
        timer_reset     : in     vl_logic;
        timer_done      : out    vl_logic
    );
end watchdog;
