-- VHDL for IBM SMS ALD page 14.70.07.1
-- Title: A RING MIX
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 9/2/2020 11:13:26 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_14_70_07_1_A_RING_MIX is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MS_A_RING_2_TIME:	 in STD_LOGIC;
		MS_A_RING_5_TIME:	 in STD_LOGIC;
		MS_A_RING_3_TIME:	 in STD_LOGIC;
		MS_A_RING_4_TIME:	 in STD_LOGIC;
		MS_A_RING_6_TIME:	 in STD_LOGIC;
		PS_A_RING_2_OR_3_TIME:	 out STD_LOGIC;
		PS_A_RING_2_OR_3_OR_4_OR_5_TIME:	 out STD_LOGIC;
		PS_A_RING_OFF_TIME:	 out STD_LOGIC);
end ALD_14_70_07_1_A_RING_MIX;

architecture behavioral of ALD_14_70_07_1_A_RING_MIX is 

	signal OUT_3B_P: STD_LOGIC;
	signal OUT_5C_C: STD_LOGIC;
	signal OUT_4C_D: STD_LOGIC;
	signal OUT_3D_D: STD_LOGIC;
	signal OUT_3E_C: STD_LOGIC;
	signal OUT_1E_D: STD_LOGIC;

begin

	OUT_3B_P <= NOT(MS_A_RING_3_TIME AND MS_A_RING_2_TIME );
	OUT_5C_C <= NOT(MS_A_RING_5_TIME AND MS_A_RING_3_TIME AND MS_A_RING_4_TIME );
	OUT_4C_D <= NOT(OUT_5C_C );
	OUT_3D_D <= NOT(OUT_4C_D AND MS_A_RING_2_TIME );
	OUT_3E_C <= NOT(OUT_4C_D AND MS_A_RING_2_TIME AND MS_A_RING_6_TIME );
	OUT_1E_D <= NOT OUT_3E_C;

	PS_A_RING_2_OR_3_TIME <= OUT_3B_P;
	PS_A_RING_2_OR_3_OR_4_OR_5_TIME <= OUT_3D_D;
	PS_A_RING_OFF_TIME <= OUT_1E_D;


end;
