Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design Top_Design.ngc ...
WARNING:NetListWriters:298 - No output is written to Top_Design.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus AD_SPI_comp<7 : 0> on block Top_Design
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus Det_Acc_I<27 : 16> on block Top_Design
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus Det_Acc_Q<27 : 16> on block Top_Design
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus fir_dout<15 : 5> on block Top_Design is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus AT_out_reg[14]_PWR_4_o_mux_87_OUT<15 :
   0> on block Top_Design is not reconstructed, because there are some missing
   bus signals.
  finished :Prep
Writing EDIF netlist file Top_Design.edif ...
ngc2edif: Total memory usage is 106180 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design cordic_abs.ngc ...
WARNING:NetListWriters:298 - No output is written to cordic_abs.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file cordic_abs.edif ...
ngc2edif: Total memory usage is 106820 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design DDS1.ngc ...
WARNING:NetListWriters:298 - No output is written to DDS1.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file DDS1.edif ...
ngc2edif: Total memory usage is 104516 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design fft32.ngc ...
WARNING:NetListWriters:298 - No output is written to fft32.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fft32.edif ...
ngc2edif: Total memory usage is 105668 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design Fir_filter.ngc ...
WARNING:NetListWriters:298 - No output is written to Fir_filter.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file Fir_filter.edif ...
ngc2edif: Total memory usage is 106052 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design Top_Design.ngc ...
WARNING:NetListWriters:298 - No output is written to Top_Design.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus AD_SPI_comp<7 : 0> on block Top_Design
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus Det_Acc_I<27 : 16> on block Top_Design
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus Det_Acc_Q<27 : 16> on block Top_Design
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus fir_dout<15 : 5> on block Top_Design is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus AT_out_reg[14]_PWR_4_o_mux_87_OUT<15 :
   0> on block Top_Design is not reconstructed, because there are some missing
   bus signals.
  finished :Prep
Writing EDIF netlist file Top_Design.edif ...
ngc2edif: Total memory usage is 106884 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design cordic_abs.ngc ...
WARNING:NetListWriters:298 - No output is written to cordic_abs.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file cordic_abs.edif ...
ngc2edif: Total memory usage is 106820 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design DDS1.ngc ...
WARNING:NetListWriters:298 - No output is written to DDS1.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file DDS1.edif ...
ngc2edif: Total memory usage is 104772 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design fft32.ngc ...
WARNING:NetListWriters:298 - No output is written to fft32.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fft32.edif ...
ngc2edif: Total memory usage is 105796 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design Fir_filter.ngc ...
WARNING:NetListWriters:298 - No output is written to Fir_filter.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file Fir_filter.edif ...
ngc2edif: Total memory usage is 106820 kilobytes

