

================================================================
== Vitis HLS Report for 'lzBooster_255_16384_64_s'
================================================================
* Date:           Sun Oct 26 16:53:26 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        lz4CompressEngineRun
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  15.00 ns|  9.517 ns|     1.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------+--------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                       |                                            |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                        Instance                       |                   Module                   |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +-------------------------------------------------------+--------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_207  |lzBooster_255_16384_64_Pipeline_lz_booster  |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-------------------------------------------------------+--------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- lz_booster_left_bytes  |       64|       64|         1|          -|          -|    64|        no|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 6 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.77>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%outValue_loc = alloca i64 1"   --->   Operation 7 'alloca' 'outValue_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_loc28 = alloca i64 1"   --->   Operation 8 'alloca' 'p_loc28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%new_match_len_loc = alloca i64 1"   --->   Operation 9 'alloca' 'new_match_len_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%new_matchFlag_1_0_0_07_loc = alloca i64 1"   --->   Operation 10 'alloca' 'new_matchFlag_1_0_0_07_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 11 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%new_match_loc_loc = alloca i64 1"   --->   Operation 12 'alloca' 'new_match_loc_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_size, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] ( I:3.63ns O:3.63ns )   --->   "%input_size_1 = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %input_size"   --->   Operation 14 'read' 'input_size_1' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_size_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] ( I:3.63ns O:3.63ns )   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %input_size_c, i32 %input_size_1"   --->   Operation 16 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %boosterStream, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %boosterStream, void @empty_8, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bestMatchStream, void @empty_8, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (3.25ns)   --->   "%local_mem = alloca i64 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:588]   --->   Operation 20 'alloca' 'local_mem' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_1 : Operation 21 [1/1] (2.55ns)   --->   "%icmp_ln587 = icmp_eq  i32 %input_size_1, i32 0" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:587]   --->   Operation 21 'icmp' 'icmp_ln587' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln587 = br i1 %icmp_ln587, void %if.end, void %return" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:587]   --->   Operation 22 'br' 'br_ln587' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln589 = specmemcore void @_ssdm_op_SpecMemCore, i8 %local_mem, i64 666, i64 22, i64 18446744073709551615" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:589]   --->   Operation 23 'specmemcore' 'specmemcore_ln589' <Predicate = (!icmp_ln587)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh_load = load i1 %guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:600]   --->   Operation 24 'load' 'guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh_load' <Predicate = (!icmp_ln587)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%match_loc_reg_load = load i32 %match_loc_reg" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:600]   --->   Operation 25 'load' 'match_loc_reg_load' <Predicate = (!icmp_ln587)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln659 = trunc i32 %match_loc_reg_load" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:659]   --->   Operation 26 'trunc' 'trunc_ln659' <Predicate = (!icmp_ln587)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%nextMatchCh_load = load i8 %nextMatchCh" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:659]   --->   Operation 27 'load' 'nextMatchCh_load' <Predicate = (!icmp_ln587)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%br_ln600 = br i1 %guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh_load, void %init.check11, void %lz_booster" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:600]   --->   Operation 28 'br' 'br_ln600' <Predicate = (!icmp_ln587)> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln600 = zext i14 %trunc_ln659" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:600]   --->   Operation 29 'zext' 'zext_ln600' <Predicate = (!icmp_ln587 & !guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh_load)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%local_mem_addr = getelementptr i8 %local_mem, i64 0, i64 %zext_ln600" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:600]   --->   Operation 30 'getelementptr' 'local_mem_addr' <Predicate = (!icmp_ln587 & !guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh_load)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (3.25ns)   --->   "%local_mem_load = load i14 %local_mem_addr" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:600]   --->   Operation 31 'load' 'local_mem_load' <Predicate = (!icmp_ln587 & !guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh_load)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 32 [1/2] ( I:3.25ns O:3.25ns )   --->   "%local_mem_load = load i14 %local_mem_addr" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:600]   --->   Operation 32 'load' 'local_mem_load' <Predicate = (!guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh_load)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%store_ln600 = store i1 1, i1 %guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:600]   --->   Operation 33 'store' 'store_ln600' <Predicate = (!guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh_load)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.58ns)   --->   "%br_ln600 = br void %lz_booster" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:600]   --->   Operation 34 'br' 'br_ln600' <Predicate = (!guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh_load)> <Delay = 1.58>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%fence_ln603 = fence void @_ssdm_op_Fence, i32 %input_size, i32 %input_size_c, i32 4294967295, i32 %bestMatchStream, i32 %boosterStream" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:603]   --->   Operation 35 'fence' 'fence_ln603' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.10>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%nextMatchCh_loc_0 = phi i8 %local_mem_load, void %init.check11, i8 %nextMatchCh_load, void %if.end" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:600]   --->   Operation 36 'phi' 'nextMatchCh_loc_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (2.55ns)   --->   "%sub = add i32 %input_size_1, i32 4294967232"   --->   Operation 37 'add' 'sub' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (2.55ns)   --->   "%icmp_ln603 = icmp_eq  i32 %sub, i32 0" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:603]   --->   Operation 38 'icmp' 'icmp_ln603' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%skip_len_reg_load = load i16 %skip_len_reg" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:630]   --->   Operation 39 'load' 'skip_len_reg_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%match_len_reg_load = load i32 %match_len_reg" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:632]   --->   Operation 40 'load' 'match_len_reg_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%matchFlag_reg_load = load i1 %matchFlag_reg" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:652]   --->   Operation 41 'load' 'matchFlag_reg_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [2/2] (2.55ns)   --->   "%call_ln600 = call void @lzBooster<255, 16384, 64>_Pipeline_lz_booster, i32 %match_loc_reg_load, i8 %nextMatchCh_loc_0, i1 %matchFlag_reg_load, i32 %match_len_reg_load, i16 %skip_len_reg_load, i32 %sub, i8 %local_mem, i32 %bestMatchStream, i32 %boosterStream, i32 %new_match_loc_loc, i8 %p_loc, i1 %new_matchFlag_1_0_0_07_loc, i32 %new_match_len_loc, i16 %p_loc28, i32 %outValue_loc" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:600]   --->   Operation 42 'call' 'call_ln600' <Predicate = true> <Delay = 2.55> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 43 [1/2] (0.00ns)   --->   "%call_ln600 = call void @lzBooster<255, 16384, 64>_Pipeline_lz_booster, i32 %match_loc_reg_load, i8 %nextMatchCh_loc_0, i1 %matchFlag_reg_load, i32 %match_len_reg_load, i16 %skip_len_reg_load, i32 %sub, i8 %local_mem, i32 %bestMatchStream, i32 %boosterStream, i32 %new_match_loc_loc, i8 %p_loc, i1 %new_matchFlag_1_0_0_07_loc, i32 %new_match_len_loc, i16 %p_loc28, i32 %outValue_loc" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:600]   --->   Operation 43 'call' 'call_ln600' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 3.54>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%nextMatchCh_flag_0 = phi i1 1, void %init.check11, i1 0, void %if.end"   --->   Operation 44 'phi' 'nextMatchCh_flag_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%new_match_loc_loc_load = load i32 %new_match_loc_loc"   --->   Operation 45 'load' 'new_match_loc_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%p_loc_load = load i8 %p_loc"   --->   Operation 46 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%new_matchFlag_1_0_0_07_loc_load = load i1 %new_matchFlag_1_0_0_07_loc"   --->   Operation 47 'load' 'new_matchFlag_1_0_0_07_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%new_match_len_loc_load = load i32 %new_match_len_loc"   --->   Operation 48 'load' 'new_match_len_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%p_loc28_load = load i16 %p_loc28"   --->   Operation 49 'load' 'p_loc28_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%outValue_loc_load = load i32 %outValue_loc"   --->   Operation 50 'load' 'outValue_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (1.58ns)   --->   "%br_ln603 = br i1 %icmp_ln603, void %for.cond.for.cond.cleanup_crit_edge.split, void %for.end" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:603]   --->   Operation 51 'br' 'br_ln603' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%store_ln630 = store i16 %p_loc28_load, i16 %skip_len_reg" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:630]   --->   Operation 52 'store' 'store_ln630' <Predicate = (!icmp_ln603)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%store_ln632 = store i32 %new_match_len_loc_load, i32 %match_len_reg" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:632]   --->   Operation 53 'store' 'store_ln632' <Predicate = (!icmp_ln603)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%store_ln652 = store i1 %new_matchFlag_1_0_0_07_loc_load, i1 %matchFlag_reg" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:652]   --->   Operation 54 'store' 'store_ln652' <Predicate = (!icmp_ln603)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%store_ln633 = store i32 %new_match_loc_loc_load, i32 %match_loc_reg" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:633]   --->   Operation 55 'store' 'store_ln633' <Predicate = (!icmp_ln603)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (1.58ns)   --->   "%br_ln603 = br void %for.end" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:603]   --->   Operation 56 'br' 'br_ln603' <Predicate = (!icmp_ln603)> <Delay = 1.58>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%nextMatchCh_flag_1 = phi i1 %nextMatchCh_flag_0, void %lz_booster, i1 1, void %for.cond.for.cond.cleanup_crit_edge.split"   --->   Operation 57 'phi' 'nextMatchCh_flag_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%nextMatchCh_new_1 = phi i8 %nextMatchCh_loc_0, void %lz_booster, i8 %p_loc_load, void %for.cond.for.cond.cleanup_crit_edge.split" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:600]   --->   Operation 58 'phi' 'nextMatchCh_new_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] ( I:3.54ns O:3.54ns )   --->   "%write_ln664 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %boosterStream, i32 %outValue_loc_load" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:664]   --->   Operation 59 'write' 'write_ln664' <Predicate = true> <Delay = 3.54> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %nextMatchCh_flag_1, void %for.end.new, void %mergeST"   --->   Operation 60 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%store_ln600 = store i8 %nextMatchCh_new_1, i8 %nextMatchCh" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:600]   --->   Operation 61 'store' 'store_ln600' <Predicate = (nextMatchCh_flag_1)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.end.new"   --->   Operation 62 'br' 'br_ln0' <Predicate = (nextMatchCh_flag_1)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%i_4 = alloca i32 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:666]   --->   Operation 63 'alloca' 'i_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (1.58ns)   --->   "%store_ln666 = store i7 0, i7 %i_4" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:666]   --->   Operation 64 'store' 'store_ln666' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln666 = br void %for.inc76" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:666]   --->   Operation 65 'br' 'br_ln666' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.09>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%i = load i7 %i_4" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:666]   --->   Operation 66 'load' 'i' <Predicate = (!icmp_ln587)> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (1.87ns)   --->   "%icmp_ln666 = icmp_eq  i7 %i, i7 64" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:666]   --->   Operation 67 'icmp' 'icmp_ln666' <Predicate = (!icmp_ln587)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (1.87ns)   --->   "%i_6 = add i7 %i, i7 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:666]   --->   Operation 68 'add' 'i_6' <Predicate = (!icmp_ln587)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln666 = br i1 %icmp_ln666, void %for.inc76.split, void %return.loopexit" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:666]   --->   Operation 69 'br' 'br_ln666' <Predicate = (!icmp_ln587)> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%specpipeline_ln667 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_9" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:667]   --->   Operation 70 'specpipeline' 'specpipeline_ln667' <Predicate = (!icmp_ln587 & !icmp_ln666)> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%speclooptripcount_ln666 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:666]   --->   Operation 71 'speclooptripcount' 'speclooptripcount_ln666' <Predicate = (!icmp_ln587 & !icmp_ln666)> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%specloopname_ln666 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:666]   --->   Operation 72 'specloopname' 'specloopname_ln666' <Predicate = (!icmp_ln587 & !icmp_ln666)> <Delay = 0.00>
ST_6 : Operation 73 [1/1] ( I:3.54ns O:3.54ns )   --->   "%bestMatchStream_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %bestMatchStream" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:668]   --->   Operation 73 'read' 'bestMatchStream_read' <Predicate = (!icmp_ln587 & !icmp_ln666)> <Delay = 3.54> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_6 : Operation 74 [1/1] ( I:3.54ns O:3.54ns )   --->   "%write_ln668 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %boosterStream, i32 %bestMatchStream_read" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:668]   --->   Operation 74 'write' 'write_ln668' <Predicate = (!icmp_ln587 & !icmp_ln666)> <Delay = 3.54> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_6 : Operation 75 [1/1] (1.58ns)   --->   "%store_ln666 = store i7 %i_6, i7 %i_4" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:666]   --->   Operation 75 'store' 'store_ln666' <Predicate = (!icmp_ln587 & !icmp_ln666)> <Delay = 1.58>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln666 = br void %for.inc76" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:666]   --->   Operation 76 'br' 'br_ln666' <Predicate = (!icmp_ln587 & !icmp_ln666)> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln0 = br void %return"   --->   Operation 77 'br' 'br_ln0' <Predicate = (!icmp_ln587 & icmp_ln666)> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%ret_ln670 = ret" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:670]   --->   Operation 78 'ret' 'ret_ln670' <Predicate = (icmp_ln666) | (icmp_ln587)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bestMatchStream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ boosterStream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ input_size]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ input_size_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ match_loc_reg]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ nextMatchCh]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ skip_len_reg]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ match_len_reg]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ matchFlag_reg]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
outValue_loc                                                                  (alloca           ) [ 0011110]
p_loc28                                                                       (alloca           ) [ 0011110]
new_match_len_loc                                                             (alloca           ) [ 0011110]
new_matchFlag_1_0_0_07_loc                                                    (alloca           ) [ 0011110]
p_loc                                                                         (alloca           ) [ 0011110]
new_match_loc_loc                                                             (alloca           ) [ 0011110]
specinterface_ln0                                                             (specinterface    ) [ 0000000]
input_size_1                                                                  (read             ) [ 0011000]
specinterface_ln0                                                             (specinterface    ) [ 0000000]
write_ln0                                                                     (write            ) [ 0000000]
specmemcore_ln0                                                               (specmemcore      ) [ 0000000]
specinterface_ln0                                                             (specinterface    ) [ 0000000]
specinterface_ln0                                                             (specinterface    ) [ 0000000]
local_mem                                                                     (alloca           ) [ 0011100]
icmp_ln587                                                                    (icmp             ) [ 0111111]
br_ln587                                                                      (br               ) [ 0000000]
specmemcore_ln589                                                             (specmemcore      ) [ 0000000]
guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh_load (load             ) [ 0110000]
match_loc_reg_load                                                            (load             ) [ 0011100]
trunc_ln659                                                                   (trunc            ) [ 0000000]
nextMatchCh_load                                                              (load             ) [ 0111000]
br_ln600                                                                      (br               ) [ 0111110]
zext_ln600                                                                    (zext             ) [ 0000000]
local_mem_addr                                                                (getelementptr    ) [ 0010000]
local_mem_load                                                                (load             ) [ 0111000]
store_ln600                                                                   (store            ) [ 0000000]
br_ln600                                                                      (br               ) [ 0111110]
fence_ln603                                                                   (fence            ) [ 0000000]
nextMatchCh_loc_0                                                             (phi              ) [ 0001110]
sub                                                                           (add              ) [ 0000100]
icmp_ln603                                                                    (icmp             ) [ 0000110]
skip_len_reg_load                                                             (load             ) [ 0000100]
match_len_reg_load                                                            (load             ) [ 0000100]
matchFlag_reg_load                                                            (load             ) [ 0000100]
call_ln600                                                                    (call             ) [ 0000000]
nextMatchCh_flag_0                                                            (phi              ) [ 0000010]
new_match_loc_loc_load                                                        (load             ) [ 0000000]
p_loc_load                                                                    (load             ) [ 0000000]
new_matchFlag_1_0_0_07_loc_load                                               (load             ) [ 0000000]
new_match_len_loc_load                                                        (load             ) [ 0000000]
p_loc28_load                                                                  (load             ) [ 0000000]
outValue_loc_load                                                             (load             ) [ 0000000]
br_ln603                                                                      (br               ) [ 0000000]
store_ln630                                                                   (store            ) [ 0000000]
store_ln632                                                                   (store            ) [ 0000000]
store_ln652                                                                   (store            ) [ 0000000]
store_ln633                                                                   (store            ) [ 0000000]
br_ln603                                                                      (br               ) [ 0000000]
nextMatchCh_flag_1                                                            (phi              ) [ 0000010]
nextMatchCh_new_1                                                             (phi              ) [ 0000010]
write_ln664                                                                   (write            ) [ 0000000]
br_ln0                                                                        (br               ) [ 0000000]
store_ln600                                                                   (store            ) [ 0000000]
br_ln0                                                                        (br               ) [ 0000000]
i_4                                                                           (alloca           ) [ 0000011]
store_ln666                                                                   (store            ) [ 0000000]
br_ln666                                                                      (br               ) [ 0000000]
i                                                                             (load             ) [ 0000000]
icmp_ln666                                                                    (icmp             ) [ 0000001]
i_6                                                                           (add              ) [ 0000000]
br_ln666                                                                      (br               ) [ 0000000]
specpipeline_ln667                                                            (specpipeline     ) [ 0000000]
speclooptripcount_ln666                                                       (speclooptripcount) [ 0000000]
specloopname_ln666                                                            (specloopname     ) [ 0000000]
bestMatchStream_read                                                          (read             ) [ 0000000]
write_ln668                                                                   (write            ) [ 0000000]
store_ln666                                                                   (store            ) [ 0000000]
br_ln666                                                                      (br               ) [ 0000000]
br_ln0                                                                        (br               ) [ 0000000]
ret_ln670                                                                     (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bestMatchStream">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bestMatchStream"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="boosterStream">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boosterStream"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_size">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_size"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_size_c">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_size_c"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="match_loc_reg">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="match_loc_reg"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="nextMatchCh">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nextMatchCh"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="skip_len_reg">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="skip_len_reg"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="match_len_reg">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="match_len_reg"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="matchFlag_reg">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matchFlag_reg"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Fence"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lzBooster<255, 16384, 64>_Pipeline_lz_booster"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="4"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="outValue_loc_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="outValue_loc/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="p_loc28_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc28/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="new_match_len_loc_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="new_match_len_loc/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="new_matchFlag_1_0_0_07_loc_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="new_matchFlag_1_0_0_07_loc/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="p_loc_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="new_match_loc_loc_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="new_match_loc_loc/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="local_mem_alloca_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_mem/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="i_4_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_4/5 "/>
</bind>
</comp>

<comp id="122" class="1004" name="input_size_1_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_size_1/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="write_ln0_write_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="0" index="2" bw="32" slack="0"/>
<pin id="132" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_write_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="0" index="2" bw="32" slack="0"/>
<pin id="140" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln664/5 write_ln668/6 "/>
</bind>
</comp>

<comp id="143" class="1004" name="bestMatchStream_read_read_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="32" slack="0"/>
<pin id="146" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bestMatchStream_read/6 "/>
</bind>
</comp>

<comp id="150" class="1004" name="local_mem_addr_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="14" slack="0"/>
<pin id="154" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_mem_addr/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_access_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="14" slack="0"/>
<pin id="159" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="local_mem_load/1 "/>
</bind>
</comp>

<comp id="163" class="1005" name="nextMatchCh_loc_0_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="8" slack="1"/>
<pin id="165" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="nextMatchCh_loc_0 (phireg) "/>
</bind>
</comp>

<comp id="166" class="1004" name="nextMatchCh_loc_0_phi_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="8" slack="1"/>
<pin id="168" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="170" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="nextMatchCh_loc_0/3 "/>
</bind>
</comp>

<comp id="173" class="1005" name="nextMatchCh_flag_0_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="3"/>
<pin id="175" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="nextMatchCh_flag_0 (phireg) "/>
</bind>
</comp>

<comp id="178" class="1004" name="nextMatchCh_flag_0_phi_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="3"/>
<pin id="180" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="1" slack="4"/>
<pin id="182" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="nextMatchCh_flag_0/5 "/>
</bind>
</comp>

<comp id="186" class="1005" name="nextMatchCh_flag_1_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="188" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="nextMatchCh_flag_1 (phireg) "/>
</bind>
</comp>

<comp id="189" class="1004" name="nextMatchCh_flag_1_phi_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="1" slack="0"/>
<pin id="193" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="nextMatchCh_flag_1/5 "/>
</bind>
</comp>

<comp id="197" class="1005" name="nextMatchCh_new_1_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="199" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="nextMatchCh_new_1 (phireg) "/>
</bind>
</comp>

<comp id="200" class="1004" name="nextMatchCh_new_1_phi_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="2"/>
<pin id="202" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="8" slack="0"/>
<pin id="204" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="nextMatchCh_new_1/5 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="0" slack="0"/>
<pin id="209" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="8" slack="0"/>
<pin id="211" dir="0" index="3" bw="1" slack="0"/>
<pin id="212" dir="0" index="4" bw="32" slack="0"/>
<pin id="213" dir="0" index="5" bw="16" slack="0"/>
<pin id="214" dir="0" index="6" bw="32" slack="0"/>
<pin id="215" dir="0" index="7" bw="8" slack="2147483647"/>
<pin id="216" dir="0" index="8" bw="32" slack="0"/>
<pin id="217" dir="0" index="9" bw="32" slack="0"/>
<pin id="218" dir="0" index="10" bw="32" slack="2"/>
<pin id="219" dir="0" index="11" bw="8" slack="2"/>
<pin id="220" dir="0" index="12" bw="1" slack="2"/>
<pin id="221" dir="0" index="13" bw="32" slack="2"/>
<pin id="222" dir="0" index="14" bw="16" slack="2"/>
<pin id="223" dir="0" index="15" bw="32" slack="2"/>
<pin id="224" dir="1" index="16" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln600/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="icmp_ln587_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln587/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh_load_load_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="0"/>
<pin id="237" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh_load/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="match_loc_reg_load_load_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="match_loc_reg_load/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="trunc_ln659_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="0"/>
<pin id="245" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln659/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="nextMatchCh_load_load_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="8" slack="0"/>
<pin id="249" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="nextMatchCh_load/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="zext_ln600_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="14" slack="0"/>
<pin id="253" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln600/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="store_ln600_store_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln600/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="fence_ln603_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="0" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="0"/>
<pin id="265" dir="0" index="2" bw="32" slack="0"/>
<pin id="266" dir="0" index="3" bw="1" slack="0"/>
<pin id="267" dir="0" index="4" bw="32" slack="0"/>
<pin id="268" dir="0" index="5" bw="32" slack="0"/>
<pin id="269" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fence(30) " fcode="fence"/>
<opset="fence_ln603/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="sub_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="2"/>
<pin id="278" dir="0" index="1" bw="7" slack="0"/>
<pin id="279" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="icmp_ln603_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln603/3 "/>
</bind>
</comp>

<comp id="288" class="1004" name="skip_len_reg_load_load_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="16" slack="0"/>
<pin id="290" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="skip_len_reg_load/3 "/>
</bind>
</comp>

<comp id="293" class="1004" name="match_len_reg_load_load_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="0"/>
<pin id="295" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="match_len_reg_load/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="matchFlag_reg_load_load_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="matchFlag_reg_load/3 "/>
</bind>
</comp>

<comp id="303" class="1004" name="new_match_loc_loc_load_load_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="4"/>
<pin id="305" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="new_match_loc_loc_load/5 "/>
</bind>
</comp>

<comp id="306" class="1004" name="p_loc_load_load_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="8" slack="4"/>
<pin id="308" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc_load/5 "/>
</bind>
</comp>

<comp id="310" class="1004" name="new_matchFlag_1_0_0_07_loc_load_load_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="4"/>
<pin id="312" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="new_matchFlag_1_0_0_07_loc_load/5 "/>
</bind>
</comp>

<comp id="313" class="1004" name="new_match_len_loc_load_load_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="4"/>
<pin id="315" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="new_match_len_loc_load/5 "/>
</bind>
</comp>

<comp id="316" class="1004" name="p_loc28_load_load_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="16" slack="4"/>
<pin id="318" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc28_load/5 "/>
</bind>
</comp>

<comp id="319" class="1004" name="outValue_loc_load_load_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="4"/>
<pin id="321" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outValue_loc_load/5 "/>
</bind>
</comp>

<comp id="323" class="1004" name="store_ln630_store_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="16" slack="0"/>
<pin id="325" dir="0" index="1" bw="16" slack="0"/>
<pin id="326" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln630/5 "/>
</bind>
</comp>

<comp id="329" class="1004" name="store_ln632_store_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="0"/>
<pin id="331" dir="0" index="1" bw="32" slack="0"/>
<pin id="332" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln632/5 "/>
</bind>
</comp>

<comp id="335" class="1004" name="store_ln652_store_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln652/5 "/>
</bind>
</comp>

<comp id="341" class="1004" name="store_ln633_store_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="0"/>
<pin id="343" dir="0" index="1" bw="32" slack="0"/>
<pin id="344" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln633/5 "/>
</bind>
</comp>

<comp id="347" class="1004" name="store_ln600_store_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="8" slack="0"/>
<pin id="349" dir="0" index="1" bw="8" slack="0"/>
<pin id="350" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln600/5 "/>
</bind>
</comp>

<comp id="353" class="1004" name="store_ln666_store_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="7" slack="0"/>
<pin id="356" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln666/5 "/>
</bind>
</comp>

<comp id="358" class="1004" name="i_load_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="7" slack="1"/>
<pin id="360" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/6 "/>
</bind>
</comp>

<comp id="361" class="1004" name="icmp_ln666_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="7" slack="0"/>
<pin id="363" dir="0" index="1" bw="7" slack="0"/>
<pin id="364" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln666/6 "/>
</bind>
</comp>

<comp id="367" class="1004" name="i_6_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="7" slack="0"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/6 "/>
</bind>
</comp>

<comp id="373" class="1004" name="store_ln666_store_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="7" slack="0"/>
<pin id="375" dir="0" index="1" bw="7" slack="1"/>
<pin id="376" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln666/6 "/>
</bind>
</comp>

<comp id="378" class="1005" name="outValue_loc_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="2"/>
<pin id="380" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="outValue_loc "/>
</bind>
</comp>

<comp id="384" class="1005" name="p_loc28_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="16" slack="2"/>
<pin id="386" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_loc28 "/>
</bind>
</comp>

<comp id="390" class="1005" name="new_match_len_loc_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="2"/>
<pin id="392" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="new_match_len_loc "/>
</bind>
</comp>

<comp id="396" class="1005" name="new_matchFlag_1_0_0_07_loc_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="2"/>
<pin id="398" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="new_matchFlag_1_0_0_07_loc "/>
</bind>
</comp>

<comp id="402" class="1005" name="p_loc_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="8" slack="2"/>
<pin id="404" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_loc "/>
</bind>
</comp>

<comp id="408" class="1005" name="new_match_loc_loc_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="2"/>
<pin id="410" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="new_match_loc_loc "/>
</bind>
</comp>

<comp id="414" class="1005" name="input_size_1_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="2"/>
<pin id="416" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="input_size_1 "/>
</bind>
</comp>

<comp id="419" class="1005" name="icmp_ln587_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="5"/>
<pin id="421" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln587 "/>
</bind>
</comp>

<comp id="423" class="1005" name="guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh_load_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="1"/>
<pin id="425" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh_load "/>
</bind>
</comp>

<comp id="433" class="1005" name="local_mem_addr_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="14" slack="1"/>
<pin id="435" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="local_mem_addr "/>
</bind>
</comp>

<comp id="438" class="1005" name="local_mem_load_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="8" slack="1"/>
<pin id="440" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="local_mem_load "/>
</bind>
</comp>

<comp id="443" class="1005" name="sub_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="1"/>
<pin id="445" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub "/>
</bind>
</comp>

<comp id="448" class="1005" name="icmp_ln603_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="2"/>
<pin id="450" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln603 "/>
</bind>
</comp>

<comp id="461" class="1005" name="i_4_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="7" slack="0"/>
<pin id="463" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="20" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="20" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="20" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="20" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="20" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="20" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="20" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="70" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="126"><net_src comp="38" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="4" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="133"><net_src comp="40" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="6" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="122" pin="2"/><net_sink comp="128" pin=2"/></net>

<net id="141"><net_src comp="68" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="2" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="147"><net_src comp="88" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="0" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="149"><net_src comp="143" pin="2"/><net_sink comp="136" pin=2"/></net>

<net id="155"><net_src comp="114" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="56" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="150" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="172"><net_src comp="166" pin="4"/><net_sink comp="163" pin=0"/></net>

<net id="176"><net_src comp="58" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="66" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="184"><net_src comp="173" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="173" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="195"><net_src comp="178" pin="4"/><net_sink comp="189" pin=0"/></net>

<net id="196"><net_src comp="58" pin="0"/><net_sink comp="189" pin=2"/></net>

<net id="206"><net_src comp="163" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="225"><net_src comp="64" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="226"><net_src comp="166" pin="4"/><net_sink comp="207" pin=2"/></net>

<net id="227"><net_src comp="0" pin="0"/><net_sink comp="207" pin=8"/></net>

<net id="228"><net_src comp="2" pin="0"/><net_sink comp="207" pin=9"/></net>

<net id="233"><net_src comp="122" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="26" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="238"><net_src comp="8" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="10" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="246"><net_src comp="239" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="250"><net_src comp="12" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="254"><net_src comp="243" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="260"><net_src comp="58" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="8" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="270"><net_src comp="60" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="271"><net_src comp="4" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="6" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="273"><net_src comp="36" pin="0"/><net_sink comp="262" pin=3"/></net>

<net id="274"><net_src comp="0" pin="0"/><net_sink comp="262" pin=4"/></net>

<net id="275"><net_src comp="2" pin="0"/><net_sink comp="262" pin=5"/></net>

<net id="280"><net_src comp="62" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="281"><net_src comp="276" pin="2"/><net_sink comp="207" pin=6"/></net>

<net id="286"><net_src comp="276" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="26" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="291"><net_src comp="14" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="207" pin=5"/></net>

<net id="296"><net_src comp="16" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="207" pin=4"/></net>

<net id="301"><net_src comp="18" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="207" pin=3"/></net>

<net id="309"><net_src comp="306" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="322"><net_src comp="319" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="327"><net_src comp="316" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="14" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="333"><net_src comp="313" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="16" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="339"><net_src comp="310" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="18" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="345"><net_src comp="303" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="10" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="200" pin="4"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="12" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="357"><net_src comp="72" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="365"><net_src comp="358" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="74" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="371"><net_src comp="358" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="76" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="367" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="381"><net_src comp="90" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="207" pin=15"/></net>

<net id="383"><net_src comp="378" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="387"><net_src comp="94" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="207" pin=14"/></net>

<net id="389"><net_src comp="384" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="393"><net_src comp="98" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="207" pin=13"/></net>

<net id="395"><net_src comp="390" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="399"><net_src comp="102" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="207" pin=12"/></net>

<net id="401"><net_src comp="396" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="405"><net_src comp="106" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="207" pin=11"/></net>

<net id="407"><net_src comp="402" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="411"><net_src comp="110" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="207" pin=10"/></net>

<net id="413"><net_src comp="408" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="417"><net_src comp="122" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="422"><net_src comp="229" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="426"><net_src comp="235" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="436"><net_src comp="150" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="441"><net_src comp="157" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="446"><net_src comp="276" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="207" pin=6"/></net>

<net id="451"><net_src comp="282" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="464"><net_src comp="118" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="466"><net_src comp="461" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="467"><net_src comp="461" pin="1"/><net_sink comp="373" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: boosterStream | {3 4 5 6 }
	Port: input_size_c | {1 }
	Port: guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh | {2 }
	Port: match_loc_reg | {5 }
	Port: nextMatchCh | {5 }
	Port: skip_len_reg | {5 }
	Port: match_len_reg | {5 }
	Port: matchFlag_reg | {5 }
 - Input state : 
	Port: lzBooster<255, 16384, 64> : bestMatchStream | {3 4 6 }
	Port: lzBooster<255, 16384, 64> : input_size | {1 }
	Port: lzBooster<255, 16384, 64> : guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh | {1 }
	Port: lzBooster<255, 16384, 64> : match_loc_reg | {1 }
	Port: lzBooster<255, 16384, 64> : nextMatchCh | {1 }
	Port: lzBooster<255, 16384, 64> : skip_len_reg | {3 }
	Port: lzBooster<255, 16384, 64> : match_len_reg | {3 }
	Port: lzBooster<255, 16384, 64> : matchFlag_reg | {3 }
  - Chain level:
	State 1
		br_ln587 : 1
		specmemcore_ln589 : 1
		trunc_ln659 : 1
		br_ln600 : 1
		zext_ln600 : 2
		local_mem_addr : 3
		local_mem_load : 4
	State 2
	State 3
		icmp_ln603 : 1
		call_ln600 : 1
	State 4
	State 5
		store_ln630 : 1
		store_ln632 : 1
		store_ln652 : 1
		store_ln633 : 1
		nextMatchCh_flag_1 : 1
		nextMatchCh_new_1 : 1
		write_ln664 : 1
		br_ln0 : 2
		store_ln600 : 2
		store_ln666 : 1
	State 6
		icmp_ln666 : 1
		i_6 : 1
		br_ln666 : 2
		store_ln666 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------|---------|---------|---------|
| Operation|                    Functional Unit                    |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------------|---------|---------|---------|
|   call   | grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_207 |  2.0652 |   365   |   421   |
|----------|-------------------------------------------------------|---------|---------|---------|
|          |                   icmp_ln587_fu_229                   |    0    |    0    |    39   |
|   icmp   |                   icmp_ln603_fu_282                   |    0    |    0    |    39   |
|          |                   icmp_ln666_fu_361                   |    0    |    0    |    14   |
|----------|-------------------------------------------------------|---------|---------|---------|
|    add   |                       sub_fu_276                      |    0    |    0    |    39   |
|          |                       i_6_fu_367                      |    0    |    0    |    14   |
|----------|-------------------------------------------------------|---------|---------|---------|
|   read   |                input_size_1_read_fu_122               |    0    |    0    |    0    |
|          |            bestMatchStream_read_read_fu_143           |    0    |    0    |    0    |
|----------|-------------------------------------------------------|---------|---------|---------|
|   write  |                 write_ln0_write_fu_128                |    0    |    0    |    0    |
|          |                    grp_write_fu_136                   |    0    |    0    |    0    |
|----------|-------------------------------------------------------|---------|---------|---------|
|   trunc  |                   trunc_ln659_fu_243                  |    0    |    0    |    0    |
|----------|-------------------------------------------------------|---------|---------|---------|
|   zext   |                   zext_ln600_fu_251                   |    0    |    0    |    0    |
|----------|-------------------------------------------------------|---------|---------|---------|
|   fence  |                   fence_ln603_fu_262                  |    0    |    0    |    0    |
|----------|-------------------------------------------------------|---------|---------|---------|
|   Total  |                                                       |  2.0652 |   365   |   566   |
|----------|-------------------------------------------------------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |
+---------+--------+--------+--------+
|local_mem|    8   |    0   |    0   |
+---------+--------+--------+--------+
|  Total  |    8   |    0   |    0   |
+---------+--------+--------+--------+

* Register list:
+-------------------------------------------------------------------------------------+--------+
|                                                                                     |   FF   |
+-------------------------------------------------------------------------------------+--------+
|guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh_load_reg_423|    1   |
|                                     i_4_reg_461                                     |    7   |
|                                  icmp_ln587_reg_419                                 |    1   |
|                                  icmp_ln603_reg_448                                 |    1   |
|                                 input_size_1_reg_414                                |   32   |
|                                local_mem_addr_reg_433                               |   14   |
|                                local_mem_load_reg_438                               |    8   |
|                          new_matchFlag_1_0_0_07_loc_reg_396                         |    1   |
|                              new_match_len_loc_reg_390                              |   32   |
|                              new_match_loc_loc_reg_408                              |   32   |
|                              nextMatchCh_flag_0_reg_173                             |    1   |
|                              nextMatchCh_flag_1_reg_186                             |    1   |
|                              nextMatchCh_loc_0_reg_163                              |    8   |
|                              nextMatchCh_new_1_reg_197                              |    8   |
|                                 outValue_loc_reg_378                                |   32   |
|                                   p_loc28_reg_384                                   |   16   |
|                                    p_loc_reg_402                                    |    8   |
|                                     sub_reg_443                                     |   32   |
+-------------------------------------------------------------------------------------+--------+
|                                        Total                                        |   235  |
+-------------------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                          Comp                         |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                    grp_write_fu_136                   |  p2  |   2  |  32  |   64   ||    0    ||    9    |
|                   grp_access_fu_157                   |  p0  |   2  |  14  |   28   ||    0    ||    9    |
|               nextMatchCh_flag_0_reg_173              |  p0  |   2  |   1  |    2   |
| grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_207 |  p6  |   2  |  32  |   64   ||    0    ||    9    |
|-------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                         Total                         |      |      |      |   158  ||  6.352  ||    0    ||    27   |
|-------------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    2   |   365  |   566  |
|   Memory  |    8   |    -   |    0   |    0   |
|Multiplexer|    -   |    6   |    0   |   27   |
|  Register |    -   |    -   |   235  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |    8   |   600  |   593  |
+-----------+--------+--------+--------+--------+
