// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

#ifndef _image_filter_HH_
#define _image_filter_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "image_filter_AXIvideo2Mat.h"
#include "image_filter_Sobel.h"
#include "image_filter_Sobel_1.h"
#include "image_filter_Mat2AXIvideo.h"
#include "FIFO_image_filter_img_0_data_stream_0_V.h"
#include "FIFO_image_filter_img_1_data_stream_0_V.h"
#include "FIFO_image_filter_img_2_data_stream_0_V.h"

namespace ap_rtl {

struct image_filter : public sc_module {
    // Port declarations 50
    sc_in< sc_lv<32> > input_V_data_V_dout;
    sc_in< sc_logic > input_V_data_V_empty_n;
    sc_out< sc_logic > input_V_data_V_read;
    sc_in< sc_lv<4> > input_V_keep_V_dout;
    sc_in< sc_logic > input_V_keep_V_empty_n;
    sc_out< sc_logic > input_V_keep_V_read;
    sc_in< sc_lv<4> > input_V_strb_V_dout;
    sc_in< sc_logic > input_V_strb_V_empty_n;
    sc_out< sc_logic > input_V_strb_V_read;
    sc_in< sc_lv<1> > input_V_user_V_dout;
    sc_in< sc_logic > input_V_user_V_empty_n;
    sc_out< sc_logic > input_V_user_V_read;
    sc_in< sc_lv<1> > input_V_last_V_dout;
    sc_in< sc_logic > input_V_last_V_empty_n;
    sc_out< sc_logic > input_V_last_V_read;
    sc_in< sc_lv<1> > input_V_id_V_dout;
    sc_in< sc_logic > input_V_id_V_empty_n;
    sc_out< sc_logic > input_V_id_V_read;
    sc_in< sc_lv<1> > input_V_dest_V_dout;
    sc_in< sc_logic > input_V_dest_V_empty_n;
    sc_out< sc_logic > input_V_dest_V_read;
    sc_out< sc_lv<32> > output_V_data_V_din;
    sc_in< sc_logic > output_V_data_V_full_n;
    sc_out< sc_logic > output_V_data_V_write;
    sc_out< sc_lv<4> > output_V_keep_V_din;
    sc_in< sc_logic > output_V_keep_V_full_n;
    sc_out< sc_logic > output_V_keep_V_write;
    sc_out< sc_lv<4> > output_V_strb_V_din;
    sc_in< sc_logic > output_V_strb_V_full_n;
    sc_out< sc_logic > output_V_strb_V_write;
    sc_out< sc_lv<1> > output_V_user_V_din;
    sc_in< sc_logic > output_V_user_V_full_n;
    sc_out< sc_logic > output_V_user_V_write;
    sc_out< sc_lv<1> > output_V_last_V_din;
    sc_in< sc_logic > output_V_last_V_full_n;
    sc_out< sc_logic > output_V_last_V_write;
    sc_out< sc_lv<1> > output_V_id_V_din;
    sc_in< sc_logic > output_V_id_V_full_n;
    sc_out< sc_logic > output_V_id_V_write;
    sc_out< sc_lv<1> > output_V_dest_V_din;
    sc_in< sc_logic > output_V_dest_V_full_n;
    sc_out< sc_logic > output_V_dest_V_write;
    sc_in< sc_lv<32> > rows;
    sc_in< sc_lv<32> > cols;
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;


    // Module declarations
    image_filter(sc_module_name name);
    SC_HAS_PROCESS(image_filter);

    ~image_filter();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    image_filter_AXIvideo2Mat* image_filter_AXIvideo2Mat_U0;
    image_filter_Sobel* image_filter_Sobel_U0;
    image_filter_Sobel_1* image_filter_Sobel_1_U0;
    image_filter_Mat2AXIvideo* image_filter_Mat2AXIvideo_U0;
    FIFO_image_filter_img_0_data_stream_0_V* img_0_data_stream_0_V_U;
    FIFO_image_filter_img_1_data_stream_0_V* img_1_data_stream_0_V_U;
    FIFO_image_filter_img_2_data_stream_0_V* img_2_data_stream_0_V_U;
    sc_signal< sc_logic > image_filter_AXIvideo2Mat_U0_ap_start;
    sc_signal< sc_logic > image_filter_AXIvideo2Mat_U0_ap_done;
    sc_signal< sc_logic > image_filter_AXIvideo2Mat_U0_ap_continue;
    sc_signal< sc_logic > image_filter_AXIvideo2Mat_U0_ap_idle;
    sc_signal< sc_logic > image_filter_AXIvideo2Mat_U0_ap_ready;
    sc_signal< sc_lv<32> > image_filter_AXIvideo2Mat_U0_AXI_video_strm_V_data_V_dout;
    sc_signal< sc_logic > image_filter_AXIvideo2Mat_U0_AXI_video_strm_V_data_V_empty_n;
    sc_signal< sc_logic > image_filter_AXIvideo2Mat_U0_AXI_video_strm_V_data_V_read;
    sc_signal< sc_lv<4> > image_filter_AXIvideo2Mat_U0_AXI_video_strm_V_keep_V_dout;
    sc_signal< sc_logic > image_filter_AXIvideo2Mat_U0_AXI_video_strm_V_keep_V_empty_n;
    sc_signal< sc_logic > image_filter_AXIvideo2Mat_U0_AXI_video_strm_V_keep_V_read;
    sc_signal< sc_lv<4> > image_filter_AXIvideo2Mat_U0_AXI_video_strm_V_strb_V_dout;
    sc_signal< sc_logic > image_filter_AXIvideo2Mat_U0_AXI_video_strm_V_strb_V_empty_n;
    sc_signal< sc_logic > image_filter_AXIvideo2Mat_U0_AXI_video_strm_V_strb_V_read;
    sc_signal< sc_lv<1> > image_filter_AXIvideo2Mat_U0_AXI_video_strm_V_user_V_dout;
    sc_signal< sc_logic > image_filter_AXIvideo2Mat_U0_AXI_video_strm_V_user_V_empty_n;
    sc_signal< sc_logic > image_filter_AXIvideo2Mat_U0_AXI_video_strm_V_user_V_read;
    sc_signal< sc_lv<1> > image_filter_AXIvideo2Mat_U0_AXI_video_strm_V_last_V_dout;
    sc_signal< sc_logic > image_filter_AXIvideo2Mat_U0_AXI_video_strm_V_last_V_empty_n;
    sc_signal< sc_logic > image_filter_AXIvideo2Mat_U0_AXI_video_strm_V_last_V_read;
    sc_signal< sc_lv<1> > image_filter_AXIvideo2Mat_U0_AXI_video_strm_V_id_V_dout;
    sc_signal< sc_logic > image_filter_AXIvideo2Mat_U0_AXI_video_strm_V_id_V_empty_n;
    sc_signal< sc_logic > image_filter_AXIvideo2Mat_U0_AXI_video_strm_V_id_V_read;
    sc_signal< sc_lv<1> > image_filter_AXIvideo2Mat_U0_AXI_video_strm_V_dest_V_dout;
    sc_signal< sc_logic > image_filter_AXIvideo2Mat_U0_AXI_video_strm_V_dest_V_empty_n;
    sc_signal< sc_logic > image_filter_AXIvideo2Mat_U0_AXI_video_strm_V_dest_V_read;
    sc_signal< sc_lv<11> > image_filter_AXIvideo2Mat_U0_rows;
    sc_signal< sc_lv<11> > image_filter_AXIvideo2Mat_U0_cols;
    sc_signal< sc_lv<32> > image_filter_AXIvideo2Mat_U0_img_data_stream_V_din;
    sc_signal< sc_logic > image_filter_AXIvideo2Mat_U0_img_data_stream_V_full_n;
    sc_signal< sc_logic > image_filter_AXIvideo2Mat_U0_img_data_stream_V_write;
    sc_signal< sc_logic > image_filter_Sobel_U0_ap_start;
    sc_signal< sc_logic > image_filter_Sobel_U0_ap_done;
    sc_signal< sc_logic > image_filter_Sobel_U0_ap_continue;
    sc_signal< sc_logic > image_filter_Sobel_U0_ap_idle;
    sc_signal< sc_logic > image_filter_Sobel_U0_ap_ready;
    sc_signal< sc_lv<11> > image_filter_Sobel_U0_rows;
    sc_signal< sc_lv<11> > image_filter_Sobel_U0_cols;
    sc_signal< sc_lv<32> > image_filter_Sobel_U0_p_src_data_stream_V_dout;
    sc_signal< sc_logic > image_filter_Sobel_U0_p_src_data_stream_V_empty_n;
    sc_signal< sc_logic > image_filter_Sobel_U0_p_src_data_stream_V_read;
    sc_signal< sc_lv<32> > image_filter_Sobel_U0_p_dst_data_stream_V_din;
    sc_signal< sc_logic > image_filter_Sobel_U0_p_dst_data_stream_V_full_n;
    sc_signal< sc_logic > image_filter_Sobel_U0_p_dst_data_stream_V_write;
    sc_signal< sc_logic > image_filter_Sobel_1_U0_ap_start;
    sc_signal< sc_logic > image_filter_Sobel_1_U0_ap_done;
    sc_signal< sc_logic > image_filter_Sobel_1_U0_ap_continue;
    sc_signal< sc_logic > image_filter_Sobel_1_U0_ap_idle;
    sc_signal< sc_logic > image_filter_Sobel_1_U0_ap_ready;
    sc_signal< sc_lv<11> > image_filter_Sobel_1_U0_rows;
    sc_signal< sc_lv<11> > image_filter_Sobel_1_U0_cols;
    sc_signal< sc_lv<32> > image_filter_Sobel_1_U0_p_src_data_stream_V_dout;
    sc_signal< sc_logic > image_filter_Sobel_1_U0_p_src_data_stream_V_empty_n;
    sc_signal< sc_logic > image_filter_Sobel_1_U0_p_src_data_stream_V_read;
    sc_signal< sc_lv<32> > image_filter_Sobel_1_U0_p_dst_data_stream_V_din;
    sc_signal< sc_logic > image_filter_Sobel_1_U0_p_dst_data_stream_V_full_n;
    sc_signal< sc_logic > image_filter_Sobel_1_U0_p_dst_data_stream_V_write;
    sc_signal< sc_logic > image_filter_Mat2AXIvideo_U0_ap_start;
    sc_signal< sc_logic > image_filter_Mat2AXIvideo_U0_ap_done;
    sc_signal< sc_logic > image_filter_Mat2AXIvideo_U0_ap_continue;
    sc_signal< sc_logic > image_filter_Mat2AXIvideo_U0_ap_idle;
    sc_signal< sc_logic > image_filter_Mat2AXIvideo_U0_ap_ready;
    sc_signal< sc_lv<11> > image_filter_Mat2AXIvideo_U0_rows;
    sc_signal< sc_lv<11> > image_filter_Mat2AXIvideo_U0_cols;
    sc_signal< sc_lv<32> > image_filter_Mat2AXIvideo_U0_img_data_stream_V_dout;
    sc_signal< sc_logic > image_filter_Mat2AXIvideo_U0_img_data_stream_V_empty_n;
    sc_signal< sc_logic > image_filter_Mat2AXIvideo_U0_img_data_stream_V_read;
    sc_signal< sc_lv<32> > image_filter_Mat2AXIvideo_U0_AXI_video_strm_V_data_V_din;
    sc_signal< sc_logic > image_filter_Mat2AXIvideo_U0_AXI_video_strm_V_data_V_full_n;
    sc_signal< sc_logic > image_filter_Mat2AXIvideo_U0_AXI_video_strm_V_data_V_write;
    sc_signal< sc_lv<4> > image_filter_Mat2AXIvideo_U0_AXI_video_strm_V_keep_V_din;
    sc_signal< sc_logic > image_filter_Mat2AXIvideo_U0_AXI_video_strm_V_keep_V_full_n;
    sc_signal< sc_logic > image_filter_Mat2AXIvideo_U0_AXI_video_strm_V_keep_V_write;
    sc_signal< sc_lv<4> > image_filter_Mat2AXIvideo_U0_AXI_video_strm_V_strb_V_din;
    sc_signal< sc_logic > image_filter_Mat2AXIvideo_U0_AXI_video_strm_V_strb_V_full_n;
    sc_signal< sc_logic > image_filter_Mat2AXIvideo_U0_AXI_video_strm_V_strb_V_write;
    sc_signal< sc_lv<1> > image_filter_Mat2AXIvideo_U0_AXI_video_strm_V_user_V_din;
    sc_signal< sc_logic > image_filter_Mat2AXIvideo_U0_AXI_video_strm_V_user_V_full_n;
    sc_signal< sc_logic > image_filter_Mat2AXIvideo_U0_AXI_video_strm_V_user_V_write;
    sc_signal< sc_lv<1> > image_filter_Mat2AXIvideo_U0_AXI_video_strm_V_last_V_din;
    sc_signal< sc_logic > image_filter_Mat2AXIvideo_U0_AXI_video_strm_V_last_V_full_n;
    sc_signal< sc_logic > image_filter_Mat2AXIvideo_U0_AXI_video_strm_V_last_V_write;
    sc_signal< sc_lv<1> > image_filter_Mat2AXIvideo_U0_AXI_video_strm_V_id_V_din;
    sc_signal< sc_logic > image_filter_Mat2AXIvideo_U0_AXI_video_strm_V_id_V_full_n;
    sc_signal< sc_logic > image_filter_Mat2AXIvideo_U0_AXI_video_strm_V_id_V_write;
    sc_signal< sc_lv<1> > image_filter_Mat2AXIvideo_U0_AXI_video_strm_V_dest_V_din;
    sc_signal< sc_logic > image_filter_Mat2AXIvideo_U0_AXI_video_strm_V_dest_V_full_n;
    sc_signal< sc_logic > image_filter_Mat2AXIvideo_U0_AXI_video_strm_V_dest_V_write;
    sc_signal< sc_logic > ap_sig_hs_continue;
    sc_signal< sc_logic > img_0_data_stream_0_V_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > img_0_data_stream_0_V_din;
    sc_signal< sc_logic > img_0_data_stream_0_V_full_n;
    sc_signal< sc_logic > img_0_data_stream_0_V_write;
    sc_signal< sc_lv<32> > img_0_data_stream_0_V_dout;
    sc_signal< sc_logic > img_0_data_stream_0_V_empty_n;
    sc_signal< sc_logic > img_0_data_stream_0_V_read;
    sc_signal< sc_logic > img_1_data_stream_0_V_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > img_1_data_stream_0_V_din;
    sc_signal< sc_logic > img_1_data_stream_0_V_full_n;
    sc_signal< sc_logic > img_1_data_stream_0_V_write;
    sc_signal< sc_lv<32> > img_1_data_stream_0_V_dout;
    sc_signal< sc_logic > img_1_data_stream_0_V_empty_n;
    sc_signal< sc_logic > img_1_data_stream_0_V_read;
    sc_signal< sc_logic > img_2_data_stream_0_V_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > img_2_data_stream_0_V_din;
    sc_signal< sc_logic > img_2_data_stream_0_V_full_n;
    sc_signal< sc_logic > img_2_data_stream_0_V_write;
    sc_signal< sc_lv<32> > img_2_data_stream_0_V_dout;
    sc_signal< sc_logic > img_2_data_stream_0_V_empty_n;
    sc_signal< sc_logic > img_2_data_stream_0_V_read;
    sc_signal< sc_logic > ap_reg_procdone_image_filter_AXIvideo2Mat_U0;
    sc_signal< sc_logic > ap_sig_hs_done;
    sc_signal< sc_logic > ap_reg_procdone_image_filter_Sobel_U0;
    sc_signal< sc_logic > ap_reg_procdone_image_filter_Sobel_1_U0;
    sc_signal< sc_logic > ap_reg_procdone_image_filter_Mat2AXIvideo_U0;
    sc_signal< sc_logic > ap_CS;
    sc_signal< sc_logic > ap_sig_top_allready;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_logic ap_const_logic_1;
    static const bool ap_true;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sig_hs_continue();
    void thread_ap_sig_hs_done();
    void thread_ap_sig_top_allready();
    void thread_image_filter_AXIvideo2Mat_U0_AXI_video_strm_V_data_V_dout();
    void thread_image_filter_AXIvideo2Mat_U0_AXI_video_strm_V_data_V_empty_n();
    void thread_image_filter_AXIvideo2Mat_U0_AXI_video_strm_V_dest_V_dout();
    void thread_image_filter_AXIvideo2Mat_U0_AXI_video_strm_V_dest_V_empty_n();
    void thread_image_filter_AXIvideo2Mat_U0_AXI_video_strm_V_id_V_dout();
    void thread_image_filter_AXIvideo2Mat_U0_AXI_video_strm_V_id_V_empty_n();
    void thread_image_filter_AXIvideo2Mat_U0_AXI_video_strm_V_keep_V_dout();
    void thread_image_filter_AXIvideo2Mat_U0_AXI_video_strm_V_keep_V_empty_n();
    void thread_image_filter_AXIvideo2Mat_U0_AXI_video_strm_V_last_V_dout();
    void thread_image_filter_AXIvideo2Mat_U0_AXI_video_strm_V_last_V_empty_n();
    void thread_image_filter_AXIvideo2Mat_U0_AXI_video_strm_V_strb_V_dout();
    void thread_image_filter_AXIvideo2Mat_U0_AXI_video_strm_V_strb_V_empty_n();
    void thread_image_filter_AXIvideo2Mat_U0_AXI_video_strm_V_user_V_dout();
    void thread_image_filter_AXIvideo2Mat_U0_AXI_video_strm_V_user_V_empty_n();
    void thread_image_filter_AXIvideo2Mat_U0_ap_continue();
    void thread_image_filter_AXIvideo2Mat_U0_ap_start();
    void thread_image_filter_AXIvideo2Mat_U0_cols();
    void thread_image_filter_AXIvideo2Mat_U0_img_data_stream_V_full_n();
    void thread_image_filter_AXIvideo2Mat_U0_rows();
    void thread_image_filter_Mat2AXIvideo_U0_AXI_video_strm_V_data_V_full_n();
    void thread_image_filter_Mat2AXIvideo_U0_AXI_video_strm_V_dest_V_full_n();
    void thread_image_filter_Mat2AXIvideo_U0_AXI_video_strm_V_id_V_full_n();
    void thread_image_filter_Mat2AXIvideo_U0_AXI_video_strm_V_keep_V_full_n();
    void thread_image_filter_Mat2AXIvideo_U0_AXI_video_strm_V_last_V_full_n();
    void thread_image_filter_Mat2AXIvideo_U0_AXI_video_strm_V_strb_V_full_n();
    void thread_image_filter_Mat2AXIvideo_U0_AXI_video_strm_V_user_V_full_n();
    void thread_image_filter_Mat2AXIvideo_U0_ap_continue();
    void thread_image_filter_Mat2AXIvideo_U0_ap_start();
    void thread_image_filter_Mat2AXIvideo_U0_cols();
    void thread_image_filter_Mat2AXIvideo_U0_img_data_stream_V_dout();
    void thread_image_filter_Mat2AXIvideo_U0_img_data_stream_V_empty_n();
    void thread_image_filter_Mat2AXIvideo_U0_rows();
    void thread_image_filter_Sobel_1_U0_ap_continue();
    void thread_image_filter_Sobel_1_U0_ap_start();
    void thread_image_filter_Sobel_1_U0_cols();
    void thread_image_filter_Sobel_1_U0_p_dst_data_stream_V_full_n();
    void thread_image_filter_Sobel_1_U0_p_src_data_stream_V_dout();
    void thread_image_filter_Sobel_1_U0_p_src_data_stream_V_empty_n();
    void thread_image_filter_Sobel_1_U0_rows();
    void thread_image_filter_Sobel_U0_ap_continue();
    void thread_image_filter_Sobel_U0_ap_start();
    void thread_image_filter_Sobel_U0_cols();
    void thread_image_filter_Sobel_U0_p_dst_data_stream_V_full_n();
    void thread_image_filter_Sobel_U0_p_src_data_stream_V_dout();
    void thread_image_filter_Sobel_U0_p_src_data_stream_V_empty_n();
    void thread_image_filter_Sobel_U0_rows();
    void thread_img_0_data_stream_0_V_U_ap_dummy_ce();
    void thread_img_0_data_stream_0_V_din();
    void thread_img_0_data_stream_0_V_read();
    void thread_img_0_data_stream_0_V_write();
    void thread_img_1_data_stream_0_V_U_ap_dummy_ce();
    void thread_img_1_data_stream_0_V_din();
    void thread_img_1_data_stream_0_V_read();
    void thread_img_1_data_stream_0_V_write();
    void thread_img_2_data_stream_0_V_U_ap_dummy_ce();
    void thread_img_2_data_stream_0_V_din();
    void thread_img_2_data_stream_0_V_read();
    void thread_img_2_data_stream_0_V_write();
    void thread_input_V_data_V_read();
    void thread_input_V_dest_V_read();
    void thread_input_V_id_V_read();
    void thread_input_V_keep_V_read();
    void thread_input_V_last_V_read();
    void thread_input_V_strb_V_read();
    void thread_input_V_user_V_read();
    void thread_output_V_data_V_din();
    void thread_output_V_data_V_write();
    void thread_output_V_dest_V_din();
    void thread_output_V_dest_V_write();
    void thread_output_V_id_V_din();
    void thread_output_V_id_V_write();
    void thread_output_V_keep_V_din();
    void thread_output_V_keep_V_write();
    void thread_output_V_last_V_din();
    void thread_output_V_last_V_write();
    void thread_output_V_strb_V_din();
    void thread_output_V_strb_V_write();
    void thread_output_V_user_V_din();
    void thread_output_V_user_V_write();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
