

================================================================
== Vitis HLS Report for 'load_tile_mm'
================================================================
* Date:           Tue Oct 21 00:22:14 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- InputTileHread   |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + InputTileWread  |        ?|        ?|        11|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     516|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     137|    -|
|Register         |        -|     -|     272|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     272|     653|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln428_fu_181_p2              |         +|   0|  0|  16|           9|           5|
    |add_ln42_1_fu_267_p2             |         +|   0|  0|  16|           9|           4|
    |add_ln42_2_fu_353_p2             |         +|   0|  0|  16|           9|           1|
    |add_ln42_fu_257_p2               |         +|   0|  0|  16|           9|           4|
    |add_ln431_fu_213_p2              |         +|   0|  0|  16|           9|           5|
    |add_ln46_1_fu_359_p2             |         +|   0|  0|  18|          11|          11|
    |add_ln46_fu_273_p2               |         +|   0|  0|  17|          10|           4|
    |add_ln47_fu_364_p2               |         +|   0|  0|  17|          10|          10|
    |add_ln51_fu_467_p2               |         +|   0|  0|  16|           9|           1|
    |add_ln53_1_fu_477_p2             |         +|   0|  0|  18|          11|          11|
    |add_ln53_fu_283_p2               |         +|   0|  0|  16|           9|           4|
    |add_ln54_fu_482_p2               |         +|   0|  0|  17|          10|          10|
    |add_ln56_1_fu_542_p2             |         +|   0|  0|  71|          64|          64|
    |add_ln56_2_fu_309_p2             |         +|   0|  0|  17|          10|          10|
    |add_ln56_3_fu_452_p2             |         +|   0|  0|  18|          11|          11|
    |add_ln56_fu_533_p2               |         +|   0|  0|  26|          19|          19|
    |sub_ln56_1_fu_338_p2             |         -|   0|  0|  18|          11|          11|
    |sub_ln56_fu_427_p2               |         -|   0|  0|  26|          19|          19|
    |icmp_ln42_fu_348_p2              |      icmp|   0|  0|  16|           9|           9|
    |icmp_ln48_fu_389_p2              |      icmp|   0|  0|  17|          10|           8|
    |icmp_ln51_fu_462_p2              |      icmp|   0|  0|  16|           9|           9|
    |icmp_ln55_fu_503_p2              |      icmp|   0|  0|  17|          10|           8|
    |ap_block_state1                  |        or|   0|  0|   2|           1|           1|
    |ix_fu_495_p3                     |    select|   0|  0|  10|           1|           1|
    |iy_1_fu_395_p3                   |    select|   0|  0|   8|           1|           3|
    |iy_fu_377_p3                     |    select|   0|  0|  10|           1|           1|
    |select_ln55_fu_513_p3            |    select|   0|  0|   8|           1|           3|
    |select_ln56_cast_cast_fu_241_p3  |    select|   0|  0|   5|           1|           5|
    |th_eff_fu_205_p3                 |    select|   0|  0|   8|           1|           8|
    |tw_eff_fu_233_p3                 |    select|   0|  0|   8|           1|           8|
    |xor_ln428_fu_199_p2              |       xor|   0|  0|   8|           8|           2|
    |xor_ln431_fu_227_p2              |       xor|   0|  0|   8|           8|           2|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 516|         311|         272|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  65|         14|    1|         14|
    |ap_done           |   9|          2|    1|          2|
    |ap_return_0       |   9|          2|    9|         18|
    |ap_return_1       |   9|          2|    8|         16|
    |ap_return_2       |   9|          2|    1|          2|
    |gmem_in_blk_n_AR  |   9|          2|    1|          2|
    |gmem_in_blk_n_R   |   9|          2|    1|          2|
    |px_reg_166        |   9|          2|    9|         18|
    |py_fu_114         |   9|          2|    9|         18|
    +------------------+----+-----------+-----+-----------+
    |Total             | 137|         30|   40|         92|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |add_ln42_1_reg_612             |   9|   0|    9|          0|
    |add_ln42_2_reg_645             |   9|   0|    9|          0|
    |add_ln42_reg_607               |   9|   0|    9|          0|
    |add_ln46_reg_617               |  10|   0|   10|          0|
    |add_ln51_reg_663               |   9|   0|    9|          0|
    |ap_CS_fsm                      |  13|   0|   13|          0|
    |ap_done_reg                    |   1|   0|    1|          0|
    |ap_return_0_preg               |   9|   0|    9|          0|
    |ap_return_1_preg               |   8|   0|    9|          1|
    |ap_return_2_preg               |   1|   0|    1|          0|
    |gmem_in_addr_read_reg_674      |  32|   0|   32|          0|
    |gmem_in_addr_reg_668           |  64|   0|   64|          0|
    |inbuf_addr_reg_655             |  11|   0|   11|          0|
    |px_reg_166                     |   9|   0|    9|          0|
    |py_fu_114                      |   9|   0|    9|          0|
    |select_ln56_cast_cast_reg_602  |   3|   0|   10|          7|
    |sext_ln46_reg_622              |  11|   0|   11|          0|
    |sext_ln53_1_reg_632            |  10|   0|   10|          0|
    |sext_ln53_reg_627              |  11|   0|   11|          0|
    |sub_ln56_1_reg_637             |   9|   0|   11|          2|
    |sub_ln56_reg_650               |  17|   0|   19|          2|
    |w0_cast2_reg_597               |   8|   0|    9|          1|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 272|   0|  285|         13|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  load_tile_mm|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  load_tile_mm|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  load_tile_mm|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  load_tile_mm|  return value|
|ap_continue             |   in|    1|  ap_ctrl_hs|  load_tile_mm|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  load_tile_mm|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  load_tile_mm|  return value|
|ap_return_0             |  out|    9|  ap_ctrl_hs|  load_tile_mm|  return value|
|ap_return_1             |  out|    9|  ap_ctrl_hs|  load_tile_mm|  return value|
|ap_return_2             |  out|    1|  ap_ctrl_hs|  load_tile_mm|  return value|
|m_axi_gmem_in_AWVALID   |  out|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_AWREADY   |   in|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_AWADDR    |  out|   64|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_AWID      |  out|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_AWLEN     |  out|   32|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_AWSIZE    |  out|    3|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_AWBURST   |  out|    2|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_AWLOCK    |  out|    2|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_AWCACHE   |  out|    4|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_AWPROT    |  out|    3|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_AWQOS     |  out|    4|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_AWREGION  |  out|    4|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_AWUSER    |  out|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_WVALID    |  out|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_WREADY    |   in|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_WDATA     |  out|   32|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_WSTRB     |  out|    4|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_WLAST     |  out|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_WID       |  out|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_WUSER     |  out|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_ARVALID   |  out|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_ARREADY   |   in|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_ARADDR    |  out|   64|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_ARID      |  out|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_ARLEN     |  out|   32|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_ARSIZE    |  out|    3|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_ARBURST   |  out|    2|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_ARLOCK    |  out|    2|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_ARCACHE   |  out|    4|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_ARPROT    |  out|    3|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_ARQOS     |  out|    4|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_ARREGION  |  out|    4|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_ARUSER    |  out|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_RVALID    |   in|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_RREADY    |  out|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_RDATA     |   in|   32|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_RLAST     |   in|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_RID       |   in|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_RFIFONUM  |   in|    9|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_RUSER     |   in|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_RRESP     |   in|    2|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_BVALID    |   in|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_BREADY    |  out|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_BRESP     |   in|    2|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_BID       |   in|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_BUSER     |   in|    1|       m_axi|       gmem_in|       pointer|
|input_ftmap             |   in|   64|     ap_none|   input_ftmap|        scalar|
|h0                      |   in|    9|     ap_none|            h0|        scalar|
|w0                      |   in|    8|     ap_none|            w0|        scalar|
|phase                   |   in|    1|     ap_none|         phase|        scalar|
|inbuf_address0          |  out|   11|   ap_memory|         inbuf|         array|
|inbuf_ce0               |  out|    1|   ap_memory|         inbuf|         array|
|inbuf_we0               |  out|    1|   ap_memory|         inbuf|         array|
|inbuf_d0                |  out|   32|   ap_memory|         inbuf|         array|
+------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.54>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%py = alloca i32 1"   --->   Operation 14 'alloca' 'py' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%phase_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %phase"   --->   Operation 15 'read' 'phase_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%w0_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %w0"   --->   Operation 16 'read' 'w0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%h0_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %h0"   --->   Operation 17 'read' 'h0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap"   --->   Operation 18 'read' 'input_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%w0_cast2 = zext i8 %w0_read"   --->   Operation 19 'zext' 'w0_cast2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.77ns)   --->   "%add_ln428 = add i9 %h0_read, i9 16" [src/srcnn.cpp:428]   --->   Operation 20 'add' 'add_ln428' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_1)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln428, i32 8" [src/srcnn.cpp:428]   --->   Operation 21 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_1)   --->   "%trunc_ln427 = trunc i9 %h0_read" [src/srcnn.cpp:427]   --->   Operation 22 'trunc' 'trunc_ln427' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_1)   --->   "%xor_ln428 = xor i8 %trunc_ln427, i8 255" [src/srcnn.cpp:428]   --->   Operation 23 'xor' 'xor_ln428' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_1)   --->   "%th_eff = select i1 %tmp, i8 %xor_ln428, i8 16" [src/srcnn.cpp:428]   --->   Operation 24 'select' 'th_eff' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.76ns)   --->   "%add_ln431 = add i9 %w0_cast2, i9 16" [src/srcnn.cpp:431]   --->   Operation 25 'add' 'add_ln431' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln431, i32 8" [src/srcnn.cpp:431]   --->   Operation 26 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%xor_ln431 = xor i8 %w0_read, i8 255" [src/srcnn.cpp:431]   --->   Operation 27 'xor' 'xor_ln431' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%tw_eff = select i1 %tmp_5, i8 %xor_ln431, i8 16" [src/srcnn.cpp:431]   --->   Operation 28 'select' 'tw_eff' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.38ns)   --->   "%select_ln56_cast_cast = select i1 %phase_read, i10 28, i10 0"   --->   Operation 29 'select' 'select_ln56_cast_cast' <Predicate = true> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%h0_cast11_i = zext i9 %h0_read"   --->   Operation 30 'zext' 'h0_cast11_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %inbuf, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_in, void @empty_35, i32 0, i32 0, void @empty_36, i32 0, i32 65025, void @empty_18, void @empty_37, void @empty_36, i32 16, i32 16, i32 16, i32 16, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specpipeline_ln40 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_36" [src/srcnn.cpp:40->src/srcnn.cpp:436]   --->   Operation 33 'specpipeline' 'specpipeline_ln40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%tw_eff_cast = zext i8 %tw_eff" [src/srcnn.cpp:431]   --->   Operation 34 'zext' 'tw_eff_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.76ns) (out node of the LUT)   --->   "%add_ln42 = add i9 %tw_eff_cast, i9 12" [src/srcnn.cpp:42->src/srcnn.cpp:436]   --->   Operation 35 'add' 'add_ln42' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_1)   --->   "%th_eff_cast = zext i8 %th_eff" [src/srcnn.cpp:428]   --->   Operation 36 'zext' 'th_eff_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.76ns) (out node of the LUT)   --->   "%add_ln42_1 = add i9 %th_eff_cast, i9 12" [src/srcnn.cpp:42->src/srcnn.cpp:436]   --->   Operation 37 'add' 'add_ln42_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.77ns)   --->   "%add_ln46 = add i10 %h0_cast11_i, i10 1018" [src/srcnn.cpp:46->src/srcnn.cpp:436]   --->   Operation 38 'add' 'add_ln46' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln46 = sext i10 %add_ln46" [src/srcnn.cpp:46->src/srcnn.cpp:436]   --->   Operation 39 'sext' 'sext_ln46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.76ns)   --->   "%add_ln53 = add i9 %w0_cast2, i9 506" [src/srcnn.cpp:53->src/srcnn.cpp:436]   --->   Operation 40 'add' 'add_ln53' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln53 = sext i9 %add_ln53" [src/srcnn.cpp:53->src/srcnn.cpp:436]   --->   Operation 41 'sext' 'sext_ln53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln53_1 = sext i9 %add_ln53" [src/srcnn.cpp:53->src/srcnn.cpp:436]   --->   Operation 42 'sext' 'sext_ln53_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.42ns)   --->   "%store_ln42 = store i9 0, i9 %py" [src/srcnn.cpp:42->src/srcnn.cpp:436]   --->   Operation 43 'store' 'store_ln42' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln42 = br void %for.body.i" [src/srcnn.cpp:42->src/srcnn.cpp:436]   --->   Operation 44 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.24>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%py_1 = load i9 %py" [src/srcnn.cpp:42->src/srcnn.cpp:436]   --->   Operation 45 'load' 'py_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln56_3 = zext i9 %py_1" [src/srcnn.cpp:56->src/srcnn.cpp:436]   --->   Operation 46 'zext' 'zext_ln56_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.77ns)   --->   "%add_ln56_2 = add i10 %select_ln56_cast_cast, i10 %zext_ln56_3" [src/srcnn.cpp:56->src/srcnn.cpp:436]   --->   Operation 47 'add' 'add_ln56_2' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln56 = trunc i10 %add_ln56_2" [src/srcnn.cpp:56->src/srcnn.cpp:436]   --->   Operation 48 'trunc' 'trunc_ln56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln56, i5 0" [src/srcnn.cpp:56->src/srcnn.cpp:436]   --->   Operation 49 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln56_1 = trunc i10 %add_ln56_2" [src/srcnn.cpp:56->src/srcnn.cpp:436]   --->   Operation 50 'trunc' 'trunc_ln56_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %trunc_ln56_1, i2 0" [src/srcnn.cpp:56->src/srcnn.cpp:436]   --->   Operation 51 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.79ns)   --->   "%sub_ln56_1 = sub i11 %p_shl, i11 %p_shl1" [src/srcnn.cpp:56->src/srcnn.cpp:436]   --->   Operation 52 'sub' 'sub_ln56_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i9 %py_1" [src/srcnn.cpp:42->src/srcnn.cpp:436]   --->   Operation 53 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.77ns)   --->   "%icmp_ln42 = icmp_eq  i9 %py_1, i9 %add_ln42_1" [src/srcnn.cpp:42->src/srcnn.cpp:436]   --->   Operation 54 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.77ns)   --->   "%add_ln42_2 = add i9 %py_1, i9 1" [src/srcnn.cpp:42->src/srcnn.cpp:436]   --->   Operation 55 'add' 'add_ln42_2' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %icmp_ln42, void %for.body.split.i, void %load_tile_mm.exit" [src/srcnn.cpp:42->src/srcnn.cpp:436]   --->   Operation 56 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [src/srcnn.cpp:42->src/srcnn.cpp:436]   --->   Operation 57 'specloopname' 'specloopname_ln42' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.78ns)   --->   "%add_ln46_1 = add i11 %sext_ln46, i11 %zext_ln42" [src/srcnn.cpp:46->src/srcnn.cpp:436]   --->   Operation 58 'add' 'add_ln46_1' <Predicate = (!icmp_ln42)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.78ns)   --->   "%add_ln47 = add i10 %add_ln46, i10 %zext_ln56_3" [src/srcnn.cpp:47->src/srcnn.cpp:436]   --->   Operation 59 'add' 'add_ln47' <Predicate = (!icmp_ln42)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %add_ln46_1, i32 10" [src/srcnn.cpp:47->src/srcnn.cpp:436]   --->   Operation 60 'bitselect' 'tmp_6' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.40ns)   --->   "%iy = select i1 %tmp_6, i10 0, i10 %add_ln47" [src/srcnn.cpp:47->src/srcnn.cpp:436]   --->   Operation 61 'select' 'iy' <Predicate = (!icmp_ln42)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i10 %iy" [src/srcnn.cpp:46->src/srcnn.cpp:436]   --->   Operation 62 'trunc' 'trunc_ln46' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.78ns)   --->   "%icmp_ln48 = icmp_ugt  i10 %iy, i10 254" [src/srcnn.cpp:48->src/srcnn.cpp:436]   --->   Operation 63 'icmp' 'icmp_ln48' <Predicate = (!icmp_ln42)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.39ns)   --->   "%iy_1 = select i1 %icmp_ln48, i8 254, i8 %trunc_ln46" [src/srcnn.cpp:48->src/srcnn.cpp:436]   --->   Operation 64 'select' 'iy_1' <Predicate = (!icmp_ln42)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %iy_1, i10 0" [src/srcnn.cpp:56->src/srcnn.cpp:436]   --->   Operation 65 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i18 %shl_ln" [src/srcnn.cpp:56->src/srcnn.cpp:436]   --->   Operation 66 'zext' 'zext_ln56' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%shl_ln56_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %iy_1, i2 0" [src/srcnn.cpp:56->src/srcnn.cpp:436]   --->   Operation 67 'bitconcatenate' 'shl_ln56_1' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln56_1 = zext i10 %shl_ln56_1" [src/srcnn.cpp:56->src/srcnn.cpp:436]   --->   Operation 68 'zext' 'zext_ln56_1' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.87ns)   --->   "%sub_ln56 = sub i19 %zext_ln56, i19 %zext_ln56_1" [src/srcnn.cpp:56->src/srcnn.cpp:436]   --->   Operation 69 'sub' 'sub_ln56' <Predicate = (!icmp_ln42)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.42ns)   --->   "%br_ln51 = br void %for.body10.i" [src/srcnn.cpp:51->src/srcnn.cpp:436]   --->   Operation 70 'br' 'br_ln51' <Predicate = (!icmp_ln42)> <Delay = 0.42>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%mrv = insertvalue i19 <undef>, i9 %h0_read" [src/srcnn.cpp:436]   --->   Operation 71 'insertvalue' 'mrv' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i19 %mrv, i9 %w0_cast2" [src/srcnn.cpp:436]   --->   Operation 72 'insertvalue' 'mrv_1' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i19 %mrv_1, i1 %phase_read" [src/srcnn.cpp:436]   --->   Operation 73 'insertvalue' 'mrv_2' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%ret_ln436 = ret i19 %mrv_2" [src/srcnn.cpp:436]   --->   Operation 74 'ret' 'ret_ln436' <Predicate = (icmp_ln42)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.93>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%px = phi i9 0, void %for.body.split.i, i9 %add_ln51, void %for.body10.split.i" [src/srcnn.cpp:53->src/srcnn.cpp:436]   --->   Operation 75 'phi' 'px' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln56_4 = zext i9 %px" [src/srcnn.cpp:56->src/srcnn.cpp:436]   --->   Operation 76 'zext' 'zext_ln56_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.79ns)   --->   "%add_ln56_3 = add i11 %sub_ln56_1, i11 %zext_ln56_4" [src/srcnn.cpp:56->src/srcnn.cpp:436]   --->   Operation 77 'add' 'add_ln56_3' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln56_5 = zext i11 %add_ln56_3" [src/srcnn.cpp:56->src/srcnn.cpp:436]   --->   Operation 78 'zext' 'zext_ln56_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%inbuf_addr = getelementptr i32 %inbuf, i64 0, i64 %zext_ln56_5" [src/srcnn.cpp:56->src/srcnn.cpp:436]   --->   Operation 79 'getelementptr' 'inbuf_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.77ns)   --->   "%icmp_ln51 = icmp_eq  i9 %px, i9 %add_ln42" [src/srcnn.cpp:51->src/srcnn.cpp:436]   --->   Operation 80 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.77ns)   --->   "%add_ln51 = add i9 %px, i9 1" [src/srcnn.cpp:51->src/srcnn.cpp:436]   --->   Operation 81 'add' 'add_ln51' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %icmp_ln51, void %for.body10.split.i, void %for.inc26.loopexit.i" [src/srcnn.cpp:51->src/srcnn.cpp:436]   --->   Operation 82 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i9 %px" [src/srcnn.cpp:53->src/srcnn.cpp:436]   --->   Operation 83 'zext' 'zext_ln53' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.77ns)   --->   "%add_ln53_1 = add i11 %sext_ln53, i11 %zext_ln56_4" [src/srcnn.cpp:53->src/srcnn.cpp:436]   --->   Operation 84 'add' 'add_ln53_1' <Predicate = (!icmp_ln51)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.77ns)   --->   "%add_ln54 = add i10 %sext_ln53_1, i10 %zext_ln53" [src/srcnn.cpp:54->src/srcnn.cpp:436]   --->   Operation 85 'add' 'add_ln54' <Predicate = (!icmp_ln51)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %add_ln53_1, i32 10" [src/srcnn.cpp:54->src/srcnn.cpp:436]   --->   Operation 86 'bitselect' 'tmp_7' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.40ns)   --->   "%ix = select i1 %tmp_7, i10 0, i10 %add_ln54" [src/srcnn.cpp:54->src/srcnn.cpp:436]   --->   Operation 87 'select' 'ix' <Predicate = (!icmp_ln51)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.78ns)   --->   "%icmp_ln55 = icmp_ugt  i10 %ix, i10 254" [src/srcnn.cpp:55->src/srcnn.cpp:436]   --->   Operation 88 'icmp' 'icmp_ln55' <Predicate = (!icmp_ln51)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node add_ln56)   --->   "%trunc_ln56_2 = trunc i10 %ix" [src/srcnn.cpp:56->src/srcnn.cpp:436]   --->   Operation 89 'trunc' 'trunc_ln56_2' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node add_ln56)   --->   "%select_ln55 = select i1 %icmp_ln55, i8 254, i8 %trunc_ln56_2" [src/srcnn.cpp:55->src/srcnn.cpp:436]   --->   Operation 90 'select' 'select_ln55' <Predicate = (!icmp_ln51)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node add_ln56)   --->   "%shl_ln56_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %select_ln55, i2 0" [src/srcnn.cpp:56->src/srcnn.cpp:436]   --->   Operation 91 'bitconcatenate' 'shl_ln56_2' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node add_ln56)   --->   "%zext_ln56_2 = zext i10 %shl_ln56_2" [src/srcnn.cpp:56->src/srcnn.cpp:436]   --->   Operation 92 'zext' 'zext_ln56_2' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln56 = add i19 %sub_ln56, i19 %zext_ln56_2" [src/srcnn.cpp:56->src/srcnn.cpp:436]   --->   Operation 93 'add' 'add_ln56' <Predicate = (!icmp_ln51)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln56 = sext i19 %add_ln56" [src/srcnn.cpp:56->src/srcnn.cpp:436]   --->   Operation 94 'sext' 'sext_ln56' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (1.08ns)   --->   "%add_ln56_1 = add i64 %sext_ln56, i64 %input_ftmap_read" [src/srcnn.cpp:56->src/srcnn.cpp:436]   --->   Operation 95 'add' 'add_ln56_1' <Predicate = (!icmp_ln51)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln56_1, i32 2, i32 63" [src/srcnn.cpp:56->src/srcnn.cpp:436]   --->   Operation 96 'partselect' 'trunc_ln8' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln56_1 = sext i62 %trunc_ln8" [src/srcnn.cpp:56->src/srcnn.cpp:436]   --->   Operation 97 'sext' 'sext_ln56_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%gmem_in_addr = getelementptr i32 %gmem_in, i64 %sext_ln56_1" [src/srcnn.cpp:56->src/srcnn.cpp:436]   --->   Operation 98 'getelementptr' 'gmem_in_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.42ns)   --->   "%store_ln42 = store i9 %add_ln42_2, i9 %py" [src/srcnn.cpp:42->src/srcnn.cpp:436]   --->   Operation 99 'store' 'store_ln42' <Predicate = (icmp_ln51)> <Delay = 0.42>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln42 = br void %for.body.i" [src/srcnn.cpp:42->src/srcnn.cpp:436]   --->   Operation 100 'br' 'br_ln42' <Predicate = (icmp_ln51)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 101 [8/8] (7.30ns)   --->   "%gmem_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_in_addr, i32 1" [src/srcnn.cpp:56->src/srcnn.cpp:436]   --->   Operation 101 'readreq' 'gmem_in_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 102 [7/8] (7.30ns)   --->   "%gmem_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_in_addr, i32 1" [src/srcnn.cpp:56->src/srcnn.cpp:436]   --->   Operation 102 'readreq' 'gmem_in_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 103 [6/8] (7.30ns)   --->   "%gmem_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_in_addr, i32 1" [src/srcnn.cpp:56->src/srcnn.cpp:436]   --->   Operation 103 'readreq' 'gmem_in_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 104 [5/8] (7.30ns)   --->   "%gmem_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_in_addr, i32 1" [src/srcnn.cpp:56->src/srcnn.cpp:436]   --->   Operation 104 'readreq' 'gmem_in_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 105 [4/8] (7.30ns)   --->   "%gmem_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_in_addr, i32 1" [src/srcnn.cpp:56->src/srcnn.cpp:436]   --->   Operation 105 'readreq' 'gmem_in_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 106 [3/8] (7.30ns)   --->   "%gmem_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_in_addr, i32 1" [src/srcnn.cpp:56->src/srcnn.cpp:436]   --->   Operation 106 'readreq' 'gmem_in_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 107 [2/8] (7.30ns)   --->   "%gmem_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_in_addr, i32 1" [src/srcnn.cpp:56->src/srcnn.cpp:436]   --->   Operation 107 'readreq' 'gmem_in_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 108 [1/8] (7.30ns)   --->   "%gmem_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_in_addr, i32 1" [src/srcnn.cpp:56->src/srcnn.cpp:436]   --->   Operation 108 'readreq' 'gmem_in_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 109 [1/1] (7.30ns)   --->   "%gmem_in_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_in_addr" [src/srcnn.cpp:56->src/srcnn.cpp:436]   --->   Operation 109 'read' 'gmem_in_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 1.23>
ST_13 : Operation 110 [1/1] (0.00ns)   --->   "%specloopname_ln51 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [src/srcnn.cpp:51->src/srcnn.cpp:436]   --->   Operation 110 'specloopname' 'specloopname_ln51' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 111 [1/1] (0.00ns)   --->   "%bitcast_ln56 = bitcast i32 %gmem_in_addr_read" [src/srcnn.cpp:56->src/srcnn.cpp:436]   --->   Operation 111 'bitcast' 'bitcast_ln56' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 112 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 %bitcast_ln56, i11 %inbuf_addr" [src/srcnn.cpp:56->src/srcnn.cpp:436]   --->   Operation 112 'store' 'store_ln56' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1568> <RAM>
ST_13 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln51 = br void %for.body10.i" [src/srcnn.cpp:51->src/srcnn.cpp:436]   --->   Operation 113 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ h0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ phase]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inbuf]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
py                    (alloca        ) [ 01111111111111]
phase_read            (read          ) [ 00111111111111]
w0_read               (read          ) [ 00000000000000]
h0_read               (read          ) [ 00111111111111]
input_ftmap_read      (read          ) [ 00111111111111]
w0_cast2              (zext          ) [ 00111111111111]
add_ln428             (add           ) [ 00000000000000]
tmp                   (bitselect     ) [ 00000000000000]
trunc_ln427           (trunc         ) [ 00000000000000]
xor_ln428             (xor           ) [ 00000000000000]
th_eff                (select        ) [ 00000000000000]
add_ln431             (add           ) [ 00000000000000]
tmp_5                 (bitselect     ) [ 00000000000000]
xor_ln431             (xor           ) [ 00000000000000]
tw_eff                (select        ) [ 00000000000000]
select_ln56_cast_cast (select        ) [ 00111111111111]
h0_cast11_i           (zext          ) [ 00000000000000]
specmemcore_ln0       (specmemcore   ) [ 00000000000000]
specinterface_ln0     (specinterface ) [ 00000000000000]
specpipeline_ln40     (specpipeline  ) [ 00000000000000]
tw_eff_cast           (zext          ) [ 00000000000000]
add_ln42              (add           ) [ 00111111111111]
th_eff_cast           (zext          ) [ 00000000000000]
add_ln42_1            (add           ) [ 00111111111111]
add_ln46              (add           ) [ 00111111111111]
sext_ln46             (sext          ) [ 00111111111111]
add_ln53              (add           ) [ 00000000000000]
sext_ln53             (sext          ) [ 00111111111111]
sext_ln53_1           (sext          ) [ 00111111111111]
store_ln42            (store         ) [ 00000000000000]
br_ln42               (br            ) [ 00000000000000]
py_1                  (load          ) [ 00000000000000]
zext_ln56_3           (zext          ) [ 00000000000000]
add_ln56_2            (add           ) [ 00000000000000]
trunc_ln56            (trunc         ) [ 00000000000000]
p_shl                 (bitconcatenate) [ 00000000000000]
trunc_ln56_1          (trunc         ) [ 00000000000000]
p_shl1                (bitconcatenate) [ 00000000000000]
sub_ln56_1            (sub           ) [ 00011111111111]
zext_ln42             (zext          ) [ 00000000000000]
icmp_ln42             (icmp          ) [ 00111111111111]
add_ln42_2            (add           ) [ 00011111111111]
br_ln42               (br            ) [ 00000000000000]
specloopname_ln42     (specloopname  ) [ 00000000000000]
add_ln46_1            (add           ) [ 00000000000000]
add_ln47              (add           ) [ 00000000000000]
tmp_6                 (bitselect     ) [ 00000000000000]
iy                    (select        ) [ 00000000000000]
trunc_ln46            (trunc         ) [ 00000000000000]
icmp_ln48             (icmp          ) [ 00000000000000]
iy_1                  (select        ) [ 00000000000000]
shl_ln                (bitconcatenate) [ 00000000000000]
zext_ln56             (zext          ) [ 00000000000000]
shl_ln56_1            (bitconcatenate) [ 00000000000000]
zext_ln56_1           (zext          ) [ 00000000000000]
sub_ln56              (sub           ) [ 00011111111111]
br_ln51               (br            ) [ 00111111111111]
mrv                   (insertvalue   ) [ 00000000000000]
mrv_1                 (insertvalue   ) [ 00000000000000]
mrv_2                 (insertvalue   ) [ 00000000000000]
ret_ln436             (ret           ) [ 00000000000000]
px                    (phi           ) [ 00010000000000]
zext_ln56_4           (zext          ) [ 00000000000000]
add_ln56_3            (add           ) [ 00000000000000]
zext_ln56_5           (zext          ) [ 00000000000000]
inbuf_addr            (getelementptr ) [ 00001111111111]
icmp_ln51             (icmp          ) [ 00111111111111]
add_ln51              (add           ) [ 00111111111111]
br_ln51               (br            ) [ 00000000000000]
zext_ln53             (zext          ) [ 00000000000000]
add_ln53_1            (add           ) [ 00000000000000]
add_ln54              (add           ) [ 00000000000000]
tmp_7                 (bitselect     ) [ 00000000000000]
ix                    (select        ) [ 00000000000000]
icmp_ln55             (icmp          ) [ 00000000000000]
trunc_ln56_2          (trunc         ) [ 00000000000000]
select_ln55           (select        ) [ 00000000000000]
shl_ln56_2            (bitconcatenate) [ 00000000000000]
zext_ln56_2           (zext          ) [ 00000000000000]
add_ln56              (add           ) [ 00000000000000]
sext_ln56             (sext          ) [ 00000000000000]
add_ln56_1            (add           ) [ 00000000000000]
trunc_ln8             (partselect    ) [ 00000000000000]
sext_ln56_1           (sext          ) [ 00000000000000]
gmem_in_addr          (getelementptr ) [ 00001111111110]
store_ln42            (store         ) [ 00000000000000]
br_ln42               (br            ) [ 00000000000000]
gmem_in_load_req      (readreq       ) [ 00000000000000]
gmem_in_addr_read     (read          ) [ 00000000000001]
specloopname_ln51     (specloopname  ) [ 00000000000000]
bitcast_ln56          (bitcast       ) [ 00000000000000]
store_ln56            (store         ) [ 00000000000000]
br_ln51               (br            ) [ 00111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_in"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_ftmap">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_ftmap"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="h0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="w0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w0"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="phase">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phase"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="inbuf">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inbuf"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_35"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_37"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i6.i5"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i9.i2"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i8.i10"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="114" class="1004" name="py_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="py/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="phase_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="phase_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="w0_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="0"/>
<pin id="126" dir="0" index="1" bw="8" slack="0"/>
<pin id="127" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w0_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="h0_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="9" slack="0"/>
<pin id="132" dir="0" index="1" bw="9" slack="0"/>
<pin id="133" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="h0_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="input_ftmap_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="64" slack="0"/>
<pin id="138" dir="0" index="1" bw="64" slack="0"/>
<pin id="139" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_ftmap_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_readreq_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="1"/>
<pin id="145" dir="0" index="2" bw="1" slack="0"/>
<pin id="146" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_in_load_req/4 "/>
</bind>
</comp>

<comp id="149" class="1004" name="gmem_in_addr_read_read_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="9"/>
<pin id="152" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_in_addr_read/12 "/>
</bind>
</comp>

<comp id="154" class="1004" name="inbuf_addr_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="11" slack="0"/>
<pin id="158" dir="1" index="3" bw="11" slack="10"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inbuf_addr/3 "/>
</bind>
</comp>

<comp id="161" class="1004" name="store_ln56_access_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="11" slack="10"/>
<pin id="163" dir="0" index="1" bw="32" slack="0"/>
<pin id="164" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/13 "/>
</bind>
</comp>

<comp id="166" class="1005" name="px_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="9" slack="1"/>
<pin id="168" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="px (phireg) "/>
</bind>
</comp>

<comp id="170" class="1004" name="px_phi_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="1"/>
<pin id="172" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="9" slack="0"/>
<pin id="174" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="px/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="w0_cast2_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="0"/>
<pin id="179" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="w0_cast2/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="add_ln428_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="9" slack="0"/>
<pin id="183" dir="0" index="1" bw="6" slack="0"/>
<pin id="184" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln428/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="tmp_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="9" slack="0"/>
<pin id="190" dir="0" index="2" bw="5" slack="0"/>
<pin id="191" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="trunc_ln427_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="9" slack="0"/>
<pin id="197" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln427/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="xor_ln428_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="8" slack="0"/>
<pin id="201" dir="0" index="1" bw="8" slack="0"/>
<pin id="202" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln428/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="th_eff_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="0"/>
<pin id="207" dir="0" index="1" bw="8" slack="0"/>
<pin id="208" dir="0" index="2" bw="8" slack="0"/>
<pin id="209" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="th_eff/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="add_ln431_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="8" slack="0"/>
<pin id="215" dir="0" index="1" bw="6" slack="0"/>
<pin id="216" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln431/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="tmp_5_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="9" slack="0"/>
<pin id="222" dir="0" index="2" bw="5" slack="0"/>
<pin id="223" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="xor_ln431_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="8" slack="0"/>
<pin id="229" dir="0" index="1" bw="8" slack="0"/>
<pin id="230" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln431/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="tw_eff_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="0"/>
<pin id="235" dir="0" index="1" bw="8" slack="0"/>
<pin id="236" dir="0" index="2" bw="8" slack="0"/>
<pin id="237" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tw_eff/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="select_ln56_cast_cast_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="0"/>
<pin id="243" dir="0" index="1" bw="10" slack="0"/>
<pin id="244" dir="0" index="2" bw="10" slack="0"/>
<pin id="245" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln56_cast_cast/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="h0_cast11_i_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="9" slack="0"/>
<pin id="251" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="h0_cast11_i/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="tw_eff_cast_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="8" slack="0"/>
<pin id="255" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tw_eff_cast/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="add_ln42_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8" slack="0"/>
<pin id="259" dir="0" index="1" bw="5" slack="0"/>
<pin id="260" dir="1" index="2" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="th_eff_cast_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="0"/>
<pin id="265" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="th_eff_cast/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="add_ln42_1_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="8" slack="0"/>
<pin id="269" dir="0" index="1" bw="5" slack="0"/>
<pin id="270" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_1/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="add_ln46_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="9" slack="0"/>
<pin id="275" dir="0" index="1" bw="4" slack="0"/>
<pin id="276" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="sext_ln46_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="10" slack="0"/>
<pin id="281" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln46/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="add_ln53_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="8" slack="0"/>
<pin id="285" dir="0" index="1" bw="4" slack="0"/>
<pin id="286" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="sext_ln53_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="9" slack="0"/>
<pin id="291" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln53/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="sext_ln53_1_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="9" slack="0"/>
<pin id="295" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln53_1/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="store_ln42_store_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="0"/>
<pin id="299" dir="0" index="1" bw="9" slack="0"/>
<pin id="300" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="py_1_load_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="9" slack="1"/>
<pin id="304" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="py_1/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="zext_ln56_3_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="9" slack="0"/>
<pin id="307" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56_3/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="add_ln56_2_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="6" slack="1"/>
<pin id="311" dir="0" index="1" bw="9" slack="0"/>
<pin id="312" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56_2/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="trunc_ln56_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="10" slack="0"/>
<pin id="316" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln56/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="p_shl_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="11" slack="0"/>
<pin id="320" dir="0" index="1" bw="6" slack="0"/>
<pin id="321" dir="0" index="2" bw="1" slack="0"/>
<pin id="322" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="trunc_ln56_1_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="10" slack="0"/>
<pin id="328" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln56_1/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="p_shl1_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="11" slack="0"/>
<pin id="332" dir="0" index="1" bw="9" slack="0"/>
<pin id="333" dir="0" index="2" bw="1" slack="0"/>
<pin id="334" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="sub_ln56_1_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="11" slack="0"/>
<pin id="340" dir="0" index="1" bw="11" slack="0"/>
<pin id="341" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln56_1/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="zext_ln42_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="9" slack="0"/>
<pin id="346" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="icmp_ln42_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="9" slack="0"/>
<pin id="350" dir="0" index="1" bw="9" slack="1"/>
<pin id="351" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln42/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="add_ln42_2_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="9" slack="0"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_2/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="add_ln46_1_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="10" slack="1"/>
<pin id="361" dir="0" index="1" bw="9" slack="0"/>
<pin id="362" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46_1/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="add_ln47_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="10" slack="1"/>
<pin id="366" dir="0" index="1" bw="9" slack="0"/>
<pin id="367" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_6_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="0"/>
<pin id="371" dir="0" index="1" bw="11" slack="0"/>
<pin id="372" dir="0" index="2" bw="5" slack="0"/>
<pin id="373" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="iy_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="10" slack="0"/>
<pin id="380" dir="0" index="2" bw="10" slack="0"/>
<pin id="381" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="iy/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="trunc_ln46_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="10" slack="0"/>
<pin id="387" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln46/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="icmp_ln48_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="10" slack="0"/>
<pin id="391" dir="0" index="1" bw="10" slack="0"/>
<pin id="392" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln48/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="iy_1_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="0"/>
<pin id="397" dir="0" index="1" bw="8" slack="0"/>
<pin id="398" dir="0" index="2" bw="8" slack="0"/>
<pin id="399" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="iy_1/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="shl_ln_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="18" slack="0"/>
<pin id="405" dir="0" index="1" bw="8" slack="0"/>
<pin id="406" dir="0" index="2" bw="1" slack="0"/>
<pin id="407" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="zext_ln56_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="18" slack="0"/>
<pin id="413" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="shl_ln56_1_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="10" slack="0"/>
<pin id="417" dir="0" index="1" bw="8" slack="0"/>
<pin id="418" dir="0" index="2" bw="1" slack="0"/>
<pin id="419" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln56_1/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="zext_ln56_1_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="10" slack="0"/>
<pin id="425" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56_1/2 "/>
</bind>
</comp>

<comp id="427" class="1004" name="sub_ln56_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="18" slack="0"/>
<pin id="429" dir="0" index="1" bw="10" slack="0"/>
<pin id="430" dir="1" index="2" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln56/2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="mrv_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="19" slack="0"/>
<pin id="435" dir="0" index="1" bw="9" slack="1"/>
<pin id="436" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="mrv_1_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="19" slack="0"/>
<pin id="440" dir="0" index="1" bw="8" slack="1"/>
<pin id="441" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="mrv_2_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="19" slack="0"/>
<pin id="445" dir="0" index="1" bw="1" slack="1"/>
<pin id="446" dir="1" index="2" bw="19" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/2 "/>
</bind>
</comp>

<comp id="448" class="1004" name="zext_ln56_4_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="9" slack="0"/>
<pin id="450" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56_4/3 "/>
</bind>
</comp>

<comp id="452" class="1004" name="add_ln56_3_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="11" slack="1"/>
<pin id="454" dir="0" index="1" bw="9" slack="0"/>
<pin id="455" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56_3/3 "/>
</bind>
</comp>

<comp id="457" class="1004" name="zext_ln56_5_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="11" slack="0"/>
<pin id="459" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56_5/3 "/>
</bind>
</comp>

<comp id="462" class="1004" name="icmp_ln51_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="9" slack="0"/>
<pin id="464" dir="0" index="1" bw="9" slack="2"/>
<pin id="465" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51/3 "/>
</bind>
</comp>

<comp id="467" class="1004" name="add_ln51_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="9" slack="0"/>
<pin id="469" dir="0" index="1" bw="1" slack="0"/>
<pin id="470" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51/3 "/>
</bind>
</comp>

<comp id="473" class="1004" name="zext_ln53_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="9" slack="0"/>
<pin id="475" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53/3 "/>
</bind>
</comp>

<comp id="477" class="1004" name="add_ln53_1_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="9" slack="2"/>
<pin id="479" dir="0" index="1" bw="9" slack="0"/>
<pin id="480" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53_1/3 "/>
</bind>
</comp>

<comp id="482" class="1004" name="add_ln54_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="9" slack="2"/>
<pin id="484" dir="0" index="1" bw="9" slack="0"/>
<pin id="485" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54/3 "/>
</bind>
</comp>

<comp id="487" class="1004" name="tmp_7_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="0"/>
<pin id="489" dir="0" index="1" bw="11" slack="0"/>
<pin id="490" dir="0" index="2" bw="5" slack="0"/>
<pin id="491" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="495" class="1004" name="ix_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="0"/>
<pin id="497" dir="0" index="1" bw="10" slack="0"/>
<pin id="498" dir="0" index="2" bw="10" slack="0"/>
<pin id="499" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ix/3 "/>
</bind>
</comp>

<comp id="503" class="1004" name="icmp_ln55_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="10" slack="0"/>
<pin id="505" dir="0" index="1" bw="10" slack="0"/>
<pin id="506" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55/3 "/>
</bind>
</comp>

<comp id="509" class="1004" name="trunc_ln56_2_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="10" slack="0"/>
<pin id="511" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln56_2/3 "/>
</bind>
</comp>

<comp id="513" class="1004" name="select_ln55_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="0"/>
<pin id="515" dir="0" index="1" bw="8" slack="0"/>
<pin id="516" dir="0" index="2" bw="8" slack="0"/>
<pin id="517" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln55/3 "/>
</bind>
</comp>

<comp id="521" class="1004" name="shl_ln56_2_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="10" slack="0"/>
<pin id="523" dir="0" index="1" bw="8" slack="0"/>
<pin id="524" dir="0" index="2" bw="1" slack="0"/>
<pin id="525" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln56_2/3 "/>
</bind>
</comp>

<comp id="529" class="1004" name="zext_ln56_2_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="10" slack="0"/>
<pin id="531" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56_2/3 "/>
</bind>
</comp>

<comp id="533" class="1004" name="add_ln56_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="19" slack="1"/>
<pin id="535" dir="0" index="1" bw="10" slack="0"/>
<pin id="536" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56/3 "/>
</bind>
</comp>

<comp id="538" class="1004" name="sext_ln56_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="19" slack="0"/>
<pin id="540" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln56/3 "/>
</bind>
</comp>

<comp id="542" class="1004" name="add_ln56_1_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="19" slack="0"/>
<pin id="544" dir="0" index="1" bw="64" slack="2"/>
<pin id="545" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56_1/3 "/>
</bind>
</comp>

<comp id="547" class="1004" name="trunc_ln8_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="62" slack="0"/>
<pin id="549" dir="0" index="1" bw="64" slack="0"/>
<pin id="550" dir="0" index="2" bw="3" slack="0"/>
<pin id="551" dir="0" index="3" bw="7" slack="0"/>
<pin id="552" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln8/3 "/>
</bind>
</comp>

<comp id="557" class="1004" name="sext_ln56_1_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="62" slack="0"/>
<pin id="559" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln56_1/3 "/>
</bind>
</comp>

<comp id="561" class="1004" name="gmem_in_addr_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="64" slack="0"/>
<pin id="563" dir="0" index="1" bw="64" slack="0"/>
<pin id="564" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_in_addr/3 "/>
</bind>
</comp>

<comp id="567" class="1004" name="store_ln42_store_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="9" slack="1"/>
<pin id="569" dir="0" index="1" bw="9" slack="2"/>
<pin id="570" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/3 "/>
</bind>
</comp>

<comp id="571" class="1004" name="bitcast_ln56_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="32" slack="1"/>
<pin id="573" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln56/13 "/>
</bind>
</comp>

<comp id="575" class="1005" name="py_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="9" slack="0"/>
<pin id="577" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="py "/>
</bind>
</comp>

<comp id="582" class="1005" name="phase_read_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="1" slack="1"/>
<pin id="584" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="phase_read "/>
</bind>
</comp>

<comp id="587" class="1005" name="h0_read_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="9" slack="1"/>
<pin id="589" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="h0_read "/>
</bind>
</comp>

<comp id="592" class="1005" name="input_ftmap_read_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="64" slack="2"/>
<pin id="594" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="input_ftmap_read "/>
</bind>
</comp>

<comp id="597" class="1005" name="w0_cast2_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="9" slack="1"/>
<pin id="599" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="w0_cast2 "/>
</bind>
</comp>

<comp id="602" class="1005" name="select_ln56_cast_cast_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="10" slack="1"/>
<pin id="604" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln56_cast_cast "/>
</bind>
</comp>

<comp id="607" class="1005" name="add_ln42_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="9" slack="2"/>
<pin id="609" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="add_ln42 "/>
</bind>
</comp>

<comp id="612" class="1005" name="add_ln42_1_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="9" slack="1"/>
<pin id="614" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln42_1 "/>
</bind>
</comp>

<comp id="617" class="1005" name="add_ln46_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="10" slack="1"/>
<pin id="619" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln46 "/>
</bind>
</comp>

<comp id="622" class="1005" name="sext_ln46_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="11" slack="1"/>
<pin id="624" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln46 "/>
</bind>
</comp>

<comp id="627" class="1005" name="sext_ln53_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="11" slack="2"/>
<pin id="629" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln53 "/>
</bind>
</comp>

<comp id="632" class="1005" name="sext_ln53_1_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="10" slack="2"/>
<pin id="634" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln53_1 "/>
</bind>
</comp>

<comp id="637" class="1005" name="sub_ln56_1_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="11" slack="1"/>
<pin id="639" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln56_1 "/>
</bind>
</comp>

<comp id="645" class="1005" name="add_ln42_2_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="9" slack="1"/>
<pin id="647" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln42_2 "/>
</bind>
</comp>

<comp id="650" class="1005" name="sub_ln56_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="19" slack="1"/>
<pin id="652" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln56 "/>
</bind>
</comp>

<comp id="655" class="1005" name="inbuf_addr_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="11" slack="10"/>
<pin id="657" dir="1" index="1" bw="11" slack="10"/>
</pin_list>
<bind>
<opset="inbuf_addr "/>
</bind>
</comp>

<comp id="663" class="1005" name="add_ln51_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="9" slack="0"/>
<pin id="665" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln51 "/>
</bind>
</comp>

<comp id="668" class="1005" name="gmem_in_addr_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="32" slack="1"/>
<pin id="670" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_in_addr "/>
</bind>
</comp>

<comp id="674" class="1005" name="gmem_in_addr_read_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="32" slack="1"/>
<pin id="676" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_in_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="117"><net_src comp="12" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="14" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="8" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="16" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="6" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="18" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="4" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="20" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="2" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="147"><net_src comp="108" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="12" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="153"><net_src comp="110" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="10" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="100" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="169"><net_src comp="70" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="176"><net_src comp="166" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="180"><net_src comp="124" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="185"><net_src comp="130" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="22" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="192"><net_src comp="24" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="181" pin="2"/><net_sink comp="187" pin=1"/></net>

<net id="194"><net_src comp="26" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="198"><net_src comp="130" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="203"><net_src comp="195" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="28" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="210"><net_src comp="187" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="199" pin="2"/><net_sink comp="205" pin=1"/></net>

<net id="212"><net_src comp="30" pin="0"/><net_sink comp="205" pin=2"/></net>

<net id="217"><net_src comp="177" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="22" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="224"><net_src comp="24" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="213" pin="2"/><net_sink comp="219" pin=1"/></net>

<net id="226"><net_src comp="26" pin="0"/><net_sink comp="219" pin=2"/></net>

<net id="231"><net_src comp="124" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="28" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="238"><net_src comp="219" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="227" pin="2"/><net_sink comp="233" pin=1"/></net>

<net id="240"><net_src comp="30" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="246"><net_src comp="118" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="32" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="248"><net_src comp="34" pin="0"/><net_sink comp="241" pin=2"/></net>

<net id="252"><net_src comp="130" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="256"><net_src comp="233" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="261"><net_src comp="253" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="64" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="266"><net_src comp="205" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="271"><net_src comp="263" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="64" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="277"><net_src comp="249" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="66" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="282"><net_src comp="273" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="287"><net_src comp="177" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="68" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="292"><net_src comp="283" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="296"><net_src comp="283" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="301"><net_src comp="70" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="308"><net_src comp="302" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="313"><net_src comp="305" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="317"><net_src comp="309" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="323"><net_src comp="72" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="314" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="325"><net_src comp="74" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="329"><net_src comp="309" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="335"><net_src comp="76" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="326" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="337"><net_src comp="78" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="342"><net_src comp="318" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="330" pin="3"/><net_sink comp="338" pin=1"/></net>

<net id="347"><net_src comp="302" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="352"><net_src comp="302" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="357"><net_src comp="302" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="80" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="363"><net_src comp="344" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="368"><net_src comp="305" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="86" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="375"><net_src comp="359" pin="2"/><net_sink comp="369" pin=1"/></net>

<net id="376"><net_src comp="88" pin="0"/><net_sink comp="369" pin=2"/></net>

<net id="382"><net_src comp="369" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="34" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="384"><net_src comp="364" pin="2"/><net_sink comp="377" pin=2"/></net>

<net id="388"><net_src comp="377" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="393"><net_src comp="377" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="90" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="400"><net_src comp="389" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="401"><net_src comp="92" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="402"><net_src comp="385" pin="1"/><net_sink comp="395" pin=2"/></net>

<net id="408"><net_src comp="94" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="409"><net_src comp="395" pin="3"/><net_sink comp="403" pin=1"/></net>

<net id="410"><net_src comp="34" pin="0"/><net_sink comp="403" pin=2"/></net>

<net id="414"><net_src comp="403" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="420"><net_src comp="96" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="421"><net_src comp="395" pin="3"/><net_sink comp="415" pin=1"/></net>

<net id="422"><net_src comp="78" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="426"><net_src comp="415" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="431"><net_src comp="411" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="423" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="437"><net_src comp="98" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="442"><net_src comp="433" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="447"><net_src comp="438" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="451"><net_src comp="170" pin="4"/><net_sink comp="448" pin=0"/></net>

<net id="456"><net_src comp="448" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="460"><net_src comp="452" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="466"><net_src comp="170" pin="4"/><net_sink comp="462" pin=0"/></net>

<net id="471"><net_src comp="170" pin="4"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="80" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="476"><net_src comp="170" pin="4"/><net_sink comp="473" pin=0"/></net>

<net id="481"><net_src comp="448" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="486"><net_src comp="473" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="492"><net_src comp="86" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="493"><net_src comp="477" pin="2"/><net_sink comp="487" pin=1"/></net>

<net id="494"><net_src comp="88" pin="0"/><net_sink comp="487" pin=2"/></net>

<net id="500"><net_src comp="487" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="501"><net_src comp="34" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="502"><net_src comp="482" pin="2"/><net_sink comp="495" pin=2"/></net>

<net id="507"><net_src comp="495" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="90" pin="0"/><net_sink comp="503" pin=1"/></net>

<net id="512"><net_src comp="495" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="518"><net_src comp="503" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="519"><net_src comp="92" pin="0"/><net_sink comp="513" pin=1"/></net>

<net id="520"><net_src comp="509" pin="1"/><net_sink comp="513" pin=2"/></net>

<net id="526"><net_src comp="96" pin="0"/><net_sink comp="521" pin=0"/></net>

<net id="527"><net_src comp="513" pin="3"/><net_sink comp="521" pin=1"/></net>

<net id="528"><net_src comp="78" pin="0"/><net_sink comp="521" pin=2"/></net>

<net id="532"><net_src comp="521" pin="3"/><net_sink comp="529" pin=0"/></net>

<net id="537"><net_src comp="529" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="541"><net_src comp="533" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="546"><net_src comp="538" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="553"><net_src comp="102" pin="0"/><net_sink comp="547" pin=0"/></net>

<net id="554"><net_src comp="542" pin="2"/><net_sink comp="547" pin=1"/></net>

<net id="555"><net_src comp="104" pin="0"/><net_sink comp="547" pin=2"/></net>

<net id="556"><net_src comp="106" pin="0"/><net_sink comp="547" pin=3"/></net>

<net id="560"><net_src comp="547" pin="4"/><net_sink comp="557" pin=0"/></net>

<net id="565"><net_src comp="0" pin="0"/><net_sink comp="561" pin=0"/></net>

<net id="566"><net_src comp="557" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="574"><net_src comp="571" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="578"><net_src comp="114" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="580"><net_src comp="575" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="581"><net_src comp="575" pin="1"/><net_sink comp="567" pin=1"/></net>

<net id="585"><net_src comp="118" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="590"><net_src comp="130" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="595"><net_src comp="136" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="600"><net_src comp="177" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="605"><net_src comp="241" pin="3"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="610"><net_src comp="257" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="615"><net_src comp="267" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="620"><net_src comp="273" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="625"><net_src comp="279" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="630"><net_src comp="289" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="635"><net_src comp="293" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="640"><net_src comp="338" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="648"><net_src comp="353" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="653"><net_src comp="427" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="658"><net_src comp="154" pin="3"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="666"><net_src comp="467" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="671"><net_src comp="561" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="673"><net_src comp="668" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="677"><net_src comp="149" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="571" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem_in | {}
	Port: inbuf | {13 }
 - Input state : 
	Port: load_tile_mm : gmem_in | {4 5 6 7 8 9 10 11 12 }
	Port: load_tile_mm : input_ftmap | {1 }
	Port: load_tile_mm : h0 | {1 }
	Port: load_tile_mm : w0 | {1 }
	Port: load_tile_mm : phase | {1 }
	Port: load_tile_mm : inbuf | {}
  - Chain level:
	State 1
		tmp : 1
		xor_ln428 : 1
		th_eff : 1
		add_ln431 : 1
		tmp_5 : 2
		tw_eff : 3
		tw_eff_cast : 4
		add_ln42 : 5
		th_eff_cast : 2
		add_ln42_1 : 3
		add_ln46 : 1
		sext_ln46 : 2
		add_ln53 : 1
		sext_ln53 : 2
		sext_ln53_1 : 2
		store_ln42 : 1
	State 2
		zext_ln56_3 : 1
		add_ln56_2 : 2
		trunc_ln56 : 3
		p_shl : 4
		trunc_ln56_1 : 3
		p_shl1 : 4
		sub_ln56_1 : 5
		zext_ln42 : 1
		icmp_ln42 : 1
		add_ln42_2 : 1
		br_ln42 : 2
		add_ln46_1 : 2
		add_ln47 : 2
		tmp_6 : 3
		iy : 4
		trunc_ln46 : 5
		icmp_ln48 : 5
		iy_1 : 6
		shl_ln : 7
		zext_ln56 : 8
		shl_ln56_1 : 7
		zext_ln56_1 : 8
		sub_ln56 : 9
		mrv_1 : 1
		mrv_2 : 2
		ret_ln436 : 3
	State 3
		zext_ln56_4 : 1
		add_ln56_3 : 2
		zext_ln56_5 : 3
		inbuf_addr : 4
		icmp_ln51 : 1
		add_ln51 : 1
		br_ln51 : 2
		zext_ln53 : 1
		add_ln53_1 : 2
		add_ln54 : 2
		tmp_7 : 3
		ix : 4
		icmp_ln55 : 5
		trunc_ln56_2 : 5
		select_ln55 : 6
		shl_ln56_2 : 7
		zext_ln56_2 : 8
		add_ln56 : 9
		sext_ln56 : 10
		add_ln56_1 : 11
		trunc_ln8 : 12
		sext_ln56_1 : 13
		gmem_in_addr : 14
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		store_ln56 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |        add_ln428_fu_181       |    0    |    16   |
|          |        add_ln431_fu_213       |    0    |    15   |
|          |        add_ln42_fu_257        |    0    |    15   |
|          |       add_ln42_1_fu_267       |    0    |    15   |
|          |        add_ln46_fu_273        |    0    |    16   |
|          |        add_ln53_fu_283        |    0    |    15   |
|          |       add_ln56_2_fu_309       |    0    |    16   |
|    add   |       add_ln42_2_fu_353       |    0    |    16   |
|          |       add_ln46_1_fu_359       |    0    |    17   |
|          |        add_ln47_fu_364        |    0    |    17   |
|          |       add_ln56_3_fu_452       |    0    |    18   |
|          |        add_ln51_fu_467        |    0    |    16   |
|          |       add_ln53_1_fu_477       |    0    |    16   |
|          |        add_ln54_fu_482        |    0    |    16   |
|          |        add_ln56_fu_533        |    0    |    26   |
|          |       add_ln56_1_fu_542       |    0    |    71   |
|----------|-------------------------------|---------|---------|
|          |        icmp_ln42_fu_348       |    0    |    16   |
|   icmp   |        icmp_ln48_fu_389       |    0    |    17   |
|          |        icmp_ln51_fu_462       |    0    |    16   |
|          |        icmp_ln55_fu_503       |    0    |    17   |
|----------|-------------------------------|---------|---------|
|          |         th_eff_fu_205         |    0    |    8    |
|          |         tw_eff_fu_233         |    0    |    8    |
|          |  select_ln56_cast_cast_fu_241 |    0    |    10   |
|  select  |           iy_fu_377           |    0    |    10   |
|          |          iy_1_fu_395          |    0    |    8    |
|          |           ix_fu_495           |    0    |    10   |
|          |       select_ln55_fu_513      |    0    |    8    |
|----------|-------------------------------|---------|---------|
|    sub   |       sub_ln56_1_fu_338       |    0    |    18   |
|          |        sub_ln56_fu_427        |    0    |    25   |
|----------|-------------------------------|---------|---------|
|    xor   |        xor_ln428_fu_199       |    0    |    8    |
|          |        xor_ln431_fu_227       |    0    |    8    |
|----------|-------------------------------|---------|---------|
|          |     phase_read_read_fu_118    |    0    |    0    |
|          |      w0_read_read_fu_124      |    0    |    0    |
|   read   |      h0_read_read_fu_130      |    0    |    0    |
|          |  input_ftmap_read_read_fu_136 |    0    |    0    |
|          | gmem_in_addr_read_read_fu_149 |    0    |    0    |
|----------|-------------------------------|---------|---------|
|  readreq |       grp_readreq_fu_142      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |        w0_cast2_fu_177        |    0    |    0    |
|          |       h0_cast11_i_fu_249      |    0    |    0    |
|          |       tw_eff_cast_fu_253      |    0    |    0    |
|          |       th_eff_cast_fu_263      |    0    |    0    |
|          |       zext_ln56_3_fu_305      |    0    |    0    |
|   zext   |        zext_ln42_fu_344       |    0    |    0    |
|          |        zext_ln56_fu_411       |    0    |    0    |
|          |       zext_ln56_1_fu_423      |    0    |    0    |
|          |       zext_ln56_4_fu_448      |    0    |    0    |
|          |       zext_ln56_5_fu_457      |    0    |    0    |
|          |        zext_ln53_fu_473       |    0    |    0    |
|          |       zext_ln56_2_fu_529      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |           tmp_fu_187          |    0    |    0    |
| bitselect|          tmp_5_fu_219         |    0    |    0    |
|          |          tmp_6_fu_369         |    0    |    0    |
|          |          tmp_7_fu_487         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |       trunc_ln427_fu_195      |    0    |    0    |
|          |       trunc_ln56_fu_314       |    0    |    0    |
|   trunc  |      trunc_ln56_1_fu_326      |    0    |    0    |
|          |       trunc_ln46_fu_385       |    0    |    0    |
|          |      trunc_ln56_2_fu_509      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |        sext_ln46_fu_279       |    0    |    0    |
|          |        sext_ln53_fu_289       |    0    |    0    |
|   sext   |       sext_ln53_1_fu_293      |    0    |    0    |
|          |        sext_ln56_fu_538       |    0    |    0    |
|          |       sext_ln56_1_fu_557      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |          p_shl_fu_318         |    0    |    0    |
|          |         p_shl1_fu_330         |    0    |    0    |
|bitconcatenate|         shl_ln_fu_403         |    0    |    0    |
|          |       shl_ln56_1_fu_415       |    0    |    0    |
|          |       shl_ln56_2_fu_521       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |           mrv_fu_433          |    0    |    0    |
|insertvalue|          mrv_1_fu_438         |    0    |    0    |
|          |          mrv_2_fu_443         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|partselect|        trunc_ln8_fu_547       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   508   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      add_ln42_1_reg_612     |    9   |
|      add_ln42_2_reg_645     |    9   |
|       add_ln42_reg_607      |    9   |
|       add_ln46_reg_617      |   10   |
|       add_ln51_reg_663      |    9   |
|  gmem_in_addr_read_reg_674  |   32   |
|     gmem_in_addr_reg_668    |   32   |
|       h0_read_reg_587       |    9   |
|      inbuf_addr_reg_655     |   11   |
|   input_ftmap_read_reg_592  |   64   |
|      phase_read_reg_582     |    1   |
|          px_reg_166         |    9   |
|          py_reg_575         |    9   |
|select_ln56_cast_cast_reg_602|   10   |
|      sext_ln46_reg_622      |   11   |
|     sext_ln53_1_reg_632     |   10   |
|      sext_ln53_reg_627      |   11   |
|      sub_ln56_1_reg_637     |   11   |
|       sub_ln56_reg_650      |   19   |
|       w0_cast2_reg_597      |    9   |
+-----------------------------+--------+
|            Total            |   294  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   508  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   294  |    -   |
+-----------+--------+--------+
|   Total   |   294  |   508  |
+-----------+--------+--------+
