
Loading design for application trce from file versa_ecp5_ae53.ncd.
Design name: versa_ecp5
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5UM-45F
Package:     CABGA381
Performance: 8
Loading device for application trce from file 'sa5p45m.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.38.
Performance Hardware Data Status:   Final          Version 55.1.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.1.454
Mon Jan 03 11:34:07 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 25 -p -c -u 256 -fullname -gt -sethld -sp 8 -sphld m -o versa_ecp5_ae53.twr -gui -msgset C:/Projects/ECP5_Wishbone/work/diamond/versa_ecp5/promote.xml versa_ecp5_ae53.ncd versa_ecp5_ae53.prf 
Design file:     versa_ecp5_ae53.ncd
Preference file: versa_ecp5_ae53.prf
Device,speed:    LFE5UM-45F,8
Report level:    verbose report, limited to 25 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK INTERCLOCKDOMAIN PATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   2.500 V (Bank 2, defined by PAR)



================================================================================
Preference: FREQUENCY NET "U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk" 100.000000 MHz PAR_ADJ 10.000000 ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 4.339ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[20]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[9]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               5.871ns  (22.1% logic, 77.9% route), 6 logic levels.

 Constraint Details:

      5.871ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3650 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3644 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 10.210ns) by 4.339ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3650 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3644:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R61C32A.CLK to     R61C32A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3650 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE         4     0.740     R61C32A.Q0 to     R63C32B.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[20]
CTOF_DEL    ---     0.180     R63C32B.B1 to     R63C32B.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5555
ROUTE         1     0.982     R63C32B.F1 to     R65C32A.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_cnt_11
CTOF_DEL    ---     0.180     R65C32A.B0 to     R65C32A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5064
ROUTE         9     0.729     R65C32A.F0 to     R64C33A.D1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_cnt_20
CTOF_DEL    ---     0.180     R64C33A.D1 to     R64C33A.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5059
ROUTE         9     0.851     R64C33A.F1 to     R63C30B.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm_1_sqmuxa_1
CTOF_DEL    ---     0.180     R63C30B.B0 to     R63C30B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5520
ROUTE        34     1.274     R63C30B.F0 to     R64C31A.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_4
CTOF_DEL    ---     0.180     R64C31A.B1 to     R64C31A.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3644
ROUTE         1     0.000     R64C31A.F1 to    R64C31A.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt_lm[9] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    5.871   (22.1% logic, 77.9% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3650:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     1.777 EXTREF0.REFCLKO to    R61C32A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3644:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     1.777 EXTREF0.REFCLKO to    R64C31A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.372ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[20]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[9]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               5.838ns  (22.2% logic, 77.8% route), 6 logic levels.

 Constraint Details:

      5.838ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3650 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3644 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 10.210ns) by 4.372ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3650 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3644:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R61C32A.CLK to     R61C32A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3650 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE         4     0.740     R61C32A.Q0 to     R63C32B.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[20]
CTOF_DEL    ---     0.180     R63C32B.B1 to     R63C32B.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5555
ROUTE         1     0.982     R63C32B.F1 to     R65C32A.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_cnt_11
CTOF_DEL    ---     0.180     R65C32A.B0 to     R65C32A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5064
ROUTE         9     0.377     R65C32A.F0 to     R65C34B.D1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_cnt_20
CTOF_DEL    ---     0.180     R65C34B.D1 to     R65C34B.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5070
ROUTE         7     1.170     R65C34B.F1 to     R63C30B.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_4_N_2L1
CTOF_DEL    ---     0.180     R63C30B.A0 to     R63C30B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5520
ROUTE        34     1.274     R63C30B.F0 to     R64C31A.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_4
CTOF_DEL    ---     0.180     R64C31A.B1 to     R64C31A.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3644
ROUTE         1     0.000     R64C31A.F1 to    R64C31A.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt_lm[9] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    5.838   (22.2% logic, 77.8% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3650:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     1.777 EXTREF0.REFCLKO to    R61C32A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3644:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     1.777 EXTREF0.REFCLKO to    R64C31A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.428ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[0]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[9]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               5.782ns  (22.4% logic, 77.6% route), 6 logic levels.

 Constraint Details:

      5.782ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3640 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3644 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 10.210ns) by 4.428ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3640 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3644:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R64C30D.CLK to     R64C30D.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3640 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE         4     0.651     R64C30D.Q0 to     R63C32B.C1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[0]
CTOF_DEL    ---     0.180     R63C32B.C1 to     R63C32B.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5555
ROUTE         1     0.982     R63C32B.F1 to     R65C32A.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_cnt_11
CTOF_DEL    ---     0.180     R65C32A.B0 to     R65C32A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5064
ROUTE         9     0.729     R65C32A.F0 to     R64C33A.D1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_cnt_20
CTOF_DEL    ---     0.180     R64C33A.D1 to     R64C33A.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5059
ROUTE         9     0.851     R64C33A.F1 to     R63C30B.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm_1_sqmuxa_1
CTOF_DEL    ---     0.180     R63C30B.B0 to     R63C30B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5520
ROUTE        34     1.274     R63C30B.F0 to     R64C31A.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_4
CTOF_DEL    ---     0.180     R64C31A.B1 to     R64C31A.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3644
ROUTE         1     0.000     R64C31A.F1 to    R64C31A.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt_lm[9] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    5.782   (22.4% logic, 77.6% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3640:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     1.777 EXTREF0.REFCLKO to    R64C30D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3644:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     1.777 EXTREF0.REFCLKO to    R64C31A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.461ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[0]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[9]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               5.749ns  (22.5% logic, 77.5% route), 6 logic levels.

 Constraint Details:

      5.749ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3640 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3644 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 10.210ns) by 4.461ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3640 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3644:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R64C30D.CLK to     R64C30D.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3640 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE         4     0.651     R64C30D.Q0 to     R63C32B.C1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[0]
CTOF_DEL    ---     0.180     R63C32B.C1 to     R63C32B.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5555
ROUTE         1     0.982     R63C32B.F1 to     R65C32A.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_cnt_11
CTOF_DEL    ---     0.180     R65C32A.B0 to     R65C32A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5064
ROUTE         9     0.377     R65C32A.F0 to     R65C34B.D1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_cnt_20
CTOF_DEL    ---     0.180     R65C34B.D1 to     R65C34B.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5070
ROUTE         7     1.170     R65C34B.F1 to     R63C30B.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_4_N_2L1
CTOF_DEL    ---     0.180     R63C30B.A0 to     R63C30B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5520
ROUTE        34     1.274     R63C30B.F0 to     R64C31A.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_4
CTOF_DEL    ---     0.180     R64C31A.B1 to     R64C31A.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3644
ROUTE         1     0.000     R64C31A.F1 to    R64C31A.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt_lm[9] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    5.749   (22.5% logic, 77.5% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3640:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     1.777 EXTREF0.REFCLKO to    R64C30D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3644:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     1.777 EXTREF0.REFCLKO to    R64C31A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.483ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[9]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[9]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               5.727ns  (22.6% logic, 77.4% route), 6 logic levels.

 Constraint Details:

      5.727ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3644 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3644 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 10.210ns) by 4.483ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3644 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3644:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R64C31A.CLK to     R64C31A.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3644 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE         4     0.778     R64C31A.Q1 to     R63C32D.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[9]
CTOF_DEL    ---     0.180     R63C32D.B1 to     R63C32D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5368
ROUTE         1     0.578     R63C32D.F1 to     R63C34C.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_cnt_21_N_3L3_0
CTOF_DEL    ---     0.180     R63C34C.A1 to     R63C34C.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5061
ROUTE         8     0.634     R63C34C.F1 to     R65C34B.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_cnt_21
CTOF_DEL    ---     0.180     R65C34B.A1 to     R65C34B.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5070
ROUTE         7     1.170     R65C34B.F1 to     R63C30B.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_4_N_2L1
CTOF_DEL    ---     0.180     R63C30B.A0 to     R63C30B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5520
ROUTE        34     1.274     R63C30B.F0 to     R64C31A.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_4
CTOF_DEL    ---     0.180     R64C31A.B1 to     R64C31A.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3644
ROUTE         1     0.000     R64C31A.F1 to    R64C31A.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt_lm[9] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    5.727   (22.6% logic, 77.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3644:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     1.777 EXTREF0.REFCLKO to    R64C31A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3644:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     1.777 EXTREF0.REFCLKO to    R64C31A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.484ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[7]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[9]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               5.726ns  (22.6% logic, 77.4% route), 6 logic levels.

 Constraint Details:

      5.726ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3643 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3644 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 10.210ns) by 4.484ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3643 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3644:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R63C31C.CLK to     R63C31C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3643 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE         3     0.597     R63C31C.Q1 to     R63C32B.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[7]
CTOF_DEL    ---     0.180     R63C32B.A1 to     R63C32B.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5555
ROUTE         1     0.982     R63C32B.F1 to     R65C32A.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_cnt_11
CTOF_DEL    ---     0.180     R65C32A.B0 to     R65C32A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5064
ROUTE         9     0.729     R65C32A.F0 to     R64C33A.D1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_cnt_20
CTOF_DEL    ---     0.180     R64C33A.D1 to     R64C33A.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5059
ROUTE         9     0.851     R64C33A.F1 to     R63C30B.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm_1_sqmuxa_1
CTOF_DEL    ---     0.180     R63C30B.B0 to     R63C30B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5520
ROUTE        34     1.274     R63C30B.F0 to     R64C31A.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_4
CTOF_DEL    ---     0.180     R64C31A.B1 to     R64C31A.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3644
ROUTE         1     0.000     R64C31A.F1 to    R64C31A.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt_lm[9] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    5.726   (22.6% logic, 77.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3643:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     1.777 EXTREF0.REFCLKO to    R63C31C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3644:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     1.777 EXTREF0.REFCLKO to    R64C31A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.497ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[20]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm[6]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               5.713ns  (22.7% logic, 77.3% route), 6 logic levels.

 Constraint Details:

      5.713ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3650 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3663 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 10.210ns) by 4.497ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3650 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3663:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R61C32A.CLK to     R61C32A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3650 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE         4     0.740     R61C32A.Q0 to     R63C32B.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[20]
CTOF_DEL    ---     0.180     R63C32B.B1 to     R63C32B.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5555
ROUTE         1     0.982     R63C32B.F1 to     R65C32A.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_cnt_11
CTOF_DEL    ---     0.180     R65C32A.B0 to     R65C32A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5064
ROUTE         9     0.729     R65C32A.F0 to     R64C33A.D1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_cnt_20
CTOF_DEL    ---     0.180     R64C33A.D1 to     R64C33A.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5059
ROUTE         9     0.851     R64C33A.F1 to     R63C30B.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm_1_sqmuxa_1
CTOF_DEL    ---     0.180     R63C30B.B0 to     R63C30B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5520
ROUTE        34     1.116     R63C30B.F0 to     R64C34C.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_4
CTOF_DEL    ---     0.180     R64C34C.A0 to     R64C34C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3663
ROUTE         1     0.000     R64C34C.F0 to    R64C34C.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm_21[6] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    5.713   (22.7% logic, 77.3% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3650:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     1.777 EXTREF0.REFCLKO to    R61C32A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3663:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     1.777 EXTREF0.REFCLKO to    R64C34C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.497ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[20]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm[5]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               5.713ns  (22.7% logic, 77.3% route), 6 logic levels.

 Constraint Details:

      5.713ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3650 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3662 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 10.210ns) by 4.497ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3650 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3662:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R61C32A.CLK to     R61C32A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3650 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE         4     0.740     R61C32A.Q0 to     R63C32B.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[20]
CTOF_DEL    ---     0.180     R63C32B.B1 to     R63C32B.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5555
ROUTE         1     0.982     R63C32B.F1 to     R65C32A.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_cnt_11
CTOF_DEL    ---     0.180     R65C32A.B0 to     R65C32A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5064
ROUTE         9     0.729     R65C32A.F0 to     R64C33A.D1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_cnt_20
CTOF_DEL    ---     0.180     R64C33A.D1 to     R64C33A.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5059
ROUTE         9     0.851     R64C33A.F1 to     R63C30B.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm_1_sqmuxa_1
CTOF_DEL    ---     0.180     R63C30B.B0 to     R63C30B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5520
ROUTE        34     1.116     R63C30B.F0 to     R64C34D.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_4
CTOF_DEL    ---     0.180     R64C34D.A1 to     R64C34D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3662
ROUTE         1     0.000     R64C34D.F1 to    R64C34D.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm_21[5] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    5.713   (22.7% logic, 77.3% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3650:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     1.777 EXTREF0.REFCLKO to    R61C32A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3662:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     1.777 EXTREF0.REFCLKO to    R64C34D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.497ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[20]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm[7]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               5.713ns  (22.7% logic, 77.3% route), 6 logic levels.

 Constraint Details:

      5.713ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3650 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3663 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 10.210ns) by 4.497ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3650 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3663:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R61C32A.CLK to     R61C32A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3650 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE         4     0.740     R61C32A.Q0 to     R63C32B.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[20]
CTOF_DEL    ---     0.180     R63C32B.B1 to     R63C32B.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5555
ROUTE         1     0.982     R63C32B.F1 to     R65C32A.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_cnt_11
CTOF_DEL    ---     0.180     R65C32A.B0 to     R65C32A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5064
ROUTE         9     0.729     R65C32A.F0 to     R64C33A.D1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_cnt_20
CTOF_DEL    ---     0.180     R64C33A.D1 to     R64C33A.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5059
ROUTE         9     0.851     R64C33A.F1 to     R63C30B.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm_1_sqmuxa_1
CTOF_DEL    ---     0.180     R63C30B.B0 to     R63C30B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5520
ROUTE        34     1.116     R63C30B.F0 to     R64C34C.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_4
CTOF_DEL    ---     0.180     R64C34C.A1 to     R64C34C.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3663
ROUTE         1     0.000     R64C34C.F1 to    R64C34C.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm_21[7] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    5.713   (22.7% logic, 77.3% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3650:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     1.777 EXTREF0.REFCLKO to    R61C32A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3663:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     1.777 EXTREF0.REFCLKO to    R64C34C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.497ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[20]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm[4]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               5.713ns  (22.7% logic, 77.3% route), 6 logic levels.

 Constraint Details:

      5.713ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3650 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3662 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 10.210ns) by 4.497ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3650 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3662:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R61C32A.CLK to     R61C32A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3650 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE         4     0.740     R61C32A.Q0 to     R63C32B.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[20]
CTOF_DEL    ---     0.180     R63C32B.B1 to     R63C32B.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5555
ROUTE         1     0.982     R63C32B.F1 to     R65C32A.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_cnt_11
CTOF_DEL    ---     0.180     R65C32A.B0 to     R65C32A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5064
ROUTE         9     0.729     R65C32A.F0 to     R64C33A.D1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_cnt_20
CTOF_DEL    ---     0.180     R64C33A.D1 to     R64C33A.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5059
ROUTE         9     0.851     R64C33A.F1 to     R63C30B.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm_1_sqmuxa_1
CTOF_DEL    ---     0.180     R63C30B.B0 to     R63C30B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5520
ROUTE        34     1.116     R63C30B.F0 to     R64C34D.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_4
CTOF_DEL    ---     0.180     R64C34D.A0 to     R64C34D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3662
ROUTE         1     0.000     R64C34D.F0 to    R64C34D.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm_21[4] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    5.713   (22.7% logic, 77.3% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3650:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     1.777 EXTREF0.REFCLKO to    R61C32A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3662:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     1.777 EXTREF0.REFCLKO to    R64C34D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.509ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[20]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm[0]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               5.701ns  (22.7% logic, 77.3% route), 6 logic levels.

 Constraint Details:

      5.701ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3650 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3660 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 10.210ns) by 4.509ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3650 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3660:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R61C32A.CLK to     R61C32A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3650 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE         4     0.740     R61C32A.Q0 to     R63C32B.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[20]
CTOF_DEL    ---     0.180     R63C32B.B1 to     R63C32B.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5555
ROUTE         1     0.982     R63C32B.F1 to     R65C32A.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_cnt_11
CTOF_DEL    ---     0.180     R65C32A.B0 to     R65C32A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5064
ROUTE         9     0.729     R65C32A.F0 to     R64C33A.D1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_cnt_20
CTOF_DEL    ---     0.180     R64C33A.D1 to     R64C33A.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5059
ROUTE         9     0.851     R64C33A.F1 to     R63C30B.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm_1_sqmuxa_1
CTOF_DEL    ---     0.180     R63C30B.B0 to     R63C30B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5520
ROUTE        34     1.104     R63C30B.F0 to     R65C33A.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_4
CTOF_DEL    ---     0.180     R65C33A.B0 to     R65C33A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3660
ROUTE         1     0.000     R65C33A.F0 to    R65C33A.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm_21[0] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    5.701   (22.7% logic, 77.3% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3650:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     1.777 EXTREF0.REFCLKO to    R61C32A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3660:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     1.777 EXTREF0.REFCLKO to    R65C33A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.509ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[20]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm[1]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               5.701ns  (22.7% logic, 77.3% route), 6 logic levels.

 Constraint Details:

      5.701ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3650 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3660 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 10.210ns) by 4.509ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3650 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3660:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R61C32A.CLK to     R61C32A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3650 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE         4     0.740     R61C32A.Q0 to     R63C32B.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[20]
CTOF_DEL    ---     0.180     R63C32B.B1 to     R63C32B.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5555
ROUTE         1     0.982     R63C32B.F1 to     R65C32A.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_cnt_11
CTOF_DEL    ---     0.180     R65C32A.B0 to     R65C32A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5064
ROUTE         9     0.729     R65C32A.F0 to     R64C33A.D1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_cnt_20
CTOF_DEL    ---     0.180     R64C33A.D1 to     R64C33A.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5059
ROUTE         9     0.851     R64C33A.F1 to     R63C30B.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm_1_sqmuxa_1
CTOF_DEL    ---     0.180     R63C30B.B0 to     R63C30B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5520
ROUTE        34     1.104     R63C30B.F0 to     R65C33A.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_4
CTOF_DEL    ---     0.180     R65C33A.B1 to     R65C33A.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3660
ROUTE         1     0.000     R65C33A.F1 to    R65C33A.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm_21[1] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    5.701   (22.7% logic, 77.3% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3650:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     1.777 EXTREF0.REFCLKO to    R61C32A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3660:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     1.777 EXTREF0.REFCLKO to    R65C33A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.510ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[23]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[9]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               5.700ns  (22.7% logic, 77.3% route), 6 logic levels.

 Constraint Details:

      5.700ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3651 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3644 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 10.210ns) by 4.510ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3651 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3644:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R61C32C.CLK to     R61C32C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3651 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE         4     0.751     R61C32C.Q1 to     R63C32D.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[23]
CTOF_DEL    ---     0.180     R63C32D.A1 to     R63C32D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5368
ROUTE         1     0.578     R63C32D.F1 to     R63C34C.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_cnt_21_N_3L3_0
CTOF_DEL    ---     0.180     R63C34C.A1 to     R63C34C.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5061
ROUTE         8     0.634     R63C34C.F1 to     R65C34B.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_cnt_21
CTOF_DEL    ---     0.180     R65C34B.A1 to     R65C34B.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5070
ROUTE         7     1.170     R65C34B.F1 to     R63C30B.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_4_N_2L1
CTOF_DEL    ---     0.180     R63C30B.A0 to     R63C30B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5520
ROUTE        34     1.274     R63C30B.F0 to     R64C31A.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_4
CTOF_DEL    ---     0.180     R64C31A.B1 to     R64C31A.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3644
ROUTE         1     0.000     R64C31A.F1 to    R64C31A.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt_lm[9] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    5.700   (22.7% logic, 77.3% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3651:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     1.777 EXTREF0.REFCLKO to    R61C32C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3644:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     1.777 EXTREF0.REFCLKO to    R64C31A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.517ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[7]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[9]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               5.693ns  (22.7% logic, 77.3% route), 6 logic levels.

 Constraint Details:

      5.693ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3643 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3644 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 10.210ns) by 4.517ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3643 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3644:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R63C31C.CLK to     R63C31C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3643 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE         3     0.597     R63C31C.Q1 to     R63C32B.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[7]
CTOF_DEL    ---     0.180     R63C32B.A1 to     R63C32B.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5555
ROUTE         1     0.982     R63C32B.F1 to     R65C32A.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_cnt_11
CTOF_DEL    ---     0.180     R65C32A.B0 to     R65C32A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5064
ROUTE         9     0.377     R65C32A.F0 to     R65C34B.D1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_cnt_20
CTOF_DEL    ---     0.180     R65C34B.D1 to     R65C34B.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5070
ROUTE         7     1.170     R65C34B.F1 to     R63C30B.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_4_N_2L1
CTOF_DEL    ---     0.180     R63C30B.A0 to     R63C30B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5520
ROUTE        34     1.274     R63C30B.F0 to     R64C31A.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_4
CTOF_DEL    ---     0.180     R64C31A.B1 to     R64C31A.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3644
ROUTE         1     0.000     R64C31A.F1 to    R64C31A.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt_lm[9] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    5.693   (22.7% logic, 77.3% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3643:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     1.777 EXTREF0.REFCLKO to    R63C31C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3644:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     1.777 EXTREF0.REFCLKO to    R64C31A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.530ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[20]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm[4]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               5.680ns  (22.8% logic, 77.2% route), 6 logic levels.

 Constraint Details:

      5.680ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3650 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3662 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 10.210ns) by 4.530ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3650 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3662:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R61C32A.CLK to     R61C32A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3650 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE         4     0.740     R61C32A.Q0 to     R63C32B.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[20]
CTOF_DEL    ---     0.180     R63C32B.B1 to     R63C32B.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5555
ROUTE         1     0.982     R63C32B.F1 to     R65C32A.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_cnt_11
CTOF_DEL    ---     0.180     R65C32A.B0 to     R65C32A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5064
ROUTE         9     0.377     R65C32A.F0 to     R65C34B.D1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_cnt_20
CTOF_DEL    ---     0.180     R65C34B.D1 to     R65C34B.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5070
ROUTE         7     1.170     R65C34B.F1 to     R63C30B.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_4_N_2L1
CTOF_DEL    ---     0.180     R63C30B.A0 to     R63C30B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5520
ROUTE        34     1.116     R63C30B.F0 to     R64C34D.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_4
CTOF_DEL    ---     0.180     R64C34D.A0 to     R64C34D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3662
ROUTE         1     0.000     R64C34D.F0 to    R64C34D.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm_21[4] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    5.680   (22.8% logic, 77.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3650:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     1.777 EXTREF0.REFCLKO to    R61C32A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3662:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     1.777 EXTREF0.REFCLKO to    R64C34D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.530ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[20]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm[6]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               5.680ns  (22.8% logic, 77.2% route), 6 logic levels.

 Constraint Details:

      5.680ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3650 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3663 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 10.210ns) by 4.530ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3650 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3663:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R61C32A.CLK to     R61C32A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3650 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE         4     0.740     R61C32A.Q0 to     R63C32B.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[20]
CTOF_DEL    ---     0.180     R63C32B.B1 to     R63C32B.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5555
ROUTE         1     0.982     R63C32B.F1 to     R65C32A.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_cnt_11
CTOF_DEL    ---     0.180     R65C32A.B0 to     R65C32A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5064
ROUTE         9     0.377     R65C32A.F0 to     R65C34B.D1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_cnt_20
CTOF_DEL    ---     0.180     R65C34B.D1 to     R65C34B.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5070
ROUTE         7     1.170     R65C34B.F1 to     R63C30B.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_4_N_2L1
CTOF_DEL    ---     0.180     R63C30B.A0 to     R63C30B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5520
ROUTE        34     1.116     R63C30B.F0 to     R64C34C.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_4
CTOF_DEL    ---     0.180     R64C34C.A0 to     R64C34C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3663
ROUTE         1     0.000     R64C34C.F0 to    R64C34C.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm_21[6] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    5.680   (22.8% logic, 77.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3650:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     1.777 EXTREF0.REFCLKO to    R61C32A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3663:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     1.777 EXTREF0.REFCLKO to    R64C34C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.530ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[20]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm[7]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               5.680ns  (22.8% logic, 77.2% route), 6 logic levels.

 Constraint Details:

      5.680ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3650 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3663 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 10.210ns) by 4.530ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3650 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3663:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R61C32A.CLK to     R61C32A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3650 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE         4     0.740     R61C32A.Q0 to     R63C32B.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[20]
CTOF_DEL    ---     0.180     R63C32B.B1 to     R63C32B.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5555
ROUTE         1     0.982     R63C32B.F1 to     R65C32A.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_cnt_11
CTOF_DEL    ---     0.180     R65C32A.B0 to     R65C32A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5064
ROUTE         9     0.377     R65C32A.F0 to     R65C34B.D1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_cnt_20
CTOF_DEL    ---     0.180     R65C34B.D1 to     R65C34B.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5070
ROUTE         7     1.170     R65C34B.F1 to     R63C30B.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_4_N_2L1
CTOF_DEL    ---     0.180     R63C30B.A0 to     R63C30B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5520
ROUTE        34     1.116     R63C30B.F0 to     R64C34C.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_4
CTOF_DEL    ---     0.180     R64C34C.A1 to     R64C34C.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3663
ROUTE         1     0.000     R64C34C.F1 to    R64C34C.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm_21[7] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    5.680   (22.8% logic, 77.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3650:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     1.777 EXTREF0.REFCLKO to    R61C32A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3663:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     1.777 EXTREF0.REFCLKO to    R64C34C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.530ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[20]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm[5]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               5.680ns  (22.8% logic, 77.2% route), 6 logic levels.

 Constraint Details:

      5.680ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3650 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3662 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 10.210ns) by 4.530ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3650 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3662:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R61C32A.CLK to     R61C32A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3650 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE         4     0.740     R61C32A.Q0 to     R63C32B.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[20]
CTOF_DEL    ---     0.180     R63C32B.B1 to     R63C32B.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5555
ROUTE         1     0.982     R63C32B.F1 to     R65C32A.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_cnt_11
CTOF_DEL    ---     0.180     R65C32A.B0 to     R65C32A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5064
ROUTE         9     0.377     R65C32A.F0 to     R65C34B.D1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_cnt_20
CTOF_DEL    ---     0.180     R65C34B.D1 to     R65C34B.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5070
ROUTE         7     1.170     R65C34B.F1 to     R63C30B.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_4_N_2L1
CTOF_DEL    ---     0.180     R63C30B.A0 to     R63C30B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5520
ROUTE        34     1.116     R63C30B.F0 to     R64C34D.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_4
CTOF_DEL    ---     0.180     R64C34D.A1 to     R64C34D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3662
ROUTE         1     0.000     R64C34D.F1 to    R64C34D.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm_21[5] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    5.680   (22.8% logic, 77.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3650:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     1.777 EXTREF0.REFCLKO to    R61C32A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3662:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     1.777 EXTREF0.REFCLKO to    R64C34D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.539ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[17]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[9]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               5.671ns  (22.8% logic, 77.2% route), 6 logic levels.

 Constraint Details:

      5.671ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3648 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3644 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 10.210ns) by 4.539ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3648 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3644:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R61C32D.CLK to     R61C32D.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3648 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE         4     0.806     R61C32D.Q1 to     R64C32A.C0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[17]
CTOF_DEL    ---     0.180     R64C32A.C0 to     R64C32A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5554
ROUTE         1     0.718     R64C32A.F0 to     R65C32A.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_cnt_14
CTOF_DEL    ---     0.180     R65C32A.A0 to     R65C32A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5064
ROUTE         9     0.729     R65C32A.F0 to     R64C33A.D1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_cnt_20
CTOF_DEL    ---     0.180     R64C33A.D1 to     R64C33A.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5059
ROUTE         9     0.851     R64C33A.F1 to     R63C30B.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm_1_sqmuxa_1
CTOF_DEL    ---     0.180     R63C30B.B0 to     R63C30B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5520
ROUTE        34     1.274     R63C30B.F0 to     R64C31A.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_4
CTOF_DEL    ---     0.180     R64C31A.B1 to     R64C31A.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3644
ROUTE         1     0.000     R64C31A.F1 to    R64C31A.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt_lm[9] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    5.671   (22.8% logic, 77.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3648:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     1.777 EXTREF0.REFCLKO to    R61C32D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3644:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     1.777 EXTREF0.REFCLKO to    R64C31A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.542ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[20]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm[1]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               5.668ns  (22.8% logic, 77.2% route), 6 logic levels.

 Constraint Details:

      5.668ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3650 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3660 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 10.210ns) by 4.542ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3650 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3660:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R61C32A.CLK to     R61C32A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3650 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE         4     0.740     R61C32A.Q0 to     R63C32B.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[20]
CTOF_DEL    ---     0.180     R63C32B.B1 to     R63C32B.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5555
ROUTE         1     0.982     R63C32B.F1 to     R65C32A.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_cnt_11
CTOF_DEL    ---     0.180     R65C32A.B0 to     R65C32A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5064
ROUTE         9     0.377     R65C32A.F0 to     R65C34B.D1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_cnt_20
CTOF_DEL    ---     0.180     R65C34B.D1 to     R65C34B.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5070
ROUTE         7     1.170     R65C34B.F1 to     R63C30B.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_4_N_2L1
CTOF_DEL    ---     0.180     R63C30B.A0 to     R63C30B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5520
ROUTE        34     1.104     R63C30B.F0 to     R65C33A.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_4
CTOF_DEL    ---     0.180     R65C33A.B1 to     R65C33A.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3660
ROUTE         1     0.000     R65C33A.F1 to    R65C33A.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm_21[1] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    5.668   (22.8% logic, 77.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3650:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     1.777 EXTREF0.REFCLKO to    R61C32A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3660:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     1.777 EXTREF0.REFCLKO to    R65C33A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.542ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[20]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm[0]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               5.668ns  (22.8% logic, 77.2% route), 6 logic levels.

 Constraint Details:

      5.668ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3650 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3660 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 10.210ns) by 4.542ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3650 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3660:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R61C32A.CLK to     R61C32A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3650 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE         4     0.740     R61C32A.Q0 to     R63C32B.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[20]
CTOF_DEL    ---     0.180     R63C32B.B1 to     R63C32B.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5555
ROUTE         1     0.982     R63C32B.F1 to     R65C32A.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_cnt_11
CTOF_DEL    ---     0.180     R65C32A.B0 to     R65C32A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5064
ROUTE         9     0.377     R65C32A.F0 to     R65C34B.D1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_cnt_20
CTOF_DEL    ---     0.180     R65C34B.D1 to     R65C34B.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5070
ROUTE         7     1.170     R65C34B.F1 to     R63C30B.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_4_N_2L1
CTOF_DEL    ---     0.180     R63C30B.A0 to     R63C30B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5520
ROUTE        34     1.104     R63C30B.F0 to     R65C33A.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_4
CTOF_DEL    ---     0.180     R65C33A.B0 to     R65C33A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3660
ROUTE         1     0.000     R65C33A.F0 to    R65C33A.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm_21[0] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    5.668   (22.8% logic, 77.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3650:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     1.777 EXTREF0.REFCLKO to    R61C32A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3660:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     1.777 EXTREF0.REFCLKO to    R65C33A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.560ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[16]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[9]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               5.650ns  (22.9% logic, 77.1% route), 6 logic levels.

 Constraint Details:

      5.650ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3648 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3644 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 10.210ns) by 4.560ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3648 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3644:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R61C32D.CLK to     R61C32D.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3648 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE         4     0.783     R61C32D.Q0 to     R64C32A.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[16]
CTOF_DEL    ---     0.180     R64C32A.A0 to     R64C32A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5554
ROUTE         1     0.718     R64C32A.F0 to     R65C32A.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_cnt_14
CTOF_DEL    ---     0.180     R65C32A.A0 to     R65C32A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5064
ROUTE         9     0.729     R65C32A.F0 to     R64C33A.D1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_cnt_20
CTOF_DEL    ---     0.180     R64C33A.D1 to     R64C33A.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5059
ROUTE         9     0.851     R64C33A.F1 to     R63C30B.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm_1_sqmuxa_1
CTOF_DEL    ---     0.180     R63C30B.B0 to     R63C30B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5520
ROUTE        34     1.274     R63C30B.F0 to     R64C31A.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_4
CTOF_DEL    ---     0.180     R64C31A.B1 to     R64C31A.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3644
ROUTE         1     0.000     R64C31A.F1 to    R64C31A.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt_lm[9] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    5.650   (22.9% logic, 77.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3648:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     1.777 EXTREF0.REFCLKO to    R61C32D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3644:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     1.777 EXTREF0.REFCLKO to    R64C31A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.563ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[15]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[9]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               5.647ns  (22.9% logic, 77.1% route), 6 logic levels.

 Constraint Details:

      5.647ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3647 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3644 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 10.210ns) by 4.563ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3647 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3644:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R63C31B.CLK to     R63C31B.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3647 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE         4     0.782     R63C31B.Q1 to     R64C32A.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[15]
CTOF_DEL    ---     0.180     R64C32A.B0 to     R64C32A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5554
ROUTE         1     0.718     R64C32A.F0 to     R65C32A.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_cnt_14
CTOF_DEL    ---     0.180     R65C32A.A0 to     R65C32A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5064
ROUTE         9     0.729     R65C32A.F0 to     R64C33A.D1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_cnt_20
CTOF_DEL    ---     0.180     R64C33A.D1 to     R64C33A.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5059
ROUTE         9     0.851     R64C33A.F1 to     R63C30B.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm_1_sqmuxa_1
CTOF_DEL    ---     0.180     R63C30B.B0 to     R63C30B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5520
ROUTE        34     1.274     R63C30B.F0 to     R64C31A.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_4
CTOF_DEL    ---     0.180     R64C31A.B1 to     R64C31A.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3644
ROUTE         1     0.000     R64C31A.F1 to    R64C31A.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt_lm[9] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    5.647   (22.9% logic, 77.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3647:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     1.777 EXTREF0.REFCLKO to    R63C31B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3644:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     1.777 EXTREF0.REFCLKO to    R64C31A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.566ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[14]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[9]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               5.644ns  (22.9% logic, 77.1% route), 6 logic levels.

 Constraint Details:

      5.644ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3647 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3644 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 10.210ns) by 4.566ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3647 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3644:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R63C31B.CLK to     R63C31B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3647 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE         5     0.694     R63C31B.Q0 to     R63C33A.D1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[14]
CTOF_DEL    ---     0.180     R63C33A.D1 to     R63C33A.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5504
ROUTE         1     0.577     R63C33A.F1 to     R63C34C.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_cnt_21_N_2L1_0
CTOF_DEL    ---     0.180     R63C34C.B1 to     R63C34C.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5061
ROUTE         8     0.634     R63C34C.F1 to     R65C34B.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_cnt_21
CTOF_DEL    ---     0.180     R65C34B.A1 to     R65C34B.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5070
ROUTE         7     1.170     R65C34B.F1 to     R63C30B.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_4_N_2L1
CTOF_DEL    ---     0.180     R63C30B.A0 to     R63C30B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5520
ROUTE        34     1.274     R63C30B.F0 to     R64C31A.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_4
CTOF_DEL    ---     0.180     R64C31A.B1 to     R64C31A.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3644
ROUTE         1     0.000     R64C31A.F1 to    R64C31A.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt_lm[9] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    5.644   (22.9% logic, 77.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3647:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     1.777 EXTREF0.REFCLKO to    R63C31B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3644:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     1.777 EXTREF0.REFCLKO to    R64C31A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.572ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[17]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[9]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               5.638ns  (22.9% logic, 77.1% route), 6 logic levels.

 Constraint Details:

      5.638ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3648 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3644 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 10.210ns) by 4.572ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3648 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3644:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R61C32D.CLK to     R61C32D.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3648 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE         4     0.806     R61C32D.Q1 to     R64C32A.C0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[17]
CTOF_DEL    ---     0.180     R64C32A.C0 to     R64C32A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5554
ROUTE         1     0.718     R64C32A.F0 to     R65C32A.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_cnt_14
CTOF_DEL    ---     0.180     R65C32A.A0 to     R65C32A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5064
ROUTE         9     0.377     R65C32A.F0 to     R65C34B.D1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_cnt_20
CTOF_DEL    ---     0.180     R65C34B.D1 to     R65C34B.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5070
ROUTE         7     1.170     R65C34B.F1 to     R63C30B.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_4_N_2L1
CTOF_DEL    ---     0.180     R63C30B.A0 to     R63C30B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5520
ROUTE        34     1.274     R63C30B.F0 to     R64C31A.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_4
CTOF_DEL    ---     0.180     R64C31A.B1 to     R64C31A.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3644
ROUTE         1     0.000     R64C31A.F1 to    R64C31A.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt_lm[9] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    5.638   (22.9% logic, 77.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3648:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     1.777 EXTREF0.REFCLKO to    R61C32D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3644:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     1.777 EXTREF0.REFCLKO to    R64C31A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

Report:  176.647MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk" 250.000000 MHz PAR_ADJ 25.000000 ;
            1837 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 0.800ns
         The internal maximum frequency of the following component is 312.500 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    DCUA       CH0_FF_TXI_CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst

   Delay:               3.200ns -- based on Minimum Pulse Width


Passed: The following path meets requirements by 0.817ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/core_rstn_2  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt[9]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               3.393ns  (48.9% logic, 51.1% route), 9 logic levels.

 Constraint Details:

      3.393ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3560 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_369 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 0.817ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3560 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_369:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R45C45C.CLK to     R45C45C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3560 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE         2     0.802     R45C45C.Q1 to     R49C45C.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/core_rstn_2
CTOF_DEL    ---     0.180     R49C45C.B1 to     R49C45C.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5094
ROUTE         1     0.273     R49C45C.F1 to     R49C45C.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt11_N_2L1
CTOF_DEL    ---     0.180     R49C45C.D0 to     R49C45C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5094
ROUTE        11     0.658     R49C45C.F0 to     R49C44A.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt
C1TOFCO_DE  ---     0.355     R49C44A.B1 to    R49C44A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_364
ROUTE         1     0.000    R49C44A.FCO to    R49C44B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[0]
FCITOFCO_D  ---     0.056    R49C44B.FCI to    R49C44B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_365
ROUTE         1     0.000    R49C44B.FCO to    R49C44C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[2]
FCITOFCO_D  ---     0.056    R49C44C.FCI to    R49C44C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_366
ROUTE         1     0.000    R49C44C.FCO to    R49C44D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[4]
FCITOFCO_D  ---     0.056    R49C44D.FCI to    R49C44D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_367
ROUTE         1     0.000    R49C44D.FCO to    R49C45A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[6]
FCITOFCO_D  ---     0.056    R49C45A.FCI to    R49C45A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368
ROUTE         1     0.000    R49C45A.FCO to    R49C45B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[8]
FCITOF0_DE  ---     0.328    R49C45B.FCI to     R49C45B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_369
ROUTE         1     0.000     R49C45B.F0 to    R49C45B.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_s[9] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    3.393   (48.9% logic, 51.1% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3560:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     1.647 PCSCLKDIV0.CDIV1 to    R45C45C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_369:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     1.647 PCSCLKDIV0.CDIV1 to    R49C45B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.817ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/core_rstn_2  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt[9]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               3.393ns  (48.9% logic, 51.1% route), 9 logic levels.

 Constraint Details:

      3.393ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3560 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_369 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 0.817ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3560 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_369:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R45C45C.CLK to     R45C45C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3560 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE         2     0.802     R45C45C.Q1 to     R49C45C.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/core_rstn_2
CTOF_DEL    ---     0.180     R49C45C.B1 to     R49C45C.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5094
ROUTE         1     0.273     R49C45C.F1 to     R49C45C.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt11_N_2L1
CTOF_DEL    ---     0.180     R49C45C.D0 to     R49C45C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5094
ROUTE        11     0.658     R49C45C.F0 to     R49C44A.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt
C0TOFCO_DE  ---     0.355     R49C44A.B0 to    R49C44A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_364
ROUTE         1     0.000    R49C44A.FCO to    R49C44B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[0]
FCITOFCO_D  ---     0.056    R49C44B.FCI to    R49C44B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_365
ROUTE         1     0.000    R49C44B.FCO to    R49C44C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[2]
FCITOFCO_D  ---     0.056    R49C44C.FCI to    R49C44C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_366
ROUTE         1     0.000    R49C44C.FCO to    R49C44D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[4]
FCITOFCO_D  ---     0.056    R49C44D.FCI to    R49C44D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_367
ROUTE         1     0.000    R49C44D.FCO to    R49C45A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[6]
FCITOFCO_D  ---     0.056    R49C45A.FCI to    R49C45A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368
ROUTE         1     0.000    R49C45A.FCO to    R49C45B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[8]
FCITOF0_DE  ---     0.328    R49C45B.FCI to     R49C45B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_369
ROUTE         1     0.000     R49C45B.F0 to    R49C45B.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_s[9] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    3.393   (48.9% logic, 51.1% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3560:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     1.647 PCSCLKDIV0.CDIV1 to    R45C45C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_369:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     1.647 PCSCLKDIV0.CDIV1 to    R49C45B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.852ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/core_rstn_2  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt[8]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               3.358ns  (48.4% logic, 51.6% route), 8 logic levels.

 Constraint Details:

      3.358ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3560 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 0.852ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3560 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R45C45C.CLK to     R45C45C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3560 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE         2     0.802     R45C45C.Q1 to     R49C45C.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/core_rstn_2
CTOF_DEL    ---     0.180     R49C45C.B1 to     R49C45C.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5094
ROUTE         1     0.273     R49C45C.F1 to     R49C45C.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt11_N_2L1
CTOF_DEL    ---     0.180     R49C45C.D0 to     R49C45C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5094
ROUTE        11     0.658     R49C45C.F0 to     R49C44A.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt
C0TOFCO_DE  ---     0.355     R49C44A.B0 to    R49C44A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_364
ROUTE         1     0.000    R49C44A.FCO to    R49C44B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[0]
FCITOFCO_D  ---     0.056    R49C44B.FCI to    R49C44B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_365
ROUTE         1     0.000    R49C44B.FCO to    R49C44C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[2]
FCITOFCO_D  ---     0.056    R49C44C.FCI to    R49C44C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_366
ROUTE         1     0.000    R49C44C.FCO to    R49C44D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[4]
FCITOFCO_D  ---     0.056    R49C44D.FCI to    R49C44D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_367
ROUTE         1     0.000    R49C44D.FCO to    R49C45A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[6]
FCITOF1_DE  ---     0.349    R49C45A.FCI to     R49C45A.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368
ROUTE         1     0.000     R49C45A.F1 to    R49C45A.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_s[8] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    3.358   (48.4% logic, 51.6% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3560:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     1.647 PCSCLKDIV0.CDIV1 to    R45C45C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     1.647 PCSCLKDIV0.CDIV1 to    R49C45A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.852ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/core_rstn_2  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt[8]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               3.358ns  (48.4% logic, 51.6% route), 8 logic levels.

 Constraint Details:

      3.358ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3560 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 0.852ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3560 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R45C45C.CLK to     R45C45C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3560 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE         2     0.802     R45C45C.Q1 to     R49C45C.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/core_rstn_2
CTOF_DEL    ---     0.180     R49C45C.B1 to     R49C45C.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5094
ROUTE         1     0.273     R49C45C.F1 to     R49C45C.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt11_N_2L1
CTOF_DEL    ---     0.180     R49C45C.D0 to     R49C45C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5094
ROUTE        11     0.658     R49C45C.F0 to     R49C44A.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt
C1TOFCO_DE  ---     0.355     R49C44A.B1 to    R49C44A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_364
ROUTE         1     0.000    R49C44A.FCO to    R49C44B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[0]
FCITOFCO_D  ---     0.056    R49C44B.FCI to    R49C44B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_365
ROUTE         1     0.000    R49C44B.FCO to    R49C44C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[2]
FCITOFCO_D  ---     0.056    R49C44C.FCI to    R49C44C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_366
ROUTE         1     0.000    R49C44C.FCO to    R49C44D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[4]
FCITOFCO_D  ---     0.056    R49C44D.FCI to    R49C44D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_367
ROUTE         1     0.000    R49C44D.FCO to    R49C45A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[6]
FCITOF1_DE  ---     0.349    R49C45A.FCI to     R49C45A.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368
ROUTE         1     0.000     R49C45A.F1 to    R49C45A.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_s[8] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    3.358   (48.4% logic, 51.6% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3560:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     1.647 PCSCLKDIV0.CDIV1 to    R45C45C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     1.647 PCSCLKDIV0.CDIV1 to    R49C45A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.864ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/RxStatus_chx[1]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt[9]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               3.346ns  (49.6% logic, 50.4% route), 9 logic levels.

 Constraint Details:

      3.346ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_1036 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_369 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 0.864ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_1036 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_369:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R53C45A.CLK to     R53C45A.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_1036 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE         2     0.755     R53C45A.Q1 to     R49C45C.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/rxp_status[1]
CTOF_DEL    ---     0.180     R49C45C.A1 to     R49C45C.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5094
ROUTE         1     0.273     R49C45C.F1 to     R49C45C.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt11_N_2L1
CTOF_DEL    ---     0.180     R49C45C.D0 to     R49C45C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5094
ROUTE        11     0.658     R49C45C.F0 to     R49C44A.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt
C0TOFCO_DE  ---     0.355     R49C44A.B0 to    R49C44A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_364
ROUTE         1     0.000    R49C44A.FCO to    R49C44B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[0]
FCITOFCO_D  ---     0.056    R49C44B.FCI to    R49C44B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_365
ROUTE         1     0.000    R49C44B.FCO to    R49C44C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[2]
FCITOFCO_D  ---     0.056    R49C44C.FCI to    R49C44C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_366
ROUTE         1     0.000    R49C44C.FCO to    R49C44D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[4]
FCITOFCO_D  ---     0.056    R49C44D.FCI to    R49C44D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_367
ROUTE         1     0.000    R49C44D.FCO to    R49C45A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[6]
FCITOFCO_D  ---     0.056    R49C45A.FCI to    R49C45A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368
ROUTE         1     0.000    R49C45A.FCO to    R49C45B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[8]
FCITOF0_DE  ---     0.328    R49C45B.FCI to     R49C45B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_369
ROUTE         1     0.000     R49C45B.F0 to    R49C45B.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_s[9] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    3.346   (49.6% logic, 50.4% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_1036:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     1.647 PCSCLKDIV0.CDIV1 to    R53C45A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_369:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     1.647 PCSCLKDIV0.CDIV1 to    R49C45B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.864ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/RxStatus_chx[1]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt[9]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               3.346ns  (49.6% logic, 50.4% route), 9 logic levels.

 Constraint Details:

      3.346ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_1036 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_369 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 0.864ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_1036 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_369:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R53C45A.CLK to     R53C45A.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_1036 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE         2     0.755     R53C45A.Q1 to     R49C45C.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/rxp_status[1]
CTOF_DEL    ---     0.180     R49C45C.A1 to     R49C45C.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5094
ROUTE         1     0.273     R49C45C.F1 to     R49C45C.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt11_N_2L1
CTOF_DEL    ---     0.180     R49C45C.D0 to     R49C45C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5094
ROUTE        11     0.658     R49C45C.F0 to     R49C44A.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt
C1TOFCO_DE  ---     0.355     R49C44A.B1 to    R49C44A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_364
ROUTE         1     0.000    R49C44A.FCO to    R49C44B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[0]
FCITOFCO_D  ---     0.056    R49C44B.FCI to    R49C44B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_365
ROUTE         1     0.000    R49C44B.FCO to    R49C44C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[2]
FCITOFCO_D  ---     0.056    R49C44C.FCI to    R49C44C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_366
ROUTE         1     0.000    R49C44C.FCO to    R49C44D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[4]
FCITOFCO_D  ---     0.056    R49C44D.FCI to    R49C44D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_367
ROUTE         1     0.000    R49C44D.FCO to    R49C45A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[6]
FCITOFCO_D  ---     0.056    R49C45A.FCI to    R49C45A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368
ROUTE         1     0.000    R49C45A.FCO to    R49C45B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[8]
FCITOF0_DE  ---     0.328    R49C45B.FCI to     R49C45B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_369
ROUTE         1     0.000     R49C45B.F0 to    R49C45B.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_s[9] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    3.346   (49.6% logic, 50.4% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_1036:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     1.647 PCSCLKDIV0.CDIV1 to    R53C45A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_369:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     1.647 PCSCLKDIV0.CDIV1 to    R49C45B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.873ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/core_rstn_2  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt[9]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               3.337ns  (48.1% logic, 51.9% route), 8 logic levels.

 Constraint Details:

      3.337ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3560 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_369 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 0.873ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3560 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_369:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R45C45C.CLK to     R45C45C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3560 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE         2     0.802     R45C45C.Q1 to     R49C45C.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/core_rstn_2
CTOF_DEL    ---     0.180     R49C45C.B1 to     R49C45C.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5094
ROUTE         1     0.273     R49C45C.F1 to     R49C45C.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt11_N_2L1
CTOF_DEL    ---     0.180     R49C45C.D0 to     R49C45C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5094
ROUTE        11     0.658     R49C45C.F0 to     R49C44B.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt
C1TOFCO_DE  ---     0.355     R49C44B.B1 to    R49C44B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_365
ROUTE         1     0.000    R49C44B.FCO to    R49C44C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[2]
FCITOFCO_D  ---     0.056    R49C44C.FCI to    R49C44C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_366
ROUTE         1     0.000    R49C44C.FCO to    R49C44D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[4]
FCITOFCO_D  ---     0.056    R49C44D.FCI to    R49C44D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_367
ROUTE         1     0.000    R49C44D.FCO to    R49C45A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[6]
FCITOFCO_D  ---     0.056    R49C45A.FCI to    R49C45A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368
ROUTE         1     0.000    R49C45A.FCO to    R49C45B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[8]
FCITOF0_DE  ---     0.328    R49C45B.FCI to     R49C45B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_369
ROUTE         1     0.000     R49C45B.F0 to    R49C45B.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_s[9] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    3.337   (48.1% logic, 51.9% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3560:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     1.647 PCSCLKDIV0.CDIV1 to    R45C45C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_369:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     1.647 PCSCLKDIV0.CDIV1 to    R49C45B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.873ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/core_rstn_2  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt[9]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               3.337ns  (48.1% logic, 51.9% route), 8 logic levels.

 Constraint Details:

      3.337ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3560 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_369 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 0.873ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3560 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_369:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R45C45C.CLK to     R45C45C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3560 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE         2     0.802     R45C45C.Q1 to     R49C45C.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/core_rstn_2
CTOF_DEL    ---     0.180     R49C45C.B1 to     R49C45C.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5094
ROUTE         1     0.273     R49C45C.F1 to     R49C45C.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt11_N_2L1
CTOF_DEL    ---     0.180     R49C45C.D0 to     R49C45C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5094
ROUTE        11     0.658     R49C45C.F0 to     R49C44B.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt
C0TOFCO_DE  ---     0.355     R49C44B.B0 to    R49C44B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_365
ROUTE         1     0.000    R49C44B.FCO to    R49C44C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[2]
FCITOFCO_D  ---     0.056    R49C44C.FCI to    R49C44C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_366
ROUTE         1     0.000    R49C44C.FCO to    R49C44D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[4]
FCITOFCO_D  ---     0.056    R49C44D.FCI to    R49C44D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_367
ROUTE         1     0.000    R49C44D.FCO to    R49C45A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[6]
FCITOFCO_D  ---     0.056    R49C45A.FCI to    R49C45A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368
ROUTE         1     0.000    R49C45A.FCO to    R49C45B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[8]
FCITOF0_DE  ---     0.328    R49C45B.FCI to     R49C45B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_369
ROUTE         1     0.000     R49C45B.F0 to    R49C45B.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_s[9] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    3.337   (48.1% logic, 51.9% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3560:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     1.647 PCSCLKDIV0.CDIV1 to    R45C45C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_369:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     1.647 PCSCLKDIV0.CDIV1 to    R49C45B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.873ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/core_rstn_2  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt[7]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               3.337ns  (48.1% logic, 51.9% route), 8 logic levels.

 Constraint Details:

      3.337ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3560 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 0.873ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3560 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R45C45C.CLK to     R45C45C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3560 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE         2     0.802     R45C45C.Q1 to     R49C45C.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/core_rstn_2
CTOF_DEL    ---     0.180     R49C45C.B1 to     R49C45C.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5094
ROUTE         1     0.273     R49C45C.F1 to     R49C45C.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt11_N_2L1
CTOF_DEL    ---     0.180     R49C45C.D0 to     R49C45C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5094
ROUTE        11     0.658     R49C45C.F0 to     R49C44A.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt
C0TOFCO_DE  ---     0.355     R49C44A.B0 to    R49C44A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_364
ROUTE         1     0.000    R49C44A.FCO to    R49C44B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[0]
FCITOFCO_D  ---     0.056    R49C44B.FCI to    R49C44B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_365
ROUTE         1     0.000    R49C44B.FCO to    R49C44C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[2]
FCITOFCO_D  ---     0.056    R49C44C.FCI to    R49C44C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_366
ROUTE         1     0.000    R49C44C.FCO to    R49C44D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[4]
FCITOFCO_D  ---     0.056    R49C44D.FCI to    R49C44D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_367
ROUTE         1     0.000    R49C44D.FCO to    R49C45A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[6]
FCITOF0_DE  ---     0.328    R49C45A.FCI to     R49C45A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368
ROUTE         1     0.000     R49C45A.F0 to    R49C45A.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_s[7] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    3.337   (48.1% logic, 51.9% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3560:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     1.647 PCSCLKDIV0.CDIV1 to    R45C45C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     1.647 PCSCLKDIV0.CDIV1 to    R49C45A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.873ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/core_rstn_2  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt[7]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               3.337ns  (48.1% logic, 51.9% route), 8 logic levels.

 Constraint Details:

      3.337ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3560 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 0.873ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3560 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R45C45C.CLK to     R45C45C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3560 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE         2     0.802     R45C45C.Q1 to     R49C45C.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/core_rstn_2
CTOF_DEL    ---     0.180     R49C45C.B1 to     R49C45C.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5094
ROUTE         1     0.273     R49C45C.F1 to     R49C45C.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt11_N_2L1
CTOF_DEL    ---     0.180     R49C45C.D0 to     R49C45C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5094
ROUTE        11     0.658     R49C45C.F0 to     R49C44A.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt
C1TOFCO_DE  ---     0.355     R49C44A.B1 to    R49C44A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_364
ROUTE         1     0.000    R49C44A.FCO to    R49C44B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[0]
FCITOFCO_D  ---     0.056    R49C44B.FCI to    R49C44B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_365
ROUTE         1     0.000    R49C44B.FCO to    R49C44C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[2]
FCITOFCO_D  ---     0.056    R49C44C.FCI to    R49C44C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_366
ROUTE         1     0.000    R49C44C.FCO to    R49C44D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[4]
FCITOFCO_D  ---     0.056    R49C44D.FCI to    R49C44D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_367
ROUTE         1     0.000    R49C44D.FCO to    R49C45A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[6]
FCITOF0_DE  ---     0.328    R49C45A.FCI to     R49C45A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368
ROUTE         1     0.000     R49C45A.F0 to    R49C45A.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_s[7] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    3.337   (48.1% logic, 51.9% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3560:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     1.647 PCSCLKDIV0.CDIV1 to    R45C45C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     1.647 PCSCLKDIV0.CDIV1 to    R49C45A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.899ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/RxStatus_chx[1]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt[8]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               3.311ns  (49.1% logic, 50.9% route), 8 logic levels.

 Constraint Details:

      3.311ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_1036 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 0.899ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_1036 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R53C45A.CLK to     R53C45A.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_1036 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE         2     0.755     R53C45A.Q1 to     R49C45C.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/rxp_status[1]
CTOF_DEL    ---     0.180     R49C45C.A1 to     R49C45C.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5094
ROUTE         1     0.273     R49C45C.F1 to     R49C45C.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt11_N_2L1
CTOF_DEL    ---     0.180     R49C45C.D0 to     R49C45C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5094
ROUTE        11     0.658     R49C45C.F0 to     R49C44A.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt
C1TOFCO_DE  ---     0.355     R49C44A.B1 to    R49C44A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_364
ROUTE         1     0.000    R49C44A.FCO to    R49C44B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[0]
FCITOFCO_D  ---     0.056    R49C44B.FCI to    R49C44B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_365
ROUTE         1     0.000    R49C44B.FCO to    R49C44C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[2]
FCITOFCO_D  ---     0.056    R49C44C.FCI to    R49C44C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_366
ROUTE         1     0.000    R49C44C.FCO to    R49C44D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[4]
FCITOFCO_D  ---     0.056    R49C44D.FCI to    R49C44D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_367
ROUTE         1     0.000    R49C44D.FCO to    R49C45A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[6]
FCITOF1_DE  ---     0.349    R49C45A.FCI to     R49C45A.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368
ROUTE         1     0.000     R49C45A.F1 to    R49C45A.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_s[8] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    3.311   (49.1% logic, 50.9% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_1036:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     1.647 PCSCLKDIV0.CDIV1 to    R53C45A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     1.647 PCSCLKDIV0.CDIV1 to    R49C45A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.899ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/RxStatus_chx[1]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt[8]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               3.311ns  (49.1% logic, 50.9% route), 8 logic levels.

 Constraint Details:

      3.311ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_1036 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 0.899ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_1036 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R53C45A.CLK to     R53C45A.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_1036 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE         2     0.755     R53C45A.Q1 to     R49C45C.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/rxp_status[1]
CTOF_DEL    ---     0.180     R49C45C.A1 to     R49C45C.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5094
ROUTE         1     0.273     R49C45C.F1 to     R49C45C.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt11_N_2L1
CTOF_DEL    ---     0.180     R49C45C.D0 to     R49C45C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5094
ROUTE        11     0.658     R49C45C.F0 to     R49C44A.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt
C0TOFCO_DE  ---     0.355     R49C44A.B0 to    R49C44A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_364
ROUTE         1     0.000    R49C44A.FCO to    R49C44B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[0]
FCITOFCO_D  ---     0.056    R49C44B.FCI to    R49C44B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_365
ROUTE         1     0.000    R49C44B.FCO to    R49C44C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[2]
FCITOFCO_D  ---     0.056    R49C44C.FCI to    R49C44C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_366
ROUTE         1     0.000    R49C44C.FCO to    R49C44D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[4]
FCITOFCO_D  ---     0.056    R49C44D.FCI to    R49C44D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_367
ROUTE         1     0.000    R49C44D.FCO to    R49C45A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[6]
FCITOF1_DE  ---     0.349    R49C45A.FCI to     R49C45A.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368
ROUTE         1     0.000     R49C45A.F1 to    R49C45A.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_s[8] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    3.311   (49.1% logic, 50.9% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_1036:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     1.647 PCSCLKDIV0.CDIV1 to    R53C45A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     1.647 PCSCLKDIV0.CDIV1 to    R49C45A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.908ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/core_rstn_2  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt[8]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               3.302ns  (47.5% logic, 52.5% route), 7 logic levels.

 Constraint Details:

      3.302ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3560 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 0.908ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3560 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R45C45C.CLK to     R45C45C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3560 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE         2     0.802     R45C45C.Q1 to     R49C45C.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/core_rstn_2
CTOF_DEL    ---     0.180     R49C45C.B1 to     R49C45C.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5094
ROUTE         1     0.273     R49C45C.F1 to     R49C45C.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt11_N_2L1
CTOF_DEL    ---     0.180     R49C45C.D0 to     R49C45C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5094
ROUTE        11     0.658     R49C45C.F0 to     R49C44B.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt
C1TOFCO_DE  ---     0.355     R49C44B.B1 to    R49C44B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_365
ROUTE         1     0.000    R49C44B.FCO to    R49C44C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[2]
FCITOFCO_D  ---     0.056    R49C44C.FCI to    R49C44C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_366
ROUTE         1     0.000    R49C44C.FCO to    R49C44D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[4]
FCITOFCO_D  ---     0.056    R49C44D.FCI to    R49C44D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_367
ROUTE         1     0.000    R49C44D.FCO to    R49C45A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[6]
FCITOF1_DE  ---     0.349    R49C45A.FCI to     R49C45A.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368
ROUTE         1     0.000     R49C45A.F1 to    R49C45A.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_s[8] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    3.302   (47.5% logic, 52.5% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3560:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     1.647 PCSCLKDIV0.CDIV1 to    R45C45C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     1.647 PCSCLKDIV0.CDIV1 to    R49C45A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.908ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/core_rstn_2  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt[8]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               3.302ns  (47.5% logic, 52.5% route), 7 logic levels.

 Constraint Details:

      3.302ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3560 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 0.908ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3560 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R45C45C.CLK to     R45C45C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3560 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE         2     0.802     R45C45C.Q1 to     R49C45C.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/core_rstn_2
CTOF_DEL    ---     0.180     R49C45C.B1 to     R49C45C.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5094
ROUTE         1     0.273     R49C45C.F1 to     R49C45C.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt11_N_2L1
CTOF_DEL    ---     0.180     R49C45C.D0 to     R49C45C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5094
ROUTE        11     0.658     R49C45C.F0 to     R49C44B.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt
C0TOFCO_DE  ---     0.355     R49C44B.B0 to    R49C44B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_365
ROUTE         1     0.000    R49C44B.FCO to    R49C44C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[2]
FCITOFCO_D  ---     0.056    R49C44C.FCI to    R49C44C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_366
ROUTE         1     0.000    R49C44C.FCO to    R49C44D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[4]
FCITOFCO_D  ---     0.056    R49C44D.FCI to    R49C44D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_367
ROUTE         1     0.000    R49C44D.FCO to    R49C45A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[6]
FCITOF1_DE  ---     0.349    R49C45A.FCI to     R49C45A.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368
ROUTE         1     0.000     R49C45A.F1 to    R49C45A.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_s[8] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    3.302   (47.5% logic, 52.5% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3560:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     1.647 PCSCLKDIV0.CDIV1 to    R45C45C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     1.647 PCSCLKDIV0.CDIV1 to    R49C45A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.908ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/core_rstn_2  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt[6]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               3.302ns  (47.5% logic, 52.5% route), 7 logic levels.

 Constraint Details:

      3.302ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3560 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_367 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 0.908ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3560 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_367:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R45C45C.CLK to     R45C45C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3560 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE         2     0.802     R45C45C.Q1 to     R49C45C.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/core_rstn_2
CTOF_DEL    ---     0.180     R49C45C.B1 to     R49C45C.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5094
ROUTE         1     0.273     R49C45C.F1 to     R49C45C.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt11_N_2L1
CTOF_DEL    ---     0.180     R49C45C.D0 to     R49C45C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5094
ROUTE        11     0.658     R49C45C.F0 to     R49C44A.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt
C0TOFCO_DE  ---     0.355     R49C44A.B0 to    R49C44A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_364
ROUTE         1     0.000    R49C44A.FCO to    R49C44B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[0]
FCITOFCO_D  ---     0.056    R49C44B.FCI to    R49C44B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_365
ROUTE         1     0.000    R49C44B.FCO to    R49C44C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[2]
FCITOFCO_D  ---     0.056    R49C44C.FCI to    R49C44C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_366
ROUTE         1     0.000    R49C44C.FCO to    R49C44D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[4]
FCITOF1_DE  ---     0.349    R49C44D.FCI to     R49C44D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_367
ROUTE         1     0.000     R49C44D.F1 to    R49C44D.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_s[6] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    3.302   (47.5% logic, 52.5% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3560:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     1.647 PCSCLKDIV0.CDIV1 to    R45C45C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_367:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     1.647 PCSCLKDIV0.CDIV1 to    R49C44D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.908ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/core_rstn_2  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt[6]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               3.302ns  (47.5% logic, 52.5% route), 7 logic levels.

 Constraint Details:

      3.302ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3560 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_367 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 0.908ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3560 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_367:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R45C45C.CLK to     R45C45C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3560 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE         2     0.802     R45C45C.Q1 to     R49C45C.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/core_rstn_2
CTOF_DEL    ---     0.180     R49C45C.B1 to     R49C45C.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5094
ROUTE         1     0.273     R49C45C.F1 to     R49C45C.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt11_N_2L1
CTOF_DEL    ---     0.180     R49C45C.D0 to     R49C45C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5094
ROUTE        11     0.658     R49C45C.F0 to     R49C44A.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt
C1TOFCO_DE  ---     0.355     R49C44A.B1 to    R49C44A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_364
ROUTE         1     0.000    R49C44A.FCO to    R49C44B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[0]
FCITOFCO_D  ---     0.056    R49C44B.FCI to    R49C44B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_365
ROUTE         1     0.000    R49C44B.FCO to    R49C44C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[2]
FCITOFCO_D  ---     0.056    R49C44C.FCI to    R49C44C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_366
ROUTE         1     0.000    R49C44C.FCO to    R49C44D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[4]
FCITOF1_DE  ---     0.349    R49C44D.FCI to     R49C44D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_367
ROUTE         1     0.000     R49C44D.F1 to    R49C44D.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_s[6] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    3.302   (47.5% logic, 52.5% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3560:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     1.647 PCSCLKDIV0.CDIV1 to    R45C45C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_367:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     1.647 PCSCLKDIV0.CDIV1 to    R49C44D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.920ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/RxStatus_chx[2]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt[9]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               3.290ns  (50.5% logic, 49.5% route), 9 logic levels.

 Constraint Details:

      3.290ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_1037 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_369 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 0.920ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_1037 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_369:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R53C42D.CLK to     R53C42D.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_1037 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE         3     0.697     R53C42D.Q0 to     R49C45C.D1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/rxp_status[2]
CTOF_DEL    ---     0.180     R49C45C.D1 to     R49C45C.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5094
ROUTE         1     0.273     R49C45C.F1 to     R49C45C.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt11_N_2L1
CTOF_DEL    ---     0.180     R49C45C.D0 to     R49C45C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5094
ROUTE        11     0.658     R49C45C.F0 to     R49C44A.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt
C0TOFCO_DE  ---     0.355     R49C44A.B0 to    R49C44A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_364
ROUTE         1     0.000    R49C44A.FCO to    R49C44B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[0]
FCITOFCO_D  ---     0.056    R49C44B.FCI to    R49C44B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_365
ROUTE         1     0.000    R49C44B.FCO to    R49C44C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[2]
FCITOFCO_D  ---     0.056    R49C44C.FCI to    R49C44C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_366
ROUTE         1     0.000    R49C44C.FCO to    R49C44D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[4]
FCITOFCO_D  ---     0.056    R49C44D.FCI to    R49C44D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_367
ROUTE         1     0.000    R49C44D.FCO to    R49C45A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[6]
FCITOFCO_D  ---     0.056    R49C45A.FCI to    R49C45A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368
ROUTE         1     0.000    R49C45A.FCO to    R49C45B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[8]
FCITOF0_DE  ---     0.328    R49C45B.FCI to     R49C45B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_369
ROUTE         1     0.000     R49C45B.F0 to    R49C45B.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_s[9] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    3.290   (50.5% logic, 49.5% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_1037:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     1.647 PCSCLKDIV0.CDIV1 to    R53C42D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_369:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     1.647 PCSCLKDIV0.CDIV1 to    R49C45B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.920ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/RxStatus_chx[2]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt[9]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               3.290ns  (50.5% logic, 49.5% route), 9 logic levels.

 Constraint Details:

      3.290ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_1037 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_369 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 0.920ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_1037 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_369:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R53C42D.CLK to     R53C42D.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_1037 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE         3     0.697     R53C42D.Q0 to     R49C45C.D1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/rxp_status[2]
CTOF_DEL    ---     0.180     R49C45C.D1 to     R49C45C.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5094
ROUTE         1     0.273     R49C45C.F1 to     R49C45C.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt11_N_2L1
CTOF_DEL    ---     0.180     R49C45C.D0 to     R49C45C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5094
ROUTE        11     0.658     R49C45C.F0 to     R49C44A.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt
C1TOFCO_DE  ---     0.355     R49C44A.B1 to    R49C44A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_364
ROUTE         1     0.000    R49C44A.FCO to    R49C44B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[0]
FCITOFCO_D  ---     0.056    R49C44B.FCI to    R49C44B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_365
ROUTE         1     0.000    R49C44B.FCO to    R49C44C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[2]
FCITOFCO_D  ---     0.056    R49C44C.FCI to    R49C44C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_366
ROUTE         1     0.000    R49C44C.FCO to    R49C44D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[4]
FCITOFCO_D  ---     0.056    R49C44D.FCI to    R49C44D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_367
ROUTE         1     0.000    R49C44D.FCO to    R49C45A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[6]
FCITOFCO_D  ---     0.056    R49C45A.FCI to    R49C45A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368
ROUTE         1     0.000    R49C45A.FCO to    R49C45B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[8]
FCITOF0_DE  ---     0.328    R49C45B.FCI to     R49C45B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_369
ROUTE         1     0.000     R49C45B.F0 to    R49C45B.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_s[9] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    3.290   (50.5% logic, 49.5% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_1037:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     1.647 PCSCLKDIV0.CDIV1 to    R53C42D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_369:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     1.647 PCSCLKDIV0.CDIV1 to    R49C45B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.920ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/RxStatus_chx[1]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt[7]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               3.290ns  (48.8% logic, 51.2% route), 8 logic levels.

 Constraint Details:

      3.290ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_1036 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 0.920ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_1036 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R53C45A.CLK to     R53C45A.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_1036 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE         2     0.755     R53C45A.Q1 to     R49C45C.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/rxp_status[1]
CTOF_DEL    ---     0.180     R49C45C.A1 to     R49C45C.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5094
ROUTE         1     0.273     R49C45C.F1 to     R49C45C.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt11_N_2L1
CTOF_DEL    ---     0.180     R49C45C.D0 to     R49C45C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5094
ROUTE        11     0.658     R49C45C.F0 to     R49C44A.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt
C0TOFCO_DE  ---     0.355     R49C44A.B0 to    R49C44A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_364
ROUTE         1     0.000    R49C44A.FCO to    R49C44B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[0]
FCITOFCO_D  ---     0.056    R49C44B.FCI to    R49C44B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_365
ROUTE         1     0.000    R49C44B.FCO to    R49C44C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[2]
FCITOFCO_D  ---     0.056    R49C44C.FCI to    R49C44C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_366
ROUTE         1     0.000    R49C44C.FCO to    R49C44D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[4]
FCITOFCO_D  ---     0.056    R49C44D.FCI to    R49C44D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_367
ROUTE         1     0.000    R49C44D.FCO to    R49C45A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[6]
FCITOF0_DE  ---     0.328    R49C45A.FCI to     R49C45A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368
ROUTE         1     0.000     R49C45A.F0 to    R49C45A.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_s[7] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    3.290   (48.8% logic, 51.2% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_1036:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     1.647 PCSCLKDIV0.CDIV1 to    R53C45A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     1.647 PCSCLKDIV0.CDIV1 to    R49C45A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.920ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/RxStatus_chx[1]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt[7]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               3.290ns  (48.8% logic, 51.2% route), 8 logic levels.

 Constraint Details:

      3.290ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_1036 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 0.920ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_1036 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R53C45A.CLK to     R53C45A.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_1036 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE         2     0.755     R53C45A.Q1 to     R49C45C.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/rxp_status[1]
CTOF_DEL    ---     0.180     R49C45C.A1 to     R49C45C.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5094
ROUTE         1     0.273     R49C45C.F1 to     R49C45C.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt11_N_2L1
CTOF_DEL    ---     0.180     R49C45C.D0 to     R49C45C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5094
ROUTE        11     0.658     R49C45C.F0 to     R49C44A.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt
C1TOFCO_DE  ---     0.355     R49C44A.B1 to    R49C44A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_364
ROUTE         1     0.000    R49C44A.FCO to    R49C44B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[0]
FCITOFCO_D  ---     0.056    R49C44B.FCI to    R49C44B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_365
ROUTE         1     0.000    R49C44B.FCO to    R49C44C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[2]
FCITOFCO_D  ---     0.056    R49C44C.FCI to    R49C44C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_366
ROUTE         1     0.000    R49C44C.FCO to    R49C44D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[4]
FCITOFCO_D  ---     0.056    R49C44D.FCI to    R49C44D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_367
ROUTE         1     0.000    R49C44D.FCO to    R49C45A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[6]
FCITOF0_DE  ---     0.328    R49C45A.FCI to     R49C45A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368
ROUTE         1     0.000     R49C45A.F0 to    R49C45A.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_s[7] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    3.290   (48.8% logic, 51.2% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_1036:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     1.647 PCSCLKDIV0.CDIV1 to    R53C45A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     1.647 PCSCLKDIV0.CDIV1 to    R49C45A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.920ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/RxStatus_chx[1]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt[9]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               3.290ns  (48.8% logic, 51.2% route), 8 logic levels.

 Constraint Details:

      3.290ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_1036 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_369 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 0.920ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_1036 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_369:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R53C45A.CLK to     R53C45A.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_1036 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE         2     0.755     R53C45A.Q1 to     R49C45C.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/rxp_status[1]
CTOF_DEL    ---     0.180     R49C45C.A1 to     R49C45C.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5094
ROUTE         1     0.273     R49C45C.F1 to     R49C45C.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt11_N_2L1
CTOF_DEL    ---     0.180     R49C45C.D0 to     R49C45C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5094
ROUTE        11     0.658     R49C45C.F0 to     R49C44B.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt
C1TOFCO_DE  ---     0.355     R49C44B.B1 to    R49C44B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_365
ROUTE         1     0.000    R49C44B.FCO to    R49C44C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[2]
FCITOFCO_D  ---     0.056    R49C44C.FCI to    R49C44C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_366
ROUTE         1     0.000    R49C44C.FCO to    R49C44D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[4]
FCITOFCO_D  ---     0.056    R49C44D.FCI to    R49C44D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_367
ROUTE         1     0.000    R49C44D.FCO to    R49C45A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[6]
FCITOFCO_D  ---     0.056    R49C45A.FCI to    R49C45A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368
ROUTE         1     0.000    R49C45A.FCO to    R49C45B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[8]
FCITOF0_DE  ---     0.328    R49C45B.FCI to     R49C45B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_369
ROUTE         1     0.000     R49C45B.F0 to    R49C45B.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_s[9] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    3.290   (48.8% logic, 51.2% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_1036:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     1.647 PCSCLKDIV0.CDIV1 to    R53C45A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_369:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     1.647 PCSCLKDIV0.CDIV1 to    R49C45B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.920ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/RxStatus_chx[1]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt[9]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               3.290ns  (48.8% logic, 51.2% route), 8 logic levels.

 Constraint Details:

      3.290ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_1036 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_369 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 0.920ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_1036 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_369:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R53C45A.CLK to     R53C45A.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_1036 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE         2     0.755     R53C45A.Q1 to     R49C45C.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/rxp_status[1]
CTOF_DEL    ---     0.180     R49C45C.A1 to     R49C45C.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5094
ROUTE         1     0.273     R49C45C.F1 to     R49C45C.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt11_N_2L1
CTOF_DEL    ---     0.180     R49C45C.D0 to     R49C45C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5094
ROUTE        11     0.658     R49C45C.F0 to     R49C44B.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt
C0TOFCO_DE  ---     0.355     R49C44B.B0 to    R49C44B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_365
ROUTE         1     0.000    R49C44B.FCO to    R49C44C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[2]
FCITOFCO_D  ---     0.056    R49C44C.FCI to    R49C44C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_366
ROUTE         1     0.000    R49C44C.FCO to    R49C44D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[4]
FCITOFCO_D  ---     0.056    R49C44D.FCI to    R49C44D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_367
ROUTE         1     0.000    R49C44D.FCO to    R49C45A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[6]
FCITOFCO_D  ---     0.056    R49C45A.FCI to    R49C45A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368
ROUTE         1     0.000    R49C45A.FCO to    R49C45B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[8]
FCITOF0_DE  ---     0.328    R49C45B.FCI to     R49C45B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_369
ROUTE         1     0.000     R49C45B.F0 to    R49C45B.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_s[9] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    3.290   (48.8% logic, 51.2% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_1036:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     1.647 PCSCLKDIV0.CDIV1 to    R53C45A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_369:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     1.647 PCSCLKDIV0.CDIV1 to    R49C45B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.929ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/core_rstn_2  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt[5]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               3.281ns  (47.2% logic, 52.8% route), 7 logic levels.

 Constraint Details:

      3.281ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3560 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_367 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 0.929ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3560 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_367:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R45C45C.CLK to     R45C45C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3560 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE         2     0.802     R45C45C.Q1 to     R49C45C.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/core_rstn_2
CTOF_DEL    ---     0.180     R49C45C.B1 to     R49C45C.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5094
ROUTE         1     0.273     R49C45C.F1 to     R49C45C.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt11_N_2L1
CTOF_DEL    ---     0.180     R49C45C.D0 to     R49C45C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5094
ROUTE        11     0.658     R49C45C.F0 to     R49C44A.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt
C0TOFCO_DE  ---     0.355     R49C44A.B0 to    R49C44A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_364
ROUTE         1     0.000    R49C44A.FCO to    R49C44B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[0]
FCITOFCO_D  ---     0.056    R49C44B.FCI to    R49C44B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_365
ROUTE         1     0.000    R49C44B.FCO to    R49C44C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[2]
FCITOFCO_D  ---     0.056    R49C44C.FCI to    R49C44C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_366
ROUTE         1     0.000    R49C44C.FCO to    R49C44D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[4]
FCITOF0_DE  ---     0.328    R49C44D.FCI to     R49C44D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_367
ROUTE         1     0.000     R49C44D.F0 to    R49C44D.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_s[5] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    3.281   (47.2% logic, 52.8% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3560:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     1.647 PCSCLKDIV0.CDIV1 to    R45C45C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_367:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     1.647 PCSCLKDIV0.CDIV1 to    R49C44D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.929ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/core_rstn_2  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt[7]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               3.281ns  (47.2% logic, 52.8% route), 7 logic levels.

 Constraint Details:

      3.281ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3560 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 0.929ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3560 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R45C45C.CLK to     R45C45C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3560 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE         2     0.802     R45C45C.Q1 to     R49C45C.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/core_rstn_2
CTOF_DEL    ---     0.180     R49C45C.B1 to     R49C45C.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5094
ROUTE         1     0.273     R49C45C.F1 to     R49C45C.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt11_N_2L1
CTOF_DEL    ---     0.180     R49C45C.D0 to     R49C45C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5094
ROUTE        11     0.658     R49C45C.F0 to     R49C44B.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt
C1TOFCO_DE  ---     0.355     R49C44B.B1 to    R49C44B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_365
ROUTE         1     0.000    R49C44B.FCO to    R49C44C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[2]
FCITOFCO_D  ---     0.056    R49C44C.FCI to    R49C44C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_366
ROUTE         1     0.000    R49C44C.FCO to    R49C44D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[4]
FCITOFCO_D  ---     0.056    R49C44D.FCI to    R49C44D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_367
ROUTE         1     0.000    R49C44D.FCO to    R49C45A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[6]
FCITOF0_DE  ---     0.328    R49C45A.FCI to     R49C45A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368
ROUTE         1     0.000     R49C45A.F0 to    R49C45A.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_s[7] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    3.281   (47.2% logic, 52.8% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3560:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     1.647 PCSCLKDIV0.CDIV1 to    R45C45C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     1.647 PCSCLKDIV0.CDIV1 to    R49C45A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.929ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/core_rstn_2  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt[5]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               3.281ns  (47.2% logic, 52.8% route), 7 logic levels.

 Constraint Details:

      3.281ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3560 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_367 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 0.929ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3560 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_367:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R45C45C.CLK to     R45C45C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3560 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE         2     0.802     R45C45C.Q1 to     R49C45C.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/core_rstn_2
CTOF_DEL    ---     0.180     R49C45C.B1 to     R49C45C.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5094
ROUTE         1     0.273     R49C45C.F1 to     R49C45C.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt11_N_2L1
CTOF_DEL    ---     0.180     R49C45C.D0 to     R49C45C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5094
ROUTE        11     0.658     R49C45C.F0 to     R49C44A.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt
C1TOFCO_DE  ---     0.355     R49C44A.B1 to    R49C44A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_364
ROUTE         1     0.000    R49C44A.FCO to    R49C44B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[0]
FCITOFCO_D  ---     0.056    R49C44B.FCI to    R49C44B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_365
ROUTE         1     0.000    R49C44B.FCO to    R49C44C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[2]
FCITOFCO_D  ---     0.056    R49C44C.FCI to    R49C44C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_366
ROUTE         1     0.000    R49C44C.FCO to    R49C44D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[4]
FCITOF0_DE  ---     0.328    R49C44D.FCI to     R49C44D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_367
ROUTE         1     0.000     R49C44D.F0 to    R49C44D.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_s[5] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    3.281   (47.2% logic, 52.8% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3560:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     1.647 PCSCLKDIV0.CDIV1 to    R45C45C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_367:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     1.647 PCSCLKDIV0.CDIV1 to    R49C44D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

Report:  312.500MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0" 250.000000 MHz PAR_ADJ 25.000000 ;
            304 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 1.298ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_15  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_12  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               2.912ns  (51.4% logic, 48.6% route), 6 logic levels.

 Constraint Details:

      2.912ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3745 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_337 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.298ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3745 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_337:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R64C37B.CLK to     R64C37B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3745 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         5     0.692     R64C37B.Q0 to     R64C37D.C1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/r_gcount_w23
CTOOFX_DEL  ---     0.306     R64C37D.C1 to   R64C37D.OFX0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_4506
ROUTE         2     0.724   R64C37D.OFX0 to     R64C38B.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/rcount_w0
C0TOFCO_DE  ---     0.355     R64C38B.B0 to    R64C38B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_334
ROUTE         1     0.000    R64C38B.FCO to    R64C38C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/co0_3
FCITOFCO_D  ---     0.056    R64C38C.FCI to    R64C38C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_335
ROUTE         1     0.000    R64C38C.FCO to    R64C38D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/co1_3
FCITOFCO_D  ---     0.056    R64C38D.FCI to    R64C38D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_336
ROUTE         1     0.000    R64C38D.FCO to    R64C39A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/full_d_c
FCITOF0_DE  ---     0.328    R64C39A.FCI to     R64C39A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_337
ROUTE         1     0.000     R64C39A.F0 to    R64C39A.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/full_d (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    2.912   (51.4% logic, 48.6% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3745:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R64C37B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_337:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R64C39A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.298ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_15  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_12  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               2.912ns  (51.4% logic, 48.6% route), 6 logic levels.

 Constraint Details:

      2.912ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3745 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_337 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.298ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3745 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_337:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R64C37B.CLK to     R64C37B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3745 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         5     0.692     R64C37B.Q0 to     R64C37D.C0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/r_gcount_w23
CTOOFX_DEL  ---     0.306     R64C37D.C0 to   R64C37D.OFX0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_4506
ROUTE         2     0.724   R64C37D.OFX0 to     R64C38B.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/rcount_w0
C0TOFCO_DE  ---     0.355     R64C38B.B0 to    R64C38B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_334
ROUTE         1     0.000    R64C38B.FCO to    R64C38C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/co0_3
FCITOFCO_D  ---     0.056    R64C38C.FCI to    R64C38C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_335
ROUTE         1     0.000    R64C38C.FCO to    R64C38D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/co1_3
FCITOFCO_D  ---     0.056    R64C38D.FCI to    R64C38D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_336
ROUTE         1     0.000    R64C38D.FCO to    R64C39A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/full_d_c
FCITOF0_DE  ---     0.328    R64C39A.FCI to     R64C39A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_337
ROUTE         1     0.000     R64C39A.F0 to    R64C39A.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/full_d (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    2.912   (51.4% logic, 48.6% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3745:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R64C37B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_337:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R64C39A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.298ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_15  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_0  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               2.912ns  (51.4% logic, 48.6% route), 6 logic levels.

 Constraint Details:

      2.912ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3745 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.298ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3745 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R64C37B.CLK to     R64C37B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3745 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         5     0.692     R64C37B.Q0 to     R64C37D.C0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/r_gcount_w23
CTOOFX_DEL  ---     0.306     R64C37D.C0 to   R64C37D.OFX0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_4506
ROUTE         2     0.724   R64C37D.OFX0 to     R65C37B.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/rcount_w0
C0TOFCO_DE  ---     0.355     R65C37B.B0 to    R65C37B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_352
ROUTE         1     0.000    R65C37B.FCO to    R65C37C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/co0_7
FCITOFCO_D  ---     0.056    R65C37C.FCI to    R65C37C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_353
ROUTE         1     0.000    R65C37C.FCO to    R65C37D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/co1_7
FCITOFCO_D  ---     0.056    R65C37D.FCI to    R65C37D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_354
ROUTE         1     0.000    R65C37D.FCO to    R65C38A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/af_set_c
FCITOF0_DE  ---     0.328    R65C38A.FCI to     R65C38A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319
ROUTE         1     0.000     R65C38A.F0 to    R65C38A.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/af_set (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    2.912   (51.4% logic, 48.6% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3745:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R64C37B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R65C38A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.298ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_15  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_0  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               2.912ns  (51.4% logic, 48.6% route), 6 logic levels.

 Constraint Details:

      2.912ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3745 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.298ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3745 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R64C37B.CLK to     R64C37B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3745 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         5     0.692     R64C37B.Q0 to     R64C37D.C1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/r_gcount_w23
CTOOFX_DEL  ---     0.306     R64C37D.C1 to   R64C37D.OFX0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_4506
ROUTE         2     0.724   R64C37D.OFX0 to     R65C37B.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/rcount_w0
C0TOFCO_DE  ---     0.355     R65C37B.B0 to    R65C37B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_352
ROUTE         1     0.000    R65C37B.FCO to    R65C37C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/co0_7
FCITOFCO_D  ---     0.056    R65C37C.FCI to    R65C37C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_353
ROUTE         1     0.000    R65C37C.FCO to    R65C37D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/co1_7
FCITOFCO_D  ---     0.056    R65C37D.FCI to    R65C37D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_354
ROUTE         1     0.000    R65C37D.FCO to    R65C38A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/af_set_c
FCITOF0_DE  ---     0.328    R65C38A.FCI to     R65C38A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319
ROUTE         1     0.000     R65C38A.F0 to    R65C38A.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/af_set (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    2.912   (51.4% logic, 48.6% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3745:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R64C37B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R65C38A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.370ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_17  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_12  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               2.840ns  (52.7% logic, 47.3% route), 6 logic levels.

 Constraint Details:

      2.840ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3744 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_337 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.370ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3744 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_337:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R63C37C.CLK to     R63C37C.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3744 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         3     0.620     R63C37C.Q0 to     R64C37D.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/r_gcount_w21
CTOOFX_DEL  ---     0.306     R64C37D.A1 to   R64C37D.OFX0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_4506
ROUTE         2     0.724   R64C37D.OFX0 to     R64C38B.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/rcount_w0
C0TOFCO_DE  ---     0.355     R64C38B.B0 to    R64C38B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_334
ROUTE         1     0.000    R64C38B.FCO to    R64C38C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/co0_3
FCITOFCO_D  ---     0.056    R64C38C.FCI to    R64C38C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_335
ROUTE         1     0.000    R64C38C.FCO to    R64C38D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/co1_3
FCITOFCO_D  ---     0.056    R64C38D.FCI to    R64C38D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_336
ROUTE         1     0.000    R64C38D.FCO to    R64C39A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/full_d_c
FCITOF0_DE  ---     0.328    R64C39A.FCI to     R64C39A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_337
ROUTE         1     0.000     R64C39A.F0 to    R64C39A.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/full_d (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    2.840   (52.7% logic, 47.3% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3744:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R63C37C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_337:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R64C39A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.370ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_17  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_12  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               2.840ns  (52.7% logic, 47.3% route), 6 logic levels.

 Constraint Details:

      2.840ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3744 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_337 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.370ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3744 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_337:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R63C37C.CLK to     R63C37C.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3744 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         3     0.620     R63C37C.Q0 to     R64C37D.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/r_gcount_w21
CTOOFX_DEL  ---     0.306     R64C37D.A0 to   R64C37D.OFX0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_4506
ROUTE         2     0.724   R64C37D.OFX0 to     R64C38B.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/rcount_w0
C0TOFCO_DE  ---     0.355     R64C38B.B0 to    R64C38B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_334
ROUTE         1     0.000    R64C38B.FCO to    R64C38C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/co0_3
FCITOFCO_D  ---     0.056    R64C38C.FCI to    R64C38C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_335
ROUTE         1     0.000    R64C38C.FCO to    R64C38D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/co1_3
FCITOFCO_D  ---     0.056    R64C38D.FCI to    R64C38D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_336
ROUTE         1     0.000    R64C38D.FCO to    R64C39A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/full_d_c
FCITOF0_DE  ---     0.328    R64C39A.FCI to     R64C39A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_337
ROUTE         1     0.000     R64C39A.F0 to    R64C39A.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/full_d (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    2.840   (52.7% logic, 47.3% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3744:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R63C37C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_337:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R64C39A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.370ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_17  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_0  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               2.840ns  (52.7% logic, 47.3% route), 6 logic levels.

 Constraint Details:

      2.840ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3744 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.370ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3744 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R63C37C.CLK to     R63C37C.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3744 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         3     0.620     R63C37C.Q0 to     R64C37D.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/r_gcount_w21
CTOOFX_DEL  ---     0.306     R64C37D.A1 to   R64C37D.OFX0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_4506
ROUTE         2     0.724   R64C37D.OFX0 to     R65C37B.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/rcount_w0
C0TOFCO_DE  ---     0.355     R65C37B.B0 to    R65C37B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_352
ROUTE         1     0.000    R65C37B.FCO to    R65C37C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/co0_7
FCITOFCO_D  ---     0.056    R65C37C.FCI to    R65C37C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_353
ROUTE         1     0.000    R65C37C.FCO to    R65C37D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/co1_7
FCITOFCO_D  ---     0.056    R65C37D.FCI to    R65C37D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_354
ROUTE         1     0.000    R65C37D.FCO to    R65C38A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/af_set_c
FCITOF0_DE  ---     0.328    R65C38A.FCI to     R65C38A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319
ROUTE         1     0.000     R65C38A.F0 to    R65C38A.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/af_set (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    2.840   (52.7% logic, 47.3% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3744:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R63C37C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R65C38A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.370ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_17  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_0  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               2.840ns  (52.7% logic, 47.3% route), 6 logic levels.

 Constraint Details:

      2.840ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3744 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.370ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3744 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R63C37C.CLK to     R63C37C.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3744 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         3     0.620     R63C37C.Q0 to     R64C37D.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/r_gcount_w21
CTOOFX_DEL  ---     0.306     R64C37D.A0 to   R64C37D.OFX0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_4506
ROUTE         2     0.724   R64C37D.OFX0 to     R65C37B.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/rcount_w0
C0TOFCO_DE  ---     0.355     R65C37B.B0 to    R65C37B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_352
ROUTE         1     0.000    R65C37B.FCO to    R65C37C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/co0_7
FCITOFCO_D  ---     0.056    R65C37C.FCI to    R65C37C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_353
ROUTE         1     0.000    R65C37C.FCO to    R65C37D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/co1_7
FCITOFCO_D  ---     0.056    R65C37D.FCI to    R65C37D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_354
ROUTE         1     0.000    R65C37D.FCO to    R65C38A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/af_set_c
FCITOF0_DE  ---     0.328    R65C38A.FCI to     R65C38A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319
ROUTE         1     0.000     R65C38A.F0 to    R65C38A.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/af_set (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    2.840   (52.7% logic, 47.3% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3744:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R63C37C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R65C38A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.381ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_16  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_12  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               2.829ns  (52.8% logic, 47.2% route), 6 logic levels.

 Constraint Details:

      2.829ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3744 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_337 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.381ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3744 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_337:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R63C37C.CLK to     R63C37C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3744 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         4     0.611     R63C37C.Q1 to     R64C37D.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/r_gcount_w22
CTOOFX_DEL  ---     0.306     R64C37D.B1 to   R64C37D.OFX0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_4506
ROUTE         2     0.724   R64C37D.OFX0 to     R64C38B.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/rcount_w0
C0TOFCO_DE  ---     0.355     R64C38B.B0 to    R64C38B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_334
ROUTE         1     0.000    R64C38B.FCO to    R64C38C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/co0_3
FCITOFCO_D  ---     0.056    R64C38C.FCI to    R64C38C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_335
ROUTE         1     0.000    R64C38C.FCO to    R64C38D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/co1_3
FCITOFCO_D  ---     0.056    R64C38D.FCI to    R64C38D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_336
ROUTE         1     0.000    R64C38D.FCO to    R64C39A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/full_d_c
FCITOF0_DE  ---     0.328    R64C39A.FCI to     R64C39A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_337
ROUTE         1     0.000     R64C39A.F0 to    R64C39A.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/full_d (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    2.829   (52.8% logic, 47.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3744:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R63C37C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_337:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R64C39A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.381ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_16  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_12  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               2.829ns  (52.8% logic, 47.2% route), 6 logic levels.

 Constraint Details:

      2.829ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3744 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_337 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.381ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3744 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_337:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R63C37C.CLK to     R63C37C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3744 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         4     0.611     R63C37C.Q1 to     R64C37D.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/r_gcount_w22
CTOOFX_DEL  ---     0.306     R64C37D.B0 to   R64C37D.OFX0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_4506
ROUTE         2     0.724   R64C37D.OFX0 to     R64C38B.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/rcount_w0
C0TOFCO_DE  ---     0.355     R64C38B.B0 to    R64C38B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_334
ROUTE         1     0.000    R64C38B.FCO to    R64C38C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/co0_3
FCITOFCO_D  ---     0.056    R64C38C.FCI to    R64C38C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_335
ROUTE         1     0.000    R64C38C.FCO to    R64C38D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/co1_3
FCITOFCO_D  ---     0.056    R64C38D.FCI to    R64C38D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_336
ROUTE         1     0.000    R64C38D.FCO to    R64C39A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/full_d_c
FCITOF0_DE  ---     0.328    R64C39A.FCI to     R64C39A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_337
ROUTE         1     0.000     R64C39A.F0 to    R64C39A.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/full_d (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    2.829   (52.8% logic, 47.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3744:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R63C37C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_337:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R64C39A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.381ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_16  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_0  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               2.829ns  (52.8% logic, 47.2% route), 6 logic levels.

 Constraint Details:

      2.829ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3744 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.381ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3744 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R63C37C.CLK to     R63C37C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3744 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         4     0.611     R63C37C.Q1 to     R64C37D.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/r_gcount_w22
CTOOFX_DEL  ---     0.306     R64C37D.B0 to   R64C37D.OFX0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_4506
ROUTE         2     0.724   R64C37D.OFX0 to     R65C37B.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/rcount_w0
C0TOFCO_DE  ---     0.355     R65C37B.B0 to    R65C37B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_352
ROUTE         1     0.000    R65C37B.FCO to    R65C37C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/co0_7
FCITOFCO_D  ---     0.056    R65C37C.FCI to    R65C37C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_353
ROUTE         1     0.000    R65C37C.FCO to    R65C37D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/co1_7
FCITOFCO_D  ---     0.056    R65C37D.FCI to    R65C37D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_354
ROUTE         1     0.000    R65C37D.FCO to    R65C38A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/af_set_c
FCITOF0_DE  ---     0.328    R65C38A.FCI to     R65C38A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319
ROUTE         1     0.000     R65C38A.F0 to    R65C38A.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/af_set (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    2.829   (52.8% logic, 47.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3744:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R63C37C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R65C38A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.381ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_16  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_0  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               2.829ns  (52.8% logic, 47.2% route), 6 logic levels.

 Constraint Details:

      2.829ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3744 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.381ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3744 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R63C37C.CLK to     R63C37C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3744 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         4     0.611     R63C37C.Q1 to     R64C37D.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/r_gcount_w22
CTOOFX_DEL  ---     0.306     R64C37D.B1 to   R64C37D.OFX0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_4506
ROUTE         2     0.724   R64C37D.OFX0 to     R65C37B.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/rcount_w0
C0TOFCO_DE  ---     0.355     R65C37B.B0 to    R65C37B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_352
ROUTE         1     0.000    R65C37B.FCO to    R65C37C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/co0_7
FCITOFCO_D  ---     0.056    R65C37C.FCI to    R65C37C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_353
ROUTE         1     0.000    R65C37C.FCO to    R65C37D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/co1_7
FCITOFCO_D  ---     0.056    R65C37D.FCI to    R65C37D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_354
ROUTE         1     0.000    R65C37D.FCO to    R65C38A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/af_set_c
FCITOF0_DE  ---     0.328    R65C38A.FCI to     R65C38A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319
ROUTE         1     0.000     R65C38A.F0 to    R65C38A.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/af_set (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    2.829   (52.8% logic, 47.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3744:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R63C37C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R65C38A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.388ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_15  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_0  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               2.822ns  (48.5% logic, 51.5% route), 6 logic levels.

 Constraint Details:

      2.822ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3745 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.388ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3745 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R64C37B.CLK to     R64C37B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3745 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         5     0.682     R64C37B.Q0 to     R64C37A.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/r_gcount_w23
CTOF_DEL    ---     0.180     R64C37A.D0 to     R64C37A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_5425
ROUTE         2     0.770     R64C37A.F0 to     R65C37B.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/r_g2b_xor_cluster_0
C1TOFCO_DE  ---     0.355     R65C37B.B1 to    R65C37B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_352
ROUTE         1     0.000    R65C37B.FCO to    R65C37C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/co0_7
FCITOFCO_D  ---     0.056    R65C37C.FCI to    R65C37C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_353
ROUTE         1     0.000    R65C37C.FCO to    R65C37D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/co1_7
FCITOFCO_D  ---     0.056    R65C37D.FCI to    R65C37D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_354
ROUTE         1     0.000    R65C37D.FCO to    R65C38A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/af_set_c
FCITOF0_DE  ---     0.328    R65C38A.FCI to     R65C38A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319
ROUTE         1     0.000     R65C38A.F0 to    R65C38A.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/af_set (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    2.822   (48.5% logic, 51.5% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3745:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R64C37B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R65C38A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.396ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_14  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_12  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               2.814ns  (44.6% logic, 55.4% route), 4 logic levels.

 Constraint Details:

      2.814ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3745 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_337 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.396ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3745 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_337:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R64C37B.CLK to     R64C37B.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3745 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         9     0.794     R64C37B.Q1 to     R65C38C.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/r_gcount_w24
CTOF_DEL    ---     0.180     R65C38C.B0 to     R65C38C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_5427
ROUTE         1     0.764     R65C38C.F0 to     R64C38D.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/full_cmp_set
C0TOFCO_DE  ---     0.355     R64C38D.A0 to    R64C38D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_336
ROUTE         1     0.000    R64C38D.FCO to    R64C39A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/full_d_c
FCITOF0_DE  ---     0.328    R64C39A.FCI to     R64C39A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_337
ROUTE         1     0.000     R64C39A.F0 to    R64C39A.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/full_d (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    2.814   (44.6% logic, 55.4% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3745:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R64C37B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_337:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R64C39A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.397ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_14  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_0  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               2.813ns  (44.6% logic, 55.4% route), 4 logic levels.

 Constraint Details:

      2.813ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3745 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.397ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3745 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R64C37B.CLK to     R64C37B.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3745 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         9     0.794     R64C37B.Q1 to     R65C38D.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/r_gcount_w24
CTOF_DEL    ---     0.180     R65C38D.B0 to     R65C38D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_5369
ROUTE         1     0.763     R65C38D.F0 to     R65C37D.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/af_set_cmp_clr
C0TOFCO_DE  ---     0.355     R65C37D.B0 to    R65C37D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_354
ROUTE         1     0.000    R65C37D.FCO to    R65C38A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/af_set_c
FCITOF0_DE  ---     0.328    R65C38A.FCI to     R65C38A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319
ROUTE         1     0.000     R65C38A.F0 to    R65C38A.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/af_set (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    2.813   (44.6% logic, 55.4% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3745:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R64C37B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R65C38A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.408ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_12  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_0  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               2.802ns  (50.9% logic, 49.1% route), 7 logic levels.

 Constraint Details:

      2.802ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_337 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.408ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_337 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R64C39A.CLK to     R64C39A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_337 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.423     R64C39A.Q0 to     R64C39B.C0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/full
CTOF_DEL    ---     0.180     R64C39B.C0 to     R64C39B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/SLICE_5765
ROUTE        24     0.953     R64C39B.F0 to     R65C37A.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/wren_i
C1TOFCO_DE  ---     0.355     R65C37A.A1 to    R65C37A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_351
ROUTE         1     0.000    R65C37A.FCO to    R65C37B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/cmp_ci_3
FCITOFCO_D  ---     0.056    R65C37B.FCI to    R65C37B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_352
ROUTE         1     0.000    R65C37B.FCO to    R65C37C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/co0_7
FCITOFCO_D  ---     0.056    R65C37C.FCI to    R65C37C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_353
ROUTE         1     0.000    R65C37C.FCO to    R65C37D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/co1_7
FCITOFCO_D  ---     0.056    R65C37D.FCI to    R65C37D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_354
ROUTE         1     0.000    R65C37D.FCO to    R65C38A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/af_set_c
FCITOF0_DE  ---     0.328    R65C38A.FCI to     R65C38A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319
ROUTE         1     0.000     R65C38A.F0 to    R65C38A.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/af_set (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    2.802   (50.9% logic, 49.1% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_337:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R64C39A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R65C38A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.409ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_12  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_0  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               2.801ns  (50.9% logic, 49.1% route), 7 logic levels.

 Constraint Details:

      2.801ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_337 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.409ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_337 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R64C39A.CLK to     R64C39A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_337 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.423     R64C39A.Q0 to     R64C39B.C0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/full
CTOF_DEL    ---     0.180     R64C39B.C0 to     R64C39B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/SLICE_5765
ROUTE        24     0.952     R64C39B.F0 to     R65C37A.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/wren_i
C1TOFCO_DE  ---     0.355     R65C37A.B1 to    R65C37A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_351
ROUTE         1     0.000    R65C37A.FCO to    R65C37B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/cmp_ci_3
FCITOFCO_D  ---     0.056    R65C37B.FCI to    R65C37B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_352
ROUTE         1     0.000    R65C37B.FCO to    R65C37C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/co0_7
FCITOFCO_D  ---     0.056    R65C37C.FCI to    R65C37C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_353
ROUTE         1     0.000    R65C37C.FCO to    R65C37D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/co1_7
FCITOFCO_D  ---     0.056    R65C37D.FCI to    R65C37D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_354
ROUTE         1     0.000    R65C37D.FCO to    R65C38A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/af_set_c
FCITOF0_DE  ---     0.328    R65C38A.FCI to     R65C38A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319
ROUTE         1     0.000     R65C38A.F0 to    R65C38A.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/af_set (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    2.801   (50.9% logic, 49.1% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_337:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R64C39A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R65C38A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.413ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_89  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_0  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               2.797ns  (45.0% logic, 55.0% route), 4 logic levels.

 Constraint Details:

      2.797ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_323 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.413ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_323 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R63C38D.CLK to     R63C38D.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_323 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         8     0.776     R63C38D.Q0 to     R65C38D.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/wcount_4
CTOF_DEL    ---     0.180     R65C38D.A0 to     R65C38D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_5369
ROUTE         1     0.763     R65C38D.F0 to     R65C37D.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/af_set_cmp_clr
C0TOFCO_DE  ---     0.355     R65C37D.B0 to    R65C37D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_354
ROUTE         1     0.000    R65C37D.FCO to    R65C38A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/af_set_c
FCITOF0_DE  ---     0.328    R65C38A.FCI to     R65C38A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319
ROUTE         1     0.000     R65C38A.F0 to    R65C38A.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/af_set (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    2.797   (45.0% logic, 55.0% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_323:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R63C38D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R65C38A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.460ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_16  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_0  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               2.750ns  (49.7% logic, 50.3% route), 6 logic levels.

 Constraint Details:

      2.750ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3744 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.460ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3744 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R63C37C.CLK to     R63C37C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3744 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         4     0.612     R63C37C.Q1 to     R64C37A.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/r_gcount_w22
CTOF_DEL    ---     0.180     R64C37A.A0 to     R64C37A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_5425
ROUTE         2     0.770     R64C37A.F0 to     R65C37B.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/r_g2b_xor_cluster_0
C1TOFCO_DE  ---     0.355     R65C37B.B1 to    R65C37B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_352
ROUTE         1     0.000    R65C37B.FCO to    R65C37C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/co0_7
FCITOFCO_D  ---     0.056    R65C37C.FCI to    R65C37C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_353
ROUTE         1     0.000    R65C37C.FCO to    R65C37D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/co1_7
FCITOFCO_D  ---     0.056    R65C37D.FCI to    R65C37D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_354
ROUTE         1     0.000    R65C37D.FCO to    R65C38A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/af_set_c
FCITOF0_DE  ---     0.328    R65C38A.FCI to     R65C38A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319
ROUTE         1     0.000     R65C38A.F0 to    R65C38A.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/af_set (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    2.750   (49.7% logic, 50.3% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3744:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R63C37C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R65C38A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.467ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_14  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_0  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               2.743ns  (49.9% logic, 50.1% route), 6 logic levels.

 Constraint Details:

      2.743ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3745 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.467ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3745 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R64C37B.CLK to     R64C37B.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3745 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         9     0.605     R64C37B.Q1 to     R64C37A.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/r_gcount_w24
CTOF_DEL    ---     0.180     R64C37A.B0 to     R64C37A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_5425
ROUTE         2     0.770     R64C37A.F0 to     R65C37B.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/r_g2b_xor_cluster_0
C1TOFCO_DE  ---     0.355     R65C37B.B1 to    R65C37B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_352
ROUTE         1     0.000    R65C37B.FCO to    R65C37C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/co0_7
FCITOFCO_D  ---     0.056    R65C37C.FCI to    R65C37C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_353
ROUTE         1     0.000    R65C37C.FCO to    R65C37D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/co1_7
FCITOFCO_D  ---     0.056    R65C37D.FCI to    R65C37D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_354
ROUTE         1     0.000    R65C37D.FCO to    R65C38A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/af_set_c
FCITOF0_DE  ---     0.328    R65C38A.FCI to     R65C38A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319
ROUTE         1     0.000     R65C38A.F0 to    R65C38A.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/af_set (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    2.743   (49.9% logic, 50.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3745:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R64C37B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R65C38A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.484ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_12  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_3/RAM0  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_3/RAM0

   Delay:               2.250ns  (25.6% logic, 74.4% route), 2 logic levels.

 Constraint Details:

      2.250ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_337 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_3.55 meets
      4.000ns delay constraint less
      0.000ns skew and
      0.266ns WRE_SET requirement (totaling 3.734ns) by 1.484ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_337 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_3.55:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R64C39A.CLK to     R64C39A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_337 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.423     R64C39A.Q0 to     R64C39B.C0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/full
CTOF_DEL    ---     0.180     R64C39B.C0 to     R64C39B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/SLICE_5765
ROUTE        24     1.252     R64C39B.F0 to    R57C40A.WRE U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/wren_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    2.250   (25.6% logic, 74.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_337:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R64C39A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_3.55:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R57C40A.WCK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.484ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_12  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_3/RAM1  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_3/RAM1

   Delay:               2.250ns  (25.6% logic, 74.4% route), 2 logic levels.

 Constraint Details:

      2.250ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_337 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_3 meets
      4.000ns delay constraint less
      0.000ns skew and
      0.266ns WRE_SET requirement (totaling 3.734ns) by 1.484ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_337 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R64C39A.CLK to     R64C39A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_337 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.423     R64C39A.Q0 to     R64C39B.C0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/full
CTOF_DEL    ---     0.180     R64C39B.C0 to     R64C39B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/SLICE_5765
ROUTE        24     1.252     R64C39B.F0 to    R57C40B.WRE U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/wren_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    2.250   (25.6% logic, 74.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_337:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R64C39A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R57C40B.WCK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.538ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_1  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_0  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               2.672ns  (47.1% logic, 52.9% route), 4 logic levels.

 Constraint Details:

      2.672ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_350 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.538ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_350 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R66C37D.CLK to     R66C37D.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_350 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         3     0.651     R66C37D.Q0 to     R65C38D.C0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/af_setcount_4
CTOF_DEL    ---     0.180     R65C38D.C0 to     R65C38D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_5369
ROUTE         1     0.763     R65C38D.F0 to     R65C37D.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/af_set_cmp_clr
C0TOFCO_DE  ---     0.355     R65C37D.B0 to    R65C37D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_354
ROUTE         1     0.000    R65C37D.FCO to    R65C38A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/af_set_c
FCITOF0_DE  ---     0.328    R65C38A.FCI to     R65C38A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319
ROUTE         1     0.000     R65C38A.F0 to    R65C38A.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/af_set (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    2.672   (47.1% logic, 52.9% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_350:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R66C37D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R65C38A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.558ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_15  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_12  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               2.652ns  (51.7% logic, 48.3% route), 6 logic levels.

 Constraint Details:

      2.652ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3745 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_337 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.558ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3745 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_337:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R64C37B.CLK to     R64C37B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3745 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         5     0.682     R64C37B.Q0 to     R64C37A.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/r_gcount_w23
CTOF_DEL    ---     0.180     R64C37A.D0 to     R64C37A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_5425
ROUTE         2     0.600     R64C37A.F0 to     R64C38B.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/r_g2b_xor_cluster_0
C1TOFCO_DE  ---     0.355     R64C38B.A1 to    R64C38B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_334
ROUTE         1     0.000    R64C38B.FCO to    R64C38C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/co0_3
FCITOFCO_D  ---     0.056    R64C38C.FCI to    R64C38C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_335
ROUTE         1     0.000    R64C38C.FCO to    R64C38D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/co1_3
FCITOFCO_D  ---     0.056    R64C38D.FCI to    R64C38D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_336
ROUTE         1     0.000    R64C38D.FCO to    R64C39A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/full_d_c
FCITOF0_DE  ---     0.328    R64C39A.FCI to     R64C39A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_337
ROUTE         1     0.000     R64C39A.F0 to    R64C39A.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/full_d (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    2.652   (51.7% logic, 48.3% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3745:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R64C37B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_337:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R64C39A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.570ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_17  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_0  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               2.640ns  (51.9% logic, 48.1% route), 6 logic levels.

 Constraint Details:

      2.640ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3744 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.570ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3744 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R63C37C.CLK to     R63C37C.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3744 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         3     0.500     R63C37C.Q0 to     R64C37A.C0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/r_gcount_w21
CTOF_DEL    ---     0.180     R64C37A.C0 to     R64C37A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_5425
ROUTE         2     0.770     R64C37A.F0 to     R65C37B.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/r_g2b_xor_cluster_0
C1TOFCO_DE  ---     0.355     R65C37B.B1 to    R65C37B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_352
ROUTE         1     0.000    R65C37B.FCO to    R65C37C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/co0_7
FCITOFCO_D  ---     0.056    R65C37C.FCI to    R65C37C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_353
ROUTE         1     0.000    R65C37C.FCO to    R65C37D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/co1_7
FCITOFCO_D  ---     0.056    R65C37D.FCI to    R65C37D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_354
ROUTE         1     0.000    R65C37D.FCO to    R65C38A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/af_set_c
FCITOF0_DE  ---     0.328    R65C38A.FCI to     R65C38A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319
ROUTE         1     0.000     R65C38A.F0 to    R65C38A.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/af_set (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    2.640   (51.9% logic, 48.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3744:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R63C37C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R65C38A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

Report:  370.096MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk" 250.000000 MHz PAR_ADJ 25.000000 ;
            1385 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 1.012ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p1  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[21]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               3.198ns  (56.8% logic, 43.2% route), 14 logic levels.

 Constraint Details:

      3.198ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_263 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.012ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_263:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R42C48B.CLK to     R42C48B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE         4     0.492     R42C48B.Q0 to     R40C48C.C0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p1
CTOF_DEL    ---     0.180     R40C48C.C0 to     R40C48C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_5753
ROUTE        23     0.888     R40C48C.F0 to     R39C49A.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount
C0TOFCO_DE  ---     0.355     R39C49A.B0 to    R39C49A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_252
ROUTE         1     0.000    R39C49A.FCO to    R39C49B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[0]
FCITOFCO_D  ---     0.056    R39C49B.FCI to    R39C49B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_253
ROUTE         1     0.000    R39C49B.FCO to    R39C49C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[2]
FCITOFCO_D  ---     0.056    R39C49C.FCI to    R39C49C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_254
ROUTE         1     0.000    R39C49C.FCO to    R39C49D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[4]
FCITOFCO_D  ---     0.056    R39C49D.FCI to    R39C49D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_255
ROUTE         1     0.000    R39C49D.FCO to    R39C50A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[6]
FCITOFCO_D  ---     0.056    R39C50A.FCI to    R39C50A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_256
ROUTE         1     0.000    R39C50A.FCO to    R39C50B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[8]
FCITOFCO_D  ---     0.056    R39C50B.FCI to    R39C50B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_257
ROUTE         1     0.000    R39C50B.FCO to    R39C50C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[10]
FCITOFCO_D  ---     0.056    R39C50C.FCI to    R39C50C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_258
ROUTE         1     0.000    R39C50C.FCO to    R39C50D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[12]
FCITOFCO_D  ---     0.056    R39C50D.FCI to    R39C50D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_259
ROUTE         1     0.000    R39C50D.FCO to    R39C51A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[14]
FCITOFCO_D  ---     0.056    R39C51A.FCI to    R39C51A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_260
ROUTE         1     0.000    R39C51A.FCO to    R39C51B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[16]
FCITOFCO_D  ---     0.056    R39C51B.FCI to    R39C51B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_261
ROUTE         1     0.000    R39C51B.FCO to    R39C51C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[18]
FCITOFCO_D  ---     0.056    R39C51C.FCI to    R39C51C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262
ROUTE         1     0.000    R39C51C.FCO to    R39C51D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[20]
FCITOF0_DE  ---     0.328    R39C51D.FCI to     R39C51D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_263
ROUTE         1     0.000     R39C51D.F0 to    R39C51D.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_s[21] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    3.198   (56.8% logic, 43.2% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R42C48B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_263:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R39C51D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.012ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p1  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[21]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               3.198ns  (56.8% logic, 43.2% route), 14 logic levels.

 Constraint Details:

      3.198ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_263 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.012ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_263:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R42C48B.CLK to     R42C48B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE         4     0.492     R42C48B.Q0 to     R40C48C.C0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p1
CTOF_DEL    ---     0.180     R40C48C.C0 to     R40C48C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_5753
ROUTE        23     0.888     R40C48C.F0 to     R39C49A.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount
C1TOFCO_DE  ---     0.355     R39C49A.B1 to    R39C49A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_252
ROUTE         1     0.000    R39C49A.FCO to    R39C49B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[0]
FCITOFCO_D  ---     0.056    R39C49B.FCI to    R39C49B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_253
ROUTE         1     0.000    R39C49B.FCO to    R39C49C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[2]
FCITOFCO_D  ---     0.056    R39C49C.FCI to    R39C49C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_254
ROUTE         1     0.000    R39C49C.FCO to    R39C49D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[4]
FCITOFCO_D  ---     0.056    R39C49D.FCI to    R39C49D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_255
ROUTE         1     0.000    R39C49D.FCO to    R39C50A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[6]
FCITOFCO_D  ---     0.056    R39C50A.FCI to    R39C50A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_256
ROUTE         1     0.000    R39C50A.FCO to    R39C50B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[8]
FCITOFCO_D  ---     0.056    R39C50B.FCI to    R39C50B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_257
ROUTE         1     0.000    R39C50B.FCO to    R39C50C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[10]
FCITOFCO_D  ---     0.056    R39C50C.FCI to    R39C50C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_258
ROUTE         1     0.000    R39C50C.FCO to    R39C50D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[12]
FCITOFCO_D  ---     0.056    R39C50D.FCI to    R39C50D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_259
ROUTE         1     0.000    R39C50D.FCO to    R39C51A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[14]
FCITOFCO_D  ---     0.056    R39C51A.FCI to    R39C51A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_260
ROUTE         1     0.000    R39C51A.FCO to    R39C51B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[16]
FCITOFCO_D  ---     0.056    R39C51B.FCI to    R39C51B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_261
ROUTE         1     0.000    R39C51B.FCO to    R39C51C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[18]
FCITOFCO_D  ---     0.056    R39C51C.FCI to    R39C51C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262
ROUTE         1     0.000    R39C51C.FCO to    R39C51D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[20]
FCITOF0_DE  ---     0.328    R39C51D.FCI to     R39C51D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_263
ROUTE         1     0.000     R39C51D.F0 to    R39C51D.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_s[21] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    3.198   (56.8% logic, 43.2% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R42C48B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_263:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R39C51D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.025ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p2  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[21]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               3.185ns  (57.0% logic, 43.0% route), 14 logic levels.

 Constraint Details:

      3.185ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_263 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.025ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_263:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R42C48B.CLK to     R42C48B.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE        25     0.481     R42C48B.Q1 to     R40C48C.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p2
CTOF_DEL    ---     0.180     R40C48C.D0 to     R40C48C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_5753
ROUTE        23     0.888     R40C48C.F0 to     R39C49A.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount
C0TOFCO_DE  ---     0.355     R39C49A.B0 to    R39C49A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_252
ROUTE         1     0.000    R39C49A.FCO to    R39C49B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[0]
FCITOFCO_D  ---     0.056    R39C49B.FCI to    R39C49B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_253
ROUTE         1     0.000    R39C49B.FCO to    R39C49C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[2]
FCITOFCO_D  ---     0.056    R39C49C.FCI to    R39C49C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_254
ROUTE         1     0.000    R39C49C.FCO to    R39C49D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[4]
FCITOFCO_D  ---     0.056    R39C49D.FCI to    R39C49D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_255
ROUTE         1     0.000    R39C49D.FCO to    R39C50A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[6]
FCITOFCO_D  ---     0.056    R39C50A.FCI to    R39C50A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_256
ROUTE         1     0.000    R39C50A.FCO to    R39C50B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[8]
FCITOFCO_D  ---     0.056    R39C50B.FCI to    R39C50B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_257
ROUTE         1     0.000    R39C50B.FCO to    R39C50C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[10]
FCITOFCO_D  ---     0.056    R39C50C.FCI to    R39C50C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_258
ROUTE         1     0.000    R39C50C.FCO to    R39C50D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[12]
FCITOFCO_D  ---     0.056    R39C50D.FCI to    R39C50D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_259
ROUTE         1     0.000    R39C50D.FCO to    R39C51A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[14]
FCITOFCO_D  ---     0.056    R39C51A.FCI to    R39C51A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_260
ROUTE         1     0.000    R39C51A.FCO to    R39C51B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[16]
FCITOFCO_D  ---     0.056    R39C51B.FCI to    R39C51B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_261
ROUTE         1     0.000    R39C51B.FCO to    R39C51C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[18]
FCITOFCO_D  ---     0.056    R39C51C.FCI to    R39C51C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262
ROUTE         1     0.000    R39C51C.FCO to    R39C51D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[20]
FCITOF0_DE  ---     0.328    R39C51D.FCI to     R39C51D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_263
ROUTE         1     0.000     R39C51D.F0 to    R39C51D.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_s[21] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    3.185   (57.0% logic, 43.0% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R42C48B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_263:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R39C51D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.025ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p2  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[21]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               3.185ns  (57.0% logic, 43.0% route), 14 logic levels.

 Constraint Details:

      3.185ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_263 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.025ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_263:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R42C48B.CLK to     R42C48B.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE        25     0.481     R42C48B.Q1 to     R40C48C.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p2
CTOF_DEL    ---     0.180     R40C48C.D0 to     R40C48C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_5753
ROUTE        23     0.888     R40C48C.F0 to     R39C49A.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount
C1TOFCO_DE  ---     0.355     R39C49A.B1 to    R39C49A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_252
ROUTE         1     0.000    R39C49A.FCO to    R39C49B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[0]
FCITOFCO_D  ---     0.056    R39C49B.FCI to    R39C49B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_253
ROUTE         1     0.000    R39C49B.FCO to    R39C49C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[2]
FCITOFCO_D  ---     0.056    R39C49C.FCI to    R39C49C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_254
ROUTE         1     0.000    R39C49C.FCO to    R39C49D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[4]
FCITOFCO_D  ---     0.056    R39C49D.FCI to    R39C49D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_255
ROUTE         1     0.000    R39C49D.FCO to    R39C50A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[6]
FCITOFCO_D  ---     0.056    R39C50A.FCI to    R39C50A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_256
ROUTE         1     0.000    R39C50A.FCO to    R39C50B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[8]
FCITOFCO_D  ---     0.056    R39C50B.FCI to    R39C50B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_257
ROUTE         1     0.000    R39C50B.FCO to    R39C50C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[10]
FCITOFCO_D  ---     0.056    R39C50C.FCI to    R39C50C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_258
ROUTE         1     0.000    R39C50C.FCO to    R39C50D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[12]
FCITOFCO_D  ---     0.056    R39C50D.FCI to    R39C50D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_259
ROUTE         1     0.000    R39C50D.FCO to    R39C51A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[14]
FCITOFCO_D  ---     0.056    R39C51A.FCI to    R39C51A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_260
ROUTE         1     0.000    R39C51A.FCO to    R39C51B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[16]
FCITOFCO_D  ---     0.056    R39C51B.FCI to    R39C51B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_261
ROUTE         1     0.000    R39C51B.FCO to    R39C51C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[18]
FCITOFCO_D  ---     0.056    R39C51C.FCI to    R39C51C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262
ROUTE         1     0.000    R39C51C.FCO to    R39C51D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[20]
FCITOF0_DE  ---     0.328    R39C51D.FCI to     R39C51D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_263
ROUTE         1     0.000     R39C51D.F0 to    R39C51D.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_s[21] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    3.185   (57.0% logic, 43.0% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R42C48B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_263:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R39C51D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.047ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p1  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[20]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               3.163ns  (56.4% logic, 43.6% route), 13 logic levels.

 Constraint Details:

      3.163ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.047ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R42C48B.CLK to     R42C48B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE         4     0.492     R42C48B.Q0 to     R40C48C.C0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p1
CTOF_DEL    ---     0.180     R40C48C.C0 to     R40C48C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_5753
ROUTE        23     0.888     R40C48C.F0 to     R39C49A.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount
C0TOFCO_DE  ---     0.355     R39C49A.B0 to    R39C49A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_252
ROUTE         1     0.000    R39C49A.FCO to    R39C49B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[0]
FCITOFCO_D  ---     0.056    R39C49B.FCI to    R39C49B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_253
ROUTE         1     0.000    R39C49B.FCO to    R39C49C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[2]
FCITOFCO_D  ---     0.056    R39C49C.FCI to    R39C49C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_254
ROUTE         1     0.000    R39C49C.FCO to    R39C49D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[4]
FCITOFCO_D  ---     0.056    R39C49D.FCI to    R39C49D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_255
ROUTE         1     0.000    R39C49D.FCO to    R39C50A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[6]
FCITOFCO_D  ---     0.056    R39C50A.FCI to    R39C50A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_256
ROUTE         1     0.000    R39C50A.FCO to    R39C50B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[8]
FCITOFCO_D  ---     0.056    R39C50B.FCI to    R39C50B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_257
ROUTE         1     0.000    R39C50B.FCO to    R39C50C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[10]
FCITOFCO_D  ---     0.056    R39C50C.FCI to    R39C50C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_258
ROUTE         1     0.000    R39C50C.FCO to    R39C50D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[12]
FCITOFCO_D  ---     0.056    R39C50D.FCI to    R39C50D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_259
ROUTE         1     0.000    R39C50D.FCO to    R39C51A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[14]
FCITOFCO_D  ---     0.056    R39C51A.FCI to    R39C51A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_260
ROUTE         1     0.000    R39C51A.FCO to    R39C51B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[16]
FCITOFCO_D  ---     0.056    R39C51B.FCI to    R39C51B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_261
ROUTE         1     0.000    R39C51B.FCO to    R39C51C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[18]
FCITOF1_DE  ---     0.349    R39C51C.FCI to     R39C51C.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262
ROUTE         1     0.000     R39C51C.F1 to    R39C51C.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_s[20] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    3.163   (56.4% logic, 43.6% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R42C48B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R39C51C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.047ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p1  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[20]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               3.163ns  (56.4% logic, 43.6% route), 13 logic levels.

 Constraint Details:

      3.163ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.047ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R42C48B.CLK to     R42C48B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE         4     0.492     R42C48B.Q0 to     R40C48C.C0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p1
CTOF_DEL    ---     0.180     R40C48C.C0 to     R40C48C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_5753
ROUTE        23     0.888     R40C48C.F0 to     R39C49A.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount
C1TOFCO_DE  ---     0.355     R39C49A.B1 to    R39C49A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_252
ROUTE         1     0.000    R39C49A.FCO to    R39C49B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[0]
FCITOFCO_D  ---     0.056    R39C49B.FCI to    R39C49B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_253
ROUTE         1     0.000    R39C49B.FCO to    R39C49C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[2]
FCITOFCO_D  ---     0.056    R39C49C.FCI to    R39C49C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_254
ROUTE         1     0.000    R39C49C.FCO to    R39C49D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[4]
FCITOFCO_D  ---     0.056    R39C49D.FCI to    R39C49D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_255
ROUTE         1     0.000    R39C49D.FCO to    R39C50A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[6]
FCITOFCO_D  ---     0.056    R39C50A.FCI to    R39C50A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_256
ROUTE         1     0.000    R39C50A.FCO to    R39C50B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[8]
FCITOFCO_D  ---     0.056    R39C50B.FCI to    R39C50B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_257
ROUTE         1     0.000    R39C50B.FCO to    R39C50C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[10]
FCITOFCO_D  ---     0.056    R39C50C.FCI to    R39C50C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_258
ROUTE         1     0.000    R39C50C.FCO to    R39C50D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[12]
FCITOFCO_D  ---     0.056    R39C50D.FCI to    R39C50D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_259
ROUTE         1     0.000    R39C50D.FCO to    R39C51A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[14]
FCITOFCO_D  ---     0.056    R39C51A.FCI to    R39C51A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_260
ROUTE         1     0.000    R39C51A.FCO to    R39C51B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[16]
FCITOFCO_D  ---     0.056    R39C51B.FCI to    R39C51B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_261
ROUTE         1     0.000    R39C51B.FCO to    R39C51C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[18]
FCITOF1_DE  ---     0.349    R39C51C.FCI to     R39C51C.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262
ROUTE         1     0.000     R39C51C.F1 to    R39C51C.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_s[20] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    3.163   (56.4% logic, 43.6% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R42C48B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R39C51C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.060ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p2  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[20]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               3.150ns  (56.5% logic, 43.5% route), 13 logic levels.

 Constraint Details:

      3.150ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.060ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R42C48B.CLK to     R42C48B.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE        25     0.481     R42C48B.Q1 to     R40C48C.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p2
CTOF_DEL    ---     0.180     R40C48C.D0 to     R40C48C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_5753
ROUTE        23     0.888     R40C48C.F0 to     R39C49A.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount
C0TOFCO_DE  ---     0.355     R39C49A.B0 to    R39C49A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_252
ROUTE         1     0.000    R39C49A.FCO to    R39C49B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[0]
FCITOFCO_D  ---     0.056    R39C49B.FCI to    R39C49B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_253
ROUTE         1     0.000    R39C49B.FCO to    R39C49C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[2]
FCITOFCO_D  ---     0.056    R39C49C.FCI to    R39C49C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_254
ROUTE         1     0.000    R39C49C.FCO to    R39C49D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[4]
FCITOFCO_D  ---     0.056    R39C49D.FCI to    R39C49D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_255
ROUTE         1     0.000    R39C49D.FCO to    R39C50A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[6]
FCITOFCO_D  ---     0.056    R39C50A.FCI to    R39C50A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_256
ROUTE         1     0.000    R39C50A.FCO to    R39C50B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[8]
FCITOFCO_D  ---     0.056    R39C50B.FCI to    R39C50B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_257
ROUTE         1     0.000    R39C50B.FCO to    R39C50C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[10]
FCITOFCO_D  ---     0.056    R39C50C.FCI to    R39C50C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_258
ROUTE         1     0.000    R39C50C.FCO to    R39C50D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[12]
FCITOFCO_D  ---     0.056    R39C50D.FCI to    R39C50D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_259
ROUTE         1     0.000    R39C50D.FCO to    R39C51A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[14]
FCITOFCO_D  ---     0.056    R39C51A.FCI to    R39C51A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_260
ROUTE         1     0.000    R39C51A.FCO to    R39C51B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[16]
FCITOFCO_D  ---     0.056    R39C51B.FCI to    R39C51B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_261
ROUTE         1     0.000    R39C51B.FCO to    R39C51C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[18]
FCITOF1_DE  ---     0.349    R39C51C.FCI to     R39C51C.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262
ROUTE         1     0.000     R39C51C.F1 to    R39C51C.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_s[20] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    3.150   (56.5% logic, 43.5% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R42C48B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R39C51C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.060ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p2  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[20]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               3.150ns  (56.5% logic, 43.5% route), 13 logic levels.

 Constraint Details:

      3.150ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.060ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R42C48B.CLK to     R42C48B.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE        25     0.481     R42C48B.Q1 to     R40C48C.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p2
CTOF_DEL    ---     0.180     R40C48C.D0 to     R40C48C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_5753
ROUTE        23     0.888     R40C48C.F0 to     R39C49A.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount
C1TOFCO_DE  ---     0.355     R39C49A.B1 to    R39C49A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_252
ROUTE         1     0.000    R39C49A.FCO to    R39C49B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[0]
FCITOFCO_D  ---     0.056    R39C49B.FCI to    R39C49B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_253
ROUTE         1     0.000    R39C49B.FCO to    R39C49C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[2]
FCITOFCO_D  ---     0.056    R39C49C.FCI to    R39C49C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_254
ROUTE         1     0.000    R39C49C.FCO to    R39C49D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[4]
FCITOFCO_D  ---     0.056    R39C49D.FCI to    R39C49D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_255
ROUTE         1     0.000    R39C49D.FCO to    R39C50A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[6]
FCITOFCO_D  ---     0.056    R39C50A.FCI to    R39C50A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_256
ROUTE         1     0.000    R39C50A.FCO to    R39C50B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[8]
FCITOFCO_D  ---     0.056    R39C50B.FCI to    R39C50B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_257
ROUTE         1     0.000    R39C50B.FCO to    R39C50C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[10]
FCITOFCO_D  ---     0.056    R39C50C.FCI to    R39C50C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_258
ROUTE         1     0.000    R39C50C.FCO to    R39C50D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[12]
FCITOFCO_D  ---     0.056    R39C50D.FCI to    R39C50D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_259
ROUTE         1     0.000    R39C50D.FCO to    R39C51A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[14]
FCITOFCO_D  ---     0.056    R39C51A.FCI to    R39C51A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_260
ROUTE         1     0.000    R39C51A.FCO to    R39C51B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[16]
FCITOFCO_D  ---     0.056    R39C51B.FCI to    R39C51B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_261
ROUTE         1     0.000    R39C51B.FCO to    R39C51C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[18]
FCITOF1_DE  ---     0.349    R39C51C.FCI to     R39C51C.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262
ROUTE         1     0.000     R39C51C.F1 to    R39C51C.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_s[20] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    3.150   (56.5% logic, 43.5% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R42C48B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R39C51C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.068ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p1  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[21]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               3.142ns  (56.1% logic, 43.9% route), 13 logic levels.

 Constraint Details:

      3.142ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_263 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.068ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_263:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R42C48B.CLK to     R42C48B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE         4     0.492     R42C48B.Q0 to     R40C48C.C0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p1
CTOF_DEL    ---     0.180     R40C48C.C0 to     R40C48C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_5753
ROUTE        23     0.888     R40C48C.F0 to     R39C49B.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount
C1TOFCO_DE  ---     0.355     R39C49B.B1 to    R39C49B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_253
ROUTE         1     0.000    R39C49B.FCO to    R39C49C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[2]
FCITOFCO_D  ---     0.056    R39C49C.FCI to    R39C49C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_254
ROUTE         1     0.000    R39C49C.FCO to    R39C49D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[4]
FCITOFCO_D  ---     0.056    R39C49D.FCI to    R39C49D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_255
ROUTE         1     0.000    R39C49D.FCO to    R39C50A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[6]
FCITOFCO_D  ---     0.056    R39C50A.FCI to    R39C50A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_256
ROUTE         1     0.000    R39C50A.FCO to    R39C50B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[8]
FCITOFCO_D  ---     0.056    R39C50B.FCI to    R39C50B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_257
ROUTE         1     0.000    R39C50B.FCO to    R39C50C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[10]
FCITOFCO_D  ---     0.056    R39C50C.FCI to    R39C50C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_258
ROUTE         1     0.000    R39C50C.FCO to    R39C50D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[12]
FCITOFCO_D  ---     0.056    R39C50D.FCI to    R39C50D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_259
ROUTE         1     0.000    R39C50D.FCO to    R39C51A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[14]
FCITOFCO_D  ---     0.056    R39C51A.FCI to    R39C51A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_260
ROUTE         1     0.000    R39C51A.FCO to    R39C51B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[16]
FCITOFCO_D  ---     0.056    R39C51B.FCI to    R39C51B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_261
ROUTE         1     0.000    R39C51B.FCO to    R39C51C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[18]
FCITOFCO_D  ---     0.056    R39C51C.FCI to    R39C51C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262
ROUTE         1     0.000    R39C51C.FCO to    R39C51D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[20]
FCITOF0_DE  ---     0.328    R39C51D.FCI to     R39C51D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_263
ROUTE         1     0.000     R39C51D.F0 to    R39C51D.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_s[21] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    3.142   (56.1% logic, 43.9% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R42C48B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_263:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R39C51D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.068ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p1  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[19]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               3.142ns  (56.1% logic, 43.9% route), 13 logic levels.

 Constraint Details:

      3.142ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.068ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R42C48B.CLK to     R42C48B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE         4     0.492     R42C48B.Q0 to     R40C48C.C0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p1
CTOF_DEL    ---     0.180     R40C48C.C0 to     R40C48C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_5753
ROUTE        23     0.888     R40C48C.F0 to     R39C49A.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount
C0TOFCO_DE  ---     0.355     R39C49A.B0 to    R39C49A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_252
ROUTE         1     0.000    R39C49A.FCO to    R39C49B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[0]
FCITOFCO_D  ---     0.056    R39C49B.FCI to    R39C49B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_253
ROUTE         1     0.000    R39C49B.FCO to    R39C49C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[2]
FCITOFCO_D  ---     0.056    R39C49C.FCI to    R39C49C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_254
ROUTE         1     0.000    R39C49C.FCO to    R39C49D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[4]
FCITOFCO_D  ---     0.056    R39C49D.FCI to    R39C49D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_255
ROUTE         1     0.000    R39C49D.FCO to    R39C50A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[6]
FCITOFCO_D  ---     0.056    R39C50A.FCI to    R39C50A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_256
ROUTE         1     0.000    R39C50A.FCO to    R39C50B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[8]
FCITOFCO_D  ---     0.056    R39C50B.FCI to    R39C50B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_257
ROUTE         1     0.000    R39C50B.FCO to    R39C50C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[10]
FCITOFCO_D  ---     0.056    R39C50C.FCI to    R39C50C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_258
ROUTE         1     0.000    R39C50C.FCO to    R39C50D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[12]
FCITOFCO_D  ---     0.056    R39C50D.FCI to    R39C50D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_259
ROUTE         1     0.000    R39C50D.FCO to    R39C51A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[14]
FCITOFCO_D  ---     0.056    R39C51A.FCI to    R39C51A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_260
ROUTE         1     0.000    R39C51A.FCO to    R39C51B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[16]
FCITOFCO_D  ---     0.056    R39C51B.FCI to    R39C51B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_261
ROUTE         1     0.000    R39C51B.FCO to    R39C51C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[18]
FCITOF0_DE  ---     0.328    R39C51C.FCI to     R39C51C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262
ROUTE         1     0.000     R39C51C.F0 to    R39C51C.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_s[19] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    3.142   (56.1% logic, 43.9% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R42C48B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R39C51C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.068ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p1  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[19]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               3.142ns  (56.1% logic, 43.9% route), 13 logic levels.

 Constraint Details:

      3.142ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.068ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R42C48B.CLK to     R42C48B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE         4     0.492     R42C48B.Q0 to     R40C48C.C0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p1
CTOF_DEL    ---     0.180     R40C48C.C0 to     R40C48C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_5753
ROUTE        23     0.888     R40C48C.F0 to     R39C49A.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount
C1TOFCO_DE  ---     0.355     R39C49A.B1 to    R39C49A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_252
ROUTE         1     0.000    R39C49A.FCO to    R39C49B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[0]
FCITOFCO_D  ---     0.056    R39C49B.FCI to    R39C49B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_253
ROUTE         1     0.000    R39C49B.FCO to    R39C49C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[2]
FCITOFCO_D  ---     0.056    R39C49C.FCI to    R39C49C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_254
ROUTE         1     0.000    R39C49C.FCO to    R39C49D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[4]
FCITOFCO_D  ---     0.056    R39C49D.FCI to    R39C49D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_255
ROUTE         1     0.000    R39C49D.FCO to    R39C50A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[6]
FCITOFCO_D  ---     0.056    R39C50A.FCI to    R39C50A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_256
ROUTE         1     0.000    R39C50A.FCO to    R39C50B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[8]
FCITOFCO_D  ---     0.056    R39C50B.FCI to    R39C50B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_257
ROUTE         1     0.000    R39C50B.FCO to    R39C50C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[10]
FCITOFCO_D  ---     0.056    R39C50C.FCI to    R39C50C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_258
ROUTE         1     0.000    R39C50C.FCO to    R39C50D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[12]
FCITOFCO_D  ---     0.056    R39C50D.FCI to    R39C50D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_259
ROUTE         1     0.000    R39C50D.FCO to    R39C51A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[14]
FCITOFCO_D  ---     0.056    R39C51A.FCI to    R39C51A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_260
ROUTE         1     0.000    R39C51A.FCO to    R39C51B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[16]
FCITOFCO_D  ---     0.056    R39C51B.FCI to    R39C51B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_261
ROUTE         1     0.000    R39C51B.FCO to    R39C51C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[18]
FCITOF0_DE  ---     0.328    R39C51C.FCI to     R39C51C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262
ROUTE         1     0.000     R39C51C.F0 to    R39C51C.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_s[19] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    3.142   (56.1% logic, 43.9% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R42C48B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R39C51C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.068ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p1  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[21]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               3.142ns  (56.1% logic, 43.9% route), 13 logic levels.

 Constraint Details:

      3.142ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_263 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.068ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_263:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R42C48B.CLK to     R42C48B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE         4     0.492     R42C48B.Q0 to     R40C48C.C0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p1
CTOF_DEL    ---     0.180     R40C48C.C0 to     R40C48C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_5753
ROUTE        23     0.888     R40C48C.F0 to     R39C49B.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount
C0TOFCO_DE  ---     0.355     R39C49B.B0 to    R39C49B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_253
ROUTE         1     0.000    R39C49B.FCO to    R39C49C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[2]
FCITOFCO_D  ---     0.056    R39C49C.FCI to    R39C49C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_254
ROUTE         1     0.000    R39C49C.FCO to    R39C49D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[4]
FCITOFCO_D  ---     0.056    R39C49D.FCI to    R39C49D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_255
ROUTE         1     0.000    R39C49D.FCO to    R39C50A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[6]
FCITOFCO_D  ---     0.056    R39C50A.FCI to    R39C50A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_256
ROUTE         1     0.000    R39C50A.FCO to    R39C50B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[8]
FCITOFCO_D  ---     0.056    R39C50B.FCI to    R39C50B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_257
ROUTE         1     0.000    R39C50B.FCO to    R39C50C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[10]
FCITOFCO_D  ---     0.056    R39C50C.FCI to    R39C50C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_258
ROUTE         1     0.000    R39C50C.FCO to    R39C50D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[12]
FCITOFCO_D  ---     0.056    R39C50D.FCI to    R39C50D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_259
ROUTE         1     0.000    R39C50D.FCO to    R39C51A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[14]
FCITOFCO_D  ---     0.056    R39C51A.FCI to    R39C51A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_260
ROUTE         1     0.000    R39C51A.FCO to    R39C51B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[16]
FCITOFCO_D  ---     0.056    R39C51B.FCI to    R39C51B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_261
ROUTE         1     0.000    R39C51B.FCO to    R39C51C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[18]
FCITOFCO_D  ---     0.056    R39C51C.FCI to    R39C51C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262
ROUTE         1     0.000    R39C51C.FCO to    R39C51D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[20]
FCITOF0_DE  ---     0.328    R39C51D.FCI to     R39C51D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_263
ROUTE         1     0.000     R39C51D.F0 to    R39C51D.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_s[21] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    3.142   (56.1% logic, 43.9% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R42C48B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_263:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R39C51D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.076ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[1]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_diff[21]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               3.134ns  (56.2% logic, 43.8% route), 13 logic levels.

 Constraint Details:

      3.134ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_253 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3676 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.076ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_253 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3676:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R39C49B.CLK to     R39C49B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_253 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE         2     0.728     R39C49B.Q0 to     R40C49B.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[1]
C0TOFCO_DE  ---     0.355     R40C49B.B0 to    R40C49B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_270
ROUTE         1     0.000    R40C49B.FCO to    R40C49C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/un1_pcount_diff_3_cry_2
FCITOFCO_D  ---     0.056    R40C49C.FCI to    R40C49C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_271
ROUTE         1     0.000    R40C49C.FCO to    R40C49D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/un1_pcount_diff_3_cry_4
FCITOFCO_D  ---     0.056    R40C49D.FCI to    R40C49D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_272
ROUTE         1     0.000    R40C49D.FCO to    R40C50A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/un1_pcount_diff_3_cry_6
FCITOFCO_D  ---     0.056    R40C50A.FCI to    R40C50A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_273
ROUTE         1     0.000    R40C50A.FCO to    R40C50B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/un1_pcount_diff_3_cry_8
FCITOFCO_D  ---     0.056    R40C50B.FCI to    R40C50B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_274
ROUTE         1     0.000    R40C50B.FCO to    R40C50C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/un1_pcount_diff_3_cry_10
FCITOFCO_D  ---     0.056    R40C50C.FCI to    R40C50C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_275
ROUTE         1     0.000    R40C50C.FCO to    R40C50D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/un1_pcount_diff_3_cry_12
FCITOFCO_D  ---     0.056    R40C50D.FCI to    R40C50D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_276
ROUTE         1     0.000    R40C50D.FCO to    R40C51A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/un1_pcount_diff_3_cry_14
FCITOFCO_D  ---     0.056    R40C51A.FCI to    R40C51A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_277
ROUTE         1     0.000    R40C51A.FCO to    R40C51B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/un1_pcount_diff_3_cry_16
FCITOFCO_D  ---     0.056    R40C51B.FCI to    R40C51B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_278
ROUTE         1     0.000    R40C51B.FCO to    R40C51C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/un1_pcount_diff_3_cry_18
FCITOFCO_D  ---     0.056    R40C51C.FCI to    R40C51C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_279
ROUTE         1     0.000    R40C51C.FCO to    R40C51D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/un1_pcount_diff_3_cry_20
FCITOF0_DE  ---     0.328    R40C51D.FCI to     R40C51D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_280
ROUTE         1     0.644     R40C51D.F0 to     R43C51D.C0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/un1_pcount_diff_11[21]
CTOF_DEL    ---     0.180     R43C51D.C0 to     R43C51D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3676
ROUTE         1     0.000     R43C51D.F0 to    R43C51D.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/un1_pcount_diff_1_m_6_175_i_m2[21] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    3.134   (56.2% logic, 43.8% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_253:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R39C49B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3676:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R43C51D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.081ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p2  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[19]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               3.129ns  (56.2% logic, 43.8% route), 13 logic levels.

 Constraint Details:

      3.129ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.081ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R42C48B.CLK to     R42C48B.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE        25     0.481     R42C48B.Q1 to     R40C48C.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p2
CTOF_DEL    ---     0.180     R40C48C.D0 to     R40C48C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_5753
ROUTE        23     0.888     R40C48C.F0 to     R39C49A.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount
C1TOFCO_DE  ---     0.355     R39C49A.B1 to    R39C49A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_252
ROUTE         1     0.000    R39C49A.FCO to    R39C49B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[0]
FCITOFCO_D  ---     0.056    R39C49B.FCI to    R39C49B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_253
ROUTE         1     0.000    R39C49B.FCO to    R39C49C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[2]
FCITOFCO_D  ---     0.056    R39C49C.FCI to    R39C49C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_254
ROUTE         1     0.000    R39C49C.FCO to    R39C49D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[4]
FCITOFCO_D  ---     0.056    R39C49D.FCI to    R39C49D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_255
ROUTE         1     0.000    R39C49D.FCO to    R39C50A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[6]
FCITOFCO_D  ---     0.056    R39C50A.FCI to    R39C50A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_256
ROUTE         1     0.000    R39C50A.FCO to    R39C50B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[8]
FCITOFCO_D  ---     0.056    R39C50B.FCI to    R39C50B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_257
ROUTE         1     0.000    R39C50B.FCO to    R39C50C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[10]
FCITOFCO_D  ---     0.056    R39C50C.FCI to    R39C50C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_258
ROUTE         1     0.000    R39C50C.FCO to    R39C50D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[12]
FCITOFCO_D  ---     0.056    R39C50D.FCI to    R39C50D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_259
ROUTE         1     0.000    R39C50D.FCO to    R39C51A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[14]
FCITOFCO_D  ---     0.056    R39C51A.FCI to    R39C51A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_260
ROUTE         1     0.000    R39C51A.FCO to    R39C51B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[16]
FCITOFCO_D  ---     0.056    R39C51B.FCI to    R39C51B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_261
ROUTE         1     0.000    R39C51B.FCO to    R39C51C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[18]
FCITOF0_DE  ---     0.328    R39C51C.FCI to     R39C51C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262
ROUTE         1     0.000     R39C51C.F0 to    R39C51C.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_s[19] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    3.129   (56.2% logic, 43.8% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R42C48B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R39C51C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.081ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p2  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[21]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               3.129ns  (56.2% logic, 43.8% route), 13 logic levels.

 Constraint Details:

      3.129ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_263 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.081ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_263:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R42C48B.CLK to     R42C48B.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE        25     0.481     R42C48B.Q1 to     R40C48C.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p2
CTOF_DEL    ---     0.180     R40C48C.D0 to     R40C48C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_5753
ROUTE        23     0.888     R40C48C.F0 to     R39C49B.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount
C0TOFCO_DE  ---     0.355     R39C49B.B0 to    R39C49B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_253
ROUTE         1     0.000    R39C49B.FCO to    R39C49C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[2]
FCITOFCO_D  ---     0.056    R39C49C.FCI to    R39C49C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_254
ROUTE         1     0.000    R39C49C.FCO to    R39C49D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[4]
FCITOFCO_D  ---     0.056    R39C49D.FCI to    R39C49D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_255
ROUTE         1     0.000    R39C49D.FCO to    R39C50A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[6]
FCITOFCO_D  ---     0.056    R39C50A.FCI to    R39C50A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_256
ROUTE         1     0.000    R39C50A.FCO to    R39C50B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[8]
FCITOFCO_D  ---     0.056    R39C50B.FCI to    R39C50B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_257
ROUTE         1     0.000    R39C50B.FCO to    R39C50C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[10]
FCITOFCO_D  ---     0.056    R39C50C.FCI to    R39C50C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_258
ROUTE         1     0.000    R39C50C.FCO to    R39C50D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[12]
FCITOFCO_D  ---     0.056    R39C50D.FCI to    R39C50D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_259
ROUTE         1     0.000    R39C50D.FCO to    R39C51A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[14]
FCITOFCO_D  ---     0.056    R39C51A.FCI to    R39C51A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_260
ROUTE         1     0.000    R39C51A.FCO to    R39C51B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[16]
FCITOFCO_D  ---     0.056    R39C51B.FCI to    R39C51B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_261
ROUTE         1     0.000    R39C51B.FCO to    R39C51C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[18]
FCITOFCO_D  ---     0.056    R39C51C.FCI to    R39C51C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262
ROUTE         1     0.000    R39C51C.FCO to    R39C51D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[20]
FCITOF0_DE  ---     0.328    R39C51D.FCI to     R39C51D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_263
ROUTE         1     0.000     R39C51D.F0 to    R39C51D.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_s[21] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    3.129   (56.2% logic, 43.8% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R42C48B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_263:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R39C51D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.081ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p2  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[21]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               3.129ns  (56.2% logic, 43.8% route), 13 logic levels.

 Constraint Details:

      3.129ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_263 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.081ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_263:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R42C48B.CLK to     R42C48B.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE        25     0.481     R42C48B.Q1 to     R40C48C.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p2
CTOF_DEL    ---     0.180     R40C48C.D0 to     R40C48C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_5753
ROUTE        23     0.888     R40C48C.F0 to     R39C49B.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount
C1TOFCO_DE  ---     0.355     R39C49B.B1 to    R39C49B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_253
ROUTE         1     0.000    R39C49B.FCO to    R39C49C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[2]
FCITOFCO_D  ---     0.056    R39C49C.FCI to    R39C49C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_254
ROUTE         1     0.000    R39C49C.FCO to    R39C49D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[4]
FCITOFCO_D  ---     0.056    R39C49D.FCI to    R39C49D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_255
ROUTE         1     0.000    R39C49D.FCO to    R39C50A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[6]
FCITOFCO_D  ---     0.056    R39C50A.FCI to    R39C50A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_256
ROUTE         1     0.000    R39C50A.FCO to    R39C50B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[8]
FCITOFCO_D  ---     0.056    R39C50B.FCI to    R39C50B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_257
ROUTE         1     0.000    R39C50B.FCO to    R39C50C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[10]
FCITOFCO_D  ---     0.056    R39C50C.FCI to    R39C50C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_258
ROUTE         1     0.000    R39C50C.FCO to    R39C50D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[12]
FCITOFCO_D  ---     0.056    R39C50D.FCI to    R39C50D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_259
ROUTE         1     0.000    R39C50D.FCO to    R39C51A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[14]
FCITOFCO_D  ---     0.056    R39C51A.FCI to    R39C51A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_260
ROUTE         1     0.000    R39C51A.FCO to    R39C51B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[16]
FCITOFCO_D  ---     0.056    R39C51B.FCI to    R39C51B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_261
ROUTE         1     0.000    R39C51B.FCO to    R39C51C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[18]
FCITOFCO_D  ---     0.056    R39C51C.FCI to    R39C51C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262
ROUTE         1     0.000    R39C51C.FCO to    R39C51D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[20]
FCITOF0_DE  ---     0.328    R39C51D.FCI to     R39C51D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_263
ROUTE         1     0.000     R39C51D.F0 to    R39C51D.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_s[21] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    3.129   (56.2% logic, 43.8% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R42C48B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_263:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R39C51D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.081ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p2  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[19]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               3.129ns  (56.2% logic, 43.8% route), 13 logic levels.

 Constraint Details:

      3.129ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.081ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R42C48B.CLK to     R42C48B.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE        25     0.481     R42C48B.Q1 to     R40C48C.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p2
CTOF_DEL    ---     0.180     R40C48C.D0 to     R40C48C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_5753
ROUTE        23     0.888     R40C48C.F0 to     R39C49A.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount
C0TOFCO_DE  ---     0.355     R39C49A.B0 to    R39C49A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_252
ROUTE         1     0.000    R39C49A.FCO to    R39C49B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[0]
FCITOFCO_D  ---     0.056    R39C49B.FCI to    R39C49B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_253
ROUTE         1     0.000    R39C49B.FCO to    R39C49C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[2]
FCITOFCO_D  ---     0.056    R39C49C.FCI to    R39C49C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_254
ROUTE         1     0.000    R39C49C.FCO to    R39C49D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[4]
FCITOFCO_D  ---     0.056    R39C49D.FCI to    R39C49D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_255
ROUTE         1     0.000    R39C49D.FCO to    R39C50A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[6]
FCITOFCO_D  ---     0.056    R39C50A.FCI to    R39C50A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_256
ROUTE         1     0.000    R39C50A.FCO to    R39C50B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[8]
FCITOFCO_D  ---     0.056    R39C50B.FCI to    R39C50B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_257
ROUTE         1     0.000    R39C50B.FCO to    R39C50C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[10]
FCITOFCO_D  ---     0.056    R39C50C.FCI to    R39C50C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_258
ROUTE         1     0.000    R39C50C.FCO to    R39C50D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[12]
FCITOFCO_D  ---     0.056    R39C50D.FCI to    R39C50D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_259
ROUTE         1     0.000    R39C50D.FCO to    R39C51A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[14]
FCITOFCO_D  ---     0.056    R39C51A.FCI to    R39C51A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_260
ROUTE         1     0.000    R39C51A.FCO to    R39C51B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[16]
FCITOFCO_D  ---     0.056    R39C51B.FCI to    R39C51B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_261
ROUTE         1     0.000    R39C51B.FCO to    R39C51C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[18]
FCITOF0_DE  ---     0.328    R39C51C.FCI to     R39C51C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262
ROUTE         1     0.000     R39C51C.F0 to    R39C51C.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_s[19] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    3.129   (56.2% logic, 43.8% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R42C48B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R39C51C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.103ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p1  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[18]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               3.107ns  (55.6% logic, 44.4% route), 12 logic levels.

 Constraint Details:

      3.107ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_261 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.103ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_261:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R42C48B.CLK to     R42C48B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE         4     0.492     R42C48B.Q0 to     R40C48C.C0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p1
CTOF_DEL    ---     0.180     R40C48C.C0 to     R40C48C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_5753
ROUTE        23     0.888     R40C48C.F0 to     R39C49A.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount
C1TOFCO_DE  ---     0.355     R39C49A.B1 to    R39C49A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_252
ROUTE         1     0.000    R39C49A.FCO to    R39C49B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[0]
FCITOFCO_D  ---     0.056    R39C49B.FCI to    R39C49B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_253
ROUTE         1     0.000    R39C49B.FCO to    R39C49C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[2]
FCITOFCO_D  ---     0.056    R39C49C.FCI to    R39C49C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_254
ROUTE         1     0.000    R39C49C.FCO to    R39C49D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[4]
FCITOFCO_D  ---     0.056    R39C49D.FCI to    R39C49D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_255
ROUTE         1     0.000    R39C49D.FCO to    R39C50A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[6]
FCITOFCO_D  ---     0.056    R39C50A.FCI to    R39C50A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_256
ROUTE         1     0.000    R39C50A.FCO to    R39C50B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[8]
FCITOFCO_D  ---     0.056    R39C50B.FCI to    R39C50B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_257
ROUTE         1     0.000    R39C50B.FCO to    R39C50C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[10]
FCITOFCO_D  ---     0.056    R39C50C.FCI to    R39C50C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_258
ROUTE         1     0.000    R39C50C.FCO to    R39C50D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[12]
FCITOFCO_D  ---     0.056    R39C50D.FCI to    R39C50D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_259
ROUTE         1     0.000    R39C50D.FCO to    R39C51A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[14]
FCITOFCO_D  ---     0.056    R39C51A.FCI to    R39C51A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_260
ROUTE         1     0.000    R39C51A.FCO to    R39C51B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[16]
FCITOF1_DE  ---     0.349    R39C51B.FCI to     R39C51B.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_261
ROUTE         1     0.000     R39C51B.F1 to    R39C51B.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_s[18] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    3.107   (55.6% logic, 44.4% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R42C48B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_261:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R39C51B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.103ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p1  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[20]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               3.107ns  (55.6% logic, 44.4% route), 12 logic levels.

 Constraint Details:

      3.107ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.103ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R42C48B.CLK to     R42C48B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE         4     0.492     R42C48B.Q0 to     R40C48C.C0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p1
CTOF_DEL    ---     0.180     R40C48C.C0 to     R40C48C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_5753
ROUTE        23     0.888     R40C48C.F0 to     R39C49B.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount
C1TOFCO_DE  ---     0.355     R39C49B.B1 to    R39C49B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_253
ROUTE         1     0.000    R39C49B.FCO to    R39C49C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[2]
FCITOFCO_D  ---     0.056    R39C49C.FCI to    R39C49C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_254
ROUTE         1     0.000    R39C49C.FCO to    R39C49D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[4]
FCITOFCO_D  ---     0.056    R39C49D.FCI to    R39C49D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_255
ROUTE         1     0.000    R39C49D.FCO to    R39C50A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[6]
FCITOFCO_D  ---     0.056    R39C50A.FCI to    R39C50A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_256
ROUTE         1     0.000    R39C50A.FCO to    R39C50B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[8]
FCITOFCO_D  ---     0.056    R39C50B.FCI to    R39C50B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_257
ROUTE         1     0.000    R39C50B.FCO to    R39C50C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[10]
FCITOFCO_D  ---     0.056    R39C50C.FCI to    R39C50C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_258
ROUTE         1     0.000    R39C50C.FCO to    R39C50D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[12]
FCITOFCO_D  ---     0.056    R39C50D.FCI to    R39C50D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_259
ROUTE         1     0.000    R39C50D.FCO to    R39C51A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[14]
FCITOFCO_D  ---     0.056    R39C51A.FCI to    R39C51A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_260
ROUTE         1     0.000    R39C51A.FCO to    R39C51B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[16]
FCITOFCO_D  ---     0.056    R39C51B.FCI to    R39C51B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_261
ROUTE         1     0.000    R39C51B.FCO to    R39C51C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[18]
FCITOF1_DE  ---     0.349    R39C51C.FCI to     R39C51C.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262
ROUTE         1     0.000     R39C51C.F1 to    R39C51C.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_s[20] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    3.107   (55.6% logic, 44.4% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R42C48B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R39C51C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.103ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p1  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[20]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               3.107ns  (55.6% logic, 44.4% route), 12 logic levels.

 Constraint Details:

      3.107ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.103ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R42C48B.CLK to     R42C48B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE         4     0.492     R42C48B.Q0 to     R40C48C.C0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p1
CTOF_DEL    ---     0.180     R40C48C.C0 to     R40C48C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_5753
ROUTE        23     0.888     R40C48C.F0 to     R39C49B.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount
C0TOFCO_DE  ---     0.355     R39C49B.B0 to    R39C49B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_253
ROUTE         1     0.000    R39C49B.FCO to    R39C49C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[2]
FCITOFCO_D  ---     0.056    R39C49C.FCI to    R39C49C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_254
ROUTE         1     0.000    R39C49C.FCO to    R39C49D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[4]
FCITOFCO_D  ---     0.056    R39C49D.FCI to    R39C49D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_255
ROUTE         1     0.000    R39C49D.FCO to    R39C50A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[6]
FCITOFCO_D  ---     0.056    R39C50A.FCI to    R39C50A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_256
ROUTE         1     0.000    R39C50A.FCO to    R39C50B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[8]
FCITOFCO_D  ---     0.056    R39C50B.FCI to    R39C50B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_257
ROUTE         1     0.000    R39C50B.FCO to    R39C50C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[10]
FCITOFCO_D  ---     0.056    R39C50C.FCI to    R39C50C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_258
ROUTE         1     0.000    R39C50C.FCO to    R39C50D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[12]
FCITOFCO_D  ---     0.056    R39C50D.FCI to    R39C50D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_259
ROUTE         1     0.000    R39C50D.FCO to    R39C51A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[14]
FCITOFCO_D  ---     0.056    R39C51A.FCI to    R39C51A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_260
ROUTE         1     0.000    R39C51A.FCO to    R39C51B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[16]
FCITOFCO_D  ---     0.056    R39C51B.FCI to    R39C51B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_261
ROUTE         1     0.000    R39C51B.FCO to    R39C51C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[18]
FCITOF1_DE  ---     0.349    R39C51C.FCI to     R39C51C.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262
ROUTE         1     0.000     R39C51C.F1 to    R39C51C.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_s[20] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    3.107   (55.6% logic, 44.4% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R42C48B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R39C51C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.103ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p1  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[18]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               3.107ns  (55.6% logic, 44.4% route), 12 logic levels.

 Constraint Details:

      3.107ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_261 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.103ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_261:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R42C48B.CLK to     R42C48B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE         4     0.492     R42C48B.Q0 to     R40C48C.C0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p1
CTOF_DEL    ---     0.180     R40C48C.C0 to     R40C48C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_5753
ROUTE        23     0.888     R40C48C.F0 to     R39C49A.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount
C0TOFCO_DE  ---     0.355     R39C49A.B0 to    R39C49A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_252
ROUTE         1     0.000    R39C49A.FCO to    R39C49B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[0]
FCITOFCO_D  ---     0.056    R39C49B.FCI to    R39C49B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_253
ROUTE         1     0.000    R39C49B.FCO to    R39C49C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[2]
FCITOFCO_D  ---     0.056    R39C49C.FCI to    R39C49C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_254
ROUTE         1     0.000    R39C49C.FCO to    R39C49D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[4]
FCITOFCO_D  ---     0.056    R39C49D.FCI to    R39C49D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_255
ROUTE         1     0.000    R39C49D.FCO to    R39C50A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[6]
FCITOFCO_D  ---     0.056    R39C50A.FCI to    R39C50A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_256
ROUTE         1     0.000    R39C50A.FCO to    R39C50B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[8]
FCITOFCO_D  ---     0.056    R39C50B.FCI to    R39C50B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_257
ROUTE         1     0.000    R39C50B.FCO to    R39C50C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[10]
FCITOFCO_D  ---     0.056    R39C50C.FCI to    R39C50C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_258
ROUTE         1     0.000    R39C50C.FCO to    R39C50D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[12]
FCITOFCO_D  ---     0.056    R39C50D.FCI to    R39C50D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_259
ROUTE         1     0.000    R39C50D.FCO to    R39C51A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[14]
FCITOFCO_D  ---     0.056    R39C51A.FCI to    R39C51A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_260
ROUTE         1     0.000    R39C51A.FCO to    R39C51B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[16]
FCITOF1_DE  ---     0.349    R39C51B.FCI to     R39C51B.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_261
ROUTE         1     0.000     R39C51B.F1 to    R39C51B.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_s[18] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    3.107   (55.6% logic, 44.4% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R42C48B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_261:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R39C51B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.116ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p2  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[18]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               3.094ns  (55.8% logic, 44.2% route), 12 logic levels.

 Constraint Details:

      3.094ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_261 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.116ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_261:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R42C48B.CLK to     R42C48B.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE        25     0.481     R42C48B.Q1 to     R40C48C.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p2
CTOF_DEL    ---     0.180     R40C48C.D0 to     R40C48C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_5753
ROUTE        23     0.888     R40C48C.F0 to     R39C49A.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount
C1TOFCO_DE  ---     0.355     R39C49A.B1 to    R39C49A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_252
ROUTE         1     0.000    R39C49A.FCO to    R39C49B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[0]
FCITOFCO_D  ---     0.056    R39C49B.FCI to    R39C49B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_253
ROUTE         1     0.000    R39C49B.FCO to    R39C49C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[2]
FCITOFCO_D  ---     0.056    R39C49C.FCI to    R39C49C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_254
ROUTE         1     0.000    R39C49C.FCO to    R39C49D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[4]
FCITOFCO_D  ---     0.056    R39C49D.FCI to    R39C49D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_255
ROUTE         1     0.000    R39C49D.FCO to    R39C50A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[6]
FCITOFCO_D  ---     0.056    R39C50A.FCI to    R39C50A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_256
ROUTE         1     0.000    R39C50A.FCO to    R39C50B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[8]
FCITOFCO_D  ---     0.056    R39C50B.FCI to    R39C50B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_257
ROUTE         1     0.000    R39C50B.FCO to    R39C50C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[10]
FCITOFCO_D  ---     0.056    R39C50C.FCI to    R39C50C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_258
ROUTE         1     0.000    R39C50C.FCO to    R39C50D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[12]
FCITOFCO_D  ---     0.056    R39C50D.FCI to    R39C50D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_259
ROUTE         1     0.000    R39C50D.FCO to    R39C51A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[14]
FCITOFCO_D  ---     0.056    R39C51A.FCI to    R39C51A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_260
ROUTE         1     0.000    R39C51A.FCO to    R39C51B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[16]
FCITOF1_DE  ---     0.349    R39C51B.FCI to     R39C51B.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_261
ROUTE         1     0.000     R39C51B.F1 to    R39C51B.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_s[18] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    3.094   (55.8% logic, 44.2% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R42C48B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_261:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R39C51B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.116ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p2  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[20]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               3.094ns  (55.8% logic, 44.2% route), 12 logic levels.

 Constraint Details:

      3.094ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.116ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R42C48B.CLK to     R42C48B.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE        25     0.481     R42C48B.Q1 to     R40C48C.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p2
CTOF_DEL    ---     0.180     R40C48C.D0 to     R40C48C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_5753
ROUTE        23     0.888     R40C48C.F0 to     R39C49B.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount
C1TOFCO_DE  ---     0.355     R39C49B.B1 to    R39C49B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_253
ROUTE         1     0.000    R39C49B.FCO to    R39C49C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[2]
FCITOFCO_D  ---     0.056    R39C49C.FCI to    R39C49C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_254
ROUTE         1     0.000    R39C49C.FCO to    R39C49D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[4]
FCITOFCO_D  ---     0.056    R39C49D.FCI to    R39C49D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_255
ROUTE         1     0.000    R39C49D.FCO to    R39C50A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[6]
FCITOFCO_D  ---     0.056    R39C50A.FCI to    R39C50A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_256
ROUTE         1     0.000    R39C50A.FCO to    R39C50B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[8]
FCITOFCO_D  ---     0.056    R39C50B.FCI to    R39C50B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_257
ROUTE         1     0.000    R39C50B.FCO to    R39C50C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[10]
FCITOFCO_D  ---     0.056    R39C50C.FCI to    R39C50C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_258
ROUTE         1     0.000    R39C50C.FCO to    R39C50D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[12]
FCITOFCO_D  ---     0.056    R39C50D.FCI to    R39C50D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_259
ROUTE         1     0.000    R39C50D.FCO to    R39C51A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[14]
FCITOFCO_D  ---     0.056    R39C51A.FCI to    R39C51A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_260
ROUTE         1     0.000    R39C51A.FCO to    R39C51B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[16]
FCITOFCO_D  ---     0.056    R39C51B.FCI to    R39C51B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_261
ROUTE         1     0.000    R39C51B.FCO to    R39C51C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[18]
FCITOF1_DE  ---     0.349    R39C51C.FCI to     R39C51C.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262
ROUTE         1     0.000     R39C51C.F1 to    R39C51C.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_s[20] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    3.094   (55.8% logic, 44.2% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R42C48B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R39C51C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.116ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p2  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[20]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               3.094ns  (55.8% logic, 44.2% route), 12 logic levels.

 Constraint Details:

      3.094ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.116ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R42C48B.CLK to     R42C48B.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE        25     0.481     R42C48B.Q1 to     R40C48C.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p2
CTOF_DEL    ---     0.180     R40C48C.D0 to     R40C48C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_5753
ROUTE        23     0.888     R40C48C.F0 to     R39C49B.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount
C0TOFCO_DE  ---     0.355     R39C49B.B0 to    R39C49B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_253
ROUTE         1     0.000    R39C49B.FCO to    R39C49C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[2]
FCITOFCO_D  ---     0.056    R39C49C.FCI to    R39C49C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_254
ROUTE         1     0.000    R39C49C.FCO to    R39C49D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[4]
FCITOFCO_D  ---     0.056    R39C49D.FCI to    R39C49D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_255
ROUTE         1     0.000    R39C49D.FCO to    R39C50A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[6]
FCITOFCO_D  ---     0.056    R39C50A.FCI to    R39C50A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_256
ROUTE         1     0.000    R39C50A.FCO to    R39C50B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[8]
FCITOFCO_D  ---     0.056    R39C50B.FCI to    R39C50B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_257
ROUTE         1     0.000    R39C50B.FCO to    R39C50C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[10]
FCITOFCO_D  ---     0.056    R39C50C.FCI to    R39C50C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_258
ROUTE         1     0.000    R39C50C.FCO to    R39C50D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[12]
FCITOFCO_D  ---     0.056    R39C50D.FCI to    R39C50D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_259
ROUTE         1     0.000    R39C50D.FCO to    R39C51A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[14]
FCITOFCO_D  ---     0.056    R39C51A.FCI to    R39C51A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_260
ROUTE         1     0.000    R39C51A.FCO to    R39C51B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[16]
FCITOFCO_D  ---     0.056    R39C51B.FCI to    R39C51B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_261
ROUTE         1     0.000    R39C51B.FCO to    R39C51C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[18]
FCITOF1_DE  ---     0.349    R39C51C.FCI to     R39C51C.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262
ROUTE         1     0.000     R39C51C.F1 to    R39C51C.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_s[20] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    3.094   (55.8% logic, 44.2% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R42C48B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R39C51C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.116ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p2  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[18]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               3.094ns  (55.8% logic, 44.2% route), 12 logic levels.

 Constraint Details:

      3.094ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_261 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.116ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_261:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R42C48B.CLK to     R42C48B.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE        25     0.481     R42C48B.Q1 to     R40C48C.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p2
CTOF_DEL    ---     0.180     R40C48C.D0 to     R40C48C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_5753
ROUTE        23     0.888     R40C48C.F0 to     R39C49A.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount
C0TOFCO_DE  ---     0.355     R39C49A.B0 to    R39C49A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_252
ROUTE         1     0.000    R39C49A.FCO to    R39C49B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[0]
FCITOFCO_D  ---     0.056    R39C49B.FCI to    R39C49B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_253
ROUTE         1     0.000    R39C49B.FCO to    R39C49C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[2]
FCITOFCO_D  ---     0.056    R39C49C.FCI to    R39C49C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_254
ROUTE         1     0.000    R39C49C.FCO to    R39C49D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[4]
FCITOFCO_D  ---     0.056    R39C49D.FCI to    R39C49D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_255
ROUTE         1     0.000    R39C49D.FCO to    R39C50A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[6]
FCITOFCO_D  ---     0.056    R39C50A.FCI to    R39C50A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_256
ROUTE         1     0.000    R39C50A.FCO to    R39C50B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[8]
FCITOFCO_D  ---     0.056    R39C50B.FCI to    R39C50B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_257
ROUTE         1     0.000    R39C50B.FCO to    R39C50C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[10]
FCITOFCO_D  ---     0.056    R39C50C.FCI to    R39C50C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_258
ROUTE         1     0.000    R39C50C.FCO to    R39C50D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[12]
FCITOFCO_D  ---     0.056    R39C50D.FCI to    R39C50D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_259
ROUTE         1     0.000    R39C50D.FCO to    R39C51A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[14]
FCITOFCO_D  ---     0.056    R39C51A.FCI to    R39C51A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_260
ROUTE         1     0.000    R39C51A.FCO to    R39C51B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[16]
FCITOF1_DE  ---     0.349    R39C51B.FCI to     R39C51B.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_261
ROUTE         1     0.000     R39C51B.F1 to    R39C51B.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_s[18] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    3.094   (55.8% logic, 44.2% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R42C48B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_261:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R39C51B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

Report:  334.672MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "U1_CORE/s_u1_clk_125" 125.000000 MHz PAR_ADJ 12.500000 ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.942ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_dfrm/dfrm_ddata_i0_i3  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/u1_pcie_cfg_cs/dev_sts__i2  (to U1_CORE/s_u1_clk_125 +)

   Delay:               7.268ns  (31.9% logic, 68.1% route), 11 logic levels.

 Constraint Details:

      7.268ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_dfrm/SLICE_1431 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/SLICE_1429 meets
      8.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 8.210ns) by 0.942ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_dfrm/SLICE_1431 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/SLICE_1429:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R44C39B.CLK to     R44C39B.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_dfrm/SLICE_1431 (from U1_CORE/s_u1_clk_125)
ROUTE         6     0.908     R44C39B.Q1 to     R45C27C.C1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/dfrm_ddata[3]
CTOF_DEL    ---     0.180     R45C27C.C1 to     R45C27C.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_5099
ROUTE         1     0.410     R45C27C.F1 to     R45C27C.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/crc_result[3]
CTOF_DEL    ---     0.180     R45C27C.A0 to     R45C27C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_5099
ROUTE         1     0.478     R45C27C.F0 to     R43C26C.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n28_adj_12153
CTOOFX_DEL  ---     0.306     R43C26C.D0 to   R43C26C.OFX0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_4523
ROUTE         1     0.290   R43C26C.OFX0 to     R43C26A.C1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n30_adj_12152
CTOF_DEL    ---     0.180     R43C26A.C1 to     R43C26A.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_1599
ROUTE         5     0.481     R43C26A.F1 to     R43C24D.D1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/crc_ok_N_5542
CTOF_DEL    ---     0.180     R43C24D.D1 to     R43C24D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/SLICE_5159
ROUTE         2     0.284     R43C24D.F1 to     R43C24D.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/n6
CTOF_DEL    ---     0.180     R43C24D.D0 to     R43C24D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/SLICE_5159
ROUTE         6     0.712     R43C24D.F0 to     R41C18B.D1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/cor_err
CTOF_DEL    ---     0.180     R41C18B.D1 to     R41C18B.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/u1_cfg_dec1/SLICE_5379
ROUTE         1     0.473     R41C18B.F1 to     R41C19C.C0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/n68080
CTOF_DEL    ---     0.180     R41C19C.C0 to     R41C19C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/SLICE_5155
ROUTE         2     0.465     R41C19C.F0 to     R39C19A.C1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/n63543
CTOF_DEL    ---     0.180     R39C19A.C1 to     R39C19A.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/SLICE_1499
ROUTE         1     0.448     R39C19A.F1 to     R40C19C.D1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/n5
CTOF_DEL    ---     0.180     R40C19C.D1 to     R40C19C.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/SLICE_1429
ROUTE         1     0.000     R40C19C.F1 to    R40C19C.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/n60581 (to U1_CORE/s_u1_clk_125)
                  --------
                    7.268   (31.9% logic, 68.1% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_dfrm/SLICE_1431:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R44C39B.CLK U1_CORE/s_u1_clk_125
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/SLICE_1429:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R40C19C.CLK U1_CORE/s_u1_clk_125
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.078ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_seq_num_i0_i4  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/atblrd_ptr__i5  (to U1_CORE/s_u1_clk_125 +)

   Delay:               7.132ns  (43.0% logic, 57.0% route), 12 logic levels.

 Constraint Details:

      7.132ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1370 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1091 meets
      8.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 8.210ns) by 1.078ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1370 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1091:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R15C22C.CLK to     R15C22C.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1370 (from U1_CORE/s_u1_clk_125)
ROUTE         1     0.934     R15C22C.Q0 to     R15C20C.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/tlp_seq_num[4]
C1TOFCO_DE  ---     0.355     R15C20C.A1 to    R15C20C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_563
ROUTE         1     0.000    R15C20C.FCO to    R15C20D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n58195
FCITOFCO_D  ---     0.056    R15C20D.FCI to    R15C20D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_561
ROUTE         1     0.000    R15C20D.FCO to    R15C21A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n58196
FCITOF1_DE  ---     0.349    R15C21A.FCI to     R15C21A.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_560
ROUTE         1     0.543     R15C21A.F1 to     R15C21D.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/calc1[8]
CTOF_DEL    ---     0.180     R15C21D.A1 to     R15C21D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_5320
ROUTE         1     0.273     R15C21D.F1 to     R15C21D.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/n62896
CTOF_DEL    ---     0.180     R15C21D.D0 to     R15C21D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_5320
ROUTE         2     0.320     R15C21D.F0 to     R16C21C.D1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/n14
CTOF_DEL    ---     0.180     R16C21C.D1 to     R16C21C.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_5316
ROUTE         9     0.284     R16C21C.F1 to     R16C21D.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/nak_hold_timer_N_4313
CTOOFX_DEL  ---     0.306     R16C21D.D0 to   R16C21D.OFX0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_4511
ROUTE         8     0.673   R16C21D.OFX0 to     R16C15A.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n752
CTOF_DEL    ---     0.180     R16C15A.D0 to     R16C15A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_5552
ROUTE         1     0.592     R16C15A.F0 to     R17C15C.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n57369
C0TOFCO_DE  ---     0.355     R17C15C.B0 to    R17C15C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_707
ROUTE         1     0.000    R17C15C.FCO to    R17C15D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n58092
FCITOF1_DE  ---     0.349    R17C15D.FCI to     R17C15D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_706
ROUTE         1     0.448     R17C15D.F1 to     R17C17D.D1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/atblrd_ptr_7__N_4053[5]
CTOF_DEL    ---     0.180     R17C17D.D1 to     R17C17D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1091
ROUTE         1     0.000     R17C17D.F1 to    R17C17D.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/n11_adj_10656 (to U1_CORE/s_u1_clk_125)
                  --------
                    7.132   (43.0% logic, 57.0% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1370:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R15C22C.CLK U1_CORE/s_u1_clk_125
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1091:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R17C17D.CLK U1_CORE/s_u1_clk_125
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.084ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_dfrm/dfrm_ddata_i0_i1  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/u1_pcie_cfg_cs/dev_sts__i2  (to U1_CORE/s_u1_clk_125 +)

   Delay:               7.126ns  (32.5% logic, 67.5% route), 11 logic levels.

 Constraint Details:

      7.126ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_dfrm/SLICE_1206 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/SLICE_1429 meets
      8.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 8.210ns) by 1.084ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_dfrm/SLICE_1206 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/SLICE_1429:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R43C39B.CLK to     R43C39B.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_dfrm/SLICE_1206 (from U1_CORE/s_u1_clk_125)
ROUTE         9     0.886     R43C39B.Q1 to     R45C27D.C0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/dfrm_ddata[1]
CTOF_DEL    ---     0.180     R45C27D.C0 to     R45C27D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_5779
ROUTE         1     0.290     R45C27D.F0 to     R45C27C.C0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n24_adj_12164
CTOF_DEL    ---     0.180     R45C27C.C0 to     R45C27C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_5099
ROUTE         1     0.478     R45C27C.F0 to     R43C26C.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n28_adj_12153
CTOOFX_DEL  ---     0.306     R43C26C.D0 to   R43C26C.OFX0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_4523
ROUTE         1     0.290   R43C26C.OFX0 to     R43C26A.C1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n30_adj_12152
CTOF_DEL    ---     0.180     R43C26A.C1 to     R43C26A.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_1599
ROUTE         5     0.481     R43C26A.F1 to     R43C24D.D1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/crc_ok_N_5542
CTOF_DEL    ---     0.180     R43C24D.D1 to     R43C24D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/SLICE_5159
ROUTE         2     0.284     R43C24D.F1 to     R43C24D.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/n6
CTOF_DEL    ---     0.180     R43C24D.D0 to     R43C24D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/SLICE_5159
ROUTE         6     0.712     R43C24D.F0 to     R41C18B.D1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/cor_err
CTOF_DEL    ---     0.180     R41C18B.D1 to     R41C18B.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/u1_cfg_dec1/SLICE_5379
ROUTE         1     0.473     R41C18B.F1 to     R41C19C.C0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/n68080
CTOF_DEL    ---     0.180     R41C19C.C0 to     R41C19C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/SLICE_5155
ROUTE         2     0.465     R41C19C.F0 to     R39C19A.C1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/n63543
CTOF_DEL    ---     0.180     R39C19A.C1 to     R39C19A.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/SLICE_1499
ROUTE         1     0.448     R39C19A.F1 to     R40C19C.D1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/n5
CTOF_DEL    ---     0.180     R40C19C.D1 to     R40C19C.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/SLICE_1429
ROUTE         1     0.000     R40C19C.F1 to    R40C19C.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/n60581 (to U1_CORE/s_u1_clk_125)
                  --------
                    7.126   (32.5% logic, 67.5% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_dfrm/SLICE_1206:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R43C39B.CLK U1_CORE/s_u1_clk_125
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/SLICE_1429:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R40C19C.CLK U1_CORE/s_u1_clk_125
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.089ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_seq_num_i0_i4  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/atblrd_ptr__i4  (to U1_CORE/s_u1_clk_125 +)

   Delay:               7.121ns  (42.7% logic, 57.3% route), 12 logic levels.

 Constraint Details:

      7.121ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1370 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1091 meets
      8.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 8.210ns) by 1.089ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1370 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1091:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R15C22C.CLK to     R15C22C.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1370 (from U1_CORE/s_u1_clk_125)
ROUTE         1     0.934     R15C22C.Q0 to     R15C20C.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/tlp_seq_num[4]
C1TOFCO_DE  ---     0.355     R15C20C.A1 to    R15C20C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_563
ROUTE         1     0.000    R15C20C.FCO to    R15C20D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n58195
FCITOFCO_D  ---     0.056    R15C20D.FCI to    R15C20D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_561
ROUTE         1     0.000    R15C20D.FCO to    R15C21A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n58196
FCITOF1_DE  ---     0.349    R15C21A.FCI to     R15C21A.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_560
ROUTE         1     0.543     R15C21A.F1 to     R15C21D.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/calc1[8]
CTOF_DEL    ---     0.180     R15C21D.A1 to     R15C21D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_5320
ROUTE         1     0.273     R15C21D.F1 to     R15C21D.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/n62896
CTOF_DEL    ---     0.180     R15C21D.D0 to     R15C21D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_5320
ROUTE         2     0.320     R15C21D.F0 to     R16C21C.D1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/n14
CTOF_DEL    ---     0.180     R16C21C.D1 to     R16C21C.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_5316
ROUTE         9     0.284     R16C21C.F1 to     R16C21D.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/nak_hold_timer_N_4313
CTOOFX_DEL  ---     0.306     R16C21D.D0 to   R16C21D.OFX0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_4511
ROUTE         8     0.673   R16C21D.OFX0 to     R16C15A.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n752
CTOF_DEL    ---     0.180     R16C15A.D0 to     R16C15A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_5552
ROUTE         1     0.592     R16C15A.F0 to     R17C15C.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n57369
C0TOFCO_DE  ---     0.355     R17C15C.B0 to    R17C15C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_707
ROUTE         1     0.000    R17C15C.FCO to    R17C15D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n58092
FCITOF0_DE  ---     0.328    R17C15D.FCI to     R17C15D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_706
ROUTE         1     0.458     R17C15D.F0 to     R17C17D.C0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/atblrd_ptr_7__N_4053[4]
CTOF_DEL    ---     0.180     R17C17D.C0 to     R17C17D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1091
ROUTE         1     0.000     R17C17D.F0 to    R17C17D.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/n12_adj_10655 (to U1_CORE/s_u1_clk_125)
                  --------
                    7.121   (42.7% logic, 57.3% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1370:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R15C22C.CLK U1_CORE/s_u1_clk_125
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1091:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R17C17D.CLK U1_CORE/s_u1_clk_125
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.093ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_seq_num_i0_i4  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/atblrd_ptr__i5  (to U1_CORE/s_u1_clk_125 +)

   Delay:               7.117ns  (43.1% logic, 56.9% route), 12 logic levels.

 Constraint Details:

      7.117ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1370 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1091 meets
      8.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 8.210ns) by 1.093ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1370 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1091:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R15C22C.CLK to     R15C22C.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1370 (from U1_CORE/s_u1_clk_125)
ROUTE         1     0.934     R15C22C.Q0 to     R15C20C.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/tlp_seq_num[4]
C1TOFCO_DE  ---     0.355     R15C20C.A1 to    R15C20C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_563
ROUTE         1     0.000    R15C20C.FCO to    R15C20D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n58195
FCITOFCO_D  ---     0.056    R15C20D.FCI to    R15C20D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_561
ROUTE         1     0.000    R15C20D.FCO to    R15C21A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n58196
FCITOF1_DE  ---     0.349    R15C21A.FCI to     R15C21A.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_560
ROUTE         1     0.543     R15C21A.F1 to     R15C21D.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/calc1[8]
CTOF_DEL    ---     0.180     R15C21D.A1 to     R15C21D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_5320
ROUTE         1     0.273     R15C21D.F1 to     R15C21D.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/n62896
CTOF_DEL    ---     0.180     R15C21D.D0 to     R15C21D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_5320
ROUTE         2     0.320     R15C21D.F0 to     R16C21C.D1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/n14
CTOF_DEL    ---     0.180     R16C21C.D1 to     R16C21C.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_5316
ROUTE         9     0.284     R16C21C.F1 to     R16C21D.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/nak_hold_timer_N_4313
CTOOFX_DEL  ---     0.306     R16C21D.D0 to   R16C21D.OFX0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_4511
ROUTE         8     0.333   R16C21D.OFX0 to     R17C21D.D1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n752
CTOF_DEL    ---     0.180     R17C21D.D1 to     R17C21D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_5551
ROUTE         1     0.917     R17C21D.F1 to     R17C15C.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n57367
C1TOFCO_DE  ---     0.355     R17C15C.B1 to    R17C15C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_707
ROUTE         1     0.000    R17C15C.FCO to    R17C15D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n58092
FCITOF1_DE  ---     0.349    R17C15D.FCI to     R17C15D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_706
ROUTE         1     0.448     R17C15D.F1 to     R17C17D.D1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/atblrd_ptr_7__N_4053[5]
CTOF_DEL    ---     0.180     R17C17D.D1 to     R17C17D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1091
ROUTE         1     0.000     R17C17D.F1 to    R17C17D.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/n11_adj_10656 (to U1_CORE/s_u1_clk_125)
                  --------
                    7.117   (43.1% logic, 56.9% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1370:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R15C22C.CLK U1_CORE/s_u1_clk_125
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1091:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R17C17D.CLK U1_CORE/s_u1_clk_125
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.104ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_seq_num_i0_i4  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/atblrd_ptr__i4  (to U1_CORE/s_u1_clk_125 +)

   Delay:               7.106ns  (42.8% logic, 57.2% route), 12 logic levels.

 Constraint Details:

      7.106ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1370 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1091 meets
      8.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 8.210ns) by 1.104ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1370 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1091:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R15C22C.CLK to     R15C22C.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1370 (from U1_CORE/s_u1_clk_125)
ROUTE         1     0.934     R15C22C.Q0 to     R15C20C.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/tlp_seq_num[4]
C1TOFCO_DE  ---     0.355     R15C20C.A1 to    R15C20C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_563
ROUTE         1     0.000    R15C20C.FCO to    R15C20D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n58195
FCITOFCO_D  ---     0.056    R15C20D.FCI to    R15C20D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_561
ROUTE         1     0.000    R15C20D.FCO to    R15C21A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n58196
FCITOF1_DE  ---     0.349    R15C21A.FCI to     R15C21A.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_560
ROUTE         1     0.543     R15C21A.F1 to     R15C21D.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/calc1[8]
CTOF_DEL    ---     0.180     R15C21D.A1 to     R15C21D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_5320
ROUTE         1     0.273     R15C21D.F1 to     R15C21D.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/n62896
CTOF_DEL    ---     0.180     R15C21D.D0 to     R15C21D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_5320
ROUTE         2     0.320     R15C21D.F0 to     R16C21C.D1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/n14
CTOF_DEL    ---     0.180     R16C21C.D1 to     R16C21C.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_5316
ROUTE         9     0.284     R16C21C.F1 to     R16C21D.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/nak_hold_timer_N_4313
CTOOFX_DEL  ---     0.306     R16C21D.D0 to   R16C21D.OFX0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_4511
ROUTE         8     0.333   R16C21D.OFX0 to     R17C21D.D1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n752
CTOF_DEL    ---     0.180     R17C21D.D1 to     R17C21D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_5551
ROUTE         1     0.917     R17C21D.F1 to     R17C15C.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n57367
C1TOFCO_DE  ---     0.355     R17C15C.B1 to    R17C15C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_707
ROUTE         1     0.000    R17C15C.FCO to    R17C15D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n58092
FCITOF0_DE  ---     0.328    R17C15D.FCI to     R17C15D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_706
ROUTE         1     0.458     R17C15D.F0 to     R17C17D.C0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/atblrd_ptr_7__N_4053[4]
CTOF_DEL    ---     0.180     R17C17D.C0 to     R17C17D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1091
ROUTE         1     0.000     R17C17D.F0 to    R17C17D.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/n12_adj_10655 (to U1_CORE/s_u1_clk_125)
                  --------
                    7.106   (42.8% logic, 57.2% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1370:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R15C22C.CLK U1_CORE/s_u1_clk_125
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1091:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R17C17D.CLK U1_CORE/s_u1_clk_125
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.110ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_l0_sm/l0_snd_os[0]_111_i1  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/atblrd_ptr__i5  (to U1_CORE/s_u1_clk_125 +)

   Delay:               7.100ns  (29.2% logic, 70.8% route), 7 logic levels.

 Constraint Details:

      7.100ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_l0_sm/SLICE_1478 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1091 meets
      8.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 8.210ns) by 1.110ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_l0_sm/SLICE_1478 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1091:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R48C48B.CLK to     R48C48B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_l0_sm/SLICE_1478 (from U1_CORE/s_u1_clk_125)
ROUTE        15     2.625     R48C48B.Q0 to     R17C18B.D1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/phy_l0
CTOOFX_DEL  ---     0.306     R17C18B.D1 to   R17C18B.OFX0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_4547
ROUTE        23     0.691   R17C18B.OFX0 to     R16C21D.C0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n68460
CTOOFX_DEL  ---     0.306     R16C21D.C0 to   R16C21D.OFX0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_4511
ROUTE         8     0.673   R16C21D.OFX0 to     R16C15A.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n752
CTOF_DEL    ---     0.180     R16C15A.D0 to     R16C15A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_5552
ROUTE         1     0.592     R16C15A.F0 to     R17C15C.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n57369
C0TOFCO_DE  ---     0.355     R17C15C.B0 to    R17C15C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_707
ROUTE         1     0.000    R17C15C.FCO to    R17C15D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n58092
FCITOF1_DE  ---     0.349    R17C15D.FCI to     R17C15D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_706
ROUTE         1     0.448     R17C15D.F1 to     R17C17D.D1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/atblrd_ptr_7__N_4053[5]
CTOF_DEL    ---     0.180     R17C17D.D1 to     R17C17D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1091
ROUTE         1     0.000     R17C17D.F1 to    R17C17D.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/n11_adj_10656 (to U1_CORE/s_u1_clk_125)
                  --------
                    7.100   (29.2% logic, 70.8% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_l0_sm/SLICE_1478:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R48C48B.CLK U1_CORE/s_u1_clk_125
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1091:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R17C17D.CLK U1_CORE/s_u1_clk_125
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.121ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_l0_sm/l0_snd_os[0]_111_i1  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/atblrd_ptr__i4  (to U1_CORE/s_u1_clk_125 +)

   Delay:               7.089ns  (28.9% logic, 71.1% route), 7 logic levels.

 Constraint Details:

      7.089ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_l0_sm/SLICE_1478 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1091 meets
      8.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 8.210ns) by 1.121ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_l0_sm/SLICE_1478 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1091:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R48C48B.CLK to     R48C48B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_l0_sm/SLICE_1478 (from U1_CORE/s_u1_clk_125)
ROUTE        15     2.625     R48C48B.Q0 to     R17C18B.D1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/phy_l0
CTOOFX_DEL  ---     0.306     R17C18B.D1 to   R17C18B.OFX0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_4547
ROUTE        23     0.691   R17C18B.OFX0 to     R16C21D.C0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n68460
CTOOFX_DEL  ---     0.306     R16C21D.C0 to   R16C21D.OFX0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_4511
ROUTE         8     0.673   R16C21D.OFX0 to     R16C15A.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n752
CTOF_DEL    ---     0.180     R16C15A.D0 to     R16C15A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_5552
ROUTE         1     0.592     R16C15A.F0 to     R17C15C.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n57369
C0TOFCO_DE  ---     0.355     R17C15C.B0 to    R17C15C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_707
ROUTE         1     0.000    R17C15C.FCO to    R17C15D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n58092
FCITOF0_DE  ---     0.328    R17C15D.FCI to     R17C15D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_706
ROUTE         1     0.458     R17C15D.F0 to     R17C17D.C0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/atblrd_ptr_7__N_4053[4]
CTOF_DEL    ---     0.180     R17C17D.C0 to     R17C17D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1091
ROUTE         1     0.000     R17C17D.F0 to    R17C17D.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/n12_adj_10655 (to U1_CORE/s_u1_clk_125)
                  --------
                    7.089   (28.9% logic, 71.1% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_l0_sm/SLICE_1478:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R48C48B.CLK U1_CORE/s_u1_clk_125
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1091:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R17C17D.CLK U1_CORE/s_u1_clk_125
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.125ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_l0_sm/l0_snd_os[0]_111_i1  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/atblrd_ptr__i5  (to U1_CORE/s_u1_clk_125 +)

   Delay:               7.085ns  (29.2% logic, 70.8% route), 7 logic levels.

 Constraint Details:

      7.085ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_l0_sm/SLICE_1478 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1091 meets
      8.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 8.210ns) by 1.125ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_l0_sm/SLICE_1478 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1091:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R48C48B.CLK to     R48C48B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_l0_sm/SLICE_1478 (from U1_CORE/s_u1_clk_125)
ROUTE        15     2.625     R48C48B.Q0 to     R17C18B.D1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/phy_l0
CTOOFX_DEL  ---     0.306     R17C18B.D1 to   R17C18B.OFX0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_4547
ROUTE        23     0.691   R17C18B.OFX0 to     R16C21D.C0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n68460
CTOOFX_DEL  ---     0.306     R16C21D.C0 to   R16C21D.OFX0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_4511
ROUTE         8     0.333   R16C21D.OFX0 to     R17C21D.D1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n752
CTOF_DEL    ---     0.180     R17C21D.D1 to     R17C21D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_5551
ROUTE         1     0.917     R17C21D.F1 to     R17C15C.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n57367
C1TOFCO_DE  ---     0.355     R17C15C.B1 to    R17C15C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_707
ROUTE         1     0.000    R17C15C.FCO to    R17C15D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n58092
FCITOF1_DE  ---     0.349    R17C15D.FCI to     R17C15D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_706
ROUTE         1     0.448     R17C15D.F1 to     R17C17D.D1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/atblrd_ptr_7__N_4053[5]
CTOF_DEL    ---     0.180     R17C17D.D1 to     R17C17D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1091
ROUTE         1     0.000     R17C17D.F1 to    R17C17D.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/n11_adj_10656 (to U1_CORE/s_u1_clk_125)
                  --------
                    7.085   (29.2% logic, 70.8% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_l0_sm/SLICE_1478:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R48C48B.CLK U1_CORE/s_u1_clk_125
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1091:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R17C17D.CLK U1_CORE/s_u1_clk_125
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.134ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/rtry_seq_num_i0_i6  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/atblrd_ptr__i5  (to U1_CORE/s_u1_clk_125 +)

   Delay:               7.076ns  (42.5% logic, 57.5% route), 11 logic levels.

 Constraint Details:

      7.076ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1319 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1091 meets
      8.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 8.210ns) by 1.134ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1319 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1091:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R17C20A.CLK to     R17C20A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1319 (from U1_CORE/s_u1_clk_125)
ROUTE         1     0.934     R17C20A.Q0 to     R15C20D.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/rtry_seq_num[6]
C1TOFCO_DE  ---     0.355     R15C20D.A1 to    R15C20D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_561
ROUTE         1     0.000    R15C20D.FCO to    R15C21A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n58196
FCITOF1_DE  ---     0.349    R15C21A.FCI to     R15C21A.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_560
ROUTE         1     0.543     R15C21A.F1 to     R15C21D.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/calc1[8]
CTOF_DEL    ---     0.180     R15C21D.A1 to     R15C21D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_5320
ROUTE         1     0.273     R15C21D.F1 to     R15C21D.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/n62896
CTOF_DEL    ---     0.180     R15C21D.D0 to     R15C21D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_5320
ROUTE         2     0.320     R15C21D.F0 to     R16C21C.D1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/n14
CTOF_DEL    ---     0.180     R16C21C.D1 to     R16C21C.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_5316
ROUTE         9     0.284     R16C21C.F1 to     R16C21D.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/nak_hold_timer_N_4313
CTOOFX_DEL  ---     0.306     R16C21D.D0 to   R16C21D.OFX0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_4511
ROUTE         8     0.673   R16C21D.OFX0 to     R16C15A.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n752
CTOF_DEL    ---     0.180     R16C15A.D0 to     R16C15A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_5552
ROUTE         1     0.592     R16C15A.F0 to     R17C15C.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n57369
C0TOFCO_DE  ---     0.355     R17C15C.B0 to    R17C15C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_707
ROUTE         1     0.000    R17C15C.FCO to    R17C15D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n58092
FCITOF1_DE  ---     0.349    R17C15D.FCI to     R17C15D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_706
ROUTE         1     0.448     R17C15D.F1 to     R17C17D.D1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/atblrd_ptr_7__N_4053[5]
CTOF_DEL    ---     0.180     R17C17D.D1 to     R17C17D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1091
ROUTE         1     0.000     R17C17D.F1 to    R17C17D.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/n11_adj_10656 (to U1_CORE/s_u1_clk_125)
                  --------
                    7.076   (42.5% logic, 57.5% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1319:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R17C20A.CLK U1_CORE/s_u1_clk_125
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1091:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R17C17D.CLK U1_CORE/s_u1_clk_125
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.136ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_l0_sm/l0_snd_os[0]_111_i1  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/atblrd_ptr__i4  (to U1_CORE/s_u1_clk_125 +)

   Delay:               7.074ns  (29.0% logic, 71.0% route), 7 logic levels.

 Constraint Details:

      7.074ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_l0_sm/SLICE_1478 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1091 meets
      8.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 8.210ns) by 1.136ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_l0_sm/SLICE_1478 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1091:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R48C48B.CLK to     R48C48B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_l0_sm/SLICE_1478 (from U1_CORE/s_u1_clk_125)
ROUTE        15     2.625     R48C48B.Q0 to     R17C18B.D1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/phy_l0
CTOOFX_DEL  ---     0.306     R17C18B.D1 to   R17C18B.OFX0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_4547
ROUTE        23     0.691   R17C18B.OFX0 to     R16C21D.C0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n68460
CTOOFX_DEL  ---     0.306     R16C21D.C0 to   R16C21D.OFX0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_4511
ROUTE         8     0.333   R16C21D.OFX0 to     R17C21D.D1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n752
CTOF_DEL    ---     0.180     R17C21D.D1 to     R17C21D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_5551
ROUTE         1     0.917     R17C21D.F1 to     R17C15C.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n57367
C1TOFCO_DE  ---     0.355     R17C15C.B1 to    R17C15C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_707
ROUTE         1     0.000    R17C15C.FCO to    R17C15D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n58092
FCITOF0_DE  ---     0.328    R17C15D.FCI to     R17C15D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_706
ROUTE         1     0.458     R17C15D.F0 to     R17C17D.C0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/atblrd_ptr_7__N_4053[4]
CTOF_DEL    ---     0.180     R17C17D.C0 to     R17C17D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1091
ROUTE         1     0.000     R17C17D.F0 to    R17C17D.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/n12_adj_10655 (to U1_CORE/s_u1_clk_125)
                  --------
                    7.074   (29.0% logic, 71.0% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_l0_sm/SLICE_1478:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R48C48B.CLK U1_CORE/s_u1_clk_125
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1091:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R17C17D.CLK U1_CORE/s_u1_clk_125
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.145ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/rtry_seq_num_i0_i6  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/atblrd_ptr__i4  (to U1_CORE/s_u1_clk_125 +)

   Delay:               7.065ns  (42.3% logic, 57.7% route), 11 logic levels.

 Constraint Details:

      7.065ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1319 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1091 meets
      8.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 8.210ns) by 1.145ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1319 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1091:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R17C20A.CLK to     R17C20A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1319 (from U1_CORE/s_u1_clk_125)
ROUTE         1     0.934     R17C20A.Q0 to     R15C20D.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/rtry_seq_num[6]
C1TOFCO_DE  ---     0.355     R15C20D.A1 to    R15C20D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_561
ROUTE         1     0.000    R15C20D.FCO to    R15C21A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n58196
FCITOF1_DE  ---     0.349    R15C21A.FCI to     R15C21A.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_560
ROUTE         1     0.543     R15C21A.F1 to     R15C21D.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/calc1[8]
CTOF_DEL    ---     0.180     R15C21D.A1 to     R15C21D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_5320
ROUTE         1     0.273     R15C21D.F1 to     R15C21D.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/n62896
CTOF_DEL    ---     0.180     R15C21D.D0 to     R15C21D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_5320
ROUTE         2     0.320     R15C21D.F0 to     R16C21C.D1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/n14
CTOF_DEL    ---     0.180     R16C21C.D1 to     R16C21C.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_5316
ROUTE         9     0.284     R16C21C.F1 to     R16C21D.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/nak_hold_timer_N_4313
CTOOFX_DEL  ---     0.306     R16C21D.D0 to   R16C21D.OFX0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_4511
ROUTE         8     0.673   R16C21D.OFX0 to     R16C15A.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n752
CTOF_DEL    ---     0.180     R16C15A.D0 to     R16C15A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_5552
ROUTE         1     0.592     R16C15A.F0 to     R17C15C.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n57369
C0TOFCO_DE  ---     0.355     R17C15C.B0 to    R17C15C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_707
ROUTE         1     0.000    R17C15C.FCO to    R17C15D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n58092
FCITOF0_DE  ---     0.328    R17C15D.FCI to     R17C15D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_706
ROUTE         1     0.458     R17C15D.F0 to     R17C17D.C0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/atblrd_ptr_7__N_4053[4]
CTOF_DEL    ---     0.180     R17C17D.C0 to     R17C17D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1091
ROUTE         1     0.000     R17C17D.F0 to    R17C17D.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/n12_adj_10655 (to U1_CORE/s_u1_clk_125)
                  --------
                    7.065   (42.3% logic, 57.7% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1319:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R17C20A.CLK U1_CORE/s_u1_clk_125
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1091:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R17C17D.CLK U1_CORE/s_u1_clk_125
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.149ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/rtry_seq_num_i0_i6  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/atblrd_ptr__i5  (to U1_CORE/s_u1_clk_125 +)

   Delay:               7.061ns  (42.6% logic, 57.4% route), 11 logic levels.

 Constraint Details:

      7.061ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1319 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1091 meets
      8.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 8.210ns) by 1.149ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1319 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1091:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R17C20A.CLK to     R17C20A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1319 (from U1_CORE/s_u1_clk_125)
ROUTE         1     0.934     R17C20A.Q0 to     R15C20D.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/rtry_seq_num[6]
C1TOFCO_DE  ---     0.355     R15C20D.A1 to    R15C20D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_561
ROUTE         1     0.000    R15C20D.FCO to    R15C21A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n58196
FCITOF1_DE  ---     0.349    R15C21A.FCI to     R15C21A.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_560
ROUTE         1     0.543     R15C21A.F1 to     R15C21D.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/calc1[8]
CTOF_DEL    ---     0.180     R15C21D.A1 to     R15C21D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_5320
ROUTE         1     0.273     R15C21D.F1 to     R15C21D.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/n62896
CTOF_DEL    ---     0.180     R15C21D.D0 to     R15C21D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_5320
ROUTE         2     0.320     R15C21D.F0 to     R16C21C.D1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/n14
CTOF_DEL    ---     0.180     R16C21C.D1 to     R16C21C.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_5316
ROUTE         9     0.284     R16C21C.F1 to     R16C21D.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/nak_hold_timer_N_4313
CTOOFX_DEL  ---     0.306     R16C21D.D0 to   R16C21D.OFX0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_4511
ROUTE         8     0.333   R16C21D.OFX0 to     R17C21D.D1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n752
CTOF_DEL    ---     0.180     R17C21D.D1 to     R17C21D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_5551
ROUTE         1     0.917     R17C21D.F1 to     R17C15C.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n57367
C1TOFCO_DE  ---     0.355     R17C15C.B1 to    R17C15C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_707
ROUTE         1     0.000    R17C15C.FCO to    R17C15D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n58092
FCITOF1_DE  ---     0.349    R17C15D.FCI to     R17C15D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_706
ROUTE         1     0.448     R17C15D.F1 to     R17C17D.D1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/atblrd_ptr_7__N_4053[5]
CTOF_DEL    ---     0.180     R17C17D.D1 to     R17C17D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1091
ROUTE         1     0.000     R17C17D.F1 to    R17C17D.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/n11_adj_10656 (to U1_CORE/s_u1_clk_125)
                  --------
                    7.061   (42.6% logic, 57.4% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1319:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R17C20A.CLK U1_CORE/s_u1_clk_125
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1091:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R17C17D.CLK U1_CORE/s_u1_clk_125
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.156ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_seq_num_i0_i4  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/atblrd_ptr__i5  (to U1_CORE/s_u1_clk_125 +)

   Delay:               7.054ns  (44.2% logic, 55.8% route), 13 logic levels.

 Constraint Details:

      7.054ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1370 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1091 meets
      8.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 8.210ns) by 1.156ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1370 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1091:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R15C22C.CLK to     R15C22C.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1370 (from U1_CORE/s_u1_clk_125)
ROUTE         1     0.934     R15C22C.Q0 to     R15C20C.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/tlp_seq_num[4]
C1TOFCO_DE  ---     0.355     R15C20C.A1 to    R15C20C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_563
ROUTE         1     0.000    R15C20C.FCO to    R15C20D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n58195
FCITOFCO_D  ---     0.056    R15C20D.FCI to    R15C20D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_561
ROUTE         1     0.000    R15C20D.FCO to    R15C21A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n58196
FCITOFCO_D  ---     0.056    R15C21A.FCI to    R15C21A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_560
ROUTE         1     0.000    R15C21A.FCO to    R15C21B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n58197
FCITOF1_DE  ---     0.349    R15C21B.FCI to     R15C21B.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_558
ROUTE         1     0.409     R15C21B.F1 to     R15C21D.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/calc1[10]
CTOF_DEL    ---     0.180     R15C21D.B1 to     R15C21D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_5320
ROUTE         1     0.273     R15C21D.F1 to     R15C21D.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/n62896
CTOF_DEL    ---     0.180     R15C21D.D0 to     R15C21D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_5320
ROUTE         2     0.320     R15C21D.F0 to     R16C21C.D1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/n14
CTOF_DEL    ---     0.180     R16C21C.D1 to     R16C21C.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_5316
ROUTE         9     0.284     R16C21C.F1 to     R16C21D.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/nak_hold_timer_N_4313
CTOOFX_DEL  ---     0.306     R16C21D.D0 to   R16C21D.OFX0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_4511
ROUTE         8     0.673   R16C21D.OFX0 to     R16C15A.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n752
CTOF_DEL    ---     0.180     R16C15A.D0 to     R16C15A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_5552
ROUTE         1     0.592     R16C15A.F0 to     R17C15C.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n57369
C0TOFCO_DE  ---     0.355     R17C15C.B0 to    R17C15C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_707
ROUTE         1     0.000    R17C15C.FCO to    R17C15D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n58092
FCITOF1_DE  ---     0.349    R17C15D.FCI to     R17C15D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_706
ROUTE         1     0.448     R17C15D.F1 to     R17C17D.D1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/atblrd_ptr_7__N_4053[5]
CTOF_DEL    ---     0.180     R17C17D.D1 to     R17C17D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1091
ROUTE         1     0.000     R17C17D.F1 to    R17C17D.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/n11_adj_10656 (to U1_CORE/s_u1_clk_125)
                  --------
                    7.054   (44.2% logic, 55.8% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1370:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R15C22C.CLK U1_CORE/s_u1_clk_125
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1091:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R17C17D.CLK U1_CORE/s_u1_clk_125
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.160ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/rtry_seq_num_i0_i6  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/atblrd_ptr__i4  (to U1_CORE/s_u1_clk_125 +)

   Delay:               7.050ns  (42.4% logic, 57.6% route), 11 logic levels.

 Constraint Details:

      7.050ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1319 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1091 meets
      8.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 8.210ns) by 1.160ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1319 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1091:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R17C20A.CLK to     R17C20A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1319 (from U1_CORE/s_u1_clk_125)
ROUTE         1     0.934     R17C20A.Q0 to     R15C20D.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/rtry_seq_num[6]
C1TOFCO_DE  ---     0.355     R15C20D.A1 to    R15C20D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_561
ROUTE         1     0.000    R15C20D.FCO to    R15C21A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n58196
FCITOF1_DE  ---     0.349    R15C21A.FCI to     R15C21A.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_560
ROUTE         1     0.543     R15C21A.F1 to     R15C21D.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/calc1[8]
CTOF_DEL    ---     0.180     R15C21D.A1 to     R15C21D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_5320
ROUTE         1     0.273     R15C21D.F1 to     R15C21D.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/n62896
CTOF_DEL    ---     0.180     R15C21D.D0 to     R15C21D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_5320
ROUTE         2     0.320     R15C21D.F0 to     R16C21C.D1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/n14
CTOF_DEL    ---     0.180     R16C21C.D1 to     R16C21C.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_5316
ROUTE         9     0.284     R16C21C.F1 to     R16C21D.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/nak_hold_timer_N_4313
CTOOFX_DEL  ---     0.306     R16C21D.D0 to   R16C21D.OFX0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_4511
ROUTE         8     0.333   R16C21D.OFX0 to     R17C21D.D1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n752
CTOF_DEL    ---     0.180     R17C21D.D1 to     R17C21D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_5551
ROUTE         1     0.917     R17C21D.F1 to     R17C15C.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n57367
C1TOFCO_DE  ---     0.355     R17C15C.B1 to    R17C15C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_707
ROUTE         1     0.000    R17C15C.FCO to    R17C15D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n58092
FCITOF0_DE  ---     0.328    R17C15D.FCI to     R17C15D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_706
ROUTE         1     0.458     R17C15D.F0 to     R17C17D.C0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/atblrd_ptr_7__N_4053[4]
CTOF_DEL    ---     0.180     R17C17D.C0 to     R17C17D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1091
ROUTE         1     0.000     R17C17D.F0 to    R17C17D.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/n12_adj_10655 (to U1_CORE/s_u1_clk_125)
                  --------
                    7.050   (42.4% logic, 57.6% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1319:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R17C20A.CLK U1_CORE/s_u1_clk_125
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1091:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R17C17D.CLK U1_CORE/s_u1_clk_125
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.163ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_seq_num_i0_i4  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/atblrd_ptr__i5  (to U1_CORE/s_u1_clk_125 +)

   Delay:               7.047ns  (44.3% logic, 55.7% route), 13 logic levels.

 Constraint Details:

      7.047ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1370 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1091 meets
      8.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 8.210ns) by 1.163ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1370 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1091:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R15C22C.CLK to     R15C22C.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1370 (from U1_CORE/s_u1_clk_125)
ROUTE         1     0.934     R15C22C.Q0 to     R15C20C.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/tlp_seq_num[4]
C1TOFCO_DE  ---     0.355     R15C20C.A1 to    R15C20C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_563
ROUTE         1     0.000    R15C20C.FCO to    R15C20D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n58195
FCITOFCO_D  ---     0.056    R15C20D.FCI to    R15C20D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_561
ROUTE         1     0.000    R15C20D.FCO to    R15C21A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n58196
FCITOF1_DE  ---     0.349    R15C21A.FCI to     R15C21A.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_560
ROUTE         1     0.543     R15C21A.F1 to     R15C21D.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/calc1[8]
CTOF_DEL    ---     0.180     R15C21D.A1 to     R15C21D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_5320
ROUTE         1     0.273     R15C21D.F1 to     R15C21D.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/n62896
CTOF_DEL    ---     0.180     R15C21D.D0 to     R15C21D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_5320
ROUTE         2     0.320     R15C21D.F0 to     R16C21C.D1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/n14
CTOF_DEL    ---     0.180     R16C21C.D1 to     R16C21C.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_5316
ROUTE         9     0.284     R16C21C.F1 to     R16C21D.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/nak_hold_timer_N_4313
CTOOFX_DEL  ---     0.306     R16C21D.D0 to   R16C21D.OFX0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_4511
ROUTE         8     0.333   R16C21D.OFX0 to     R17C21D.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n752
CTOF_DEL    ---     0.180     R17C21D.D0 to     R17C21D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_5551
ROUTE         1     0.791     R17C21D.F0 to     R17C15B.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n57371
C1TOFCO_DE  ---     0.355     R17C15B.B1 to    R17C15B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_708
ROUTE         1     0.000    R17C15B.FCO to    R17C15C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n58091
FCITOFCO_D  ---     0.056    R17C15C.FCI to    R17C15C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_707
ROUTE         1     0.000    R17C15C.FCO to    R17C15D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n58092
FCITOF1_DE  ---     0.349    R17C15D.FCI to     R17C15D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_706
ROUTE         1     0.448     R17C15D.F1 to     R17C17D.D1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/atblrd_ptr_7__N_4053[5]
CTOF_DEL    ---     0.180     R17C17D.D1 to     R17C17D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1091
ROUTE         1     0.000     R17C17D.F1 to    R17C17D.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/n11_adj_10656 (to U1_CORE/s_u1_clk_125)
                  --------
                    7.047   (44.3% logic, 55.7% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1370:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R15C22C.CLK U1_CORE/s_u1_clk_125
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1091:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R17C17D.CLK U1_CORE/s_u1_clk_125
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.167ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_seq_num_i0_i4  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/atblrd_ptr__i4  (to U1_CORE/s_u1_clk_125 +)

   Delay:               7.043ns  (44.0% logic, 56.0% route), 13 logic levels.

 Constraint Details:

      7.043ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1370 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1091 meets
      8.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 8.210ns) by 1.167ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1370 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1091:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R15C22C.CLK to     R15C22C.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1370 (from U1_CORE/s_u1_clk_125)
ROUTE         1     0.934     R15C22C.Q0 to     R15C20C.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/tlp_seq_num[4]
C1TOFCO_DE  ---     0.355     R15C20C.A1 to    R15C20C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_563
ROUTE         1     0.000    R15C20C.FCO to    R15C20D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n58195
FCITOFCO_D  ---     0.056    R15C20D.FCI to    R15C20D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_561
ROUTE         1     0.000    R15C20D.FCO to    R15C21A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n58196
FCITOFCO_D  ---     0.056    R15C21A.FCI to    R15C21A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_560
ROUTE         1     0.000    R15C21A.FCO to    R15C21B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n58197
FCITOF1_DE  ---     0.349    R15C21B.FCI to     R15C21B.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_558
ROUTE         1     0.409     R15C21B.F1 to     R15C21D.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/calc1[10]
CTOF_DEL    ---     0.180     R15C21D.B1 to     R15C21D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_5320
ROUTE         1     0.273     R15C21D.F1 to     R15C21D.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/n62896
CTOF_DEL    ---     0.180     R15C21D.D0 to     R15C21D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_5320
ROUTE         2     0.320     R15C21D.F0 to     R16C21C.D1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/n14
CTOF_DEL    ---     0.180     R16C21C.D1 to     R16C21C.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_5316
ROUTE         9     0.284     R16C21C.F1 to     R16C21D.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/nak_hold_timer_N_4313
CTOOFX_DEL  ---     0.306     R16C21D.D0 to   R16C21D.OFX0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_4511
ROUTE         8     0.673   R16C21D.OFX0 to     R16C15A.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n752
CTOF_DEL    ---     0.180     R16C15A.D0 to     R16C15A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_5552
ROUTE         1     0.592     R16C15A.F0 to     R17C15C.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n57369
C0TOFCO_DE  ---     0.355     R17C15C.B0 to    R17C15C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_707
ROUTE         1     0.000    R17C15C.FCO to    R17C15D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n58092
FCITOF0_DE  ---     0.328    R17C15D.FCI to     R17C15D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_706
ROUTE         1     0.458     R17C15D.F0 to     R17C17D.C0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/atblrd_ptr_7__N_4053[4]
CTOF_DEL    ---     0.180     R17C17D.C0 to     R17C17D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1091
ROUTE         1     0.000     R17C17D.F0 to    R17C17D.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/n12_adj_10655 (to U1_CORE/s_u1_clk_125)
                  --------
                    7.043   (44.0% logic, 56.0% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1370:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R15C22C.CLK U1_CORE/s_u1_clk_125
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1091:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R17C17D.CLK U1_CORE/s_u1_clk_125
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.171ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_seq_num_i0_i4  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/atblrd_ptr__i5  (to U1_CORE/s_u1_clk_125 +)

   Delay:               7.039ns  (44.3% logic, 55.7% route), 13 logic levels.

 Constraint Details:

      7.039ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1370 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1091 meets
      8.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 8.210ns) by 1.171ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1370 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1091:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R15C22C.CLK to     R15C22C.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1370 (from U1_CORE/s_u1_clk_125)
ROUTE         1     0.934     R15C22C.Q0 to     R15C20C.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/tlp_seq_num[4]
C1TOFCO_DE  ---     0.355     R15C20C.A1 to    R15C20C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_563
ROUTE         1     0.000    R15C20C.FCO to    R15C20D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n58195
FCITOFCO_D  ---     0.056    R15C20D.FCI to    R15C20D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_561
ROUTE         1     0.000    R15C20D.FCO to    R15C21A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n58196
FCITOFCO_D  ---     0.056    R15C21A.FCI to    R15C21A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_560
ROUTE         1     0.000    R15C21A.FCO to    R15C21B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n58197
FCITOF1_DE  ---     0.349    R15C21B.FCI to     R15C21B.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_558
ROUTE         1     0.409     R15C21B.F1 to     R15C21D.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/calc1[10]
CTOF_DEL    ---     0.180     R15C21D.B1 to     R15C21D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_5320
ROUTE         1     0.273     R15C21D.F1 to     R15C21D.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/n62896
CTOF_DEL    ---     0.180     R15C21D.D0 to     R15C21D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_5320
ROUTE         2     0.320     R15C21D.F0 to     R16C21C.D1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/n14
CTOF_DEL    ---     0.180     R16C21C.D1 to     R16C21C.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_5316
ROUTE         9     0.284     R16C21C.F1 to     R16C21D.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/nak_hold_timer_N_4313
CTOOFX_DEL  ---     0.306     R16C21D.D0 to   R16C21D.OFX0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_4511
ROUTE         8     0.333   R16C21D.OFX0 to     R17C21D.D1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n752
CTOF_DEL    ---     0.180     R17C21D.D1 to     R17C21D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_5551
ROUTE         1     0.917     R17C21D.F1 to     R17C15C.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n57367
C1TOFCO_DE  ---     0.355     R17C15C.B1 to    R17C15C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_707
ROUTE         1     0.000    R17C15C.FCO to    R17C15D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n58092
FCITOF1_DE  ---     0.349    R17C15D.FCI to     R17C15D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_706
ROUTE         1     0.448     R17C15D.F1 to     R17C17D.D1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/atblrd_ptr_7__N_4053[5]
CTOF_DEL    ---     0.180     R17C17D.D1 to     R17C17D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1091
ROUTE         1     0.000     R17C17D.F1 to    R17C17D.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/n11_adj_10656 (to U1_CORE/s_u1_clk_125)
                  --------
                    7.039   (44.3% logic, 55.7% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1370:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R15C22C.CLK U1_CORE/s_u1_clk_125
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1091:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R17C17D.CLK U1_CORE/s_u1_clk_125
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.171ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_rxdp/u1_rxdp_acknak/acknak_seq_i0_i4  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_rxdp/u1_rxdp_acknak/ackd_seq_i0_i9  (to U1_CORE/s_u1_clk_125 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_rxdp/u1_rxdp_acknak/ackd_seq_i0_i8

   Delay:               6.938ns  (30.3% logic, 69.7% route), 8 logic levels.

 Constraint Details:

      6.938ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_rxdp/u1_rxdp_acknak/SLICE_1075 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_rxdp/u1_rxdp_acknak/SLICE_1326 meets
      8.000ns delay constraint less
      0.000ns skew and
     -0.109ns CE_SET requirement (totaling 8.109ns) by 1.171ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_rxdp/u1_rxdp_acknak/SLICE_1075 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_rxdp/u1_rxdp_acknak/SLICE_1326:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R30C20D.CLK to     R30C20D.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_rxdp/u1_rxdp_acknak/SLICE_1075 (from U1_CORE/s_u1_clk_125)
ROUTE         5     1.616     R30C20D.Q0 to     R21C16C.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/acknak_seq[4]
C1TOFCO_DE  ---     0.355     R21C16C.B1 to    R21C16C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_401
ROUTE         1     0.000    R21C16C.FCO to    R21C16D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n58289
FCITOF0_DE  ---     0.328    R21C16D.FCI to     R21C16D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_400
ROUTE         1     0.592     R21C16D.F0 to     R21C17D.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/calc1_N_5612[5]
CTOF_DEL    ---     0.180     R21C17D.B1 to     R21C17D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_rxdp/u1_rxdp_acknak/SLICE_5354
ROUTE         1     0.423     R21C17D.F1 to     R21C17D.C0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_rxdp/u1_rxdp_acknak/n18
CTOF_DEL    ---     0.180     R21C17D.C0 to     R21C17D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_rxdp/u1_rxdp_acknak/SLICE_5354
ROUTE         1     0.494     R21C17D.F0 to     R20C16B.D1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_rxdp/u1_rxdp_acknak/n20
CTOF_DEL    ---     0.180     R20C16B.D1 to     R20C16B.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_rxdp/u1_rxdp_acknak/SLICE_5353
ROUTE         4     0.430     R20C16B.F1 to     R20C16B.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_rxdp/u1_rxdp_acknak/calc1_N_5611
CTOF_DEL    ---     0.180     R20C16B.B0 to     R20C16B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_rxdp/u1_rxdp_acknak/SLICE_5353
ROUTE         2     0.759     R20C16B.F0 to     R20C19B.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_rxdp/u1_rxdp_acknak/n68077
CTOOFX_DEL  ---     0.306     R20C19B.B0 to   R20C19B.OFX0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_rxdp/u1_rxdp_acknak/SLICE_4524
ROUTE         6     0.520   R20C19B.OFX0 to     R19C21D.CE U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_rxdp/u1_rxdp_acknak/sys_clk_125_enable_865 (to U1_CORE/s_u1_clk_125)
                  --------
                    6.938   (30.3% logic, 69.7% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_rxdp/u1_rxdp_acknak/SLICE_1075:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R30C20D.CLK U1_CORE/s_u1_clk_125
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_rxdp/u1_rxdp_acknak/SLICE_1326:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R19C21D.CLK U1_CORE/s_u1_clk_125
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_seq_num_i0_i4  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/atblrd_ptr__i4  (to U1_CORE/s_u1_clk_125 +)

   Delay:               7.036ns  (44.1% logic, 55.9% route), 13 logic levels.

 Constraint Details:

      7.036ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1370 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1091 meets
      8.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 8.210ns) by 1.174ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1370 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1091:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R15C22C.CLK to     R15C22C.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1370 (from U1_CORE/s_u1_clk_125)
ROUTE         1     0.934     R15C22C.Q0 to     R15C20C.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/tlp_seq_num[4]
C1TOFCO_DE  ---     0.355     R15C20C.A1 to    R15C20C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_563
ROUTE         1     0.000    R15C20C.FCO to    R15C20D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n58195
FCITOFCO_D  ---     0.056    R15C20D.FCI to    R15C20D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_561
ROUTE         1     0.000    R15C20D.FCO to    R15C21A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n58196
FCITOF1_DE  ---     0.349    R15C21A.FCI to     R15C21A.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_560
ROUTE         1     0.543     R15C21A.F1 to     R15C21D.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/calc1[8]
CTOF_DEL    ---     0.180     R15C21D.A1 to     R15C21D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_5320
ROUTE         1     0.273     R15C21D.F1 to     R15C21D.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/n62896
CTOF_DEL    ---     0.180     R15C21D.D0 to     R15C21D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_5320
ROUTE         2     0.320     R15C21D.F0 to     R16C21C.D1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/n14
CTOF_DEL    ---     0.180     R16C21C.D1 to     R16C21C.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_5316
ROUTE         9     0.284     R16C21C.F1 to     R16C21D.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/nak_hold_timer_N_4313
CTOOFX_DEL  ---     0.306     R16C21D.D0 to   R16C21D.OFX0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_4511
ROUTE         8     0.333   R16C21D.OFX0 to     R17C21D.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n752
CTOF_DEL    ---     0.180     R17C21D.D0 to     R17C21D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_5551
ROUTE         1     0.791     R17C21D.F0 to     R17C15B.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n57371
C1TOFCO_DE  ---     0.355     R17C15B.B1 to    R17C15B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_708
ROUTE         1     0.000    R17C15B.FCO to    R17C15C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n58091
FCITOFCO_D  ---     0.056    R17C15C.FCI to    R17C15C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_707
ROUTE         1     0.000    R17C15C.FCO to    R17C15D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n58092
FCITOF0_DE  ---     0.328    R17C15D.FCI to     R17C15D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_706
ROUTE         1     0.458     R17C15D.F0 to     R17C17D.C0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/atblrd_ptr_7__N_4053[4]
CTOF_DEL    ---     0.180     R17C17D.C0 to     R17C17D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1091
ROUTE         1     0.000     R17C17D.F0 to    R17C17D.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/n12_adj_10655 (to U1_CORE/s_u1_clk_125)
                  --------
                    7.036   (44.1% logic, 55.9% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1370:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R15C22C.CLK U1_CORE/s_u1_clk_125
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1091:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R17C17D.CLK U1_CORE/s_u1_clk_125
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.182ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_seq_num_i0_i0  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/atblrd_ptr__i5  (to U1_CORE/s_u1_clk_125 +)

   Delay:               7.028ns  (45.2% logic, 54.8% route), 14 logic levels.

 Constraint Details:

      7.028ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1368 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1091 meets
      8.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 8.210ns) by 1.182ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1368 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1091:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R15C22A.CLK to     R15C22A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1368 (from U1_CORE/s_u1_clk_125)
ROUTE         1     0.718     R15C22A.Q0 to     R15C20A.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/tlp_seq_num[0]
C1TOFCO_DE  ---     0.355     R15C20A.A1 to    R15C20A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_566
ROUTE         1     0.000    R15C20A.FCO to    R15C20B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n58193
FCITOFCO_D  ---     0.056    R15C20B.FCI to    R15C20B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_564
ROUTE         1     0.000    R15C20B.FCO to    R15C20C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n58194
FCITOFCO_D  ---     0.056    R15C20C.FCI to    R15C20C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_563
ROUTE         1     0.000    R15C20C.FCO to    R15C20D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n58195
FCITOFCO_D  ---     0.056    R15C20D.FCI to    R15C20D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_561
ROUTE         1     0.000    R15C20D.FCO to    R15C21A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n58196
FCITOF1_DE  ---     0.349    R15C21A.FCI to     R15C21A.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_560
ROUTE         1     0.543     R15C21A.F1 to     R15C21D.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/calc1[8]
CTOF_DEL    ---     0.180     R15C21D.A1 to     R15C21D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_5320
ROUTE         1     0.273     R15C21D.F1 to     R15C21D.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/n62896
CTOF_DEL    ---     0.180     R15C21D.D0 to     R15C21D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_5320
ROUTE         2     0.320     R15C21D.F0 to     R16C21C.D1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/n14
CTOF_DEL    ---     0.180     R16C21C.D1 to     R16C21C.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_5316
ROUTE         9     0.284     R16C21C.F1 to     R16C21D.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/nak_hold_timer_N_4313
CTOOFX_DEL  ---     0.306     R16C21D.D0 to   R16C21D.OFX0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_4511
ROUTE         8     0.673   R16C21D.OFX0 to     R16C15A.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n752
CTOF_DEL    ---     0.180     R16C15A.D0 to     R16C15A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_5552
ROUTE         1     0.592     R16C15A.F0 to     R17C15C.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n57369
C0TOFCO_DE  ---     0.355     R17C15C.B0 to    R17C15C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_707
ROUTE         1     0.000    R17C15C.FCO to    R17C15D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n58092
FCITOF1_DE  ---     0.349    R17C15D.FCI to     R17C15D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_706
ROUTE         1     0.448     R17C15D.F1 to     R17C17D.D1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/atblrd_ptr_7__N_4053[5]
CTOF_DEL    ---     0.180     R17C17D.D1 to     R17C17D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1091
ROUTE         1     0.000     R17C17D.F1 to    R17C17D.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/n11_adj_10656 (to U1_CORE/s_u1_clk_125)
                  --------
                    7.028   (45.2% logic, 54.8% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1368:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R15C22A.CLK U1_CORE/s_u1_clk_125
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1091:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R17C17D.CLK U1_CORE/s_u1_clk_125
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.182ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_seq_num_i0_i4  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/atblrd_ptr__i4  (to U1_CORE/s_u1_clk_125 +)

   Delay:               7.028ns  (44.1% logic, 55.9% route), 13 logic levels.

 Constraint Details:

      7.028ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1370 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1091 meets
      8.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 8.210ns) by 1.182ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1370 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1091:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R15C22C.CLK to     R15C22C.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1370 (from U1_CORE/s_u1_clk_125)
ROUTE         1     0.934     R15C22C.Q0 to     R15C20C.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/tlp_seq_num[4]
C1TOFCO_DE  ---     0.355     R15C20C.A1 to    R15C20C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_563
ROUTE         1     0.000    R15C20C.FCO to    R15C20D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n58195
FCITOFCO_D  ---     0.056    R15C20D.FCI to    R15C20D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_561
ROUTE         1     0.000    R15C20D.FCO to    R15C21A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n58196
FCITOFCO_D  ---     0.056    R15C21A.FCI to    R15C21A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_560
ROUTE         1     0.000    R15C21A.FCO to    R15C21B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n58197
FCITOF1_DE  ---     0.349    R15C21B.FCI to     R15C21B.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_558
ROUTE         1     0.409     R15C21B.F1 to     R15C21D.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/calc1[10]
CTOF_DEL    ---     0.180     R15C21D.B1 to     R15C21D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_5320
ROUTE         1     0.273     R15C21D.F1 to     R15C21D.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/n62896
CTOF_DEL    ---     0.180     R15C21D.D0 to     R15C21D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_5320
ROUTE         2     0.320     R15C21D.F0 to     R16C21C.D1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/n14
CTOF_DEL    ---     0.180     R16C21C.D1 to     R16C21C.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_5316
ROUTE         9     0.284     R16C21C.F1 to     R16C21D.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/nak_hold_timer_N_4313
CTOOFX_DEL  ---     0.306     R16C21D.D0 to   R16C21D.OFX0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_4511
ROUTE         8     0.333   R16C21D.OFX0 to     R17C21D.D1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n752
CTOF_DEL    ---     0.180     R17C21D.D1 to     R17C21D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_5551
ROUTE         1     0.917     R17C21D.F1 to     R17C15C.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n57367
C1TOFCO_DE  ---     0.355     R17C15C.B1 to    R17C15C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_707
ROUTE         1     0.000    R17C15C.FCO to    R17C15D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n58092
FCITOF0_DE  ---     0.328    R17C15D.FCI to     R17C15D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_706
ROUTE         1     0.458     R17C15D.F0 to     R17C17D.C0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/atblrd_ptr_7__N_4053[4]
CTOF_DEL    ---     0.180     R17C17D.C0 to     R17C17D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1091
ROUTE         1     0.000     R17C17D.F0 to    R17C17D.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/n12_adj_10655 (to U1_CORE/s_u1_clk_125)
                  --------
                    7.028   (44.1% logic, 55.9% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1370:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R15C22C.CLK U1_CORE/s_u1_clk_125
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1091:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R17C17D.CLK U1_CORE/s_u1_clk_125
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.183ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/rtry_seq_num_i0_i0  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/atblrd_ptr__i5  (to U1_CORE/s_u1_clk_125 +)

   Delay:               7.027ns  (45.2% logic, 54.8% route), 14 logic levels.

 Constraint Details:

      7.027ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1316 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1091 meets
      8.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 8.210ns) by 1.183ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1316 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1091:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R17C20B.CLK to     R17C20B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1316 (from U1_CORE/s_u1_clk_125)
ROUTE         1     0.717     R17C20B.Q0 to     R15C20A.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/rtry_seq_num[0]
C1TOFCO_DE  ---     0.355     R15C20A.B1 to    R15C20A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_566
ROUTE         1     0.000    R15C20A.FCO to    R15C20B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n58193
FCITOFCO_D  ---     0.056    R15C20B.FCI to    R15C20B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_564
ROUTE         1     0.000    R15C20B.FCO to    R15C20C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n58194
FCITOFCO_D  ---     0.056    R15C20C.FCI to    R15C20C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_563
ROUTE         1     0.000    R15C20C.FCO to    R15C20D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n58195
FCITOFCO_D  ---     0.056    R15C20D.FCI to    R15C20D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_561
ROUTE         1     0.000    R15C20D.FCO to    R15C21A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n58196
FCITOF1_DE  ---     0.349    R15C21A.FCI to     R15C21A.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_560
ROUTE         1     0.543     R15C21A.F1 to     R15C21D.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/calc1[8]
CTOF_DEL    ---     0.180     R15C21D.A1 to     R15C21D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_5320
ROUTE         1     0.273     R15C21D.F1 to     R15C21D.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/n62896
CTOF_DEL    ---     0.180     R15C21D.D0 to     R15C21D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_5320
ROUTE         2     0.320     R15C21D.F0 to     R16C21C.D1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/n14
CTOF_DEL    ---     0.180     R16C21C.D1 to     R16C21C.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_5316
ROUTE         9     0.284     R16C21C.F1 to     R16C21D.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/nak_hold_timer_N_4313
CTOOFX_DEL  ---     0.306     R16C21D.D0 to   R16C21D.OFX0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_4511
ROUTE         8     0.673   R16C21D.OFX0 to     R16C15A.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n752
CTOF_DEL    ---     0.180     R16C15A.D0 to     R16C15A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_5552
ROUTE         1     0.592     R16C15A.F0 to     R17C15C.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n57369
C0TOFCO_DE  ---     0.355     R17C15C.B0 to    R17C15C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_707
ROUTE         1     0.000    R17C15C.FCO to    R17C15D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n58092
FCITOF1_DE  ---     0.349    R17C15D.FCI to     R17C15D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_706
ROUTE         1     0.448     R17C15D.F1 to     R17C17D.D1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/atblrd_ptr_7__N_4053[5]
CTOF_DEL    ---     0.180     R17C17D.D1 to     R17C17D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1091
ROUTE         1     0.000     R17C17D.F1 to    R17C17D.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/n11_adj_10656 (to U1_CORE/s_u1_clk_125)
                  --------
                    7.027   (45.2% logic, 54.8% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1316:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R17C20B.CLK U1_CORE/s_u1_clk_125
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1091:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R17C17D.CLK U1_CORE/s_u1_clk_125
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.192ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_seq_num_i0_i2  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/atblrd_ptr__i5  (to U1_CORE/s_u1_clk_125 +)

   Delay:               7.018ns  (44.5% logic, 55.5% route), 13 logic levels.

 Constraint Details:

      7.018ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1369 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1091 meets
      8.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 8.210ns) by 1.192ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1369 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1091:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R15C22D.CLK to     R15C22D.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1369 (from U1_CORE/s_u1_clk_125)
ROUTE         1     0.764     R15C22D.Q0 to     R15C20B.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/tlp_seq_num[2]
C1TOFCO_DE  ---     0.355     R15C20B.A1 to    R15C20B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_564
ROUTE         1     0.000    R15C20B.FCO to    R15C20C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n58194
FCITOFCO_D  ---     0.056    R15C20C.FCI to    R15C20C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_563
ROUTE         1     0.000    R15C20C.FCO to    R15C20D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n58195
FCITOFCO_D  ---     0.056    R15C20D.FCI to    R15C20D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_561
ROUTE         1     0.000    R15C20D.FCO to    R15C21A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n58196
FCITOF1_DE  ---     0.349    R15C21A.FCI to     R15C21A.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_560
ROUTE         1     0.543     R15C21A.F1 to     R15C21D.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/calc1[8]
CTOF_DEL    ---     0.180     R15C21D.A1 to     R15C21D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_5320
ROUTE         1     0.273     R15C21D.F1 to     R15C21D.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/n62896
CTOF_DEL    ---     0.180     R15C21D.D0 to     R15C21D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_5320
ROUTE         2     0.320     R15C21D.F0 to     R16C21C.D1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/n14
CTOF_DEL    ---     0.180     R16C21C.D1 to     R16C21C.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_5316
ROUTE         9     0.284     R16C21C.F1 to     R16C21D.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/nak_hold_timer_N_4313
CTOOFX_DEL  ---     0.306     R16C21D.D0 to   R16C21D.OFX0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_4511
ROUTE         8     0.673   R16C21D.OFX0 to     R16C15A.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n752
CTOF_DEL    ---     0.180     R16C15A.D0 to     R16C15A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_5552
ROUTE         1     0.592     R16C15A.F0 to     R17C15C.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n57369
C0TOFCO_DE  ---     0.355     R17C15C.B0 to    R17C15C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_707
ROUTE         1     0.000    R17C15C.FCO to    R17C15D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n58092
FCITOF1_DE  ---     0.349    R17C15D.FCI to     R17C15D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_706
ROUTE         1     0.448     R17C15D.F1 to     R17C17D.D1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/atblrd_ptr_7__N_4053[5]
CTOF_DEL    ---     0.180     R17C17D.D1 to     R17C17D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1091
ROUTE         1     0.000     R17C17D.F1 to    R17C17D.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/n11_adj_10656 (to U1_CORE/s_u1_clk_125)
                  --------
                    7.018   (44.5% logic, 55.5% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1369:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R15C22D.CLK U1_CORE/s_u1_clk_125
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1091:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R17C17D.CLK U1_CORE/s_u1_clk_125
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.193ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/rtry_seq_num_i0_i2  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/atblrd_ptr__i5  (to U1_CORE/s_u1_clk_125 +)

   Delay:               7.017ns  (44.5% logic, 55.5% route), 13 logic levels.

 Constraint Details:

      7.017ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1317 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1091 meets
      8.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 8.210ns) by 1.193ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1317 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1091:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R17C20C.CLK to     R17C20C.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1317 (from U1_CORE/s_u1_clk_125)
ROUTE         1     0.763     R17C20C.Q0 to     R15C20B.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/rtry_seq_num[2]
C1TOFCO_DE  ---     0.355     R15C20B.B1 to    R15C20B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_564
ROUTE         1     0.000    R15C20B.FCO to    R15C20C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n58194
FCITOFCO_D  ---     0.056    R15C20C.FCI to    R15C20C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_563
ROUTE         1     0.000    R15C20C.FCO to    R15C20D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n58195
FCITOFCO_D  ---     0.056    R15C20D.FCI to    R15C20D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_561
ROUTE         1     0.000    R15C20D.FCO to    R15C21A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n58196
FCITOF1_DE  ---     0.349    R15C21A.FCI to     R15C21A.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_560
ROUTE         1     0.543     R15C21A.F1 to     R15C21D.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/calc1[8]
CTOF_DEL    ---     0.180     R15C21D.A1 to     R15C21D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_5320
ROUTE         1     0.273     R15C21D.F1 to     R15C21D.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/n62896
CTOF_DEL    ---     0.180     R15C21D.D0 to     R15C21D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_5320
ROUTE         2     0.320     R15C21D.F0 to     R16C21C.D1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/n14
CTOF_DEL    ---     0.180     R16C21C.D1 to     R16C21C.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_5316
ROUTE         9     0.284     R16C21C.F1 to     R16C21D.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/nak_hold_timer_N_4313
CTOOFX_DEL  ---     0.306     R16C21D.D0 to   R16C21D.OFX0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_4511
ROUTE         8     0.673   R16C21D.OFX0 to     R16C15A.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n752
CTOF_DEL    ---     0.180     R16C15A.D0 to     R16C15A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_5552
ROUTE         1     0.592     R16C15A.F0 to     R17C15C.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n57369
C0TOFCO_DE  ---     0.355     R17C15C.B0 to    R17C15C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_707
ROUTE         1     0.000    R17C15C.FCO to    R17C15D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/n58092
FCITOF1_DE  ---     0.349    R17C15D.FCI to     R17C15D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/SLICE_706
ROUTE         1     0.448     R17C15D.F1 to     R17C17D.D1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/atblrd_ptr_7__N_4053[5]
CTOF_DEL    ---     0.180     R17C17D.D1 to     R17C17D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1091
ROUTE         1     0.000     R17C17D.F1 to    R17C17D.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/n11_adj_10656 (to U1_CORE/s_u1_clk_125)
                  --------
                    7.017   (44.5% logic, 55.5% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1317:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R17C20C.CLK U1_CORE/s_u1_clk_125
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_1091:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R17C17D.CLK U1_CORE/s_u1_clk_125
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

Report:  141.683MHz is the maximum frequency for this preference.


================================================================================
Preference: BLOCK PATH FROM PORT "PERST_N" ;
            176 items scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_60  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_62

   Delay:               9.325ns  (12.3% logic, 87.7% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.970         A6.PAD to       A6.PADDI PERST_N
ROUTE        30     4.869       A6.PADDI to     R61C42B.A0 PERST_N_c
CTOF_DEL    ---     0.180     R61C42B.A0 to     R61C42B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5769
ROUTE        90     3.306     R61C42B.F0 to    R57C40A.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    9.325   (12.3% logic, 87.7% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d2[1]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d2[0]

   Delay:               9.325ns  (12.3% logic, 87.7% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.970         A6.PAD to       A6.PADDI PERST_N
ROUTE        30     4.869       A6.PADDI to     R61C42B.A0 PERST_N_c
CTOF_DEL    ---     0.180     R61C42B.A0 to     R61C42B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5769
ROUTE        90     3.306     R61C42B.F0 to    R57C40D.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    9.325   (12.3% logic, 87.7% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_36  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_38

   Delay:               9.325ns  (12.3% logic, 87.7% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.970         A6.PAD to       A6.PADDI PERST_N
ROUTE        30     4.869       A6.PADDI to     R61C42B.A0 PERST_N_c
CTOF_DEL    ---     0.180     R61C42B.A0 to     R61C42B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5769
ROUTE        90     3.306     R61C42B.F0 to    R57C39A.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    9.325   (12.3% logic, 87.7% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_34  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               9.325ns  (12.3% logic, 87.7% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.970         A6.PAD to       A6.PADDI PERST_N
ROUTE        30     4.869       A6.PADDI to     R61C42B.A0 PERST_N_c
CTOF_DEL    ---     0.180     R61C42B.A0 to     R61C42B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5769
ROUTE        90     3.306     R61C42B.F0 to    R57C39B.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    9.325   (12.3% logic, 87.7% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_56  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_58

   Delay:               9.325ns  (12.3% logic, 87.7% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.970         A6.PAD to       A6.PADDI PERST_N
ROUTE        30     4.869       A6.PADDI to     R61C42B.A0 PERST_N_c
CTOF_DEL    ---     0.180     R61C42B.A0 to     R61C42B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5769
ROUTE        90     3.306     R61C42B.F0 to    R57C40B.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    9.325   (12.3% logic, 87.7% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_41  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_43

   Delay:               9.325ns  (12.3% logic, 87.7% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.970         A6.PAD to       A6.PADDI PERST_N
ROUTE        30     4.869       A6.PADDI to     R61C42B.A0 PERST_N_c
CTOF_DEL    ---     0.180     R61C42B.A0 to     R61C42B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5769
ROUTE        90     3.306     R61C42B.F0 to    R57C39D.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    9.325   (12.3% logic, 87.7% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d2[12]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               9.272ns  (12.4% logic, 87.6% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.970         A6.PAD to       A6.PADDI PERST_N
ROUTE        30     4.869       A6.PADDI to     R61C42B.A0 PERST_N_c
CTOF_DEL    ---     0.180     R61C42B.A0 to     R61C42B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5769
ROUTE        90     3.253     R61C42B.F0 to    R57C38C.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    9.272   (12.4% logic, 87.6% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d0[12]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d1[12]

   Delay:               9.260ns  (12.4% logic, 87.6% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.970         A6.PAD to       A6.PADDI PERST_N
ROUTE        30     4.869       A6.PADDI to     R61C42B.A0 PERST_N_c
CTOF_DEL    ---     0.180     R61C42B.A0 to     R61C42B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5769
ROUTE        90     3.241     R61C42B.F0 to    R55C37D.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    9.260   (12.4% logic, 87.6% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               8.916ns  (12.9% logic, 87.1% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.970         A6.PAD to       A6.PADDI PERST_N
ROUTE        30     6.075       A6.PADDI to     R49C52A.C0 PERST_N_c
CTOF_DEL    ---     0.180     R49C52A.C0 to     R49C52A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/SLICE_6479
ROUTE        53     1.691     R49C52A.F0 to    R42C48A.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/sli_rst_wire0 (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    8.916   (12.9% logic, 87.1% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p2  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p1

   Delay:               8.916ns  (12.9% logic, 87.1% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.970         A6.PAD to       A6.PADDI PERST_N
ROUTE        30     6.075       A6.PADDI to     R49C52A.C0 PERST_N_c
CTOF_DEL    ---     0.180     R49C52A.C0 to     R49C52A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/SLICE_6479
ROUTE        53     1.691     R49C52A.F0 to    R42C48B.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/sli_rst_wire0 (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    8.916   (12.9% logic, 87.1% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_35  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               8.908ns  (12.9% logic, 87.1% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.970         A6.PAD to       A6.PADDI PERST_N
ROUTE        30     4.869       A6.PADDI to     R61C42B.A0 PERST_N_c
CTOF_DEL    ---     0.180     R61C42B.A0 to     R61C42B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5769
ROUTE        90     2.889     R61C42B.F0 to    R56C40A.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    8.908   (12.9% logic, 87.1% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_status_out[2]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               8.908ns  (12.9% logic, 87.1% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.970         A6.PAD to       A6.PADDI PERST_N
ROUTE        30     4.869       A6.PADDI to     R61C42B.A0 PERST_N_c
CTOF_DEL    ---     0.180     R61C42B.A0 to     R61C42B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5769
ROUTE        90     2.889     R61C42B.F0 to    R56C40C.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    8.908   (12.9% logic, 87.1% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_61  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_63

   Delay:               8.908ns  (12.9% logic, 87.1% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.970         A6.PAD to       A6.PADDI PERST_N
ROUTE        30     4.869       A6.PADDI to     R61C42B.A0 PERST_N_c
CTOF_DEL    ---     0.180     R61C42B.A0 to     R61C42B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5769
ROUTE        90     2.889     R61C42B.F0 to    R55C40C.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    8.908   (12.9% logic, 87.1% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_status_out[1]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_status_out[0]

   Delay:               8.908ns  (12.9% logic, 87.1% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.970         A6.PAD to       A6.PADDI PERST_N
ROUTE        30     4.869       A6.PADDI to     R61C42B.A0 PERST_N_c
CTOF_DEL    ---     0.180     R61C42B.A0 to     R61C42B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5769
ROUTE        90     2.889     R61C42B.F0 to    R56C40B.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    8.908   (12.9% logic, 87.1% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d2[7]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d2[6]

   Delay:               8.893ns  (12.9% logic, 87.1% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.970         A6.PAD to       A6.PADDI PERST_N
ROUTE        30     4.869       A6.PADDI to     R61C42B.A0 PERST_N_c
CTOF_DEL    ---     0.180     R61C42B.A0 to     R61C42B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5769
ROUTE        90     2.874     R61C42B.F0 to    R60C40C.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    8.893   (12.9% logic, 87.1% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d2[3]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d2[2]

   Delay:               8.893ns  (12.9% logic, 87.1% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.970         A6.PAD to       A6.PADDI PERST_N
ROUTE        30     4.869       A6.PADDI to     R61C42B.A0 PERST_N_c
CTOF_DEL    ---     0.180     R61C42B.A0 to     R61C42B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5769
ROUTE        90     2.874     R61C42B.F0 to    R60C40D.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    8.893   (12.9% logic, 87.1% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d2[5]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d2[4]

   Delay:               8.893ns  (12.9% logic, 87.1% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.970         A6.PAD to       A6.PADDI PERST_N
ROUTE        30     4.869       A6.PADDI to     R61C42B.A0 PERST_N_c
CTOF_DEL    ---     0.180     R61C42B.A0 to     R61C42B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5769
ROUTE        90     2.874     R61C42B.F0 to    R60C40A.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    8.893   (12.9% logic, 87.1% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_65  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_66

   Delay:               8.893ns  (12.9% logic, 87.1% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.970         A6.PAD to       A6.PADDI PERST_N
ROUTE        30     4.869       A6.PADDI to     R61C42B.A0 PERST_N_c
CTOF_DEL    ---     0.180     R61C42B.A0 to     R61C42B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5769
ROUTE        90     2.874     R61C42B.F0 to    R60C40B.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    8.893   (12.9% logic, 87.1% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_40  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_42

   Delay:               8.828ns  (13.0% logic, 87.0% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.970         A6.PAD to       A6.PADDI PERST_N
ROUTE        30     4.869       A6.PADDI to     R61C42B.A0 PERST_N_c
CTOF_DEL    ---     0.180     R61C42B.A0 to     R61C42B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5769
ROUTE        90     2.809     R61C42B.F0 to    R60C39B.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    8.828   (13.0% logic, 87.0% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_67  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_68

   Delay:               8.828ns  (13.0% logic, 87.0% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.970         A6.PAD to       A6.PADDI PERST_N
ROUTE        30     4.869       A6.PADDI to     R61C42B.A0 PERST_N_c
CTOF_DEL    ---     0.180     R61C42B.A0 to     R61C42B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5769
ROUTE        90     2.809     R61C42B.F0 to    R60C39D.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    8.828   (13.0% logic, 87.0% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_44  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_46

   Delay:               8.828ns  (13.0% logic, 87.0% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.970         A6.PAD to       A6.PADDI PERST_N
ROUTE        30     4.869       A6.PADDI to     R61C42B.A0 PERST_N_c
CTOF_DEL    ---     0.180     R61C42B.A0 to     R61C42B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5769
ROUTE        90     2.809     R61C42B.F0 to    R60C39A.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    8.828   (13.0% logic, 87.0% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_diff[0]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               8.617ns  (13.3% logic, 86.7% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.970         A6.PAD to       A6.PADDI PERST_N
ROUTE        30     6.075       A6.PADDI to     R49C52A.C0 PERST_N_c
CTOF_DEL    ---     0.180     R49C52A.C0 to     R49C52A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/SLICE_6479
ROUTE        53     1.392     R49C52A.F0 to    R40C48B.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/sli_rst_wire0 (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    8.617   (13.3% logic, 86.7% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_data_out[5]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_data_out[4]

   Delay:               8.586ns  (13.4% logic, 86.6% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.970         A6.PAD to       A6.PADDI PERST_N
ROUTE        30     4.869       A6.PADDI to     R61C42B.A0 PERST_N_c
CTOF_DEL    ---     0.180     R61C42B.A0 to     R61C42B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5769
ROUTE        90     2.567     R61C42B.F0 to    R54C41D.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    8.586   (13.4% logic, 86.6% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_skip_added  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               8.586ns  (13.4% logic, 86.6% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.970         A6.PAD to       A6.PADDI PERST_N
ROUTE        30     4.869       A6.PADDI to     R61C42B.A0 PERST_N_c
CTOF_DEL    ---     0.180     R61C42B.A0 to     R61C42B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5769
ROUTE        90     2.567     R61C42B.F0 to    R54C41A.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    8.586   (13.4% logic, 86.6% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_kcntl_out  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               8.586ns  (13.4% logic, 86.6% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.970         A6.PAD to       A6.PADDI PERST_N
ROUTE        30     4.869       A6.PADDI to     R61C42B.A0 PERST_N_c
CTOF_DEL    ---     0.180     R61C42B.A0 to     R61C42B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5769
ROUTE        90     2.567     R61C42B.F0 to    R54C41B.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    8.586   (13.4% logic, 86.6% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM CELL "*ctc_reset_chx*" ;
            43 items scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d2[1]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d2[0]

   Delay:               4.189ns  (13.7% logic, 86.3% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R61C44A.CLK to     R61C44A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3708 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.308     R61C44A.Q0 to     R61C42B.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.180     R61C42B.D0 to     R61C42B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5769
ROUTE        90     3.306     R61C42B.F0 to    R57C40D.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    4.189   (13.7% logic, 86.3% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d2[12]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               4.136ns  (13.9% logic, 86.1% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R61C44A.CLK to     R61C44A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3708 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.308     R61C44A.Q0 to     R61C42B.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.180     R61C42B.D0 to     R61C42B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5769
ROUTE        90     3.253     R61C42B.F0 to    R57C38C.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    4.136   (13.9% logic, 86.1% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d0[12]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d1[12]

   Delay:               4.124ns  (13.9% logic, 86.1% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R61C44A.CLK to     R61C44A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3708 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.308     R61C44A.Q0 to     R61C42B.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.180     R61C42B.D0 to     R61C42B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5769
ROUTE        90     3.241     R61C42B.F0 to    R55C37D.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    4.124   (13.9% logic, 86.1% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d2[7]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d2[6]

   Delay:               3.757ns  (15.3% logic, 84.7% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R61C44A.CLK to     R61C44A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3708 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.308     R61C44A.Q0 to     R61C42B.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.180     R61C42B.D0 to     R61C42B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5769
ROUTE        90     2.874     R61C42B.F0 to    R60C40C.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    3.757   (15.3% logic, 84.7% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d2[3]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d2[2]

   Delay:               3.757ns  (15.3% logic, 84.7% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R61C44A.CLK to     R61C44A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3708 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.308     R61C44A.Q0 to     R61C42B.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.180     R61C42B.D0 to     R61C42B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5769
ROUTE        90     2.874     R61C42B.F0 to    R60C40D.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    3.757   (15.3% logic, 84.7% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d2[5]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d2[4]

   Delay:               3.757ns  (15.3% logic, 84.7% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R61C44A.CLK to     R61C44A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3708 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.308     R61C44A.Q0 to     R61C42B.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.180     R61C42B.D0 to     R61C42B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5769
ROUTE        90     2.874     R61C42B.F0 to    R60C40A.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    3.757   (15.3% logic, 84.7% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_14  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_15

   Delay:               3.449ns  (16.7% logic, 83.3% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R61C44A.CLK to     R61C44A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3708 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.308     R61C44A.Q0 to     R61C42B.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.180     R61C42B.D0 to     R61C42B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5769
ROUTE        90     2.566     R61C42B.F0 to    R64C37B.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    3.449   (16.7% logic, 83.3% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_16  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_17

   Delay:               3.279ns  (17.5% logic, 82.5% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R61C44A.CLK to     R61C44A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3708 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.308     R61C44A.Q0 to     R61C42B.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.180     R61C42B.D0 to     R61C42B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5769
ROUTE        90     2.396     R61C42B.F0 to    R63C37C.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    3.279   (17.5% logic, 82.5% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_27  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_28

   Delay:               3.097ns  (18.6% logic, 81.4% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R61C44A.CLK to     R61C44A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3708 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.308     R61C44A.Q0 to     R61C42B.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.180     R61C42B.D0 to     R61C42B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5769
ROUTE        90     2.214     R61C42B.F0 to    R61C37C.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    3.097   (18.6% logic, 81.4% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_25  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_26

   Delay:               3.085ns  (18.6% logic, 81.4% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R61C44A.CLK to     R61C44A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3708 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.308     R61C44A.Q0 to     R61C42B.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.180     R61C42B.D0 to     R61C42B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5769
ROUTE        90     2.202     R61C42B.F0 to    R62C37C.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    3.085   (18.6% logic, 81.4% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_18  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_24

   Delay:               3.085ns  (18.6% logic, 81.4% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R61C44A.CLK to     R61C44A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3708 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.308     R61C44A.Q0 to     R61C42B.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.180     R61C42B.D0 to     R61C42B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5769
ROUTE        90     2.202     R61C42B.F0 to    R62C37A.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    3.085   (18.6% logic, 81.4% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d0[9]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d0[8]

   Delay:               3.027ns  (19.0% logic, 81.0% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R61C44A.CLK to     R61C44A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3708 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.308     R61C44A.Q0 to     R61C42B.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.180     R61C42B.D0 to     R61C42B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5769
ROUTE        90     2.144     R61C42B.F0 to    R66C41D.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    3.027   (19.0% logic, 81.0% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d0[1]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d0[0]

   Delay:               3.027ns  (19.0% logic, 81.0% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R61C44A.CLK to     R61C44A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3708 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.308     R61C44A.Q0 to     R61C42B.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.180     R61C42B.D0 to     R61C42B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5769
ROUTE        90     2.144     R61C42B.F0 to    R66C41A.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    3.027   (19.0% logic, 81.0% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d0[5]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d0[4]

   Delay:               3.027ns  (19.0% logic, 81.0% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R61C44A.CLK to     R61C44A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3708 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.308     R61C44A.Q0 to     R61C42B.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.180     R61C42B.D0 to     R61C42B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5769
ROUTE        90     2.144     R61C42B.F0 to    R66C41B.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    3.027   (19.0% logic, 81.0% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/in_skip_removed  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               2.915ns  (19.7% logic, 80.3% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R61C44A.CLK to     R61C44A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3708 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.308     R61C44A.Q0 to     R61C42B.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.180     R61C42B.D0 to     R61C42B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5769
ROUTE        90     2.032     R61C42B.F0 to    R62C39A.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    2.915   (19.7% logic, 80.3% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d2[11]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d2[10]

   Delay:               2.915ns  (19.7% logic, 80.3% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R61C44A.CLK to     R61C44A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3708 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.308     R61C44A.Q0 to     R61C42B.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.180     R61C42B.D0 to     R61C42B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5769
ROUTE        90     2.032     R61C42B.F0 to    R61C39A.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    2.915   (19.7% logic, 80.3% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_82  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_83

   Delay:               2.915ns  (19.7% logic, 80.3% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R61C44A.CLK to     R61C44A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3708 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.308     R61C44A.Q0 to     R61C42B.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.180     R61C42B.D0 to     R61C42B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5769
ROUTE        90     2.032     R61C42B.F0 to    R62C39B.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    2.915   (19.7% logic, 80.3% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d0[11]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d0[10]

   Delay:               2.857ns  (20.1% logic, 79.9% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R61C44A.CLK to     R61C44A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3708 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.308     R61C44A.Q0 to     R61C42B.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.180     R61C42B.D0 to     R61C42B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5769
ROUTE        90     1.974     R61C42B.F0 to    R64C41A.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    2.857   (20.1% logic, 79.9% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d1[11]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d1[10]

   Delay:               2.857ns  (20.1% logic, 79.9% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R61C44A.CLK to     R61C44A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3708 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.308     R61C44A.Q0 to     R61C42B.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.180     R61C42B.D0 to     R61C42B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5769
ROUTE        90     1.974     R61C42B.F0 to    R64C41B.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    2.857   (20.1% logic, 79.9% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/in_det_BC_1C  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               2.768ns  (20.8% logic, 79.2% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R61C44A.CLK to     R61C44A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3708 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.308     R61C44A.Q0 to     R61C42B.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.180     R61C42B.D0 to     R61C42B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5769
ROUTE        90     1.885     R61C42B.F0 to    R66C40C.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    2.768   (20.8% logic, 79.2% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d0[7]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d0[6]

   Delay:               2.768ns  (20.8% logic, 79.2% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R61C44A.CLK to     R61C44A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3708 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.308     R61C44A.Q0 to     R61C42B.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.180     R61C42B.D0 to     R61C42B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5769
ROUTE        90     1.885     R61C42B.F0 to    R66C40D.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    2.768   (20.8% logic, 79.2% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_enable  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               2.610ns  (22.0% logic, 78.0% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R61C44A.CLK to     R61C44A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3708 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.308     R61C44A.Q0 to     R61C42B.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.180     R61C42B.D0 to     R61C42B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5769
ROUTE        90     1.727     R61C42B.F0 to    R64C39D.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    2.610   (22.0% logic, 78.0% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_12  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               2.610ns  (22.0% logic, 78.0% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R61C44A.CLK to     R61C44A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3708 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.308     R61C44A.Q0 to     R61C42B.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.180     R61C42B.D0 to     R61C42B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5769
ROUTE        90     1.727     R61C42B.F0 to    R64C39A.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    2.610   (22.0% logic, 78.0% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_enable_d0  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               2.610ns  (22.0% logic, 78.0% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R61C44A.CLK to     R61C44A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3708 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.308     R61C44A.Q0 to     R61C42B.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.180     R61C42B.D0 to     R61C42B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5769
ROUTE        90     1.727     R61C42B.F0 to    R64C39B.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    2.610   (22.0% logic, 78.0% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_87  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_88

   Delay:               2.610ns  (22.0% logic, 78.0% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R61C44A.CLK to     R61C44A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3708 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.308     R61C44A.Q0 to     R61C42B.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.180     R61C42B.D0 to     R61C42B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5769
ROUTE        90     1.727     R61C42B.F0 to    R64C39C.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    2.610   (22.0% logic, 78.0% route), 2 logic levels.


================================================================================
Preference: Unconstrained: CLOCK_DOMAIN
            0 unconstrained paths found
--------------------------------------------------------------------------------


================================================================================
Preference: Unconstrained: INPUT_SETUP
            0 unconstrained paths found
--------------------------------------------------------------------------------


================================================================================
Preference: Unconstrained: CLOCK_TO_OUT
            6 unconstrained paths found
--------------------------------------------------------------------------------

Unconstrained Preference:
   CLOCK_TO_OUT PORT "LTSSM_S2" CLKNET "U1_CORE/s_u1_clk_125" 

Report:    7.362ns delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/SLICE_1040 to LTSSM_S2

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R52C57B.CLK to     R52C57B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/SLICE_1040 (from U1_CORE/s_u1_clk_125)
ROUTE        12     2.722     R52C57B.Q0 to     R36C64B.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/s_u1_ltssm_state[2]
CTOF_DEL    ---     0.180     R36C64B.A0 to     R36C64B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/SLICE_6484
ROUTE         1     2.299     R36C64B.F0 to      F18.PADDO s_u1_ltssm_state_i[2]
DOPAD_DEL   ---     1.766      F18.PADDO to        F18.PAD LTSSM_S2
                  --------
                    7.362   (31.8% logic, 68.2% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "LTSSM_S3" CLKNET "U1_CORE/s_u1_clk_125" 

Report:    6.561ns delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/SLICE_1040 to LTSSM_S3

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R52C57B.CLK to     R52C57B.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/SLICE_1040 (from U1_CORE/s_u1_clk_125)
ROUTE        11     2.092     R52C57B.Q1 to     R36C64C.C0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/s_u1_ltssm_state[3]
CTOF_DEL    ---     0.180     R36C64C.C0 to     R36C64C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/SLICE_6485
ROUTE         1     2.130     R36C64C.F0 to      F17.PADDO s_u1_ltssm_state_i[3]
DOPAD_DEL   ---     1.766      F17.PADDO to        F17.PAD LTSSM_S3
                  --------
                    6.561   (35.7% logic, 64.3% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "DL_UP" CLKNET "U1_CORE/s_u1_clk_125" 

Report:    6.538ns delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_lcmfci/SLICE_4174 to DL_UP

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R39C52C.CLK to     R39C52C.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_lcmfci/SLICE_4174 (from U1_CORE/s_u1_clk_125)
ROUTE        57     2.137     R39C52C.Q0 to     R28C52D.A0 U1_CORE/U1_PCIE/s_u1_dl_up
CTOF_DEL    ---     0.180     R28C52D.A0 to     R28C52D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/SLICE_6481
ROUTE         1     2.060     R28C52D.F0 to      E18.PADDO s_u1_dl_up_i
DOPAD_DEL   ---     1.766      E18.PADDO to        E18.PAD DL_UP
                  --------
                    6.538   (35.8% logic, 64.2% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "LTSSM_S0" CLKNET "U1_CORE/s_u1_clk_125" 

Report:    6.296ns delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/SLICE_1039 to LTSSM_S0

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R52C59B.CLK to     R52C59B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/SLICE_1039 (from U1_CORE/s_u1_clk_125)
ROUTE        13     1.362     R52C59B.Q0 to     R36C64D.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/s_u1_ltssm_state[0]
CTOF_DEL    ---     0.180     R36C64D.D0 to     R36C64D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/SLICE_6482
ROUTE         1     2.593     R36C64D.F0 to      F16.PADDO s_u1_ltssm_state_i[0]
DOPAD_DEL   ---     1.766      F16.PADDO to        F16.PAD LTSSM_S0
                  --------
                    6.296   (37.2% logic, 62.8% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "LTSSM_S1" CLKNET "U1_CORE/s_u1_clk_125" 

Report:    6.175ns delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/SLICE_1039 to LTSSM_S1

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R52C59B.CLK to     R52C59B.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/SLICE_1039 (from U1_CORE/s_u1_clk_125)
ROUTE        10     1.498     R52C59B.Q1 to     R36C64A.C0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/s_u1_ltssm_state[1]
CTOF_DEL    ---     0.180     R36C64A.C0 to     R36C64A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/SLICE_6483
ROUTE         1     2.338     R36C64A.F0 to      E17.PADDO s_u1_ltssm_state_i[1]
DOPAD_DEL   ---     1.766      E17.PADDO to        E17.PAD LTSSM_S1
                  --------
                    6.175   (37.9% logic, 62.1% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "TICK_CLK" CLKNET "U1_CORE/s_u1_clk_125" 

Report:    2.898ns delay U1_CORE/U2_RTC/SLICE_1022 to TICK_CLK

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R11C88A.CLK to     R11C88A.Q0 U1_CORE/U2_RTC/SLICE_1022 (from U1_CORE/s_u1_clk_125)
ROUTE         2     0.737     R11C88A.Q0 to      E16.PADDO TICK_CLK_c
DOPAD_DEL   ---     1.766      E16.PADDO to        E16.PAD TICK_CLK
                  --------
                    2.898   (74.6% logic, 25.4% route), 2 logic levels.


================================================================================
Preference: Unconstrained: MAXDELAY
            0 unconstrained paths found
--------------------------------------------------------------------------------

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET                           |             |             |
"U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_G|             |             |
EN1.U1_PCIE/s_u1_refclk" 100.000000 MHz |             |             |
PAR_ADJ 10.000000 ;                     |  100.000 MHz|  176.647 MHz|   6  
                                        |             |             |
FREQUENCY NET                           |             |             |
"U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_G|             |             |
EN1.U1_PCIE/x_pcie_inst/pclk"           |             |             |
250.000000 MHz PAR_ADJ 25.000000 ;      |  250.000 MHz|  312.500 MHz|   0  
                                        |             |             |
FREQUENCY NET                           |             |             |
"U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_G|             |             |
EN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_r|             |             |
x_fclk_0" 250.000000 MHz PAR_ADJ        |             |             |
25.000000 ;                             |  250.000 MHz|  370.096 MHz|   6  
                                        |             |             |
FREQUENCY NET                           |             |             |
"U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_G|             |             |
EN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_p|             |             |
clk" 250.000000 MHz PAR_ADJ 25.000000 ; |  250.000 MHz|  334.672 MHz|  14  
                                        |             |             |
FREQUENCY NET "U1_CORE/s_u1_clk_125"    |             |             |
125.000000 MHz PAR_ADJ 12.500000 ;      |  125.000 MHz|  141.683 MHz|  11  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

No clock domain analysis is done. To analyze clock domains, please remove the BLOCK INTERCLOCKDOMAIN PATHS preference.


--------------------------------------------------------------------------------
                Connections not covered by the preferences
--------------------------------------------------------------------------------

     Delay                        Element                 Net


--------------------------------------------------------------------------------


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 100772 paths, 5 nets, and 41279 connections (100.00% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.1.454
Mon Jan 03 11:34:08 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 25 -p -c -u 256 -fullname -gt -sethld -sp 8 -sphld m -o versa_ecp5_ae53.twr -gui -msgset C:/Projects/ECP5_Wishbone/work/diamond/versa_ecp5/promote.xml versa_ecp5_ae53.ncd versa_ecp5_ae53.prf 
Design file:     versa_ecp5_ae53.ncd
Preference file: versa_ecp5_ae53.prf
Device,speed:    LFE5UM-45F,m
Report level:    verbose report, limited to 25 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK INTERCLOCKDOMAIN PATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   2.500 V (Bank 2, defined by PAR)



================================================================================
Preference: FREQUENCY NET "U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk" 100.000000 MHz PAR_ADJ 10.000000 ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk1.pll_lol_p1  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk1.pll_lol_p2  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/SLICE_3581 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/SLICE_3581 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/SLICE_3581 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/SLICE_3581:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R60C67A.CLK to     R60C67A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/SLICE_3581 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE         1     0.129     R60C67A.Q0 to     R60C67A.M1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/pll_lol_p1 (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/SLICE_3581:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     0.661 EXTREF0.REFCLKO to    R60C67A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/SLICE_3581:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     0.661 EXTREF0.REFCLKO to    R60C67A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.178ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk2.genblk3.rxsdr_appd  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk2.genblk3.rxsdr_appd  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               0.297ns  (80.8% logic, 19.2% route), 2 logic levels.

 Constraint Details:

      0.297ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3628 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3628 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.178ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3628 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3628:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R43C56B.CLK to     R43C56B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3628 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE         2     0.057     R43C56B.Q0 to     R43C56B.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/rxsdr_appd_4
CTOF_DEL    ---     0.076     R43C56B.D0 to     R43C56B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3628
ROUTE         1     0.000     R43C56B.F0 to    R43C56B.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/N_44_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    0.297   (80.8% logic, 19.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3628:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     0.661 EXTREF0.REFCLKO to    R43C56B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3628:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     0.661 EXTREF0.REFCLKO to    R43C56B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.179ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/rtc_ctrl  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/rtc_ctrl  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               0.298ns  (80.5% logic, 19.5% route), 2 logic levels.

 Constraint Details:

      0.298ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3687 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3687 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.179ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3687 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3687:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R45C49A.CLK to     R45C49A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3687 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE         8     0.058     R45C49A.Q0 to     R45C49A.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/rtc_ctrl
CTOF_DEL    ---     0.076     R45C49A.D0 to     R45C49A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3687
ROUTE         1     0.000     R45C49A.F0 to    R45C49A.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/N_8047_0 (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    0.298   (80.5% logic, 19.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3687:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     0.661 EXTREF0.REFCLKO to    R45C49A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3687:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     0.661 EXTREF0.REFCLKO to    R45C49A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.179ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm[0]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm[0]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               0.298ns  (80.5% logic, 19.5% route), 2 logic levels.

 Constraint Details:

      0.298ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3660 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3660 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.179ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3660 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3660:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R65C33A.CLK to     R65C33A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3660 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE         4     0.058     R65C33A.Q0 to     R65C33A.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm_1[0]
CTOF_DEL    ---     0.076     R65C33A.D0 to     R65C33A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3660
ROUTE         1     0.000     R65C33A.F0 to    R65C33A.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm_21[0] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    0.298   (80.5% logic, 19.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3660:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     0.661 EXTREF0.REFCLKO to    R65C33A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3660:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     0.661 EXTREF0.REFCLKO to    R65C33A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.192ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk2.genblk3.lfor[0].rxsr_appd[0]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk2.genblk3.lfor[0].rxsr_appd[0]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               0.311ns  (77.2% logic, 22.8% route), 2 logic levels.

 Constraint Details:

      0.311ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3629 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3629 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.192ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3629 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3629:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R44C56D.CLK to     R44C56D.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3629 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE         2     0.071     R44C56D.Q0 to     R44C56D.C0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/rxsr_appd[0]
CTOF_DEL    ---     0.076     R44C56D.C0 to     R44C56D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3629
ROUTE         1     0.000     R44C56D.F0 to    R44C56D.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/N_8043_0 (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    0.311   (77.2% logic, 22.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3629:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     0.661 EXTREF0.REFCLKO to    R44C56D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3629:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     0.661 EXTREF0.REFCLKO to    R44C56D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.195ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/rhb_sync_p1  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/rhb_sync_p2  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               0.313ns  (52.4% logic, 47.6% route), 1 logic levels.

 Constraint Details:

      0.313ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3685 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3685 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.195ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3685 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3685:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R49C53B.CLK to     R49C53B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3685 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE         3     0.149     R49C53B.Q0 to     R49C53B.M1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/rhb_sync_p1 (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    0.313   (52.4% logic, 47.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3685:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     0.661 EXTREF0.REFCLKO to    R49C53B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3685:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     0.661 EXTREF0.REFCLKO to    R49C53B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.214ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk1.txp_cnt[0]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk1.txp_cnt[0]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               0.333ns  (78.7% logic, 21.3% route), 2 logic levels.

 Constraint Details:

      0.333ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3630 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3630 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.214ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3630 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3630:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R61C70D.CLK to     R61C70D.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3630 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE         4     0.071     R61C70D.Q0 to     R61C70D.C0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/txp_cnt[0]
CTOOFX_DEL  ---     0.098     R61C70D.C0 to   R61C70D.OFX0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3630
ROUTE         1     0.000   R61C70D.OFX0 to    R61C70D.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/N_28_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    0.333   (78.7% logic, 21.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3630:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     0.661 EXTREF0.REFCLKO to    R61C70D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3630:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     0.661 EXTREF0.REFCLKO to    R61C70D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.216ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk1.plol0_cnt[2]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk1.plol0_cnt[2]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               0.335ns  (78.2% logic, 21.8% route), 2 logic levels.

 Constraint Details:

      0.335ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3585 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3585 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.216ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3585 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3585:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R62C70C.CLK to     R62C70C.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3585 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE         8     0.073     R62C70C.Q0 to     R62C70C.C0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/plol0_cnt[2]
CTOOFX_DEL  ---     0.098     R62C70C.C0 to   R62C70C.OFX0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3585
ROUTE         1     0.000   R62C70C.OFX0 to    R62C70C.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/plol0_cnt_3[2] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    0.335   (78.2% logic, 21.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3585:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     0.661 EXTREF0.REFCLKO to    R62C70C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3585:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     0.661 EXTREF0.REFCLKO to    R62C70C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.216ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk1.plol0_cnt[0]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk1.plol0_cnt[0]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               0.335ns  (78.2% logic, 21.8% route), 2 logic levels.

 Constraint Details:

      0.335ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3583 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3583 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.216ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3583 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3583:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R62C70D.CLK to     R62C70D.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3583 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE         9     0.073     R62C70D.Q0 to     R62C70D.C0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/plol0_cnt[0]
CTOOFX_DEL  ---     0.098     R62C70D.C0 to   R62C70D.OFX0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3583
ROUTE         1     0.000   R62C70D.OFX0 to    R62C70D.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/plol0_cnt_3[0] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    0.335   (78.2% logic, 21.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3583:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     0.661 EXTREF0.REFCLKO to    R62C70D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3583:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     0.661 EXTREF0.REFCLKO to    R62C70D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.233ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/rtc_ctrl  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/rtc_pul  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3687 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3688 meets
      0.060ns CE_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.060ns) by 0.233ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3687 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3688:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R45C49A.CLK to     R45C49A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3687 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE         8     0.129     R45C49A.Q0 to     R45C49C.CE U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/rtc_ctrl (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3687:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     0.661 EXTREF0.REFCLKO to    R45C49A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3688:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     0.661 EXTREF0.REFCLKO to    R45C49C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.245ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/rhb_sync_p2  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/rstat_pclk  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               0.364ns  (65.7% logic, 34.3% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3685 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3686 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.245ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3685 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3686:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R49C53B.CLK to     R49C53B.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3685 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE         2     0.125     R49C53B.Q1 to     R49C53D.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/rhb_sync_p2
CTOF_DEL    ---     0.076     R49C53D.D0 to     R49C53D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3686
ROUTE         1     0.000     R49C53D.F0 to    R49C53D.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/rstat_pclk_2 (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    0.364   (65.7% logic, 34.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3685:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     0.661 EXTREF0.REFCLKO to    R49C53B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3686:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     0.661 EXTREF0.REFCLKO to    R49C53D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.247ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk1.pll_lol_p2  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk1.plol_cnt[0]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               0.366ns  (65.3% logic, 34.7% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/SLICE_3581 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3586 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.247ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/SLICE_3581 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3586:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R60C67A.CLK to     R60C67A.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/SLICE_3581 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE        27     0.127     R60C67A.Q1 to     R60C67C.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/pll_lol_p2
CTOF_DEL    ---     0.076     R60C67C.D0 to     R60C67C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3586
ROUTE         1     0.000     R60C67C.F0 to    R60C67C.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/plol_cnt_lm[0] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    0.366   (65.3% logic, 34.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/SLICE_3581:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     0.661 EXTREF0.REFCLKO to    R60C67A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3586:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     0.661 EXTREF0.REFCLKO to    R60C67C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.247ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm[7]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm[7]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               0.366ns  (65.3% logic, 34.7% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3663 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3663 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.247ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3663 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3663:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R64C34C.CLK to     R64C34C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3663 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE         4     0.127     R64C34C.Q1 to     R64C34C.D1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm_1[7]
CTOF_DEL    ---     0.076     R64C34C.D1 to     R64C34C.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3663
ROUTE         1     0.000     R64C34C.F1 to    R64C34C.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm_21[7] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    0.366   (65.3% logic, 34.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3663:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     0.661 EXTREF0.REFCLKO to    R64C34C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3663:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     0.661 EXTREF0.REFCLKO to    R64C34C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.259ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/sll_state[1]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pll_lock  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               0.377ns  (43.5% logic, 56.5% route), 1 logic levels.

 Constraint Details:

      0.377ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3690 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3679 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.259ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3690 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3679:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R43C50B.CLK to     R43C50B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3690 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE         2     0.213     R43C50B.Q0 to     R44C50C.M0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/sll_state[1] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    0.377   (43.5% logic, 56.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3690:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     0.661 EXTREF0.REFCLKO to    R43C50B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3679:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     0.661 EXTREF0.REFCLKO to    R44C50C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.261ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm[7]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_serdes_rst  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               0.380ns  (62.9% logic, 37.1% route), 2 logic levels.

 Constraint Details:

      0.380ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3663 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3636 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.261ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3663 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3636:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R64C34C.CLK to     R64C34C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3663 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE         4     0.141     R64C34C.Q1 to     R64C34B.C0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm_1[7]
CTOF_DEL    ---     0.076     R64C34B.C0 to     R64C34B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3636
ROUTE         1     0.000     R64C34B.F0 to    R64C34B.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/N_36_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    0.380   (62.9% logic, 37.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3663:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     0.661 EXTREF0.REFCLKO to    R64C34C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3636:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     0.661 EXTREF0.REFCLKO to    R64C34B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.261ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk1.txs_rst  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk1.plol_cnt[17]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               0.380ns  (63.2% logic, 36.8% route), 2 logic levels.

 Constraint Details:

      0.380ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3638 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3594 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.261ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3638 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3594:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R62C68B.CLK to     R62C68B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3638 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE        23     0.140     R62C68B.Q0 to     R62C69C.D1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_tx_serdes_rst_c
CTOF_DEL    ---     0.076     R62C69C.D1 to     R62C69C.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3594
ROUTE         1     0.000     R62C69C.F1 to    R62C69C.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/plol_cnt_lm[17] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    0.380   (63.2% logic, 36.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3638:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     0.661 EXTREF0.REFCLKO to    R62C68B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3594:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     0.661 EXTREF0.REFCLKO to    R62C69C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.264ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk1.plol0_cnt[1]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk1.txp_rst  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               0.383ns  (62.7% logic, 37.3% route), 2 logic levels.

 Constraint Details:

      0.383ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3584 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3637 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.264ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3584 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3637:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R62C70B.CLK to     R62C70B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3584 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE         9     0.141     R62C70B.Q0 to     R61C70B.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/plol0_cnt[1]
CTOF_DEL    ---     0.076     R61C70B.D0 to     R61C70B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3637
ROUTE         2     0.002     R61C70B.F0 to    R61C70B.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/un10_plol0_cnt_tc (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    0.383   (62.7% logic, 37.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3584:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     0.661 EXTREF0.REFCLKO to    R62C70B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3637:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     0.661 EXTREF0.REFCLKO to    R61C70B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.271ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk1.plol0_cnt[1]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk1.plol0_cnt[1]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               0.390ns  (61.5% logic, 38.5% route), 2 logic levels.

 Constraint Details:

      0.390ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3584 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3584 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.271ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3584 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3584:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R62C70B.CLK to     R62C70B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3584 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE         9     0.150     R62C70B.Q0 to     R62C70B.C0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/plol0_cnt[1]
CTOF_DEL    ---     0.076     R62C70B.C0 to     R62C70B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3584
ROUTE         1     0.000     R62C70B.F0 to    R62C70B.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/plol0_cnt_3[1] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    0.390   (61.5% logic, 38.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3584:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     0.661 EXTREF0.REFCLKO to    R62C70B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3584:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     0.661 EXTREF0.REFCLKO to    R62C70B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.272ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk2.rxs_rst  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk2.rxs_cnt[1]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               0.391ns  (61.4% logic, 38.6% route), 2 logic levels.

 Constraint Details:

      0.391ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3627 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3626 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.272ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3627 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3626:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R48C59D.CLK to     R48C59D.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3627 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE        30     0.151     R48C59D.Q0 to     R48C60B.D1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/rxs_rst
CTOF_DEL    ---     0.076     R48C60B.D1 to     R48C60B.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3626
ROUTE         1     0.000     R48C60B.F1 to    R48C60B.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/N_34_i_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    0.391   (61.4% logic, 38.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3627:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     0.661 EXTREF0.REFCLKO to    R48C59D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3626:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     0.661 EXTREF0.REFCLKO to    R48C60B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.272ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk2.rxs_rst  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk2.rxs_cnt[0]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               0.391ns  (61.4% logic, 38.6% route), 2 logic levels.

 Constraint Details:

      0.391ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3627 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3626 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.272ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3627 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3626:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R48C59D.CLK to     R48C59D.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3627 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE        30     0.151     R48C59D.Q0 to     R48C60B.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/rxs_rst
CTOF_DEL    ---     0.076     R48C60B.D0 to     R48C60B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3626
ROUTE         1     0.000     R48C60B.F0 to    R48C60B.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/N_31_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    0.391   (61.4% logic, 38.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3627:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     0.661 EXTREF0.REFCLKO to    R48C59D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3626:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     0.661 EXTREF0.REFCLKO to    R48C60B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.274ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk2.rlols_p1  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk2.rlols_p2  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               0.392ns  (41.8% logic, 58.2% route), 1 logic levels.

 Constraint Details:

      0.392ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3616 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3616 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.274ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3616 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3616:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R43C56D.CLK to     R43C56D.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3616 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE         1     0.228     R43C56D.Q0 to     R43C56D.M1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/rlols_p1 (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    0.392   (41.8% logic, 58.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3616:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     0.661 EXTREF0.REFCLKO to    R43C56D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3616:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     0.661 EXTREF0.REFCLKO to    R43C56D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.274ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/rhb_sync  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/rhb_sync_p1  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               0.392ns  (41.8% logic, 58.2% route), 1 logic levels.

 Constraint Details:

      0.392ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3684 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3685 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.274ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3684 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3685:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R49C53A.CLK to     R49C53A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3684 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE         1     0.228     R49C53A.Q0 to     R49C53B.M0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/rhb_sync (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    0.392   (41.8% logic, 58.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3684:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     0.661 EXTREF0.REFCLKO to    R49C53A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3685:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     0.661 EXTREF0.REFCLKO to    R49C53B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.276ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/rcount[14]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/rcount[14]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               0.395ns  (60.5% logic, 39.5% route), 2 logic levels.

 Constraint Details:

      0.395ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_250 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_250 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.276ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_250 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_250:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R45C51D.CLK to     R45C51D.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_250 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE         3     0.156     R45C51D.Q1 to     R45C51D.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/rcount[14]
CTOF_DEL    ---     0.076     R45C51D.A1 to     R45C51D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_250
ROUTE         1     0.000     R45C51D.F1 to    R45C51D.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/rcount_s[14] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    0.395   (60.5% logic, 39.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_250:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     0.661 EXTREF0.REFCLKO to    R45C51D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_250:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     0.661 EXTREF0.REFCLKO to    R45C51D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.276ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/rcount[6]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/rcount[6]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               0.395ns  (60.5% logic, 39.5% route), 2 logic levels.

 Constraint Details:

      0.395ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_246 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_246 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.276ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_246 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_246:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R45C50D.CLK to     R45C50D.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_246 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE         3     0.156     R45C50D.Q1 to     R45C50D.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/rcount[6]
CTOF_DEL    ---     0.076     R45C50D.A1 to     R45C50D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_246
ROUTE         1     0.000     R45C50D.F1 to    R45C50D.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/rcount_s[6] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    0.395   (60.5% logic, 39.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_246:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     0.661 EXTREF0.REFCLKO to    R45C50D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_246:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     0.661 EXTREF0.REFCLKO to    R45C50D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.276ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/rcount[12]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/rcount[12]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               0.395ns  (60.5% logic, 39.5% route), 2 logic levels.

 Constraint Details:

      0.395ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_249 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_249 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.276ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_249 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_249:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R45C51C.CLK to     R45C51C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_249 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE         3     0.156     R45C51C.Q1 to     R45C51C.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/rcount[12]
CTOF_DEL    ---     0.076     R45C51C.A1 to     R45C51C.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_249
ROUTE         1     0.000     R45C51C.F1 to    R45C51C.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/rcount_s[12] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    0.395   (60.5% logic, 39.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_249:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     0.661 EXTREF0.REFCLKO to    R45C51C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_249:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     0.661 EXTREF0.REFCLKO to    R45C51C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY NET "U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk" 250.000000 MHz PAR_ADJ 25.000000 ;
            1837 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxelec_ctc_delay_chx[7]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxelec_ctc_delay_chx[8]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3716 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3717 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3716 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3717:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R65C66A.CLK to     R65C66A.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3716 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE         1     0.129     R65C66A.Q1 to     R65C66B.M0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxelec_ctc_delay_chx[7] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3716:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     0.601 PCSCLKDIV0.CDIV1 to    R65C66A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3717:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     0.601 PCSCLKDIV0.CDIV1 to    R65C66B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_txrc/rd_pntr_FSM_i0_i0  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_txrc/rd_pntr_FSM_i0_i1  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_txrc/SLICE_2746 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_txrc/SLICE_2746 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_txrc/SLICE_2746 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_txrc/SLICE_2746:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R43C66B.CLK to     R43C66B.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_txrc/SLICE_2746 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE         1     0.129     R43C66B.Q1 to     R43C66B.M0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_txrc/n3378 (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_txrc/SLICE_2746:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     0.601 PCSCLKDIV0.CDIV1 to    R43C66B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_txrc/SLICE_2746:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     0.601 PCSCLKDIV0.CDIV1 to    R43C66B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/asb_err_reg2_82  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/asb_err_reg3_83  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2605 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2606 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2605 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2606:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R49C42B.CLK to     R49C42B.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2605 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE         1     0.129     R49C42B.Q1 to     R49C42A.M0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/asb_err_reg2 (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2605:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     0.601 PCSCLKDIV0.CDIV1 to    R49C42B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2606:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     0.601 PCSCLKDIV0.CDIV1 to    R49C42A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_pipe/u1_sync1s/f_reg2_i1  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_pipe/u1_sync1s/f_reg3_i1  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_pipe/u1_sync1s/SLICE_2803 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_pipe/u1_sync1s/SLICE_2804 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_pipe/u1_sync1s/SLICE_2803 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_pipe/u1_sync1s/SLICE_2804:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R52C47D.CLK to     R52C47D.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_pipe/u1_sync1s/SLICE_2803 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE         1     0.129     R52C47D.Q1 to     R52C47C.M1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_pipe/u1_sync1s/f_reg2[1] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_pipe/u1_sync1s/SLICE_2803:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     0.601 PCSCLKDIV0.CDIV1 to    R52C47D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_pipe/u1_sync1s/SLICE_2804:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     0.601 PCSCLKDIV0.CDIV1 to    R52C47C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/asb_lane_sync_reg2_94  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/asb_lane_sync_reg3_95  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2608 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2609 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2608 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2609:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R50C42A.CLK to     R50C42A.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2608 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE         1     0.129     R50C42A.Q1 to     R50C42C.M0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/asb_lane_sync_reg2 (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2608:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     0.601 PCSCLKDIV0.CDIV1 to    R50C42A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2609:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     0.601 PCSCLKDIV0.CDIV1 to    R50C42C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxelec_ctc_delay_chx[2]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxelec_ctc_delay_chx[3]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3714 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3714 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3714 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3714:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R66C60D.CLK to     R66C60D.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3714 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE         1     0.129     R66C60D.Q0 to     R66C60D.M1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxelec_ctc_delay_chx[2] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3714:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     0.601 PCSCLKDIV0.CDIV1 to    R66C60D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3714:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     0.601 PCSCLKDIV0.CDIV1 to    R66C60D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxelec_ctc_delay_chx[12]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxelec_ctc_delay_chx[13]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3719 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3719 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3719 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3719:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R66C66B.CLK to     R66C66B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3719 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE         1     0.129     R66C66B.Q0 to     R66C66B.M1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxelec_ctc_delay_chx[12] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3719:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     0.601 PCSCLKDIV0.CDIV1 to    R66C66B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3719:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     0.601 PCSCLKDIV0.CDIV1 to    R66C66B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/start_mask_sync  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/start_mask_fclk  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3736 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3736 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3736 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3736:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R20C49B.CLK to     R20C49B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3736 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE         1     0.129     R20C49B.Q0 to     R20C49B.M1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/start_mask_sync (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3736:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     0.601 PCSCLKDIV0.CDIV1 to    R20C49B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3736:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     0.601 PCSCLKDIV0.CDIV1 to    R20C49B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/asb_lane_sync_reg1_93  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/asb_lane_sync_reg2_94  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2608 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2608 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2608 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2608:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R50C42A.CLK to     R50C42A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2608 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE         1     0.129     R50C42A.Q0 to     R50C42A.M1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/asb_lane_sync_reg1 (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2608:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     0.601 PCSCLKDIV0.CDIV1 to    R50C42A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2608:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     0.601 PCSCLKDIV0.CDIV1 to    R50C42A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_descram/scram_disable_f0_85  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_descram/scram_disable_f1_86  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_descram/SLICE_2658 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_descram/SLICE_2658 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_descram/SLICE_2658 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_descram/SLICE_2658:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R45C46D.CLK to     R45C46D.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_descram/SLICE_2658 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE         1     0.129     R45C46D.Q0 to     R45C46D.M1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_descram/scram_disable_f0 (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_descram/SLICE_2658:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     0.601 PCSCLKDIV0.CDIV1 to    R45C46D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_descram/SLICE_2658:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     0.601 PCSCLKDIV0.CDIV1 to    R45C46D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/PLOL_sync  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/PLOL_pclk  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3537 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3537 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3537 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3537:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R51C47C.CLK to     R51C47C.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3537 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE         1     0.129     R51C47C.Q0 to     R51C47C.M1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/PLOL_sync (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3537:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     0.601 PCSCLKDIV0.CDIV1 to    R51C47C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3537:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     0.601 PCSCLKDIV0.CDIV1 to    R51C47C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxelec_ctc_delay_chx[16]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxelec_ctc_delay_chx[17]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3721 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3721 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3721 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3721:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R64C63D.CLK to     R64C63D.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3721 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE         1     0.129     R64C63D.Q0 to     R64C63D.M1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxelec_ctc_delay_chx[16] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3721:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     0.601 PCSCLKDIV0.CDIV1 to    R64C63D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3721:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     0.601 PCSCLKDIV0.CDIV1 to    R64C63D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/asb_err_reg3_83  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/asb_err_reg4_84  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2606 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2606 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2606 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2606:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R49C42A.CLK to     R49C42A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2606 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE         1     0.129     R49C42A.Q0 to     R49C42A.M1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/asb_err_reg3 (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2606:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     0.601 PCSCLKDIV0.CDIV1 to    R49C42A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2606:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     0.601 PCSCLKDIV0.CDIV1 to    R49C42A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/drate_f2_66  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/drate_f3_67  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2613 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2613 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2613 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2613:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R52C60A.CLK to     R52C60A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2613 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE         1     0.129     R52C60A.Q0 to     R52C60A.M1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/drate_f2 (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2613:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     0.601 PCSCLKDIV0.CDIV1 to    R52C60A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2613:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     0.601 PCSCLKDIV0.CDIV1 to    R52C60A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxelec_ctc_delay_chx[8]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxelec_ctc_delay_chx[9]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3717 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3717 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3717 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3717:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R65C66B.CLK to     R65C66B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3717 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE         1     0.129     R65C66B.Q0 to     R65C66B.M1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxelec_ctc_delay_chx[8] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3717:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     0.601 PCSCLKDIV0.CDIV1 to    R65C66B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3717:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     0.601 PCSCLKDIV0.CDIV1 to    R65C66B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/fndisp_8_reg_62  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/ltssm_fndisp_8_63  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2616 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2616 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2616 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2616:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R68C59D.CLK to     R68C59D.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2616 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE         1     0.129     R68C59D.Q0 to     R68C59D.M1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/fndisp_8_reg (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2616:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     0.601 PCSCLKDIV0.CDIV1 to    R68C59D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2616:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     0.601 PCSCLKDIV0.CDIV1 to    R68C59D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_txrc/drate_f0_52  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_txrc/drate_f1_53  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_txrc/SLICE_2743 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_txrc/SLICE_2743 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_txrc/SLICE_2743 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_txrc/SLICE_2743:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R45C63B.CLK to     R45C63B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_txrc/SLICE_2743 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE         1     0.129     R45C63B.Q0 to     R45C63B.M1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_txrc/drate_f0 (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_txrc/SLICE_2743:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     0.601 PCSCLKDIV0.CDIV1 to    R45C63B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_txrc/SLICE_2743:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     0.601 PCSCLKDIV0.CDIV1 to    R45C63B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/core_rstn_1  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/core_rstn_2  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3560 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3560 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3560 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3560:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R45C45C.CLK to     R45C45C.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3560 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE         1     0.129     R45C45C.Q0 to     R45C45C.M1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/core_rstn_1 (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3560:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     0.601 PCSCLKDIV0.CDIV1 to    R45C45C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3560:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     0.601 PCSCLKDIV0.CDIV1 to    R45C45C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/asb_lane_sync_reg3_95  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/asb_lane_sync_reg4_96  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2609 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2609 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2609 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2609:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R50C42C.CLK to     R50C42C.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2609 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE         1     0.129     R50C42C.Q0 to     R50C42C.M1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/asb_lane_sync_reg3 (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2609:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     0.601 PCSCLKDIV0.CDIV1 to    R50C42C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2609:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     0.601 PCSCLKDIV0.CDIV1 to    R50C42C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxelec_ctc_delay_chx[0]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxelec_ctc_delay_chx[1]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3713 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3713 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3713 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3713:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R66C57C.CLK to     R66C57C.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3713 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE         1     0.129     R66C57C.Q0 to     R66C57C.M1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxelec_ctc_delay_chx[0] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3713:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     0.601 PCSCLKDIV0.CDIV1 to    R66C57C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3713:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     0.601 PCSCLKDIV0.CDIV1 to    R66C57C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/drate_f0_64  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/drate_f1_65  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2612 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2612 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2612 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2612:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R51C60A.CLK to     R51C60A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2612 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE         1     0.129     R51C60A.Q0 to     R51C60A.M1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/drate_f0 (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2612:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     0.601 PCSCLKDIV0.CDIV1 to    R51C60A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2612:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     0.601 PCSCLKDIV0.CDIV1 to    R51C60A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/asb_kcntl_reg1_78  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/asb_kcntl_reg2_80  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2607 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2607 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2607 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2607:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R47C44D.CLK to     R47C44D.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2607 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE         1     0.129     R47C44D.Q0 to     R47C44D.M1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/asb_kcntl_reg1 (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2607:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     0.601 PCSCLKDIV0.CDIV1 to    R47C44D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2607:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     0.601 PCSCLKDIV0.CDIV1 to    R47C44D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/asb_eidle_rx_reg3_87  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/asb_eidle_rx_reg4_88  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2604 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2604 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2604 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2604:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R49C41C.CLK to     R49C41C.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2604 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE         1     0.129     R49C41C.Q0 to     R49C41C.M1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/asb_eidle_rx_reg3 (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2604:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     0.601 PCSCLKDIV0.CDIV1 to    R49C41C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2604:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     0.601 PCSCLKDIV0.CDIV1 to    R49C41C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/drate_f0_55  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/drate_f1_56  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/SLICE_2665 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/SLICE_2665 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/SLICE_2665 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/SLICE_2665:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R47C44B.CLK to     R47C44B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/SLICE_2665 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE         1     0.129     R47C44B.Q0 to     R47C44B.M1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/drate_f0 (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/SLICE_2665:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     0.601 PCSCLKDIV0.CDIV1 to    R47C44B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/SLICE_2665:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     0.601 PCSCLKDIV0.CDIV1 to    R47C44B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_pipe/u1_sync1s/f_reg2_i0  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_pipe/u1_sync1s/f_reg3_i0  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_pipe/u1_sync1s/SLICE_2803 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_pipe/u1_sync1s/SLICE_2804 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_pipe/u1_sync1s/SLICE_2803 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_pipe/u1_sync1s/SLICE_2804:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R52C47D.CLK to     R52C47D.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_pipe/u1_sync1s/SLICE_2803 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE         1     0.129     R52C47D.Q0 to     R52C47C.M0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_pipe/u1_sync1s/f_reg2[0] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_pipe/u1_sync1s/SLICE_2803:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     0.601 PCSCLKDIV0.CDIV1 to    R52C47D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_pipe/u1_sync1s/SLICE_2804:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       270     0.601 PCSCLKDIV0.CDIV1 to    R52C47C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY NET "U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0" 250.000000 MHz PAR_ADJ 25.000000 ;
            304 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d0[12]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d1[12]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/SLICE_3788 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/SLICE_3788 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/SLICE_3788 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/SLICE_3788:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R55C37D.CLK to     R55C37D.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/SLICE_3788 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.129     R55C37D.Q1 to     R55C37D.M0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d0[12] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/SLICE_3788:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R55C37D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/SLICE_3788:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R55C37D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxvalid_delay_chx[19]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxvalid_delay_chx[20]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3733 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3734 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3733 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3734:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R55C36B.CLK to     R55C36B.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3733 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.129     R55C36B.Q1 to     R55C36C.M0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxvalid_delay_chx[19] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3733:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R55C36B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3734:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R55C36C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d0[11]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d1[11]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/SLICE_3780 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/SLICE_3787 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/SLICE_3780 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/SLICE_3787:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R64C41A.CLK to     R64C41A.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/SLICE_3780 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.129     R64C41A.Q1 to     R64C41B.M1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d0[11] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/SLICE_3780:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R64C41A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/SLICE_3787:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R64C41B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d1[9]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d2[9]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/SLICE_3786 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/SLICE_3793 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/SLICE_3786 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/SLICE_3793:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R66C39D.CLK to     R66C39D.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/SLICE_3786 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.129     R66C39D.Q1 to     R66C39C.M1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d1[9] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/SLICE_3786:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R66C39D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/SLICE_3793:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R66C39C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxvalid_delay_chx[0]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxvalid_delay_chx[1]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3724 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3724 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3724 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3724:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R61C42C.CLK to     R61C42C.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3724 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.129     R61C42C.Q0 to     R61C42C.M1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxvalid_delay_chx[0] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3724:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R61C42C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3724:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R61C42C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxvalid_delay_chx[14]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxvalid_delay_chx[15]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3731 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3731 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3731 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3731:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R53C36D.CLK to     R53C36D.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3731 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.129     R53C36D.Q0 to     R53C36D.M1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxvalid_delay_chx[14] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3731:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R53C36D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3731:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R53C36D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxvalid_delay_chx[18]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxvalid_delay_chx[19]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3733 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3733 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3733 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3733:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R55C36B.CLK to     R55C36B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3733 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.129     R55C36B.Q0 to     R55C36B.M1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxvalid_delay_chx[18] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3733:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R55C36B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3733:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R55C36B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ei_ctc_chx_sync  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ei_ctc_chx  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3710 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3710 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3710 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3710:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R61C46B.CLK to     R61C46B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3710 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.129     R61C46B.Q0 to     R61C46B.M1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ei_ctc_chx_sync (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3710:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R61C46B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3710:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R61C46B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxvalid_delay_chx[10]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxvalid_delay_chx[11]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3729 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3729 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3729 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3729:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R56C37B.CLK to     R56C37B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3729 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.129     R56C37B.Q0 to     R56C37B.M1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxvalid_delay_chx[10] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3729:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R56C37B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3729:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R56C37B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxvalid_delay_chx[4]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxvalid_delay_chx[5]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3726 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3726 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3726 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3726:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R60C38B.CLK to     R60C38B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3726 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.129     R60C38B.Q0 to     R60C38B.M1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxvalid_delay_chx[4] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3726:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R60C38B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3726:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R60C38B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/sync1_RxPolarity  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/sync2_RxPolarity  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3737 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3737 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3737 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3737:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R66C48D.CLK to     R66C48D.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3737 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.129     R66C48D.Q0 to     R66C48D.M1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/sync1_RxPolarity (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3737:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R66C48D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3737:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R66C48D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxvalid_delay_chx[12]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxvalid_delay_chx[13]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3730 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3730 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3730 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3730:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R53C36B.CLK to     R53C36B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3730 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.129     R53C36B.Q0 to     R53C36B.M1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxvalid_delay_chx[12] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3730:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R53C36B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3730:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R53C36B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d0[10]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d1[10]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/SLICE_3780 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/SLICE_3787 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/SLICE_3780 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/SLICE_3787:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R64C41A.CLK to     R64C41A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/SLICE_3780 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.129     R64C41A.Q0 to     R64C41B.M0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d0[10] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/SLICE_3780:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R64C41A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/SLICE_3787:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R64C41B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxvalid_delay_chx[8]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxvalid_delay_chx[9]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3728 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3728 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3728 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3728:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R56C37C.CLK to     R56C37C.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3728 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.129     R56C37C.Q0 to     R56C37C.M1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxvalid_delay_chx[8] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3728:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R56C37C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3728:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R56C37C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxvalid_delay_chx[20]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/RxValid_chx_reg  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3734 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3734 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3734 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3734:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R55C36C.CLK to     R55C36C.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3734 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.129     R55C36C.Q0 to     R55C36C.M1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxvalid_delay_chx[20] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3734:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R55C36C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3734:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R55C36C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxvalid_delay_chx[2]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxvalid_delay_chx[3]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3725 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3725 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3725 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3725:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R60C41C.CLK to     R60C41C.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3725 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.129     R60C41C.Q0 to     R60C41C.M1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxvalid_delay_chx[2] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3725:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R60C41C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3725:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R60C41C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/pcs_wait_done_chx_sync  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/pcs_wait_done_chx  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3712 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3712 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3712 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3712:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R60C44D.CLK to     R60C44D.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3712 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.129     R60C44D.Q0 to     R60C44D.M1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/pcs_wait_done_chx_sync (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3712:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R60C44D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3712:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R60C44D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_enable  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_enable_d0  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/SLICE_3796 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/SLICE_5765 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/SLICE_3796 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/SLICE_5765:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R64C39D.CLK to     R64C39D.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/SLICE_3796 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.129     R64C39D.Q0 to     R64C39B.M0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_enable (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/SLICE_3796:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R64C39D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/SLICE_5765:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R64C39B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.183ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d2[10]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_1/RAM1  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_1/RAM1

   Delay:               0.297ns  (55.2% logic, 44.8% route), 2 logic levels.

 Constraint Details:

      0.297ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/SLICE_3794 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_1 meets
      0.114ns WD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.114ns) by 0.183ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/SLICE_3794 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R61C39A.CLK to     R61C39A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/SLICE_3794 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.133     R61C39A.Q0 to     R60C39C.D1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d2[10]
ZERO_DEL    ---     0.000     R60C39C.D1 to   R60C39C.WDO2 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_1.51
ROUTE         1     0.000   R60C39C.WDO2 to    R60C39B.WD0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_1/WD2_INT (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    0.297   (55.2% logic, 44.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/SLICE_3794:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R61C39A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R60C39B.WCK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.190ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxvalid_delay_chx[7]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxvalid_delay_chx[8]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               0.308ns  (52.9% logic, 47.1% route), 1 logic levels.

 Constraint Details:

      0.308ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3727 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3728 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.190ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3727 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3728:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R56C37D.CLK to     R56C37D.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3727 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.145     R56C37D.Q1 to     R56C37C.M0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxvalid_delay_chx[7] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    0.308   (52.9% logic, 47.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3727:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R56C37D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3728:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R56C37C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.191ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxvalid_delay_chx[16]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxvalid_delay_chx[17]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               0.309ns  (53.1% logic, 46.9% route), 1 logic levels.

 Constraint Details:

      0.309ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3732 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3732 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.191ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3732 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3732:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R55C36A.CLK to     R55C36A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3732 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.145     R55C36A.Q0 to     R55C36A.M1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxvalid_delay_chx[16] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    0.309   (53.1% logic, 46.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3732:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R55C36A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3732:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R55C36A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.191ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d1[8]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d2[8]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               0.309ns  (53.1% logic, 46.9% route), 1 logic levels.

 Constraint Details:

      0.309ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/SLICE_3786 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/SLICE_3793 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.191ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/SLICE_3786 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/SLICE_3793:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R66C39D.CLK to     R66C39D.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/SLICE_3786 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.145     R66C39D.Q0 to     R66C39C.M0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d1[8] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    0.309   (53.1% logic, 46.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/SLICE_3786:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R66C39D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/SLICE_3793:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R66C39C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.193ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/RxDataK_chx_reg  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d0[8]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               0.311ns  (52.7% logic, 47.3% route), 1 logic levels.

 Constraint Details:

      0.311ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5767 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/SLICE_3779 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.193ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5767 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/SLICE_3779:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R66C41C.CLK to     R66C41C.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5767 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         2     0.147     R66C41C.Q0 to     R66C41D.M0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/RxDataK_chx_reg (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    0.311   (52.7% logic, 47.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5767:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R66C41C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/SLICE_3779:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R66C41D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.195ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d2[12]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_0/RAM0  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_0/RAM0

   Delay:               0.309ns  (53.1% logic, 46.9% route), 2 logic levels.

 Constraint Details:

      0.309ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/SLICE_3795 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_0.50 meets
      0.114ns WD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.114ns) by 0.195ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/SLICE_3795 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_0.50:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R57C38C.CLK to     R57C38C.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/SLICE_3795 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.145     R57C38C.Q0 to     R57C39C.C1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d2[12]
ZERO_DEL    ---     0.000     R57C39C.C1 to   R57C39C.WDO0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_0.49
ROUTE         1     0.000   R57C39C.WDO0 to    R57C39A.WD0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_0/WD0_INT (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    0.309   (53.1% logic, 46.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/SLICE_3795:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R57C38C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_0.50:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R57C39A.WCK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.197ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_89  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_84  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               0.315ns  (52.1% logic, 47.9% route), 1 logic levels.

 Constraint Details:

      0.315ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_323 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3751 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.197ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_323 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3751:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R63C38D.CLK to     R63C38D.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_323 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         8     0.151     R63C38D.Q0 to     R63C39C.M0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/wcount_4 (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    0.315   (52.1% logic, 47.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_323:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R63C38D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3751:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R63C39C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY NET "U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk" 250.000000 MHz PAR_ADJ 25.000000 ;
            1385 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p1  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3680 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3680 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R42C48A.CLK to     R42C48A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3680 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE         1     0.129     R42C48A.Q0 to     R42C48B.M0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3680:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R42C48A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R42C48B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.177ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p1  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p2  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               0.295ns  (55.6% logic, 44.4% route), 1 logic levels.

 Constraint Details:

      0.295ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.177ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R42C48B.CLK to     R42C48B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE         4     0.131     R42C48B.Q0 to     R42C48B.M1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p1 (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    0.295   (55.6% logic, 44.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R42C48B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R42C48B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.178ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/phb_cnt[0]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/phb_cnt[0]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               0.297ns  (80.8% logic, 19.2% route), 2 logic levels.

 Constraint Details:

      0.297ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3664 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3664 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.178ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3664 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3664:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R49C51B.CLK to     R49C51B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3664 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE         3     0.057     R49C51B.Q0 to     R49C51B.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/CO0
CTOF_DEL    ---     0.076     R49C51B.D0 to     R49C51B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3664
ROUTE         1     0.000     R49C51B.F0 to    R49C51B.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/CO0_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    0.297   (80.8% logic, 19.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3664:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R49C51B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3664:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R49C51B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.192ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/phb_cnt[1]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/phb_cnt[1]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               0.311ns  (77.2% logic, 22.8% route), 2 logic levels.

 Constraint Details:

      0.311ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3678 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3678 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.192ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3678 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3678:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R49C51C.CLK to     R49C51C.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3678 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE         2     0.071     R49C51C.Q0 to     R49C51C.C0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/phb_cnt[1]
CTOF_DEL    ---     0.076     R49C51C.C0 to     R49C51C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3678
ROUTE         1     0.000     R49C51C.F0 to    R49C51C.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/phb_cnt_RNO[1] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    0.311   (77.2% logic, 22.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3678:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R49C51C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3678:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R49C51C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.244ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/phb_cnt[1]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/phb_cnt[2]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               0.363ns  (66.1% logic, 33.9% route), 2 logic levels.

 Constraint Details:

      0.363ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3678 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3678 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.244ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3678 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3678:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R49C51C.CLK to     R49C51C.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3678 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE         2     0.123     R49C51C.Q0 to     R49C51C.D1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/phb_cnt[1]
CTOF_DEL    ---     0.076     R49C51C.D1 to     R49C51C.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3678
ROUTE         1     0.000     R49C51C.F1 to    R49C51C.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/phb_cnt_RNO[2] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    0.363   (66.1% logic, 33.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3678:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R49C51C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3678:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R49C51C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.276ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/phb_cnt[2]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/phb_cnt[2]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               0.395ns  (60.5% logic, 39.5% route), 2 logic levels.

 Constraint Details:

      0.395ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3678 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3678 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.276ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3678 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3678:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R49C51C.CLK to     R49C51C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3678 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE         2     0.156     R49C51C.Q1 to     R49C51C.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/phb_cnt[2]
CTOF_DEL    ---     0.076     R49C51C.A1 to     R49C51C.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3678
ROUTE         1     0.000     R49C51C.F1 to    R49C51C.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/phb_cnt_RNO[2] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    0.395   (60.5% logic, 39.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3678:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R49C51C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3678:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R49C51C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.276ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[14]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[14]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               0.395ns  (60.5% logic, 39.5% route), 2 logic levels.

 Constraint Details:

      0.395ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_259 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_259 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.276ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_259 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_259:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R39C50D.CLK to     R39C50D.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_259 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE         2     0.156     R39C50D.Q1 to     R39C50D.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[14]
CTOF_DEL    ---     0.076     R39C50D.A1 to     R39C50D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_259
ROUTE         1     0.000     R39C50D.F1 to    R39C50D.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_s[14] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    0.395   (60.5% logic, 39.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_259:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R39C50D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_259:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R39C50D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.276ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[4]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[4]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               0.395ns  (60.5% logic, 39.5% route), 2 logic levels.

 Constraint Details:

      0.395ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_254 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_254 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.276ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_254 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_254:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R39C49C.CLK to     R39C49C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_254 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE         2     0.156     R39C49C.Q1 to     R39C49C.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[4]
CTOF_DEL    ---     0.076     R39C49C.A1 to     R39C49C.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_254
ROUTE         1     0.000     R39C49C.F1 to    R39C49C.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_s[4] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    0.395   (60.5% logic, 39.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_254:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R39C49C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_254:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R39C49C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.276ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[20]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[20]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               0.395ns  (60.5% logic, 39.5% route), 2 logic levels.

 Constraint Details:

      0.395ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.276ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R39C51C.CLK to     R39C51C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE         2     0.156     R39C51C.Q1 to     R39C51C.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[20]
CTOF_DEL    ---     0.076     R39C51C.A1 to     R39C51C.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262
ROUTE         1     0.000     R39C51C.F1 to    R39C51C.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_s[20] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    0.395   (60.5% logic, 39.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R39C51C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R39C51C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.282ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[18]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[18]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               0.401ns  (59.6% logic, 40.4% route), 2 logic levels.

 Constraint Details:

      0.401ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_261 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_261 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.282ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_261 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_261:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R39C51B.CLK to     R39C51B.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_261 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE         2     0.162     R39C51B.Q1 to     R39C51B.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[18]
CTOF_DEL    ---     0.076     R39C51B.B1 to     R39C51B.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_261
ROUTE         1     0.000     R39C51B.F1 to    R39C51B.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_s[18] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    0.401   (59.6% logic, 40.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_261:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R39C51B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_261:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R39C51B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.282ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[8]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[8]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               0.401ns  (59.6% logic, 40.4% route), 2 logic levels.

 Constraint Details:

      0.401ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_256 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_256 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.282ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_256 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_256:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R39C50A.CLK to     R39C50A.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_256 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE         2     0.162     R39C50A.Q1 to     R39C50A.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[8]
CTOF_DEL    ---     0.076     R39C50A.B1 to     R39C50A.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_256
ROUTE         1     0.000     R39C50A.F1 to    R39C50A.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_s[8] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    0.401   (59.6% logic, 40.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_256:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R39C50A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_256:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R39C50A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.342ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[10]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[10]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               0.461ns  (51.8% logic, 48.2% route), 2 logic levels.

 Constraint Details:

      0.461ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_257 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_257 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.342ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_257 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_257:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R39C50B.CLK to     R39C50B.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_257 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE         2     0.222     R39C50B.Q1 to     R39C50B.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[10]
CTOF_DEL    ---     0.076     R39C50B.A1 to     R39C50B.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_257
ROUTE         1     0.000     R39C50B.F1 to    R39C50B.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_s[10] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    0.461   (51.8% logic, 48.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_257:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R39C50B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_257:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R39C50B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.342ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[0]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[0]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               0.461ns  (51.8% logic, 48.2% route), 2 logic levels.

 Constraint Details:

      0.461ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_252 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_252 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.342ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_252 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_252:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R39C49A.CLK to     R39C49A.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_252 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE         3     0.222     R39C49A.Q1 to     R39C49A.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[0]
CTOF_DEL    ---     0.076     R39C49A.A1 to     R39C49A.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_252
ROUTE         1     0.000     R39C49A.F1 to    R39C49A.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_s[0] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    0.461   (51.8% logic, 48.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_252:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R39C49A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_252:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R39C49A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.342ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[16]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[16]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               0.461ns  (51.8% logic, 48.2% route), 2 logic levels.

 Constraint Details:

      0.461ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_260 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_260 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.342ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_260 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_260:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R39C51A.CLK to     R39C51A.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_260 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE         2     0.222     R39C51A.Q1 to     R39C51A.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[16]
CTOF_DEL    ---     0.076     R39C51A.A1 to     R39C51A.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_260
ROUTE         1     0.000     R39C51A.F1 to    R39C51A.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_s[16] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    0.461   (51.8% logic, 48.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_260:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R39C51A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_260:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R39C51A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.343ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[15]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[15]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               0.462ns  (51.9% logic, 48.1% route), 2 logic levels.

 Constraint Details:

      0.462ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_260 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_260 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.343ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_260 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_260:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R39C51A.CLK to     R39C51A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_260 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE         2     0.222     R39C51A.Q0 to     R39C51A.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[15]
CTOF_DEL    ---     0.076     R39C51A.A0 to     R39C51A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_260
ROUTE         1     0.000     R39C51A.F0 to    R39C51A.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_s[15] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    0.462   (51.9% logic, 48.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_260:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R39C51A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_260:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R39C51A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.343ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[13]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[13]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               0.462ns  (51.9% logic, 48.1% route), 2 logic levels.

 Constraint Details:

      0.462ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_259 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_259 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.343ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_259 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_259:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R39C50D.CLK to     R39C50D.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_259 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE         2     0.222     R39C50D.Q0 to     R39C50D.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[13]
CTOF_DEL    ---     0.076     R39C50D.A0 to     R39C50D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_259
ROUTE         1     0.000     R39C50D.F0 to    R39C50D.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_s[13] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    0.462   (51.9% logic, 48.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_259:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R39C50D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_259:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R39C50D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.343ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[1]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[1]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               0.462ns  (51.9% logic, 48.1% route), 2 logic levels.

 Constraint Details:

      0.462ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_253 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_253 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.343ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_253 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_253:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R39C49B.CLK to     R39C49B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_253 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE         2     0.222     R39C49B.Q0 to     R39C49B.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[1]
CTOF_DEL    ---     0.076     R39C49B.A0 to     R39C49B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_253
ROUTE         1     0.000     R39C49B.F0 to    R39C49B.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_s[1] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    0.462   (51.9% logic, 48.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_253:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R39C49B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_253:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R39C49B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.343ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[19]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[19]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               0.462ns  (51.9% logic, 48.1% route), 2 logic levels.

 Constraint Details:

      0.462ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.343ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R39C51C.CLK to     R39C51C.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE         2     0.222     R39C51C.Q0 to     R39C51C.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[19]
CTOF_DEL    ---     0.076     R39C51C.A0 to     R39C51C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262
ROUTE         1     0.000     R39C51C.F0 to    R39C51C.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_s[19] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    0.462   (51.9% logic, 48.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R39C51C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R39C51C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.343ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[3]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[3]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               0.462ns  (51.9% logic, 48.1% route), 2 logic levels.

 Constraint Details:

      0.462ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_254 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_254 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.343ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_254 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_254:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R39C49C.CLK to     R39C49C.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_254 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE         2     0.222     R39C49C.Q0 to     R39C49C.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[3]
CTOF_DEL    ---     0.076     R39C49C.A0 to     R39C49C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_254
ROUTE         1     0.000     R39C49C.F0 to    R39C49C.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_s[3] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    0.462   (51.9% logic, 48.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_254:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R39C49C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_254:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R39C49C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.344ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[0]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_diff[0]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               0.462ns  (35.3% logic, 64.7% route), 1 logic levels.

 Constraint Details:

      0.462ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_252 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3665 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.344ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_252 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3665:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R39C49A.CLK to     R39C49A.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_252 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE         3     0.299     R39C49A.Q1 to     R40C48B.M0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[0] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    0.462   (35.3% logic, 64.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_252:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R39C49A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3665:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R40C48B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.346ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p2  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p3  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               0.464ns  (35.1% logic, 64.9% route), 1 logic levels.

 Constraint Details:

      0.464ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_5752 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.346ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_5752:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R42C48B.CLK to     R42C48B.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE        25     0.301     R42C48B.Q1 to     R43C49A.M0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p2 (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    0.464   (35.1% logic, 64.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R42C48B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_5752:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R43C49A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.348ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[12]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[12]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               0.467ns  (51.2% logic, 48.8% route), 2 logic levels.

 Constraint Details:

      0.467ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_258 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_258 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.348ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_258 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_258:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R39C50C.CLK to     R39C50C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_258 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE         2     0.228     R39C50C.Q1 to     R39C50C.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[12]
CTOF_DEL    ---     0.076     R39C50C.B1 to     R39C50C.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_258
ROUTE         1     0.000     R39C50C.F1 to    R39C50C.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_s[12] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    0.467   (51.2% logic, 48.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_258:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R39C50C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_258:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R39C50C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.348ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[6]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[6]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               0.467ns  (51.2% logic, 48.8% route), 2 logic levels.

 Constraint Details:

      0.467ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_255 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_255 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.348ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_255 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_255:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R39C49D.CLK to     R39C49D.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_255 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE         2     0.228     R39C49D.Q1 to     R39C49D.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[6]
CTOF_DEL    ---     0.076     R39C49D.B1 to     R39C49D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_255
ROUTE         1     0.000     R39C49D.F1 to    R39C49D.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_s[6] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    0.467   (51.2% logic, 48.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_255:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R39C49D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_255:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R39C49D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.348ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/phb_cnt[2]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/phb  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               0.467ns  (51.2% logic, 48.8% route), 2 logic levels.

 Constraint Details:

      0.467ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3678 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3677 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.348ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3678 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3677:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R49C51C.CLK to     R49C51C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3678 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE         2     0.228     R49C51C.Q1 to     R49C51A.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/phb_cnt[2]
CTOF_DEL    ---     0.076     R49C51A.B0 to     R49C51A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3677
ROUTE         1     0.000     R49C51A.F0 to    R49C51A.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/phb_cnt_i[2] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    0.467   (51.2% logic, 48.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3678:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R49C51C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3677:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R49C51A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.349ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[7]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[7]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               0.468ns  (51.3% logic, 48.7% route), 2 logic levels.

 Constraint Details:

      0.468ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_256 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_256 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.349ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_256 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_256:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R39C50A.CLK to     R39C50A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_256 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE         2     0.228     R39C50A.Q0 to     R39C50A.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[7]
CTOF_DEL    ---     0.076     R39C50A.B0 to     R39C50A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_256
ROUTE         1     0.000     R39C50A.F0 to    R39C50A.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_s[7] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    0.468   (51.3% logic, 48.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_256:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R39C50A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_256:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R39C50A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY NET "U1_CORE/s_u1_clk_125" 125.000000 MHz PAR_ADJ 12.500000 ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.165ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U3_WB_ADAPT/U3_TXM/U2_TXQ/U2_TXQ/U1_CTL/s_wr_mem_adr[0]  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U3_WB_ADAPT/U3_TXM/U2_TXQ/U2_TXQ/U2_MEM/U1_DSRAM.U_RAM/mem_1_0/RAM0  (to U1_CORE/s_u1_clk_125 +)
                   FF                        U1_CORE/U1_PCIE/U3_WB_ADAPT/U3_TXM/U2_TXQ/U2_TXQ/U2_MEM/U1_DSRAM.U_RAM/mem_1_0/RAM0

   Delay:               0.306ns  (53.3% logic, 46.7% route), 2 logic levels.

 Constraint Details:

      0.306ns physical path delay U1_CORE/U1_PCIE/U3_WB_ADAPT/U3_TXM/U2_TXQ/U2_TXQ/U1_CTL/SLICE_88 to U1_CORE/U1_PCIE/U3_WB_ADAPT/U3_TXM/U2_TXQ/U2_TXQ/U2_MEM/U1_DSRAM.U_RAM/mem_1_0.58 meets
      0.141ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.141ns) by 0.165ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U3_WB_ADAPT/U3_TXM/U2_TXQ/U2_TXQ/U1_CTL/SLICE_88 to U1_CORE/U1_PCIE/U3_WB_ADAPT/U3_TXM/U2_TXQ/U2_TXQ/U2_MEM/U1_DSRAM.U_RAM/mem_1_0.58:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R49C20A.CLK to     R49C20A.Q1 U1_CORE/U1_PCIE/U3_WB_ADAPT/U3_TXM/U2_TXQ/U2_TXQ/U1_CTL/SLICE_88 (from U1_CORE/s_u1_clk_125)
ROUTE         5     0.143     R49C20A.Q1 to     R48C20C.D0 U1_CORE/U1_PCIE/U3_WB_ADAPT/U3_TXM/U2_TXQ/U2_TXQ/s_u1_mem_wr_adr[0]
ZERO_DEL    ---     0.000     R48C20C.D0 to  R48C20C.WADO0 U1_CORE/U1_PCIE/U3_WB_ADAPT/U3_TXM/U2_TXQ/U2_TXQ/U2_MEM/U1_DSRAM.U_RAM/mem_1_0
ROUTE         2     0.000  R48C20C.WADO0 to   R48C20A.WAD0 U1_CORE/U1_PCIE/U3_WB_ADAPT/U3_TXM/U2_TXQ/U2_TXQ/U2_MEM/U1_DSRAM.U_RAM/mem_1_0/WAD0_INT (to U1_CORE/s_u1_clk_125)
                  --------
                    0.306   (53.3% logic, 46.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U3_WB_ADAPT/U3_TXM/U2_TXQ/U2_TXQ/U1_CTL/SLICE_88:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R49C20A.CLK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U3_WB_ADAPT/U3_TXM/U2_TXQ/U2_TXQ/U2_MEM/U1_DSRAM.U_RAM/mem_1_0.58:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R48C20A.WCK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_rxintf/tlpdec_data_reg1_i13  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_rxintf/tlpdec_data_reg2_i13  (to U1_CORE/s_u1_clk_125 +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/SLICE_3431 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_rxintf/SLICE_3439 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/SLICE_3431 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_rxintf/SLICE_3439:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R25C27C.CLK to     R25C27C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/SLICE_3431 (from U1_CORE/s_u1_clk_125)
ROUTE         1     0.129     R25C27C.Q1 to     R25C27A.M1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_rxintf/tlpdec_data_reg1[13] (to U1_CORE/s_u1_clk_125)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/SLICE_3431:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R25C27C.CLK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_rxintf/SLICE_3439:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R25C27A.CLK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/rchk_credit_p_del2_120  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/tx_ca_p_recheck_122  (to U1_CORE/s_u1_clk_125 +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/SLICE_2941 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/SLICE_4199 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/SLICE_2941 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/SLICE_4199:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R44C32B.CLK to     R44C32B.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/SLICE_2941 (from U1_CORE/s_u1_clk_125)
ROUTE         1     0.129     R44C32B.Q1 to     R44C32C.M0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/rchk_credit_p_del2 (to U1_CORE/s_u1_clk_125)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/SLICE_2941:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R44C32B.CLK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/SLICE_4199:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R44C32C.CLK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_txintf/txintf_data_i3  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_seq/tlpgen_data_reg_i3  (to U1_CORE/s_u1_clk_125 +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_txintf/SLICE_1519 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_seq/SLICE_2092 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_txintf/SLICE_1519 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_seq/SLICE_2092:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R41C24B.CLK to     R41C24B.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_txintf/SLICE_1519 (from U1_CORE/s_u1_clk_125)
ROUTE         1     0.129     R41C24B.Q1 to     R41C24C.M1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/tlpgen_data[3] (to U1_CORE/s_u1_clk_125)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_txintf/SLICE_1519:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R41C24B.CLK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_seq/SLICE_2092:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R41C24C.CLK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_rxintf/tlpdec_data_reg2_i1  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_rxintf/rx_data_i0_i1  (to U1_CORE/s_u1_clk_125 +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_rxintf/SLICE_3433 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_rxintf/SLICE_4185 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_rxintf/SLICE_3433 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_rxintf/SLICE_4185:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R20C29D.CLK to     R20C29D.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_rxintf/SLICE_3433 (from U1_CORE/s_u1_clk_125)
ROUTE         1     0.129     R20C29D.Q1 to     R20C29A.M1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_rxintf/tlpdec_data_reg2[1] (to U1_CORE/s_u1_clk_125)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_rxintf/SLICE_3433:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R20C29D.CLK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_rxintf/SLICE_4185:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R20C29A.CLK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/skip_cnt_del2_i1  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/skip_cnt_del3_i1  (to U1_CORE/s_u1_clk_125 +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_1920 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_1922 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_1920 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_1922:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R33C65A.CLK to     R33C65A.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_1920 (from U1_CORE/s_u1_clk_125)
ROUTE         1     0.129     R33C65A.Q1 to     R33C65D.M1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/skip_cnt_del2[1] (to U1_CORE/s_u1_clk_125)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_1920:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R33C65A.CLK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_1922:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R33C65D.CLK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/u1_cfg_dec1/req_id_i_i0_i9  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/u1_cfg_dec1/req_id_i0_i9  (to U1_CORE/s_u1_clk_125 +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/u1_cfg_dec1/SLICE_3128 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/u1_cfg_dec1/SLICE_3077 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/u1_cfg_dec1/SLICE_3128 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/u1_cfg_dec1/SLICE_3077:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R36C19A.CLK to     R36C19A.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/u1_cfg_dec1/SLICE_3128 (from U1_CORE/s_u1_clk_125)
ROUTE         1     0.129     R36C19A.Q1 to     R36C19D.M0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/u1_cfg_dec1/req_id_i[9] (to U1_CORE/s_u1_clk_125)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/u1_cfg_dec1/SLICE_3128:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R36C19A.CLK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/u1_cfg_dec1/SLICE_3077:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R36C19D.CLK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/pv_dllp_i7  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/pv_dllp_pkt_i0_i7  (to U1_CORE/s_u1_clk_125 +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_1894 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_1698 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_1894 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_1698:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R24C65C.CLK to     R24C65C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_1894 (from U1_CORE/s_u1_clk_125)
ROUTE         1     0.129     R24C65C.Q1 to     R24C65B.M1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/pv_dllp[7] (to U1_CORE/s_u1_clk_125)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_1894:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R24C65C.CLK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_1698:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R24C65B.CLK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/u1_cfg_dec1/req_id_i_i0_i5  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/u1_cfg_dec1/req_id_i0_i5  (to U1_CORE/s_u1_clk_125 +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/u1_cfg_dec1/SLICE_3126 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/u1_cfg_dec1/SLICE_2942 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/u1_cfg_dec1/SLICE_3126 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/u1_cfg_dec1/SLICE_2942:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R37C19C.CLK to     R37C19C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/u1_cfg_dec1/SLICE_3126 (from U1_CORE/s_u1_clk_125)
ROUTE         1     0.129     R37C19C.Q1 to     R37C19B.M0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/u1_cfg_dec1/req_id_i[5] (to U1_CORE/s_u1_clk_125)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/u1_cfg_dec1/SLICE_3126:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R37C19C.CLK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/u1_cfg_dec1/SLICE_2942:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R37C19B.CLK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U3_WB_ADAPT/U4_PCIE_SVC/s_dl_up[0]  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U3_WB_ADAPT/U4_PCIE_SVC/s_dl_up[1]  (to U1_CORE/s_u1_clk_125 +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay U1_CORE/U1_PCIE/U3_WB_ADAPT/U4_PCIE_SVC/SLICE_4171 to U1_CORE/U1_PCIE/U3_WB_ADAPT/U4_PCIE_SVC/SLICE_4171 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U3_WB_ADAPT/U4_PCIE_SVC/SLICE_4171 to U1_CORE/U1_PCIE/U3_WB_ADAPT/U4_PCIE_SVC/SLICE_4171:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R40C26D.CLK to     R40C26D.Q1 U1_CORE/U1_PCIE/U3_WB_ADAPT/U4_PCIE_SVC/SLICE_4171 (from U1_CORE/s_u1_clk_125)
ROUTE         1     0.129     R40C26D.Q1 to     R40C26D.M0 U1_CORE/U1_PCIE/U3_WB_ADAPT/U4_PCIE_SVC/s_dl_up[0] (to U1_CORE/s_u1_clk_125)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U3_WB_ADAPT/U4_PCIE_SVC/SLICE_4171:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R40C26D.CLK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U3_WB_ADAPT/U4_PCIE_SVC/SLICE_4171:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R40C26D.CLK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_cins/txtp_tdata_7266_1  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_cins/txtp_tdata_7266_2  (to U1_CORE/s_u1_clk_125 +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_cins/SLICE_2013 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_cins/SLICE_2014 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_cins/SLICE_2013 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_cins/SLICE_2014:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R32C65A.CLK to     R32C65A.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_cins/SLICE_2013 (from U1_CORE/s_u1_clk_125)
ROUTE         1     0.129     R32C65A.Q1 to     R32C65B.M0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_cins/n11357 (to U1_CORE/s_u1_clk_125)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_cins/SLICE_2013:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R32C65A.CLK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_cins/SLICE_2014:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R32C65B.CLK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/u1_cfg_dec1/req_id_i_i0_i3  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/u1_cfg_dec1/req_id_i0_i3  (to U1_CORE/s_u1_clk_125 +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/u1_cfg_dec1/SLICE_3125 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/u1_cfg_dec1/SLICE_3075 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/u1_cfg_dec1/SLICE_3125 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/u1_cfg_dec1/SLICE_3075:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R33C23C.CLK to     R33C23C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/u1_cfg_dec1/SLICE_3125 (from U1_CORE/s_u1_clk_125)
ROUTE         1     0.129     R33C23C.Q1 to     R33C23A.M1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/u1_cfg_dec1/req_id_i[3] (to U1_CORE/s_u1_clk_125)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/u1_cfg_dec1/SLICE_3125:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R33C23C.CLK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/u1_cfg_dec1/SLICE_3075:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R33C23A.CLK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/u1_cfg_dec1/type1_cfg_int2_457  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/u1_cfg_dec1/type1_cfg_int3_458  (to U1_CORE/s_u1_clk_125 +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/u1_cfg_dec1/SLICE_3143 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/u1_cfg_dec1/SLICE_3144 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/u1_cfg_dec1/SLICE_3143 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/u1_cfg_dec1/SLICE_3144:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R37C22B.CLK to     R37C22B.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/u1_cfg_dec1/SLICE_3143 (from U1_CORE/s_u1_clk_125)
ROUTE         1     0.129     R37C22B.Q1 to     R37C22A.M0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/u1_cfg_dec1/type1_cfg_int2 (to U1_CORE/s_u1_clk_125)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/u1_cfg_dec1/SLICE_3143:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R37C22B.CLK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/u1_cfg_dec1/SLICE_3144:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R37C22A.CLK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/rd_pntr_FSM_i0_i0  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/rd_pntr_FSM_i0_i1  (to U1_CORE/s_u1_clk_125 +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/SLICE_2668 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/SLICE_2668 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/SLICE_2668 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/SLICE_2668:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R45C42A.CLK to     R45C42A.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/SLICE_2668 (from U1_CORE/s_u1_clk_125)
ROUTE         1     0.129     R45C42A.Q1 to     R45C42A.M0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/n2003 (to U1_CORE/s_u1_clk_125)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/SLICE_2668:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R45C42A.CLK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/SLICE_2668:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R45C42A.CLK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/pv_dllp_i5  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/pv_dllp_pkt_i0_i5  (to U1_CORE/s_u1_clk_125 +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_1893 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_1697 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_1893 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_1697:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R24C66C.CLK to     R24C66C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_1893 (from U1_CORE/s_u1_clk_125)
ROUTE         1     0.129     R24C66C.Q1 to     R24C66A.M1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/pv_dllp[5] (to U1_CORE/s_u1_clk_125)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_1893:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R24C66C.CLK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_1697:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R24C66A.CLK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/wr_ptr_5692__i2  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/pmi_distributed_dpramECP5Ubinarynonereg16781/mem_2_2/RAM1  (to U1_CORE/s_u1_clk_125 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/pmi_distributed_dpramECP5Ubinarynonereg16781/mem_2_2/RAM1

   Delay:               0.313ns  (52.4% logic, 47.6% route), 2 logic levels.

 Constraint Details:

      0.313ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/SLICE_3374 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/pmi_distributed_dpramECP5Ubinarynonereg16781/mem_2_2.21 meets
      0.139ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.139ns) by 0.174ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/SLICE_3374 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/pmi_distributed_dpramECP5Ubinarynonereg16781/mem_2_2.21:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R33C35B.CLK to     R33C35B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/SLICE_3374 (from U1_CORE/s_u1_clk_125)
ROUTE        32     0.149     R33C35B.Q0 to     R32C35C.C0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/wr_ptr[2]
ZERO_DEL    ---     0.000     R32C35C.C0 to  R32C35C.WADO2 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/pmi_distributed_dpramECP5Ubinarynonereg16781/mem_2_2
ROUTE         2     0.000  R32C35C.WADO2 to   R32C35B.WAD2 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/pmi_distributed_dpramECP5Ubinarynonereg16781/mem_2_2/WAD2_INT (to U1_CORE/s_u1_clk_125)
                  --------
                    0.313   (52.4% logic, 47.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/SLICE_3374:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R33C35B.CLK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/pmi_distributed_dpramECP5Ubinarynonereg16781/mem_2_2.21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R32C35B.WCK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_tlpdec/rxtp_dreg5_7284_1  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_tlpdec/rxtp_dreg5_7284_2  (to U1_CORE/s_u1_clk_125 +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_tlpdec/SLICE_3462 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_tlpdec/SLICE_3463 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_tlpdec/SLICE_3462 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_tlpdec/SLICE_3463:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R26C30C.CLK to     R26C30C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_tlpdec/SLICE_3462 (from U1_CORE/s_u1_clk_125)
ROUTE         1     0.129     R26C30C.Q1 to     R26C30B.M0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_tlpdec/n11405 (to U1_CORE/s_u1_clk_125)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_tlpdec/SLICE_3462:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R26C30C.CLK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_tlpdec/SLICE_3463:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R26C30B.CLK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/pv_dllp_i23  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/pv_dllp_pkt_i0_i23  (to U1_CORE/s_u1_clk_125 +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_1902 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_1706 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_1902 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_1706:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R27C65C.CLK to     R27C65C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_1902 (from U1_CORE/s_u1_clk_125)
ROUTE         1     0.129     R27C65C.Q1 to     R27C65D.M1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/pv_dllp[23] (to U1_CORE/s_u1_clk_125)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_1902:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R27C65C.CLK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_1706:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R27C65D.CLK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/u1_cfg_dec1/bus_num_i__i7  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/u1_cfg_dec1/bus_num_i0_i7  (to U1_CORE/s_u1_clk_125 +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/u1_cfg_dec1/SLICE_3096 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/u1_cfg_dec1/SLICE_4178 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/u1_cfg_dec1/SLICE_3096 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/u1_cfg_dec1/SLICE_4178:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R39C22B.CLK to     R39C22B.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/u1_cfg_dec1/SLICE_3096 (from U1_CORE/s_u1_clk_125)
ROUTE         1     0.129     R39C22B.Q1 to     R39C22A.M1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/u1_cfg_dec1/bus_num_i[7] (to U1_CORE/s_u1_clk_125)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/u1_cfg_dec1/SLICE_3096:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R39C22B.CLK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/u1_cfg_dec1/SLICE_4178:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R39C22A.CLK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/wr_ptr_5692__i2  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/pmi_distributed_dpramECP5Ubinarynonereg16781/mem_2_2/RAM0  (to U1_CORE/s_u1_clk_125 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/pmi_distributed_dpramECP5Ubinarynonereg16781/mem_2_2/RAM0

   Delay:               0.313ns  (52.4% logic, 47.6% route), 2 logic levels.

 Constraint Details:

      0.313ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/SLICE_3374 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/pmi_distributed_dpramECP5Ubinarynonereg16781/mem_2_2.22 meets
      0.139ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.139ns) by 0.174ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/SLICE_3374 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/pmi_distributed_dpramECP5Ubinarynonereg16781/mem_2_2.22:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R33C35B.CLK to     R33C35B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/SLICE_3374 (from U1_CORE/s_u1_clk_125)
ROUTE        32     0.149     R33C35B.Q0 to     R32C35C.C0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/wr_ptr[2]
ZERO_DEL    ---     0.000     R32C35C.C0 to  R32C35C.WADO2 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/pmi_distributed_dpramECP5Ubinarynonereg16781/mem_2_2
ROUTE         2     0.000  R32C35C.WADO2 to   R32C35A.WAD2 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/pmi_distributed_dpramECP5Ubinarynonereg16781/mem_2_2/WAD2_INT (to U1_CORE/s_u1_clk_125)
                  --------
                    0.313   (52.4% logic, 47.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/SLICE_3374:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R33C35B.CLK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/pmi_distributed_dpramECP5Ubinarynonereg16781/mem_2_2.22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R32C35A.WCK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/rchk_credit_p_del1_118  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/rchk_credit_p_del2_120  (to U1_CORE/s_u1_clk_125 +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/SLICE_2941 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/SLICE_2941 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/SLICE_2941 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/SLICE_2941:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R44C32B.CLK to     R44C32B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/SLICE_2941 (from U1_CORE/s_u1_clk_125)
ROUTE         1     0.129     R44C32B.Q0 to     R44C32B.M1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/rchk_credit_p_del1 (to U1_CORE/s_u1_clk_125)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/SLICE_2941:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R44C32B.CLK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/SLICE_2941:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R44C32B.CLK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/pv_dllp_i4  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/pv_dllp_pkt_i0_i4  (to U1_CORE/s_u1_clk_125 +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_1893 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_1697 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_1893 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_1697:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R24C66C.CLK to     R24C66C.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_1893 (from U1_CORE/s_u1_clk_125)
ROUTE         1     0.129     R24C66C.Q0 to     R24C66A.M0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/pv_dllp[4] (to U1_CORE/s_u1_clk_125)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_1893:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R24C66C.CLK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_1697:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R24C66A.CLK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_cins/txtp_tdata_7266_0  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_cins/txtp_tdata_7266_1  (to U1_CORE/s_u1_clk_125 +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_cins/SLICE_2013 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_cins/SLICE_2013 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_cins/SLICE_2013 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_cins/SLICE_2013:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R32C65A.CLK to     R32C65A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_cins/SLICE_2013 (from U1_CORE/s_u1_clk_125)
ROUTE         1     0.129     R32C65A.Q0 to     R32C65A.M1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_cins/n11356 (to U1_CORE/s_u1_clk_125)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_cins/SLICE_2013:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R32C65A.CLK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_cins/SLICE_2013:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R32C65A.CLK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_txintf/txintf_data_i2  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_seq/tlpgen_data_reg_i2  (to U1_CORE/s_u1_clk_125 +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_txintf/SLICE_1519 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_seq/SLICE_2092 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_txintf/SLICE_1519 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_seq/SLICE_2092:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R41C24B.CLK to     R41C24B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_txintf/SLICE_1519 (from U1_CORE/s_u1_clk_125)
ROUTE         1     0.129     R41C24B.Q0 to     R41C24C.M0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/tlpgen_data[2] (to U1_CORE/s_u1_clk_125)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_txintf/SLICE_1519:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R41C24B.CLK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_seq/SLICE_2092:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R41C24C.CLK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/pv_dllp_i22  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/pv_dllp_pkt_i0_i22  (to U1_CORE/s_u1_clk_125 +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_1902 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_1706 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_1902 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_1706:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R27C65C.CLK to     R27C65C.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_1902 (from U1_CORE/s_u1_clk_125)
ROUTE         1     0.129     R27C65C.Q0 to     R27C65D.M0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/pv_dllp[22] (to U1_CORE/s_u1_clk_125)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_1902:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R27C65C.CLK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_1706:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R27C65D.CLK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "PERST_N" ;
            176 items scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_rxtp/phy_l0_rp_168  (to U1_CORE/s_u1_clk_125 +)

   Delay:               1.739ns  (32.7% logic, 67.3% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         A6.PAD to       A6.PADDI PERST_N
ROUTE        30     1.369       A6.PADDI to     R23C18B.CE PERST_N_c (to U1_CORE/s_u1_clk_125)
                  --------
                    2.109   (35.1% logic, 64.9% route), 1 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk2.genblk2.rxp_rst2  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               3.020ns  (21.4% logic, 78.6% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         A6.PAD to       A6.PADDI PERST_N
ROUTE        30     2.844       A6.PADDI to     R53C57C.C0 PERST_N_c
CTOF_DEL    ---     0.089     R53C57C.C0 to     R53C57C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3596
ROUTE         1     0.000     R53C57C.F0 to    R53C57C.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/rxp_rst210 (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    3.673   (22.6% logic, 77.4% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk2.genblk3.rxr_wt_cnt[10]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               3.215ns  (20.1% logic, 79.9% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         A6.PAD to       A6.PADDI PERST_N
ROUTE        30     3.059       A6.PADDI to     R41C57B.D0 PERST_N_c
CTOF_DEL    ---     0.089     R41C57B.D0 to     R41C57B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3624
ROUTE         1     0.000     R41C57B.F0 to    R41C57B.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/rxr_wt_cnt_lm[10] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    3.888   (21.3% logic, 78.7% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk2.genblk3.ruo_rx_rdyr  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               3.215ns  (20.1% logic, 79.9% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         A6.PAD to       A6.PADDI PERST_N
ROUTE        30     3.059       A6.PADDI to     R43C56A.D0 PERST_N_c
CTOF_DEL    ---     0.089     R43C56A.D0 to     R43C56A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3799
ROUTE         1     0.000     R43C56A.F0 to    R43C56A.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/rlols_p2_1_0_a2 (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    3.888   (21.3% logic, 78.7% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk2.genblk3.rxr_wt_cnt[11]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               3.215ns  (20.1% logic, 79.9% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         A6.PAD to       A6.PADDI PERST_N
ROUTE        30     3.059       A6.PADDI to     R41C57B.D1 PERST_N_c
CTOF_DEL    ---     0.089     R41C57B.D1 to     R41C57B.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3624
ROUTE         1     0.000     R41C57B.F1 to    R41C57B.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/rxr_wt_cnt_lm[11] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    3.888   (21.3% logic, 78.7% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk2.genblk3.rxr_wt_cnt[8]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               3.228ns  (20.0% logic, 80.0% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         A6.PAD to       A6.PADDI PERST_N
ROUTE        30     3.131       A6.PADDI to     R41C57D.C0 PERST_N_c
CTOF_DEL    ---     0.089     R41C57D.C0 to     R41C57D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3623
ROUTE         1     0.000     R41C57D.F0 to    R41C57D.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/rxr_wt_cnt_lm[8] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    3.960   (20.9% logic, 79.1% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk2.genblk3.rxr_wt_cnt[9]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               3.286ns  (19.6% logic, 80.4% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         A6.PAD to       A6.PADDI PERST_N
ROUTE        30     3.129       A6.PADDI to     R41C57D.D1 PERST_N_c
CTOF_DEL    ---     0.089     R41C57D.D1 to     R41C57D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3623
ROUTE         1     0.000     R41C57D.F1 to    R41C57D.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/rxr_wt_cnt_lm[9] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    3.958   (20.9% logic, 79.1% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk2.genblk3.rxr_wt_en  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               3.300ns  (19.5% logic, 80.5% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         A6.PAD to       A6.PADDI PERST_N
ROUTE        30     3.161       A6.PADDI to     R42C56D.D0 PERST_N_c
CTOF_DEL    ---     0.089     R42C56D.D0 to     R42C56D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3625
ROUTE         1     0.000     R42C56D.F0 to    R42C56D.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/un1_dual_or_rserd_rst_2 (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    3.990   (20.8% logic, 79.2% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk2.genblk3.rxr_wt_cnt[2]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               3.312ns  (19.5% logic, 80.5% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         A6.PAD to       A6.PADDI PERST_N
ROUTE        30     3.199       A6.PADDI to     R42C56A.D0 PERST_N_c
CTOF_DEL    ---     0.089     R42C56A.D0 to     R42C56A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3620
ROUTE         1     0.000     R42C56A.F0 to    R42C56A.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/rxr_wt_cnt_lm[2] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    4.028   (20.6% logic, 79.4% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk2.genblk3.rxr_wt_cnt[0]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               3.312ns  (19.5% logic, 80.5% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         A6.PAD to       A6.PADDI PERST_N
ROUTE        30     3.199       A6.PADDI to     R41C56B.D0 PERST_N_c
CTOF_DEL    ---     0.089     R41C56B.D0 to     R41C56B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3619
ROUTE         1     0.000     R41C56B.F0 to    R41C56B.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/rxr_wt_cnt_lm[0] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    4.028   (20.6% logic, 79.4% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk2.genblk3.rxr_wt_cnt[1]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               3.312ns  (19.5% logic, 80.5% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         A6.PAD to       A6.PADDI PERST_N
ROUTE        30     3.199       A6.PADDI to     R41C56B.D1 PERST_N_c
CTOF_DEL    ---     0.089     R41C56B.D1 to     R41C56B.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3619
ROUTE         1     0.000     R41C56B.F1 to    R41C56B.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/rxr_wt_cnt_lm[1] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    4.028   (20.6% logic, 79.4% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk2.genblk3.rxr_wt_cnt[3]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               3.312ns  (19.5% logic, 80.5% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         A6.PAD to       A6.PADDI PERST_N
ROUTE        30     3.199       A6.PADDI to     R42C56A.D1 PERST_N_c
CTOF_DEL    ---     0.089     R42C56A.D1 to     R42C56A.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3620
ROUTE         1     0.000     R42C56A.F1 to    R42C56A.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/rxr_wt_cnt_lm[3] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    4.028   (20.6% logic, 79.4% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk2.genblk3.rxr_wt_cnt[4]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               3.325ns  (19.4% logic, 80.6% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         A6.PAD to       A6.PADDI PERST_N
ROUTE        30     3.271       A6.PADDI to     R41C56D.C0 PERST_N_c
CTOF_DEL    ---     0.089     R41C56D.C0 to     R41C56D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3621
ROUTE         1     0.000     R41C56D.F0 to    R41C56D.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/rxr_wt_cnt_lm[4] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    4.100   (20.2% logic, 79.8% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk2.genblk3.rxr_wt_cnt[5]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               3.325ns  (19.4% logic, 80.6% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         A6.PAD to       A6.PADDI PERST_N
ROUTE        30     3.271       A6.PADDI to     R41C56D.C1 PERST_N_c
CTOF_DEL    ---     0.089     R41C56D.C1 to     R41C56D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3621
ROUTE         1     0.000     R41C56D.F1 to    R41C56D.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/rxr_wt_cnt_lm[5] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    4.100   (20.2% logic, 79.8% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk2.genblk3.rxr_wt_cnt[6]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               3.388ns  (19.0% logic, 81.0% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         A6.PAD to       A6.PADDI PERST_N
ROUTE        30     3.278       A6.PADDI to     R41C56C.D0 PERST_N_c
CTOF_DEL    ---     0.089     R41C56C.D0 to     R41C56C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3622
ROUTE         1     0.000     R41C56C.F0 to    R41C56C.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/rxr_wt_cnt_lm[6] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    4.107   (20.2% logic, 79.8% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk2.genblk3.rxr_wt_cnt[7]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               3.388ns  (19.0% logic, 81.0% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         A6.PAD to       A6.PADDI PERST_N
ROUTE        30     3.278       A6.PADDI to     R41C56C.D1 PERST_N_c
CTOF_DEL    ---     0.089     R41C56C.D1 to     R41C56C.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3622
ROUTE         1     0.000     R41C56C.F1 to    R41C56C.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/rxr_wt_cnt_lm[7] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    4.107   (20.2% logic, 79.8% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk2.genblk3.lfor[0].rxpr_appd[0]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               3.389ns  (19.0% logic, 81.0% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         A6.PAD to       A6.PADDI PERST_N
ROUTE        30     3.269       A6.PADDI to     R43C55C.A0 PERST_N_c
CTOF_DEL    ---     0.089     R43C55C.A0 to     R43C55C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3618
ROUTE         1     0.000     R43C55C.F0 to    R43C55C.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/rxpr_appd_RNO[0] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    4.098   (20.2% logic, 79.8% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk2.genblk3.rxsdr_appd  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               3.389ns  (19.0% logic, 81.0% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         A6.PAD to       A6.PADDI PERST_N
ROUTE        30     3.269       A6.PADDI to     R43C56B.A0 PERST_N_c
CTOF_DEL    ---     0.089     R43C56B.A0 to     R43C56B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3628
ROUTE         1     0.000     R43C56B.F0 to    R43C56B.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/N_44_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    4.098   (20.2% logic, 79.8% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_13  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               3.075ns  (21.0% logic, 79.0% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         A6.PAD to       A6.PADDI PERST_N
ROUTE        30     2.743       A6.PADDI to     R61C42B.A0 PERST_N_c
CTOF_DEL    ---     0.089     R61C42B.A0 to     R61C42B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5769
ROUTE        90     0.162     R61C42B.F0 to    R61C42A.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    3.734   (22.2% logic, 77.8% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U1_RST_CDC/s_cdc_sync  (to U1_CORE/s_u1_clk_125 +)

   Delay:               3.100ns  (20.8% logic, 79.2% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         A6.PAD to       A6.PADDI PERST_N
ROUTE        30     2.730       A6.PADDI to     R61C27B.C0 PERST_N_c
CTOF_DEL    ---     0.089     R61C27B.C0 to     R61C27B.F0 U1_CORE/U1_PCIE/U1_RST_CDC/SLICE_6486
ROUTE         2     0.249     R61C27B.F0 to    R62C27C.LSR U1_CORE/U1_PCIE/U1_RST_CDC/s_rst_sync_n_i (to U1_CORE/s_u1_clk_125)
                  --------
                    3.808   (21.8% logic, 78.2% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U1_RST_CDC/s_cdc_guard[0]  (to U1_CORE/s_u1_clk_125 +)

   Delay:               3.100ns  (20.8% logic, 79.2% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         A6.PAD to       A6.PADDI PERST_N
ROUTE        30     2.730       A6.PADDI to     R61C27B.C0 PERST_N_c
CTOF_DEL    ---     0.089     R61C27B.C0 to     R61C27B.F0 U1_CORE/U1_PCIE/U1_RST_CDC/SLICE_6486
ROUTE         2     0.249     R61C27B.F0 to    R62C27A.LSR U1_CORE/U1_PCIE/U1_RST_CDC/s_rst_sync_n_i (to U1_CORE/s_u1_clk_125)
                  --------
                    3.808   (21.8% logic, 78.2% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk2.genblk3.rxr_wt_cnt[1]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk2.genblk3.rxr_wt_cnt[0]

   Delay:               3.459ns  (18.6% logic, 81.4% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         A6.PAD to       A6.PADDI PERST_N
ROUTE        30     3.199       A6.PADDI to     R42C56B.D0 PERST_N_c
CTOF_DEL    ---     0.089     R42C56B.D0 to     R42C56B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_5083
ROUTE         6     0.198     R42C56B.F0 to     R41C56B.CE U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/rxr_wt_cnte (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    4.226   (19.6% logic, 80.4% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U1_RST_CDC/s_rst_done[1]  (to U1_CORE/s_u1_clk_125 +)
                   FF                        U1_CORE/U1_PCIE/U1_RST_CDC/s_rst_done[0]

   Delay:               3.197ns  (20.2% logic, 79.8% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         A6.PAD to       A6.PADDI PERST_N
ROUTE        30     2.896       A6.PADDI to     R61C26A.A0 PERST_N_c
CTOF_DEL    ---     0.089     R61C26A.A0 to     R61C26A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/SLICE_6480
ROUTE         1     0.153     R61C26A.F0 to    R61C26C.LSR U1_CORE/U1_PCIE/s_rtl_rst_n_i (to U1_CORE/s_u1_clk_125)
                  --------
                    3.878   (21.4% logic, 78.6% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk2.genblk3.lfor[0].rxpr_appd[0]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               3.515ns  (18.3% logic, 81.7% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         A6.PAD to       A6.PADDI PERST_N
ROUTE        30     3.269       A6.PADDI to     R43C55B.A0 PERST_N_c
CTOF_DEL    ---     0.089     R43C55B.A0 to     R43C55B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_5085
ROUTE         1     0.153     R43C55B.F0 to     R43C55C.CE U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/un2_rdo_serdes_rst_dual_c_1_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    4.251   (19.5% logic, 80.5% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk2.genblk3.rxr_wt_cnt[5]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk2.genblk3.rxr_wt_cnt[4]

   Delay:               3.532ns  (18.3% logic, 81.7% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         A6.PAD to       A6.PADDI PERST_N
ROUTE        30     3.199       A6.PADDI to     R42C56B.D0 PERST_N_c
CTOF_DEL    ---     0.089     R42C56B.D0 to     R42C56B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_5083
ROUTE         6     0.277     R42C56B.F0 to     R41C56D.CE U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/rxr_wt_cnte (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    4.305   (19.3% logic, 80.7% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM CELL "*ctc_reset_chx*" ;
            43 items scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d2[9]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d2[8]

   Delay:               0.799ns  (30.0% logic, 70.0% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.194    R61C44A.CLK to     R61C44A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3708 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.175     R61C44A.Q0 to     R61C42B.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.089     R61C42B.D0 to     R61C42B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5769
ROUTE        90     0.532     R61C42B.F0 to    R66C39C.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    0.990   (28.6% logic, 71.4% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d1[9]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d1[8]

   Delay:               0.799ns  (30.0% logic, 70.0% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.194    R61C44A.CLK to     R61C44A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3708 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.175     R61C44A.Q0 to     R61C42B.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.089     R61C42B.D0 to     R61C42B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5769
ROUTE        90     0.532     R61C42B.F0 to    R66C39D.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    0.990   (28.6% logic, 71.4% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_0  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               0.888ns  (27.0% logic, 73.0% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.194    R61C44A.CLK to     R61C44A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3708 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.175     R61C44A.Q0 to     R61C42B.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.089     R61C42B.D0 to     R61C42B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5769
ROUTE        90     0.647     R61C42B.F0 to    R65C38A.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    1.105   (25.6% logic, 74.4% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_79  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               0.888ns  (27.0% logic, 73.0% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.194    R61C44A.CLK to     R61C44A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3708 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.175     R61C44A.Q0 to     R61C42B.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.089     R61C42B.D0 to     R61C42B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5769
ROUTE        90     0.647     R61C42B.F0 to    R65C38C.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    1.105   (25.6% logic, 74.4% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_4  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_5

   Delay:               0.970ns  (24.7% logic, 75.3% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.194    R61C44A.CLK to     R61C44A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3708 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.175     R61C44A.Q0 to     R61C42B.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.089     R61C42B.D0 to     R61C42B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5769
ROUTE        90     0.742     R61C42B.F0 to    R66C37B.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    1.200   (23.6% logic, 76.4% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_2  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_3

   Delay:               0.970ns  (24.7% logic, 75.3% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.194    R61C44A.CLK to     R61C44A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3708 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.175     R61C44A.Q0 to     R61C42B.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.089     R61C42B.D0 to     R61C42B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5769
ROUTE        90     0.742     R61C42B.F0 to    R66C37C.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    1.200   (23.6% logic, 76.4% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_1  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               0.970ns  (24.7% logic, 75.3% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.194    R61C44A.CLK to     R61C44A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3708 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.175     R61C44A.Q0 to     R61C42B.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.089     R61C42B.D0 to     R61C42B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5769
ROUTE        90     0.742     R61C42B.F0 to    R66C37D.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    1.200   (23.6% logic, 76.4% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_90  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_91

   Delay:               0.975ns  (24.6% logic, 75.4% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.194    R61C44A.CLK to     R61C44A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3708 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.175     R61C44A.Q0 to     R61C42B.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.089     R61C42B.D0 to     R61C42B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5769
ROUTE        90     0.756     R61C42B.F0 to    R63C38C.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    1.214   (23.3% logic, 76.7% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_92  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_93

   Delay:               0.975ns  (24.6% logic, 75.4% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.194    R61C44A.CLK to     R61C44A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3708 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.175     R61C44A.Q0 to     R61C42B.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.089     R61C42B.D0 to     R61C42B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5769
ROUTE        90     0.756     R61C42B.F0 to    R63C38B.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    1.214   (23.3% logic, 76.7% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_89  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               0.975ns  (24.6% logic, 75.4% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.194    R61C44A.CLK to     R61C44A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3708 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.175     R61C44A.Q0 to     R61C42B.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.089     R61C42B.D0 to     R61C42B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5769
ROUTE        90     0.756     R61C42B.F0 to    R63C38D.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    1.214   (23.3% logic, 76.7% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_85  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_86

   Delay:               1.067ns  (22.5% logic, 77.5% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.194    R61C44A.CLK to     R61C44A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3708 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.175     R61C44A.Q0 to     R61C42B.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.089     R61C42B.D0 to     R61C42B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5769
ROUTE        90     0.877     R61C42B.F0 to    R63C39A.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    1.335   (21.2% logic, 78.8% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d1[3]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d1[2]

   Delay:               1.067ns  (22.5% logic, 77.5% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.194    R61C44A.CLK to     R61C44A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3708 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.175     R61C44A.Q0 to     R61C42B.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.089     R61C42B.D0 to     R61C42B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5769
ROUTE        90     0.877     R61C42B.F0 to    R63C40B.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    1.335   (21.2% logic, 78.8% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_80  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_81

   Delay:               1.067ns  (22.5% logic, 77.5% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.194    R61C44A.CLK to     R61C44A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3708 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.175     R61C44A.Q0 to     R61C42B.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.089     R61C42B.D0 to     R61C42B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5769
ROUTE        90     0.877     R61C42B.F0 to    R63C39D.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    1.335   (21.2% logic, 78.8% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_84  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               1.067ns  (22.5% logic, 77.5% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.194    R61C44A.CLK to     R61C44A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3708 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.175     R61C44A.Q0 to     R61C42B.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.089     R61C42B.D0 to     R61C42B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5769
ROUTE        90     0.877     R61C42B.F0 to    R63C39C.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    1.335   (21.2% logic, 78.8% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d1[5]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d1[4]

   Delay:               1.110ns  (21.6% logic, 78.4% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.194    R61C44A.CLK to     R61C44A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3708 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.175     R61C44A.Q0 to     R61C42B.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.089     R61C42B.D0 to     R61C42B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5769
ROUTE        90     0.957     R61C42B.F0 to    R65C40C.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    1.415   (20.0% logic, 80.0% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d0[3]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d0[2]

   Delay:               1.110ns  (21.6% logic, 78.4% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.194    R61C44A.CLK to     R61C44A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3708 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.175     R61C44A.Q0 to     R61C42B.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.089     R61C42B.D0 to     R61C42B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5769
ROUTE        90     0.957     R61C42B.F0 to    R65C40D.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    1.415   (20.0% logic, 80.0% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d1[1]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d1[0]

   Delay:               1.110ns  (21.6% logic, 78.4% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.194    R61C44A.CLK to     R61C44A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3708 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.175     R61C44A.Q0 to     R61C42B.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.089     R61C42B.D0 to     R61C42B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5769
ROUTE        90     0.957     R61C42B.F0 to    R65C40A.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    1.415   (20.0% logic, 80.0% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d1[7]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d1[6]

   Delay:               1.110ns  (21.6% logic, 78.4% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.194    R61C44A.CLK to     R61C44A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3708 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.175     R61C44A.Q0 to     R61C42B.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.089     R61C42B.D0 to     R61C42B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5769
ROUTE        90     0.957     R61C42B.F0 to    R65C40B.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    1.415   (20.0% logic, 80.0% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_87  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_88

   Delay:               1.152ns  (20.8% logic, 79.2% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.194    R61C44A.CLK to     R61C44A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3708 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.175     R61C44A.Q0 to     R61C42B.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.089     R61C42B.D0 to     R61C42B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5769
ROUTE        90     0.980     R61C42B.F0 to    R64C39C.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    1.438   (19.7% logic, 80.3% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_enable  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               1.152ns  (20.8% logic, 79.2% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.194    R61C44A.CLK to     R61C44A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3708 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.175     R61C44A.Q0 to     R61C42B.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.089     R61C42B.D0 to     R61C42B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5769
ROUTE        90     0.980     R61C42B.F0 to    R64C39D.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    1.438   (19.7% logic, 80.3% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_12  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               1.152ns  (20.8% logic, 79.2% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.194    R61C44A.CLK to     R61C44A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3708 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.175     R61C44A.Q0 to     R61C42B.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.089     R61C42B.D0 to     R61C42B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5769
ROUTE        90     0.980     R61C42B.F0 to    R64C39A.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    1.438   (19.7% logic, 80.3% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_enable_d0  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               1.152ns  (20.8% logic, 79.2% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.194    R61C44A.CLK to     R61C44A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3708 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.175     R61C44A.Q0 to     R61C42B.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.089     R61C42B.D0 to     R61C42B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5769
ROUTE        90     0.980     R61C42B.F0 to    R64C39B.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    1.438   (19.7% logic, 80.3% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d0[7]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d0[6]

   Delay:               1.231ns  (19.5% logic, 80.5% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.194    R61C44A.CLK to     R61C44A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3708 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.175     R61C44A.Q0 to     R61C42B.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.089     R61C42B.D0 to     R61C42B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5769
ROUTE        90     1.068     R61C42B.F0 to    R66C40D.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    1.526   (18.5% logic, 81.5% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/in_det_BC_1C  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               1.231ns  (19.5% logic, 80.5% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.194    R61C44A.CLK to     R61C44A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3708 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.175     R61C44A.Q0 to     R61C42B.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.089     R61C42B.D0 to     R61C42B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5769
ROUTE        90     1.068     R61C42B.F0 to    R66C40C.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    1.526   (18.5% logic, 81.5% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d0[11]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d0[10]

   Delay:               1.252ns  (19.2% logic, 80.8% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.194    R61C44A.CLK to     R61C44A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3708 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.175     R61C44A.Q0 to     R61C42B.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.089     R61C42B.D0 to     R61C42B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5769
ROUTE        90     1.118     R61C42B.F0 to    R64C41A.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    1.576   (18.0% logic, 82.0% route), 2 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET                           |             |             |
"U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_G|             |             |
EN1.U1_PCIE/s_u1_refclk" 100.000000 MHz |             |             |
PAR_ADJ 10.000000 ;                     |     0.000 ns|     0.175 ns|   1  
                                        |             |             |
FREQUENCY NET                           |             |             |
"U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_G|             |             |
EN1.U1_PCIE/x_pcie_inst/pclk"           |             |             |
250.000000 MHz PAR_ADJ 25.000000 ;      |     0.000 ns|     0.174 ns|   1  
                                        |             |             |
FREQUENCY NET                           |             |             |
"U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_G|             |             |
EN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_r|             |             |
x_fclk_0" 250.000000 MHz PAR_ADJ        |             |             |
25.000000 ;                             |     0.000 ns|     0.174 ns|   1  
                                        |             |             |
FREQUENCY NET                           |             |             |
"U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_G|             |             |
EN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_p|             |             |
clk" 250.000000 MHz PAR_ADJ 25.000000 ; |     0.000 ns|     0.175 ns|   1  
                                        |             |             |
FREQUENCY NET "U1_CORE/s_u1_clk_125"    |             |             |
125.000000 MHz PAR_ADJ 12.500000 ;      |     0.000 ns|     0.165 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

No clock domain analysis is done. To analyze clock domains, please remove the BLOCK INTERCLOCKDOMAIN PATHS preference.


--------------------------------------------------------------------------------
                Connections not covered by the preferences
--------------------------------------------------------------------------------

     Delay                        Element                 Net


--------------------------------------------------------------------------------


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 100772 paths, 5 nets, and 41279 connections (100.00% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

