

================================================================
== Vivado HLS Report for 'mem_write'
================================================================
* Date:           Mon Jun 11 14:12:33 2018

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        mem_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+--------+----------+------------+
    |  Clock | Target | Estimated| Uncertainty|
    +--------+--------+----------+------------+
    |ap_clk  |  800.00|     10.88|      100.00|
    +--------+--------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   19|   19|   19|   19|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                       |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- main_loop_data_loop  |   17|   17|         3|          1|          1|    16|    yes   |
        +-----------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    123|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    225|
|Register         |        -|      -|     115|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     115|    348|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |i_s_fu_211_p2                         |     +    |      0|  0|  10|           1|           2|
    |indvar_flatten_next_fu_191_p2         |     +    |      0|  0|  15|           5|           1|
    |j_1_fu_254_p2                         |     +    |      0|  0|  13|           1|           4|
    |tmp_2_fu_237_p2                       |     +    |      0|  0|  13|           4|           4|
    |ap_block_state3_io                    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_io                    |    and   |      0|  0|   2|           1|           1|
    |axi_data_V_fu_260_p2                  |    and   |      0|  0|  32|          32|          32|
    |out_stream_V_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |out_stream_V_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |out_stream_V_last_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |out_stream_V_last_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |out_stream_V_user_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |out_stream_V_user_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |axi_last_V_fu_243_p2                  |   icmp   |      0|  0|   2|           4|           2|
    |exitcond6_fu_197_p2                   |   icmp   |      0|  0|   2|           4|           5|
    |exitcond_flatten_fu_185_p2            |   icmp   |      0|  0|   3|           5|           6|
    |out_stream_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |out_stream_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |out_stream_V_user_V_1_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |ap_block_pp0_stage0_flag00011001      |    or    |      0|  0|   2|           1|           1|
    |ap_block_state5                       |    or    |      0|  0|   2|           1|           1|
    |j_mid2_fu_203_p3                      |  select  |      0|  0|   4|           1|           1|
    |tmp_mid2_v_v_fu_217_p3                |  select  |      0|  0|   2|           1|           2|
    |ap_enable_pp0                         |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1               |    xor   |      0|  0|   2|           1|           2|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                 |          |      0|  0| 123|          76|          76|
    +--------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2         |   9|          2|    1|          2|
    |axi_user_V_phi_fu_165_p4        |   9|          2|    1|          2|
    |i_phi_fu_152_p4                 |   9|          2|    2|          4|
    |i_reg_148                       |   9|          2|    2|          4|
    |indvar_flatten_reg_137          |   9|          2|    5|         10|
    |j_reg_174                       |   9|          2|    4|          8|
    |out_r_TDATA_blk_n               |   9|          2|    1|          2|
    |out_stream_V_data_V_1_data_out  |   9|          2|   32|         64|
    |out_stream_V_data_V_1_state     |  15|          3|    2|          6|
    |out_stream_V_dest_V_1_state     |  15|          3|    2|          6|
    |out_stream_V_id_V_1_state       |  15|          3|    2|          6|
    |out_stream_V_keep_V_1_state     |  15|          3|    2|          6|
    |out_stream_V_last_V_1_data_out  |   9|          2|    1|          2|
    |out_stream_V_last_V_1_state     |  15|          3|    2|          6|
    |out_stream_V_strb_V_1_state     |  15|          3|    2|          6|
    |out_stream_V_user_V_1_data_out  |   9|          2|    1|          2|
    |out_stream_V_user_V_1_state     |  15|          3|    2|          6|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 225|         47|   66|        148|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_reg_pp0_iter1_exitcond_flatten_reg_271  |   1|   0|    1|          0|
    |axi_last_V_reg_285                         |   1|   0|    1|          0|
    |axi_user_V_reg_159                         |   1|   0|    1|          0|
    |exitcond_flatten_reg_271                   |   1|   0|    1|          0|
    |i_reg_148                                  |   2|   0|    2|          0|
    |indvar_flatten_reg_137                     |   5|   0|    5|          0|
    |j_reg_174                                  |   4|   0|    4|          0|
    |out_stream_V_data_V_1_payload_A            |  32|   0|   32|          0|
    |out_stream_V_data_V_1_payload_B            |  32|   0|   32|          0|
    |out_stream_V_data_V_1_sel_rd               |   1|   0|    1|          0|
    |out_stream_V_data_V_1_sel_wr               |   1|   0|    1|          0|
    |out_stream_V_data_V_1_state                |   2|   0|    2|          0|
    |out_stream_V_dest_V_1_sel_rd               |   1|   0|    1|          0|
    |out_stream_V_dest_V_1_state                |   2|   0|    2|          0|
    |out_stream_V_id_V_1_sel_rd                 |   1|   0|    1|          0|
    |out_stream_V_id_V_1_state                  |   2|   0|    2|          0|
    |out_stream_V_keep_V_1_sel_rd               |   1|   0|    1|          0|
    |out_stream_V_keep_V_1_state                |   2|   0|    2|          0|
    |out_stream_V_last_V_1_payload_A            |   1|   0|    1|          0|
    |out_stream_V_last_V_1_payload_B            |   1|   0|    1|          0|
    |out_stream_V_last_V_1_sel_rd               |   1|   0|    1|          0|
    |out_stream_V_last_V_1_sel_wr               |   1|   0|    1|          0|
    |out_stream_V_last_V_1_state                |   2|   0|    2|          0|
    |out_stream_V_strb_V_1_sel_rd               |   1|   0|    1|          0|
    |out_stream_V_strb_V_1_state                |   2|   0|    2|          0|
    |out_stream_V_user_V_1_payload_A            |   1|   0|    1|          0|
    |out_stream_V_user_V_1_payload_B            |   1|   0|    1|          0|
    |out_stream_V_user_V_1_sel_rd               |   1|   0|    1|          0|
    |out_stream_V_user_V_1_sel_wr               |   1|   0|    1|          0|
    |out_stream_V_user_V_1_state                |   2|   0|    2|          0|
    |tmp_mid2_v_v_reg_280                       |   2|   0|    2|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 115|   0|  115|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+---------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+--------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs |      mem_write      | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs |      mem_write      | return value |
|ap_start                  |  in |    1| ap_ctrl_hs |      mem_write      | return value |
|ap_done                   | out |    1| ap_ctrl_hs |      mem_write      | return value |
|ap_idle                   | out |    1| ap_ctrl_hs |      mem_write      | return value |
|ap_ready                  | out |    1| ap_ctrl_hs |      mem_write      | return value |
|out_r_TDATA               | out |   32|    axis    | out_stream_V_data_V |    pointer   |
|out_r_TVALID              | out |    1|    axis    | out_stream_V_dest_V |    pointer   |
|out_r_TREADY              |  in |    1|    axis    | out_stream_V_dest_V |    pointer   |
|out_r_TDEST               | out |    1|    axis    | out_stream_V_dest_V |    pointer   |
|out_r_TKEEP               | out |    4|    axis    | out_stream_V_keep_V |    pointer   |
|out_r_TSTRB               | out |    4|    axis    | out_stream_V_strb_V |    pointer   |
|out_r_TUSER               | out |    1|    axis    | out_stream_V_user_V |    pointer   |
|out_r_TLAST               | out |    1|    axis    | out_stream_V_last_V |    pointer   |
|out_r_TID                 | out |    1|    axis    |  out_stream_V_id_V  |    pointer   |
|mask                      |  in |   32|   ap_none  |         mask        |    scalar    |
|test_init_arr_V_address0  | out |    3|  ap_memory |   test_init_arr_V   |     array    |
|test_init_arr_V_ce0       | out |    1|  ap_memory |   test_init_arr_V   |     array    |
|test_init_arr_V_q0        |  in |   32|  ap_memory |   test_init_arr_V   |     array    |
+--------------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 1
  Pipeline-0: II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	5  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	2  / true
5 --> 
* FSM state operations: 

 <State 1>: 1.77ns
ST_1: empty (10)  [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([8 x i32]* %test_init_arr_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_7 (11)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecInterface(i32* %out_stream_V_data_V, i4* %out_stream_V_keep_V, i4* %out_stream_V_strb_V, i1* %out_stream_V_user_V, i1* %out_stream_V_last_V, i1* %out_stream_V_id_V, i1* %out_stream_V_dest_V, [5 x i8]* @p_str10441, i32 1, i32 1, [5 x i8]* @p_str10442, i32 0, i32 0, [1 x i8]* @p_str10436, [1 x i8]* @p_str10436, [1 x i8]* @p_str10436, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str10436, [1 x i8]* @p_str10436) nounwind

ST_1: mask_read (12)  [1/1] 0.00ns
:2  %mask_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %mask)

ST_1: StgValue_9 (13)  [1/1] 1.77ns  loc: mem.cpp:24
:3  br label %1


 <State 2>: 10.88ns
ST_2: indvar_flatten (15)  [1/1] 0.00ns
:0  %indvar_flatten = phi i5 [ 0, %0 ], [ %indvar_flatten_next, %.reset ]

ST_2: i (16)  [1/1] 0.00ns  loc: mem.cpp:37
:1  %i = phi i2 [ 0, %0 ], [ %tmp_mid2_v_v, %.reset ]

ST_2: axi_user_V (17)  [1/1] 0.00ns
:2  %axi_user_V = phi i1 [ true, %0 ], [ false, %.reset ]

ST_2: j (18)  [1/1] 0.00ns
:3  %j = phi i4 [ 0, %0 ], [ %j_1, %.reset ]

ST_2: exitcond_flatten (19)  [1/1] 3.31ns
:4  %exitcond_flatten = icmp eq i5 %indvar_flatten, -16

ST_2: indvar_flatten_next (20)  [1/1] 2.66ns
:5  %indvar_flatten_next = add i5 %indvar_flatten, 1

ST_2: StgValue_16 (21)  [1/1] 0.00ns
:6  br i1 %exitcond_flatten, label %2, label %.reset

ST_2: exitcond6 (25)  [1/1] 3.10ns  loc: mem.cpp:26
.reset:2  %exitcond6 = icmp eq i4 %j, -8

ST_2: j_mid2 (26)  [1/1] 2.07ns  loc: mem.cpp:26
.reset:3  %j_mid2 = select i1 %exitcond6, i4 0, i4 %j

ST_2: i_s (27)  [1/1] 2.45ns  loc: mem.cpp:24
.reset:4  %i_s = add i2 1, %i

ST_2: tmp_mid2_v_v (28)  [1/1] 2.07ns  loc: mem.cpp:37
.reset:5  %tmp_mid2_v_v = select i1 %exitcond6, i2 %i_s, i2 %i

ST_2: tmp (29)  [1/1] 0.00ns  loc: mem.cpp:37
.reset:6  %tmp = trunc i2 %tmp_mid2_v_v to i1

ST_2: tmp_mid2 (30)  [1/1] 0.00ns  loc: mem.cpp:37
.reset:7  %tmp_mid2 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp, i3 0)

ST_2: tmp_2 (34)  [1/1] 2.62ns  loc: mem.cpp:37
.reset:11  %tmp_2 = add i4 %j_mid2, %tmp_mid2

ST_2: axi_last_V (35)  [1/1] 3.10ns  loc: mem.cpp:37
.reset:12  %axi_last_V = icmp eq i4 %tmp_2, -1

ST_2: tmp_4 (36)  [1/1] 0.00ns  loc: mem.cpp:43
.reset:13  %tmp_4 = zext i4 %j_mid2 to i64

ST_2: test_init_arr_V_addr (37)  [1/1] 0.00ns  loc: mem.cpp:43
.reset:14  %test_init_arr_V_addr = getelementptr [8 x i32]* %test_init_arr_V, i64 0, i64 %tmp_4

ST_2: test_init_arr_V_load (38)  [2/2] 2.32ns  loc: mem.cpp:43
.reset:15  %test_init_arr_V_load = load i32* %test_init_arr_V_addr, align 4

ST_2: j_1 (42)  [1/1] 2.62ns  loc: mem.cpp:26
.reset:19  %j_1 = add i4 1, %j_mid2


 <State 3>: 4.39ns
ST_3: test_init_arr_V_load (38)  [1/2] 2.32ns  loc: mem.cpp:43
.reset:15  %test_init_arr_V_load = load i32* %test_init_arr_V_addr, align 4

ST_3: axi_data_V (39)  [1/1] 2.07ns  loc: mem.cpp:43
.reset:16  %axi_data_V = and i32 %test_init_arr_V_load, %mask_read

ST_3: StgValue_31 (40)  [2/2] 0.00ns  loc: mem.cpp:45
.reset:17  call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %out_stream_V_data_V, i4* %out_stream_V_keep_V, i4* %out_stream_V_strb_V, i1* %out_stream_V_user_V, i1* %out_stream_V_last_V, i1* %out_stream_V_id_V, i1* %out_stream_V_dest_V, i32 %axi_data_V, i4 -1, i4 undef, i1 %axi_user_V, i1 %axi_last_V, i1 undef, i1 undef)

ST_3: StgValue_32 (43)  [1/1] 0.00ns
.reset:20  br label %1


 <State 4>: 0.00ns
ST_4: StgValue_33 (23)  [1/1] 0.00ns
.reset:0  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @main_loop_data_loop_s)

ST_4: StgValue_34 (24)  [1/1] 0.00ns
.reset:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_4: StgValue_35 (31)  [1/1] 0.00ns  loc: mem.cpp:27
.reset:8  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str10438) nounwind

ST_4: tmp_3 (32)  [1/1] 0.00ns  loc: mem.cpp:27
.reset:9  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str10438)

ST_4: StgValue_37 (33)  [1/1] 0.00ns  loc: mem.cpp:29
.reset:10  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str10436) nounwind

ST_4: StgValue_38 (40)  [1/2] 0.00ns  loc: mem.cpp:45
.reset:17  call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %out_stream_V_data_V, i4* %out_stream_V_keep_V, i4* %out_stream_V_strb_V, i1* %out_stream_V_user_V, i1* %out_stream_V_last_V, i1* %out_stream_V_id_V, i1* %out_stream_V_dest_V, i32 %axi_data_V, i4 -1, i4 undef, i1 %axi_user_V, i1 %axi_last_V, i1 undef, i1 undef)

ST_4: empty_2 (41)  [1/1] 0.00ns  loc: mem.cpp:46
.reset:18  %empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str10438, i32 %tmp_3)


 <State 5>: 0.00ns
ST_5: StgValue_40 (45)  [1/1] 0.00ns  loc: mem.cpp:48
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ out_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ mask]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ test_init_arr_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                (specmemcore      ) [ 000000]
StgValue_7           (specinterface    ) [ 000000]
mask_read            (read             ) [ 001110]
StgValue_9           (br               ) [ 011110]
indvar_flatten       (phi              ) [ 001010]
i                    (phi              ) [ 001010]
axi_user_V           (phi              ) [ 001110]
j                    (phi              ) [ 001010]
exitcond_flatten     (icmp             ) [ 001110]
indvar_flatten_next  (add              ) [ 011110]
StgValue_16          (br               ) [ 000000]
exitcond6            (icmp             ) [ 000000]
j_mid2               (select           ) [ 000000]
i_s                  (add              ) [ 000000]
tmp_mid2_v_v         (select           ) [ 011110]
tmp                  (trunc            ) [ 000000]
tmp_mid2             (bitconcatenate   ) [ 000000]
tmp_2                (add              ) [ 000000]
axi_last_V           (icmp             ) [ 001110]
tmp_4                (zext             ) [ 000000]
test_init_arr_V_addr (getelementptr    ) [ 001100]
j_1                  (add              ) [ 011110]
test_init_arr_V_load (load             ) [ 000000]
axi_data_V           (and              ) [ 001010]
StgValue_32          (br               ) [ 011110]
StgValue_33          (specloopname     ) [ 000000]
StgValue_34          (speclooptripcount) [ 000000]
StgValue_35          (specloopname     ) [ 000000]
tmp_3                (specregionbegin  ) [ 000000]
StgValue_37          (specpipeline     ) [ 000000]
StgValue_38          (write            ) [ 000000]
empty_2              (specregionend    ) [ 000000]
StgValue_40          (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out_stream_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_stream_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_stream_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_stream_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_stream_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_stream_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_stream_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="mask">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mask"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="test_init_arr_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="test_init_arr_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAM_1P_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10441"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10442"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10436"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="main_loop_data_loop_s"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10438"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="mask_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mask_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="0" index="2" bw="4" slack="0"/>
<pin id="100" dir="0" index="3" bw="4" slack="0"/>
<pin id="101" dir="0" index="4" bw="1" slack="0"/>
<pin id="102" dir="0" index="5" bw="1" slack="0"/>
<pin id="103" dir="0" index="6" bw="1" slack="0"/>
<pin id="104" dir="0" index="7" bw="1" slack="0"/>
<pin id="105" dir="0" index="8" bw="32" slack="0"/>
<pin id="106" dir="0" index="9" bw="1" slack="0"/>
<pin id="107" dir="0" index="10" bw="1" slack="0"/>
<pin id="108" dir="0" index="11" bw="1" slack="1"/>
<pin id="109" dir="0" index="12" bw="1" slack="1"/>
<pin id="110" dir="0" index="13" bw="1" slack="0"/>
<pin id="111" dir="0" index="14" bw="1" slack="0"/>
<pin id="112" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_31/3 "/>
</bind>
</comp>

<comp id="125" class="1004" name="test_init_arr_V_addr_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="4" slack="0"/>
<pin id="129" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="test_init_arr_V_addr/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_access_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="3" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="135" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="test_init_arr_V_load/2 "/>
</bind>
</comp>

<comp id="137" class="1005" name="indvar_flatten_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="5" slack="1"/>
<pin id="139" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="141" class="1004" name="indvar_flatten_phi_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="1"/>
<pin id="143" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="5" slack="0"/>
<pin id="145" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="148" class="1005" name="i_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="2" slack="1"/>
<pin id="150" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="152" class="1004" name="i_phi_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="1"/>
<pin id="154" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="2" slack="0"/>
<pin id="156" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="159" class="1005" name="axi_user_V_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="1"/>
<pin id="161" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="axi_user_V (phireg) "/>
</bind>
</comp>

<comp id="165" class="1004" name="axi_user_V_phi_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="1"/>
<pin id="167" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="1" slack="1"/>
<pin id="169" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_user_V/2 "/>
</bind>
</comp>

<comp id="174" class="1005" name="j_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="4" slack="1"/>
<pin id="176" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="178" class="1004" name="j_phi_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="1"/>
<pin id="180" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="4" slack="0"/>
<pin id="182" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="exitcond_flatten_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="5" slack="0"/>
<pin id="187" dir="0" index="1" bw="5" slack="0"/>
<pin id="188" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="indvar_flatten_next_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="5" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="exitcond6_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="4" slack="0"/>
<pin id="199" dir="0" index="1" bw="4" slack="0"/>
<pin id="200" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond6/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="j_mid2_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="0"/>
<pin id="205" dir="0" index="1" bw="4" slack="0"/>
<pin id="206" dir="0" index="2" bw="4" slack="0"/>
<pin id="207" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid2/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="i_s_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="0"/>
<pin id="213" dir="0" index="1" bw="2" slack="0"/>
<pin id="214" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_s/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp_mid2_v_v_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="0" index="1" bw="2" slack="0"/>
<pin id="220" dir="0" index="2" bw="2" slack="0"/>
<pin id="221" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_mid2_v_v/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="tmp_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="2" slack="0"/>
<pin id="227" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="tmp_mid2_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="4" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="1" slack="0"/>
<pin id="233" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_mid2/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="tmp_2_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="4" slack="0"/>
<pin id="239" dir="0" index="1" bw="4" slack="0"/>
<pin id="240" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="axi_last_V_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="4" slack="0"/>
<pin id="245" dir="0" index="1" bw="4" slack="0"/>
<pin id="246" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="axi_last_V/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="tmp_4_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="4" slack="0"/>
<pin id="251" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="j_1_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="4" slack="0"/>
<pin id="257" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="axi_data_V_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="0" index="1" bw="32" slack="2"/>
<pin id="263" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="axi_data_V/3 "/>
</bind>
</comp>

<comp id="266" class="1005" name="mask_read_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="2"/>
<pin id="268" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mask_read "/>
</bind>
</comp>

<comp id="271" class="1005" name="exitcond_flatten_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="1"/>
<pin id="273" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="275" class="1005" name="indvar_flatten_next_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="5" slack="0"/>
<pin id="277" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="280" class="1005" name="tmp_mid2_v_v_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="2" slack="0"/>
<pin id="282" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="tmp_mid2_v_v "/>
</bind>
</comp>

<comp id="285" class="1005" name="axi_last_V_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="1"/>
<pin id="287" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="axi_last_V "/>
</bind>
</comp>

<comp id="290" class="1005" name="test_init_arr_V_addr_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="3" slack="1"/>
<pin id="292" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="test_init_arr_V_addr "/>
</bind>
</comp>

<comp id="295" class="1005" name="j_1_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="4" slack="0"/>
<pin id="297" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="300" class="1005" name="axi_data_V_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="1"/>
<pin id="302" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="axi_data_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="94"><net_src comp="38" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="14" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="113"><net_src comp="68" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="114"><net_src comp="0" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="115"><net_src comp="2" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="116"><net_src comp="4" pin="0"/><net_sink comp="96" pin=3"/></net>

<net id="117"><net_src comp="6" pin="0"/><net_sink comp="96" pin=4"/></net>

<net id="118"><net_src comp="8" pin="0"/><net_sink comp="96" pin=5"/></net>

<net id="119"><net_src comp="10" pin="0"/><net_sink comp="96" pin=6"/></net>

<net id="120"><net_src comp="12" pin="0"/><net_sink comp="96" pin=7"/></net>

<net id="121"><net_src comp="62" pin="0"/><net_sink comp="96" pin=9"/></net>

<net id="122"><net_src comp="70" pin="0"/><net_sink comp="96" pin=10"/></net>

<net id="123"><net_src comp="72" pin="0"/><net_sink comp="96" pin=13"/></net>

<net id="124"><net_src comp="72" pin="0"/><net_sink comp="96" pin=14"/></net>

<net id="130"><net_src comp="16" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="64" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="136"><net_src comp="125" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="140"><net_src comp="40" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="137" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="42" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="148" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="162"><net_src comp="44" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="46" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="159" pin="1"/><net_sink comp="96" pin=11"/></net>

<net id="171"><net_src comp="159" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="172"><net_src comp="159" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="173"><net_src comp="165" pin="4"/><net_sink comp="159" pin=0"/></net>

<net id="177"><net_src comp="48" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="184"><net_src comp="174" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="189"><net_src comp="141" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="50" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="195"><net_src comp="141" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="52" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="201"><net_src comp="178" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="54" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="208"><net_src comp="197" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="48" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="210"><net_src comp="178" pin="4"/><net_sink comp="203" pin=2"/></net>

<net id="215"><net_src comp="56" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="152" pin="4"/><net_sink comp="211" pin=1"/></net>

<net id="222"><net_src comp="197" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="211" pin="2"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="152" pin="4"/><net_sink comp="217" pin=2"/></net>

<net id="228"><net_src comp="217" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="234"><net_src comp="58" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="225" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="236"><net_src comp="60" pin="0"/><net_sink comp="229" pin=2"/></net>

<net id="241"><net_src comp="203" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="229" pin="3"/><net_sink comp="237" pin=1"/></net>

<net id="247"><net_src comp="237" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="62" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="252"><net_src comp="203" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="258"><net_src comp="66" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="203" pin="3"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="132" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="260" pin="2"/><net_sink comp="96" pin=8"/></net>

<net id="269"><net_src comp="90" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="274"><net_src comp="185" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="278"><net_src comp="191" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="283"><net_src comp="217" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="288"><net_src comp="243" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="96" pin=12"/></net>

<net id="293"><net_src comp="125" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="298"><net_src comp="254" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="303"><net_src comp="260" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="96" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_stream_V_data_V | {4 }
	Port: out_stream_V_keep_V | {4 }
	Port: out_stream_V_strb_V | {4 }
	Port: out_stream_V_user_V | {4 }
	Port: out_stream_V_last_V | {4 }
	Port: out_stream_V_id_V | {4 }
	Port: out_stream_V_dest_V | {4 }
	Port: test_init_arr_V | {}
 - Input state : 
	Port: mem_write : out_stream_V_data_V | {}
	Port: mem_write : out_stream_V_keep_V | {}
	Port: mem_write : out_stream_V_strb_V | {}
	Port: mem_write : out_stream_V_user_V | {}
	Port: mem_write : out_stream_V_last_V | {}
	Port: mem_write : out_stream_V_id_V | {}
	Port: mem_write : out_stream_V_dest_V | {}
	Port: mem_write : mask | {1 }
	Port: mem_write : test_init_arr_V | {2 3 }
  - Chain level:
	State 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_16 : 2
		exitcond6 : 1
		j_mid2 : 2
		i_s : 1
		tmp_mid2_v_v : 2
		tmp : 3
		tmp_mid2 : 4
		tmp_2 : 5
		axi_last_V : 6
		tmp_4 : 3
		test_init_arr_V_addr : 4
		test_init_arr_V_load : 5
		j_1 : 3
	State 3
		axi_data_V : 1
		StgValue_31 : 1
	State 4
		empty_2 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          | indvar_flatten_next_fu_191 |    0    |    15   |
|    add   |         i_s_fu_211         |    0    |    10   |
|          |        tmp_2_fu_237        |    0    |    13   |
|          |         j_1_fu_254         |    0    |    13   |
|----------|----------------------------|---------|---------|
|    and   |      axi_data_V_fu_260     |    0    |    32   |
|----------|----------------------------|---------|---------|
|          |   exitcond_flatten_fu_185  |    0    |    2    |
|   icmp   |      exitcond6_fu_197      |    0    |    2    |
|          |      axi_last_V_fu_243     |    0    |    2    |
|----------|----------------------------|---------|---------|
|  select  |        j_mid2_fu_203       |    0    |    4    |
|          |     tmp_mid2_v_v_fu_217    |    0    |    2    |
|----------|----------------------------|---------|---------|
|   read   |    mask_read_read_fu_90    |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |       grp_write_fu_96      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |         tmp_fu_225         |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|       tmp_mid2_fu_229      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |        tmp_4_fu_249        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    95   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     axi_data_V_reg_300     |   32   |
|     axi_last_V_reg_285     |    1   |
|     axi_user_V_reg_159     |    1   |
|  exitcond_flatten_reg_271  |    1   |
|          i_reg_148         |    2   |
| indvar_flatten_next_reg_275|    5   |
|   indvar_flatten_reg_137   |    5   |
|         j_1_reg_295        |    4   |
|          j_reg_174         |    4   |
|      mask_read_reg_266     |   32   |
|test_init_arr_V_addr_reg_290|    3   |
|    tmp_mid2_v_v_reg_280    |    2   |
+----------------------------+--------+
|            Total           |   92   |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|   grp_write_fu_96  |  p8  |   2  |  32  |   64   ||    9    |
|  grp_access_fu_132 |  p0  |   2  |   3  |    6   ||    9    |
| axi_user_V_reg_159 |  p0  |   3  |   1  |    3   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   73   || 5.35275 ||    27   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   95   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |   27   |
|  Register |    -   |   92   |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   92   |   122  |
+-----------+--------+--------+--------+
