--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 16.431 ns
From           : SW[16]
To             : LCD_Display:inst46|DATA_BUS_VALUE[1]
From Clock     : --
To Clock       : CLOCK_50
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 29.601 ns
From           : DEreg_verilog:inst59|ALU_op_de[1]
To             : branch_ctl
From Clock     : CLOCK_50
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 6.097 ns
From           : SW[4]
To             : HEX7[0]
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 0.761 ns
From           : KEY[0]
To             : debounce:inst21|SHIFT_PB[3]
From Clock     : --
To Clock       : CLOCK_50
Failed Paths   : 0

Type           : Clock Setup: 'CLOCK_50'
Slack          : N/A
Required Time  : None
Actual Time    : 26.50 MHz ( period = 37.734 ns )
From           : regfile:inst50|register_array[5][11]
To             : LCD_Display:inst46|DATA_BUS_VALUE[1]
From Clock     : CLOCK_50
To Clock       : CLOCK_50
Failed Paths   : 0

Type           : Clock Setup: 'SW[17]'
Slack          : N/A
Required Time  : None
Actual Time    : 28.35 MHz ( period = 35.276 ns )
From           : FDreg_verilog:inst49|instruction_fd[25]
To             : ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[9]
From Clock     : SW[17]
To Clock       : SW[17]
Failed Paths   : 0

Type           : Clock Setup: 'SW[6]'
Slack          : N/A
Required Time  : None
Actual Time    : 28.35 MHz ( period = 35.276 ns )
From           : FDreg_verilog:inst49|instruction_fd[25]
To             : ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[9]
From Clock     : SW[6]
To Clock       : SW[6]
Failed Paths   : 0

Type           : Clock Setup: 'SW[7]'
Slack          : N/A
Required Time  : None
Actual Time    : 28.35 MHz ( period = 35.276 ns )
From           : FDreg_verilog:inst49|instruction_fd[25]
To             : ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[9]
From Clock     : SW[7]
To Clock       : SW[7]
Failed Paths   : 0

Type           : Clock Hold: 'SW[7]'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : control:inst5|rl[0]
To             : shift:inst20|SO[18]
From Clock     : SW[7]
To Clock       : SW[7]
Failed Paths   : 463

Type           : Clock Hold: 'SW[6]'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : control:inst5|rl[0]
To             : shift:inst20|SO[18]
From Clock     : SW[6]
To Clock       : SW[6]
Failed Paths   : 463

Type           : Clock Hold: 'CLOCK_50'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : control:inst5|rl[0]
To             : shift:inst20|SO[18]
From Clock     : CLOCK_50
To Clock       : CLOCK_50
Failed Paths   : 760

Type           : Clock Hold: 'SW[17]'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : control:inst5|rl[0]
To             : shift:inst20|SO[18]
From Clock     : SW[17]
To Clock       : SW[17]
Failed Paths   : 463

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 2149

--------------------------------------------------------------------------------------

