{
  "top_module": "system_top",
  "instances": [
    {
      "file": "cpu.v",
      "instance_name": "cpu_inst",
      "port_mapping": {
        "clk": "sys_clk",
        "reset": "sys_reset",
        "data_out": "cpu_data",
        "addr_out": "cpu_addr"
      }
    },
    {
      "file": "memory.v", 
      "instance_name": "mem_inst",
      "port_mapping": {
        "clk": "sys_clk",
        "reset": "sys_reset",
        "data_in": "mem_data_in",
        "addr_in": "mem_addr_in",
        "data_out": "mem_data_out"
      }
    }
  ]
}