#Build: Fabric Compiler 2020.3, Build 62942, Sep 29 13:34 2020
#Install: D:\pango\PDS_2020.3\bin
#Application name: pds.exe
#OS: Windows 10 10.0.18363
#Hostname: DESKTOP-FPVEJ74
Generated by Fabric Compiler (version 2020.3 build 62942) at Mon May  9 13:46:41 2022
Compiling architecture definition.
E: Verilog-4073: [F:/pds_project/ConvKing/source/Uart/uart_top.v(line number: 174)] Assignment target rx_data_valid must be of type reg or genvar
E: Verilog-4073: [F:/pds_project/ConvKing/source/Uart/uart_top.v(line number: 179)] Assignment target rx_data_valid must be of type reg or genvar
E: Verilog-4073: [F:/pds_project/ConvKing/source/Uart/uart_top.v(line number: 184)] Assignment target rx_data_valid must be of type reg or genvar
E: Parsing ERROR.
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/Linear/linear_top.v(line number: 3)] Empty port in module declaration
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/mobilenet_invres.v(line number: 1)] Empty port in module declaration
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/mobilenet_top.v(line number: 1)] Empty port in module declaration
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/yolo_aft.v(line number: 1)] Empty port in module declaration
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/yolo_CBL.v(line number: 1)] Empty port in module declaration
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/yolo_mobilenet.v(line number: 1)] Empty port in module declaration
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/yolo_pre.v(line number: 1)] Empty port in module declaration


Process "Compile" started.
Current time: Mon May  9 13:46:47 2022
Compiling architecture definition.
Analyzing project file 'F:/pds_project/ConvKing/ConvKing.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/top.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/top.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/top.v(line number: 3)] Analyzing module top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/top.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Bridge/axi/aq_axi_master.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Bridge/axi/aq_axi_master.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Bridge/axi/aq_axi_master.v(line number: 1)] Analyzing module aq_axi_master (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Bridge/axi/aq_axi_master.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/cmos_8_16bit.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Camera/cmos_8_16bit.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Camera/cmos_8_16bit.v(line number: 3)] Analyzing module cmos_8_16bit (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/cmos_8_16bit.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/cmos_write_req_gen.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Camera/cmos_write_req_gen.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Camera/cmos_write_req_gen.v(line number: 3)] Analyzing module cmos_write_req_gen (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/cmos_write_req_gen.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/frame_fifo_read.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Camera/frame_fifo_read.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Camera/frame_fifo_read.v(line number: 3)] Analyzing module frame_fifo_read (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/frame_fifo_read.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/frame_fifo_write.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Camera/frame_fifo_write.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Camera/frame_fifo_write.v(line number: 3)] Analyzing module frame_fifo_write (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/frame_fifo_write.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/frame_read_write.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Camera/frame_read_write.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Camera/frame_read_write.v(line number: 3)] Analyzing module frame_read_write (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/frame_read_write.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/lut_ov5640_rgb565_1024_768.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Camera/lut_ov5640_rgb565_1024_768.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Camera/lut_ov5640_rgb565_1024_768.v(line number: 3)] Analyzing module lut_ov5640_rgb565_1024_768 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/lut_ov5640_rgb565_1024_768.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_config.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_config.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_config.v(line number: 3)] Analyzing module i2c_config (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_config.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_bit_ctrl.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_bit_ctrl.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_bit_ctrl.v(line number: 143)] Analyzing module i2c_master_bit_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_bit_ctrl.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_byte_ctrl.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_byte_ctrl.v
W: Public-4030: File 'F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_defines.v' has been added. It is skipped.
I: Verilog-0002: [F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_byte_ctrl.v(line number: 4)] Analyzing module i2c_master_byte_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_byte_ctrl.v successfully.
W: Public-4030: File 'F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_defines.v' has been added. It is skipped.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_defines.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_defines.v
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_defines.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_top.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_top.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_top.v(line number: 3)] Analyzing module i2c_master_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_top.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Uart/uart_rx.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Uart/uart_rx.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Uart/uart_rx.v(line number: 3)] Analyzing module uart_rx (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Uart/uart_rx.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Uart/uart_top.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Uart/uart_top.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Uart/uart_top.v(line number: 3)] Analyzing module uart_top (library work)
E: Verilog-4073: [F:/pds_project/ConvKing/source/Uart/uart_top.v(line number: 174)] Assignment target rx_data_valid must be of type reg or genvar
E: Verilog-4073: [F:/pds_project/ConvKing/source/Uart/uart_top.v(line number: 179)] Assignment target rx_data_valid must be of type reg or genvar
E: Verilog-4073: [F:/pds_project/ConvKing/source/Uart/uart_top.v(line number: 184)] Assignment target rx_data_valid must be of type reg or genvar
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Uart/uart_top.v successfully.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
Program Error Out.
I: Flow-6004: Design file modified: "F:/pds_project/ConvKing/source/Uart/uart_top.v". 
Compiling architecture definition.


Process "Compile" started.
Current time: Mon May  9 13:48:19 2022
Compiling architecture definition.
Analyzing project file 'F:/pds_project/ConvKing/ConvKing.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/top.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/top.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/top.v(line number: 3)] Analyzing module top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/top.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Bridge/axi/aq_axi_master.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Bridge/axi/aq_axi_master.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Bridge/axi/aq_axi_master.v(line number: 1)] Analyzing module aq_axi_master (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Bridge/axi/aq_axi_master.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/cmos_8_16bit.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Camera/cmos_8_16bit.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Camera/cmos_8_16bit.v(line number: 3)] Analyzing module cmos_8_16bit (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/cmos_8_16bit.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/cmos_write_req_gen.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Camera/cmos_write_req_gen.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Camera/cmos_write_req_gen.v(line number: 3)] Analyzing module cmos_write_req_gen (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/cmos_write_req_gen.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/frame_fifo_read.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Camera/frame_fifo_read.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Camera/frame_fifo_read.v(line number: 3)] Analyzing module frame_fifo_read (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/frame_fifo_read.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/frame_fifo_write.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Camera/frame_fifo_write.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Camera/frame_fifo_write.v(line number: 3)] Analyzing module frame_fifo_write (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/frame_fifo_write.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/frame_read_write.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Camera/frame_read_write.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Camera/frame_read_write.v(line number: 3)] Analyzing module frame_read_write (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/frame_read_write.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/lut_ov5640_rgb565_1024_768.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Camera/lut_ov5640_rgb565_1024_768.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Camera/lut_ov5640_rgb565_1024_768.v(line number: 3)] Analyzing module lut_ov5640_rgb565_1024_768 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/lut_ov5640_rgb565_1024_768.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_config.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_config.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_config.v(line number: 3)] Analyzing module i2c_config (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_config.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_bit_ctrl.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_bit_ctrl.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_bit_ctrl.v(line number: 143)] Analyzing module i2c_master_bit_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_bit_ctrl.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_byte_ctrl.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_byte_ctrl.v
W: Public-4030: File 'F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_defines.v' has been added. It is skipped.
I: Verilog-0002: [F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_byte_ctrl.v(line number: 4)] Analyzing module i2c_master_byte_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_byte_ctrl.v successfully.
W: Public-4030: File 'F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_defines.v' has been added. It is skipped.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_defines.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_defines.v
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_defines.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_top.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_top.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_top.v(line number: 3)] Analyzing module i2c_master_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_top.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Uart/uart_rx.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Uart/uart_rx.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Uart/uart_rx.v(line number: 3)] Analyzing module uart_rx (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Uart/uart_rx.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Uart/uart_top.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Uart/uart_top.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Uart/uart_top.v(line number: 3)] Analyzing module uart_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Uart/uart_top.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Uart/uart_tx.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Uart/uart_tx.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Uart/uart_tx.v(line number: 3)] Analyzing module uart_tx (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Uart/uart_tx.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/mult_add.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/mult_add.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/mult_add.v(line number: 3)] Analyzing module mult_add (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/mult_add.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/Hdmi/dvi_tx/dvi_encoder.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Peripheral/Hdmi/dvi_tx/dvi_encoder.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Peripheral/Hdmi/dvi_tx/dvi_encoder.v(line number: 3)] Analyzing module dvi_encoder (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/Hdmi/dvi_tx/dvi_encoder.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/Hdmi/dvi_tx/encode.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Peripheral/Hdmi/dvi_tx/encode.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Peripheral/Hdmi/dvi_tx/encode.v(line number: 3)] Analyzing module encode (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/Hdmi/dvi_tx/encode.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v(line number: 3)] Analyzing module serdes_4b_10to1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/Hdmi/color_bar.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Peripheral/Hdmi/color_bar.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Peripheral/Hdmi/color_bar.v(line number: 4)] Analyzing module color_bar (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/Hdmi/color_bar.v successfully.
W: Public-4030: File 'F:/pds_project/ConvKing/source/Peripheral/Hdmi/video_define.v' has been added. It is skipped.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/Hdmi/video_define.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Peripheral/Hdmi/video_define.v
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/Hdmi/video_define.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/Hdmi/video_timing_data.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Peripheral/Hdmi/video_timing_data.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Peripheral/Hdmi/video_timing_data.v(line number: 3)] Analyzing module video_timing_data (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/Hdmi/video_timing_data.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/key.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Peripheral/key.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Peripheral/key.v(line number: 4)] Analyzing module key (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/key.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/key_top.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Peripheral/key_top.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Peripheral/key_top.v(line number: 4)] Analyzing module key_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/key_top.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/ReLU/relu.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Accelerator/ReLU/relu.v
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/ReLU/relu.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/Linear/linear.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Accelerator/Linear/linear.v
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/Linear/linear.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/Linear/linear_top.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Accelerator/Linear/linear_top.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Accelerator/Linear/linear_top.v(line number: 3)] Analyzing module linear_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/Linear/linear_top.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/mobilenet_invres.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Accelerator/mobilenet_invres.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Accelerator/mobilenet_invres.v(line number: 1)] Analyzing module mobilenet_invers (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/mobilenet_invres.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/mobilenet_top.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Accelerator/mobilenet_top.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Accelerator/mobilenet_top.v(line number: 1)] Analyzing module mobilenet_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/mobilenet_top.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/yolo_aft.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Accelerator/yolo_aft.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Accelerator/yolo_aft.v(line number: 1)] Analyzing module yolo_aft (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/yolo_aft.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/yolo_CBL.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Accelerator/yolo_CBL.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Accelerator/yolo_CBL.v(line number: 1)] Analyzing module yolo_cbl (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/yolo_CBL.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/yolo_mobilenet.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Accelerator/yolo_mobilenet.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Accelerator/yolo_mobilenet.v(line number: 1)] Analyzing module yolo_mobilenet (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/yolo_mobilenet.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/yolo_pre.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Accelerator/yolo_pre.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Accelerator/yolo_pre.v(line number: 1)] Analyzing module yolo_pre (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/yolo_pre.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/yolo_top.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Accelerator/yolo_top.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Accelerator/yolo_top.v(line number: 1)] Analyzing module yolo_top (library work)
W: Verilog-2006: [F:/pds_project/ConvKing/source/Accelerator/yolo_top.v(line number: 25)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/pds_project/ConvKing/source/Accelerator/yolo_top.v(line number: 26)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/pds_project/ConvKing/source/Accelerator/yolo_top.v(line number: 27)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/pds_project/ConvKing/source/Accelerator/yolo_top.v(line number: 28)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/pds_project/ConvKing/source/Accelerator/yolo_top.v(line number: 29)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/pds_project/ConvKing/source/Accelerator/yolo_top.v(line number: 30)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/pds_project/ConvKing/source/Accelerator/yolo_top.v(line number: 31)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/pds_project/ConvKing/source/Accelerator/yolo_top.v(line number: 32)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/pds_project/ConvKing/source/Accelerator/yolo_top.v(line number: 33)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/pds_project/ConvKing/source/Accelerator/yolo_top.v(line number: 34)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/pds_project/ConvKing/source/Accelerator/yolo_top.v(line number: 35)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/yolo_top.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/Sdcard/sd_card_cmd.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Peripheral/Sdcard/sd_card_cmd.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Peripheral/Sdcard/sd_card_cmd.v(line number: 3)] Analyzing module sd_card_cmd (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/Sdcard/sd_card_cmd.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/Sdcard/sd_card_sec_read_write.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Peripheral/Sdcard/sd_card_sec_read_write.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Peripheral/Sdcard/sd_card_sec_read_write.v(line number: 3)] Analyzing module sd_card_sec_read_write (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/Sdcard/sd_card_sec_read_write.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/Sdcard/sd_card_top.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Peripheral/Sdcard/sd_card_top.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Peripheral/Sdcard/sd_card_top.v(line number: 165)] Analyzing module sd_card_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/Sdcard/sd_card_top.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/Sdcard/spi_master.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Peripheral/Sdcard/spi_master.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Peripheral/Sdcard/spi_master.v(line number: 3)] Analyzing module spi_master (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/Sdcard/spi_master.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/ax_debounce.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Peripheral/ax_debounce.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Peripheral/ax_debounce.v(line number: 32)] Analyzing module ax_debounce (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/ax_debounce.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/pt_read.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Peripheral/pt_read.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Peripheral/pt_read.v(line number: 3)] Analyzing module pt_read (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/pt_read.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/sd_card_weight.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Peripheral/sd_card_weight.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Peripheral/sd_card_weight.v(line number: 3)] Analyzing module sd_card_weight (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/sd_card_weight.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/temp/conv_buffer.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Accelerator/temp/conv_buffer.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Accelerator/temp/conv_buffer.v(line number: 1)] Analyzing module conv_buffer (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/temp/conv_buffer.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/temp/conv_search.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Accelerator/temp/conv_search.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Accelerator/temp/conv_search.v(line number: 1)] Analyzing module conv_search (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/temp/conv_search.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/temp/conv_top.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Accelerator/temp/conv_top.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Accelerator/temp/conv_top.v(line number: 1)] Analyzing module conv_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/temp/conv_top.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrphy_training_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_data_capture_mem_v1_0.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_data_capture_mem_v1_0.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_data_capture_mem_v1_0.v(line number: 17)] Analyzing module ips_dbc_data_capture_mem_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_data_capture_mem_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/JtagCore/JtagCore.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/JtagCore/JtagCore.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/JtagCore/JtagCore.v(line number: 5)] Analyzing module JtagCore (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/JtagCore/JtagCore.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/mult_add_gen/mult_add_gen.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/mult_add_gen/mult_add_gen.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/mult_add_gen/mult_add_gen.v(line number: 19)] Analyzing module mult_add_gen (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/mult_add_gen/mult_add_gen.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_cfg_reg_file_v1_0.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_cfg_reg_file_v1_0.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_cfg_reg_file_v1_0.v(line number: 14)] Analyzing module ips_dbc_cfg_reg_file_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_cfg_reg_file_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_v1_5_afifo_16i_64o_512.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_v1_5_afifo_16i_64o_512.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_v1_5_afifo_16i_64o_512.v(line number: 25)] Analyzing module ipml_fifo_v1_5_afifo_16i_64o_512 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_v1_5_afifo_16i_64o_512.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_fifo_v1_5_afifo_64i_16o_128.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_fifo_v1_5_afifo_64i_16o_128.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_fifo_v1_5_afifo_64i_16o_128.v(line number: 25)] Analyzing module ipml_fifo_v1_5_afifo_64i_16o_128 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_fifo_v1_5_afifo_64i_16o_128.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_fifo_v1_5_afifo_32i_8o_64depth.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_fifo_v1_5_afifo_32i_8o_64depth.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_fifo_v1_5_afifo_32i_8o_64depth.v(line number: 25)] Analyzing module ipml_fifo_v1_5_afifo_32i_8o_64depth (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_fifo_v1_5_afifo_32i_8o_64depth.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_fifo_v1_5_afifo_8i_32o_64depth.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_fifo_v1_5_afifo_8i_32o_64depth.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_fifo_v1_5_afifo_8i_32o_64depth.v(line number: 25)] Analyzing module ipml_fifo_v1_5_afifo_8i_32o_64depth (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_fifo_v1_5_afifo_8i_32o_64depth.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrphy_reset_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trigger_output_v1_2.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trigger_output_v1_2.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trigger_output_v1_2.v(line number: 16)] Analyzing module ips_dbc_trigger_output_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trigger_output_v1_2.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrc_reset_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/afifo_64i_16o_128.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/afifo_64i_16o_128.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/afifo_64i_16o_128.v(line number: 18)] Analyzing module afifo_64i_16o_128 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/afifo_64i_16o_128.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/afifo_16i_64o_512.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/afifo_16i_64o_512.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/afifo_16i_64o_512.v(line number: 18)] Analyzing module afifo_16i_64o_512 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/afifo_16i_64o_512.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/afifo_32i_8o_64depth.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/afifo_32i_8o_64depth.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/afifo_32i_8o_64depth.v(line number: 18)] Analyzing module afifo_32i_8o_64depth (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/afifo_32i_8o_64depth.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/afifo_8i_32o_64depth.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/afifo_8i_32o_64depth.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/afifo_8i_32o_64depth.v(line number: 18)] Analyzing module afifo_8i_32o_64depth (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/afifo_8i_32o_64depth.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 21)] Analyzing module pll_50_400_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 20)] Analyzing module video_pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_storage_qualification_v1_2.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_storage_qualification_v1_2.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_storage_qualification_v1_2.v(line number: 17)] Analyzing module ips_dbc_storage_qualification_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_storage_qualification_v1_2.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrphy_update_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Analyzing module ipml_fifo_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_rd_addr_gen_v1_3.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_rd_addr_gen_v1_3.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_rd_addr_gen_v1_3.v(line number: 15)] Analyzing module ips_dbc_rd_addr_gen_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_rd_addr_gen_v1_3.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_hub_decode_v1_2.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_hub_decode_v1_2.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_hub_decode_v1_2.v(line number: 18)] Analyzing module ips_dbc_hub_decode_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_hub_decode_v1_2.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/JtagCore/rtl/ips_jtag_hub_v1_2.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/JtagCore/rtl/ips_jtag_hub_v1_2.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/JtagCore/rtl/ips_jtag_hub_v1_2.v(line number: 14)] Analyzing module ips_jtag_hub_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/JtagCore/rtl/ips_jtag_hub_v1_2.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trigger_condition_v1_3.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trigger_condition_v1_3.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trigger_condition_v1_3.v(line number: 17)] Analyzing module ips_dbc_trigger_condition_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trigger_condition_v1_3.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_compare_256b_v1_0.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_compare_256b_v1_0.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_compare_256b_v1_0.v(line number: 13)] Analyzing module ips_dbc_compare_256b_v1_0 (library work)
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_compare_256b_v1_0.v(line number: 482)] Analyzing module subtract_16b (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_compare_256b_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrc_apb_reset_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_top_v1_1.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_top_v1_1.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_top_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_phy_top_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_top_v1_1.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_top_v1_1.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_top_v1_1.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_top_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrc_top_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_top_v1_1.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trig_unit_v1_3.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trig_unit_v1_3.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trig_unit_v1_3.v(line number: 18)] Analyzing module ips_dbc_trig_unit_v1_3 (library work)
W: Verilog-2018: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trig_unit_v1_3.v(line number: 780)] The value type of attribute syn_allow_retiming is illegal, ignore the attribute
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trig_unit_v1_3.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/DebugCore/DebugCore.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/DebugCore/DebugCore.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/DebugCore/DebugCore.v(line number: 5)] Analyzing module DebugCore (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/DebugCore/DebugCore.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_storage_condition_v1_3.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_storage_condition_v1_3.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_storage_condition_v1_3.v(line number: 17)] Analyzing module ips_dbc_storage_condition_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_storage_condition_v1_3.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 21)] Analyzing module ddr3_core (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/mult_add_gen/rtl/ipml_multadd_v1_1_mult_add_gen.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/mult_add_gen/rtl/ipml_multadd_v1_1_mult_add_gen.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/mult_add_gen/rtl/ipml_multadd_v1_1_mult_add_gen.v(line number: 18)] Analyzing module ipml_multadd_v1_1_mult_add_gen (library work)
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/mult_add_gen/rtl/ipml_multadd_v1_1_mult_add_gen.v(line number: 143)] System task enable $display ignored for synthesis
W: Verilog-2010: [F:/pds_project/ConvKing/ipcore/mult_add_gen/rtl/ipml_multadd_v1_1_mult_add_gen.v(line number: 140)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/mult_add_gen/rtl/ipml_multadd_v1_1_mult_add_gen.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 20)] Analyzing module ipml_sdpram_v1_5_afifo_16i_64o_512 (library work)
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 308)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 309)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 312)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 316)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 320)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 324)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 328)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 329)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 332)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 333)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 336)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 337)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 340)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 341)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 344)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 345)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 348)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 349)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 352)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 353)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 356)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 357)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 360)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 361)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 364)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 365)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 368)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 369)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 373)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 374)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 377)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 378)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 382)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 383)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 386)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 387)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 390)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 391)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 394)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 395)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 398)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 399)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 404)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 405)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 408)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 409)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 414)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 415)] System task enable $finish ignored for synthesis
W: Verilog-2010: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 306)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 20)] Analyzing module ipml_sdpram_v1_5_afifo_64i_16o_128 (library work)
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 308)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 309)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 312)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 316)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 320)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 324)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 328)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 329)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 332)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 333)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 336)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 337)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 340)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 341)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 344)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 345)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 348)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 349)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 352)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 353)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 356)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 357)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 360)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 361)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 364)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 365)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 368)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 369)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 373)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 374)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 377)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 378)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 382)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 383)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 386)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 387)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 390)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 391)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 394)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 395)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 398)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 399)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 404)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 405)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 408)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 409)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 414)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 415)] System task enable $finish ignored for synthesis
W: Verilog-2010: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 306)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 20)] Analyzing module ipml_sdpram_v1_5_afifo_32i_8o_64depth (library work)
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 308)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 309)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 312)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 316)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 320)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 324)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 328)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 329)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 332)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 333)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 336)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 337)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 340)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 341)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 344)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 345)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 348)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 349)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 352)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 353)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 356)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 357)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 360)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 361)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 364)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 365)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 368)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 369)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 373)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 374)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 377)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 378)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 382)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 383)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 386)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 387)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 390)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 391)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 394)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 395)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 398)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 399)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 404)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 405)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 408)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 409)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 414)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 415)] System task enable $finish ignored for synthesis
W: Verilog-2010: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 306)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 20)] Analyzing module ipml_sdpram_v1_5_afifo_8i_32o_64depth (library work)
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 308)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 309)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 312)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 316)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 320)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 324)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 328)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 329)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 332)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 333)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 336)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 337)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 340)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 341)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 344)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 345)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 348)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 349)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 352)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 353)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 356)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 357)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 360)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 361)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 364)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 365)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 368)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 369)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 373)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 374)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 377)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 378)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 382)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 383)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 386)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 387)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 390)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 391)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 394)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 395)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 398)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 399)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 404)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 405)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 408)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 409)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 414)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 415)] System task enable $finish ignored for synthesis
W: Verilog-2010: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 306)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_phy_io_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 20)] Analyzing module ips_dbc_debug_core_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v successfully.
 0.490277s wall, 0.359375s user + 0.125000s system = 0.484375s CPU (98.8%)
Start rtl-elaborate.
I: Module "top" is set as top module.
I: Verilog-0003: [F:/pds_project/ConvKing/source/top.v(line number: 3)] Elaborating module top
I: Verilog-0003: [D:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 395)] Elaborating module GTP_CLKBUFG
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 20)] Elaborating module video_pll
I: Verilog-0003: [D:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 19818)] Elaborating module GTP_PLL_E1
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 122)] Net clkfb in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 125)] Net pfden in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 126)] Net clkout0_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 127)] Net clkout0_2pad_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 128)] Net clkout1_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 129)] Net clkout2_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 130)] Net clkout3_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 131)] Net clkout4_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 132)] Net clkout5_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 133)] Net dyn_idiv in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 134)] Net dyn_odiv0 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 135)] Net dyn_odiv1 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 136)] Net dyn_odiv2 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 137)] Net dyn_odiv3 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 138)] Net dyn_odiv4 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 139)] Net dyn_fdiv in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 140)] Net dyn_duty0 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 141)] Net dyn_duty1 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 142)] Net dyn_duty2 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_duty3 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_duty4 in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase0[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase0[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase0[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase0[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase0[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase0[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase0[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase0[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase0[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase0[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase0[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase0[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase0[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase1[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase1[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase1[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase1[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase1[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase1[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase1[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase1[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase1[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase1[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase1[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase1[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase1[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase2[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase2[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase2[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase2[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase2[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase2[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase2[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase2[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase2[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase2[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase2[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase2[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase2[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase3[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase3[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase3[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase3[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase3[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase3[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase3[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase3[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase3[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase3[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase3[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase3[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase3[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase4[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase4[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase4[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase4[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase4[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase4[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase4[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase4[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase4[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase4[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase4[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase4[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase4[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 153)] Net icp_base in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 154)] Net icp_sel in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 155)] Net lpfres_sel in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 156)] Net cripple_sel in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 157)] Net phase_sel in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 158)] Net phase_dir in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 159)] Net phase_step_n in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 160)] Net load_phase in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 161)] Net dyn_mdiv in module video_pll does not have a driver, tie it to 0
I: Verilog-0003: [F:/pds_project/ConvKing/source/Peripheral/key_top.v(line number: 4)] Elaborating module key_top
I: Verilog-0003: [F:/pds_project/ConvKing/source/Peripheral/key.v(line number: 4)] Elaborating module key
I: Verilog-0003: [F:/pds_project/ConvKing/source/Peripheral/key.v(line number: 4)] Elaborating module key
W: Verilog-2019: [F:/pds_project/ConvKing/source/top.v(line number: 145)] Width mismatch between port led_indicate_o and signal bound to it for instantiated module key_top
I: Verilog-0003: [F:/pds_project/ConvKing/source/Peripheral/sd_card_weight.v(line number: 3)] Elaborating module sd_card_weight
I: Verilog-0003: [F:/pds_project/ConvKing/source/Peripheral/ax_debounce.v(line number: 32)] Elaborating module ax_debounce
I: Verilog-0003: [F:/pds_project/ConvKing/source/Peripheral/pt_read.v(line number: 3)] Elaborating module pt_read
I: Verilog-0003: [F:/pds_project/ConvKing/source/Peripheral/Sdcard/sd_card_top.v(line number: 165)] Elaborating module sd_card_top
I: Verilog-0003: [F:/pds_project/ConvKing/source/Peripheral/Sdcard/sd_card_sec_read_write.v(line number: 3)] Elaborating module sd_card_sec_read_write
W: Verilog-2021: [F:/pds_project/ConvKing/source/Peripheral/Sdcard/sd_card_sec_read_write.v(line number: 41)] Net read_data in module sd_card_sec_read_write does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/source/Peripheral/Sdcard/sd_card_sec_read_write.v(line number: 42)] Net timer in module sd_card_sec_read_write does not have a driver, tie it to 0
I: Verilog-0003: [F:/pds_project/ConvKing/source/Peripheral/Sdcard/sd_card_cmd.v(line number: 3)] Elaborating module sd_card_cmd
I: Verilog-0003: [F:/pds_project/ConvKing/source/Peripheral/Sdcard/spi_master.v(line number: 3)] Elaborating module spi_master
W: Verilog-2023: [F:/pds_project/ConvKing/source/Peripheral/sd_card_weight.v(line number: 64)] Give initial value 0 for the no drive pin sd_sec_write_data in module instance
I: Verilog-0003: [F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_config.v(line number: 3)] Elaborating module i2c_config
I: Verilog-0003: [F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_top.v(line number: 3)] Elaborating module i2c_master_top
I: Verilog-0003: [F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_byte_ctrl.v(line number: 4)] Elaborating module i2c_master_byte_ctrl
W: Sdm-2008: The attribute named enum_state is not legal, then it has no effect, ignore its value.
I: Verilog-0003: [F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_bit_ctrl.v(line number: 143)] Elaborating module i2c_master_bit_ctrl
W: Sdm-2008: The attribute named enum_state is not legal, then it has no effect, ignore its value.
W: Directive full_case is effective
W: Directive full_case is effective
W: Verilog-2036: [F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_config.v(line number: 103)] Net i2c_read_req connected to input port of module instance has no driver, tie it to 0
I: Verilog-0003: [F:/pds_project/ConvKing/source/Camera/lut_ov5640_rgb565_1024_768.v(line number: 3)] Elaborating module lut_ov5640_rgb565_1024_768
I: Verilog-0003: [F:/pds_project/ConvKing/source/Camera/cmos_8_16bit.v(line number: 3)] Elaborating module cmos_8_16bit
I: Verilog-0003: [F:/pds_project/ConvKing/source/Camera/cmos_write_req_gen.v(line number: 3)] Elaborating module cmos_write_req_gen
I: Verilog-0003: [F:/pds_project/ConvKing/source/Peripheral/Hdmi/video_timing_data.v(line number: 3)] Elaborating module video_timing_data
I: Verilog-0003: [F:/pds_project/ConvKing/source/Peripheral/Hdmi/color_bar.v(line number: 4)] Elaborating module color_bar
W: Verilog-2021: [F:/pds_project/ConvKing/source/Peripheral/Hdmi/color_bar.v(line number: 145)] Net active_y in module color_bar does not have a driver, tie it to 0
I: Verilog-0003: [F:/pds_project/ConvKing/source/Accelerator/yolo_top.v(line number: 1)] Elaborating module yolo_top
I: Verilog-0003: [F:/pds_project/ConvKing/source/Accelerator/temp/conv_top.v(line number: 1)] Elaborating module conv_top
I: Verilog-0003: [F:/pds_project/ConvKing/source/Accelerator/temp/conv_buffer.v(line number: 1)] Elaborating module conv_buffer
I: Verilog-0003: [F:/pds_project/ConvKing/source/Accelerator/temp/conv_search.v(line number: 1)] Elaborating module conv_search
W: Verilog-2024: [F:/pds_project/ConvKing/source/Accelerator/temp/conv_top.v(line number: 1)] Give an initial value for the no drive output pin result in graph of sdm module conv_top
W: Verilog-2019: [F:/pds_project/ConvKing/source/Accelerator/yolo_top.v(line number: 63)] Width mismatch between port img and signal bound to it for instantiated module conv_top
W: Verilog-2036: [F:/pds_project/ConvKing/source/Accelerator/yolo_top.v(line number: 75)] Net weight connected to input port of module instance has no driver, tie it to 0
W: Verilog-2036: [F:/pds_project/ConvKing/source/Accelerator/yolo_top.v(line number: 75)] Net bias connected to input port of module instance has no driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/source/Accelerator/yolo_top.v(line number: 38)] Net clk_en in module yolo_top does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/source/Accelerator/yolo_top.v(line number: 39)] Net rst_n in module yolo_top does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/source/Accelerator/yolo_top.v(line number: 40)] Net conv_en in module yolo_top does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/source/Accelerator/yolo_top.v(line number: 41)] Net img in module yolo_top does not have a driver, tie it to 0
I: Verilog-0003: [F:/pds_project/ConvKing/source/Peripheral/Hdmi/dvi_tx/dvi_encoder.v(line number: 3)] Elaborating module dvi_encoder
I: Verilog-0003: [F:/pds_project/ConvKing/source/Peripheral/Hdmi/dvi_tx/encode.v(line number: 3)] Elaborating module encode
I: Verilog-0003: [F:/pds_project/ConvKing/source/Peripheral/Hdmi/dvi_tx/encode.v(line number: 3)] Elaborating module encode
I: Verilog-0003: [F:/pds_project/ConvKing/source/Peripheral/Hdmi/dvi_tx/encode.v(line number: 3)] Elaborating module encode
I: Verilog-0003: [F:/pds_project/ConvKing/source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v(line number: 3)] Elaborating module serdes_4b_10to1
I: Verilog-0003: [D:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18517)] Elaborating module GTP_OSERDES
I: Verilog-0003: [D:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18630)] Elaborating module GTP_OUTBUFT
I: Verilog-0003: [F:/pds_project/ConvKing/source/Uart/uart_top.v(line number: 3)] Elaborating module uart_top
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/afifo_32i_8o_64depth.v(line number: 18)] Elaborating module afifo_32i_8o_64depth
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_fifo_v1_5_afifo_32i_8o_64depth.v(line number: 25)] Elaborating module ipml_fifo_v1_5_afifo_32i_8o_64depth
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 20)] Elaborating module ipml_sdpram_v1_5_afifo_32i_8o_64depth
W: Verilog-2039: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 469)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 481)] Case condition never applies
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 482)] Case condition never applies
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 483)] Case condition never applies
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 484)] Case condition never applies
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 484)] Case condition never applies
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 485)] Case condition never applies
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 485)] Case condition never applies
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 676)] Case condition never applies
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 677)] Case condition never applies
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 678)] Case condition never applies
I: Verilog-0003: [D:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 1954)] Elaborating module GTP_DRM18K
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 571)] Net gen_j_wd in module ipml_sdpram_v1_5_afifo_32i_8o_64depth does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 767)] Net DA_bus[8] in module ipml_sdpram_v1_5_afifo_32i_8o_64depth does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 767)] Net DA_bus[17] in module ipml_sdpram_v1_5_afifo_32i_8o_64depth does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 768)] Net DB_bus[8] in module ipml_sdpram_v1_5_afifo_32i_8o_64depth does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 768)] Net DB_bus[17] in module ipml_sdpram_v1_5_afifo_32i_8o_64depth does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 1084)] Net cs_rd in module ipml_sdpram_v1_5_afifo_32i_8o_64depth does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 1098)] Net gen_i_rd in module ipml_sdpram_v1_5_afifo_32i_8o_64depth does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 1098)] Net gen_j_rd in module ipml_sdpram_v1_5_afifo_32i_8o_64depth does not have a driver, tie it to 0
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Elaborating module ipml_fifo_ctrl_v1_3
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 73)] Net asyn_almost_full in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 75)] Net asyn_almost_empty in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 76)] Net syn_wfull in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 77)] Net syn_almost_full in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 78)] Net syn_rempty in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 79)] Net syn_almost_empty in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/afifo_32i_8o_64depth.v(line number: 120)] Net wr_byte_en in module afifo_32i_8o_64depth does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/afifo_32i_8o_64depth.v(line number: 128)] Net rd_oce in module afifo_32i_8o_64depth does not have a driver, tie it to 0
I: Verilog-0003: [F:/pds_project/ConvKing/source/Uart/uart_rx.v(line number: 3)] Elaborating module uart_rx
E: Verilog-4133: [F:/pds_project/ConvKing/source/Uart/uart_top.v(line number: 198)] Connection rx_data_valid for output of module instantiation is not wire
Program Error Out.
I: Flow-6004: Design file modified: "F:/pds_project/ConvKing/source/Uart/uart_top.v". 
Compiling architecture definition.


Process "Compile" started.
Current time: Mon May  9 13:49:49 2022
Compiling architecture definition.
Analyzing project file 'F:/pds_project/ConvKing/ConvKing.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/top.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/top.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/top.v(line number: 3)] Analyzing module top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/top.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Bridge/axi/aq_axi_master.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Bridge/axi/aq_axi_master.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Bridge/axi/aq_axi_master.v(line number: 1)] Analyzing module aq_axi_master (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Bridge/axi/aq_axi_master.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/cmos_8_16bit.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Camera/cmos_8_16bit.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Camera/cmos_8_16bit.v(line number: 3)] Analyzing module cmos_8_16bit (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/cmos_8_16bit.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/cmos_write_req_gen.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Camera/cmos_write_req_gen.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Camera/cmos_write_req_gen.v(line number: 3)] Analyzing module cmos_write_req_gen (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/cmos_write_req_gen.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/frame_fifo_read.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Camera/frame_fifo_read.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Camera/frame_fifo_read.v(line number: 3)] Analyzing module frame_fifo_read (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/frame_fifo_read.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/frame_fifo_write.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Camera/frame_fifo_write.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Camera/frame_fifo_write.v(line number: 3)] Analyzing module frame_fifo_write (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/frame_fifo_write.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/frame_read_write.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Camera/frame_read_write.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Camera/frame_read_write.v(line number: 3)] Analyzing module frame_read_write (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/frame_read_write.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/lut_ov5640_rgb565_1024_768.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Camera/lut_ov5640_rgb565_1024_768.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Camera/lut_ov5640_rgb565_1024_768.v(line number: 3)] Analyzing module lut_ov5640_rgb565_1024_768 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/lut_ov5640_rgb565_1024_768.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_config.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_config.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_config.v(line number: 3)] Analyzing module i2c_config (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_config.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_bit_ctrl.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_bit_ctrl.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_bit_ctrl.v(line number: 143)] Analyzing module i2c_master_bit_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_bit_ctrl.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_byte_ctrl.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_byte_ctrl.v
W: Public-4030: File 'F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_defines.v' has been added. It is skipped.
I: Verilog-0002: [F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_byte_ctrl.v(line number: 4)] Analyzing module i2c_master_byte_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_byte_ctrl.v successfully.
W: Public-4030: File 'F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_defines.v' has been added. It is skipped.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_defines.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_defines.v
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_defines.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_top.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_top.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_top.v(line number: 3)] Analyzing module i2c_master_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_top.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Uart/uart_rx.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Uart/uart_rx.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Uart/uart_rx.v(line number: 3)] Analyzing module uart_rx (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Uart/uart_rx.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Uart/uart_top.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Uart/uart_top.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Uart/uart_top.v(line number: 3)] Analyzing module uart_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Uart/uart_top.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Uart/uart_tx.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Uart/uart_tx.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Uart/uart_tx.v(line number: 3)] Analyzing module uart_tx (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Uart/uart_tx.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/mult_add.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/mult_add.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/mult_add.v(line number: 3)] Analyzing module mult_add (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/mult_add.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/Hdmi/dvi_tx/dvi_encoder.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Peripheral/Hdmi/dvi_tx/dvi_encoder.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Peripheral/Hdmi/dvi_tx/dvi_encoder.v(line number: 3)] Analyzing module dvi_encoder (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/Hdmi/dvi_tx/dvi_encoder.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/Hdmi/dvi_tx/encode.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Peripheral/Hdmi/dvi_tx/encode.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Peripheral/Hdmi/dvi_tx/encode.v(line number: 3)] Analyzing module encode (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/Hdmi/dvi_tx/encode.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v(line number: 3)] Analyzing module serdes_4b_10to1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/Hdmi/color_bar.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Peripheral/Hdmi/color_bar.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Peripheral/Hdmi/color_bar.v(line number: 4)] Analyzing module color_bar (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/Hdmi/color_bar.v successfully.
W: Public-4030: File 'F:/pds_project/ConvKing/source/Peripheral/Hdmi/video_define.v' has been added. It is skipped.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/Hdmi/video_define.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Peripheral/Hdmi/video_define.v
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/Hdmi/video_define.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/Hdmi/video_timing_data.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Peripheral/Hdmi/video_timing_data.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Peripheral/Hdmi/video_timing_data.v(line number: 3)] Analyzing module video_timing_data (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/Hdmi/video_timing_data.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/key.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Peripheral/key.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Peripheral/key.v(line number: 4)] Analyzing module key (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/key.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/key_top.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Peripheral/key_top.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Peripheral/key_top.v(line number: 4)] Analyzing module key_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/key_top.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/ReLU/relu.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Accelerator/ReLU/relu.v
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/ReLU/relu.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/Linear/linear.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Accelerator/Linear/linear.v
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/Linear/linear.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/Linear/linear_top.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Accelerator/Linear/linear_top.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Accelerator/Linear/linear_top.v(line number: 3)] Analyzing module linear_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/Linear/linear_top.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/mobilenet_invres.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Accelerator/mobilenet_invres.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Accelerator/mobilenet_invres.v(line number: 1)] Analyzing module mobilenet_invers (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/mobilenet_invres.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/mobilenet_top.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Accelerator/mobilenet_top.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Accelerator/mobilenet_top.v(line number: 1)] Analyzing module mobilenet_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/mobilenet_top.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/yolo_aft.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Accelerator/yolo_aft.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Accelerator/yolo_aft.v(line number: 1)] Analyzing module yolo_aft (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/yolo_aft.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/yolo_CBL.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Accelerator/yolo_CBL.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Accelerator/yolo_CBL.v(line number: 1)] Analyzing module yolo_cbl (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/yolo_CBL.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/yolo_mobilenet.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Accelerator/yolo_mobilenet.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Accelerator/yolo_mobilenet.v(line number: 1)] Analyzing module yolo_mobilenet (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/yolo_mobilenet.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/yolo_pre.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Accelerator/yolo_pre.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Accelerator/yolo_pre.v(line number: 1)] Analyzing module yolo_pre (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/yolo_pre.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/yolo_top.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Accelerator/yolo_top.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Accelerator/yolo_top.v(line number: 1)] Analyzing module yolo_top (library work)
W: Verilog-2006: [F:/pds_project/ConvKing/source/Accelerator/yolo_top.v(line number: 25)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/pds_project/ConvKing/source/Accelerator/yolo_top.v(line number: 26)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/pds_project/ConvKing/source/Accelerator/yolo_top.v(line number: 27)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/pds_project/ConvKing/source/Accelerator/yolo_top.v(line number: 28)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/pds_project/ConvKing/source/Accelerator/yolo_top.v(line number: 29)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/pds_project/ConvKing/source/Accelerator/yolo_top.v(line number: 30)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/pds_project/ConvKing/source/Accelerator/yolo_top.v(line number: 31)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/pds_project/ConvKing/source/Accelerator/yolo_top.v(line number: 32)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/pds_project/ConvKing/source/Accelerator/yolo_top.v(line number: 33)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/pds_project/ConvKing/source/Accelerator/yolo_top.v(line number: 34)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/pds_project/ConvKing/source/Accelerator/yolo_top.v(line number: 35)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/yolo_top.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/Sdcard/sd_card_cmd.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Peripheral/Sdcard/sd_card_cmd.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Peripheral/Sdcard/sd_card_cmd.v(line number: 3)] Analyzing module sd_card_cmd (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/Sdcard/sd_card_cmd.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/Sdcard/sd_card_sec_read_write.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Peripheral/Sdcard/sd_card_sec_read_write.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Peripheral/Sdcard/sd_card_sec_read_write.v(line number: 3)] Analyzing module sd_card_sec_read_write (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/Sdcard/sd_card_sec_read_write.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/Sdcard/sd_card_top.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Peripheral/Sdcard/sd_card_top.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Peripheral/Sdcard/sd_card_top.v(line number: 165)] Analyzing module sd_card_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/Sdcard/sd_card_top.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/Sdcard/spi_master.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Peripheral/Sdcard/spi_master.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Peripheral/Sdcard/spi_master.v(line number: 3)] Analyzing module spi_master (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/Sdcard/spi_master.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/ax_debounce.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Peripheral/ax_debounce.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Peripheral/ax_debounce.v(line number: 32)] Analyzing module ax_debounce (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/ax_debounce.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/pt_read.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Peripheral/pt_read.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Peripheral/pt_read.v(line number: 3)] Analyzing module pt_read (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/pt_read.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/sd_card_weight.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Peripheral/sd_card_weight.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Peripheral/sd_card_weight.v(line number: 3)] Analyzing module sd_card_weight (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/sd_card_weight.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/temp/conv_buffer.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Accelerator/temp/conv_buffer.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Accelerator/temp/conv_buffer.v(line number: 1)] Analyzing module conv_buffer (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/temp/conv_buffer.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/temp/conv_search.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Accelerator/temp/conv_search.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Accelerator/temp/conv_search.v(line number: 1)] Analyzing module conv_search (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/temp/conv_search.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/temp/conv_top.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Accelerator/temp/conv_top.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Accelerator/temp/conv_top.v(line number: 1)] Analyzing module conv_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/temp/conv_top.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrphy_training_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_data_capture_mem_v1_0.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_data_capture_mem_v1_0.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_data_capture_mem_v1_0.v(line number: 17)] Analyzing module ips_dbc_data_capture_mem_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_data_capture_mem_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/JtagCore/JtagCore.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/JtagCore/JtagCore.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/JtagCore/JtagCore.v(line number: 5)] Analyzing module JtagCore (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/JtagCore/JtagCore.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/mult_add_gen/mult_add_gen.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/mult_add_gen/mult_add_gen.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/mult_add_gen/mult_add_gen.v(line number: 19)] Analyzing module mult_add_gen (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/mult_add_gen/mult_add_gen.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_cfg_reg_file_v1_0.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_cfg_reg_file_v1_0.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_cfg_reg_file_v1_0.v(line number: 14)] Analyzing module ips_dbc_cfg_reg_file_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_cfg_reg_file_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_v1_5_afifo_16i_64o_512.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_v1_5_afifo_16i_64o_512.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_v1_5_afifo_16i_64o_512.v(line number: 25)] Analyzing module ipml_fifo_v1_5_afifo_16i_64o_512 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_v1_5_afifo_16i_64o_512.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_fifo_v1_5_afifo_64i_16o_128.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_fifo_v1_5_afifo_64i_16o_128.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_fifo_v1_5_afifo_64i_16o_128.v(line number: 25)] Analyzing module ipml_fifo_v1_5_afifo_64i_16o_128 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_fifo_v1_5_afifo_64i_16o_128.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_fifo_v1_5_afifo_32i_8o_64depth.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_fifo_v1_5_afifo_32i_8o_64depth.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_fifo_v1_5_afifo_32i_8o_64depth.v(line number: 25)] Analyzing module ipml_fifo_v1_5_afifo_32i_8o_64depth (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_fifo_v1_5_afifo_32i_8o_64depth.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_fifo_v1_5_afifo_8i_32o_64depth.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_fifo_v1_5_afifo_8i_32o_64depth.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_fifo_v1_5_afifo_8i_32o_64depth.v(line number: 25)] Analyzing module ipml_fifo_v1_5_afifo_8i_32o_64depth (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_fifo_v1_5_afifo_8i_32o_64depth.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrphy_reset_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trigger_output_v1_2.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trigger_output_v1_2.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trigger_output_v1_2.v(line number: 16)] Analyzing module ips_dbc_trigger_output_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trigger_output_v1_2.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrc_reset_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/afifo_64i_16o_128.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/afifo_64i_16o_128.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/afifo_64i_16o_128.v(line number: 18)] Analyzing module afifo_64i_16o_128 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/afifo_64i_16o_128.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/afifo_16i_64o_512.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/afifo_16i_64o_512.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/afifo_16i_64o_512.v(line number: 18)] Analyzing module afifo_16i_64o_512 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/afifo_16i_64o_512.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/afifo_32i_8o_64depth.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/afifo_32i_8o_64depth.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/afifo_32i_8o_64depth.v(line number: 18)] Analyzing module afifo_32i_8o_64depth (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/afifo_32i_8o_64depth.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/afifo_8i_32o_64depth.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/afifo_8i_32o_64depth.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/afifo_8i_32o_64depth.v(line number: 18)] Analyzing module afifo_8i_32o_64depth (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/afifo_8i_32o_64depth.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 21)] Analyzing module pll_50_400_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 20)] Analyzing module video_pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_storage_qualification_v1_2.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_storage_qualification_v1_2.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_storage_qualification_v1_2.v(line number: 17)] Analyzing module ips_dbc_storage_qualification_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_storage_qualification_v1_2.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrphy_update_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Analyzing module ipml_fifo_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_rd_addr_gen_v1_3.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_rd_addr_gen_v1_3.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_rd_addr_gen_v1_3.v(line number: 15)] Analyzing module ips_dbc_rd_addr_gen_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_rd_addr_gen_v1_3.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_hub_decode_v1_2.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_hub_decode_v1_2.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_hub_decode_v1_2.v(line number: 18)] Analyzing module ips_dbc_hub_decode_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_hub_decode_v1_2.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/JtagCore/rtl/ips_jtag_hub_v1_2.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/JtagCore/rtl/ips_jtag_hub_v1_2.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/JtagCore/rtl/ips_jtag_hub_v1_2.v(line number: 14)] Analyzing module ips_jtag_hub_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/JtagCore/rtl/ips_jtag_hub_v1_2.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trigger_condition_v1_3.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trigger_condition_v1_3.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trigger_condition_v1_3.v(line number: 17)] Analyzing module ips_dbc_trigger_condition_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trigger_condition_v1_3.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_compare_256b_v1_0.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_compare_256b_v1_0.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_compare_256b_v1_0.v(line number: 13)] Analyzing module ips_dbc_compare_256b_v1_0 (library work)
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_compare_256b_v1_0.v(line number: 482)] Analyzing module subtract_16b (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_compare_256b_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrc_apb_reset_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_top_v1_1.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_top_v1_1.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_top_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_phy_top_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_top_v1_1.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_top_v1_1.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_top_v1_1.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_top_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrc_top_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_top_v1_1.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trig_unit_v1_3.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trig_unit_v1_3.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trig_unit_v1_3.v(line number: 18)] Analyzing module ips_dbc_trig_unit_v1_3 (library work)
W: Verilog-2018: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trig_unit_v1_3.v(line number: 780)] The value type of attribute syn_allow_retiming is illegal, ignore the attribute
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trig_unit_v1_3.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/DebugCore/DebugCore.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/DebugCore/DebugCore.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/DebugCore/DebugCore.v(line number: 5)] Analyzing module DebugCore (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/DebugCore/DebugCore.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_storage_condition_v1_3.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_storage_condition_v1_3.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_storage_condition_v1_3.v(line number: 17)] Analyzing module ips_dbc_storage_condition_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_storage_condition_v1_3.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 21)] Analyzing module ddr3_core (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/mult_add_gen/rtl/ipml_multadd_v1_1_mult_add_gen.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/mult_add_gen/rtl/ipml_multadd_v1_1_mult_add_gen.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/mult_add_gen/rtl/ipml_multadd_v1_1_mult_add_gen.v(line number: 18)] Analyzing module ipml_multadd_v1_1_mult_add_gen (library work)
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/mult_add_gen/rtl/ipml_multadd_v1_1_mult_add_gen.v(line number: 143)] System task enable $display ignored for synthesis
W: Verilog-2010: [F:/pds_project/ConvKing/ipcore/mult_add_gen/rtl/ipml_multadd_v1_1_mult_add_gen.v(line number: 140)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/mult_add_gen/rtl/ipml_multadd_v1_1_mult_add_gen.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 20)] Analyzing module ipml_sdpram_v1_5_afifo_16i_64o_512 (library work)
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 308)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 309)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 312)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 316)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 320)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 324)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 328)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 329)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 332)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 333)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 336)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 337)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 340)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 341)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 344)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 345)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 348)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 349)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 352)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 353)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 356)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 357)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 360)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 361)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 364)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 365)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 368)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 369)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 373)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 374)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 377)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 378)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 382)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 383)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 386)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 387)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 390)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 391)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 394)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 395)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 398)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 399)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 404)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 405)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 408)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 409)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 414)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 415)] System task enable $finish ignored for synthesis
W: Verilog-2010: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 306)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 20)] Analyzing module ipml_sdpram_v1_5_afifo_64i_16o_128 (library work)
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 308)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 309)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 312)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 316)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 320)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 324)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 328)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 329)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 332)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 333)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 336)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 337)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 340)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 341)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 344)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 345)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 348)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 349)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 352)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 353)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 356)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 357)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 360)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 361)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 364)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 365)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 368)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 369)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 373)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 374)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 377)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 378)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 382)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 383)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 386)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 387)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 390)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 391)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 394)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 395)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 398)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 399)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 404)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 405)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 408)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 409)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 414)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 415)] System task enable $finish ignored for synthesis
W: Verilog-2010: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 306)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 20)] Analyzing module ipml_sdpram_v1_5_afifo_32i_8o_64depth (library work)
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 308)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 309)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 312)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 316)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 320)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 324)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 328)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 329)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 332)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 333)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 336)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 337)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 340)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 341)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 344)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 345)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 348)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 349)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 352)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 353)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 356)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 357)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 360)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 361)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 364)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 365)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 368)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 369)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 373)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 374)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 377)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 378)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 382)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 383)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 386)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 387)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 390)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 391)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 394)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 395)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 398)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 399)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 404)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 405)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 408)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 409)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 414)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 415)] System task enable $finish ignored for synthesis
W: Verilog-2010: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 306)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 20)] Analyzing module ipml_sdpram_v1_5_afifo_8i_32o_64depth (library work)
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 308)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 309)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 312)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 316)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 320)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 324)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 328)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 329)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 332)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 333)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 336)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 337)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 340)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 341)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 344)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 345)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 348)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 349)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 352)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 353)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 356)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 357)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 360)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 361)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 364)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 365)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 368)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 369)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 373)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 374)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 377)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 378)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 382)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 383)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 386)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 387)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 390)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 391)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 394)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 395)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 398)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 399)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 404)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 405)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 408)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 409)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 414)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 415)] System task enable $finish ignored for synthesis
W: Verilog-2010: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 306)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_phy_io_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 20)] Analyzing module ips_dbc_debug_core_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v successfully.
 0.487998s wall, 0.421875s user + 0.062500s system = 0.484375s CPU (99.3%)
Start rtl-elaborate.
I: Module "top" is set as top module.
I: Verilog-0003: [F:/pds_project/ConvKing/source/top.v(line number: 3)] Elaborating module top
I: Verilog-0003: [D:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 395)] Elaborating module GTP_CLKBUFG
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 20)] Elaborating module video_pll
I: Verilog-0003: [D:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 19818)] Elaborating module GTP_PLL_E1
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 122)] Net clkfb in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 125)] Net pfden in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 126)] Net clkout0_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 127)] Net clkout0_2pad_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 128)] Net clkout1_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 129)] Net clkout2_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 130)] Net clkout3_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 131)] Net clkout4_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 132)] Net clkout5_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 133)] Net dyn_idiv in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 134)] Net dyn_odiv0 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 135)] Net dyn_odiv1 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 136)] Net dyn_odiv2 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 137)] Net dyn_odiv3 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 138)] Net dyn_odiv4 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 139)] Net dyn_fdiv in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 140)] Net dyn_duty0 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 141)] Net dyn_duty1 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 142)] Net dyn_duty2 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_duty3 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_duty4 in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase0[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase0[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase0[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase0[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase0[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase0[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase0[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase0[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase0[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase0[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase0[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase0[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase0[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase1[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase1[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase1[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase1[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase1[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase1[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase1[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase1[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase1[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase1[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase1[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase1[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase1[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase2[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase2[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase2[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase2[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase2[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase2[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase2[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase2[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase2[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase2[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase2[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase2[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase2[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase3[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase3[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase3[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase3[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase3[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase3[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase3[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase3[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase3[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase3[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase3[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase3[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase3[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase4[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase4[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase4[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase4[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase4[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase4[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase4[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase4[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase4[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase4[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase4[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase4[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase4[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 153)] Net icp_base in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 154)] Net icp_sel in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 155)] Net lpfres_sel in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 156)] Net cripple_sel in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 157)] Net phase_sel in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 158)] Net phase_dir in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 159)] Net phase_step_n in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 160)] Net load_phase in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 161)] Net dyn_mdiv in module video_pll does not have a driver, tie it to 0
I: Verilog-0003: [F:/pds_project/ConvKing/source/Peripheral/key_top.v(line number: 4)] Elaborating module key_top
I: Verilog-0003: [F:/pds_project/ConvKing/source/Peripheral/key.v(line number: 4)] Elaborating module key
I: Verilog-0003: [F:/pds_project/ConvKing/source/Peripheral/key.v(line number: 4)] Elaborating module key
W: Verilog-2019: [F:/pds_project/ConvKing/source/top.v(line number: 145)] Width mismatch between port led_indicate_o and signal bound to it for instantiated module key_top
I: Verilog-0003: [F:/pds_project/ConvKing/source/Peripheral/sd_card_weight.v(line number: 3)] Elaborating module sd_card_weight
I: Verilog-0003: [F:/pds_project/ConvKing/source/Peripheral/ax_debounce.v(line number: 32)] Elaborating module ax_debounce
I: Verilog-0003: [F:/pds_project/ConvKing/source/Peripheral/pt_read.v(line number: 3)] Elaborating module pt_read
I: Verilog-0003: [F:/pds_project/ConvKing/source/Peripheral/Sdcard/sd_card_top.v(line number: 165)] Elaborating module sd_card_top
I: Verilog-0003: [F:/pds_project/ConvKing/source/Peripheral/Sdcard/sd_card_sec_read_write.v(line number: 3)] Elaborating module sd_card_sec_read_write
W: Verilog-2021: [F:/pds_project/ConvKing/source/Peripheral/Sdcard/sd_card_sec_read_write.v(line number: 41)] Net read_data in module sd_card_sec_read_write does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/source/Peripheral/Sdcard/sd_card_sec_read_write.v(line number: 42)] Net timer in module sd_card_sec_read_write does not have a driver, tie it to 0
I: Verilog-0003: [F:/pds_project/ConvKing/source/Peripheral/Sdcard/sd_card_cmd.v(line number: 3)] Elaborating module sd_card_cmd
I: Verilog-0003: [F:/pds_project/ConvKing/source/Peripheral/Sdcard/spi_master.v(line number: 3)] Elaborating module spi_master
W: Verilog-2023: [F:/pds_project/ConvKing/source/Peripheral/sd_card_weight.v(line number: 64)] Give initial value 0 for the no drive pin sd_sec_write_data in module instance
I: Verilog-0003: [F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_config.v(line number: 3)] Elaborating module i2c_config
I: Verilog-0003: [F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_top.v(line number: 3)] Elaborating module i2c_master_top
I: Verilog-0003: [F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_byte_ctrl.v(line number: 4)] Elaborating module i2c_master_byte_ctrl
W: Sdm-2008: The attribute named enum_state is not legal, then it has no effect, ignore its value.
I: Verilog-0003: [F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_bit_ctrl.v(line number: 143)] Elaborating module i2c_master_bit_ctrl
W: Sdm-2008: The attribute named enum_state is not legal, then it has no effect, ignore its value.
W: Directive full_case is effective
W: Directive full_case is effective
W: Verilog-2036: [F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_config.v(line number: 103)] Net i2c_read_req connected to input port of module instance has no driver, tie it to 0
I: Verilog-0003: [F:/pds_project/ConvKing/source/Camera/lut_ov5640_rgb565_1024_768.v(line number: 3)] Elaborating module lut_ov5640_rgb565_1024_768
I: Verilog-0003: [F:/pds_project/ConvKing/source/Camera/cmos_8_16bit.v(line number: 3)] Elaborating module cmos_8_16bit
I: Verilog-0003: [F:/pds_project/ConvKing/source/Camera/cmos_write_req_gen.v(line number: 3)] Elaborating module cmos_write_req_gen
I: Verilog-0003: [F:/pds_project/ConvKing/source/Peripheral/Hdmi/video_timing_data.v(line number: 3)] Elaborating module video_timing_data
I: Verilog-0003: [F:/pds_project/ConvKing/source/Peripheral/Hdmi/color_bar.v(line number: 4)] Elaborating module color_bar
W: Verilog-2021: [F:/pds_project/ConvKing/source/Peripheral/Hdmi/color_bar.v(line number: 145)] Net active_y in module color_bar does not have a driver, tie it to 0
I: Verilog-0003: [F:/pds_project/ConvKing/source/Accelerator/yolo_top.v(line number: 1)] Elaborating module yolo_top
I: Verilog-0003: [F:/pds_project/ConvKing/source/Accelerator/temp/conv_top.v(line number: 1)] Elaborating module conv_top
I: Verilog-0003: [F:/pds_project/ConvKing/source/Accelerator/temp/conv_buffer.v(line number: 1)] Elaborating module conv_buffer
I: Verilog-0003: [F:/pds_project/ConvKing/source/Accelerator/temp/conv_search.v(line number: 1)] Elaborating module conv_search
W: Verilog-2024: [F:/pds_project/ConvKing/source/Accelerator/temp/conv_top.v(line number: 1)] Give an initial value for the no drive output pin result in graph of sdm module conv_top
W: Verilog-2019: [F:/pds_project/ConvKing/source/Accelerator/yolo_top.v(line number: 63)] Width mismatch between port img and signal bound to it for instantiated module conv_top
W: Verilog-2036: [F:/pds_project/ConvKing/source/Accelerator/yolo_top.v(line number: 75)] Net weight connected to input port of module instance has no driver, tie it to 0
W: Verilog-2036: [F:/pds_project/ConvKing/source/Accelerator/yolo_top.v(line number: 75)] Net bias connected to input port of module instance has no driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/source/Accelerator/yolo_top.v(line number: 38)] Net clk_en in module yolo_top does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/source/Accelerator/yolo_top.v(line number: 39)] Net rst_n in module yolo_top does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/source/Accelerator/yolo_top.v(line number: 40)] Net conv_en in module yolo_top does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/source/Accelerator/yolo_top.v(line number: 41)] Net img in module yolo_top does not have a driver, tie it to 0
I: Verilog-0003: [F:/pds_project/ConvKing/source/Peripheral/Hdmi/dvi_tx/dvi_encoder.v(line number: 3)] Elaborating module dvi_encoder
I: Verilog-0003: [F:/pds_project/ConvKing/source/Peripheral/Hdmi/dvi_tx/encode.v(line number: 3)] Elaborating module encode
I: Verilog-0003: [F:/pds_project/ConvKing/source/Peripheral/Hdmi/dvi_tx/encode.v(line number: 3)] Elaborating module encode
I: Verilog-0003: [F:/pds_project/ConvKing/source/Peripheral/Hdmi/dvi_tx/encode.v(line number: 3)] Elaborating module encode
I: Verilog-0003: [F:/pds_project/ConvKing/source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v(line number: 3)] Elaborating module serdes_4b_10to1
I: Verilog-0003: [D:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18517)] Elaborating module GTP_OSERDES
I: Verilog-0003: [D:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18630)] Elaborating module GTP_OUTBUFT
I: Verilog-0003: [F:/pds_project/ConvKing/source/Uart/uart_top.v(line number: 3)] Elaborating module uart_top
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/afifo_32i_8o_64depth.v(line number: 18)] Elaborating module afifo_32i_8o_64depth
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_fifo_v1_5_afifo_32i_8o_64depth.v(line number: 25)] Elaborating module ipml_fifo_v1_5_afifo_32i_8o_64depth
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 20)] Elaborating module ipml_sdpram_v1_5_afifo_32i_8o_64depth
W: Verilog-2039: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 469)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 481)] Case condition never applies
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 482)] Case condition never applies
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 483)] Case condition never applies
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 484)] Case condition never applies
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 484)] Case condition never applies
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 485)] Case condition never applies
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 485)] Case condition never applies
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 676)] Case condition never applies
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 677)] Case condition never applies
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 678)] Case condition never applies
I: Verilog-0003: [D:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 1954)] Elaborating module GTP_DRM18K
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 571)] Net gen_j_wd in module ipml_sdpram_v1_5_afifo_32i_8o_64depth does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 767)] Net DA_bus[8] in module ipml_sdpram_v1_5_afifo_32i_8o_64depth does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 767)] Net DA_bus[17] in module ipml_sdpram_v1_5_afifo_32i_8o_64depth does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 768)] Net DB_bus[8] in module ipml_sdpram_v1_5_afifo_32i_8o_64depth does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 768)] Net DB_bus[17] in module ipml_sdpram_v1_5_afifo_32i_8o_64depth does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 1084)] Net cs_rd in module ipml_sdpram_v1_5_afifo_32i_8o_64depth does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 1098)] Net gen_i_rd in module ipml_sdpram_v1_5_afifo_32i_8o_64depth does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 1098)] Net gen_j_rd in module ipml_sdpram_v1_5_afifo_32i_8o_64depth does not have a driver, tie it to 0
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Elaborating module ipml_fifo_ctrl_v1_3
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 73)] Net asyn_almost_full in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 75)] Net asyn_almost_empty in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 76)] Net syn_wfull in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 77)] Net syn_almost_full in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 78)] Net syn_rempty in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 79)] Net syn_almost_empty in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/afifo_32i_8o_64depth.v(line number: 120)] Net wr_byte_en in module afifo_32i_8o_64depth does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/afifo_32i_8o_64depth.v(line number: 128)] Net rd_oce in module afifo_32i_8o_64depth does not have a driver, tie it to 0
I: Verilog-0003: [F:/pds_project/ConvKing/source/Uart/uart_rx.v(line number: 3)] Elaborating module uart_rx
I: Verilog-0003: [F:/pds_project/ConvKing/source/Uart/uart_tx.v(line number: 3)] Elaborating module uart_tx
W: Verilog-2036: [F:/pds_project/ConvKing/source/Uart/uart_top.v(line number: 90)] Net write_fifo_clear connected to input port of module instance has no driver, tie it to 0
W: Verilog-2036: [F:/pds_project/ConvKing/source/Uart/uart_top.v(line number: 90)] Net read_fifo_clear connected to input port of module instance has no driver, tie it to 0
I: Verilog-0003: [F:/pds_project/ConvKing/source/Camera/frame_read_write.v(line number: 3)] Elaborating module frame_read_write
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/afifo_16i_64o_512.v(line number: 18)] Elaborating module afifo_16i_64o_512
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_v1_5_afifo_16i_64o_512.v(line number: 25)] Elaborating module ipml_fifo_v1_5_afifo_16i_64o_512
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 20)] Elaborating module ipml_sdpram_v1_5_afifo_16i_64o_512
W: Verilog-2039: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 469)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 481)] Case condition never applies
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 482)] Case condition never applies
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 483)] Case condition never applies
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 481)] Case condition never applies
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 482)] Case condition never applies
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 483)] Case condition never applies
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 676)] Case condition never applies
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 677)] Case condition never applies
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 678)] Case condition never applies
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 679)] Case condition never applies
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 679)] Case condition never applies
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 680)] Case condition never applies
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 680)] Case condition never applies
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 571)] Net gen_j_wd in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[8] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[9] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[10] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[11] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[12] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[13] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[14] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[15] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[16] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[17] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[26] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[27] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[28] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[29] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[30] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[31] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[32] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[33] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[34] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[35] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 768)] Net DB_bus[8] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 768)] Net DB_bus[17] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 768)] Net DB_bus[26] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 768)] Net DB_bus[35] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 1084)] Net cs_rd in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Elaborating module ipml_fifo_ctrl_v1_3
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 73)] Net asyn_almost_full in module ipml_fifo_ctrl_v1_4 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 75)] Net asyn_almost_empty in module ipml_fifo_ctrl_v1_4 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 76)] Net syn_wfull in module ipml_fifo_ctrl_v1_4 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 77)] Net syn_almost_full in module ipml_fifo_ctrl_v1_4 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 78)] Net syn_rempty in module ipml_fifo_ctrl_v1_4 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 79)] Net syn_almost_empty in module ipml_fifo_ctrl_v1_4 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/afifo_16i_64o_512.v(line number: 120)] Net wr_byte_en in module afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/afifo_16i_64o_512.v(line number: 128)] Net rd_oce in module afifo_16i_64o_512 does not have a driver, tie it to 0
I: Verilog-0003: [F:/pds_project/ConvKing/source/Camera/frame_fifo_write.v(line number: 3)] Elaborating module frame_fifo_write
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/afifo_64i_16o_128.v(line number: 18)] Elaborating module afifo_64i_16o_128
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_fifo_v1_5_afifo_64i_16o_128.v(line number: 25)] Elaborating module ipml_fifo_v1_5_afifo_64i_16o_128
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 20)] Elaborating module ipml_sdpram_v1_5_afifo_64i_16o_128
W: Verilog-2039: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 469)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 481)] Case condition never applies
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 482)] Case condition never applies
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 483)] Case condition never applies
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 484)] Case condition never applies
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 484)] Case condition never applies
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 485)] Case condition never applies
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 485)] Case condition never applies
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 481)] Case condition never applies
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 482)] Case condition never applies
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 483)] Case condition never applies
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 484)] Case condition never applies
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 484)] Case condition never applies
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 485)] Case condition never applies
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 485)] Case condition never applies
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 676)] Case condition never applies
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 677)] Case condition never applies
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 678)] Case condition never applies
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 767)] Net DA_bus[8] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 767)] Net DA_bus[17] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 767)] Net DA_bus[26] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 767)] Net DA_bus[35] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[8] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[17] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[26] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[35] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 1084)] Net cs_rd in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 1098)] Net gen_i_rd in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 1098)] Net gen_j_rd in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Elaborating module ipml_fifo_ctrl_v1_3
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/afifo_64i_16o_128.v(line number: 120)] Net wr_byte_en in module afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/afifo_64i_16o_128.v(line number: 128)] Net rd_oce in module afifo_64i_16o_128 does not have a driver, tie it to 0
I: Verilog-0003: [F:/pds_project/ConvKing/source/Camera/frame_fifo_read.v(line number: 3)] Elaborating module frame_fifo_read
W: Verilog-2020: [F:/pds_project/ConvKing/source/Camera/frame_read_write.v(line number: 51)] Net wrusedw[9] in module frame_read_write does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/source/Camera/frame_read_write.v(line number: 51)] Net wrusedw[10] in module frame_read_write does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/source/Camera/frame_read_write.v(line number: 51)] Net wrusedw[11] in module frame_read_write does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/source/Camera/frame_read_write.v(line number: 51)] Net wrusedw[12] in module frame_read_write does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/source/Camera/frame_read_write.v(line number: 51)] Net wrusedw[13] in module frame_read_write does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/source/Camera/frame_read_write.v(line number: 51)] Net wrusedw[14] in module frame_read_write does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/source/Camera/frame_read_write.v(line number: 51)] Net wrusedw[15] in module frame_read_write does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/source/Camera/frame_read_write.v(line number: 52)] Net rdusedw[9] in module frame_read_write does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/source/Camera/frame_read_write.v(line number: 52)] Net rdusedw[10] in module frame_read_write does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/source/Camera/frame_read_write.v(line number: 52)] Net rdusedw[11] in module frame_read_write does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/source/Camera/frame_read_write.v(line number: 52)] Net rdusedw[12] in module frame_read_write does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/source/Camera/frame_read_write.v(line number: 52)] Net rdusedw[13] in module frame_read_write does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/source/Camera/frame_read_write.v(line number: 52)] Net rdusedw[14] in module frame_read_write does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/source/Camera/frame_read_write.v(line number: 52)] Net rdusedw[15] in module frame_read_write does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/source/Camera/frame_read_write.v(line number: 55)] Net wr_full in module frame_read_write does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/source/Camera/frame_read_write.v(line number: 56)] Net rd_empty in module frame_read_write does not have a driver, tie it to 0
W: Verilog-2019: [F:/pds_project/ConvKing/source/top.v(line number: 483)] Width mismatch between port read_addr_1 and signal bound to it for instantiated module frame_read_write
W: Verilog-2019: [F:/pds_project/ConvKing/source/top.v(line number: 483)] Width mismatch between port read_addr_2 and signal bound to it for instantiated module frame_read_write
W: Verilog-2019: [F:/pds_project/ConvKing/source/top.v(line number: 483)] Width mismatch between port read_addr_3 and signal bound to it for instantiated module frame_read_write
W: Verilog-2019: [F:/pds_project/ConvKing/source/top.v(line number: 483)] Width mismatch between port read_len and signal bound to it for instantiated module frame_read_write
W: Verilog-2019: [F:/pds_project/ConvKing/source/top.v(line number: 483)] Width mismatch between port write_addr_0 and signal bound to it for instantiated module frame_read_write
W: Verilog-2019: [F:/pds_project/ConvKing/source/top.v(line number: 483)] Width mismatch between port write_addr_1 and signal bound to it for instantiated module frame_read_write
W: Verilog-2019: [F:/pds_project/ConvKing/source/top.v(line number: 483)] Width mismatch between port write_addr_2 and signal bound to it for instantiated module frame_read_write
W: Verilog-2019: [F:/pds_project/ConvKing/source/top.v(line number: 483)] Width mismatch between port write_addr_3 and signal bound to it for instantiated module frame_read_write
W: Verilog-2019: [F:/pds_project/ConvKing/source/top.v(line number: 483)] Width mismatch between port write_len and signal bound to it for instantiated module frame_read_write
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 21)] Elaborating module ddr3_core
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 21)] Elaborating module pll_50_400_v1_1
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 136)] Net clkfb in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 139)] Net pfden in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 141)] Net clkout0_2pad_gate in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 142)] Net clkout1_gate in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 143)] Net clkout2_gate in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 144)] Net clkout3_gate in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 145)] Net clkout4_gate in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 146)] Net clkout5_gate in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 147)] Net dyn_idiv in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 148)] Net dyn_odiv0 in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 149)] Net dyn_odiv1 in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 150)] Net dyn_odiv2 in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 151)] Net dyn_odiv3 in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 152)] Net dyn_odiv4 in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 153)] Net dyn_fdiv in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 154)] Net dyn_duty0 in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 155)] Net dyn_duty1 in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 156)] Net dyn_duty2 in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 157)] Net dyn_duty3 in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 158)] Net dyn_duty4 in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[0] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[1] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[2] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[3] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[4] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[5] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[6] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[7] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[8] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[9] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[10] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[11] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[12] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[0] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[1] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[2] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[3] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[4] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[5] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[6] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[7] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[8] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[9] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[10] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[11] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[12] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[0] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[1] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[2] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[3] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[4] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[5] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[6] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[7] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[8] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[9] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[10] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[11] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[12] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[0] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[1] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[2] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[3] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[4] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[5] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[6] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[7] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[8] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[9] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[10] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[11] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[12] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[0] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[1] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[2] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[3] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[4] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[5] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[6] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[7] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[8] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[9] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[10] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[11] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[12] in module pll_50_400_v1_1 does not have a driver, tie it to 0
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_top_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_phy_top_v1_1
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrphy_reset_ctrl_v1_1
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrphy_training_ctrl_v1_1
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrphy_update_ctrl_v1_1
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v(line number: 68)] Net dqsi_dpi_mon_req in module ipsl_hmic_h_ddrphy_update_ctrl_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v(line number: 69)] Net dly_loop_mon_req in module ipsl_hmic_h_ddrphy_update_ctrl_v1_1 does not have a driver, tie it to 0
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_phy_io_v1_1
I: Verilog-0003: [D:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 1135)] Elaborating module GTP_DDRPHY
I: Verilog-0003: [D:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 17168)] Elaborating module GTP_IOCLKBUF
I: Verilog-0003: [D:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 17196)] Elaborating module GTP_IOCLKDIV
I: Verilog-0003: [D:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 1737)] Elaborating module GTP_DLL
I: Verilog-0003: [D:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 594)] Elaborating module GTP_DDC_E1
I: Verilog-0003: [D:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 17029)] Elaborating module GTP_INV
I: Verilog-0003: [D:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 17256)] Elaborating module GTP_IODELAY
I: Verilog-0003: [D:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 17527)] Elaborating module GTP_ISERDES
I: Verilog-0003: [D:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 17006)] Elaborating module GTP_INBUFG
I: Verilog-0003: [D:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18596)] Elaborating module GTP_OUTBUF
I: Verilog-0003: [D:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 17037)] Elaborating module GTP_IOBUF
I: Verilog-0003: [D:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 17094)] Elaborating module GTP_IOBUFCO
I: Verilog-0003: [D:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18643)] Elaborating module GTP_OUTBUFTCO
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 319)] Net loop_in_di in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 320)] Net loop_in_do in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 321)] Net loop_in_to in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 322)] Net loop_out_di in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 323)] Net loop_out_do in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 324)] Net loop_out_to in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 360)] Net loop_in_di_h in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 361)] Net loop_in_do_h in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 362)] Net loop_in_to_h in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 363)] Net loop_out_di_h in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 364)] Net loop_out_do_h in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 365)] Net loop_out_to_h in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 373)] Net resetn_do in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 374)] Net resetn_to in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_top_v1_1.v(line number: 302)] Give initial value 0 for the no drive pin srb_core_clk in module instance
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_top_v1_1.v(line number: 171)] Net update_start in module ipsl_hmic_h_phy_top_v1_1 does not have a driver, tie it to 0
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_top_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrc_top_v1_1
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrc_reset_ctrl_v1_1
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrc_apb_reset_v1_1
I: Verilog-0003: [D:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 689)] Elaborating module GTP_DDRC
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin aclk_0 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin awid_0 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin awaddr_0 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin awlen_0 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin awsize_0 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin awburst_0 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin awlock_0 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin awvalid_0 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin awurgent_0 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin awpoison_0 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin wdata_0 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin wstrb_0 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin wlast_0 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin wvalid_0 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin bready_0 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin arid_0 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin araddr_0 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin arlen_0 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin arsize_0 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin arburst_0 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin arlock_0 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin arvalid_0 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin arpoison_0 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin rready_0 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin arurgent_0 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin aclk_2 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin awid_2 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin awaddr_2 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin awlen_2 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin awsize_2 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin awburst_2 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin awlock_2 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin awvalid_2 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin awurgent_2 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin awpoison_2 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin wdata_2 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin wstrb_2 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin wlast_2 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin wvalid_2 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin bready_2 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin arid_2 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin araddr_2 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin arlen_2 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin arsize_2 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin arburst_2 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin arlock_2 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin arvalid_2 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin arpoison_2 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin rready_2 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin arurgent_2 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin csysreq_0 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin csysreq_2 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin paddr in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin pwdata in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin pwrite in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin penable in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin psel in module instance
W: Verilog-2019: [F:/pds_project/ConvKing/source/top.v(line number: 634)] Width mismatch between port awid_1 and signal bound to it for instantiated module ddr3_core
W: Verilog-2019: [F:/pds_project/ConvKing/source/top.v(line number: 634)] Width mismatch between port awaddr_1 and signal bound to it for instantiated module ddr3_core
W: Verilog-2019: [F:/pds_project/ConvKing/source/top.v(line number: 634)] Width mismatch between port bid_1 and signal bound to it for instantiated module ddr3_core
W: Verilog-2019: [F:/pds_project/ConvKing/source/top.v(line number: 634)] Width mismatch between port arid_1 and signal bound to it for instantiated module ddr3_core
W: Verilog-2019: [F:/pds_project/ConvKing/source/top.v(line number: 634)] Width mismatch between port araddr_1 and signal bound to it for instantiated module ddr3_core
W: Verilog-2019: [F:/pds_project/ConvKing/source/top.v(line number: 634)] Width mismatch between port arlock_1 and signal bound to it for instantiated module ddr3_core
W: Verilog-2019: [F:/pds_project/ConvKing/source/top.v(line number: 634)] Width mismatch between port rid_1 and signal bound to it for instantiated module ddr3_core
I: Verilog-0003: [F:/pds_project/ConvKing/source/Bridge/axi/aq_axi_master.v(line number: 1)] Elaborating module aq_axi_master
W: Verilog-2019: [F:/pds_project/ConvKing/source/top.v(line number: 718)] Width mismatch between port M_AXI_AWID and signal bound to it for instantiated module aq_axi_master
W: Verilog-2019: [F:/pds_project/ConvKing/source/top.v(line number: 718)] Width mismatch between port M_AXI_AWADDR and signal bound to it for instantiated module aq_axi_master
W: Verilog-2019: [F:/pds_project/ConvKing/source/top.v(line number: 718)] Width mismatch between port M_AXI_BID and signal bound to it for instantiated module aq_axi_master
W: Verilog-2019: [F:/pds_project/ConvKing/source/top.v(line number: 718)] Width mismatch between port M_AXI_ARID and signal bound to it for instantiated module aq_axi_master
W: Verilog-2019: [F:/pds_project/ConvKing/source/top.v(line number: 718)] Width mismatch between port M_AXI_ARADDR and signal bound to it for instantiated module aq_axi_master
W: Verilog-2019: [F:/pds_project/ConvKing/source/top.v(line number: 718)] Width mismatch between port M_AXI_RID and signal bound to it for instantiated module aq_axi_master
W: Verilog-2019: [F:/pds_project/ConvKing/source/top.v(line number: 718)] Width mismatch between port WR_ADRS and signal bound to it for instantiated module aq_axi_master
W: Verilog-2019: [F:/pds_project/ConvKing/source/top.v(line number: 718)] Width mismatch between port WR_LEN and signal bound to it for instantiated module aq_axi_master
W: Verilog-2019: [F:/pds_project/ConvKing/source/top.v(line number: 718)] Width mismatch between port RD_ADRS and signal bound to it for instantiated module aq_axi_master
W: Verilog-2019: [F:/pds_project/ConvKing/source/top.v(line number: 718)] Width mismatch between port RD_LEN and signal bound to it for instantiated module aq_axi_master
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/DebugCore/DebugCore.v(line number: 5)] Elaborating module DebugCore
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 20)] Elaborating module ips_dbc_debug_core_v1_3
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_hub_decode_v1_2.v(line number: 18)] Elaborating module ips_dbc_hub_decode_v1_2
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trig_unit_v1_3.v(line number: 18)] Elaborating module ips_dbc_trig_unit_v1_3
W: Sdm-2008: The attribute named register_balancing is not legal, then it has no effect, ignore its value.
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_cfg_reg_file_v1_0.v(line number: 14)] Elaborating module ips_dbc_cfg_reg_file_v1_0
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_compare_256b_v1_0.v(line number: 13)] Elaborating module ips_dbc_compare_256b_v1_0
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_compare_256b_v1_0.v(line number: 482)] Elaborating module subtract_16b
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_compare_256b_v1_0.v(line number: 482)] Elaborating module subtract_16b
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_compare_256b_v1_0.v(line number: 482)] Elaborating module subtract_16b
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_compare_256b_v1_0.v(line number: 482)] Elaborating module subtract_16b
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_compare_256b_v1_0.v(line number: 482)] Elaborating module subtract_16b
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_compare_256b_v1_0.v(line number: 482)] Elaborating module subtract_16b
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_compare_256b_v1_0.v(line number: 482)] Elaborating module subtract_16b
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_compare_256b_v1_0.v(line number: 482)] Elaborating module subtract_16b
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_compare_256b_v1_0.v(line number: 482)] Elaborating module subtract_16b
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_compare_256b_v1_0.v(line number: 482)] Elaborating module subtract_16b
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_compare_256b_v1_0.v(line number: 482)] Elaborating module subtract_16b
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_compare_256b_v1_0.v(line number: 482)] Elaborating module subtract_16b
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_compare_256b_v1_0.v(line number: 482)] Elaborating module subtract_16b
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_compare_256b_v1_0.v(line number: 482)] Elaborating module subtract_16b
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_compare_256b_v1_0.v(line number: 482)] Elaborating module subtract_16b
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_compare_256b_v1_0.v(line number: 482)] Elaborating module subtract_16b
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_compare_256b_v1_0.v(line number: 13)] Elaborating module ips_dbc_compare_256b_v1_0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trig_unit_v1_3.v(line number: 420)] Net trigger in module ips_dbc_trig_unit_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trig_unit_v1_3.v(line number: 538)] Net value in module ips_dbc_trig_unit_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trig_unit_v1_3.v(line number: 539)] Net value2 in module ips_dbc_trig_unit_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trig_unit_v1_3.v(line number: 586)] Net genblk4.G_MATCH_NO_EDGE[0].mu_bit_single in module ips_dbc_trig_unit_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trig_unit_v1_3.v(line number: 587)] Net genblk4.G_MATCH_NO_EDGE[0].signal_single in module ips_dbc_trig_unit_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trig_unit_v1_3.v(line number: 765)] Net G_MATCH_OPTIMIZE_BALANCED.match_comb_ff in module ips_dbc_trig_unit_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trig_unit_v1_3.v(line number: 780)] Net G_MATCH_OPTIMIZE_SPEED.match_comb_ff in module ips_dbc_trig_unit_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trig_unit_v1_3.v(line number: 827)] Net G_MATCH_COUNTER.mu_cnt_mode in module ips_dbc_trig_unit_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trig_unit_v1_3.v(line number: 830)] Net G_MATCH_COUNTER.mu_cnt_value in module ips_dbc_trig_unit_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trig_unit_v1_3.v(line number: 833)] Net G_MATCH_COUNTER.mu_counter in module ips_dbc_trig_unit_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trig_unit_v1_3.v(line number: 834)] Net G_MATCH_COUNTER.mu_counter_plus in module ips_dbc_trig_unit_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trig_unit_v1_3.v(line number: 836)] Net G_MATCH_COUNTER.match_src_w in module ips_dbc_trig_unit_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trig_unit_v1_3.v(line number: 853)] Net G_MATCH_COUNTER.match_enable in module ips_dbc_trig_unit_v1_3 does not have a driver, tie it to 0
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trigger_condition_v1_3.v(line number: 17)] Elaborating module ips_dbc_trigger_condition_v1_3
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_cfg_reg_file_v1_0.v(line number: 14)] Elaborating module ips_dbc_cfg_reg_file_v1_0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trigger_condition_v1_3.v(line number: 376)] Net trig_neg_whole in module ips_dbc_trigger_condition_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trigger_condition_v1_3.v(line number: 380)] Net trig_contiguous in module ips_dbc_trigger_condition_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trigger_condition_v1_3.v(line number: 381)] Net trig_seq_level in module ips_dbc_trigger_condition_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trigger_condition_v1_3.v(line number: 383)] Net trig_seq_neg in module ips_dbc_trigger_condition_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trigger_condition_v1_3.v(line number: 384)] Net trig_mode in module ips_dbc_trigger_condition_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trigger_condition_v1_3.v(line number: 481)] Net seq_match_s in module ips_dbc_trigger_condition_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trigger_condition_v1_3.v(line number: 499)] Net trig_seq_pipeline in module ips_dbc_trigger_condition_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trigger_condition_v1_3.v(line number: 505)] Net G_TRIG_SEQ_PIPELINEBASE.trig_seq_pipeline_reg in module ips_dbc_trigger_condition_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trigger_condition_v1_3.v(line number: 520)] Net trig_seq in module ips_dbc_trigger_condition_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trigger_condition_v1_3.v(line number: 543)] Net genblk10.G_TRIG_NOMUX_BALANCED.trigger_reg in module ips_dbc_trigger_condition_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trigger_condition_v1_3.v(line number: 555)] Net genblk10.G_TRIG_NOMUX_SPEED.trigger_en in module ips_dbc_trigger_condition_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trigger_condition_v1_3.v(line number: 556)] Net genblk10.G_TRIG_NOMUX_SPEED.trigger_en_next in module ips_dbc_trigger_condition_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trigger_condition_v1_3.v(line number: 566)] Net genblk10.G_TRIG_NOMUX_SPEED.trigger_reg in module ips_dbc_trigger_condition_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trigger_condition_v1_3.v(line number: 583)] Net G_TRIG_MUX_BALANCED.trigger_reg in module ips_dbc_trigger_condition_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trigger_condition_v1_3.v(line number: 595)] Net G_TRIG_MUX_SPEED.trigger_en in module ips_dbc_trigger_condition_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trigger_condition_v1_3.v(line number: 596)] Net G_TRIG_MUX_SPEED.trigger_en_next in module ips_dbc_trigger_condition_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trigger_condition_v1_3.v(line number: 606)] Net G_TRIG_MUX_SPEED.trigger_reg in module ips_dbc_trigger_condition_v1_3 does not have a driver, tie it to 0
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_storage_condition_v1_3.v(line number: 17)] Elaborating module ips_dbc_storage_condition_v1_3
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_cfg_reg_file_v1_0.v(line number: 14)] Elaborating module ips_dbc_cfg_reg_file_v1_0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_storage_condition_v1_3.v(line number: 865)] Net counter_nsa[0] in module ips_dbc_storage_condition_v1_3 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_storage_condition_v1_3.v(line number: 865)] Net counter_nsa[1] in module ips_dbc_storage_condition_v1_3 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_storage_condition_v1_3.v(line number: 865)] Net counter_nsa[2] in module ips_dbc_storage_condition_v1_3 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_storage_condition_v1_3.v(line number: 865)] Net counter_nsa[3] in module ips_dbc_storage_condition_v1_3 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_storage_condition_v1_3.v(line number: 865)] Net counter_nsa[4] in module ips_dbc_storage_condition_v1_3 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_storage_condition_v1_3.v(line number: 865)] Net counter_nsa[5] in module ips_dbc_storage_condition_v1_3 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_storage_condition_v1_3.v(line number: 865)] Net counter_nsa[6] in module ips_dbc_storage_condition_v1_3 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_storage_condition_v1_3.v(line number: 865)] Net counter_nsa[7] in module ips_dbc_storage_condition_v1_3 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_storage_condition_v1_3.v(line number: 865)] Net counter_nsa[8] in module ips_dbc_storage_condition_v1_3 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_storage_condition_v1_3.v(line number: 865)] Net counter_nsa[9] in module ips_dbc_storage_condition_v1_3 does not have a driver, tie it to 0
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_data_capture_mem_v1_0.v(line number: 17)] Elaborating module ips_dbc_data_capture_mem_v1_0
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_rd_addr_gen_v1_3.v(line number: 15)] Elaborating module ips_dbc_rd_addr_gen_v1_3
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 3952)] Net DATA_SYNC.DATA_SYNC_PIPELINE.i in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 4863)] Net conf_rdlast[1] in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 4863)] Net conf_rdlast[2] in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 4863)] Net conf_rdlast[3] in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 4863)] Net conf_rdlast[4] in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 4863)] Net conf_rdlast[5] in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 4863)] Net conf_rdlast[6] in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 4863)] Net conf_rdlast[7] in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 4863)] Net conf_rdlast[8] in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 4863)] Net conf_rdlast[9] in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 4863)] Net conf_rdlast[10] in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 4863)] Net conf_rdlast[11] in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 4863)] Net conf_rdlast[12] in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 4863)] Net conf_rdlast[13] in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 4863)] Net conf_rdlast[14] in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 4863)] Net conf_rdlast[15] in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 4863)] Net conf_rdlast[17] in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 4863)] Net conf_rdlast[19] in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 4864)] Net conf_rdata[1] in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 4864)] Net conf_rdata[2] in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 4864)] Net conf_rdata[3] in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 4864)] Net conf_rdata[4] in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 4864)] Net conf_rdata[5] in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 4864)] Net conf_rdata[6] in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 4864)] Net conf_rdata[7] in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 4864)] Net conf_rdata[8] in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 4864)] Net conf_rdata[9] in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 4864)] Net conf_rdata[10] in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 4864)] Net conf_rdata[11] in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 4864)] Net conf_rdata[12] in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 4864)] Net conf_rdata[13] in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 4864)] Net conf_rdata[14] in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 4864)] Net conf_rdata[15] in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 4864)] Net conf_rdata[17] in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 4864)] Net conf_rdata[19] in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 5041)] Net G_M_1.mu_signal_concat_1 in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 5044)] Net G_M_1.mu_signal_combine_1 in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 5047)] Net G_M_1.signal_combine_1 in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 5081)] Net G_M_2.mu_signal_concat_2 in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 5084)] Net G_M_2.mu_signal_combine_2 in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 5087)] Net G_M_2.signal_combine_2 in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 5121)] Net G_M_3.mu_signal_concat_3 in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 5124)] Net G_M_3.mu_signal_combine_3 in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 5127)] Net G_M_3.signal_combine_3 in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 5161)] Net G_M_4.mu_signal_concat_4 in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 5164)] Net G_M_4.mu_signal_combine_4 in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 5167)] Net G_M_4.signal_combine_4 in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 5201)] Net G_M_5.mu_signal_concat_5 in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 5204)] Net G_M_5.mu_signal_combine_5 in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 5207)] Net G_M_5.signal_combine_5 in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 5241)] Net G_M_6.mu_signal_concat_6 in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 5244)] Net G_M_6.mu_signal_combine_6 in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 5247)] Net G_M_6.signal_combine_6 in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 5281)] Net G_M_7.mu_signal_concat_7 in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 5284)] Net G_M_7.mu_signal_combine_7 in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 5287)] Net G_M_7.signal_combine_7 in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 5321)] Net G_M_8.mu_signal_concat_8 in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 5324)] Net G_M_8.mu_signal_combine_8 in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 5327)] Net G_M_8.signal_combine_8 in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 5361)] Net G_M_9.mu_signal_concat_9 in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 5364)] Net G_M_9.mu_signal_combine_9 in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 5367)] Net G_M_9.signal_combine_9 in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 5401)] Net G_M_10.mu_signal_concat_10 in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 5404)] Net G_M_10.mu_signal_combine_10 in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 5407)] Net G_M_10.signal_combine_10 in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 5441)] Net G_M_11.mu_signal_concat_11 in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 5444)] Net G_M_11.mu_signal_combine_11 in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 5447)] Net G_M_11.signal_combine_11 in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 5481)] Net G_M_12.mu_signal_concat_12 in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 5484)] Net G_M_12.mu_signal_combine_12 in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 5487)] Net G_M_12.signal_combine_12 in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 5521)] Net G_M_13.mu_signal_concat_13 in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 5524)] Net G_M_13.mu_signal_combine_13 in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 5527)] Net G_M_13.signal_combine_13 in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 5561)] Net G_M_14.mu_signal_concat_14 in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 5564)] Net G_M_14.mu_signal_combine_14 in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 5567)] Net G_M_14.signal_combine_14 in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 5601)] Net G_M_15.mu_signal_concat_15 in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 5604)] Net G_M_15.mu_signal_combine_15 in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 5607)] Net G_M_15.signal_combine_15 in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/DebugCore.v(line number: 808)] Net data_i in module DebugCore does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/DebugCore.v(line number: 810)] Net trig1_i in module DebugCore does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/DebugCore.v(line number: 811)] Net trig2_i in module DebugCore does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/DebugCore.v(line number: 812)] Net trig3_i in module DebugCore does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/DebugCore.v(line number: 813)] Net trig4_i in module DebugCore does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/DebugCore.v(line number: 814)] Net trig5_i in module DebugCore does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/DebugCore.v(line number: 815)] Net trig6_i in module DebugCore does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/DebugCore.v(line number: 816)] Net trig7_i in module DebugCore does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/DebugCore.v(line number: 817)] Net trig8_i in module DebugCore does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/DebugCore.v(line number: 818)] Net trig9_i in module DebugCore does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/DebugCore.v(line number: 819)] Net trig10_i in module DebugCore does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/DebugCore.v(line number: 820)] Net trig11_i in module DebugCore does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/DebugCore.v(line number: 821)] Net trig12_i in module DebugCore does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/DebugCore.v(line number: 822)] Net trig13_i in module DebugCore does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/DebugCore.v(line number: 823)] Net trig14_i in module DebugCore does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/DebugCore.v(line number: 824)] Net trig15_i in module DebugCore does not have a driver, tie it to 0
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/JtagCore/JtagCore.v(line number: 5)] Elaborating module JtagCore
I: Verilog-0003: [D:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 22308)] Elaborating module GTP_SCANCHAIN_E1
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/JtagCore/rtl/ips_jtag_hub_v1_2.v(line number: 14)] Elaborating module ips_jtag_hub_v1_2
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/JtagCore/JtagCore.v(line number: 33)] Give initial value 0 for the no drive pin TCK in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/JtagCore/JtagCore.v(line number: 33)] Give initial value 0 for the no drive pin TDI in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/JtagCore/JtagCore.v(line number: 33)] Give initial value 0 for the no drive pin TMS in module instance
W: Verilog-2019: [F:/pds_project/ConvKing/source/top.v(line number: 824)] Width mismatch between port conf_sel and signal bound to it for instantiated module JtagCore
W: Verilog-2019: [F:/pds_project/ConvKing/source/top.v(line number: 824)] Width mismatch between port hub_tdo and signal bound to it for instantiated module JtagCore
W: Verilog-2036: [F:/pds_project/ConvKing/source/top.v(line number: 718)] Net s00_axi_buser connected to input port of module instance has no driver, tie it to 0
W: Verilog-2036: [F:/pds_project/ConvKing/source/top.v(line number: 718)] Net s00_axi_ruser connected to input port of module instance has no driver, tie it to 0
W: Verilog-2036: [F:/pds_project/ConvKing/source/top.v(line number: 808)] Net hub_tdi connected to input port of module instance has no driver, tie it to 0
W: Verilog-2036: [F:/pds_project/ConvKing/source/top.v(line number: 808)] Net shift_i connected to input port of module instance has no driver, tie it to 0
W: Verilog-2023: [F:/pds_project/ConvKing/source/top.v(line number: 808)] Give initial value 0 for the no drive pin trig0_i in module instance
Executing : rtl-elaborate successfully.
 0.316138s wall, 0.218750s user + 0.093750s system = 0.312500s CPU (98.8%)
Start rtl-prep.
W: Sdm-2003: [F:/pds_project/ConvKing/source/Accelerator/temp/conv_buffer.v(line number: 74)] The net 'weight_buffer[0][2]' in top.yolo_inst.u_conv_top.conv_buffer_inst is un-driven.
W: Sdm-2003: [F:/pds_project/ConvKing/source/Accelerator/temp/conv_buffer.v(line number: 74)] The net 'weight_buffer[1][2]' in top.yolo_inst.u_conv_top.conv_buffer_inst is un-driven.
Executing : rtl-prep successfully.
 0.096911s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (96.7%)
Start rtl-infer.
W: Sdm-2003: [F:/pds_project/ConvKing/source/Peripheral/key_top.v(line number: 120)] The net 'led_indicate_o[3]' in top.u_key_top is un-driven.
W: Sdm-2004: [F:/pds_project/ConvKing/source/Accelerator/temp/conv_search.v(line number: 77)] Latch is generated for signal rkeep_buf, possible missing assignment in an if or case statement.
W: Sdm-2003: [F:/pds_project/ConvKing/source/Accelerator/temp/conv_buffer.v(line number: 38)] The net 'img_buffer[0][2]' in top.yolo_inst.u_conv_top.conv_buffer_inst is un-driven.
W: Sdm-2003: [F:/pds_project/ConvKing/source/Accelerator/temp/conv_buffer.v(line number: 38)] The net 'img_buffer[1][2]' in top.yolo_inst.u_conv_top.conv_buffer_inst is un-driven.
I: Removed inst is_detect_mode_o that is redundant to is_count_mode_o.
I: Removed inst srb_ioclkdiv_rstn that is redundant to srb_dqs_rstn.
I: Removed inst init_ddrc_rst that is redundant to init_axi_reset0.
I: Removed inst init_axi_reset1 that is redundant to init_axi_reset0.
I: Removed inst init_axi_reset2 that is redundant to init_axi_reset0.
I: Removed inst tu_sig_dly that is redundant to signal_dly[0].
I: Sdm-0001: Found Ram ram_data, depth=512, width=2.
Executing : rtl-infer successfully.
 2.658231s wall, 1.609375s user + 1.046875s system = 2.656250s CPU (99.9%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.052661s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (118.7%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 0.309775s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (100.9%)
Start FSM inference.
I: FSM current_state[4:0]_fsm[4:0] inferred.
FSM current_state[4:0]_fsm[4:0] STG:
Number of reachable states: 5
Input nets: N106 N114 N115 
S0(00001)-->S1(00010): xxx
S1(00010)-->S1(00010): xx1
S1(00010)-->S2(00100): 1xx
S1(00010)-->S4(10000): x1x
S2(00100)-->S1(00010): x1x
S2(00100)-->S2(00100): xx1
S2(00100)-->S3(01000): 1xx
S3(01000)-->S2(00100): x1x
S3(01000)-->S3(01000): xx1
S3(01000)-->S4(10000): 1xx
S4(10000)-->S1(00010): 1xx
S4(10000)-->S3(01000): x1x
S4(10000)-->S4(10000): xx1

I: FSM state[3:0]_fsm[3:0] inferred.
FSM state[3:0]_fsm[3:0] STG:
Number of reachable states: 5
Input nets: N212 N244 find found sd_sec_read_end write_req_ack 
S0(0000)-->S1(0001): x01xxx
S1(0001)-->S2(0010): x0x11x
S2(0010)-->S3(0011): x0xxx1
S3(0011)-->S4(0100): 10xx1x
S4(0100)-->S0(0000): xxxxxx
S0(0000)-->S0(0000): x1xxxx
S1(0001)-->S0(0000): x1xxxx
S2(0010)-->S0(0000): x1xxxx
S3(0011)-->S0(0000): x1xxxx
S4(0100)-->S0(0000): x1xxxx

I: FSM state[4:0]_fsm[4:0] inferred.
FSM state[4:0]_fsm[4:0] STG:
Number of reachable states: 13
Input nets: N33 block_read_req_ack block_write_req_ack cmd_req_ack sd_sec_read sd_sec_write 
S0(00000)-->S1(00001): xxxxxx
S1(00001)-->S2(00010): 1xxxxx
S2(00010)-->S3(00011): 1xxxxx
S3(00011)-->S4(00100): 1xxxxx
S4(00100)-->S3(00011): 0xx1xx
S4(00100)-->S12(10010): 1xxxxx
S5(00101)-->S6(00110): 1xxxxx
S6(00110)-->S10(10000): x1xxxx
S7(00111)-->S8(01000): 1xxxxx
S8(01000)-->S9(01111): xx1xxx
S9(01111)-->S11(10001): xxxxxx
S10(10000)-->S11(10001): xxxxxx
S11(10001)-->S5(00101): xxxx10
S11(10001)-->S7(00111): xxxxx1
S12(10010)-->S3(00011): 0xx1xx
S10(10000)-->S11(10001): 1xxxxx
S12(10010)-->S11(10001): 1xxxxx

I: FSM state[4:0]_fsm[4:0] inferred.
FSM state[4:0]_fsm[4:0] STG:
Number of reachable states: 18
Input nets: N29 N67 N71 N77 N122 N141 N182 N337 N340 N348 N359 block_read_req block_write_req cmd_req spi_wr_ack 
S0(00000)-->S2(00010): xxxxxxxxxxxxxxx
S1(00001)-->S3(00011): xxxxxxxxxxxxx1x
S1(00001)-->S6(00110): xxxxxxxxxxx1x0x
S1(00001)-->S9(01001): xxxxxxxxxxx010x
S2(00010)-->S1(00001): 1xxxxxxxxxxxxx1
S3(00011)-->S4(00100): xxxxxxxxxxxxxx1
S4(00100)-->S5(00101): x101xxxxxxxxxx1
S4(00100)-->S16(10000): xx1xxxxxxxxxxx1
S4(00100)-->S17(10001): x100xxxxxxxxxx1
S5(00101)-->S17(10001): xxxx1xxxxxxxxx1
S6(00110)-->S7(00111): xxxxx1xxxxxxxxx
S7(00111)-->S8(01000): xxxxxxxxxx1xxx1
S8(01000)-->S1(00001): xxxxxxxxxxxxxxx
S9(01001)-->S10(01010): xxxxxxxxxxxxxx1
S10(01010)-->S11(01011): xxxxxxxxxxxxxxx
S11(01011)-->S12(01100): xxxxxx1xxxxxxxx
S9(01001)-->S10(01010): xxxxxx0xxxxxxx1
S11(01011)-->S10(01010): xxxxxx0xxxxxxx1
S12(01100)-->S13(01101): xxxxxxxx1xxxxx1
S13(01101)-->S14(01110): xxxxxxxxx1xxxx1
S14(01110)-->S15(01111): xxxxxxx1xxxxxx1
S15(01111)-->S1(00001): xxxxxxxxxxxxxxx
S16(10000)-->S17(10001): xxxxxxxxxxxxxxx
S17(10001)-->S1(00001): xxxxxxxxxxxxxxx

I: FSM state[2:0]_fsm[2:0] inferred.
FSM state[2:0]_fsm[2:0] STG:
Number of reachable states: 6
Input nets: N13 N148 wr_req 
S0(000)-->S0(000): xx0
S0(000)-->S2(010): xx1
S1(001)-->S2(010): x0x
S1(001)-->S4(100): x1x
S2(010)-->S1(001): 1xx
S2(010)-->S2(010): 0xx
S3(011)-->S5(101): xxx
S0(000)-->S2(010): 0x1
S2(010)-->S2(010): 0x1
S4(100)-->S3(011): 1xx
S4(100)-->S4(100): 0xx
S5(101)-->S0(000): xxx

I: FSM state[2:0]_fsm[2:0] inferred.
FSM state[2:0]_fsm[2:0] STG:
Number of reachable states: 4
Input nets: N17 i2c_write_req_ack 
S0(000)-->S1(001): xx
S1(001)-->S2(010): 1x
S3(011)-->S3(011): xx
S0(000)-->S1(001): x1
S2(010)-->S1(001): x1
S1(001)-->S3(011): 0x
S3(011)-->S3(011): 0x

I: FSM c_state[4:0]_fsm[4:0] inferred.
FSM c_state[4:0]_fsm[4:0] STG:
Number of reachable states: 6
Input nets: N36 cnt_done core_ack go read start stop write 
S0(00000)-->S1(00001): 0xx1x1xx
S0(00000)-->S2(00010): 0xx110xx
S0(00000)-->S3(00100): 0xx100x1
S0(00000)-->S5(10000): 0xx100x0
S1(00001)-->S2(00010): 0x1x1xxx
S1(00001)-->S3(00100): 0x1x0xxx
S2(00010)-->S2(00010): 001xxxxx
S2(00010)-->S4(01000): 011xxxxx
S3(00100)-->S3(00100): 001xxxxx
S3(00100)-->S4(01000): 011xxxxx
S4(01000)-->S0(00000): xx1xxx0x
S4(01000)-->S5(10000): 0x1xxx1x
S5(10000)-->S0(00000): xx1xxxxx
S0(00000)-->S0(00000): 1xxxxxxx
S1(00001)-->S0(00000): 1xxxxxxx
S2(00010)-->S0(00000): 1xxxxxxx
S3(00100)-->S0(00000): 1xxxxxxx
S4(01000)-->S0(00000): 1xxxxxxx
S5(10000)-->S0(00000): 1xxxxxxx

I: FSM c_state[17:0]_fsm[17:0] inferred.
FSM c_state[17:0]_fsm[17:0] STG:
Number of reachable states: 18
Input nets: N114 N208 N229 N232 N234 
S0(000000000000000000)-->S1(000000000000000001): 0x1xx
S0(000000000000000000)-->S6(000000000000100000): 01xxx
S0(000000000000000000)-->S10(000000001000000000): 0xxx1
S0(000000000000000000)-->S14(000010000000000000): 0xx1x
S1(000000000000000001)-->S2(000000000000000010): 0xxxx
S2(000000000000000010)-->S3(000000000000000100): 0xxxx
S3(000000000000000100)-->S4(000000000000001000): 0xxxx
S4(000000000000001000)-->S5(000000000000010000): 0xxxx
S5(000000000000010000)-->S0(000000000000000000): xxxxx
S6(000000000000100000)-->S7(000000000001000000): 0xxxx
S7(000000000001000000)-->S8(000000000010000000): 0xxxx
S8(000000000010000000)-->S9(000000000100000000): 0xxxx
S9(000000000100000000)-->S0(000000000000000000): xxxxx
S10(000000001000000000)-->S11(000000010000000000): 0xxxx
S11(000000010000000000)-->S12(000000100000000000): 0xxxx
S12(000000100000000000)-->S13(000001000000000000): 0xxxx
S13(000001000000000000)-->S0(000000000000000000): xxxxx
S14(000010000000000000)-->S15(000100000000000000): 0xxxx
S15(000100000000000000)-->S16(001000000000000000): 0xxxx
S16(001000000000000000)-->S17(010000000000000000): 0xxxx
S17(010000000000000000)-->S0(000000000000000000): xxxxx
S0(000000000000000000)-->S0(000000000000000000): x0000
S17(010000000000000000)-->S0(000000000000000000): x0000
S0(000000000000000000)-->S0(000000000000000000): 1xxxx
S1(000000000000000001)-->S0(000000000000000000): 1xxxx
S2(000000000000000010)-->S0(000000000000000000): 1xxxx
S3(000000000000000100)-->S0(000000000000000000): 1xxxx
S4(000000000000001000)-->S0(000000000000000000): 1xxxx
S5(000000000000010000)-->S0(000000000000000000): 1xxxx
S6(000000000000100000)-->S0(000000000000000000): 1xxxx
S7(000000000001000000)-->S0(000000000000000000): 1xxxx
S8(000000000010000000)-->S0(000000000000000000): 1xxxx
S9(000000000100000000)-->S0(000000000000000000): 1xxxx
S10(000000001000000000)-->S0(000000000000000000): 1xxxx
S11(000000010000000000)-->S0(000000000000000000): 1xxxx
S12(000000100000000000)-->S0(000000000000000000): 1xxxx
S13(000001000000000000)-->S0(000000000000000000): 1xxxx
S14(000010000000000000)-->S0(000000000000000000): 1xxxx
S15(000100000000000000)-->S0(000000000000000000): 1xxxx
S16(001000000000000000)-->S0(000000000000000000): 1xxxx
S17(010000000000000000)-->S0(000000000000000000): 1xxxx

I: FSM cur_state[1:0]_fsm[1:0] inferred.
FSM cur_state[1:0]_fsm[1:0] STG:
Number of reachable states: 2
Input nets: conv_en srh_fin_o 
S0(01)-->S0(01): 0x
S0(01)-->S1(10): 1x
S1(10)-->S0(01): x1
S1(10)-->S1(10): x0
S0(01)-->S0(01): 0x
S0(01)-->S1(10): 1x
S0(01)-->S0(01): 01
S1(10)-->S0(01): 01
S0(01)-->S1(10): 10
S1(10)-->S1(10): 10

I: FSM current_state[2:0]_fsm[2:0] inferred.
FSM current_state[2:0]_fsm[2:0] STG:
Number of reachable states: 3
Input nets: N80 write_req 
S0(001)-->S1(010): xx
S1(010)-->S1(010): x0
S1(010)-->S2(100): x1
S2(100)-->S1(010): 1x
S2(100)-->S2(100): 0x

I: FSM uart_current_state[3:0]_fsm[3:0] inferred.
FSM uart_current_state[3:0]_fsm[3:0] STG:
Number of reachable states: 4
Input nets: N45 read_empty_flag 
S0(0001)-->S1(0010): xx
S1(0010)-->S1(0010): x1
S1(0010)-->S2(0100): x0
S2(0100)-->S1(0010): x1
S2(0100)-->S2(0100): 00
S2(0100)-->S3(1000): 10
S3(1000)-->S2(0100): xx

I: FSM state[2:0]_fsm[2:0] inferred.
FSM state[2:0]_fsm[2:0] STG:
Number of reachable states: 5
Input nets: N28 N146 N155 rx_data_ready rx_negedge 
S0(001)-->S1(010): xxxx1
S0(001)-->S0(001): xxxx0
S1(010)-->S1(010): x0xxx
S1(010)-->S2(011): x1xxx
S2(011)-->S2(011): 0xxxx
S2(011)-->S3(100): 1xxxx
S1(010)-->S2(011): 01xxx
S2(011)-->S2(011): 01xxx
S3(100)-->S3(100): xx0xx
S3(100)-->S4(101): xx1xx
S4(101)-->S4(101): xxx0x
S3(100)-->S4(101): xx10x
S4(101)-->S4(101): xx10x
S4(101)-->S0(001): xxx1x

I: FSM state[2:0]_fsm[2:0] inferred.
FSM state[2:0]_fsm[2:0] STG:
Number of reachable states: 4
Input nets: N24 N141 tx_data_valid 
S0(001)-->S1(010): xx1
S0(001)-->S0(001): xx0
S1(010)-->S1(010): x0x
S1(010)-->S2(011): x1x
S2(011)-->S2(011): 0xx
S2(011)-->S3(100): 1xx
S1(010)-->S2(011): 01x
S2(011)-->S2(011): 01x
S3(100)-->S3(100): x0x
S3(100)-->S0(001): x1x
S0(001)-->S0(001): x10
S3(100)-->S0(001): x10

I: FSM state[3:0]_fsm[3:0] inferred.
FSM state[3:0]_fsm[3:0] STG:
Number of reachable states: 6
Input nets: N63 N89 wr_burst_finish write_req_d2 
S1(0001)-->S2(0010): xxx0
S2(0010)-->S3(0011): 1xx0
S3(0011)-->S4(0100): xx1x
S0(0000)-->S1(0001): xxx1
S2(0010)-->S1(0001): xxx1
S4(0100)-->S2(0010): x1x0
S4(0100)-->S5(0101): x0x0
S0(0000)-->S1(0001): xxx1
S4(0100)-->S1(0001): xxx1
S5(0101)-->S0(0000): xxxx

I: FSM state[3:0]_fsm[3:0] inferred.
FSM state[3:0]_fsm[3:0] STG:
Number of reachable states: 7
Input nets: N62 N73 N100 rd_burst_finish read_req_d2 
S0(0000)-->S1(0001): xxxx1
S1(0001)-->S2(0010): xxxx0
S2(0010)-->S3(0011): 1xxxx
S3(0011)-->S1(0001): xxxx1
S3(0011)-->S4(0100): x1xx0
S4(0100)-->S5(0101): xxx1x
S5(0101)-->S1(0001): xxxx1
S5(0101)-->S3(0011): xx1x0
S5(0101)-->S6(0110): xx0x0
S6(0110)-->S0(0000): xxxxx

I: FSM state[3:0]_fsm[3:0] inferred.
FSM state[3:0]_fsm[3:0] STG:
Number of reachable states: 11
Input nets: cnt[3:1] cnt[7] dll_lock_d[1] dll_update_ack_rst_ctrl_d[1] dll_update_iorst_req_d[1] pll_lock_d[1] 
S0(0000)-->S1(0001): xxxxxxxx
S1(0001)-->S2(0010): 1xxxxxxx
S2(0010)-->S3(0011): xxxxxxx1
S3(0011)-->S4(0100): xxx11xxx
S4(0100)-->S5(0101): xxxxx1xx
S5(0101)-->S6(0110): xxxxx0xx
S6(0110)-->S7(0111): x1xxxxxx
S7(0111)-->S8(1000): 1xxxxxxx
S8(1000)-->S9(1001): xx1xxxxx
S9(1001)-->S10(1010): x1xxxxxx
S10(1010)-->S7(0111): xxxxxx11
S10(1010)-->S0(0000): xxxxxxx0

I: FSM state[1:0]_fsm[1:0] inferred.
FSM state[1:0]_fsm[1:0] STG:
Number of reachable states: 4
Input nets: cnt dll_update_iorst_ack update_from_training update_req 
S0(00)-->S1(01): xxx1
S1(01)-->S2(10): 1xxx
S2(10)-->S3(11): 11xx
S2(10)-->S3(11): 1x0x
S2(10)-->S3(11): x11x
S3(11)-->S0(00): xxx0

I: FSM state[1:0]_fsm[1:0] inferred.
FSM state[1:0]_fsm[1:0] STG:
Number of reachable states: 2
Input nets: N207 ddr_init_done 
S0(00)-->S1(10): 11
S1(10)-->S0(00): xx
S0(00)-->S0(00): 0x
S1(10)-->S0(00): 0x
S0(00)-->S0(00): x0
S1(10)-->S0(00): x0

I: FSM wr_state[2:0]_fsm[2:0] inferred.
FSM wr_state[2:0]_fsm[2:0] STG:
Number of reachable states: 7
Input nets: MASTER_RST M_AXI_AWREADY M_AXI_BVALID M_AXI_WLAST N70 N97 WR_START reg_w_last 
S0(000)-->S1(001): 0xxxxx1x
S1(001)-->S2(010): 0xxx1xxx
S2(010)-->S3(011): 0xxxxxxx
S3(011)-->S4(100): 01xxxxxx
S4(100)-->S5(101): 0xx1x1xx
S5(101)-->S1(001): 0x1xxxx0
S5(101)-->S6(110): 0x1xxxx1
S6(110)-->S0(000): xxxxxxxx
S0(000)-->S0(000): 1xxxxxxx
S1(001)-->S0(000): 1xxxxxxx
S2(010)-->S0(000): 1xxxxxxx
S3(011)-->S0(000): 1xxxxxxx
S4(100)-->S0(000): 1xxxxxxx
S5(101)-->S0(000): 1xxxxxxx
S6(110)-->S0(000): 1xxxxxxx

I: FSM rd_state[2:0]_fsm[2:0] inferred.
FSM rd_state[2:0]_fsm[2:0] STG:
Number of reachable states: 6
Input nets: M_AXI_ARREADY M_AXI_RLAST M_AXI_RVALID N221 RD_START reg_r_last 
S0(000)-->S1(001): xxxx1x
S1(001)-->S2(010): xxx1xx
S2(010)-->S3(011): xxxxxx
S3(011)-->S4(100): 1xxxxx
S4(100)-->S1(001): x11xx0
S4(100)-->S5(101): x11xx1
S5(101)-->S0(000): xxxxxx

Executing : FSM inference successfully.
 0.448834s wall, 0.312500s user + 0.125000s system = 0.437500s CPU (97.5%)
Start sdm2adm.
I: Constant propagation done on N26 (bmsWIDEMUX).
I: Constant propagation done on N115_2 (bmsWIDEMUX).
I: Constant propagation done on N158_2 (bmsWIDEMUX).
I: Constant propagation done on N170_2 (bmsWIDEMUX).
I: Constant propagation done on N103_2 (bmsWIDEMUX).
I: Constant propagation done on N362 (bmsWIDEMUX).
I: Constant propagation done on N378 (bmsWIDEMUX).
I: Constant propagation done on N16 (bmsWIDEMUX).
I: Constant propagation done on N375 (bmsWIDEMUX).
I: Constant propagation done on N92 (bmsREDAND).
Executing : sdm2adm successfully.
 0.374510s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (100.1%)
Saving design to DB.
Action compile: Real time elapsed is 7.000 sec
Action compile: CPU time elapsed is 4.438 sec
Current time: Mon May  9 13:49:55 2022
Action compile: Peak memory pool usage is 114,352,128 bytes
Process "Compile" done.


Process "Synthesize" started.
Current time: Mon May  9 13:49:55 2022
Compiling architecture definition.
Analyzing project file 'F:/pds_project/ConvKing/ConvKing.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 352549

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model 'MBG324'.
Building architecture floorplan logic view.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000}
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000} successfully.
Executing : get_ports cmos_pclk
Executing : get_ports cmos_pclk successfully.
Executing : create_clock -name coms_pclk [get_ports cmos_pclk] -period 10.000 -waveform {0.000 5.000}
Executing : create_clock -name coms_pclk [get_ports cmos_pclk] -period 10.000 -waveform {0.000 5.000} successfully.
Executing : define_attribute i:u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1 PAP_LOC PLL_82_71
Executing : define_attribute i:u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1 PAP_LOC PLL_82_71 successfully.
C: ConstraintEditor-2002: [F:/pds_project/ConvKing/ConvKing.fdc(line number: 183)] | Port cmos_db[0] has been placed at location E18, whose type is share pin.
C: ConstraintEditor-2002: [F:/pds_project/ConvKing/ConvKing.fdc(line number: 190)] | Port cmos_db[1] has been placed at location D18, whose type is share pin.
C: ConstraintEditor-2002: [F:/pds_project/ConvKing/ConvKing.fdc(line number: 197)] | Port cmos_db[2] has been placed at location F14, whose type is share pin.
C: ConstraintEditor-2002: [F:/pds_project/ConvKing/ConvKing.fdc(line number: 211)] | Port cmos_db[4] has been placed at location E17, whose type is share pin.
C: ConstraintEditor-2002: [F:/pds_project/ConvKing/ConvKing.fdc(line number: 218)] | Port cmos_db[5] has been placed at location D17, whose type is share pin.
C: ConstraintEditor-2002: [F:/pds_project/ConvKing/ConvKing.fdc(line number: 225)] | Port cmos_db[6] has been placed at location G14, whose type is share pin.
C: ConstraintEditor-2002: [F:/pds_project/ConvKing/ConvKing.fdc(line number: 232)] | Port cmos_db[7] has been placed at location G13, whose type is share pin.
C: ConstraintEditor-2002: [F:/pds_project/ConvKing/ConvKing.fdc(line number: 240)] | Port cmos_href has been placed at location H14, whose type is share pin.
C: ConstraintEditor-2002: [F:/pds_project/ConvKing/ConvKing.fdc(line number: 71)] | Port uart_rx has been placed at location A12, whose type is share pin.
W: ConstraintEditor-4019: Port 'pad_loop_in' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'pad_loop_in_h' unspecified I/O constraint.
Constraint check end.
Executing : get_pins InsertedJtag/u_GTP_SCANCHAIN:CAPDR
Executing : get_pins InsertedJtag/u_GTP_SCANCHAIN:CAPDR successfully.
Executing : create_clock -name InsertedJtag/u_GTP_SCANCHAIN/CAPDR_Inferred [get_pins InsertedJtag/u_GTP_SCANCHAIN:CAPDR] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name InsertedJtag/u_GTP_SCANCHAIN/CAPDR_Inferred [get_pins InsertedJtag/u_GTP_SCANCHAIN:CAPDR] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins InsertedJtag/u_GTP_SCANCHAIN:TCK_USER
Executing : get_pins InsertedJtag/u_GTP_SCANCHAIN:TCK_USER successfully.
Executing : create_clock -name InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred [get_pins InsertedJtag/u_GTP_SCANCHAIN:TCK_USER] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred [get_pins InsertedJtag/u_GTP_SCANCHAIN:TCK_USER] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins video_pll_m0/u_pll_e1:CLKOUT0
Executing : get_pins video_pll_m0/u_pll_e1:CLKOUT0 successfully.
Executing : create_generated_clock -name sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred -source [get_ports sys_clk] [get_pins video_pll_m0/u_pll_e1:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -2.307692 -4.615385} -add
Executing : create_generated_clock -name sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred -source [get_ports sys_clk] [get_pins video_pll_m0/u_pll_e1:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -2.307692 -4.615385} -add successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins video_pll_m0/u_pll_e1:CLKOUT1
Executing : get_pins video_pll_m0/u_pll_e1:CLKOUT1 successfully.
Executing : create_generated_clock -name sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred -source [get_ports sys_clk] [get_pins video_pll_m0/u_pll_e1:CLKOUT1] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -8.461538 -16.923077} -add
Executing : create_generated_clock -name sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred -source [get_ports sys_clk] [get_pins video_pll_m0/u_pll_e1:CLKOUT1] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -8.461538 -16.923077} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:DQS_CLK_REGIONAL[0]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:DQS_CLK_REGIONAL[0]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:DQS_CLK_REGIONAL[0]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:DQS_CLK_REGIONAL[0]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:DQS_CLK_REGIONAL[1]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:DQS_CLK_REGIONAL[1]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:DQS_CLK_REGIONAL[1]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:DQS_CLK_REGIONAL[1]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:DQS_CLK_REGIONAL[2]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:DQS_CLK_REGIONAL[2]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:DQS_CLK_REGIONAL[2]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:DQS_CLK_REGIONAL[2]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:DQS_CLK_REGIONAL[3]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:DQS_CLK_REGIONAL[3]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:DQS_CLK_REGIONAL[3]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:DQS_CLK_REGIONAL[3]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT3
Executing : get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT3 successfully.
Executing : create_generated_clock -name sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred -source [get_ports sys_clk] [get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT3] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -5.000000 -10.000000} -add
Executing : create_generated_clock -name sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred -source [get_ports sys_clk] [get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT3] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -5.000000 -10.000000} -add successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT1
Executing : get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT1 successfully.
Executing : create_generated_clock -name sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred -source [get_ports sys_clk] [get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT1] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 0.000000 0.000000} -add
Executing : create_generated_clock -name sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred -source [get_ports sys_clk] [get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT1] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 0.000000 0.000000} -add successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT0
Executing : get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT0 successfully.
Executing : create_generated_clock -name sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred -source [get_ports sys_clk] [get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -8.750000 -17.500000} -add
Executing : create_generated_clock -name sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred -source [get_ports sys_clk] [get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -8.750000 -17.500000} -add successfully.
Executing : get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT0
Executing : get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT0 successfully.
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut:CLKDIVOUT
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut:CLKDIVOUT successfully.
Executing : create_generated_clock -name sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred -source [get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT0] [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut:CLKDIVOUT] -master_clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred -edges {1 2 3} -edge_shift {0.000000 1.250000 2.500000} -add
Executing : create_generated_clock -name sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred -source [get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT0] [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut:CLKDIVOUT] -master_clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred -edges {1 2 3} -edge_shift {0.000000 1.250000 2.500000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:DQS_CLK_REGIONAL[4]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:DQS_CLK_REGIONAL[4]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:DQS_CLK_REGIONAL[4]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:DQS_CLK_REGIONAL[4]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[3]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[3]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[3]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[3]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut:DQSI_DELAY
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut:DQSI_DELAY successfully.
Executing : create_clock -name u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY_Inferred [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut:DQSI_DELAY] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY_Inferred [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut:DQSI_DELAY] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[4]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[4]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[4]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[4]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[5]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[5]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[5]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[5]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[6]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[6]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[6]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[6]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[7]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[7]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[7]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[7]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[10]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[10]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[10]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[10]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[11]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[11]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[11]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[11]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[12]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[12]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[12]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[12]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[27]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[27]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[27]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[27]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut:DQSI_DELAY
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut:DQSI_DELAY successfully.
Executing : create_clock -name u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY_Inferred [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut:DQSI_DELAY] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY_Inferred [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut:DQSI_DELAY] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[28]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[28]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[28]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[28]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[29]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[29]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[29]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[29]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[32]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[32]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[32]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[32]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[33]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[33]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[33]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[33]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[34]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[34]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[34]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[34]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[35]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[35]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[35]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[35]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[36]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[36]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[36]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[36]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut:RCLK
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut:RCLK successfully.
Executing : create_clock -name u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK_Inferred [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut:RCLK] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK_Inferred [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut:RCLK] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[2]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[2]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[2]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[2]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut:WCLK_DELAY
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut:WCLK_DELAY successfully.
Executing : create_clock -name u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY_Inferred [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut:WCLK_DELAY] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY_Inferred [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut:WCLK_DELAY] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[9]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[9]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[9]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[9]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut:WCLK
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut:WCLK successfully.
Executing : create_clock -name u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_Inferred [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut:WCLK] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_Inferred [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut:WCLK] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut:RCLK
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut:RCLK successfully.
Executing : create_clock -name u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK_Inferred [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut:RCLK] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK_Inferred [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut:RCLK] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[17]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[17]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[17]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[17]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut:WCLK
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut:WCLK successfully.
Executing : create_clock -name u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK_Inferred [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut:WCLK] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK_Inferred [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut:WCLK] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[18]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[18]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[18]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[18]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[19]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[19]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[19]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[19]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[20]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[20]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[20]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[20]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[21]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[21]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[21]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[21]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[22]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[22]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[22]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[22]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[23]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[23]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[23]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[23]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[24]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[24]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[24]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[24]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[25]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[25]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[25]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[25]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut:RCLK
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut:RCLK successfully.
Executing : create_clock -name u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK_Inferred [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut:RCLK] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK_Inferred [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut:RCLK] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut:WCLK_DELAY
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut:WCLK_DELAY successfully.
Executing : create_clock -name u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY_Inferred [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut:WCLK_DELAY] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY_Inferred [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut:WCLK_DELAY] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[31]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[31]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[31]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[31]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut:WCLK
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut:WCLK successfully.
Executing : create_clock -name u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_Inferred [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut:WCLK] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_Inferred [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut:WCLK] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[37]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[37]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[37]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[37]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut:RCLK
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut:RCLK successfully.
Executing : create_clock -name u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK_Inferred [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut:RCLK] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK_Inferred [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut:RCLK] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[40]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[40]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[40]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[40]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut:WCLK
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut:WCLK successfully.
Executing : create_clock -name u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK_Inferred [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut:WCLK] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK_Inferred [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut:WCLK] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[41]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[41]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[41]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[41]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[42]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[42]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[42]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[42]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[43]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[43]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[43]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[43]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[44]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[44]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[44]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[44]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[45]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[45]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[45]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[45]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[46]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[46]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[46]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[46]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[47]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[47]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[47]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[47]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[48]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[48]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[48]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[48]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[49]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[49]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[49]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[49]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[51]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[51]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[51]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[51]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[52]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[52]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[52]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[52]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut:RCLK
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut:RCLK successfully.
Executing : create_clock -name u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK_Inferred [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut:RCLK] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK_Inferred [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut:RCLK] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[55]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[55]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[55]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[55]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut:WCLK
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut:WCLK successfully.
Executing : create_clock -name u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK_Inferred [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut:WCLK] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK_Inferred [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut:WCLK] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[56]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[56]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[56]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[56]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[57]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[57]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[57]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[57]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[58]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[58]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[58]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[58]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[59]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[59]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[59]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[59]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {yolo_inst/u_conv_top/rclk_div_en:Q[0]}
Executing : get_pins {yolo_inst/u_conv_top/rclk_div_en:Q[0]} successfully.
Executing : create_clock -name {yolo_inst/u_conv_top/rclk_div_en/Q[0]_Inferred} [get_pins {yolo_inst/u_conv_top/rclk_div_en:Q[0]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {yolo_inst/u_conv_top/rclk_div_en/Q[0]_Inferred} [get_pins {yolo_inst/u_conv_top/rclk_div_en:Q[0]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins yolo_inst/u_conv_top/conv_search_inst/N512:Z
Executing : get_pins yolo_inst/u_conv_top/conv_search_inst/N512:Z successfully.
Executing : create_clock -name yolo_inst/u_conv_top/conv_search_inst/N512/Z_Inferred [get_pins yolo_inst/u_conv_top/conv_search_inst/N512:Z] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name yolo_inst/u_conv_top/conv_search_inst/N512/Z_Inferred [get_pins yolo_inst/u_conv_top/conv_search_inst/N512:Z] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group InsertedJtag/u_GTP_SCANCHAIN/CAPDR_Inferred
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group InsertedJtag/u_GTP_SCANCHAIN/CAPDR_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_3 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_3 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_4 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_4 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_5 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_5 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_6 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_6 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_7 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY_Inferred
Executing : set_clock_groups -name Inferred_clock_group_7 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_8 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_8 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_9 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_9 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_10 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_10 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_11 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_11 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_12 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_12 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_13 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_13 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_14 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_14 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_15 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_15 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_16 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY_Inferred
Executing : set_clock_groups -name Inferred_clock_group_16 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_17 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_17 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_18 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_18 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_19 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_19 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_20 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_20 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_21 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_21 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_22 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_22 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_23 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_23 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_24 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK_Inferred
Executing : set_clock_groups -name Inferred_clock_group_24 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_25 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_25 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_26 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY_Inferred
Executing : set_clock_groups -name Inferred_clock_group_26 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_27 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_27 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_28 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_Inferred
Executing : set_clock_groups -name Inferred_clock_group_28 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_29 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK_Inferred
Executing : set_clock_groups -name Inferred_clock_group_29 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_30 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_30 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_31 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK_Inferred
Executing : set_clock_groups -name Inferred_clock_group_31 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_32 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_32 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_33 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_33 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_34 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_34 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_35 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_35 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_36 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_36 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_37 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_37 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_38 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_38 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_39 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_39 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_40 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK_Inferred
Executing : set_clock_groups -name Inferred_clock_group_40 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_41 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY_Inferred
Executing : set_clock_groups -name Inferred_clock_group_41 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_42 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_42 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_43 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_Inferred
Executing : set_clock_groups -name Inferred_clock_group_43 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_44 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_44 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_45 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK_Inferred
Executing : set_clock_groups -name Inferred_clock_group_45 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_46 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_46 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_47 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK_Inferred
Executing : set_clock_groups -name Inferred_clock_group_47 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_48 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_48 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_49 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_49 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_50 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_50 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_51 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_51 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_52 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_52 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_53 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_53 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_54 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_54 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_55 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_55 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_56 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_56 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_57 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_57 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_58 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_58 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_59 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK_Inferred
Executing : set_clock_groups -name Inferred_clock_group_59 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_60 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_60 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_61 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK_Inferred
Executing : set_clock_groups -name Inferred_clock_group_61 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_62 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_62 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_63 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_63 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_64 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_64 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_65 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_65 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_66 -asynchronous -group {yolo_inst/u_conv_top/rclk_div_en/Q[0]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_66 -asynchronous -group {yolo_inst/u_conv_top/rclk_div_en/Q[0]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_67 -asynchronous -group yolo_inst/u_conv_top/conv_search_inst/N512/Z_Inferred
Executing : set_clock_groups -name Inferred_clock_group_67 -asynchronous -group yolo_inst/u_conv_top/conv_search_inst/N512/Z_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group InsertedJtag/u_GTP_SCANCHAIN/CAPDR_Inferred
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group InsertedJtag/u_GTP_SCANCHAIN/CAPDR_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_3 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_3 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_4 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_4 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_5 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_5 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_6 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_6 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_7 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY_Inferred
Executing : set_clock_groups -name Inferred_clock_group_7 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_8 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_8 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_9 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_9 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_10 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_10 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_11 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_11 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_12 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_12 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_13 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_13 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_14 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_14 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_15 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_15 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_16 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY_Inferred
Executing : set_clock_groups -name Inferred_clock_group_16 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_17 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_17 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_18 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_18 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_19 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_19 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_20 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_20 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_21 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_21 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_22 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_22 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_23 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_23 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_24 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK_Inferred
Executing : set_clock_groups -name Inferred_clock_group_24 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_25 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_25 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_26 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY_Inferred
Executing : set_clock_groups -name Inferred_clock_group_26 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_27 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_27 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_28 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_Inferred
Executing : set_clock_groups -name Inferred_clock_group_28 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_29 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK_Inferred
Executing : set_clock_groups -name Inferred_clock_group_29 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_30 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_30 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_31 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK_Inferred
Executing : set_clock_groups -name Inferred_clock_group_31 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_32 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_32 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_33 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_33 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_34 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_34 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_35 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_35 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_36 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_36 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_37 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_37 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_38 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_38 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_39 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_39 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_40 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK_Inferred
Executing : set_clock_groups -name Inferred_clock_group_40 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_41 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY_Inferred
Executing : set_clock_groups -name Inferred_clock_group_41 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_42 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_42 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_43 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_Inferred
Executing : set_clock_groups -name Inferred_clock_group_43 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_44 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_44 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_45 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK_Inferred
Executing : set_clock_groups -name Inferred_clock_group_45 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_46 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_46 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_47 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK_Inferred
Executing : set_clock_groups -name Inferred_clock_group_47 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_48 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_48 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_49 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_49 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_50 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_50 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_51 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_51 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_52 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_52 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_53 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_53 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_54 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_54 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_55 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_55 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_56 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_56 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_57 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_57 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_58 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_58 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_59 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK_Inferred
Executing : set_clock_groups -name Inferred_clock_group_59 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_60 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_60 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_61 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK_Inferred
Executing : set_clock_groups -name Inferred_clock_group_61 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_62 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_62 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_63 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_63 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_64 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_64 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_65 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_65 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_66 -asynchronous -group {yolo_inst/u_conv_top/rclk_div_en/Q[0]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_66 -asynchronous -group {yolo_inst/u_conv_top/rclk_div_en/Q[0]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_67 -asynchronous -group yolo_inst/u_conv_top/conv_search_inst/N512/Z_Inferred
Executing : set_clock_groups -name Inferred_clock_group_67 -asynchronous -group yolo_inst/u_conv_top/conv_search_inst/N512/Z_Inferred successfully.
Start pre-mapping.
W: Adm-4019: Unable to further flatten instance 'yolo_inst'. The design is empty.
I: Encoding type of FSM 'state[4:0]_fsm[4:0]' is: onehot.
I: Encoding table of FSM 'state[4:0]_fsm[4:0]':
I: from  sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state[4] sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state[3] sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state[2] sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state[1] sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state[0]
I: to  sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state_17 sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state_16 sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state_15 sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state_14 sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state_13 sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state_12 sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state_11 sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state_10 sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state_9 sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state_8 sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state_7 sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state_6 sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state_5 sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state_4 sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state_3 sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state_2 sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state_1 sd_card_weight_inst/sd
_card_top_m0/sd_card_cmd_m0/state_0
I: 00000 => 000000000000000001
I: 00001 => 000000000000000010
I: 00010 => 000000000000000100
I: 00011 => 000000000000001000
I: 00100 => 000000000000010000
I: 00101 => 000000000000100000
I: 00110 => 000000000001000000
I: 00111 => 000000000010000000
I: 01000 => 000000000100000000
I: 01001 => 000000001000000000
I: 01010 => 000000010000000000
I: 01011 => 000000100000000000
I: 01100 => 000001000000000000
I: 01101 => 000010000000000000
I: 01110 => 000100000000000000
I: 01111 => 001000000000000000
I: 10000 => 010000000000000000
I: 10001 => 100000000000000000
I: Encoding type of FSM 'state[4:0]_fsm[4:0]' is: onehot.
I: Encoding table of FSM 'state[4:0]_fsm[4:0]':
I: from  sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/state[4] sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/state[3] sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/state[2] sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/state[1] sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/state[0]
I: to  sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/state_12 sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/state_11 sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/state_10 sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/state_9 sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/state_8 sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/state_7 sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/state_6 sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/state_5 sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/state_4 sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/state_3 sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/state_2 sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/state_1 sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/state_0
I: 00000 => 0000000000001
I: 00001 => 0000000000010
I: 00010 => 0000000000100
I: 00011 => 0000000001000
I: 00100 => 0000000010000
I: 00101 => 0000000100000
I: 00110 => 0000001000000
I: 00111 => 0000010000000
I: 01000 => 0000100000000
I: 01111 => 0001000000000
I: 10000 => 0010000000000
I: 10001 => 0100000000000
I: 10010 => 1000000000000
I: Encoding type of FSM 'state[3:0]_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'state[3:0]_fsm[3:0]':
I: from  frame_read_write_m0/frame_fifo_read_m0/state[3] frame_read_write_m0/frame_fifo_read_m0/state[2] frame_read_write_m0/frame_fifo_read_m0/state[1] frame_read_write_m0/frame_fifo_read_m0/state[0]
I: to  frame_read_write_m0/frame_fifo_read_m0/state_6 frame_read_write_m0/frame_fifo_read_m0/state_5 frame_read_write_m0/frame_fifo_read_m0/state_4 frame_read_write_m0/frame_fifo_read_m0/state_3 frame_read_write_m0/frame_fifo_read_m0/state_2 frame_read_write_m0/frame_fifo_read_m0/state_1 frame_read_write_m0/frame_fifo_read_m0/state_0
I: 0000 => 0000001
I: 0001 => 0000010
I: 0010 => 0000100
I: 0011 => 0001000
I: 0100 => 0010000
I: 0101 => 0100000
I: 0110 => 1000000
I: Encoding type of FSM 'state[3:0]_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'state[3:0]_fsm[3:0]':
I: from  frame_read_write_m0/frame_fifo_write_m0/state[3] frame_read_write_m0/frame_fifo_write_m0/state[2] frame_read_write_m0/frame_fifo_write_m0/state[1] frame_read_write_m0/frame_fifo_write_m0/state[0]
I: to  frame_read_write_m0/frame_fifo_write_m0/state_5 frame_read_write_m0/frame_fifo_write_m0/state_4 frame_read_write_m0/frame_fifo_write_m0/state_3 frame_read_write_m0/frame_fifo_write_m0/state_2 frame_read_write_m0/frame_fifo_write_m0/state_1 frame_read_write_m0/frame_fifo_write_m0/state_0
I: 0000 => 000001
I: 0001 => 000010
I: 0010 => 000100
I: 0011 => 001000
I: 0100 => 010000
I: 0101 => 100000
I: Encoding type of FSM 'state[2:0]_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'state[2:0]_fsm[2:0]':
I: from  i2c_config_m0/state[2] i2c_config_m0/state[1] i2c_config_m0/state[0]
I: to  i2c_config_m0/state_3 i2c_config_m0/state_2 i2c_config_m0/state_1 i2c_config_m0/state_0
I: 000 => 0001
I: 001 => 0010
I: 010 => 0100
I: 011 => 1000
I: Encoding type of FSM 'c_state[4:0]_fsm[4:0]' is: onehot.
I: Encoding table of FSM 'c_state[4:0]_fsm[4:0]':
I: from  i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[4] i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[3] i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[2] i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[1] i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[0]
I: to  i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_5 i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_4 i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_3 i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_2 i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_1 i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_0
I: 00000 => 000001
I: 00001 => 000010
I: 00010 => 000100
I: 00100 => 001000
I: 01000 => 010000
I: 10000 => 100000
I: Encoding type of FSM 'c_state[17:0]_fsm[17:0]' is: onehot.
I: Encoding table of FSM 'c_state[17:0]_fsm[17:0]':
I: from  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[17] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[16] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[15] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[14] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[13] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[12] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[11] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[10] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[9] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[8] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[7] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[6] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[5] i2c_config_m0/i2c_master_top_m0/byte_control
ler/bit_controller/c_state[4] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[3] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[2] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[1] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[0]
I: to  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_17 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_16 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_15 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_14 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_13 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_12 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_11 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_10 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_9 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_8 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_7 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_6 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_5 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_control
ler/c_state_4 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_3 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_2 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_1 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_0
I: 000000000000000000 => 000000000000000001
I: 000000000000000001 => 000000000000000010
I: 000000000000000010 => 000000000000000100
I: 000000000000000100 => 000000000000001000
I: 000000000000001000 => 000000000000010000
I: 000000000000010000 => 000000000000100000
I: 000000000000100000 => 000000000001000000
I: 000000000001000000 => 000000000010000000
I: 000000000010000000 => 000000000100000000
I: 000000000100000000 => 000000001000000000
I: 000000001000000000 => 000000010000000000
I: 000000010000000000 => 000000100000000000
I: 000000100000000000 => 000001000000000000
I: 000001000000000000 => 000010000000000000
I: 000010000000000000 => 000100000000000000
I: 000100000000000000 => 001000000000000000
I: 001000000000000000 => 010000000000000000
I: 010000000000000000 => 100000000000000000
I: Removed bmsWIDEDFFCPE inst sda_chk that is redundant to c_state_17
I: Encoding type of FSM 'state[1:0]_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'state[1:0]_fsm[1:0]':
I: from  u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state[1] u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state[0]
I: to  u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_2 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0
I: 00 => 0001
I: 01 => 0010
I: 10 => 0100
I: 11 => 1000
I: Encoding type of FSM 'state[3:0]_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'state[3:0]_fsm[3:0]':
I: from  u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state[3] u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state[2] u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state[1] u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state[0]
I: to  u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_10 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_9 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_8 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_7 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_6 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_5 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_4 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_3 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_2 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_1 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_0
I: 0000 => 00000000001
I: 0001 => 00000000010
I: 0010 => 00000000100
I: 0011 => 00000001000
I: 0100 => 00000010000
I: 0101 => 00000100000
I: 0110 => 00001000000
I: 0111 => 00010000000
I: 1000 => 00100000000
I: 1001 => 01000000000
I: 1010 => 10000000000
I: Encoding type of FSM 'state[1:0]_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'state[1:0]_fsm[1:0]':
I: from  u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state[1] u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state[0]
I: to  u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_1 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0
I: 00 => 01
I: 10 => 10
W: Public-4008: Instance 'state_1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Encoding type of FSM 'wr_state[2:0]_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'wr_state[2:0]_fsm[2:0]':
I: from  u_aq_axi_master/wr_state[2] u_aq_axi_master/wr_state[1] u_aq_axi_master/wr_state[0]
I: to  u_aq_axi_master/wr_state_6 u_aq_axi_master/wr_state_5 u_aq_axi_master/wr_state_4 u_aq_axi_master/wr_state_3 u_aq_axi_master/wr_state_2 u_aq_axi_master/wr_state_1 u_aq_axi_master/wr_state_0
I: 000 => 0000001
I: 001 => 0000010
I: 010 => 0000100
I: 011 => 0001000
I: 100 => 0010000
I: 101 => 0100000
I: 110 => 1000000
I: Encoding type of FSM 'rd_state[2:0]_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'rd_state[2:0]_fsm[2:0]':
I: from  u_aq_axi_master/rd_state[2] u_aq_axi_master/rd_state[1] u_aq_axi_master/rd_state[0]
I: to  u_aq_axi_master/rd_state_5 u_aq_axi_master/rd_state_4 u_aq_axi_master/rd_state_3 u_aq_axi_master/rd_state_2 u_aq_axi_master/rd_state_1 u_aq_axi_master/rd_state_0
I: 000 => 000001
I: 001 => 000010
I: 010 => 000100
I: 011 => 001000
I: 100 => 010000
I: 101 => 100000
I: Encoding type of FSM 'current_state[4:0]_fsm[4:0]' is: onehot.
I: Encoding table of FSM 'current_state[4:0]_fsm[4:0]':
I: from  u_key_top/current_state[4] u_key_top/current_state[3] u_key_top/current_state[2] u_key_top/current_state[1] u_key_top/current_state[0]
I: to  u_key_top/current_state_4 u_key_top/current_state_3 u_key_top/current_state_2 u_key_top/current_state_1 u_key_top/current_state_0
I: 00001 => 00001
I: 00010 => 00010
I: 00100 => 00100
I: 01000 => 01000
I: 10000 => 10000
I: Encoding type of FSM 'current_state[2:0]_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'current_state[2:0]_fsm[2:0]':
I: from  u_uart_top/current_state[2] u_uart_top/current_state[1] u_uart_top/current_state[0]
I: to  u_uart_top/current_state_2 u_uart_top/current_state_1 u_uart_top/current_state_0
I: 001 => 001
I: 010 => 010
I: 100 => 100
I: Encoding type of FSM 'uart_current_state[3:0]_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'uart_current_state[3:0]_fsm[3:0]':
I: from  u_uart_top/uart_current_state[3] u_uart_top/uart_current_state[2] u_uart_top/uart_current_state[1] u_uart_top/uart_current_state[0]
I: to  u_uart_top/uart_current_state_3 u_uart_top/uart_current_state_2 u_uart_top/uart_current_state_1 u_uart_top/uart_current_state_0
I: 0001 => 0001
I: 0010 => 0010
I: 0100 => 0100
I: 1000 => 1000
I: Removed bmsWIDEDFFCPE inst uart_current_state_0 that is redundant to current_state_0
I: Encoding type of FSM 'state[2:0]_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'state[2:0]_fsm[2:0]':
I: from  u_uart_top/uart_rx_inst/state[2] u_uart_top/uart_rx_inst/state[1] u_uart_top/uart_rx_inst/state[0]
I: to  u_uart_top/uart_rx_inst/state_4 u_uart_top/uart_rx_inst/state_3 u_uart_top/uart_rx_inst/state_2 u_uart_top/uart_rx_inst/state_1 u_uart_top/uart_rx_inst/state_0
I: 001 => 00001
I: 010 => 00010
I: 011 => 00100
I: 100 => 01000
I: 101 => 10000
I: Encoding type of FSM 'state[2:0]_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'state[2:0]_fsm[2:0]':
I: from  u_uart_top/uart_tx_inst/state[2] u_uart_top/uart_tx_inst/state[1] u_uart_top/uart_tx_inst/state[0]
I: to  u_uart_top/uart_tx_inst/state_3 u_uart_top/uart_tx_inst/state_2 u_uart_top/uart_tx_inst/state_1 u_uart_top/uart_tx_inst/state_0
I: 001 => 0001
I: 010 => 0010
I: 011 => 0100
I: 100 => 1000
I: Removed bmsWIDEDFFCPE inst match_single_to_16[2] that is redundant to match_single_to_16[1]
I: Removed bmsWIDEDFFCPE inst match_single_to_16[3] that is redundant to match_single_to_16[1]
I: Removed bmsWIDEDFFCPE inst match_single_to_16[4] that is redundant to match_single_to_16[1]
I: Removed bmsWIDEDFFCPE inst match_single_to_16[5] that is redundant to match_single_to_16[1]
I: Removed bmsWIDEDFFCPE inst match_single_to_16[6] that is redundant to match_single_to_16[1]
I: Removed bmsWIDEDFFCPE inst match_single_to_16[7] that is redundant to match_single_to_16[1]
I: Removed bmsWIDEDFFCPE inst match_single_to_16[8] that is redundant to match_single_to_16[1]
I: Removed bmsWIDEDFFCPE inst match_single_to_16[9] that is redundant to match_single_to_16[1]
I: Removed bmsWIDEDFFCPE inst match_single_to_16[10] that is redundant to match_single_to_16[1]
I: Removed bmsWIDEDFFCPE inst match_single_to_16[11] that is redundant to match_single_to_16[1]
I: Removed bmsWIDEDFFCPE inst match_single_to_16[12] that is redundant to match_single_to_16[1]
I: Removed bmsWIDEDFFCPE inst match_single_to_16[13] that is redundant to match_single_to_16[1]
I: Removed bmsWIDEDFFCPE inst match_single_to_16[14] that is redundant to match_single_to_16[1]
I: Removed bmsWIDEDFFCPE inst match_single_to_16[15] that is redundant to match_single_to_16[1]
I: Encoding type of FSM 'state[3:0]_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'state[3:0]_fsm[3:0]':
I: from  sd_card_weight_inst/pt_read_m0/state[3] sd_card_weight_inst/pt_read_m0/state[2] sd_card_weight_inst/pt_read_m0/state[1] sd_card_weight_inst/pt_read_m0/state[0]
I: to  sd_card_weight_inst/pt_read_m0/state_4 sd_card_weight_inst/pt_read_m0/state_3 sd_card_weight_inst/pt_read_m0/state_2 sd_card_weight_inst/pt_read_m0/state_1 sd_card_weight_inst/pt_read_m0/state_0
I: 0000 => 00001
I: 0001 => 00010
I: 0010 => 00100
I: 0011 => 01000
I: 0100 => 10000
I: Encoding type of FSM 'state[2:0]_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'state[2:0]_fsm[2:0]':
I: from  sd_card_weight_inst/sd_card_top_m0/spi_master_m0/state[2] sd_card_weight_inst/sd_card_top_m0/spi_master_m0/state[1] sd_card_weight_inst/sd_card_top_m0/spi_master_m0/state[0]
I: to  sd_card_weight_inst/sd_card_top_m0/spi_master_m0/state_5 sd_card_weight_inst/sd_card_top_m0/spi_master_m0/state_4 sd_card_weight_inst/sd_card_top_m0/spi_master_m0/state_3 sd_card_weight_inst/sd_card_top_m0/spi_master_m0/state_2 sd_card_weight_inst/sd_card_top_m0/spi_master_m0/state_1 sd_card_weight_inst/sd_card_top_m0/spi_master_m0/state_0
I: 000 => 000001
I: 001 => 000010
I: 010 => 000100
I: 011 => 001000
I: 100 => 010000
I: 101 => 100000
I: Constant propagation done on frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K (GTP_DRM18K).
Executing : pre-mapping successfully.
 0.518811s wall, 0.500000s user + 0.015625s system = 0.515625s CPU (99.4%)
Start mod-gen.
W: Public-4008: Instance 'read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rd_water_level[10:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wr_water_level[10:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'byte_controller/bit_controller/busy' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'byte_controller/bit_controller/sta_condition' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2c_master_top_m0/i2c_read_data[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_key_1/is_change_o' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_key_0/is_change_o' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_rx_inst/bit_cnt[2:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_rx_inst/cycle_cnt[15:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_rx_inst/rx_bits[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_rx_inst/rx_bits[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_rx_inst/rx_bits[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_rx_inst/rx_bits[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_rx_inst/rx_bits[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_rx_inst/rx_bits[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_rx_inst/rx_bits[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_rx_inst/rx_bits[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_rx_inst/rx_d0' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_rx_inst/rx_d1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_rx_inst/rx_data[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_rx_inst/rx_data_valid' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_rx_inst/state_0' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_rx_inst/state_1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_rx_inst/state_2' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_rx_inst/state_3' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_rx_inst/state_4' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_write_fifo/U_ipml_fifo_afifo_32i_8o_64depth/U_ipml_fifo_ctrl/rd_water_level[10:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_write_fifo/U_ipml_fifo_afifo_32i_8o_64depth/U_ipml_fifo_ctrl/wr_water_level[8:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'color_bar_m0/active_x[11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'color_bar_m0/rgb_b_reg[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'color_bar_m0/rgb_g_reg[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'color_bar_m0/rgb_r_reg[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/result_equal_to' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/result_equal_to_16' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/result_larger_than' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/result_larger_than_8h[1:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/result_larger_than_8l' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[15].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[15].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[0].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[0].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[1].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[1].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[2].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[2].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[3].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[3].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[4].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[4].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[5].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[5].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[6].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[6].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[7].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[7].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[8].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[8].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[9].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[9].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[10].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[10].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[11].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[11].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[12].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[12].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[13].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[13].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[14].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[14].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/result_equal_to' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/result_equal_to_16' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/result_larger_than' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/result_larger_than_8h[1:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/result_larger_than_8l' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[15].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[15].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[0].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[0].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[1].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[1].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[2].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[2].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[3].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[3].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[4].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[4].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[5].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[5].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[6].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[6].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[7].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[7].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[8].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[8].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[9].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[9].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[10].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[10].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[11].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[11].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[12].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[12].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[13].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[13].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[14].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[14].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u0_trig_unit/u_cfg_reg_file/cfg_rdlast' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u0_trig_unit/test_reg0' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_Storage_Condition/u_cfg_reg_file/cfg_rdlast' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_Trigger_Condition/u_cfg_reg_file/cfg_rdlast' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos_8_16bit_m0/hblank' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2c_config_m0/error' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2c_config_m0/i2c_master_top_m0/error' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/led0_ddrphy_rst' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_key_top/is_color_mode_o' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_key_top/is_count_mode_o' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/DATA_ff[0][0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/data_pipe[0][0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/data_pipe[1][0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/data_pipe[2][0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/data_pipe[3][0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/data_pipe[4][0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/data_start' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/data_start_d1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/operation_ind' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/ram_wadr[8:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/ram_wdat0' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/ram_wren' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/start_d3' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/status[9:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/trig0_d1[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/trig0_d2[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_rd_addr_gen/status_ff_en[1:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_rd_addr_gen/counter[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_rd_addr_gen/ram_radr[8:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_rd_addr_gen/rst_conf_d1' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_rd_addr_gen/rst_conf_d2' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_rd_addr_gen/status_ff[9:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u0_trig_unit/u_cfg_reg_file/bit_cnt[1:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u0_trig_unit/u_cfg_reg_file/cfg_rdata' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/u_cfg_reg_file/bit_cnt[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/u_cfg_reg_file/cfg_rdata' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_Trigger_Condition/u_cfg_reg_file/bit_cnt[1:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_Trigger_Condition/u_cfg_reg_file/cfg_rdata' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'dvi_encoder_m0/encg/dout[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'dvi_encoder_m0/encg/dout[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sd_card_weight_inst/ax_debounce_m0/button_posedge' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Constant propagation done on sd_card_weight_inst/sd_card_top_m0/spi_master_m0/N161 (bmsWIDEMUX).
I: Constant propagation done on sd_card_weight_inst/sd_card_top_m0/spi_master_m0/N135 (bmsWIDEINV).
I: Constant propagation done on sd_card_weight_inst/sd_card_top_m0/spi_master_m0/N174 (bmsREDAND).
I: Constant propagation done on sd_card_weight_inst/sd_card_top_m0/spi_master_m0/N167 (bmsREDAND).
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/N16 (bmsWIDEMUX).
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/N57 (bmsWIDEMUX).
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N260 (bmsWIDEMUX).
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N262 (bmsWIDEMUX).
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encg/c1_q that is redundant to dvi_encoder_m0/encg/c0_q
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encr/c0_q that is redundant to dvi_encoder_m0/encg/c0_q
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encr/c1_q that is redundant to dvi_encoder_m0/encg/c0_q
I: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_d0[24:0] that is redundant to frame_read_write_m0/frame_fifo_read_m0/read_len_d0[24:0]
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encr/de_q that is redundant to dvi_encoder_m0/encg/de_q
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encg/de_q that is redundant to dvi_encoder_m0/encb/de_q
I: Removed bmsWIDEDFFCPE inst u_uart_top/current_state_0 that is redundant to u_key_top/current_state_0
I: Removed bmsWIDEDFFCPE inst InsertedDebugger/u_ips_dbc_debug_core/u0_trig_unit/signal_dly[0] that is redundant to InsertedDebugger/u_ips_dbc_debug_core/TRIG0_ff[1][0]
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encr/de_reg that is redundant to dvi_encoder_m0/encg/de_reg
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encg/de_reg that is redundant to dvi_encoder_m0/encb/de_reg
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encg/c1_reg that is redundant to dvi_encoder_m0/encg/c0_reg
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encr/c0_reg that is redundant to dvi_encoder_m0/encg/c0_reg
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encr/c1_reg that is redundant to dvi_encoder_m0/encg/c0_reg
I: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_d1[24:0] that is redundant to frame_read_write_m0/frame_fifo_read_m0/read_len_d1[24:0]
W: Register sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/state_7 is reduced to constant 0.
W: Register sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len[0] is reduced to constant 0.
W: Register sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len[1] is reduced to constant 0.
W: Register sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len[3] is reduced to constant 0.
W: Register sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len[4] is reduced to constant 0.
W: Register sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len[5] is reduced to constant 0.
W: Register sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len[6] is reduced to constant 0.
W: Register sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len[7] is reduced to constant 0.
W: Register sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len[8] is reduced to constant 0.
W: Register sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len[9] is reduced to constant 0.
W: Register sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len[10] is reduced to constant 0.
W: Register sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len[11] is reduced to constant 0.
W: Register sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len[12] is reduced to constant 0.
W: Register sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len[13] is reduced to constant 0.
W: Register sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len[14] is reduced to constant 0.
W: Register sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len[15] is reduced to constant 0.
W: Register sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1[1] is reduced to constant 0.
W: Register sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1[2] is reduced to constant 0.
W: Register sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1[3] is reduced to constant 0.
W: Register sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1[4] is reduced to constant 0.
W: Register sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1[5] is reduced to constant 0.
W: Register sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1[6] is reduced to constant 0.
W: Register sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1[7] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/rd_burst_len[0] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/rd_burst_len[1] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/rd_burst_len[2] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/rd_burst_len[3] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/rd_burst_len[4] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/rd_burst_len[5] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/rd_burst_len[7] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/rd_burst_len[8] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/rd_burst_len[9] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d0[0] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d0[1] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d0[2] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d0[3] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d0[4] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d0[5] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d0[6] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d0[7] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d0[8] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d0[9] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d0[10] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d0[11] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d0[12] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d0[13] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d0[14] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d0[15] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d0[18] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d0[19] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d0[20] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d0[21] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d0[22] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d0[23] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d0[24] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d1[0] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d1[1] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d1[2] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d1[3] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d1[4] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d1[5] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d1[6] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d1[7] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d1[8] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d1[9] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d1[10] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d1[11] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d1[12] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d1[13] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d1[14] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d1[15] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d1[18] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d1[19] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d1[20] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d1[21] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d1[22] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d1[23] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d1[24] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_latch[0] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_latch[1] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_latch[2] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_latch[3] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_latch[4] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_latch[5] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_latch[6] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_latch[7] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_latch[8] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_latch[9] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_latch[10] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_latch[11] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_latch[12] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_latch[13] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_latch[14] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_latch[15] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_latch[18] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_latch[19] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_latch[20] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_latch[21] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_latch[22] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_latch[23] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_latch[24] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[0] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[1] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[2] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[3] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[4] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[5] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[7] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[8] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[9] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_latch[0] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_latch[1] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_latch[2] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_latch[3] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_latch[4] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_latch[5] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_latch[6] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_latch[7] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_latch[8] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_latch[9] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_latch[10] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_latch[11] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_latch[12] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_latch[13] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_latch[14] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_latch[15] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_latch[18] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_latch[19] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_latch[20] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_latch[21] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_latch[22] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_latch[23] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_latch[24] is reduced to constant 0.
W: Register dvi_encoder_m0/encg/c0_q is reduced to constant 0.
W: Register dvi_encoder_m0/encg/c0_reg is reduced to constant 0.
W: Register dvi_encoder_m0/encg/din_q[0] is reduced to constant 0.
W: Register dvi_encoder_m0/encg/din_q[1] is reduced to constant 0.
W: Register dvi_encoder_m0/encg/din_q[2] is reduced to constant 0.
W: Register dvi_encoder_m0/encr/din_q[0] is reduced to constant 0.
W: Register dvi_encoder_m0/encr/din_q[1] is reduced to constant 0.
W: Register InsertedDebugger/u_ips_dbc_debug_core/TRIG0_ff[0][0] is reduced to constant 0.
W: Register InsertedDebugger/u_ips_dbc_debug_core/TRIG0_ff[1][0] is reduced to constant 0.
W: Register InsertedDebugger/u_ips_dbc_debug_core/u0_trig_unit/signal_ff_dly[0] is reduced to constant 0.
W: Register dvi_encoder_m0/encb/din_q[0] is reduced to constant 0.
W: Register dvi_encoder_m0/encb/din_q[1] is reduced to constant 0.
W: Register dvi_encoder_m0/encb/din_q[2] is reduced to constant 0.
W: Register dvi_encoder_m0/encb/q_m_reg[0] is reduced to constant 0.
W: Register dvi_encoder_m0/encg/q_m_reg[0] is reduced to constant 0.
W: Register dvi_encoder_m0/encr/q_m_reg[0] is reduced to constant 0.
I: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_read_m0/read_len_d0[17] that is redundant to frame_read_write_m0/frame_fifo_read_m0/read_len_d0[16]
I: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_read_m0/read_len_d1[17] that is redundant to frame_read_write_m0/frame_fifo_read_m0/read_len_d1[16]
I: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_read_m0/read_len_latch[17] that is redundant to frame_read_write_m0/frame_fifo_read_m0/read_len_latch[16]
I: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_latch[17] that is redundant to frame_read_write_m0/frame_fifo_write_m0/write_len_latch[16]
W: Removed bmsWIDEDFFCPE inst sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/state_8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/block_write_req that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/state_9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state_9 that is stuck at constant 0.
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_rd_len[4] that is redundant to u_aq_axi_master/reg_rd_len[3]
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_rd_len[5] that is redundant to u_aq_axi_master/reg_rd_len[3]
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_rd_len[6] that is redundant to u_aq_axi_master/reg_rd_len[3]
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_rd_len[7] that is redundant to u_aq_axi_master/reg_rd_len[3]
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_rd_len[8] that is redundant to u_aq_axi_master/reg_rd_len[3]
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_wr_len[4] that is redundant to u_aq_axi_master/reg_wr_len[3]
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_wr_len[5] that is redundant to u_aq_axi_master/reg_wr_len[3]
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_wr_len[6] that is redundant to u_aq_axi_master/reg_wr_len[3]
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_wr_len[7] that is redundant to u_aq_axi_master/reg_wr_len[3]
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_wr_len[8] that is redundant to u_aq_axi_master/reg_wr_len[3]
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_rd_len[10] that is redundant to u_aq_axi_master/reg_rd_len[9]
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_wr_len[10] that is redundant to u_aq_axi_master/reg_wr_len[9]
Executing : mod-gen successfully.
 1.141192s wall, 1.125000s user + 0.015625s system = 1.140625s CPU (100.0%)
Start logic-optimization.
W: Public-4008: Instance 'dvi_encoder_m0/encg/q_m_reg[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Removed bmsWIDEDFFCPE inst InsertedDebugger/u_ips_dbc_debug_core/u_Trigger_Condition/conf_reg[2:0] that is stuck at constant 0.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u0_trig_unit/conf_reg[3:0]' of 'bmsWIDEDFFPATCE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u0_trig_unit/match_single[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u0_trig_unit/match_single_to_16[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u0_trig_unit/match_single_to_16[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u0_trig_unit/match_single_to_all' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encg/q_m_reg[2] that is redundant to dvi_encoder_m0/encb/q_m_reg[2]
W: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encb/q_m_reg[2] that is stuck at constant 0.
Executing : logic-optimization successfully.
 6.583134s wall, 6.031250s user + 0.531250s system = 6.562500s CPU (99.7%)
Start tech-mapping phase 1.
W: Public-4008: Instance 'dvi_encoder_m0/encr/n1d[0]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'dvi_encoder_m0/encr/n1d[1]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_top/uart_write_fifo/U_ipml_fifo_afifo_32i_8o_64depth/U_ipml_fifo_ctrl/rptr[0]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_top/uart_write_fifo/U_ipml_fifo_afifo_32i_8o_64depth/U_ipml_fifo_ctrl/rptr[1]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_top/uart_write_fifo/U_ipml_fifo_afifo_32i_8o_64depth/U_ipml_fifo_ctrl/wrptr1[0]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_top/uart_write_fifo/U_ipml_fifo_afifo_32i_8o_64depth/U_ipml_fifo_ctrl/wrptr1[1]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'dvi_encoder_m0/encg/n1d[0]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'dvi_encoder_m0/encg/n1d[1]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedJtag/u_ips_jtag_hub/conf_sel[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedJtag/u_ips_jtag_hub/conf_sel[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedJtag/u_ips_jtag_hub/conf_sel[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedJtag/u_ips_jtag_hub/conf_sel[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedJtag/u_ips_jtag_hub/conf_sel[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedJtag/u_ips_jtag_hub/conf_sel[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedJtag/u_ips_jtag_hub/conf_sel[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedJtag/u_ips_jtag_hub/conf_sel[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedJtag/u_ips_jtag_hub/conf_sel[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedJtag/u_ips_jtag_hub/conf_sel[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedJtag/u_ips_jtag_hub/conf_sel[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedJtag/u_ips_jtag_hub/conf_sel[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedJtag/u_ips_jtag_hub/conf_sel[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedJtag/u_ips_jtag_hub/conf_sel[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedJtag/u_ips_jtag_hub/conf_sel[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'dvi_encoder_m0/encb/n1d[0]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'dvi_encoder_m0/encb/n1d[1]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sd_card_weight_inst/pt_read_m0/state_code[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sd_card_weight_inst/pt_read_m0/state_code[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sd_card_weight_inst/pt_read_m0/state_code[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd[46]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos_8_16bit_m0/x_cnt[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos_8_16bit_m0/x_cnt[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos_8_16bit_m0/x_cnt[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos_8_16bit_m0/x_cnt[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos_8_16bit_m0/x_cnt[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos_8_16bit_m0/x_cnt[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos_8_16bit_m0/x_cnt[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos_8_16bit_m0/x_cnt[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos_8_16bit_m0/x_cnt[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos_8_16bit_m0/x_cnt[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos_8_16bit_m0/x_cnt[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
I: Removed GTP_DFF_PE inst sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div[4] that is redundant to sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div[3]
I: Removed GTP_DFF_PE inst sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div[5] that is redundant to sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div[3]
I: Removed GTP_DFF_PE inst sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div[6] that is redundant to sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div[3]
I: Removed GTP_DFF_PE inst sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div[7] that is redundant to sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div[3]
I: Removed GTP_DFF inst dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[4] that is redundant to dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[4]
I: Removed GTP_DFF inst dvi_encoder_m0/encg/n1q_m[0] that is redundant to dvi_encoder_m0/encg/n0q_m[0]
I: Removed GTP_DFF inst dvi_encoder_m0/encb/n1q_m[0] that is redundant to dvi_encoder_m0/encb/n0q_m[0]
I: Removed GTP_DFF_CE inst sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div[1] that is redundant to sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div[0]
I: Removed GTP_DFF_CE inst sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div[2] that is redundant to sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div[0]
I: Removed GTP_DFF_CE inst sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div[8] that is redundant to sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div[0]
I: Removed GTP_DFF_CE inst sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div[9] that is redundant to sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div[0]
I: Removed GTP_DFF_CE inst sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div[10] that is redundant to sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div[0]
I: Removed GTP_DFF_CE inst sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div[11] that is redundant to sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div[0]
I: Removed GTP_DFF_CE inst sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div[12] that is redundant to sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div[0]
I: Removed GTP_DFF_CE inst sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div[13] that is redundant to sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div[0]
I: Removed GTP_DFF_CE inst sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div[14] that is redundant to sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div[0]
I: Removed GTP_DFF_CE inst sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div[15] that is redundant to sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div[0]
I: Removed GTP_DFF_CE inst sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd[2] that is redundant to sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd[0]
I: Removed GTP_DFF_CE inst sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd[7] that is redundant to sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd[0]
I: Removed GTP_DFF inst dvi_encoder_m0/encr/n1q_m[3] that is redundant to dvi_encoder_m0/encr/n1d[3]
I: Removed GTP_DFF inst dvi_encoder_m0/encr/n1d[3] that is redundant to dvi_encoder_m0/encg/n1d[3]
I: Removed GTP_DFF inst dvi_encoder_m0/encg/n1d[3] that is redundant to dvi_encoder_m0/encb/n1d[3]
I: Removed GTP_DFF inst dvi_encoder_m0/encb/n1q_m[3] that is redundant to dvi_encoder_m0/encb/n1d[3]
I: Removed GTP_DFF inst dvi_encoder_m0/encg/n1q_m[3] that is redundant to dvi_encoder_m0/encb/n1d[3]
I: Removed GTP_DFF_CE inst i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[0] that is redundant to i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_1
I: Removed GTP_DFF_CE inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_l[1] that is redundant to u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[1]
I: Removed GTP_DFF inst dvi_encoder_m0/encr/n1q_m[0] that is redundant to dvi_encoder_m0/encr/n0q_m[0]
I: Removed GTP_DFF_CE inst sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd[5] that is redundant to sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd[3]
I: Removed GTP_DFF_CE inst sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd[6] that is redundant to sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd[3]
I: Removed GTP_DFF_CE inst sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd[42] that is redundant to sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd[41]
I: Removed GTP_DFF_CE inst sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/clk_div[1] that is redundant to sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/clk_div[0]
I: Removed GTP_DFF_CE inst sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/clk_div[2] that is redundant to sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/clk_div[0]
I: Removed GTP_DFF_CE inst sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/clk_div[8] that is redundant to sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/clk_div[0]
I: Removed GTP_DFF_CE inst sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/clk_div[9] that is redundant to sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/clk_div[0]
I: Removed GTP_DFF_CE inst sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/clk_div[10] that is redundant to sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/clk_div[0]
I: Removed GTP_DFF_CE inst sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/clk_div[11] that is redundant to sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/clk_div[0]
I: Removed GTP_DFF_CE inst sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/clk_div[12] that is redundant to sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/clk_div[0]
I: Removed GTP_DFF_CE inst sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/clk_div[13] that is redundant to sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/clk_div[0]
I: Removed GTP_DFF_CE inst sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/clk_div[14] that is redundant to sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/clk_div[0]
I: Removed GTP_DFF_CE inst sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/clk_div[15] that is redundant to sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/clk_div[0]
I: Removed GTP_DFF_CE inst sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/clk_div[4] that is redundant to sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/clk_div[3]
I: Removed GTP_DFF_CE inst sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/clk_div[5] that is redundant to sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/clk_div[3]
I: Removed GTP_DFF_CE inst sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/clk_div[6] that is redundant to sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/clk_div[3]
I: Removed GTP_DFF_CE inst sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/clk_div[7] that is redundant to sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/clk_div[3]
I: Removed GTP_DFF inst dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[3] that is redundant to dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[3]
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_rd_adrs[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_rd_adrs[1] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_rd_adrs[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_wr_adrs[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_wr_adrs[1] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_wr_adrs[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[1] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[3] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[4] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[5] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_read_m0/read_cnt[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_read_m0/read_cnt[1] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_read_m0/read_cnt[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_read_m0/read_cnt[3] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_read_m0/read_cnt[4] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_read_m0/read_cnt[5] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[1] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[3] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[4] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[5] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/write_cnt[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/write_cnt[1] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/write_cnt[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/write_cnt[3] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/write_cnt[4] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/write_cnt[5] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[1] that is stuck at constant 0.
W: Removed GTP_DFF inst dvi_encoder_m0/encb/n1d[3] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd[47] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/clk_div[0] that is stuck at constant 0.
Executing : tech-mapping phase 1 successfully.
 0.215585s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (101.5%)
Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully.
 5.238724s wall, 4.140625s user + 1.093750s system = 5.234375s CPU (99.9%)
Start tech-optimization.
Executing : tech-optimization successfully.
 0.536510s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (99.0%)
Start phys-optimization.
Executing : phys-optimization successfully.
 0.000089s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start restore-hierarchy.
Executing : restore-hierarchy successfully.
 0.607046s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (100.4%)

Cell Usage:
GTP_CLKBUFG                   5 uses
GTP_DDC_E1                    5 uses
GTP_DDRC                      1 use
GTP_DDRPHY                    1 use
GTP_DFF                     171 uses
GTP_DFF_C                   566 uses
GTP_DFF_CE                  890 uses
GTP_DFF_E                    49 uses
GTP_DFF_P                    25 uses
GTP_DFF_PE                   49 uses
GTP_DFF_R                     3 uses
GTP_DLL                       2 uses
GTP_DRM18K                    5 uses
GTP_GRS                       1 use
GTP_INV                      61 uses
GTP_IOCLKBUF                  2 uses
GTP_IOCLKDIV                  1 use
GTP_IODELAY                  16 uses
GTP_ISERDES                  16 uses
GTP_LUT1                     26 uses
GTP_LUT2                    260 uses
GTP_LUT3                    434 uses
GTP_LUT4                    279 uses
GTP_LUT5                    438 uses
GTP_LUT5CARRY               874 uses
GTP_LUT5M                   130 uses
GTP_MUX2LUT6                 13 uses
GTP_OSERDES                  54 uses
GTP_PLL_E1                    2 uses
GTP_ROM128X1                 41 uses
GTP_ROM256X1                 44 uses
GTP_ROM32X1                  20 uses
GTP_SCANCHAIN_E1              1 use
bmsKEEPBUF                  188 uses

I/O ports: 87
GTP_INBUF                  17 uses
GTP_INBUFG                  2 uses
GTP_IOBUF                  18 uses
GTP_IOBUFCO                 2 uses
GTP_OUTBUF                 11 uses
GTP_OUTBUFT                36 uses
GTP_OUTBUFTCO               1 use

Mapping Summary:
Total LUTs: 2977 of 17536 (16.98%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 2977
Total Registers: 1753 of 26304 (6.66%)
Total Latches: 0

DRM18K:
Total DRM18K = 5.0 of 48 (10.42%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 90 of 240 (37.50%)


Number of unique control sets : 120
  CLK(nt_sys_clk)                                  : 2
  CLK(cmos_pclk_g)                                 : 8
  CLK(~sys_clk_g)                                  : 28
  CLK(sys_clk_g)                                   : 31
  CLK(video_clk5x)                                 : 38
  CLK(video_clk)                                   : 64
  CLK(axi_clk), CE(u_aq_axi_master.N540)           : 1
  CLK(video_clk), CE(nt_rst_n)                     : 3
  CLK(~sys_clk_g), CE(sd_card_weight_inst.pt_read_m0.N451)     : 8
  CLK(~sys_clk_g), CE(sd_card_weight_inst.pt_read_m0.N475)     : 8
  CLK(debug_drck), CE(InsertedJtag.u_ips_jtag_hub.N156)  : 9
  CLK(~sys_clk_g), CE(~u_uart_top.uart_write_fifo.U_ipml_fifo_afifo_32i_8o_64depth.U_ipml_fifo_ctrl.wfull)     : 9
  CLK(sys_clk_g), CE(~u_uart_top.read_empty_flag)  : 11
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.presetn)      : 3
  CLK(debug_capt), C(~nt_rst_n)                    : 6
  CLK(~debug_drck), C(~nt_rst_n)                   : 6
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~nt_rst_n)    : 11
  CLK(sys_clk_g), C(~ddr_init_done)                : 17
  CLK(cmos_pclk_g), C(~nt_rst_n)                   : 21
  CLK(nt_sys_clk), CP(~InsertedDebugger.u_ips_dbc_debug_core.resetn)       : 21
      CLK(nt_sys_clk), C(~InsertedDebugger.u_ips_dbc_debug_core.resetn)    : 19
      CLK(nt_sys_clk), P(~InsertedDebugger.u_ips_dbc_debug_core.resetn)    : 2
  CLK(cmos_pclk_g), C(frame_read_write_m0.write_fifo_aclr)     : 28
  CLK(video_clk), CP(frame_read_write_m0.read_fifo_aclr)       : 28
      CLK(video_clk), C(frame_read_write_m0.read_fifo_aclr)    : 27
      CLK(video_clk), P(frame_read_write_m0.read_fifo_aclr)    : 1
  CLK(axi_clk), C(~nt_rst_n)                       : 32
  CLK(sys_clk_g), CP(~ddr_init_done)               : 35
      CLK(sys_clk_g), C(~ddr_init_done)            : 28
      CLK(sys_clk_g), P(~ddr_init_done)            : 7
  CLK(axi_clk), C(frame_read_write_m0.read_fifo_aclr)    : 37
  CLK(axi_clk), CP(frame_read_write_m0.write_fifo_aclr)        : 37
      CLK(axi_clk), C(frame_read_write_m0.write_fifo_aclr)     : 36
      CLK(axi_clk), P(frame_read_write_m0.write_fifo_aclr)     : 1
  CLK(~sys_clk_g), CP(~nt_rst_n)                   : 42
      CLK(~sys_clk_g), C(~nt_rst_n)                : 37
      CLK(~sys_clk_g), P(~nt_rst_n)                : 5
  CLK(debug_drck), C(~nt_rst_n)                    : 52
  CLK(u_ipsl_hmic_h_top.pll_pclk), CP(~u_ipsl_hmic_h_top.global_reset_n)         : 52
      CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n)      : 46
      CLK(u_ipsl_hmic_h_top.pll_pclk), P(~u_ipsl_hmic_h_top.global_reset_n)      : 6
  CLK(sys_clk_g), CP(~nt_rst_n)                    : 81
      CLK(sys_clk_g), C(~nt_rst_n)                 : 78
      CLK(sys_clk_g), P(~nt_rst_n)                 : 3
  CLK(video_clk), C(~nt_rst_n)                     : 82
  CLK(debug_drck), C(~InsertedJtag.sel1), CE(InsertedJtag.update)    : 1
  CLK(axi_clk), C(~nt_rst_n), CE(u_aq_axi_master.N507)   : 2
  CLK(axi_clk), C(~nt_rst_n), CE(u_aq_axi_master._N2)    : 2
  CLK(u_ipsl_hmic_h_top.pll_pclk), CP(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.N104)      : 2
      CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.N104)   : 1
      CLK(u_ipsl_hmic_h_top.pll_pclk), P(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.N104)   : 1
  CLK(u_ipsl_hmic_h_top.pll_pclk), CP(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.ddrc_init_done)        : 2
      CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.ddrc_init_done)     : 1
      CLK(u_ipsl_hmic_h_top.pll_pclk), P(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.ddrc_init_done)     : 1
  CLK(u_ipsl_hmic_h_top.pll_pclk), CP(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl.N244)           : 2
      CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl.N244)  : 1
      CLK(u_ipsl_hmic_h_top.pll_pclk), P(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl.N244)  : 1
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N310)     : 2
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N316)     : 2
  CLK(u_ipsl_hmic_h_top.pll_pclk), CP(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N394)          : 2
      CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N394)       : 1
      CLK(u_ipsl_hmic_h_top.pll_pclk), P(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N394)       : 1
  CLK(~sys_clk_g), C(~nt_rst_n), CE(sd_card_weight_inst.pt_read_m0.N399)   : 2
  CLK(sys_clk_g), P(~nt_rst_n), CE(u_key_top.N126)       : 3
  CLK(sys_clk_g), C(~nt_rst_n), CE(u_uart_top.uart_tx_inst.N163)     : 3
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_training_ctrl.N23)    : 3
  CLK(cmos_pclk_g), C(~nt_rst_n), CE(cmos_write_req_gen_m0.N6)       : 4
  CLK(sys_clk_g), CP(~ddr_init_done), CE(i2c_config_m0.N67)          : 4
      CLK(sys_clk_g), C(~ddr_init_done), CE(i2c_config_m0.N67)       : 3
      CLK(sys_clk_g), P(~ddr_init_done), CE(i2c_config_m0.N67)       : 1
  CLK(u_ipsl_hmic_h_top.pll_pclk), CP(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_dll_update_ctrl.N77)       : 4
      CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_dll_update_ctrl.N77)    : 3
      CLK(u_ipsl_hmic_h_top.pll_pclk), P(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_dll_update_ctrl.N77)    : 1
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N395[0])  : 4
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N403)     : 4
  CLK(debug_capt), C(~nt_rst_n), CE(N167[0])       : 5
  CLK(debug_drck), C(~nt_rst_n), CE(InsertedDebugger.u_ips_dbc_debug_core.u_hub_data_decode.N357)  : 5
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.N110)       : 5
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.N3)   : 5
  CLK(~sys_clk_g), CP(~nt_rst_n), CE(sd_card_weight_inst.pt_read_m0.N420)        : 5
      CLK(~sys_clk_g), C(~nt_rst_n), CE(sd_card_weight_inst.pt_read_m0.N420)     : 4
      CLK(~sys_clk_g), P(~nt_rst_n), CE(sd_card_weight_inst.pt_read_m0.N420)     : 1
  CLK(axi_clk), CP(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_write_m0.N147)        : 6
      CLK(axi_clk), C(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_write_m0.N147)     : 5
      CLK(axi_clk), P(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_write_m0.N147)     : 1
  CLK(axi_clk), CP(~nt_rst_n), CE(u_aq_axi_master.N512)        : 6
      CLK(axi_clk), C(~nt_rst_n), CE(u_aq_axi_master.N512)     : 5
      CLK(axi_clk), P(~nt_rst_n), CE(u_aq_axi_master.N512)     : 1
  CLK(sys_clk_g), P(~ddr_init_done), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N259)   : 6
  CLK(~sys_clk_g), C(~nt_rst_n), CE(sd_card_weight_inst.sd_card_top_m0.spi_master_m0.N160)   : 6
  CLK(axi_clk), CP(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_read_m0.N163)         : 7
      CLK(axi_clk), C(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_read_m0.N163)      : 6
      CLK(axi_clk), P(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_read_m0.N163)      : 1
  CLK(axi_clk), CP(~nt_rst_n), CE(u_aq_axi_master.N460)        : 7
      CLK(axi_clk), C(~nt_rst_n), CE(u_aq_axi_master.N460)     : 6
      CLK(axi_clk), P(~nt_rst_n), CE(u_aq_axi_master.N460)     : 1
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.presetn), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.u_ddrc_apb_reset.N383)    : 7
  CLK(axi_clk), C(~nt_rst_n), CE(u_aq_axi_master.N500)   : 8
  CLK(axi_clk), C(~nt_rst_n), CE(u_aq_axi_master.N536)   : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(u_uart_top.uart_tx_inst.N70)      : 8
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~nt_rst_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl.N236)      : 8
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N358)     : 8
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N368)     : 8
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N374)     : 8
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.dll_update_pos)       : 8
  CLK(~sys_clk_g), C(~nt_rst_n), CE(sd_card_weight_inst.pt_read_m0.N359)   : 8
  CLK(~sys_clk_g), C(~nt_rst_n), CE(sd_card_weight_inst.pt_read_m0.N362)   : 8
  CLK(~sys_clk_g), C(~nt_rst_n), CE(sd_card_weight_inst.pt_read_m0.N374)   : 8
  CLK(~sys_clk_g), C(~nt_rst_n), CE(sd_card_weight_inst.pt_read_m0.N382)   : 8
  CLK(~sys_clk_g), C(~nt_rst_n), CE(sd_card_weight_inst.pt_read_m0.N400[1])      : 8
  CLK(~sys_clk_g), C(~nt_rst_n), CE(sd_card_weight_inst.pt_read_m0.N568)   : 8
  CLK(~sys_clk_g), C(~nt_rst_n), CE(sd_card_weight_inst.pt_read_m0.N584)   : 8
  CLK(~sys_clk_g), C(~nt_rst_n), CE(sd_card_weight_inst.pt_read_m0.N600)   : 8
  CLK(~sys_clk_g), C(~nt_rst_n), CE(sd_card_weight_inst.pt_read_m0._N0)    : 8
  CLK(~sys_clk_g), C(~nt_rst_n), CE(sd_card_weight_inst.sd_card_top_m0.sd_card_cmd_m0.N290)  : 8
  CLK(~sys_clk_g), P(~nt_rst_n), CE(sd_card_weight_inst.sd_card_top_m0.sd_card_cmd_m0.N432)  : 8
  CLK(~sys_clk_g), C(~nt_rst_n), CE(sd_card_weight_inst.sd_card_top_m0.spi_master_m0.N171)   : 8
  CLK(~sys_clk_g), C(~nt_rst_n), CE(sd_card_weight_inst.sd_card_top_m0.spi_master_m0.N177)   : 8
  CLK(axi_clk), C(frame_read_write_m0.read_fifo_aclr), CE(~frame_read_write_m0.read_buf.U_ipml_fifo_afifo_64i_16o_128.U_ipml_fifo_ctrl.wfull)      : 9
  CLK(axi_clk), C(frame_read_write_m0.write_fifo_aclr), CE(~frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rempty)   : 9
  CLK(nt_sys_clk), C(~InsertedDebugger.u_ips_dbc_debug_core.resetn), CE(InsertedDebugger.u_ips_dbc_debug_core.u_Storage_Condition.N370)      : 9
  CLK(sys_clk_g), CP(~ddr_init_done), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.N163)           : 9
      CLK(sys_clk_g), C(~ddr_init_done), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.N163)  : 8
      CLK(sys_clk_g), P(~ddr_init_done), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.N163)  : 1
  CLK(nt_sys_clk), C(~InsertedDebugger.u_ips_dbc_debug_core.resetn), CE(InsertedDebugger.u_ips_dbc_debug_core.u_Storage_Condition.N362)      : 10
  CLK(nt_sys_clk), P(~InsertedDebugger.u_ips_dbc_debug_core.resetn), CE(InsertedDebugger.u_ips_dbc_debug_core.u_Storage_Condition.N378)      : 10
  CLK(sys_clk_g), C(~ddr_init_done), CE(i2c_config_m0._N6)     : 10
  CLK(sys_clk_g), C(~nt_rst_n), CE(u_uart_top.N97)       : 10
  CLK(~sys_clk_g), C(~nt_rst_n), CE(sd_card_weight_inst.pt_read_m0.N357)   : 10
  CLK(~sys_clk_g), C(~nt_rst_n), CE(sd_card_weight_inst.sd_card_top_m0.sd_card_cmd_m0.N462)  : 10
  CLK(~sys_clk_g), CP(~nt_rst_n), CE(sd_card_weight_inst.sd_card_top_m0.sd_card_sec_read_write_m0.N230)        : 10
      CLK(~sys_clk_g), C(~nt_rst_n), CE(sd_card_weight_inst.sd_card_top_m0.sd_card_sec_read_write_m0.N230)     : 9
      CLK(~sys_clk_g), P(~nt_rst_n), CE(sd_card_weight_inst.sd_card_top_m0.sd_card_sec_read_write_m0.N230)     : 1
  CLK(cmos_pclk_g), C(frame_read_write_m0.write_fifo_aclr), CE(~frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.wfull)      : 11
  CLK(sys_clk_g), C(~ddr_init_done), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.N149)      : 11
  CLK(u_ipsl_hmic_h_top.pll_pclk), CP(~nt_rst_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl.N226)           : 11
      CLK(u_ipsl_hmic_h_top.pll_pclk), C(~nt_rst_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl.N226)  : 10
      CLK(u_ipsl_hmic_h_top.pll_pclk), P(~nt_rst_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl.N226)  : 1
  CLK(video_clk), C(frame_read_write_m0.read_fifo_aclr), CE(~frame_read_write_m0.read_buf.U_ipml_fifo_afifo_64i_16o_128.U_ipml_fifo_ctrl.rempty)   : 11
  CLK(video_clk), C(~nt_rst_n), CE(video_timing_data_m0.color_bar_m0.N231)       : 12
  CLK(debug_drck), C(~InsertedDebugger.u_ips_dbc_debug_core.resetn), CE(InsertedDebugger.u_ips_dbc_debug_core.u_hub_data_decode.N357)  : 14
  CLK(axi_clk), C(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_read_m0.N211)    : 16
  CLK(sys_clk_g), C(~ddr_init_done), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N251)   : 16
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N355)     : 16
  CLK(~sys_clk_g), C(~nt_rst_n), CE(sd_card_weight_inst.sd_card_top_m0.sd_card_cmd_m0.N418)  : 16
  CLK(~sys_clk_g), CP(~nt_rst_n), CE(sd_card_weight_inst.sd_card_top_m0.sd_card_cmd_m0.N454)       : 17
      CLK(~sys_clk_g), C(~nt_rst_n), CE(sd_card_weight_inst.sd_card_top_m0.sd_card_cmd_m0.N454)    : 16
      CLK(~sys_clk_g), P(~nt_rst_n), CE(sd_card_weight_inst.sd_card_top_m0.sd_card_cmd_m0.N454)    : 1
  CLK(sys_clk_g), CP(~ddr_init_done), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N276)        : 18
      CLK(sys_clk_g), C(~ddr_init_done), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N276)     : 17
      CLK(sys_clk_g), P(~ddr_init_done), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N276)     : 1
  CLK(axi_clk), C(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_read_m0.N182)    : 19
  CLK(axi_clk), C(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_read_m0.N193)    : 19
  CLK(axi_clk), C(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_write_m0.N166)   : 19
  CLK(axi_clk), C(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_write_m0.N177)   : 19
  CLK(axi_clk), C(~nt_rst_n), CE(u_aq_axi_master.N475)   : 21
  CLK(axi_clk), C(~nt_rst_n), CE(u_aq_axi_master.N587)   : 21
  CLK(axi_clk), C(~nt_rst_n), CE(u_aq_axi_master._N14)   : 29
  CLK(axi_clk), C(~nt_rst_n), CE(u_aq_axi_master._N23)   : 29
  CLK(axi_clk), C(~nt_rst_n), CE(u_aq_axi_master.N444)   : 32
  CLK(~sys_clk_g), C(~nt_rst_n), CE(sd_card_weight_inst.ax_debounce_m0.N65)      : 32
  CLK(~sys_clk_g), C(~nt_rst_n), CE(sd_card_weight_inst.pt_read_m0.N390)   : 32
  CLK(~sys_clk_g), CP(~nt_rst_n), CE(sd_card_weight_inst.pt_read_m0.N436)        : 32
      CLK(~sys_clk_g), C(~nt_rst_n), CE(sd_card_weight_inst.pt_read_m0.N436)     : 26
      CLK(~sys_clk_g), P(~nt_rst_n), CE(sd_card_weight_inst.pt_read_m0.N436)     : 6
  CLK(~sys_clk_g), C(~nt_rst_n), CE(sd_card_weight_inst.sd_card_top_m0.sd_card_sec_read_write_m0.N288)   : 32
  CLK(~sys_clk_g), C(~nt_rst_n), CE(sd_card_weight_inst.sd_card_top_m0.sd_card_sec_read_write_m0.N270)   : 42
  CLK(video_clk5x), R(dvi_encoder_m0.serdes_4b_10to1_m0.N100[4])     : 3


Number of DFF:CE Signals : 94
  InsertedJtag.update(from GTP_SCANCHAIN_E1:UPDR)  : 1
  u_aq_axi_master.N540(from GTP_LUT2:Z)            : 1
  sd_card_weight_inst.pt_read_m0.N399(from GTP_LUT3:Z)   : 2
  u_aq_axi_master.N507(from GTP_LUT2:Z)            : 2
  u_aq_axi_master._N2(from GTP_LUT2:Z)             : 2
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.N104(from GTP_LUT5:Z)     : 2
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.ddrc_init_done(from GTP_DFF_C:Q)      : 2
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl.N244(from GTP_LUT2:Z)    : 2
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N310(from GTP_LUT5:Z)   : 2
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N316(from GTP_LUT5:Z)   : 2
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N394(from GTP_LUT2:Z)   : 2
  nt_rst_n(from GTP_INBUF:O)                       : 3
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_training_ctrl.N23(from GTP_LUT5:Z)  : 3
  u_key_top.N126(from GTP_LUT4:Z)                  : 3
  u_uart_top.uart_tx_inst.N163(from GTP_LUT2:Z)    : 3
  cmos_write_req_gen_m0.N6(from GTP_LUT2:Z)        : 4
  i2c_config_m0.N67(from GTP_LUT5:Z)               : 4
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_dll_update_ctrl.N77(from GTP_LUT5:Z)      : 4
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N395[0](from GTP_LUT3:Z)      : 4
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N403(from GTP_LUT3:Z)   : 4
  N167[0](from GTP_DFF_C:Q)                        : 5
  sd_card_weight_inst.pt_read_m0.N420(from GTP_LUT4:Z)   : 5
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.N110(from GTP_LUT5:Z)     : 5
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.N3(from GTP_LUT4:Z)       : 5
  frame_read_write_m0.frame_fifo_write_m0.N147(from GTP_LUT5:Z)      : 6
  i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N259(from GTP_LUT5:Z)       : 6
  sd_card_weight_inst.sd_card_top_m0.spi_master_m0.N160(from GTP_LUT2:Z)   : 6
  u_aq_axi_master.N512(from GTP_LUT5:Z)            : 6
  frame_read_write_m0.frame_fifo_read_m0.N163(from GTP_LUT4:Z)       : 7
  u_aq_axi_master.N460(from GTP_LUT5:Z)            : 7
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.u_ddrc_apb_reset.N383(from GTP_LUT5:Z)      : 7
  sd_card_weight_inst.pt_read_m0.N359(from GTP_LUT3:Z)   : 8
  sd_card_weight_inst.pt_read_m0.N362(from GTP_LUT3:Z)   : 8
  sd_card_weight_inst.pt_read_m0.N374(from GTP_LUT3:Z)   : 8
  sd_card_weight_inst.pt_read_m0.N382(from GTP_LUT3:Z)   : 8
  sd_card_weight_inst.pt_read_m0.N400[1](from GTP_LUT4:Z)      : 8
  sd_card_weight_inst.pt_read_m0.N451(from GTP_LUT5:Z)   : 8
  sd_card_weight_inst.pt_read_m0.N475(from GTP_LUT5:Z)   : 8
  sd_card_weight_inst.pt_read_m0.N568(from GTP_LUT3:Z)   : 8
  sd_card_weight_inst.pt_read_m0.N584(from GTP_LUT3:Z)   : 8
  sd_card_weight_inst.pt_read_m0.N600(from GTP_LUT3:Z)   : 8
  sd_card_weight_inst.pt_read_m0._N0(from GTP_LUT3:Z)    : 8
  sd_card_weight_inst.sd_card_top_m0.sd_card_cmd_m0.N290(from GTP_LUT2:Z)  : 8
  sd_card_weight_inst.sd_card_top_m0.sd_card_cmd_m0.N432(from GTP_LUT5:Z)  : 8
  sd_card_weight_inst.sd_card_top_m0.spi_master_m0.N171(from GTP_LUT5:Z)   : 8
  sd_card_weight_inst.sd_card_top_m0.spi_master_m0.N177(from GTP_LUT4:Z)   : 8
  u_aq_axi_master.N500(from GTP_LUT3:Z)            : 8
  u_aq_axi_master.N536(from GTP_LUT5:Z)            : 8
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl.N236(from GTP_LUT5:Z)    : 8
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N358(from GTP_LUT4:Z)   : 8
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N368(from GTP_LUT5:Z)   : 8
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N374(from GTP_LUT5:Z)   : 8
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.dll_update_pos(from GTP_LUT2:Z)     : 8
  u_uart_top.uart_tx_inst.N70(from GTP_LUT2:Z)     : 8
  InsertedDebugger.u_ips_dbc_debug_core.u_Storage_Condition.N370(from GTP_LUT3:Z)      : 9
  InsertedJtag.u_ips_jtag_hub.N156(from GTP_LUT4:Z)      : 9
  i2c_config_m0.i2c_master_top_m0.byte_controller.N163(from GTP_LUT5:Z)    : 9
  ~frame_read_write_m0.read_buf.U_ipml_fifo_afifo_64i_16o_128.U_ipml_fifo_ctrl.wfull(from GTP_INV:Z)     : 9
  ~frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rempty(from GTP_INV:Z)   : 9
  ~u_uart_top.uart_write_fifo.U_ipml_fifo_afifo_32i_8o_64depth.U_ipml_fifo_ctrl.wfull(from GTP_INV:Z)    : 9
  InsertedDebugger.u_ips_dbc_debug_core.u_Storage_Condition.N362(from GTP_LUT4:Z)      : 10
  InsertedDebugger.u_ips_dbc_debug_core.u_Storage_Condition.N378(from GTP_LUT5:Z)      : 10
  i2c_config_m0._N6(from GTP_LUT2:Z)               : 10
  sd_card_weight_inst.pt_read_m0.N357(from GTP_LUT4:Z)   : 10
  sd_card_weight_inst.sd_card_top_m0.sd_card_cmd_m0.N462(from GTP_LUT2:Z)  : 10
  sd_card_weight_inst.sd_card_top_m0.sd_card_sec_read_write_m0.N230(from GTP_LUT3:Z)   : 10
  u_uart_top.N97(from GTP_LUT3:Z)                  : 10
  i2c_config_m0.i2c_master_top_m0.byte_controller.N149(from GTP_LUT2:Z)    : 11
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl.N226(from GTP_LUT4:Z)    : 11
  ~frame_read_write_m0.read_buf.U_ipml_fifo_afifo_64i_16o_128.U_ipml_fifo_ctrl.rempty(from GTP_INV:Z)    : 11
  ~frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.wfull(from GTP_INV:Z)    : 11
  ~u_uart_top.read_empty_flag(from GTP_INV:Z)      : 11
  video_timing_data_m0.color_bar_m0.N231(from GTP_LUT5:Z)      : 12
  frame_read_write_m0.frame_fifo_read_m0.N211(from GTP_LUT4:Z)       : 16
  i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N251(from GTP_LUT5:Z)       : 16
  sd_card_weight_inst.sd_card_top_m0.sd_card_cmd_m0.N418(from GTP_LUT5:Z)  : 16
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N355(from GTP_LUT4:Z)   : 16
  sd_card_weight_inst.sd_card_top_m0.sd_card_cmd_m0.N454(from GTP_LUT5:Z)  : 17
  i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N276(from GTP_LUT2:Z)       : 18
  InsertedDebugger.u_ips_dbc_debug_core.u_hub_data_decode.N357(from GTP_DFF_C:Q)       : 19
  frame_read_write_m0.frame_fifo_read_m0.N182(from GTP_LUT4:Z)       : 19
  frame_read_write_m0.frame_fifo_read_m0.N193(from GTP_LUT3:Z)       : 19
  frame_read_write_m0.frame_fifo_write_m0.N166(from GTP_LUT4:Z)      : 19
  frame_read_write_m0.frame_fifo_write_m0.N177(from GTP_LUT3:Z)      : 19
  u_aq_axi_master.N475(from GTP_LUT3:Z)            : 21
  u_aq_axi_master.N587(from GTP_LUT3:Z)            : 21
  u_aq_axi_master._N14(from GTP_LUT5:Z)            : 29
  u_aq_axi_master._N23(from GTP_LUT5:Z)            : 29
  sd_card_weight_inst.ax_debounce_m0.N65(from GTP_LUT3:Z)      : 32
  sd_card_weight_inst.pt_read_m0.N390(from GTP_LUT4:Z)   : 32
  sd_card_weight_inst.pt_read_m0.N436(from GTP_LUT2:Z)   : 32
  sd_card_weight_inst.sd_card_top_m0.sd_card_sec_read_write_m0.N288(from GTP_LUT2:Z)   : 32
  u_aq_axi_master.N444(from GTP_LUT5:Z)            : 32
  sd_card_weight_inst.sd_card_top_m0.sd_card_sec_read_write_m0.N270(from GTP_LUT5M:Z)  : 42

Number of DFF:CLK Signals : 11
  ~debug_drck(from GTP_INV:Z)                      : 6
  debug_capt(from GTP_SCANCHAIN_E1:CAPDR)          : 11
  video_clk5x(from GTP_CLKBUFG:CLKOUT)             : 41
  nt_sys_clk(from GTP_INBUF:O)                     : 52
  cmos_pclk_g(from GTP_CLKBUFG:CLKOUT)             : 72
  debug_drck(from GTP_SCANCHAIN_E1:TCK_USER)       : 81
  u_ipsl_hmic_h_top.pll_pclk(from GTP_PLL_E1:CLKOUT1)    : 177
  video_clk(from GTP_CLKBUFG:CLKOUT)               : 200
  sys_clk_g(from GTP_CLKBUFG:CLKOUT)               : 273
  axi_clk(from GTP_PLL_E1:CLKOUT3)                 : 395
  ~sys_clk_g(from GTP_INV:Z)                       : 445

Number of DFF:CP Signals : 9
  ~InsertedJtag.sel1(from GTP_INV:Z)               : 1
  ~u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.presetn(from GTP_INV:Z)  : 10
  ~ddr_init_done(from GTP_INV:Z)                   : 31
  ~InsertedDebugger.u_ips_dbc_debug_core.resetn(from GTP_INV:Z)      : 64
  frame_read_write_m0.read_fifo_aclr(from GTP_DFF_C:Q)   : 85
  frame_read_write_m0.write_fifo_aclr(from GTP_DFF_C:Q)  : 85
  ~ddr_init_done(from GTP_INV:Z)                   : 95
  ~u_ipsl_hmic_h_top.global_reset_n(from GTP_INV:Z)      : 137
  ~nt_rst_n(from GTP_INV:Z)                        : 1022

Number of DFF:RS Signals : 1
  dvi_encoder_m0.serdes_4b_10to1_m0.N100[4](from GTP_DFF_R:Q)  : 3

Design 'top' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND14[11]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND14[12]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND9'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND10'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND11'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND14[13]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND14[14]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND14[15]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND15'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND16'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[10]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[11]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[12]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[13]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[14]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[15]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[16]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[17]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[18]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[19]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[20]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[21]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[22]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[23]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[24]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[25]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[26]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[27]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[28]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[29]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[30]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[31]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[32]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[33]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[34]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[35]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[36]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[37]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[38]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[39]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[40]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[41]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[42]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[43]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[44]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[45]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[46]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[47]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[48]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[49]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[50]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[51]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[52]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[53]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[54]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[55]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[56]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[57]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[58]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[59]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[60]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[61]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[62]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[63]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[10]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[11]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[12]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[13]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[14]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[15]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[16]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[17]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[18]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[19]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[20]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[21]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[22]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[23]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[24]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[25]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[26]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[27]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[28]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[29]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[30]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[31]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[32]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[33]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[34]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[35]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[36]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[37]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[38]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[39]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[40]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[41]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[42]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[43]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[44]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[45]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[46]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[47]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[48]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[49]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[50]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[51]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[52]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[53]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[54]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[55]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[56]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[57]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[58]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[59]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[60]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[61]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[62]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[63]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND12[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND12[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND12[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND12[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND12[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND12[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND12[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND12[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND12[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND12[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND12[10]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND12[11]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND12[12]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND12[13]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND12[14]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND12[15]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND13[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND13[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND13[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND13[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND13[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND13[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND13[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND13[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND13[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND13[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND13[10]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND13[11]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND13[12]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND13[13]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND13[14]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND13[15]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND14[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND14[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND14[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND14[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND14[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND14[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND14[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND14[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND14[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND14[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND14[10]'.
Saving design to top_syn.vm
W: Adm-4021: The attribute 'PAP_P1735_KEYS' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_P1735_KEYS' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Trigger_Condition' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_P1735_KEYS' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/address_nsa[0]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/address_nsa[1]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/address_nsa[2]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/address_nsa[3]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/address_nsa[4]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/address_nsa[5]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/address_nsa[6]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/address_nsa[7]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/address_nsa[8]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/address_win[0]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/address_win[1]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/address_win[2]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/address_win[3]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/address_win[4]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/address_win[5]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/address_win[6]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/address_win[7]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/address_win[8]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/conf_reg[0]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/conf_reg[1]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/conf_reg[2]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/conf_reg[3]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/conf_reg[4]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/conf_reg[5]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/conf_reg[6]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/conf_reg[7]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/conf_reg[8]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/conf_reg[9]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/conf_reg[10]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/conf_reg[11]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/conf_reg[12]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/conf_reg[13]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/counter_win[0]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/counter_win[1]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/counter_win[2]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/counter_win[3]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/counter_win[4]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/counter_win[5]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/counter_win[6]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/counter_win[7]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/counter_win[8]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/counter_win[9]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/counter_win_p[0]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/counter_win_p[1]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/counter_win_p[2]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/counter_win_p[3]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/counter_win_p[4]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/counter_win_p[5]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/counter_win_p[6]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/counter_win_p[7]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/counter_win_p[8]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/counter_win_p[9]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/stor_en_nsa_d1' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/trig_condition' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/trig_mask_nsa' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/trig_mask_win' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/trig_mask_win_p' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/trigger_d1' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/trigger_nsa_d1' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_id[0]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_id[1]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_id[2]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_id[3]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_id[4]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_id_d1[0]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_id_d1[1]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_id_d1[2]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_id_d1[3]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_id_d1[4]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_id_ini[0]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_id_ini[1]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_id_ini[2]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_id_ini[3]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_id_ini[4]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_rden[0]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_rden[1]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_rden[2]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_rden[3]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_rden[4]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_rden[5]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_rden[6]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_rden[7]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_rden[8]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_rden[9]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_rden[10]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_rden[11]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_rden[12]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_rden[13]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_rden[14]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_rden[15]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_rden[16]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_rden[17]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_rden[18]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_rden[19]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_reg_rb[0]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_reg_rb[1]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_reg_rb[2]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_reg_rb[3]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_reg_rb[4]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_rst' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_sel_ini' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_sel_ini_d1' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_sel_int[0]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_sel_int[1]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_sel_int[2]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_sel_int[3]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_sel_int[4]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_sel_int[5]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_sel_int[6]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_sel_int[7]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_sel_int[8]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_sel_int[9]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_sel_int[10]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_sel_int[11]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_sel_int[12]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_sel_int[13]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_sel_int[14]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_sel_int[15]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_sel_int[16]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_sel_int[17]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_sel_int[18]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_sel_int[19]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_sel_rb' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_tdi_s' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/start' is overwritten by new value.
W: Public-4008: Instance 'frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
W: Timing-4086: Port 'cmos_scl' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'cmos_scl' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'cmos_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'cmos_sda' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[2]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[3]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[3]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[4]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[5]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[5]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[6]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[6]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[7]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[8]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[8]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[9]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[9]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[10]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[10]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[11]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[11]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[12]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[12]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[13]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[13]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[14]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[14]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[15]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqs_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqs_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqs_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqs_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqsn_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqsn_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqsn_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqsn_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'cmos_xclk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_out[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_out[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_out[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_t' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_casn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_cke_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_csn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ddr_clk_w' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ddr_clkn_w' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_dm_rdqs_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_dm_rdqs_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_loop_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_loop_out_h' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_odt_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_rasn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_rstn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_wen_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'sd_dclk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'sd_mosi' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'sd_ncs' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_clk_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_clk_p' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'uart_tx' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'cmos_db[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_href' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_vsync' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_button[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_button[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'pad_loop_in' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'pad_loop_in_h' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sd_miso' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'uart_rx' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'weight_ctrl_button' is not constrained, it is treated as combinational input.
Detailed Timing Report:

Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk                  20.000       {0 10}         Declared               772           2  {sys_clk}
 coms_pclk                10.000       {0 5}          Declared                74           0  {cmos_pclk}
 InsertedJtag/u_GTP_SCANCHAIN/CAPDR_Inferred
                          1000.000     {0 500}        Declared                11           0  {InsertedJtag/u_GTP_SCANCHAIN/CAPDR}
 InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred
                          1000.000     {0 500}        Declared                87           0  {InsertedJtag/u_GTP_SCANCHAIN/TCK_USER}
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                          15.384       {0 7.692}      Generated (sys_clk)    202           0  {video_pll_m0/u_pll_e1/CLKOUT0}
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                          3.076        {0 1.538}      Generated (sys_clk)     57           0  {video_pll_m0/u_pll_e1/CLKOUT1}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]}
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                          10.000       {0 5}          Generated (sys_clk)    393           0  {u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3}
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                          20.000       {0 10}         Generated (sys_clk)    179           0  {u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1}
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                          2.500        {0 1.25}       Generated (sys_clk)     21           1  {u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0}
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                          5.000        {0 2.5}        Generated (sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred)
                                                                               2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[3]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY_Inferred
                          1000.000     {0 500}        Declared                 8           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[4]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[5]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[6]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[7]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[10]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[11]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[12]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[27]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY_Inferred
                          1000.000     {0 500}        Declared                 8           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[28]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[29]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[32]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[33]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[34]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[35]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[36]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                10           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[2]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[9]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[17]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[18]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[19]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[20]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[21]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[22]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[23]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[24]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[25]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                10           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[31]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[37]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                12           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[40]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                12           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[41]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[42]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[43]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[44]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[45]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[46]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[47]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[48]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[49]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[51]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[52]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                 5           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[55]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 5           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[56]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[57]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[58]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[59]}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               InsertedJtag/u_GTP_SCANCHAIN/CAPDR_Inferred
 Inferred_clock_group_0        asynchronous               InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred
 Inferred_clock_group_1        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred
 Inferred_clock_group_2        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred
 Inferred_clock_group_3        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred
 Inferred_clock_group_4        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred
 Inferred_clock_group_5        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred
 Inferred_clock_group_6        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred
 Inferred_clock_group_7        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY_Inferred
 Inferred_clock_group_8        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred
 Inferred_clock_group_9        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred
 Inferred_clock_group_10       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred
 Inferred_clock_group_11       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred
 Inferred_clock_group_12       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred
 Inferred_clock_group_13       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred
 Inferred_clock_group_14       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred
 Inferred_clock_group_15       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred
 Inferred_clock_group_16       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY_Inferred
 Inferred_clock_group_17       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred
 Inferred_clock_group_18       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred
 Inferred_clock_group_19       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred
 Inferred_clock_group_20       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred
 Inferred_clock_group_21       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred
 Inferred_clock_group_22       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred
 Inferred_clock_group_23       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred
 Inferred_clock_group_24       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK_Inferred
 Inferred_clock_group_25       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred
 Inferred_clock_group_26       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY_Inferred
 Inferred_clock_group_27       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred
 Inferred_clock_group_28       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_Inferred
 Inferred_clock_group_29       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK_Inferred
 Inferred_clock_group_30       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred
 Inferred_clock_group_31       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK_Inferred
 Inferred_clock_group_32       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred
 Inferred_clock_group_33       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred
 Inferred_clock_group_34       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred
 Inferred_clock_group_35       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred
 Inferred_clock_group_36       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred
 Inferred_clock_group_37       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred
 Inferred_clock_group_38       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred
 Inferred_clock_group_39       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred
 Inferred_clock_group_40       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK_Inferred
 Inferred_clock_group_41       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY_Inferred
 Inferred_clock_group_42       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred
 Inferred_clock_group_43       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_Inferred
 Inferred_clock_group_44       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred
 Inferred_clock_group_45       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK_Inferred
 Inferred_clock_group_46       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred
 Inferred_clock_group_47       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK_Inferred
 Inferred_clock_group_48       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred
 Inferred_clock_group_49       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred
 Inferred_clock_group_50       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred
 Inferred_clock_group_51       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred
 Inferred_clock_group_52       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred
 Inferred_clock_group_53       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred
 Inferred_clock_group_54       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred
 Inferred_clock_group_55       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred
 Inferred_clock_group_56       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred
 Inferred_clock_group_57       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred
 Inferred_clock_group_58       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred
 Inferred_clock_group_59       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK_Inferred
 Inferred_clock_group_60       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred
 Inferred_clock_group_61       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK_Inferred
 Inferred_clock_group_62       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred
 Inferred_clock_group_63       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred
 Inferred_clock_group_64       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred
 Inferred_clock_group_65       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                     50.000 MHz     153.917 MHz         20.000          6.497         13.503
 coms_pclk                  100.000 MHz     287.936 MHz         10.000          3.473          6.527
 InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred
                              1.000 MHz     398.089 MHz       1000.000          2.512        498.744
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                             65.003 MHz     194.553 MHz         15.384          5.140         10.244
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                            325.098 MHz     495.050 MHz          3.076          2.020          1.056
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                            100.000 MHz     182.349 MHz         10.000          5.484          4.516
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                             50.000 MHz     156.838 MHz         20.000          6.376         13.624
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                            400.000 MHz     791.139 MHz          2.500          1.264          1.236
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      6.893       0.000              0           1313
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk                     14.797       0.000              0              1
 coms_pclk              coms_pclk                    6.527       0.000              0            109
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        coms_pclk                    4.751       0.000              0             12
 InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred
                        InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred
                                                   498.744       0.000              0             86
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    10.244       0.000              0            236
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -2.456     -89.946             44             44
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     1.056       0.000              0             60
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                    -1.125     -31.320             28             28
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     4.516       0.000              0            906
 coms_pclk              sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                    12.473       0.000              0             14
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                    -0.911      -8.471             10             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                    13.624       0.000              0            349
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.300       0.000              0             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     1.236       0.000              0             48
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     5.195       0.000              0              9
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.654       0.000              0           1313
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk                      5.040       0.000              0              1
 coms_pclk              coms_pclk                    0.654       0.000              0            109
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        coms_pclk                    4.095       0.000              0             12
 InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred
                        InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred
                                                     0.725       0.000              0             86
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.654       0.000              0            236
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.533       0.000              0             44
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     0.878       0.000              0             60
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     0.726       0.000              0             28
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.617       0.000              0            906
 coms_pclk              sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                    -2.987     -41.494             14             14
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.475       0.000              0             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.654       0.000              0            349
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     3.274       0.000              0             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     1.045       0.000              0             48
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                    -1.829     -15.239              9              9
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk                     14.724       0.000              0            126
 sys_clk                sys_clk                     18.480       0.000              0             50
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        coms_pclk                    4.901       0.000              0             39
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -1.749     -68.211             39             39
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     8.272       0.000              0             85
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                    18.088       0.000              0            147
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk                      5.118       0.000              0            126
 sys_clk                sys_clk                      1.412       0.000              0             50
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        coms_pclk                    4.925       0.000              0             39
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     1.383       0.000              0             39
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     1.484       0.000              0             85
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     1.159       0.000              0            147
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.001       0.000              0            772
 coms_pclk                                           4.001       0.000              0             74
 InsertedJtag/u_GTP_SCANCHAIN/CAPDR_Inferred       499.380       0.000              0             11
 InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred
                                                   499.380       0.000              0             87
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     6.794       0.000              0            202
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     0.021       0.000              0             57
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred
                                                   498.293       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred
                                                   498.293       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred
                                                   498.293       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred
                                                   498.293       0.000              0              1
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     1.750       0.000              0            393
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     5.750       0.000              0            179
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.397       0.000              0             21
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.820       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred
                                                   498.293       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred
                                                   498.483       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY_Inferred
                                                   499.146       0.000              0              8
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred
                                                   498.483       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred
                                                   498.483       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred
                                                   498.483       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred
                                                   498.483       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred
                                                   498.483       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred
                                                   498.483       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred
                                                   498.483       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred
                                                   498.483       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY_Inferred
                                                   499.146       0.000              0              8
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred
                                                   498.483       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred
                                                   498.483       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred
                                                   498.483       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred
                                                   498.483       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred
                                                   498.483       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred
                                                   498.483       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred
                                                   498.483       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK_Inferred
                                                   499.272       0.000              0             10
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY_Inferred
                                                   499.146       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_Inferred
                                                   499.146       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK_Inferred
                                                   499.272       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK_Inferred
                                                   499.146       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK_Inferred
                                                   499.272       0.000              0             10
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY_Inferred
                                                   499.146       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_Inferred
                                                   499.146       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK_Inferred
                                                   499.272       0.000              0             12
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK_Inferred
                                                   499.146       0.000              0             12
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK_Inferred
                                                   499.272       0.000              0              5
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK_Inferred
                                                   499.146       0.000              0              5
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred
                                                   498.483       0.000              0              1
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : u_uart_top/write_req_ack/CLK (GTP_DFF_C)
Endpoint    : sd_card_weight_inst/pt_read_m0/state_0/CE (GTP_DFF_PE)
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.867
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      1.751       3.766         sys_clk_g        
                                                                           r       u_uart_top/write_req_ack/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       u_uart_top/write_req_ack/Q (GTP_DFF_C)
                                   net (fanout=3)        0.482       4.573         mmc_write_req_ack
                                                                                   sd_card_weight_inst/pt_read_m0/N420_1_2/I2 (GTP_LUT5)
                                   td                    0.354       4.927 r       sd_card_weight_inst/pt_read_m0/N420_1_2/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       5.297         sd_card_weight_inst/pt_read_m0/_N6412
                                                                                   sd_card_weight_inst/pt_read_m0/N420_1_4/I1 (GTP_LUT5M)
                                   td                    0.282       5.579 r       sd_card_weight_inst/pt_read_m0/N420_1_4/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370       5.949         sd_card_weight_inst/pt_read_m0/_N6414
                                                                                   sd_card_weight_inst/pt_read_m0/N420_1_6/I3 (GTP_LUT4)
                                   td                    0.164       6.113 r       sd_card_weight_inst/pt_read_m0/N420_1_6/Z (GTP_LUT4)
                                   net (fanout=5)        0.534       6.647         sd_card_weight_inst/pt_read_m0/N420
                                                                           r       sd_card_weight_inst/pt_read_m0/state_0/CE (GTP_DFF_PE)

 Data arrival time                                                   6.647         Logic Levels: 3  
                                                                                   Logic: 1.125ns(39.049%), Route: 1.756ns(60.951%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (falling edge)                           10.000      10.000 f                        
 sys_clk                                                 0.000      10.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312      11.312 f       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804      12.116         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.116 f       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      0.000      12.116         sys_clk_g        
                                                                                   N9/I (GTP_INV)   
                                   td                    0.000      12.116 r       N9/Z (GTP_INV)   
                                   net (fanout=446)      1.751      13.867         sd_card_clk      
                                                                           r       sd_card_weight_inst/pt_read_m0/state_0/CLK (GTP_DFF_PE)
 clock pessimism                                         0.000      13.867                          
 clock uncertainty                                      -0.050      13.817                          

 Setup time                                             -0.277      13.540                          

 Data required time                                                 13.540                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.540                          
 Data arrival time                                                  -6.647                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.893                          
====================================================================================================

====================================================================================================

Startpoint  : u_uart_top/write_req_ack/CLK (GTP_DFF_C)
Endpoint    : sd_card_weight_inst/pt_read_m0/state_1/CE (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.867
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      1.751       3.766         sys_clk_g        
                                                                           r       u_uart_top/write_req_ack/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       u_uart_top/write_req_ack/Q (GTP_DFF_C)
                                   net (fanout=3)        0.482       4.573         mmc_write_req_ack
                                                                                   sd_card_weight_inst/pt_read_m0/N420_1_2/I2 (GTP_LUT5)
                                   td                    0.354       4.927 r       sd_card_weight_inst/pt_read_m0/N420_1_2/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       5.297         sd_card_weight_inst/pt_read_m0/_N6412
                                                                                   sd_card_weight_inst/pt_read_m0/N420_1_4/I1 (GTP_LUT5M)
                                   td                    0.282       5.579 r       sd_card_weight_inst/pt_read_m0/N420_1_4/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370       5.949         sd_card_weight_inst/pt_read_m0/_N6414
                                                                                   sd_card_weight_inst/pt_read_m0/N420_1_6/I3 (GTP_LUT4)
                                   td                    0.164       6.113 r       sd_card_weight_inst/pt_read_m0/N420_1_6/Z (GTP_LUT4)
                                   net (fanout=5)        0.534       6.647         sd_card_weight_inst/pt_read_m0/N420
                                                                           r       sd_card_weight_inst/pt_read_m0/state_1/CE (GTP_DFF_CE)

 Data arrival time                                                   6.647         Logic Levels: 3  
                                                                                   Logic: 1.125ns(39.049%), Route: 1.756ns(60.951%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (falling edge)                           10.000      10.000 f                        
 sys_clk                                                 0.000      10.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312      11.312 f       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804      12.116         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.116 f       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      0.000      12.116         sys_clk_g        
                                                                                   N9/I (GTP_INV)   
                                   td                    0.000      12.116 r       N9/Z (GTP_INV)   
                                   net (fanout=446)      1.751      13.867         sd_card_clk      
                                                                           r       sd_card_weight_inst/pt_read_m0/state_1/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      13.867                          
 clock uncertainty                                      -0.050      13.817                          

 Setup time                                             -0.277      13.540                          

 Data required time                                                 13.540                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.540                          
 Data arrival time                                                  -6.647                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.893                          
====================================================================================================

====================================================================================================

Startpoint  : u_uart_top/write_req_ack/CLK (GTP_DFF_C)
Endpoint    : sd_card_weight_inst/pt_read_m0/state_2/CE (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.867
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      1.751       3.766         sys_clk_g        
                                                                           r       u_uart_top/write_req_ack/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       u_uart_top/write_req_ack/Q (GTP_DFF_C)
                                   net (fanout=3)        0.482       4.573         mmc_write_req_ack
                                                                                   sd_card_weight_inst/pt_read_m0/N420_1_2/I2 (GTP_LUT5)
                                   td                    0.354       4.927 r       sd_card_weight_inst/pt_read_m0/N420_1_2/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       5.297         sd_card_weight_inst/pt_read_m0/_N6412
                                                                                   sd_card_weight_inst/pt_read_m0/N420_1_4/I1 (GTP_LUT5M)
                                   td                    0.282       5.579 r       sd_card_weight_inst/pt_read_m0/N420_1_4/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370       5.949         sd_card_weight_inst/pt_read_m0/_N6414
                                                                                   sd_card_weight_inst/pt_read_m0/N420_1_6/I3 (GTP_LUT4)
                                   td                    0.164       6.113 r       sd_card_weight_inst/pt_read_m0/N420_1_6/Z (GTP_LUT4)
                                   net (fanout=5)        0.534       6.647         sd_card_weight_inst/pt_read_m0/N420
                                                                           r       sd_card_weight_inst/pt_read_m0/state_2/CE (GTP_DFF_CE)

 Data arrival time                                                   6.647         Logic Levels: 3  
                                                                                   Logic: 1.125ns(39.049%), Route: 1.756ns(60.951%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (falling edge)                           10.000      10.000 f                        
 sys_clk                                                 0.000      10.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312      11.312 f       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804      12.116         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.116 f       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      0.000      12.116         sys_clk_g        
                                                                                   N9/I (GTP_INV)   
                                   td                    0.000      12.116 r       N9/Z (GTP_INV)   
                                   net (fanout=446)      1.751      13.867         sd_card_clk      
                                                                           r       sd_card_weight_inst/pt_read_m0/state_2/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      13.867                          
 clock uncertainty                                      -0.050      13.817                          

 Setup time                                             -0.277      13.540                          

 Data required time                                                 13.540                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.540                          
 Data arrival time                                                  -6.647                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.893                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/CLK (GTP_DFF_C)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[0]/D (GTP_DFF_PE)
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      1.751       3.766         sys_clk_g        
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       4.453         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N260 [0]
                                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[0]/D (GTP_DFF_PE)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      1.751       3.766         sys_clk_g        
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[0]/CLK (GTP_DFF_PE)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_uart_top/uart_write_fifo/U_ipml_fifo_afifo_32i_8o_64depth/U_ipml_fifo_ctrl/wrptr1[2]/CLK (GTP_DFF)
Endpoint    : u_uart_top/uart_write_fifo/U_ipml_fifo_afifo_32i_8o_64depth/U_ipml_fifo_ctrl/wrptr2[2]/D (GTP_DFF)
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.867
  Launch Clock Delay      :  3.867
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (falling edge)                           10.000      10.000 f                        
 sys_clk                                                 0.000      10.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312      11.312 f       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804      12.116         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.116 f       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      0.000      12.116         sys_clk_g        
                                                                                   N9/I (GTP_INV)   
                                   td                    0.000      12.116 r       N9/Z (GTP_INV)   
                                   net (fanout=446)      1.751      13.867         sd_card_clk      
                                                                           r       u_uart_top/uart_write_fifo/U_ipml_fifo_afifo_32i_8o_64depth/U_ipml_fifo_ctrl/wrptr1[2]/CLK (GTP_DFF)

                                   tco                   0.317      14.184 f       u_uart_top/uart_write_fifo/U_ipml_fifo_afifo_32i_8o_64depth/U_ipml_fifo_ctrl/wrptr1[2]/Q (GTP_DFF)
                                   net (fanout=1)        0.370      14.554         u_uart_top/uart_write_fifo/U_ipml_fifo_afifo_32i_8o_64depth/U_ipml_fifo_ctrl/wrptr1 [2]
                                                                           f       u_uart_top/uart_write_fifo/U_ipml_fifo_afifo_32i_8o_64depth/U_ipml_fifo_ctrl/wrptr2[2]/D (GTP_DFF)

 Data arrival time                                                  14.554         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (falling edge)                           10.000      10.000 f                        
 sys_clk                                                 0.000      10.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312      11.312 f       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804      12.116         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.116 f       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      0.000      12.116         sys_clk_g        
                                                                                   N9/I (GTP_INV)   
                                   td                    0.000      12.116 r       N9/Z (GTP_INV)   
                                   net (fanout=446)      1.751      13.867         sd_card_clk      
                                                                           r       u_uart_top/uart_write_fifo/U_ipml_fifo_afifo_32i_8o_64depth/U_ipml_fifo_ctrl/wrptr2[2]/CLK (GTP_DFF)
 clock pessimism                                         0.000      13.867                          
 clock uncertainty                                       0.000      13.867                          

 Hold time                                               0.033      13.900                          

 Data required time                                                 13.900                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.900                          
 Data arrival time                                                 -14.554                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_uart_top/uart_write_fifo/U_ipml_fifo_afifo_32i_8o_64depth/U_ipml_fifo_ctrl/wrptr1[3]/CLK (GTP_DFF)
Endpoint    : u_uart_top/uart_write_fifo/U_ipml_fifo_afifo_32i_8o_64depth/U_ipml_fifo_ctrl/wrptr2[3]/D (GTP_DFF)
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.867
  Launch Clock Delay      :  3.867
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (falling edge)                           10.000      10.000 f                        
 sys_clk                                                 0.000      10.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312      11.312 f       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804      12.116         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.116 f       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      0.000      12.116         sys_clk_g        
                                                                                   N9/I (GTP_INV)   
                                   td                    0.000      12.116 r       N9/Z (GTP_INV)   
                                   net (fanout=446)      1.751      13.867         sd_card_clk      
                                                                           r       u_uart_top/uart_write_fifo/U_ipml_fifo_afifo_32i_8o_64depth/U_ipml_fifo_ctrl/wrptr1[3]/CLK (GTP_DFF)

                                   tco                   0.317      14.184 f       u_uart_top/uart_write_fifo/U_ipml_fifo_afifo_32i_8o_64depth/U_ipml_fifo_ctrl/wrptr1[3]/Q (GTP_DFF)
                                   net (fanout=1)        0.370      14.554         u_uart_top/uart_write_fifo/U_ipml_fifo_afifo_32i_8o_64depth/U_ipml_fifo_ctrl/wrptr1 [3]
                                                                           f       u_uart_top/uart_write_fifo/U_ipml_fifo_afifo_32i_8o_64depth/U_ipml_fifo_ctrl/wrptr2[3]/D (GTP_DFF)

 Data arrival time                                                  14.554         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (falling edge)                           10.000      10.000 f                        
 sys_clk                                                 0.000      10.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312      11.312 f       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804      12.116         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.116 f       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      0.000      12.116         sys_clk_g        
                                                                                   N9/I (GTP_INV)   
                                   td                    0.000      12.116 r       N9/Z (GTP_INV)   
                                   net (fanout=446)      1.751      13.867         sd_card_clk      
                                                                           r       u_uart_top/uart_write_fifo/U_ipml_fifo_afifo_32i_8o_64depth/U_ipml_fifo_ctrl/wrptr2[3]/CLK (GTP_DFF)
 clock pessimism                                         0.000      13.867                          
 clock uncertainty                                       0.000      13.867                          

 Hold time                                               0.033      13.900                          

 Data required time                                                 13.900                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.900                          
 Data arrival time                                                 -14.554                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_CE)
Endpoint    : i2c_config_m0/i2c_write_req/D (GTP_DFF)
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -3.488  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  7.254
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.002 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       7.254         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_CE)

                                   tco                   0.325       7.579 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/Q (GTP_DFF_CE)
                                   net (fanout=7)        1.144       8.723         ddr_init_done    
                                                                                   i2c_config_m0/i2c_write_req_ce_mux[0]/I4 (GTP_LUT5)
                                   td                    0.164       8.887 r       i2c_config_m0/i2c_write_req_ce_mux[0]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       8.887         i2c_config_m0/_N6332
                                                                           r       i2c_config_m0/i2c_write_req/D (GTP_DFF)

 Data arrival time                                                   8.887         Logic Levels: 1  
                                                                                   Logic: 0.489ns(29.945%), Route: 1.144ns(70.055%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      1.751      23.766         sys_clk_g        
                                                                           r       i2c_config_m0/i2c_write_req/CLK (GTP_DFF)
 clock pessimism                                         0.000      23.766                          
 clock uncertainty                                      -0.050      23.716                          

 Setup time                                             -0.032      23.684                          

 Data required time                                                 23.684                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.684                          
 Data arrival time                                                  -8.887                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.797                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_CE)
Endpoint    : i2c_config_m0/i2c_write_req/D (GTP_DFF)
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -3.488  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  7.254
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.002 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       7.254         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_CE)

                                   tco                   0.317       7.571 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/Q (GTP_DFF_CE)
                                   net (fanout=7)        1.144       8.715         ddr_init_done    
                                                                                   i2c_config_m0/i2c_write_req_ce_mux[0]/I4 (GTP_LUT5)
                                   td                    0.164       8.879 r       i2c_config_m0/i2c_write_req_ce_mux[0]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       8.879         i2c_config_m0/_N6332
                                                                           r       i2c_config_m0/i2c_write_req/D (GTP_DFF)

 Data arrival time                                                   8.879         Logic Levels: 1  
                                                                                   Logic: 0.481ns(29.600%), Route: 1.144ns(70.400%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      1.751       3.766         sys_clk_g        
                                                                           r       i2c_config_m0/i2c_write_req/CLK (GTP_DFF)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.050       3.816                          

 Hold time                                               0.023       3.839                          

 Data required time                                                  3.839                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.839                          
 Data arrival time                                                  -8.879                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.040                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[0]/CLK (GTP_DFF_CE)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/D (GTP_DFF_C)
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 cmos_pclk                                               0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000       0.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=74)       1.751       3.766         cmos_pclk_g      
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[0]/CLK (GTP_DFF_CE)

                                   tco                   0.325       4.091 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[0]/Q (GTP_DFF_CE)
                                   net (fanout=5)        0.534       4.625         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [0]
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_2/I1 (GTP_LUT5CARRY)
                                   td                    0.275       4.900 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.900         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1164
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.932 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.932         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1165
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.964 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.964         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1166
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.996 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.996         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1167
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.028 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.028         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1168
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.060 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.060         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1169
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.092 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.092         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1170
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.124 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.124         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1171
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.216       5.340 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_10/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.511       5.851         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [9]
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N3[9]/I2 (GTP_LUT3)
                                   td                    0.174       6.025 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N3[9]/Z (GTP_LUT3)
                                   net (fanout=1)        0.370       6.395         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wwptr [9]
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_4/I2 (GTP_LUT5CARRY)
                                   td                    0.228       6.623 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.370       6.993         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N149/I4 (GTP_LUT5)
                                   td                    0.164       7.157 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N149/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       7.157         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N149
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/D (GTP_DFF_C)

 Data arrival time                                                   7.157         Logic Levels: 12 
                                                                                   Logic: 1.606ns(47.361%), Route: 1.785ns(52.639%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 cmos_pclk                                               0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000      10.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      12.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=74)       1.751      13.766         cmos_pclk_g      
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      13.766                          
 clock uncertainty                                      -0.050      13.716                          

 Setup time                                             -0.032      13.684                          

 Data required time                                                 13.684                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.684                          
 Data arrival time                                                  -7.157                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.527                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[0]/CLK (GTP_DFF_CE)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[9]/D (GTP_DFF_C)
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 cmos_pclk                                               0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000       0.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=74)       1.751       3.766         cmos_pclk_g      
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[0]/CLK (GTP_DFF_CE)

                                   tco                   0.325       4.091 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[0]/Q (GTP_DFF_CE)
                                   net (fanout=5)        0.534       4.625         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [0]
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_2/I1 (GTP_LUT5CARRY)
                                   td                    0.275       4.900 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.900         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1164
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.932 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.932         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1165
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.964 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.964         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1166
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.996 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.996         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1167
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.028 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.028         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1168
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.060 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.060         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1169
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.092 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.092         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1170
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.124 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.124         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1171
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.216       5.340 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_10/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.511       5.851         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [9]
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N7_9/I0 (GTP_LUT5)
                                   td                    0.239       6.090 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N7_9/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       6.090         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wgnext [9]
                                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[9]/D (GTP_DFF_C)

 Data arrival time                                                   6.090         Logic Levels: 10 
                                                                                   Logic: 1.279ns(55.034%), Route: 1.045ns(44.966%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 cmos_pclk                                               0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000      10.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      12.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=74)       1.751      13.766         cmos_pclk_g      
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[9]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      13.766                          
 clock uncertainty                                      -0.050      13.716                          

 Setup time                                             -0.017      13.699                          

 Data required time                                                 13.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.699                          
 Data arrival time                                                  -6.090                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.609                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[0]/CLK (GTP_DFF_CE)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[10]/D (GTP_DFF_C)
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 cmos_pclk                                               0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000       0.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=74)       1.751       3.766         cmos_pclk_g      
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[0]/CLK (GTP_DFF_CE)

                                   tco                   0.325       4.091 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[0]/Q (GTP_DFF_CE)
                                   net (fanout=5)        0.534       4.625         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [0]
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_2/I1 (GTP_LUT5CARRY)
                                   td                    0.275       4.900 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.900         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1164
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.932 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.932         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1165
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.964 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.964         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1166
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.996 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.996         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1167
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.028 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.028         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1168
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.060 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.060         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1169
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.092 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.092         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1170
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.124 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.124         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1171
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.156 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.156         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1172
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_11/CIN (GTP_LUT5CARRY)
                                   td                    0.216       5.372 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_11/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.511       5.883         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [10]
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N3[10]/I2 (GTP_LUT3)
                                   td                    0.164       6.047 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N3[10]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000       6.047         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wwptr [10]
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[10]/D (GTP_DFF_C)

 Data arrival time                                                   6.047         Logic Levels: 11 
                                                                                   Logic: 1.236ns(54.187%), Route: 1.045ns(45.813%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 cmos_pclk                                               0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000      10.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      12.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=74)       1.751      13.766         cmos_pclk_g      
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[10]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      13.766                          
 clock uncertainty                                      -0.050      13.716                          

 Setup time                                             -0.032      13.684                          

 Data required time                                                 13.684                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.684                          
 Data arrival time                                                  -6.047                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.637                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[5]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[5]/D (GTP_DFF_C)
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 cmos_pclk                                               0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000       0.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=74)       1.751       3.766         cmos_pclk_g      
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[5]/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[5]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       4.453         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [5]
                                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[5]/D (GTP_DFF_C)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 cmos_pclk                                               0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000       0.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=74)       1.751       3.766         cmos_pclk_g      
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[5]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[8]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[8]/D (GTP_DFF_C)
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 cmos_pclk                                               0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000       0.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=74)       1.751       3.766         cmos_pclk_g      
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[8]/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[8]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       4.453         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [8]
                                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[8]/D (GTP_DFF_C)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 cmos_pclk                                               0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000       0.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=74)       1.751       3.766         cmos_pclk_g      
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[8]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[4]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[4]/D (GTP_DFF_C)
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 cmos_pclk                                               0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000       0.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=74)       1.751       3.766         cmos_pclk_g      
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[4]/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[4]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       4.453         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [4]
                                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[4]/D (GTP_DFF_C)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 cmos_pclk                                               0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000       0.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=74)       1.751       3.766         cmos_pclk_g      
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[4]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -3.491  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  7.257
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       5.005 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       7.257         axi_clk          
                                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.325       7.582 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=84)       1.366       8.948         frame_read_write_m0/write_fifo_aclr
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   8.948         Logic Levels: 0  
                                                                                   Logic: 0.325ns(19.219%), Route: 1.366ns(80.781%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 cmos_pclk                                               0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000      10.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      12.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=74)       1.751      13.766         cmos_pclk_g      
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000      13.766                          
 clock uncertainty                                      -0.050      13.716                          

 Setup time                                             -0.017      13.699                          

 Data required time                                                 13.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.699                          
 Data arrival time                                                  -8.948                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.751                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -3.491  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  7.257
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       5.005 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       7.257         axi_clk          
                                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.325       7.582 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=84)       1.366       8.948         frame_read_write_m0/write_fifo_aclr
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   8.948         Logic Levels: 0  
                                                                                   Logic: 0.325ns(19.219%), Route: 1.366ns(80.781%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 cmos_pclk                                               0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000      10.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      12.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=74)       1.751      13.766         cmos_pclk_g      
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000      13.766                          
 clock uncertainty                                      -0.050      13.716                          

 Setup time                                             -0.017      13.699                          

 Data required time                                                 13.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.699                          
 Data arrival time                                                  -8.948                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.751                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/write_req_ack/CLK (GTP_DFF_C)
Endpoint    : cmos_write_req_gen_m0/write_req/D (GTP_DFF_C)
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -3.491  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  7.257
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       5.005 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       7.257         axi_clk          
                                                                           r       frame_read_write_m0/frame_fifo_write_m0/write_req_ack/CLK (GTP_DFF_C)

                                   tco                   0.325       7.582 r       frame_read_write_m0/frame_fifo_write_m0/write_req_ack/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       8.023         cmos_write_req_ack
                                                                                   cmos_write_req_gen_m0/write_req_ce_mux[0]/I3 (GTP_LUT4)
                                   td                    0.164       8.187 r       cmos_write_req_gen_m0/write_req_ce_mux[0]/Z (GTP_LUT4)
                                   net (fanout=1)        0.000       8.187         cmos_write_req_gen_m0/_N6316
                                                                           r       cmos_write_req_gen_m0/write_req/D (GTP_DFF_C)

 Data arrival time                                                   8.187         Logic Levels: 1  
                                                                                   Logic: 0.489ns(52.581%), Route: 0.441ns(47.419%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 cmos_pclk                                               0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000      10.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      12.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=74)       1.751      13.766         cmos_pclk_g      
                                                                           r       cmos_write_req_gen_m0/write_req/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      13.766                          
 clock uncertainty                                      -0.050      13.716                          

 Setup time                                             -0.032      13.684                          

 Data required time                                                 13.684                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.684                          
 Data arrival time                                                  -8.187                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.497                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[5]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[5]/D (GTP_DFF_C)
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -3.491  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  7.257
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       5.005 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       7.257         axi_clk          
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[5]/CLK (GTP_DFF_C)

                                   tco                   0.317       7.574 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[5]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       7.944         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [5]
                                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[5]/D (GTP_DFF_C)

 Data arrival time                                                   7.944         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 cmos_pclk                                               0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000       0.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=74)       1.751       3.766         cmos_pclk_g      
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[5]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.050       3.816                          

 Hold time                                               0.033       3.849                          

 Data required time                                                  3.849                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.849                          
 Data arrival time                                                  -7.944                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.095                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[0]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[0]/D (GTP_DFF_C)
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -3.491  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  7.257
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       5.005 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       7.257         axi_clk          
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       7.574 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       7.944         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [0]
                                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[0]/D (GTP_DFF_C)

 Data arrival time                                                   7.944         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 cmos_pclk                                               0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000       0.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=74)       1.751       3.766         cmos_pclk_g      
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.050       3.816                          

 Hold time                                               0.033       3.849                          

 Data required time                                                  3.849                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.849                          
 Data arrival time                                                  -7.944                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.095                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[1]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[1]/D (GTP_DFF_C)
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -3.491  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  7.257
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       5.005 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       7.257         axi_clk          
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[1]/CLK (GTP_DFF_C)

                                   tco                   0.317       7.574 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       7.944         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [1]
                                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[1]/D (GTP_DFF_C)

 Data arrival time                                                   7.944         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 cmos_pclk                                               0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000       0.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=74)       1.751       3.766         cmos_pclk_g      
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.050       3.816                          

 Hold time                                               0.033       3.849                          

 Data required time                                                  3.849                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.849                          
 Data arrival time                                                  -7.944                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.095                          
====================================================================================================

====================================================================================================

Startpoint  : InsertedJtag/u_ips_jtag_hub/data_ctrl/CLK (GTP_DFF_CE)
Endpoint    : InsertedJtag/u_ips_jtag_hub/conf_sel[0]/D (GTP_DFF_C)
Path Group  : InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.968
  Launch Clock Delay      :  0.968
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       InsertedJtag/u_GTP_SCANCHAIN/TCK_USER (GTP_SCANCHAIN_E1)
                                   net (fanout=82)       0.968       0.968         debug_drck       
                                                                           r       InsertedJtag/u_ips_jtag_hub/data_ctrl/CLK (GTP_DFF_CE)

                                   tco                   0.325       1.293 r       InsertedJtag/u_ips_jtag_hub/data_ctrl/Q (GTP_DFF_CE)
                                   net (fanout=9)        0.594       1.887         InsertedJtag/u_ips_jtag_hub/data_ctrl
                                                                                   InsertedJtag/u_ips_jtag_hub/N160[0]_4/I4 (GTP_LUT5)
                                   td                    0.255       2.142 r       InsertedJtag/u_ips_jtag_hub/N160[0]_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       2.142         InsertedJtag/u_ips_jtag_hub/N160 [0]
                                                                           r       InsertedJtag/u_ips_jtag_hub/conf_sel[0]/D (GTP_DFF_C)

 Data arrival time                                                   2.142         Logic Levels: 1  
                                                                                   Logic: 0.580ns(49.404%), Route: 0.594ns(50.596%)
----------------------------------------------------------------------------------------------------

 Clock InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred (falling edge)
                                                       500.000     500.000 f                        
                                                         0.000     500.000 f       InsertedJtag/u_GTP_SCANCHAIN/TCK_USER (GTP_SCANCHAIN_E1)
                                   net (fanout=82)       0.000     500.000         debug_drck       
                                                                                   InsertedJtag/u_ips_jtag_hub/N158/I (GTP_INV)
                                   td                    0.000     500.000 r       InsertedJtag/u_ips_jtag_hub/N158/Z (GTP_INV)
                                   net (fanout=6)        0.968     500.968         InsertedJtag/u_ips_jtag_hub/N158
                                                                           r       InsertedJtag/u_ips_jtag_hub/conf_sel[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     500.968                          
 clock uncertainty                                      -0.050     500.918                          

 Setup time                                             -0.032     500.886                          

 Data required time                                                500.886                          
----------------------------------------------------------------------------------------------------
 Data required time                                                500.886                          
 Data arrival time                                                  -2.142                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       498.744                          
====================================================================================================

====================================================================================================

Startpoint  : InsertedJtag/u_ips_jtag_hub/data_ctrl/CLK (GTP_DFF_CE)
Endpoint    : InsertedJtag/u_ips_jtag_hub/id_o[4]/D (GTP_DFF_C)
Path Group  : InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.968
  Launch Clock Delay      :  0.968
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       InsertedJtag/u_GTP_SCANCHAIN/TCK_USER (GTP_SCANCHAIN_E1)
                                   net (fanout=82)       0.968       0.968         debug_drck       
                                                                           r       InsertedJtag/u_ips_jtag_hub/data_ctrl/CLK (GTP_DFF_CE)

                                   tco                   0.325       1.293 r       InsertedJtag/u_ips_jtag_hub/data_ctrl/Q (GTP_DFF_CE)
                                   net (fanout=9)        0.594       1.887         InsertedJtag/u_ips_jtag_hub/data_ctrl
                                                                                   InsertedJtag/u_ips_jtag_hub/N159[4]/I1 (GTP_LUT2)
                                   td                    0.187       2.074 f       InsertedJtag/u_ips_jtag_hub/N159[4]/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       2.074         InsertedJtag/u_ips_jtag_hub/N159 [4]
                                                                           f       InsertedJtag/u_ips_jtag_hub/id_o[4]/D (GTP_DFF_C)

 Data arrival time                                                   2.074         Logic Levels: 1  
                                                                                   Logic: 0.512ns(46.293%), Route: 0.594ns(53.707%)
----------------------------------------------------------------------------------------------------

 Clock InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred (falling edge)
                                                       500.000     500.000 f                        
                                                         0.000     500.000 f       InsertedJtag/u_GTP_SCANCHAIN/TCK_USER (GTP_SCANCHAIN_E1)
                                   net (fanout=82)       0.000     500.000         debug_drck       
                                                                                   InsertedJtag/u_ips_jtag_hub/N158/I (GTP_INV)
                                   td                    0.000     500.000 r       InsertedJtag/u_ips_jtag_hub/N158/Z (GTP_INV)
                                   net (fanout=6)        0.968     500.968         InsertedJtag/u_ips_jtag_hub/N158
                                                                           r       InsertedJtag/u_ips_jtag_hub/id_o[4]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     500.968                          
 clock uncertainty                                      -0.050     500.918                          

 Setup time                                             -0.017     500.901                          

 Data required time                                                500.901                          
----------------------------------------------------------------------------------------------------
 Data required time                                                500.901                          
 Data arrival time                                                  -2.074                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       498.827                          
====================================================================================================

====================================================================================================

Startpoint  : InsertedJtag/u_ips_jtag_hub/data_ctrl/CLK (GTP_DFF_CE)
Endpoint    : InsertedJtag/u_ips_jtag_hub/id_o[0]/D (GTP_DFF_C)
Path Group  : InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.968
  Launch Clock Delay      :  0.968
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       InsertedJtag/u_GTP_SCANCHAIN/TCK_USER (GTP_SCANCHAIN_E1)
                                   net (fanout=82)       0.968       0.968         debug_drck       
                                                                           r       InsertedJtag/u_ips_jtag_hub/data_ctrl/CLK (GTP_DFF_CE)

                                   tco                   0.325       1.293 r       InsertedJtag/u_ips_jtag_hub/data_ctrl/Q (GTP_DFF_CE)
                                   net (fanout=9)        0.594       1.887         InsertedJtag/u_ips_jtag_hub/data_ctrl
                                                                                   InsertedJtag/u_ips_jtag_hub/N159[0]/I1 (GTP_LUT2)
                                   td                    0.187       2.074 f       InsertedJtag/u_ips_jtag_hub/N159[0]/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       2.074         InsertedJtag/u_ips_jtag_hub/N159 [0]
                                                                           f       InsertedJtag/u_ips_jtag_hub/id_o[0]/D (GTP_DFF_C)

 Data arrival time                                                   2.074         Logic Levels: 1  
                                                                                   Logic: 0.512ns(46.293%), Route: 0.594ns(53.707%)
----------------------------------------------------------------------------------------------------

 Clock InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred (falling edge)
                                                       500.000     500.000 f                        
                                                         0.000     500.000 f       InsertedJtag/u_GTP_SCANCHAIN/TCK_USER (GTP_SCANCHAIN_E1)
                                   net (fanout=82)       0.000     500.000         debug_drck       
                                                                                   InsertedJtag/u_ips_jtag_hub/N158/I (GTP_INV)
                                   td                    0.000     500.000 r       InsertedJtag/u_ips_jtag_hub/N158/Z (GTP_INV)
                                   net (fanout=6)        0.968     500.968         InsertedJtag/u_ips_jtag_hub/N158
                                                                           r       InsertedJtag/u_ips_jtag_hub/id_o[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     500.968                          
 clock uncertainty                                      -0.050     500.918                          

 Setup time                                             -0.017     500.901                          

 Data required time                                                500.901                          
----------------------------------------------------------------------------------------------------
 Data required time                                                500.901                          
 Data arrival time                                                  -2.074                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       498.827                          
====================================================================================================

====================================================================================================

Startpoint  : InsertedJtag/u_ips_jtag_hub/shift_dr_d/CLK (GTP_DFF_C)
Endpoint    : InsertedJtag/u_ips_jtag_hub/shift/D (GTP_DFF_C)
Path Group  : InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.968
  Launch Clock Delay      :  0.968
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       InsertedJtag/u_GTP_SCANCHAIN/TCK_USER (GTP_SCANCHAIN_E1)
                                   net (fanout=82)       0.968       0.968         debug_drck       
                                                                           r       InsertedJtag/u_ips_jtag_hub/shift_dr_d/CLK (GTP_DFF_C)

                                   tco                   0.317       1.285 f       InsertedJtag/u_ips_jtag_hub/shift_dr_d/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       1.726         InsertedJtag/u_ips_jtag_hub/shift_d
                                                                           f       InsertedJtag/u_ips_jtag_hub/shift/D (GTP_DFF_C)

 Data arrival time                                                   1.726         Logic Levels: 0  
                                                                                   Logic: 0.317ns(41.821%), Route: 0.441ns(58.179%)
----------------------------------------------------------------------------------------------------

 Clock InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       InsertedJtag/u_GTP_SCANCHAIN/TCK_USER (GTP_SCANCHAIN_E1)
                                   net (fanout=82)       0.968       0.968         debug_drck       
                                                                           r       InsertedJtag/u_ips_jtag_hub/shift/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       0.968                          
 clock uncertainty                                       0.000       0.968                          

 Hold time                                               0.033       1.001                          

 Data required time                                                  1.001                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.001                          
 Data arrival time                                                  -1.726                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.725                          
====================================================================================================

====================================================================================================

Startpoint  : InsertedJtag/u_ips_jtag_hub/shift_data[7]/CLK (GTP_DFF_E)
Endpoint    : InsertedJtag/u_ips_jtag_hub/shift_data[6]/D (GTP_DFF_E)
Path Group  : InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.968
  Launch Clock Delay      :  0.968
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       InsertedJtag/u_GTP_SCANCHAIN/TCK_USER (GTP_SCANCHAIN_E1)
                                   net (fanout=82)       0.968       0.968         debug_drck       
                                                                           r       InsertedJtag/u_ips_jtag_hub/shift_data[7]/CLK (GTP_DFF_E)

                                   tco                   0.317       1.285 f       InsertedJtag/u_ips_jtag_hub/shift_data[7]/Q (GTP_DFF_E)
                                   net (fanout=2)        0.441       1.726         InsertedJtag/u_ips_jtag_hub/shift_data [7]
                                                                                   InsertedJtag/u_ips_jtag_hub/shift_data[8:0]_6/I1 (GTP_LUT2)
                                   td                    0.164       1.890 r       InsertedJtag/u_ips_jtag_hub/shift_data[8:0]_6/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       1.890         InsertedJtag/u_ips_jtag_hub/_N4576
                                                                           r       InsertedJtag/u_ips_jtag_hub/shift_data[6]/D (GTP_DFF_E)

 Data arrival time                                                   1.890         Logic Levels: 1  
                                                                                   Logic: 0.481ns(52.169%), Route: 0.441ns(47.831%)
----------------------------------------------------------------------------------------------------

 Clock InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       InsertedJtag/u_GTP_SCANCHAIN/TCK_USER (GTP_SCANCHAIN_E1)
                                   net (fanout=82)       0.968       0.968         debug_drck       
                                                                           r       InsertedJtag/u_ips_jtag_hub/shift_data[6]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000       0.968                          
 clock uncertainty                                       0.000       0.968                          

 Hold time                                               0.023       0.991                          

 Data required time                                                  0.991                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.991                          
 Data arrival time                                                  -1.890                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.899                          
====================================================================================================

====================================================================================================

Startpoint  : InsertedJtag/u_ips_jtag_hub/shift_data[6]/CLK (GTP_DFF_E)
Endpoint    : InsertedJtag/u_ips_jtag_hub/shift_data[5]/D (GTP_DFF_E)
Path Group  : InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.968
  Launch Clock Delay      :  0.968
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       InsertedJtag/u_GTP_SCANCHAIN/TCK_USER (GTP_SCANCHAIN_E1)
                                   net (fanout=82)       0.968       0.968         debug_drck       
                                                                           r       InsertedJtag/u_ips_jtag_hub/shift_data[6]/CLK (GTP_DFF_E)

                                   tco                   0.317       1.285 f       InsertedJtag/u_ips_jtag_hub/shift_data[6]/Q (GTP_DFF_E)
                                   net (fanout=2)        0.441       1.726         InsertedJtag/u_ips_jtag_hub/shift_data [6]
                                                                                   InsertedJtag/u_ips_jtag_hub/shift_data[8:0]_5/I1 (GTP_LUT2)
                                   td                    0.164       1.890 r       InsertedJtag/u_ips_jtag_hub/shift_data[8:0]_5/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       1.890         InsertedJtag/u_ips_jtag_hub/_N4574
                                                                           r       InsertedJtag/u_ips_jtag_hub/shift_data[5]/D (GTP_DFF_E)

 Data arrival time                                                   1.890         Logic Levels: 1  
                                                                                   Logic: 0.481ns(52.169%), Route: 0.441ns(47.831%)
----------------------------------------------------------------------------------------------------

 Clock InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       InsertedJtag/u_GTP_SCANCHAIN/TCK_USER (GTP_SCANCHAIN_E1)
                                   net (fanout=82)       0.968       0.968         debug_drck       
                                                                           r       InsertedJtag/u_ips_jtag_hub/shift_data[5]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000       0.968                          
 clock uncertainty                                       0.000       0.968                          

 Hold time                                               0.023       0.991                          

 Data required time                                                  0.991                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.991                          
 Data arrival time                                                  -1.890                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.899                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encr/cnt[4]/CLK (GTP_DFF_C)
Endpoint    : dvi_encoder_m0/encr/cnt[4]/D (GTP_DFF_C)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.228
  Launch Clock Delay      :  7.228
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.000 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       5.477         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.477 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=202)      1.751       7.228         video_clk        
                                                                           r       dvi_encoder_m0/encr/cnt[4]/CLK (GTP_DFF_C)

                                   tco                   0.325       7.553 r       dvi_encoder_m0/encr/cnt[4]/Q (GTP_DFF_C)
                                   net (fanout=15)       0.646       8.199         dvi_encoder_m0/encr/cnt [4]
                                                                                   dvi_encoder_m0/encr/N172_5/I0 (GTP_LUT5)
                                   td                    0.269       8.468 r       dvi_encoder_m0/encr/N172_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       8.838         dvi_encoder_m0/encr/N172
                                                                                   dvi_encoder_m0/encr/N237_1/I2 (GTP_LUT3)
                                   td                    0.239       9.077 f       dvi_encoder_m0/encr/N237_1/Z (GTP_LUT3)
                                   net (fanout=19)       0.670       9.747         dvi_encoder_m0/encr/N228
                                                                                   dvi_encoder_m0/encr/N243_7[1]/I3 (GTP_LUT4)
                                   td                    0.174       9.921 f       dvi_encoder_m0/encr/N243_7[1]/Z (GTP_LUT4)
                                   net (fanout=1)        0.370      10.291         dvi_encoder_m0/encr/nb9 [1]
                                                                                   dvi_encoder_m0/encr/N243_8_2/I2 (GTP_LUT5CARRY)
                                   td                    0.228      10.519 f       dvi_encoder_m0/encr/N243_8_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.519         dvi_encoder_m0/encr/_N1446
                                                                                   dvi_encoder_m0/encr/N243_8_3/CIN (GTP_LUT5CARRY)
                                   td                    0.216      10.735 f       dvi_encoder_m0/encr/N243_8_3/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.441      11.176         dvi_encoder_m0/encr/nb6 [2]
                                                                                   dvi_encoder_m0/encr/N243_5.fsub_3/I2 (GTP_LUT5CARRY)
                                   td                    0.228      11.404 f       dvi_encoder_m0/encr/N243_5.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.404         dvi_encoder_m0/encr/dvi_encoder_m0/encr/N243_5.co [3]
                                                                                   dvi_encoder_m0/encr/N243_5.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032      11.436 r       dvi_encoder_m0/encr/N243_5.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.436         dvi_encoder_m0/encr/dvi_encoder_m0/encr/N243_5.co [4]
                                                                                   dvi_encoder_m0/encr/N243_5.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.216      11.652 f       dvi_encoder_m0/encr/N243_5.fsub_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.370      12.022         dvi_encoder_m0/encr/nb5 [4]
                                                                                   dvi_encoder_m0/encr/N243_0[4]/I0 (GTP_LUT3)
                                   td                    0.164      12.186 r       dvi_encoder_m0/encr/N243_0[4]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000      12.186         dvi_encoder_m0/encr/N243 [4]
                                                                           r       dvi_encoder_m0/encr/cnt[4]/D (GTP_DFF_C)

 Data arrival time                                                  12.186         Logic Levels: 9  
                                                                                   Logic: 2.091ns(42.174%), Route: 2.867ns(57.826%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 sys_clk                                                 0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.000      15.384         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      16.595 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804      17.399         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      17.399 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464      19.863         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      20.384 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477      20.861         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      20.861 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=202)      1.751      22.612         video_clk        
                                                                           r       dvi_encoder_m0/encr/cnt[4]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      22.612                          
 clock uncertainty                                      -0.150      22.462                          

 Setup time                                             -0.032      22.430                          

 Data required time                                                 22.430                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.430                          
 Data arrival time                                                 -12.186                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.244                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/cnt[4]/CLK (GTP_DFF_C)
Endpoint    : dvi_encoder_m0/encb/cnt[4]/D (GTP_DFF_C)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.228
  Launch Clock Delay      :  7.228
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.000 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       5.477         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.477 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=202)      1.751       7.228         video_clk        
                                                                           r       dvi_encoder_m0/encb/cnt[4]/CLK (GTP_DFF_C)

                                   tco                   0.325       7.553 r       dvi_encoder_m0/encb/cnt[4]/Q (GTP_DFF_C)
                                   net (fanout=13)       0.632       8.185         dvi_encoder_m0/encb/cnt [4]
                                                                                   dvi_encoder_m0/encb/N172_5/I0 (GTP_LUT5)
                                   td                    0.272       8.457 r       dvi_encoder_m0/encb/N172_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       8.827         dvi_encoder_m0/encb/N172
                                                                                   dvi_encoder_m0/encb/N237_1/I2 (GTP_LUT3)
                                   td                    0.239       9.066 f       dvi_encoder_m0/encb/N237_1/Z (GTP_LUT3)
                                   net (fanout=19)       0.670       9.736         dvi_encoder_m0/encb/N228
                                                                                   dvi_encoder_m0/encb/N243_7[1]/I3 (GTP_LUT4)
                                   td                    0.174       9.910 f       dvi_encoder_m0/encb/N243_7[1]/Z (GTP_LUT4)
                                   net (fanout=1)        0.370      10.280         dvi_encoder_m0/encb/nb9 [1]
                                                                                   dvi_encoder_m0/encb/N243_8_2/I2 (GTP_LUT5CARRY)
                                   td                    0.228      10.508 f       dvi_encoder_m0/encb/N243_8_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.508         dvi_encoder_m0/encb/_N925
                                                                                   dvi_encoder_m0/encb/N243_8_3/CIN (GTP_LUT5CARRY)
                                   td                    0.216      10.724 f       dvi_encoder_m0/encb/N243_8_3/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.441      11.165         dvi_encoder_m0/encb/nb6 [2]
                                                                                   dvi_encoder_m0/encb/N243_5.fsub_3/I2 (GTP_LUT5CARRY)
                                   td                    0.228      11.393 f       dvi_encoder_m0/encb/N243_5.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.393         dvi_encoder_m0/encb/dvi_encoder_m0/encb/N243_5.co [3]
                                                                                   dvi_encoder_m0/encb/N243_5.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032      11.425 r       dvi_encoder_m0/encb/N243_5.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.425         dvi_encoder_m0/encb/dvi_encoder_m0/encb/N243_5.co [4]
                                                                                   dvi_encoder_m0/encb/N243_5.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.216      11.641 f       dvi_encoder_m0/encb/N243_5.fsub_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.370      12.011         dvi_encoder_m0/encb/nb5 [4]
                                                                                   dvi_encoder_m0/encb/N243_0[4]/I0 (GTP_LUT3)
                                   td                    0.164      12.175 r       dvi_encoder_m0/encb/N243_0[4]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000      12.175         dvi_encoder_m0/encb/N243 [4]
                                                                           r       dvi_encoder_m0/encb/cnt[4]/D (GTP_DFF_C)

 Data arrival time                                                  12.175         Logic Levels: 9  
                                                                                   Logic: 2.094ns(42.329%), Route: 2.853ns(57.671%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 sys_clk                                                 0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.000      15.384         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      16.595 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804      17.399         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      17.399 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464      19.863         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      20.384 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477      20.861         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      20.861 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=202)      1.751      22.612         video_clk        
                                                                           r       dvi_encoder_m0/encb/cnt[4]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      22.612                          
 clock uncertainty                                      -0.150      22.462                          

 Setup time                                             -0.032      22.430                          

 Data required time                                                 22.430                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.430                          
 Data arrival time                                                 -12.175                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.255                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encg/cnt[4]/CLK (GTP_DFF_C)
Endpoint    : dvi_encoder_m0/encg/cnt[4]/D (GTP_DFF_C)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.228
  Launch Clock Delay      :  7.228
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.000 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       5.477         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.477 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=202)      1.751       7.228         video_clk        
                                                                           r       dvi_encoder_m0/encg/cnt[4]/CLK (GTP_DFF_C)

                                   tco                   0.325       7.553 r       dvi_encoder_m0/encg/cnt[4]/Q (GTP_DFF_C)
                                   net (fanout=15)       0.646       8.199         dvi_encoder_m0/encg/cnt [4]
                                                                                   dvi_encoder_m0/encg/N172_5/I0 (GTP_LUT5)
                                   td                    0.269       8.468 r       dvi_encoder_m0/encg/N172_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       8.838         dvi_encoder_m0/encg/N172
                                                                                   dvi_encoder_m0/encg/N237_1/I2 (GTP_LUT3)
                                   td                    0.239       9.077 f       dvi_encoder_m0/encg/N237_1/Z (GTP_LUT3)
                                   net (fanout=17)       0.659       9.736         dvi_encoder_m0/encg/N228
                                                                                   dvi_encoder_m0/encg/N243_7[1]/I3 (GTP_LUT4)
                                   td                    0.174       9.910 f       dvi_encoder_m0/encg/N243_7[1]/Z (GTP_LUT4)
                                   net (fanout=1)        0.370      10.280         dvi_encoder_m0/encg/nb9 [1]
                                                                                   dvi_encoder_m0/encg/N243_8_2/I2 (GTP_LUT5CARRY)
                                   td                    0.228      10.508 f       dvi_encoder_m0/encg/N243_8_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.508         dvi_encoder_m0/encg/_N931
                                                                                   dvi_encoder_m0/encg/N243_8_3/CIN (GTP_LUT5CARRY)
                                   td                    0.216      10.724 f       dvi_encoder_m0/encg/N243_8_3/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.441      11.165         dvi_encoder_m0/encg/nb6 [2]
                                                                                   dvi_encoder_m0/encg/N243_5.fsub_3/I2 (GTP_LUT5CARRY)
                                   td                    0.228      11.393 f       dvi_encoder_m0/encg/N243_5.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.393         dvi_encoder_m0/encg/dvi_encoder_m0/encg/N243_5.co [3]
                                                                                   dvi_encoder_m0/encg/N243_5.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032      11.425 r       dvi_encoder_m0/encg/N243_5.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.425         dvi_encoder_m0/encg/dvi_encoder_m0/encg/N243_5.co [4]
                                                                                   dvi_encoder_m0/encg/N243_5.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.216      11.641 f       dvi_encoder_m0/encg/N243_5.fsub_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.370      12.011         dvi_encoder_m0/encg/nb5 [4]
                                                                                   dvi_encoder_m0/encg/N243_0[4]/I0 (GTP_LUT3)
                                   td                    0.164      12.175 r       dvi_encoder_m0/encg/N243_0[4]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000      12.175         dvi_encoder_m0/encg/N243 [4]
                                                                           r       dvi_encoder_m0/encg/cnt[4]/D (GTP_DFF_C)

 Data arrival time                                                  12.175         Logic Levels: 9  
                                                                                   Logic: 2.091ns(42.268%), Route: 2.856ns(57.732%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 sys_clk                                                 0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.000      15.384         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      16.595 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804      17.399         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      17.399 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464      19.863         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      20.384 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477      20.861         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      20.861 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=202)      1.751      22.612         video_clk        
                                                                           r       dvi_encoder_m0/encg/cnt[4]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      22.612                          
 clock uncertainty                                      -0.150      22.462                          

 Setup time                                             -0.032      22.430                          

 Data required time                                                 22.430                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.430                          
 Data arrival time                                                 -12.175                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.255                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[4]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[4]/D (GTP_DFF_C)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.228
  Launch Clock Delay      :  7.228
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.000 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       5.477         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.477 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=202)      1.751       7.228         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[4]/CLK (GTP_DFF_C)

                                   tco                   0.317       7.545 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[4]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       7.915         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1 [4]
                                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[4]/D (GTP_DFF_C)

 Data arrival time                                                   7.915         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.000 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       5.477         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.477 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=202)      1.751       7.228         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[4]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       7.228                          
 clock uncertainty                                       0.000       7.228                          

 Hold time                                               0.033       7.261                          

 Data required time                                                  7.261                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.261                          
 Data arrival time                                                  -7.915                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[7]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[7]/D (GTP_DFF_C)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.228
  Launch Clock Delay      :  7.228
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.000 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       5.477         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.477 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=202)      1.751       7.228         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[7]/CLK (GTP_DFF_C)

                                   tco                   0.317       7.545 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[7]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       7.915         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1 [7]
                                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[7]/D (GTP_DFF_C)

 Data arrival time                                                   7.915         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.000 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       5.477         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.477 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=202)      1.751       7.228         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[7]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       7.228                          
 clock uncertainty                                       0.000       7.228                          

 Hold time                                               0.033       7.261                          

 Data required time                                                  7.261                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.261                          
 Data arrival time                                                  -7.915                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[8]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[8]/D (GTP_DFF_C)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.228
  Launch Clock Delay      :  7.228
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.000 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       5.477         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.477 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=202)      1.751       7.228         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[8]/CLK (GTP_DFF_C)

                                   tco                   0.317       7.545 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[8]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       7.915         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1 [8]
                                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[8]/D (GTP_DFF_C)

 Data arrival time                                                   7.915         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.000 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       5.477         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.477 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=202)      1.751       7.228         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[8]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       7.228                          
 clock uncertainty                                       0.000       7.228                          

 Hold time                                               0.033       7.261                          

 Data required time                                                  7.261                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.261                          
 Data arrival time                                                  -7.915                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ACLK_1 (GTP_DDRC)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIB[6] (GTP_DRM18K)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.228
  Launch Clock Delay      :  7.257
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 sys_clk                                                 0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000   19030.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   19031.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804   19032.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19032.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464   19034.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526   19035.005 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252   19037.257         axi_clk          
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ACLK_1 (GTP_DDRC)

                                   tco                   1.465   19038.722 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/RDATA_1[38] (GTP_DDRC)
                                   net (fanout=1)        0.780   19039.502         rd_burst_data[38]
                                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIB[6] (GTP_DRM18K)

 Data arrival time                                               19039.502         Logic Levels: 0  
                                                                                   Logic: 1.465ns(65.256%), Route: 0.780ns(34.744%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 sys_clk                                                 0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.000   19030.008         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   19031.219 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804   19032.023         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19032.023 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464   19034.487         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521   19035.008 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477   19035.485         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19035.485 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=202)      1.751   19037.236         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000   19037.236                          
 clock uncertainty                                      -0.150   19037.086                          

 Setup time                                             -0.040   19037.046                          

 Data required time                                              19037.046                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19037.046                          
 Data arrival time                                              -19039.502                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.456                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ACLK_1 (GTP_DDRC)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIB[16] (GTP_DRM18K)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.228
  Launch Clock Delay      :  7.257
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 sys_clk                                                 0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000   19030.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   19031.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804   19032.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19032.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464   19034.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526   19035.005 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252   19037.257         axi_clk          
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ACLK_1 (GTP_DDRC)

                                   tco                   1.460   19038.717 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/RDATA_1[55] (GTP_DDRC)
                                   net (fanout=1)        0.780   19039.497         rd_burst_data[55]
                                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIB[16] (GTP_DRM18K)

 Data arrival time                                               19039.497         Logic Levels: 0  
                                                                                   Logic: 1.460ns(65.179%), Route: 0.780ns(34.821%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 sys_clk                                                 0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.000   19030.008         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   19031.219 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804   19032.023         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19032.023 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464   19034.487         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521   19035.008 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477   19035.485         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19035.485 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=202)      1.751   19037.236         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000   19037.236                          
 clock uncertainty                                      -0.150   19037.086                          

 Setup time                                             -0.040   19037.046                          

 Data required time                                              19037.046                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19037.046                          
 Data arrival time                                              -19039.497                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.451                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ACLK_1 (GTP_DDRC)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/DIB[3] (GTP_DRM18K)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.228
  Launch Clock Delay      :  7.257
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 sys_clk                                                 0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000   19030.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   19031.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804   19032.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19032.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464   19034.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526   19035.005 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252   19037.257         axi_clk          
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ACLK_1 (GTP_DDRC)

                                   tco                   1.445   19038.702 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/RDATA_1[43] (GTP_DDRC)
                                   net (fanout=1)        0.780   19039.482         rd_burst_data[43]
                                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/DIB[3] (GTP_DRM18K)

 Data arrival time                                               19039.482         Logic Levels: 0  
                                                                                   Logic: 1.445ns(64.944%), Route: 0.780ns(35.056%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 sys_clk                                                 0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.000   19030.008         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   19031.219 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804   19032.023         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19032.023 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464   19034.487         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521   19035.008 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477   19035.485         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19035.485 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=202)      1.751   19037.236         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000   19037.236                          
 clock uncertainty                                      -0.150   19037.086                          

 Setup time                                             -0.040   19037.046                          

 Data required time                                              19037.046                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19037.046                          
 Data arrival time                                              -19039.482                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.436                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[4]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[4]/D (GTP_DFF_C)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.228
  Launch Clock Delay      :  7.257
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 sys_clk                                                 0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000   19230.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   19231.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804   19232.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19232.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464   19234.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526   19235.005 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252   19237.257         axi_clk          
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[4]/CLK (GTP_DFF_C)

                                   tco                   0.317   19237.574 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[4]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370   19237.944         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [4]
                                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[4]/D (GTP_DFF_C)

 Data arrival time                                               19237.944         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 sys_clk                                                 0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000   19230.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   19231.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804   19232.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19232.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464   19234.479         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521   19235.000 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477   19235.477         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19235.477 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=202)      1.751   19237.228         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[4]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000   19237.228                          
 clock uncertainty                                       0.150   19237.378                          

 Hold time                                               0.033   19237.411                          

 Data required time                                              19237.411                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19237.411                          
 Data arrival time                                              -19237.944                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.533                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[0]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[0]/D (GTP_DFF_C)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.228
  Launch Clock Delay      :  7.257
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 sys_clk                                                 0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000   19230.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   19231.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804   19232.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19232.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464   19234.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526   19235.005 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252   19237.257         axi_clk          
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[0]/CLK (GTP_DFF_C)

                                   tco                   0.317   19237.574 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370   19237.944         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [0]
                                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[0]/D (GTP_DFF_C)

 Data arrival time                                               19237.944         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 sys_clk                                                 0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000   19230.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   19231.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804   19232.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19232.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464   19234.479         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521   19235.000 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477   19235.477         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19235.477 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=202)      1.751   19237.228         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000   19237.228                          
 clock uncertainty                                       0.150   19237.378                          

 Hold time                                               0.033   19237.411                          

 Data required time                                              19237.411                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19237.411                          
 Data arrival time                                              -19237.944                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.533                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[1]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[1]/D (GTP_DFF_C)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.228
  Launch Clock Delay      :  7.257
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 sys_clk                                                 0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000   19230.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   19231.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804   19232.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19232.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464   19234.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526   19235.005 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252   19237.257         axi_clk          
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[1]/CLK (GTP_DFF_C)

                                   tco                   0.317   19237.574 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370   19237.944         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [1]
                                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[1]/D (GTP_DFF_C)

 Data arrival time                                               19237.944         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 sys_clk                                                 0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000   19230.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   19231.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804   19232.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19232.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464   19234.479         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521   19235.000 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477   19235.477         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19235.477 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=202)      1.751   19237.228         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000   19237.228                          
 clock uncertainty                                       0.150   19237.378                          

 Hold time                                               0.033   19237.411                          

 Data required time                                              19237.411                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19237.411                          
 Data arrival time                                              -19237.944                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.533                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/CLK (GTP_DFF)
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr7/DI[0] (GTP_OSERDES)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.230
  Launch Clock Delay      :  7.230
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.002 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       5.479         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.479 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       7.230         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/CLK (GTP_DFF)

                                   tco                   0.325       7.555 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/Q (GTP_DFF)
                                   net (fanout=2)        0.441       7.996         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h [0]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/N87/I0 (GTP_LUT1)
                                   td                    0.174       8.170 f       dvi_encoder_m0/serdes_4b_10to1_m0/N87/Z (GTP_LUT1)
                                   net (fanout=1)        0.870       9.040         dvi_encoder_m0/serdes_4b_10to1_m0/N87
                                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr7/DI[0] (GTP_OSERDES)

 Data arrival time                                                   9.040         Logic Levels: 1  
                                                                                   Logic: 0.499ns(27.569%), Route: 1.311ns(72.431%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         3.076       3.076 r                        
 sys_clk                                                 0.000       3.076 r       sys_clk (port)   
                                   net (fanout=1)        0.000       3.076         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       4.287 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       5.091         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.091 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       7.555         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       8.078 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       8.555         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       8.555 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751      10.306         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr7/RCLK (GTP_OSERDES)
 clock pessimism                                         0.000      10.306                          
 clock uncertainty                                      -0.150      10.156                          

 Setup time                                             -0.060      10.096                          

 Data required time                                                 10.096                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.096                          
 Data arrival time                                                  -9.040                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.056                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[0]/CLK (GTP_DFF)
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr5/DI[1] (GTP_OSERDES)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.230
  Launch Clock Delay      :  7.230
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.002 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       5.479         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.479 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       7.230         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[0]/CLK (GTP_DFF)

                                   tco                   0.325       7.555 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[0]/Q (GTP_DFF)
                                   net (fanout=2)        0.441       7.996         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l [0]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/N68/I0 (GTP_LUT1)
                                   td                    0.174       8.170 f       dvi_encoder_m0/serdes_4b_10to1_m0/N68/Z (GTP_LUT1)
                                   net (fanout=1)        0.870       9.040         dvi_encoder_m0/serdes_4b_10to1_m0/N68
                                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr5/DI[1] (GTP_OSERDES)

 Data arrival time                                                   9.040         Logic Levels: 1  
                                                                                   Logic: 0.499ns(27.569%), Route: 1.311ns(72.431%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         3.076       3.076 r                        
 sys_clk                                                 0.000       3.076 r       sys_clk (port)   
                                   net (fanout=1)        0.000       3.076         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       4.287 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       5.091         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.091 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       7.555         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       8.078 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       8.555         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       8.555 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751      10.306         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr5/RCLK (GTP_OSERDES)
 clock pessimism                                         0.000      10.306                          
 clock uncertainty                                      -0.150      10.156                          

 Setup time                                             -0.060      10.096                          

 Data required time                                                 10.096                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.096                          
 Data arrival time                                                  -9.040                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.056                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[0]/CLK (GTP_DFF)
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr7/DI[1] (GTP_OSERDES)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.230
  Launch Clock Delay      :  7.230
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.002 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       5.479         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.479 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       7.230         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[0]/CLK (GTP_DFF)

                                   tco                   0.325       7.555 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[0]/Q (GTP_DFF)
                                   net (fanout=2)        0.441       7.996         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l [0]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/N86/I0 (GTP_LUT1)
                                   td                    0.174       8.170 f       dvi_encoder_m0/serdes_4b_10to1_m0/N86/Z (GTP_LUT1)
                                   net (fanout=1)        0.870       9.040         dvi_encoder_m0/serdes_4b_10to1_m0/N86
                                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr7/DI[1] (GTP_OSERDES)

 Data arrival time                                                   9.040         Logic Levels: 1  
                                                                                   Logic: 0.499ns(27.569%), Route: 1.311ns(72.431%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         3.076       3.076 r                        
 sys_clk                                                 0.000       3.076 r       sys_clk (port)   
                                   net (fanout=1)        0.000       3.076         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       4.287 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       5.091         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.091 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       7.555         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       8.078 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       8.555         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       8.555 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751      10.306         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr7/RCLK (GTP_OSERDES)
 clock pessimism                                         0.000      10.306                          
 clock uncertainty                                      -0.150      10.156                          

 Setup time                                             -0.060      10.096                          

 Data required time                                                 10.096                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.096                          
 Data arrival time                                                  -9.040                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.056                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[2]/CLK (GTP_DFF)
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[1]/D (GTP_DFF)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.230
  Launch Clock Delay      :  7.230
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.002 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       5.479         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.479 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       7.230         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[2]/CLK (GTP_DFF)

                                   tco                   0.317       7.547 f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[2]/Q (GTP_DFF)
                                   net (fanout=1)        0.370       7.917         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h [2]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/N95[1]/I0 (GTP_LUT3)
                                   td                    0.214       8.131 r       dvi_encoder_m0/serdes_4b_10to1_m0/N95[1]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000       8.131         dvi_encoder_m0/serdes_4b_10to1_m0/N95 [1]
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[1]/D (GTP_DFF)

 Data arrival time                                                   8.131         Logic Levels: 1  
                                                                                   Logic: 0.531ns(58.935%), Route: 0.370ns(41.065%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.002 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       5.479         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.479 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       7.230         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[1]/CLK (GTP_DFF)
 clock pessimism                                         0.000       7.230                          
 clock uncertainty                                       0.000       7.230                          

 Hold time                                               0.023       7.253                          

 Data required time                                                  7.253                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.253                          
 Data arrival time                                                  -8.131                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.878                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[3]/CLK (GTP_DFF)
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[2]/D (GTP_DFF)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.230
  Launch Clock Delay      :  7.230
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.002 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       5.479         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.479 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       7.230         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[3]/CLK (GTP_DFF)

                                   tco                   0.317       7.547 f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[3]/Q (GTP_DFF)
                                   net (fanout=1)        0.370       7.917         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l [3]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/N98[2]/I0 (GTP_LUT3)
                                   td                    0.214       8.131 r       dvi_encoder_m0/serdes_4b_10to1_m0/N98[2]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000       8.131         dvi_encoder_m0/serdes_4b_10to1_m0/N98 [2]
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[2]/D (GTP_DFF)

 Data arrival time                                                   8.131         Logic Levels: 1  
                                                                                   Logic: 0.531ns(58.935%), Route: 0.370ns(41.065%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.002 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       5.479         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.479 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       7.230         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[2]/CLK (GTP_DFF)
 clock pessimism                                         0.000       7.230                          
 clock uncertainty                                       0.000       7.230                          

 Hold time                                               0.023       7.253                          

 Data required time                                                  7.253                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.253                          
 Data arrival time                                                  -8.131                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.878                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[2]/CLK (GTP_DFF)
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[1]/D (GTP_DFF)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.230
  Launch Clock Delay      :  7.230
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.002 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       5.479         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.479 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       7.230         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[2]/CLK (GTP_DFF)

                                   tco                   0.317       7.547 f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[2]/Q (GTP_DFF)
                                   net (fanout=1)        0.370       7.917         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l [2]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/N98[1]/I0 (GTP_LUT3)
                                   td                    0.214       8.131 r       dvi_encoder_m0/serdes_4b_10to1_m0/N98[1]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000       8.131         dvi_encoder_m0/serdes_4b_10to1_m0/N98 [1]
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[1]/D (GTP_DFF)

 Data arrival time                                                   8.131         Logic Levels: 1  
                                                                                   Logic: 0.531ns(58.935%), Route: 0.370ns(41.065%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.002 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       5.479         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.479 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       7.230         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[1]/CLK (GTP_DFF)
 clock pessimism                                         0.000       7.230                          
 clock uncertainty                                       0.000       7.230                          

 Hold time                                               0.023       7.253                          

 Data required time                                                  7.253                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.253                          
 Data arrival time                                                  -8.131                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.878                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/dout[0]/CLK (GTP_DFF_C)
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/D (GTP_DFF)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.230
  Launch Clock Delay      :  7.228
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     11814.912   11814.912 r                        
 sys_clk                                                 0.000   11814.912 r       sys_clk (port)   
                                   net (fanout=1)        0.000   11814.912         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   11816.123 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804   11816.927         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   11816.927 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464   11819.391         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521   11819.912 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477   11820.389         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   11820.389 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=202)      1.751   11822.140         video_clk        
                                                                           r       dvi_encoder_m0/encb/dout[0]/CLK (GTP_DFF_C)

                                   tco                   0.325   11822.465 r       dvi_encoder_m0/encb/dout[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370   11822.835         dvi_encoder_m0/blue [0]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/N93[0]/I1 (GTP_LUT3)
                                   td                    0.254   11823.089 r       dvi_encoder_m0/serdes_4b_10to1_m0/N93[0]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000   11823.089         dvi_encoder_m0/serdes_4b_10to1_m0/N93 [0]
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/D (GTP_DFF)

 Data arrival time                                               11823.089         Logic Levels: 1  
                                                                                   Logic: 0.579ns(61.012%), Route: 0.370ns(38.988%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                     11814.916   11814.916 r                        
 sys_clk                                                 0.000   11814.916 r       sys_clk (port)   
                                   net (fanout=1)        0.000   11814.916         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   11816.127 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804   11816.931         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   11816.931 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464   11819.395         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523   11819.918 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477   11820.395         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   11820.395 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751   11822.146         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/CLK (GTP_DFF)
 clock pessimism                                         0.000   11822.146                          
 clock uncertainty                                      -0.150   11821.996                          

 Setup time                                             -0.032   11821.964                          

 Data required time                                              11821.964                          
----------------------------------------------------------------------------------------------------
 Data required time                                              11821.964                          
 Data arrival time                                              -11823.089                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.125                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/dout[2]/CLK (GTP_DFF_C)
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[1]/D (GTP_DFF)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.230
  Launch Clock Delay      :  7.228
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     11814.912   11814.912 r                        
 sys_clk                                                 0.000   11814.912 r       sys_clk (port)   
                                   net (fanout=1)        0.000   11814.912         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   11816.123 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804   11816.927         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   11816.927 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464   11819.391         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521   11819.912 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477   11820.389         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   11820.389 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=202)      1.751   11822.140         video_clk        
                                                                           r       dvi_encoder_m0/encb/dout[2]/CLK (GTP_DFF_C)

                                   tco                   0.325   11822.465 r       dvi_encoder_m0/encb/dout[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370   11822.835         dvi_encoder_m0/blue [2]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/N93[1]/I1 (GTP_LUT3)
                                   td                    0.254   11823.089 r       dvi_encoder_m0/serdes_4b_10to1_m0/N93[1]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000   11823.089         dvi_encoder_m0/serdes_4b_10to1_m0/N93 [1]
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[1]/D (GTP_DFF)

 Data arrival time                                               11823.089         Logic Levels: 1  
                                                                                   Logic: 0.579ns(61.012%), Route: 0.370ns(38.988%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                     11814.916   11814.916 r                        
 sys_clk                                                 0.000   11814.916 r       sys_clk (port)   
                                   net (fanout=1)        0.000   11814.916         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   11816.127 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804   11816.931         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   11816.931 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464   11819.395         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523   11819.918 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477   11820.395         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   11820.395 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751   11822.146         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[1]/CLK (GTP_DFF)
 clock pessimism                                         0.000   11822.146                          
 clock uncertainty                                      -0.150   11821.996                          

 Setup time                                             -0.032   11821.964                          

 Data required time                                              11821.964                          
----------------------------------------------------------------------------------------------------
 Data required time                                              11821.964                          
 Data arrival time                                              -11823.089                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.125                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/dout[4]/CLK (GTP_DFF_C)
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[2]/D (GTP_DFF)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.230
  Launch Clock Delay      :  7.228
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     11814.912   11814.912 r                        
 sys_clk                                                 0.000   11814.912 r       sys_clk (port)   
                                   net (fanout=1)        0.000   11814.912         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   11816.123 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804   11816.927         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   11816.927 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464   11819.391         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521   11819.912 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477   11820.389         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   11820.389 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=202)      1.751   11822.140         video_clk        
                                                                           r       dvi_encoder_m0/encb/dout[4]/CLK (GTP_DFF_C)

                                   tco                   0.325   11822.465 r       dvi_encoder_m0/encb/dout[4]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370   11822.835         dvi_encoder_m0/blue [4]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/N93[2]/I1 (GTP_LUT3)
                                   td                    0.254   11823.089 r       dvi_encoder_m0/serdes_4b_10to1_m0/N93[2]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000   11823.089         dvi_encoder_m0/serdes_4b_10to1_m0/N93 [2]
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[2]/D (GTP_DFF)

 Data arrival time                                               11823.089         Logic Levels: 1  
                                                                                   Logic: 0.579ns(61.012%), Route: 0.370ns(38.988%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                     11814.916   11814.916 r                        
 sys_clk                                                 0.000   11814.916 r       sys_clk (port)   
                                   net (fanout=1)        0.000   11814.916         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   11816.127 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804   11816.931         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   11816.931 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464   11819.395         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523   11819.918 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477   11820.395         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   11820.395 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751   11822.146         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[2]/CLK (GTP_DFF)
 clock pessimism                                         0.000   11822.146                          
 clock uncertainty                                      -0.150   11821.996                          

 Setup time                                             -0.032   11821.964                          

 Data required time                                              11821.964                          
----------------------------------------------------------------------------------------------------
 Data required time                                              11821.964                          
 Data arrival time                                              -11823.089                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.125                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encr/dout[8]/CLK (GTP_DFF_C)
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[4]/D (GTP_DFF)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.230
  Launch Clock Delay      :  7.228
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.000 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       5.477         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.477 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=202)      1.751       7.228         video_clk        
                                                                           r       dvi_encoder_m0/encr/dout[8]/CLK (GTP_DFF_C)

                                   tco                   0.317       7.545 f       dvi_encoder_m0/encr/dout[8]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       7.915         dvi_encoder_m0/green [8]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/N95[4]/I0 (GTP_LUT2)
                                   td                    0.214       8.129 r       dvi_encoder_m0/serdes_4b_10to1_m0/N95[4]/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       8.129         dvi_encoder_m0/serdes_4b_10to1_m0/N95 [4]
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[4]/D (GTP_DFF)

 Data arrival time                                                   8.129         Logic Levels: 1  
                                                                                   Logic: 0.531ns(58.935%), Route: 0.370ns(41.065%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.002 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       5.479         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.479 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       7.230         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[4]/CLK (GTP_DFF)
 clock pessimism                                         0.000       7.230                          
 clock uncertainty                                       0.150       7.380                          

 Hold time                                               0.023       7.403                          

 Data required time                                                  7.403                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.403                          
 Data arrival time                                                  -8.129                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.726                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encg/dout[8]/CLK (GTP_DFF_C)
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[4]/D (GTP_DFF)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.230
  Launch Clock Delay      :  7.228
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.000 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       5.477         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.477 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=202)      1.751       7.228         video_clk        
                                                                           r       dvi_encoder_m0/encg/dout[8]/CLK (GTP_DFF_C)

                                   tco                   0.317       7.545 f       dvi_encoder_m0/encg/dout[8]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       7.915         dvi_encoder_m0/red [8]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/N97[4]/I0 (GTP_LUT2)
                                   td                    0.214       8.129 r       dvi_encoder_m0/serdes_4b_10to1_m0/N97[4]/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       8.129         dvi_encoder_m0/serdes_4b_10to1_m0/N97 [4]
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[4]/D (GTP_DFF)

 Data arrival time                                                   8.129         Logic Levels: 1  
                                                                                   Logic: 0.531ns(58.935%), Route: 0.370ns(41.065%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.002 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       5.479         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.479 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       7.230         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[4]/CLK (GTP_DFF)
 clock pessimism                                         0.000       7.230                          
 clock uncertainty                                       0.150       7.380                          

 Hold time                                               0.023       7.403                          

 Data required time                                                  7.403                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.403                          
 Data arrival time                                                  -8.129                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.726                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encr/dout[9]/CLK (GTP_DFF_C)
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[4]/D (GTP_DFF)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.230
  Launch Clock Delay      :  7.228
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.000 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       5.477         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.477 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=202)      1.751       7.228         video_clk        
                                                                           r       dvi_encoder_m0/encr/dout[9]/CLK (GTP_DFF_C)

                                   tco                   0.317       7.545 f       dvi_encoder_m0/encr/dout[9]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       7.915         dvi_encoder_m0/green [9]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/N96[4]/I0 (GTP_LUT2)
                                   td                    0.214       8.129 r       dvi_encoder_m0/serdes_4b_10to1_m0/N96[4]/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       8.129         dvi_encoder_m0/serdes_4b_10to1_m0/N96 [4]
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[4]/D (GTP_DFF)

 Data arrival time                                                   8.129         Logic Levels: 1  
                                                                                   Logic: 0.531ns(58.935%), Route: 0.370ns(41.065%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.002 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       5.479         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.479 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       7.230         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[4]/CLK (GTP_DFF)
 clock pessimism                                         0.000       7.230                          
 clock uncertainty                                       0.150       7.380                          

 Hold time                                               0.023       7.403                          

 Data required time                                                  7.403                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.403                          
 Data arrival time                                                  -8.129                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.726                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_arvalid/CLK (GTP_DFF_C)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ARVALID_1 (GTP_DDRC)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.257
  Launch Clock Delay      :  7.257
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       5.005 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       7.257         axi_clk          
                                                                           r       u_aq_axi_master/reg_arvalid/CLK (GTP_DFF_C)

                                   tco                   0.325       7.582 r       u_aq_axi_master/reg_arvalid/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       8.023         s00_axi_arvalid  
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ARVALID_1 (GTP_DDRC)

 Data arrival time                                                   8.023         Logic Levels: 0  
                                                                                   Logic: 0.325ns(42.428%), Route: 0.441ns(57.572%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804      12.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464      14.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      15.005 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252      17.257         axi_clk          
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ACLK_1 (GTP_DDRC)
 clock pessimism                                         0.000      17.257                          
 clock uncertainty                                      -0.150      17.107                          

 Setup time                                             -4.568      12.539                          

 Data required time                                                 12.539                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.539                          
 Data arrival time                                                  -8.023                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.516                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_awvalid/CLK (GTP_DFF_C)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/AWVALID_1 (GTP_DDRC)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.257
  Launch Clock Delay      :  7.257
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       5.005 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       7.257         axi_clk          
                                                                           r       u_aq_axi_master/reg_awvalid/CLK (GTP_DFF_C)

                                   tco                   0.325       7.582 r       u_aq_axi_master/reg_awvalid/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       8.023         s00_axi_awvalid  
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/AWVALID_1 (GTP_DDRC)

 Data arrival time                                                   8.023         Logic Levels: 0  
                                                                                   Logic: 0.325ns(42.428%), Route: 0.441ns(57.572%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804      12.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464      14.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      15.005 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252      17.257         axi_clk          
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ACLK_1 (GTP_DDRC)
 clock pessimism                                         0.000      17.257                          
 clock uncertainty                                      -0.150      17.107                          

 Setup time                                             -4.557      12.550                          

 Data required time                                                 12.550                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.550                          
 Data arrival time                                                  -8.023                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.527                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ACLK_1 (GTP_DDRC)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/D (GTP_DFF_P)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.257
  Launch Clock Delay      :  7.257
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       5.005 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       7.257         axi_clk          
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ACLK_1 (GTP_DDRC)

                                   tco                   0.968       8.225 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/WREADY_1 (GTP_DDRC)
                                   net (fanout=5)        0.534       8.759         s00_axi_wready   
                                                                                   u_aq_axi_master/N5_5/I2 (GTP_LUT3)
                                   td                    0.174       8.933 f       u_aq_axi_master/N5_5/Z (GTP_LUT3)
                                   net (fanout=2)        0.441       9.374         u_aq_axi_master/N5
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69_1/I0 (GTP_LUT5CARRY)
                                   td                    0.186       9.560 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.560         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1175
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.592 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.592         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1176
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.624 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.624         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1177
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.656 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.656         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1178
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.688 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.688         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1179
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.720 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.720         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1180
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69_7/CIN (GTP_LUT5CARRY)
                                   td                    0.216       9.936 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69_7/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.511      10.447         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69 [6]
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N70[6]/I2 (GTP_LUT3)
                                   td                    0.174      10.621 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N70[6]/Z (GTP_LUT3)
                                   net (fanout=2)        0.441      11.062         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [6]
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N151.eq_3/I1 (GTP_LUT5CARRY)
                                   td                    0.329      11.391 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N151.eq_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.391         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N151.co [6]
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N151.eq_4/CIN (GTP_LUT5CARRY)
                                   td                    0.216      11.607 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N151.eq_4/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.607         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N151
                                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/D (GTP_DFF_P)

 Data arrival time                                                  11.607         Logic Levels: 11 
                                                                                   Logic: 2.423ns(55.701%), Route: 1.927ns(44.299%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804      12.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464      14.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      15.005 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252      17.257         axi_clk          
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/CLK (GTP_DFF_P)
 clock pessimism                                         0.000      17.257                          
 clock uncertainty                                      -0.150      17.107                          

 Setup time                                             -0.017      17.090                          

 Data required time                                                 17.090                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.090                          
 Data arrival time                                                 -11.607                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.483                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_arvalid/CLK (GTP_DFF_C)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ARVALID_1 (GTP_DDRC)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.257
  Launch Clock Delay      :  7.257
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       5.005 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       7.257         axi_clk          
                                                                           r       u_aq_axi_master/reg_arvalid/CLK (GTP_DFF_C)

                                   tco                   0.317       7.574 f       u_aq_axi_master/reg_arvalid/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       8.015         s00_axi_arvalid  
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ARVALID_1 (GTP_DDRC)

 Data arrival time                                                   8.015         Logic Levels: 0  
                                                                                   Logic: 0.317ns(41.821%), Route: 0.441ns(58.179%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       5.005 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       7.257         axi_clk          
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ACLK_1 (GTP_DDRC)
 clock pessimism                                         0.000       7.257                          
 clock uncertainty                                       0.000       7.257                          

 Hold time                                               0.141       7.398                          

 Data required time                                                  7.398                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.398                          
 Data arrival time                                                  -8.015                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.617                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_rd_adrs[23]/CLK (GTP_DFF_CE)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ARADDR_1[23] (GTP_DDRC)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.257
  Launch Clock Delay      :  7.257
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       5.005 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       7.257         axi_clk          
                                                                           r       u_aq_axi_master/reg_rd_adrs[23]/CLK (GTP_DFF_CE)

                                   tco                   0.317       7.574 f       u_aq_axi_master/reg_rd_adrs[23]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.441       8.015         s00_axi_araddr[23]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ARADDR_1[23] (GTP_DDRC)

 Data arrival time                                                   8.015         Logic Levels: 0  
                                                                                   Logic: 0.317ns(41.821%), Route: 0.441ns(58.179%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       5.005 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       7.257         axi_clk          
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ACLK_1 (GTP_DDRC)
 clock pessimism                                         0.000       7.257                          
 clock uncertainty                                       0.000       7.257                          

 Hold time                                               0.139       7.396                          

 Data required time                                                  7.396                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.396                          
 Data arrival time                                                  -8.015                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.619                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_rd_adrs[10]/CLK (GTP_DFF_CE)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ARADDR_1[10] (GTP_DDRC)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.257
  Launch Clock Delay      :  7.257
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       5.005 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       7.257         axi_clk          
                                                                           r       u_aq_axi_master/reg_rd_adrs[10]/CLK (GTP_DFF_CE)

                                   tco                   0.317       7.574 f       u_aq_axi_master/reg_rd_adrs[10]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.441       8.015         s00_axi_araddr[10]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ARADDR_1[10] (GTP_DDRC)

 Data arrival time                                                   8.015         Logic Levels: 0  
                                                                                   Logic: 0.317ns(41.821%), Route: 0.441ns(58.179%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       5.005 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       7.257         axi_clk          
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ACLK_1 (GTP_DDRC)
 clock pessimism                                         0.000       7.257                          
 clock uncertainty                                       0.000       7.257                          

 Hold time                                               0.136       7.393                          

 Data required time                                                  7.393                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.393                          
 Data arrival time                                                  -8.015                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.622                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_write_req_gen_m0/write_addr_index[0]/CLK (GTP_DFF_CE)
Endpoint    : frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d0[0]/D (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    3.491  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.257
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 cmos_pclk                                               0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000       0.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=74)       1.751       3.766         cmos_pclk_g      
                                                                           r       cmos_write_req_gen_m0/write_addr_index[0]/CLK (GTP_DFF_CE)

                                   tco                   0.325       4.091 r       cmos_write_req_gen_m0/write_addr_index[0]/Q (GTP_DFF_CE)
                                   net (fanout=4)        0.511       4.602         cmos_write_addr_index[0]
                                                                           r       frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d0[0]/D (GTP_DFF_C)

 Data arrival time                                                   4.602         Logic Levels: 0  
                                                                                   Logic: 0.325ns(38.876%), Route: 0.511ns(61.124%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804      12.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464      14.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      15.005 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252      17.257         axi_clk          
                                                                           r       frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d0[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      17.257                          
 clock uncertainty                                      -0.150      17.107                          

 Setup time                                             -0.032      17.075                          

 Data required time                                                 17.075                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.075                          
 Data arrival time                                                  -4.602                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.473                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_write_req_gen_m0/write_addr_index[1]/CLK (GTP_DFF_CE)
Endpoint    : frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d0[1]/D (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    3.491  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.257
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 cmos_pclk                                               0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000       0.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=74)       1.751       3.766         cmos_pclk_g      
                                                                           r       cmos_write_req_gen_m0/write_addr_index[1]/CLK (GTP_DFF_CE)

                                   tco                   0.325       4.091 r       cmos_write_req_gen_m0/write_addr_index[1]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.482       4.573         cmos_write_addr_index[1]
                                                                           r       frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d0[1]/D (GTP_DFF_C)

 Data arrival time                                                   4.573         Logic Levels: 0  
                                                                                   Logic: 0.325ns(40.273%), Route: 0.482ns(59.727%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804      12.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464      14.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      15.005 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252      17.257         axi_clk          
                                                                           r       frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d0[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      17.257                          
 clock uncertainty                                      -0.150      17.107                          

 Setup time                                             -0.032      17.075                          

 Data required time                                                 17.075                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.075                          
 Data arrival time                                                  -4.573                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.502                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_write_req_gen_m0/write_req/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/frame_fifo_write_m0/write_req_d0/D (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    3.491  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.257
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 cmos_pclk                                               0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000       0.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=74)       1.751       3.766         cmos_pclk_g      
                                                                           r       cmos_write_req_gen_m0/write_req/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       cmos_write_req_gen_m0/write_req/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       4.532         cmos_write_req   
                                                                           r       frame_read_write_m0/frame_fifo_write_m0/write_req_d0/D (GTP_DFF_C)

 Data arrival time                                                   4.532         Logic Levels: 0  
                                                                                   Logic: 0.325ns(42.428%), Route: 0.441ns(57.572%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804      12.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464      14.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      15.005 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252      17.257         axi_clk          
                                                                           r       frame_read_write_m0/frame_fifo_write_m0/write_req_d0/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      17.257                          
 clock uncertainty                                      -0.150      17.107                          

 Setup time                                             -0.032      17.075                          

 Data required time                                                 17.075                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.075                          
 Data arrival time                                                  -4.532                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.543                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_write_req_gen_m0/read_addr_index[0]/CLK (GTP_DFF_CE)
Endpoint    : frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d0[0]/D (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    3.491  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.257
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 cmos_pclk                                               0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000       0.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=74)       1.751       3.766         cmos_pclk_g      
                                                                           r       cmos_write_req_gen_m0/read_addr_index[0]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       cmos_write_req_gen_m0/read_addr_index[0]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       4.453         cmos_read_addr_index[0]
                                                                           f       frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d0[0]/D (GTP_DFF_C)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       5.005 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       7.257         axi_clk          
                                                                           r       frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d0[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       7.257                          
 clock uncertainty                                       0.150       7.407                          

 Hold time                                               0.033       7.440                          

 Data required time                                                  7.440                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.440                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.987                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_write_req_gen_m0/read_addr_index[1]/CLK (GTP_DFF_CE)
Endpoint    : frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d0[1]/D (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    3.491  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.257
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 cmos_pclk                                               0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000       0.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=74)       1.751       3.766         cmos_pclk_g      
                                                                           r       cmos_write_req_gen_m0/read_addr_index[1]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       cmos_write_req_gen_m0/read_addr_index[1]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       4.453         cmos_read_addr_index[1]
                                                                           f       frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d0[1]/D (GTP_DFF_C)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       5.005 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       7.257         axi_clk          
                                                                           r       frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d0[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       7.257                          
 clock uncertainty                                       0.150       7.407                          

 Hold time                                               0.033       7.440                          

 Data required time                                                  7.440                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.440                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.987                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[9]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[9]/D (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    3.491  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.257
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 cmos_pclk                                               0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000       0.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=74)       1.751       3.766         cmos_pclk_g      
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[9]/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[9]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       4.453         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [9]
                                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[9]/D (GTP_DFF_C)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       5.005 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       7.257         axi_clk          
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[9]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       7.257                          
 clock uncertainty                                       0.150       7.407                          

 Hold time                                               0.033       7.440                          

 Data required time                                                  7.440                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.440                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.987                          
====================================================================================================

====================================================================================================

Startpoint  : video_timing_data_m0/read_req/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/frame_fifo_read_m0/read_req_d0/D (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.257
  Launch Clock Delay      :  7.228
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 sys_clk                                                 0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.000     199.992         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     201.203 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804     202.007         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000     202.007 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464     204.471         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521     204.992 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477     205.469         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000     205.469 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=202)      1.751     207.220         video_clk        
                                                                           r       video_timing_data_m0/read_req/CLK (GTP_DFF_C)

                                   tco                   0.325     207.545 r       video_timing_data_m0/read_req/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441     207.986         read_req         
                                                                           r       frame_read_write_m0/frame_fifo_read_m0/read_req_d0/D (GTP_DFF_C)

 Data arrival time                                                 207.986         Logic Levels: 0  
                                                                                   Logic: 0.325ns(42.428%), Route: 0.441ns(57.572%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                       200.000     200.000 r                        
 sys_clk                                                 0.000     200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     200.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     201.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804     202.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000     202.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464     204.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526     205.005 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252     207.257         axi_clk          
                                                                           r       frame_read_write_m0/frame_fifo_read_m0/read_req_d0/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     207.257                          
 clock uncertainty                                      -0.150     207.107                          

 Setup time                                             -0.032     207.075                          

 Data required time                                                207.075                          
----------------------------------------------------------------------------------------------------
 Data required time                                                207.075                          
 Data arrival time                                                -207.986                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.911                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/D (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.257
  Launch Clock Delay      :  7.228
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 sys_clk                                                 0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.000     199.992         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     201.203 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804     202.007         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000     202.007 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464     204.471         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521     204.992 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477     205.469         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000     205.469 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=202)      1.751     207.220         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/CLK (GTP_DFF_C)

                                   tco                   0.325     207.545 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370     207.915         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [2]
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/D (GTP_DFF_C)

 Data arrival time                                                 207.915         Logic Levels: 0  
                                                                                   Logic: 0.325ns(46.763%), Route: 0.370ns(53.237%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                       200.000     200.000 r                        
 sys_clk                                                 0.000     200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     200.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     201.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804     202.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000     202.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464     204.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526     205.005 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252     207.257         axi_clk          
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     207.257                          
 clock uncertainty                                      -0.150     207.107                          

 Setup time                                             -0.032     207.075                          

 Data required time                                                207.075                          
----------------------------------------------------------------------------------------------------
 Data required time                                                207.075                          
 Data arrival time                                                -207.915                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.840                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[3]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[3]/D (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.257
  Launch Clock Delay      :  7.228
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 sys_clk                                                 0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.000     199.992         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     201.203 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804     202.007         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000     202.007 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464     204.471         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521     204.992 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477     205.469         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000     205.469 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=202)      1.751     207.220         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[3]/CLK (GTP_DFF_C)

                                   tco                   0.325     207.545 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[3]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370     207.915         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [3]
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[3]/D (GTP_DFF_C)

 Data arrival time                                                 207.915         Logic Levels: 0  
                                                                                   Logic: 0.325ns(46.763%), Route: 0.370ns(53.237%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                       200.000     200.000 r                        
 sys_clk                                                 0.000     200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     200.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     201.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804     202.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000     202.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464     204.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526     205.005 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252     207.257         axi_clk          
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[3]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     207.257                          
 clock uncertainty                                      -0.150     207.107                          

 Setup time                                             -0.032     207.075                          

 Data required time                                                207.075                          
----------------------------------------------------------------------------------------------------
 Data required time                                                207.075                          
 Data arrival time                                                -207.915                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.840                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[6]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[6]/D (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.257
  Launch Clock Delay      :  7.228
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.000 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       5.477         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.477 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=202)      1.751       7.228         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[6]/CLK (GTP_DFF_C)

                                   tco                   0.317       7.545 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[6]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       7.915         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [6]
                                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[6]/D (GTP_DFF_C)

 Data arrival time                                                   7.915         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       5.005 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       7.257         axi_clk          
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[6]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       7.257                          
 clock uncertainty                                       0.150       7.407                          

 Hold time                                               0.033       7.440                          

 Data required time                                                  7.440                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.440                          
 Data arrival time                                                  -7.915                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.475                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/D (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.257
  Launch Clock Delay      :  7.228
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.000 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       5.477         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.477 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=202)      1.751       7.228         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/CLK (GTP_DFF_C)

                                   tco                   0.317       7.545 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       7.915         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [2]
                                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/D (GTP_DFF_C)

 Data arrival time                                                   7.915         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       5.005 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       7.257         axi_clk          
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       7.257                          
 clock uncertainty                                       0.150       7.407                          

 Hold time                                               0.033       7.440                          

 Data required time                                                  7.440                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.440                          
 Data arrival time                                                  -7.915                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.475                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[3]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[3]/D (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.257
  Launch Clock Delay      :  7.228
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.000 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       5.477         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.477 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=202)      1.751       7.228         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[3]/CLK (GTP_DFF_C)

                                   tco                   0.317       7.545 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[3]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       7.915         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [3]
                                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[3]/D (GTP_DFF_C)

 Data arrival time                                                   7.915         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       5.005 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       7.257         axi_clk          
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[3]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       7.257                          
 clock uncertainty                                       0.150       7.407                          

 Hold time                                               0.033       7.440                          

 Data required time                                                  7.440                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.440                          
 Data arrival time                                                  -7.915                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.475                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]/CLK (GTP_DFF_CE)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/PADDR[7] (GTP_DDRC)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.254
  Launch Clock Delay      :  7.254
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.002 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       7.254         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]/CLK (GTP_DFF_CE)

                                   tco                   0.325       7.579 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]/Q (GTP_DFF_CE)
                                   net (fanout=45)       0.800       8.379         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [0]
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/I2 (GTP_LUT4)
                                   td                    0.261       8.640 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/Z (GTP_LUT4)
                                   net (fanout=4)        0.511       9.151         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N6605
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/I3 (GTP_LUT4)
                                   td                    0.174       9.325 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/Z (GTP_LUT4)
                                   net (fanout=6)        0.553       9.878         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[3]_3/I3 (GTP_LUT4)
                                   td                    0.174      10.052 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[3]_3/Z (GTP_LUT4)
                                   net (fanout=40)       0.780      10.832         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N5186
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[7]/I1 (GTP_LUT2)
                                   td                    0.174      11.006 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[7]/Z (GTP_LUT2)
                                   net (fanout=2)        0.441      11.447         u_ipsl_hmic_h_top/ddrc_paddr [7]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/PADDR[7] (GTP_DDRC)

 Data arrival time                                                  11.447         Logic Levels: 4  
                                                                                   Logic: 1.108ns(26.425%), Route: 3.085ns(73.575%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464      24.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      25.002 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252      27.254         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/PCLK (GTP_DDRC)
 clock pessimism                                         0.000      27.254                          
 clock uncertainty                                      -0.150      27.104                          

 Setup time                                             -2.033      25.071                          

 Data required time                                                 25.071                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.071                          
 Data arrival time                                                 -11.447                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.624                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]/CLK (GTP_DFF_CE)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/PADDR[7] (GTP_DDRPHY)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.254
  Launch Clock Delay      :  7.254
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.002 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       7.254         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]/CLK (GTP_DFF_CE)

                                   tco                   0.325       7.579 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]/Q (GTP_DFF_CE)
                                   net (fanout=45)       0.800       8.379         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [0]
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/I2 (GTP_LUT4)
                                   td                    0.261       8.640 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/Z (GTP_LUT4)
                                   net (fanout=4)        0.511       9.151         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N6605
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/I3 (GTP_LUT4)
                                   td                    0.174       9.325 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/Z (GTP_LUT4)
                                   net (fanout=6)        0.553       9.878         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[3]_3/I3 (GTP_LUT4)
                                   td                    0.174      10.052 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[3]_3/Z (GTP_LUT4)
                                   net (fanout=40)       0.780      10.832         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N5186
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[7]/I1 (GTP_LUT2)
                                   td                    0.174      11.006 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[7]/Z (GTP_LUT2)
                                   net (fanout=2)        0.441      11.447         u_ipsl_hmic_h_top/ddrc_paddr [7]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/PADDR[7] (GTP_DDRPHY)

 Data arrival time                                                  11.447         Logic Levels: 4  
                                                                                   Logic: 1.108ns(26.425%), Route: 3.085ns(73.575%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464      24.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      25.002 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252      27.254         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/PCLK (GTP_DDRPHY)
 clock pessimism                                         0.000      27.254                          
 clock uncertainty                                      -0.150      27.104                          

 Setup time                                             -2.033      25.071                          

 Data required time                                                 25.071                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.071                          
 Data arrival time                                                 -11.447                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.624                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]/CLK (GTP_DFF_CE)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/PADDR[10] (GTP_DDRC)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.254
  Launch Clock Delay      :  7.254
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.002 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       7.254         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]/CLK (GTP_DFF_CE)

                                   tco                   0.325       7.579 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]/Q (GTP_DFF_CE)
                                   net (fanout=45)       0.800       8.379         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [0]
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/I2 (GTP_LUT4)
                                   td                    0.261       8.640 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/Z (GTP_LUT4)
                                   net (fanout=4)        0.511       9.151         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N6605
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/I3 (GTP_LUT4)
                                   td                    0.174       9.325 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/Z (GTP_LUT4)
                                   net (fanout=6)        0.553       9.878         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[3]_3/I3 (GTP_LUT4)
                                   td                    0.174      10.052 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[3]_3/Z (GTP_LUT4)
                                   net (fanout=40)       0.780      10.832         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N5186
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[10]/I1 (GTP_LUT2)
                                   td                    0.174      11.006 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[10]/Z (GTP_LUT2)
                                   net (fanout=2)        0.441      11.447         u_ipsl_hmic_h_top/ddrc_paddr [10]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/PADDR[10] (GTP_DDRC)

 Data arrival time                                                  11.447         Logic Levels: 4  
                                                                                   Logic: 1.108ns(26.425%), Route: 3.085ns(73.575%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464      24.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      25.002 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252      27.254         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/PCLK (GTP_DDRC)
 clock pessimism                                         0.000      27.254                          
 clock uncertainty                                      -0.150      27.104                          

 Setup time                                             -2.004      25.100                          

 Data required time                                                 25.100                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.100                          
 Data arrival time                                                 -11.447                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.653                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[1]/CLK (GTP_DFF_C)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[1]/D (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.254
  Launch Clock Delay      :  7.254
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.002 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       7.254         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[1]/CLK (GTP_DFF_C)

                                   tco                   0.317       7.571 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       7.941         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1 [1]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[1]/D (GTP_DFF_C)

 Data arrival time                                                   7.941         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.002 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       7.254         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       7.254                          
 clock uncertainty                                       0.000       7.254                          

 Hold time                                               0.033       7.287                          

 Data required time                                                  7.287                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.287                          
 Data arrival time                                                  -7.941                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[2]/CLK (GTP_DFF_C)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[2]/D (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.254
  Launch Clock Delay      :  7.254
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.002 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       7.254         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[2]/CLK (GTP_DFF_C)

                                   tco                   0.317       7.571 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       7.941         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1 [2]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[2]/D (GTP_DFF_C)

 Data arrival time                                                   7.941         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.002 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       7.254         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       7.254                          
 clock uncertainty                                       0.000       7.254                          

 Hold time                                               0.033       7.287                          

 Data required time                                                  7.287                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.287                          
 Data arrival time                                                  -7.941                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[3]/CLK (GTP_DFF_C)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[3]/D (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.254
  Launch Clock Delay      :  7.254
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.002 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       7.254         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[3]/CLK (GTP_DFF_C)

                                   tco                   0.317       7.571 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[3]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       7.941         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1 [3]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[3]/D (GTP_DFF_C)

 Data arrival time                                                   7.941         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.002 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       7.254         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[3]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       7.254                          
 clock uncertainty                                       0.000       7.254                          

 Hold time                                               0.033       7.287                          

 Data required time                                                  7.287                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.287                          
 Data arrival time                                                  -7.941                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/CE (GTP_DFF_CE)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.254
  Launch Clock Delay      :  8.937
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 sys_clk                                                 0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      15.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      16.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804      17.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      17.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464      19.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      20.000 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441      20.441         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      20.747 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681      21.428         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      21.428 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      23.937         u_ipsl_hmic_h_top/ddrc_core_clk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)

                                   tco                   1.404      25.341 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DLL_UPDATE_REQ (GTP_DDRPHY)
                                   net (fanout=4)        0.511      25.852         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/I4 (GTP_LUT5)
                                   td                    0.164      26.016 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/Z (GTP_LUT5)
                                   net (fanout=4)        0.511      26.527         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/CE (GTP_DFF_CE)

 Data arrival time                                                  26.527         Logic Levels: 1  
                                                                                   Logic: 1.568ns(60.541%), Route: 1.022ns(39.459%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464      24.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      25.002 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252      27.254         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      27.254                          
 clock uncertainty                                      -0.150      27.104                          

 Setup time                                             -0.277      26.827                          

 Data required time                                                 26.827                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.827                          
 Data arrival time                                                 -26.527                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.300                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/CE (GTP_DFF_CE)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.254
  Launch Clock Delay      :  8.937
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 sys_clk                                                 0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      15.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      16.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804      17.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      17.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464      19.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      20.000 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441      20.441         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      20.747 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681      21.428         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      21.428 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      23.937         u_ipsl_hmic_h_top/ddrc_core_clk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)

                                   tco                   1.404      25.341 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DLL_UPDATE_REQ (GTP_DDRPHY)
                                   net (fanout=4)        0.511      25.852         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/I4 (GTP_LUT5)
                                   td                    0.164      26.016 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/Z (GTP_LUT5)
                                   net (fanout=4)        0.511      26.527         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/CE (GTP_DFF_CE)

 Data arrival time                                                  26.527         Logic Levels: 1  
                                                                                   Logic: 1.568ns(60.541%), Route: 1.022ns(39.459%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464      24.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      25.002 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252      27.254         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      27.254                          
 clock uncertainty                                      -0.150      27.104                          

 Setup time                                             -0.277      26.827                          

 Data required time                                                 26.827                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.827                          
 Data arrival time                                                 -26.527                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.300                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/CE (GTP_DFF_PE)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.254
  Launch Clock Delay      :  8.937
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 sys_clk                                                 0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      15.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      16.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804      17.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      17.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464      19.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      20.000 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441      20.441         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      20.747 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681      21.428         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      21.428 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      23.937         u_ipsl_hmic_h_top/ddrc_core_clk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)

                                   tco                   1.404      25.341 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DLL_UPDATE_REQ (GTP_DDRPHY)
                                   net (fanout=4)        0.511      25.852         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/I4 (GTP_LUT5)
                                   td                    0.164      26.016 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/Z (GTP_LUT5)
                                   net (fanout=4)        0.511      26.527         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/CE (GTP_DFF_PE)

 Data arrival time                                                  26.527         Logic Levels: 1  
                                                                                   Logic: 1.568ns(60.541%), Route: 1.022ns(39.459%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464      24.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      25.002 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252      27.254         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/CLK (GTP_DFF_PE)
 clock pessimism                                         0.000      27.254                          
 clock uncertainty                                      -0.150      27.104                          

 Setup time                                             -0.277      26.827                          

 Data required time                                                 26.827                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.827                          
 Data arrival time                                                 -26.527                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.300                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/D (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.254
  Launch Clock Delay      :  8.937
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464      24.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      25.000 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441      25.441         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      25.747 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681      26.428         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      26.428 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      28.937         u_ipsl_hmic_h_top/ddrc_core_clk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)

                                   tco                   1.404      30.341 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_RST_REQ (GTP_DDRPHY)
                                   net (fanout=1)        0.370      30.711         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_rst_req
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/D (GTP_DFF_C)

 Data arrival time                                                  30.711         Logic Levels: 0  
                                                                                   Logic: 1.404ns(79.143%), Route: 0.370ns(20.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464      24.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      25.002 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252      27.254         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      27.254                          
 clock uncertainty                                       0.150      27.404                          

 Hold time                                               0.033      27.437                          

 Data required time                                                 27.437                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.437                          
 Data arrival time                                                 -30.711                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.274                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/D (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.254
  Launch Clock Delay      :  8.937
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464      24.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      25.000 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441      25.441         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      25.747 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681      26.428         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      26.428 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      28.937         u_ipsl_hmic_h_top/ddrc_core_clk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)

                                   tco                   1.320      30.257 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_DONE (GTP_DDRPHY)
                                   net (fanout=2)        0.441      30.698         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_done
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N269/I1 (GTP_LUT2)
                                   td                    0.164      30.862 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N269/Z (GTP_LUT2)
                                   net (fanout=1)        0.000      30.862         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N269
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/D (GTP_DFF_C)

 Data arrival time                                                  30.862         Logic Levels: 1  
                                                                                   Logic: 1.484ns(77.091%), Route: 0.441ns(22.909%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464      24.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      25.002 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252      27.254         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      27.254                          
 clock uncertainty                                       0.150      27.404                          

 Hold time                                               0.023      27.427                          

 Data required time                                                 27.427                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.427                          
 Data arrival time                                                 -30.862                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.435                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/D (GTP_DFF_P)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.254
  Launch Clock Delay      :  8.937
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464      24.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      25.000 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441      25.441         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      25.747 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681      26.428         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      26.428 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      28.937         u_ipsl_hmic_h_top/ddrc_core_clk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)

                                   tco                   1.320      30.257 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_DONE (GTP_DDRPHY)
                                   net (fanout=2)        0.441      30.698         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_done
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0_ce_mux[0]_1/I4 (GTP_LUT5)
                                   td                    0.164      30.862 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0_ce_mux[0]_1/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      30.862         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/_N6353
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/D (GTP_DFF_P)

 Data arrival time                                                  30.862         Logic Levels: 1  
                                                                                   Logic: 1.484ns(77.091%), Route: 0.441ns(22.909%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464      24.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      25.002 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252      27.254         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/CLK (GTP_DFF_P)
 clock pessimism                                         0.000      27.254                          
 clock uncertainty                                       0.150      27.404                          

 Hold time                                               0.023      27.427                          

 Data required time                                                 27.427                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.427                          
 Data arrival time                                                 -30.862                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.435                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[2] (GTP_ISERDES)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.428
  Launch Clock Delay      :  6.428
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.000 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       5.441         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       5.747 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       6.428         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)

                                   tco                   0.464       6.892 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.582       7.474         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   7.474         Logic Levels: 0  
                                                                                   Logic: 0.464ns(44.359%), Route: 0.582ns(55.641%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       4.515         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.515 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       6.979         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       7.500 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       7.941         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       8.247 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       8.928         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       8.928                          
 clock uncertainty                                      -0.150       8.778                          

 Setup time                                             -0.068       8.710                          

 Data required time                                                  8.710                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.710                          
 Data arrival time                                                  -7.474                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.236                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[1] (GTP_ISERDES)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.428
  Launch Clock Delay      :  6.428
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.000 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       5.441         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       5.747 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       6.428         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)

                                   tco                   0.464       6.892 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.582       7.474         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   7.474         Logic Levels: 0  
                                                                                   Logic: 0.464ns(44.359%), Route: 0.582ns(55.641%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       4.515         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.515 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       6.979         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       7.500 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       7.941         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       8.247 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       8.928         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       8.928                          
 clock uncertainty                                      -0.150       8.778                          

 Setup time                                             -0.068       8.710                          

 Data required time                                                  8.710                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.710                          
 Data arrival time                                                  -7.474                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.236                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[0] (GTP_ISERDES)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.428
  Launch Clock Delay      :  6.428
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.000 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       5.441         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       5.747 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       6.428         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)

                                   tco                   0.464       6.892 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.582       7.474         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   7.474         Logic Levels: 0  
                                                                                   Logic: 0.464ns(44.359%), Route: 0.582ns(55.641%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       4.515         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.515 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       6.979         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       7.500 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       7.941         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       8.247 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       8.928         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       8.928                          
 clock uncertainty                                      -0.150       8.778                          

 Setup time                                             -0.068       8.710                          

 Data required time                                                  8.710                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.710                          
 Data arrival time                                                  -7.474                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.236                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[2] (GTP_ISERDES)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.428
  Launch Clock Delay      :  6.428
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.000 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       5.441         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       5.747 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       6.428         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)

                                   tco                   0.464       6.892 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.582       7.474         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   7.474         Logic Levels: 0  
                                                                                   Logic: 0.464ns(44.359%), Route: 0.582ns(55.641%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.000 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       5.441         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       5.747 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       6.428         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       6.428                          
 clock uncertainty                                       0.000       6.428                          

 Hold time                                               0.001       6.429                          

 Data required time                                                  6.429                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.429                          
 Data arrival time                                                  -7.474                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.045                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[1] (GTP_ISERDES)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.428
  Launch Clock Delay      :  6.428
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.000 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       5.441         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       5.747 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       6.428         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)

                                   tco                   0.464       6.892 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.582       7.474         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   7.474         Logic Levels: 0  
                                                                                   Logic: 0.464ns(44.359%), Route: 0.582ns(55.641%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.000 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       5.441         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       5.747 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       6.428         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       6.428                          
 clock uncertainty                                       0.000       6.428                          

 Hold time                                               0.001       6.429                          

 Data required time                                                  6.429                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.429                          
 Data arrival time                                                  -7.474                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.045                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[0] (GTP_ISERDES)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.428
  Launch Clock Delay      :  6.428
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.000 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       5.441         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       5.747 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       6.428         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)

                                   tco                   0.464       6.892 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.582       7.474         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   7.474         Logic Levels: 0  
                                                                                   Logic: 0.464ns(44.359%), Route: 0.582ns(55.641%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.000 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       5.441         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       5.747 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       6.428         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       6.428                          
 clock uncertainty                                       0.000       6.428                          

 Hold time                                               0.001       6.429                          

 Data required time                                                  6.429                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.429                          
 Data arrival time                                                  -7.474                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.045                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training/CLK (GTP_DFF_P)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_RST_ACK (GTP_DDRPHY)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.937
  Launch Clock Delay      :  7.254
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.002 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       7.254         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training/CLK (GTP_DFF_P)

                                   tco                   0.325       7.579 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training/Q (GTP_DFF_P)
                                   net (fanout=3)        0.482       8.061         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/srb_dqs_rst_training
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/N20/I1 (GTP_LUT2)
                                   td                    0.192       8.253 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/N20/Z (GTP_LUT2)
                                   net (fanout=1)        0.370       8.623         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_rst_ack
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_RST_ACK (GTP_DDRPHY)

 Data arrival time                                                   8.623         Logic Levels: 1  
                                                                                   Logic: 0.517ns(37.765%), Route: 0.852ns(62.235%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 sys_clk                                                 0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       5.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       6.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       7.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       7.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       9.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      10.000 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441      10.441         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      10.747 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681      11.428         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      11.428 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      13.937         u_ipsl_hmic_h_top/ddrc_core_clk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
 clock pessimism                                         0.000      13.937                          
 clock uncertainty                                      -0.150      13.787                          

 Setup time                                              0.031      13.818                          

 Data required time                                                 13.818                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.818                          
 Data arrival time                                                  -8.623                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.195                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/CLK (GTP_DFF_CE)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_TYPE[0] (GTP_DDRPHY)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.937
  Launch Clock Delay      :  7.254
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.002 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       7.254         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/CLK (GTP_DFF_CE)

                                   tco                   0.325       7.579 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       7.949         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0]
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_TYPE[0] (GTP_DDRPHY)

 Data arrival time                                                   7.949         Logic Levels: 0  
                                                                                   Logic: 0.325ns(46.763%), Route: 0.370ns(53.237%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 sys_clk                                                 0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       5.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       6.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       7.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       7.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       9.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      10.000 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441      10.441         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      10.747 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681      11.428         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      11.428 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      13.937         u_ipsl_hmic_h_top/ddrc_core_clk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
 clock pessimism                                         0.000      13.937                          
 clock uncertainty                                      -0.150      13.787                          

 Setup time                                             -0.568      13.219                          

 Data required time                                                 13.219                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.219                          
 Data arrival time                                                  -7.949                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.270                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/CLK (GTP_DFF_PE)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_TYPE[1] (GTP_DDRPHY)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.937
  Launch Clock Delay      :  7.254
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.002 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       7.254         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/CLK (GTP_DFF_PE)

                                   tco                   0.325       7.579 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/Q (GTP_DFF_PE)
                                   net (fanout=1)        0.370       7.949         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [1]
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_TYPE[1] (GTP_DDRPHY)

 Data arrival time                                                   7.949         Logic Levels: 0  
                                                                                   Logic: 0.325ns(46.763%), Route: 0.370ns(53.237%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 sys_clk                                                 0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       5.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       6.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       7.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       7.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       9.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      10.000 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441      10.441         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      10.747 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681      11.428         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      11.428 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      13.937         u_ipsl_hmic_h_top/ddrc_core_clk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
 clock pessimism                                         0.000      13.937                          
 clock uncertainty                                      -0.150      13.787                          

 Setup time                                             -0.564      13.223                          

 Data required time                                                 13.223                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.223                          
 Data arrival time                                                  -7.949                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.274                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/CLK (GTP_DFF_CE)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_COMP_VAL_H[0] (GTP_DDRPHY)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.937
  Launch Clock Delay      :  7.254
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.002 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       7.254         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/CLK (GTP_DFF_CE)

                                   tco                   0.317       7.571 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       7.941         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_h [0]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_COMP_VAL_H[0] (GTP_DDRPHY)

 Data arrival time                                                   7.941         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.000 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       5.441         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       5.747 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       6.428         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       6.428 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509       8.937         u_ipsl_hmic_h_top/ddrc_core_clk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
 clock pessimism                                         0.000       8.937                          
 clock uncertainty                                       0.150       9.087                          

 Hold time                                               0.683       9.770                          

 Data required time                                                  9.770                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.770                          
 Data arrival time                                                  -7.941                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.829                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/CLK (GTP_DFF_CE)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_COMP_DIR_H (GTP_DDRPHY)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.937
  Launch Clock Delay      :  7.254
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.002 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       7.254         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/CLK (GTP_DFF_CE)

                                   tco                   0.317       7.571 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       7.941         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_dir_h
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_COMP_DIR_H (GTP_DDRPHY)

 Data arrival time                                                   7.941         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.000 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       5.441         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       5.747 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       6.428         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       6.428 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509       8.937         u_ipsl_hmic_h_top/ddrc_core_clk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
 clock pessimism                                         0.000       8.937                          
 clock uncertainty                                       0.150       9.087                          

 Hold time                                               0.681       9.768                          

 Data required time                                                  9.768                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.768                          
 Data arrival time                                                  -7.941                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.827                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_l[0]/CLK (GTP_DFF_CE)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_COMP_VAL_L[0] (GTP_DDRPHY)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.937
  Launch Clock Delay      :  7.254
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.002 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       7.254         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_l[0]/CLK (GTP_DFF_CE)

                                   tco                   0.317       7.571 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_l[0]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       7.941         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_l [0]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_COMP_VAL_L[0] (GTP_DDRPHY)

 Data arrival time                                                   7.941         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.000 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       5.441         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       5.747 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       6.428         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       6.428 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509       8.937         u_ipsl_hmic_h_top/ddrc_core_clk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
 clock pessimism                                         0.000       8.937                          
 clock uncertainty                                       0.150       9.087                          

 Hold time                                               0.674       9.761                          

 Data required time                                                  9.761                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.761                          
 Data arrival time                                                  -7.941                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.820                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_CE)
Endpoint    : i2c_config_m0/state_3/C (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -3.488  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  7.254
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.002 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       7.254         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_CE)

                                   tco                   0.317       7.571 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/Q (GTP_DFF_CE)
                                   net (fanout=7)        0.000       7.571         ddr_init_done    
                                                                                   N24_0/I (GTP_INV)
                                   td                    0.000       7.571 r       N24_0/Z (GTP_INV)
                                   net (fanout=31)       1.144       8.715         N24_0            
                                                                           r       i2c_config_m0/state_3/C (GTP_DFF_CE)

 Data arrival time                                                   8.715         Logic Levels: 1  
                                                                                   Logic: 0.317ns(21.697%), Route: 1.144ns(78.303%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      1.751      23.766         sys_clk_g        
                                                                           r       i2c_config_m0/state_3/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      23.766                          
 clock uncertainty                                      -0.050      23.716                          

 Recovery time                                          -0.277      23.439                          

 Data required time                                                 23.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.439                          
 Data arrival time                                                  -8.715                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.724                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_CE)
Endpoint    : i2c_config_m0/i2c_master_top_m0/write/C (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -3.488  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  7.254
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.002 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       7.254         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_CE)

                                   tco                   0.317       7.571 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/Q (GTP_DFF_CE)
                                   net (fanout=7)        0.000       7.571         ddr_init_done    
                                                                                   N24_0/I (GTP_INV)
                                   td                    0.000       7.571 r       N24_0/Z (GTP_INV)
                                   net (fanout=31)       1.144       8.715         N24_0            
                                                                           r       i2c_config_m0/i2c_master_top_m0/write/C (GTP_DFF_C)

 Data arrival time                                                   8.715         Logic Levels: 1  
                                                                                   Logic: 0.317ns(21.697%), Route: 1.144ns(78.303%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      1.751      23.766         sys_clk_g        
                                                                           r       i2c_config_m0/i2c_master_top_m0/write/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      23.766                          
 clock uncertainty                                      -0.050      23.716                          

 Recovery time                                          -0.277      23.439                          

 Data required time                                                 23.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.439                          
 Data arrival time                                                  -8.715                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.724                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_CE)
Endpoint    : i2c_config_m0/lut_index[0]/C (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -3.488  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  7.254
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.002 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       7.254         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_CE)

                                   tco                   0.317       7.571 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/Q (GTP_DFF_CE)
                                   net (fanout=7)        0.000       7.571         ddr_init_done    
                                                                                   N24_0/I (GTP_INV)
                                   td                    0.000       7.571 r       N24_0/Z (GTP_INV)
                                   net (fanout=31)       1.144       8.715         N24_0            
                                                                           r       i2c_config_m0/lut_index[0]/C (GTP_DFF_CE)

 Data arrival time                                                   8.715         Logic Levels: 1  
                                                                                   Logic: 0.317ns(21.697%), Route: 1.144ns(78.303%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      1.751      23.766         sys_clk_g        
                                                                           r       i2c_config_m0/lut_index[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      23.766                          
 clock uncertainty                                      -0.050      23.716                          

 Recovery time                                          -0.277      23.439                          

 Data required time                                                 23.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.439                          
 Data arrival time                                                  -8.715                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.724                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_CE)
Endpoint    : i2c_config_m0/state_3/C (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -3.488  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  7.254
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.002 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       7.254         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_CE)

                                   tco                   0.325       7.579 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/Q (GTP_DFF_CE)
                                   net (fanout=7)        0.000       7.579         ddr_init_done    
                                                                                   N24_0/I (GTP_INV)
                                   td                    0.000       7.579 f       N24_0/Z (GTP_INV)
                                   net (fanout=31)       1.144       8.723         N24_0            
                                                                           f       i2c_config_m0/state_3/C (GTP_DFF_CE)

 Data arrival time                                                   8.723         Logic Levels: 1  
                                                                                   Logic: 0.325ns(22.124%), Route: 1.144ns(77.876%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      1.751       3.766         sys_clk_g        
                                                                           r       i2c_config_m0/state_3/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.050       3.816                          

 Removal time                                           -0.211       3.605                          

 Data required time                                                  3.605                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.605                          
 Data arrival time                                                  -8.723                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.118                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_CE)
Endpoint    : i2c_config_m0/i2c_master_top_m0/write/C (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -3.488  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  7.254
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.002 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       7.254         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_CE)

                                   tco                   0.325       7.579 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/Q (GTP_DFF_CE)
                                   net (fanout=7)        0.000       7.579         ddr_init_done    
                                                                                   N24_0/I (GTP_INV)
                                   td                    0.000       7.579 f       N24_0/Z (GTP_INV)
                                   net (fanout=31)       1.144       8.723         N24_0            
                                                                           f       i2c_config_m0/i2c_master_top_m0/write/C (GTP_DFF_C)

 Data arrival time                                                   8.723         Logic Levels: 1  
                                                                                   Logic: 0.325ns(22.124%), Route: 1.144ns(77.876%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      1.751       3.766         sys_clk_g        
                                                                           r       i2c_config_m0/i2c_master_top_m0/write/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.050       3.816                          

 Removal time                                           -0.211       3.605                          

 Data required time                                                  3.605                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.605                          
 Data arrival time                                                  -8.723                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.118                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_CE)
Endpoint    : i2c_config_m0/lut_index[0]/C (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -3.488  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  7.254
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.002 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       7.254         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_CE)

                                   tco                   0.325       7.579 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/Q (GTP_DFF_CE)
                                   net (fanout=7)        0.000       7.579         ddr_init_done    
                                                                                   N24_0/I (GTP_INV)
                                   td                    0.000       7.579 f       N24_0/Z (GTP_INV)
                                   net (fanout=31)       1.144       8.723         N24_0            
                                                                           f       i2c_config_m0/lut_index[0]/C (GTP_DFF_CE)

 Data arrival time                                                   8.723         Logic Levels: 1  
                                                                                   Logic: 0.325ns(22.124%), Route: 1.144ns(77.876%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      1.751       3.766         sys_clk_g        
                                                                           r       i2c_config_m0/lut_index[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.050       3.816                          

 Removal time                                           -0.211       3.605                          

 Data required time                                                  3.605                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.605                          
 Data arrival time                                                  -8.723                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.118                          
====================================================================================================

====================================================================================================

Startpoint  : InsertedDebugger/u_ips_dbc_debug_core/resetn/CLK (GTP_DFF)
Endpoint    : InsertedDebugger/u_ips_dbc_debug_core/rst_trig[0]/P (GTP_DFF_P)
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       2.555       3.766         nt_sys_clk       
                                                                           r       InsertedDebugger/u_ips_dbc_debug_core/resetn/CLK (GTP_DFF)

                                   tco                   0.317       4.083 f       InsertedDebugger/u_ips_dbc_debug_core/resetn/Q (GTP_DFF)
                                   net (fanout=1)        0.000       4.083         InsertedDebugger/u_ips_dbc_debug_core/resetn
                                                                                   InsertedDebugger/u_ips_dbc_debug_core/N69/I (GTP_INV)
                                   td                    0.000       4.083 r       InsertedDebugger/u_ips_dbc_debug_core/N69/Z (GTP_INV)
                                   net (fanout=64)       0.876       4.959         InsertedDebugger/u_ips_dbc_debug_core/u_Trigger_Condition/N21
                                                                           r       InsertedDebugger/u_ips_dbc_debug_core/rst_trig[0]/P (GTP_DFF_P)

 Data arrival time                                                   4.959         Logic Levels: 1  
                                                                                   Logic: 0.317ns(26.572%), Route: 0.876ns(73.428%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       2.555      23.766         nt_sys_clk       
                                                                           r       InsertedDebugger/u_ips_dbc_debug_core/rst_trig[0]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000      23.766                          
 clock uncertainty                                      -0.050      23.716                          

 Recovery time                                          -0.277      23.439                          

 Data required time                                                 23.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.439                          
 Data arrival time                                                  -4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.480                          
====================================================================================================

====================================================================================================

Startpoint  : InsertedDebugger/u_ips_dbc_debug_core/resetn/CLK (GTP_DFF)
Endpoint    : InsertedDebugger/u_ips_dbc_debug_core/rst_trig[1]/P (GTP_DFF_P)
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       2.555       3.766         nt_sys_clk       
                                                                           r       InsertedDebugger/u_ips_dbc_debug_core/resetn/CLK (GTP_DFF)

                                   tco                   0.317       4.083 f       InsertedDebugger/u_ips_dbc_debug_core/resetn/Q (GTP_DFF)
                                   net (fanout=1)        0.000       4.083         InsertedDebugger/u_ips_dbc_debug_core/resetn
                                                                                   InsertedDebugger/u_ips_dbc_debug_core/N69/I (GTP_INV)
                                   td                    0.000       4.083 r       InsertedDebugger/u_ips_dbc_debug_core/N69/Z (GTP_INV)
                                   net (fanout=64)       0.876       4.959         InsertedDebugger/u_ips_dbc_debug_core/u_Trigger_Condition/N21
                                                                           r       InsertedDebugger/u_ips_dbc_debug_core/rst_trig[1]/P (GTP_DFF_P)

 Data arrival time                                                   4.959         Logic Levels: 1  
                                                                                   Logic: 0.317ns(26.572%), Route: 0.876ns(73.428%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       2.555      23.766         nt_sys_clk       
                                                                           r       InsertedDebugger/u_ips_dbc_debug_core/rst_trig[1]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000      23.766                          
 clock uncertainty                                      -0.050      23.716                          

 Recovery time                                          -0.277      23.439                          

 Data required time                                                 23.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.439                          
 Data arrival time                                                  -4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.480                          
====================================================================================================

====================================================================================================

Startpoint  : InsertedDebugger/u_ips_dbc_debug_core/resetn/CLK (GTP_DFF)
Endpoint    : InsertedDebugger/u_ips_dbc_debug_core/start_d1/C (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       2.555       3.766         nt_sys_clk       
                                                                           r       InsertedDebugger/u_ips_dbc_debug_core/resetn/CLK (GTP_DFF)

                                   tco                   0.317       4.083 f       InsertedDebugger/u_ips_dbc_debug_core/resetn/Q (GTP_DFF)
                                   net (fanout=1)        0.000       4.083         InsertedDebugger/u_ips_dbc_debug_core/resetn
                                                                                   InsertedDebugger/u_ips_dbc_debug_core/N69/I (GTP_INV)
                                   td                    0.000       4.083 r       InsertedDebugger/u_ips_dbc_debug_core/N69/Z (GTP_INV)
                                   net (fanout=64)       0.876       4.959         InsertedDebugger/u_ips_dbc_debug_core/u_Trigger_Condition/N21
                                                                           r       InsertedDebugger/u_ips_dbc_debug_core/start_d1/C (GTP_DFF_C)

 Data arrival time                                                   4.959         Logic Levels: 1  
                                                                                   Logic: 0.317ns(26.572%), Route: 0.876ns(73.428%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       2.555      23.766         nt_sys_clk       
                                                                           r       InsertedDebugger/u_ips_dbc_debug_core/start_d1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      23.766                          
 clock uncertainty                                      -0.050      23.716                          

 Recovery time                                          -0.277      23.439                          

 Data required time                                                 23.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.439                          
 Data arrival time                                                  -4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.480                          
====================================================================================================

====================================================================================================

Startpoint  : InsertedDebugger/u_ips_dbc_debug_core/resetn/CLK (GTP_DFF)
Endpoint    : InsertedDebugger/u_ips_dbc_debug_core/rst_trig[0]/P (GTP_DFF_P)
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       2.555       3.766         nt_sys_clk       
                                                                           r       InsertedDebugger/u_ips_dbc_debug_core/resetn/CLK (GTP_DFF)

                                   tco                   0.325       4.091 r       InsertedDebugger/u_ips_dbc_debug_core/resetn/Q (GTP_DFF)
                                   net (fanout=1)        0.000       4.091         InsertedDebugger/u_ips_dbc_debug_core/resetn
                                                                                   InsertedDebugger/u_ips_dbc_debug_core/N69/I (GTP_INV)
                                   td                    0.000       4.091 f       InsertedDebugger/u_ips_dbc_debug_core/N69/Z (GTP_INV)
                                   net (fanout=64)       0.876       4.967         InsertedDebugger/u_ips_dbc_debug_core/u_Trigger_Condition/N21
                                                                           f       InsertedDebugger/u_ips_dbc_debug_core/rst_trig[0]/P (GTP_DFF_P)

 Data arrival time                                                   4.967         Logic Levels: 1  
                                                                                   Logic: 0.325ns(27.061%), Route: 0.876ns(72.939%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       2.555       3.766         nt_sys_clk       
                                                                           r       InsertedDebugger/u_ips_dbc_debug_core/rst_trig[0]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Removal time                                           -0.211       3.555                          

 Data required time                                                  3.555                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.555                          
 Data arrival time                                                  -4.967                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.412                          
====================================================================================================

====================================================================================================

Startpoint  : InsertedDebugger/u_ips_dbc_debug_core/resetn/CLK (GTP_DFF)
Endpoint    : InsertedDebugger/u_ips_dbc_debug_core/rst_trig[1]/P (GTP_DFF_P)
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       2.555       3.766         nt_sys_clk       
                                                                           r       InsertedDebugger/u_ips_dbc_debug_core/resetn/CLK (GTP_DFF)

                                   tco                   0.325       4.091 r       InsertedDebugger/u_ips_dbc_debug_core/resetn/Q (GTP_DFF)
                                   net (fanout=1)        0.000       4.091         InsertedDebugger/u_ips_dbc_debug_core/resetn
                                                                                   InsertedDebugger/u_ips_dbc_debug_core/N69/I (GTP_INV)
                                   td                    0.000       4.091 f       InsertedDebugger/u_ips_dbc_debug_core/N69/Z (GTP_INV)
                                   net (fanout=64)       0.876       4.967         InsertedDebugger/u_ips_dbc_debug_core/u_Trigger_Condition/N21
                                                                           f       InsertedDebugger/u_ips_dbc_debug_core/rst_trig[1]/P (GTP_DFF_P)

 Data arrival time                                                   4.967         Logic Levels: 1  
                                                                                   Logic: 0.325ns(27.061%), Route: 0.876ns(72.939%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       2.555       3.766         nt_sys_clk       
                                                                           r       InsertedDebugger/u_ips_dbc_debug_core/rst_trig[1]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Removal time                                           -0.211       3.555                          

 Data required time                                                  3.555                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.555                          
 Data arrival time                                                  -4.967                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.412                          
====================================================================================================

====================================================================================================

Startpoint  : InsertedDebugger/u_ips_dbc_debug_core/resetn/CLK (GTP_DFF)
Endpoint    : InsertedDebugger/u_ips_dbc_debug_core/start_d1/C (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       2.555       3.766         nt_sys_clk       
                                                                           r       InsertedDebugger/u_ips_dbc_debug_core/resetn/CLK (GTP_DFF)

                                   tco                   0.325       4.091 r       InsertedDebugger/u_ips_dbc_debug_core/resetn/Q (GTP_DFF)
                                   net (fanout=1)        0.000       4.091         InsertedDebugger/u_ips_dbc_debug_core/resetn
                                                                                   InsertedDebugger/u_ips_dbc_debug_core/N69/I (GTP_INV)
                                   td                    0.000       4.091 f       InsertedDebugger/u_ips_dbc_debug_core/N69/Z (GTP_INV)
                                   net (fanout=64)       0.876       4.967         InsertedDebugger/u_ips_dbc_debug_core/u_Trigger_Condition/N21
                                                                           f       InsertedDebugger/u_ips_dbc_debug_core/start_d1/C (GTP_DFF_C)

 Data arrival time                                                   4.967         Logic Levels: 1  
                                                                                   Logic: 0.325ns(27.061%), Route: 0.876ns(72.939%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       2.555       3.766         nt_sys_clk       
                                                                           r       InsertedDebugger/u_ips_dbc_debug_core/start_d1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Removal time                                           -0.211       3.555                          

 Data required time                                                  3.555                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.555                          
 Data arrival time                                                  -4.967                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.412                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[8]/C (GTP_DFF_C)
Path Group  : coms_pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -3.491  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  7.257
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       5.005 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       7.257         axi_clk          
                                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.325       7.582 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=84)       0.956       8.538         frame_read_write_m0/write_fifo_aclr
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[8]/C (GTP_DFF_C)

 Data arrival time                                                   8.538         Logic Levels: 0  
                                                                                   Logic: 0.325ns(25.371%), Route: 0.956ns(74.629%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 cmos_pclk                                               0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000      10.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      12.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=74)       1.751      13.766         cmos_pclk_g      
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[8]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      13.766                          
 clock uncertainty                                      -0.050      13.716                          

 Recovery time                                          -0.277      13.439                          

 Data required time                                                 13.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.439                          
 Data arrival time                                                  -8.538                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.901                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/C (GTP_DFF_C)
Path Group  : coms_pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -3.491  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  7.257
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       5.005 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       7.257         axi_clk          
                                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.325       7.582 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=84)       0.956       8.538         frame_read_write_m0/write_fifo_aclr
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/C (GTP_DFF_C)

 Data arrival time                                                   8.538         Logic Levels: 0  
                                                                                   Logic: 0.325ns(25.371%), Route: 0.956ns(74.629%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 cmos_pclk                                               0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000      10.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      12.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=74)       1.751      13.766         cmos_pclk_g      
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      13.766                          
 clock uncertainty                                      -0.050      13.716                          

 Recovery time                                          -0.277      13.439                          

 Data required time                                                 13.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.439                          
 Data arrival time                                                  -8.538                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.901                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[0]/C (GTP_DFF_CE)
Path Group  : coms_pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -3.491  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  7.257
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       5.005 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       7.257         axi_clk          
                                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.325       7.582 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=84)       0.956       8.538         frame_read_write_m0/write_fifo_aclr
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[0]/C (GTP_DFF_CE)

 Data arrival time                                                   8.538         Logic Levels: 0  
                                                                                   Logic: 0.325ns(25.371%), Route: 0.956ns(74.629%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 cmos_pclk                                               0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000      10.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      12.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=74)       1.751      13.766         cmos_pclk_g      
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      13.766                          
 clock uncertainty                                      -0.050      13.716                          

 Recovery time                                          -0.277      13.439                          

 Data required time                                                 13.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.439                          
 Data arrival time                                                  -8.538                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.901                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[8]/C (GTP_DFF_C)
Path Group  : coms_pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -3.491  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  7.257
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       5.005 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       7.257         axi_clk          
                                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.317       7.574 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=84)       0.956       8.530         frame_read_write_m0/write_fifo_aclr
                                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[8]/C (GTP_DFF_C)

 Data arrival time                                                   8.530         Logic Levels: 0  
                                                                                   Logic: 0.317ns(24.902%), Route: 0.956ns(75.098%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 cmos_pclk                                               0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000       0.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=74)       1.751       3.766         cmos_pclk_g      
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[8]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.050       3.816                          

 Removal time                                           -0.211       3.605                          

 Data required time                                                  3.605                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.605                          
 Data arrival time                                                  -8.530                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.925                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/C (GTP_DFF_C)
Path Group  : coms_pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -3.491  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  7.257
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       5.005 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       7.257         axi_clk          
                                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.317       7.574 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=84)       0.956       8.530         frame_read_write_m0/write_fifo_aclr
                                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/C (GTP_DFF_C)

 Data arrival time                                                   8.530         Logic Levels: 0  
                                                                                   Logic: 0.317ns(24.902%), Route: 0.956ns(75.098%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 cmos_pclk                                               0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000       0.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=74)       1.751       3.766         cmos_pclk_g      
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.050       3.816                          

 Removal time                                           -0.211       3.605                          

 Data required time                                                  3.605                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.605                          
 Data arrival time                                                  -8.530                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.925                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[0]/C (GTP_DFF_CE)
Path Group  : coms_pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -3.491  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  7.257
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       5.005 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       7.257         axi_clk          
                                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.317       7.574 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=84)       0.956       8.530         frame_read_write_m0/write_fifo_aclr
                                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[0]/C (GTP_DFF_CE)

 Data arrival time                                                   8.530         Logic Levels: 0  
                                                                                   Logic: 0.317ns(24.902%), Route: 0.956ns(75.098%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 cmos_pclk                                               0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000       0.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=74)       1.751       3.766         cmos_pclk_g      
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.050       3.816                          

 Removal time                                           -0.211       3.605                          

 Data required time                                                  3.605                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.605                          
 Data arrival time                                                  -8.530                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.925                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[8]/C (GTP_DFF_C)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.228
  Launch Clock Delay      :  7.257
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 sys_clk                                                 0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000   19030.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   19031.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804   19032.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19032.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464   19034.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526   19035.005 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252   19037.257         axi_clk          
                                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.325   19037.582 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=89)       0.976   19038.558         frame_read_write_m0/read_fifo_aclr
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[8]/C (GTP_DFF_C)

 Data arrival time                                               19038.558         Logic Levels: 0  
                                                                                   Logic: 0.325ns(24.981%), Route: 0.976ns(75.019%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 sys_clk                                                 0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.000   19030.008         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   19031.219 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804   19032.023         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19032.023 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464   19034.487         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521   19035.008 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477   19035.485         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19035.485 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=202)      1.751   19037.236         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[8]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000   19037.236                          
 clock uncertainty                                      -0.150   19037.086                          

 Recovery time                                          -0.277   19036.809                          

 Data required time                                              19036.809                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19036.809                          
 Data arrival time                                              -19038.558                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.749                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_rempty/P (GTP_DFF_P)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.228
  Launch Clock Delay      :  7.257
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 sys_clk                                                 0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000   19030.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   19031.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804   19032.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19032.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464   19034.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526   19035.005 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252   19037.257         axi_clk          
                                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.325   19037.582 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=89)       0.976   19038.558         frame_read_write_m0/read_fifo_aclr
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_rempty/P (GTP_DFF_P)

 Data arrival time                                               19038.558         Logic Levels: 0  
                                                                                   Logic: 0.325ns(24.981%), Route: 0.976ns(75.019%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 sys_clk                                                 0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.000   19030.008         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   19031.219 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804   19032.023         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19032.023 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464   19034.487         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521   19035.008 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477   19035.485         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19035.485 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=202)      1.751   19037.236         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_rempty/CLK (GTP_DFF_P)
 clock pessimism                                         0.000   19037.236                          
 clock uncertainty                                      -0.150   19037.086                          

 Recovery time                                          -0.277   19036.809                          

 Data required time                                              19036.809                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19036.809                          
 Data arrival time                                              -19038.558                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.749                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[0]/C (GTP_DFF_CE)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.228
  Launch Clock Delay      :  7.257
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 sys_clk                                                 0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000   19030.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   19031.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804   19032.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19032.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464   19034.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526   19035.005 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252   19037.257         axi_clk          
                                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.325   19037.582 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=89)       0.976   19038.558         frame_read_write_m0/read_fifo_aclr
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[0]/C (GTP_DFF_CE)

 Data arrival time                                               19038.558         Logic Levels: 0  
                                                                                   Logic: 0.325ns(24.981%), Route: 0.976ns(75.019%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 sys_clk                                                 0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.000   19030.008         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   19031.219 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804   19032.023         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19032.023 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464   19034.487         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521   19035.008 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477   19035.485         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19035.485 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=202)      1.751   19037.236         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000   19037.236                          
 clock uncertainty                                      -0.150   19037.086                          

 Recovery time                                          -0.277   19036.809                          

 Data required time                                              19036.809                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19036.809                          
 Data arrival time                                              -19038.558                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.749                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[8]/C (GTP_DFF_C)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.228
  Launch Clock Delay      :  7.257
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 sys_clk                                                 0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000   19230.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   19231.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804   19232.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19232.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464   19234.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526   19235.005 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252   19237.257         axi_clk          
                                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.317   19237.574 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=89)       0.976   19238.550         frame_read_write_m0/read_fifo_aclr
                                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[8]/C (GTP_DFF_C)

 Data arrival time                                               19238.550         Logic Levels: 0  
                                                                                   Logic: 0.317ns(24.517%), Route: 0.976ns(75.483%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 sys_clk                                                 0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000   19230.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   19231.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804   19232.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19232.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464   19234.479         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521   19235.000 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477   19235.477         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19235.477 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=202)      1.751   19237.228         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[8]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000   19237.228                          
 clock uncertainty                                       0.150   19237.378                          

 Removal time                                           -0.211   19237.167                          

 Data required time                                              19237.167                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19237.167                          
 Data arrival time                                              -19238.550                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.383                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_rempty/P (GTP_DFF_P)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.228
  Launch Clock Delay      :  7.257
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 sys_clk                                                 0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000   19230.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   19231.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804   19232.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19232.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464   19234.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526   19235.005 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252   19237.257         axi_clk          
                                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.317   19237.574 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=89)       0.976   19238.550         frame_read_write_m0/read_fifo_aclr
                                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_rempty/P (GTP_DFF_P)

 Data arrival time                                               19238.550         Logic Levels: 0  
                                                                                   Logic: 0.317ns(24.517%), Route: 0.976ns(75.483%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 sys_clk                                                 0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000   19230.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   19231.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804   19232.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19232.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464   19234.479         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521   19235.000 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477   19235.477         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19235.477 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=202)      1.751   19237.228         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_rempty/CLK (GTP_DFF_P)
 clock pessimism                                         0.000   19237.228                          
 clock uncertainty                                       0.150   19237.378                          

 Removal time                                           -0.211   19237.167                          

 Data required time                                              19237.167                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19237.167                          
 Data arrival time                                              -19238.550                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.383                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[0]/C (GTP_DFF_CE)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.228
  Launch Clock Delay      :  7.257
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 sys_clk                                                 0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000   19230.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   19231.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804   19232.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19232.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464   19234.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526   19235.005 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252   19237.257         axi_clk          
                                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.317   19237.574 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=89)       0.976   19238.550         frame_read_write_m0/read_fifo_aclr
                                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[0]/C (GTP_DFF_CE)

 Data arrival time                                               19238.550         Logic Levels: 0  
                                                                                   Logic: 0.317ns(24.517%), Route: 0.976ns(75.483%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 sys_clk                                                 0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000   19230.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   19231.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804   19232.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19232.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464   19234.479         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521   19235.000 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477   19235.477         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19235.477 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=202)      1.751   19237.228         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000   19237.228                          
 clock uncertainty                                       0.150   19237.378                          

 Removal time                                           -0.211   19237.167                          

 Data required time                                              19237.167                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19237.167                          
 Data arrival time                                              -19238.550                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.383                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[10]/C (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.257
  Launch Clock Delay      :  7.257
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       5.005 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       7.257         axi_clk          
                                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.325       7.582 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=89)       0.976       8.558         frame_read_write_m0/read_fifo_aclr
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[10]/C (GTP_DFF_C)

 Data arrival time                                                   8.558         Logic Levels: 0  
                                                                                   Logic: 0.325ns(24.981%), Route: 0.976ns(75.019%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804      12.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464      14.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      15.005 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252      17.257         axi_clk          
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[10]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      17.257                          
 clock uncertainty                                      -0.150      17.107                          

 Recovery time                                          -0.277      16.830                          

 Data required time                                                 16.830                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.830                          
 Data arrival time                                                  -8.558                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.272                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[9]/C (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.257
  Launch Clock Delay      :  7.257
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       5.005 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       7.257         axi_clk          
                                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.325       7.582 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=89)       0.976       8.558         frame_read_write_m0/read_fifo_aclr
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[9]/C (GTP_DFF_C)

 Data arrival time                                                   8.558         Logic Levels: 0  
                                                                                   Logic: 0.325ns(24.981%), Route: 0.976ns(75.019%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804      12.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464      14.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      15.005 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252      17.257         axi_clk          
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[9]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      17.257                          
 clock uncertainty                                      -0.150      17.107                          

 Recovery time                                          -0.277      16.830                          

 Data required time                                                 16.830                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.830                          
 Data arrival time                                                  -8.558                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.272                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_wfull/C (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.257
  Launch Clock Delay      :  7.257
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       5.005 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       7.257         axi_clk          
                                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.325       7.582 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=89)       0.976       8.558         frame_read_write_m0/read_fifo_aclr
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_wfull/C (GTP_DFF_C)

 Data arrival time                                                   8.558         Logic Levels: 0  
                                                                                   Logic: 0.325ns(24.981%), Route: 0.976ns(75.019%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804      12.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464      14.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      15.005 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252      17.257         axi_clk          
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      17.257                          
 clock uncertainty                                      -0.150      17.107                          

 Recovery time                                          -0.277      16.830                          

 Data required time                                                 16.830                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.830                          
 Data arrival time                                                  -8.558                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.272                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[4]/C (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.257
  Launch Clock Delay      :  7.257
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       5.005 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       7.257         axi_clk          
                                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.317       7.574 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=84)       0.956       8.530         frame_read_write_m0/write_fifo_aclr
                                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[4]/C (GTP_DFF_C)

 Data arrival time                                                   8.530         Logic Levels: 0  
                                                                                   Logic: 0.317ns(24.902%), Route: 0.956ns(75.098%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       5.005 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       7.257         axi_clk          
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[4]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       7.257                          
 clock uncertainty                                       0.000       7.257                          

 Removal time                                           -0.211       7.046                          

 Data required time                                                  7.046                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.046                          
 Data arrival time                                                  -8.530                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.484                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[10]/C (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.257
  Launch Clock Delay      :  7.257
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       5.005 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       7.257         axi_clk          
                                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.317       7.574 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=84)       0.956       8.530         frame_read_write_m0/write_fifo_aclr
                                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[10]/C (GTP_DFF_C)

 Data arrival time                                                   8.530         Logic Levels: 0  
                                                                                   Logic: 0.317ns(24.902%), Route: 0.956ns(75.098%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       5.005 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       7.257         axi_clk          
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[10]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       7.257                          
 clock uncertainty                                       0.000       7.257                          

 Removal time                                           -0.211       7.046                          

 Data required time                                                  7.046                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.046                          
 Data arrival time                                                  -8.530                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.484                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[2]/C (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.257
  Launch Clock Delay      :  7.257
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       5.005 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       7.257         axi_clk          
                                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.317       7.574 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=84)       0.956       8.530         frame_read_write_m0/write_fifo_aclr
                                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[2]/C (GTP_DFF_C)

 Data arrival time                                                   8.530         Logic Levels: 0  
                                                                                   Logic: 0.317ns(24.902%), Route: 0.956ns(75.098%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       5.005 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       7.257         axi_clk          
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       7.257                          
 clock uncertainty                                       0.000       7.257                          

 Removal time                                           -0.211       7.046                          

 Data required time                                                  7.046                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.046                          
 Data arrival time                                                  -8.530                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.484                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/CLK (GTP_DFF_C)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/C (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.254
  Launch Clock Delay      :  7.254
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.002 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       7.254         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/CLK (GTP_DFF_C)

                                   tco                   0.317       7.571 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       7.571         u_ipsl_hmic_h_top/global_reset_n
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0/I (GTP_INV)
                                   td                    0.000       7.571 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0/Z (GTP_INV)
                                   net (fanout=137)      1.168       8.739         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/C (GTP_DFF_C)

 Data arrival time                                                   8.739         Logic Levels: 1  
                                                                                   Logic: 0.317ns(21.347%), Route: 1.168ns(78.653%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464      24.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      25.002 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252      27.254         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      27.254                          
 clock uncertainty                                      -0.150      27.104                          

 Recovery time                                          -0.277      26.827                          

 Data required time                                                 26.827                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.827                          
 Data arrival time                                                  -8.739                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/CLK (GTP_DFF_C)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_from_training/C (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.254
  Launch Clock Delay      :  7.254
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.002 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       7.254         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/CLK (GTP_DFF_C)

                                   tco                   0.317       7.571 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       7.571         u_ipsl_hmic_h_top/global_reset_n
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0/I (GTP_INV)
                                   td                    0.000       7.571 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0/Z (GTP_INV)
                                   net (fanout=137)      1.168       8.739         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_from_training/C (GTP_DFF_C)

 Data arrival time                                                   8.739         Logic Levels: 1  
                                                                                   Logic: 0.317ns(21.347%), Route: 1.168ns(78.653%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464      24.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      25.002 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252      27.254         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_from_training/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      27.254                          
 clock uncertainty                                      -0.150      27.104                          

 Recovery time                                          -0.277      26.827                          

 Data required time                                                 26.827                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.827                          
 Data arrival time                                                  -8.739                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/CLK (GTP_DFF_C)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/P (GTP_DFF_P)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.254
  Launch Clock Delay      :  7.254
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.002 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       7.254         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/CLK (GTP_DFF_C)

                                   tco                   0.317       7.571 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       7.571         u_ipsl_hmic_h_top/global_reset_n
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0/I (GTP_INV)
                                   td                    0.000       7.571 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0/Z (GTP_INV)
                                   net (fanout=137)      1.168       8.739         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/P (GTP_DFF_P)

 Data arrival time                                                   8.739         Logic Levels: 1  
                                                                                   Logic: 0.317ns(21.347%), Route: 1.168ns(78.653%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464      24.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      25.002 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252      27.254         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/CLK (GTP_DFF_P)
 clock pessimism                                         0.000      27.254                          
 clock uncertainty                                      -0.150      27.104                          

 Recovery time                                          -0.277      26.827                          

 Data required time                                                 26.827                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.827                          
 Data arrival time                                                  -8.739                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/CLK (GTP_DFF_CE)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/psel/C (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.254
  Launch Clock Delay      :  7.254
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.002 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       7.254         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/CLK (GTP_DFF_CE)

                                   tco                   0.325       7.579 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.000       7.579         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N0/I (GTP_INV)
                                   td                    0.000       7.579 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N0/Z (GTP_INV)
                                   net (fanout=10)       0.623       8.202         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N0
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/psel/C (GTP_DFF_C)

 Data arrival time                                                   8.202         Logic Levels: 1  
                                                                                   Logic: 0.325ns(34.283%), Route: 0.623ns(65.717%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.002 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       7.254         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/psel/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       7.254                          
 clock uncertainty                                       0.000       7.254                          

 Removal time                                           -0.211       7.043                          

 Data required time                                                  7.043                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.043                          
 Data arrival time                                                  -8.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.159                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/CLK (GTP_DFF_CE)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/ddrc_init_done/C (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.254
  Launch Clock Delay      :  7.254
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.002 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       7.254         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/CLK (GTP_DFF_CE)

                                   tco                   0.325       7.579 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.000       7.579         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N0/I (GTP_INV)
                                   td                    0.000       7.579 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N0/Z (GTP_INV)
                                   net (fanout=10)       0.623       8.202         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N0
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/ddrc_init_done/C (GTP_DFF_C)

 Data arrival time                                                   8.202         Logic Levels: 1  
                                                                                   Logic: 0.325ns(34.283%), Route: 0.623ns(65.717%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.002 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       7.254         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/ddrc_init_done/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       7.254                          
 clock uncertainty                                       0.000       7.254                          

 Removal time                                           -0.211       7.043                          

 Data required time                                                  7.043                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.043                          
 Data arrival time                                                  -8.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.159                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/CLK (GTP_DFF_CE)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[6]/C (GTP_DFF_CE)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.254
  Launch Clock Delay      :  7.254
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.002 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       7.254         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/CLK (GTP_DFF_CE)

                                   tco                   0.325       7.579 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.000       7.579         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N0/I (GTP_INV)
                                   td                    0.000       7.579 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N0/Z (GTP_INV)
                                   net (fanout=10)       0.623       8.202         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N0
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[6]/C (GTP_DFF_CE)

 Data arrival time                                                   8.202         Logic Levels: 1  
                                                                                   Logic: 0.325ns(34.283%), Route: 0.623ns(65.717%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.479         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.002 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       7.254         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[6]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       7.254                          
 clock uncertainty                                       0.000       7.254                          

 Removal time                                           -0.211       7.043                          

 Data required time                                                  7.043                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.043                          
 Data arrival time                                                  -8.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.159                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr7/RCLK (GTP_OSERDES)
Endpoint    : tmds_data_n[0] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (falling edge)
                                                         0.000       0.000 f                        
 sys_clk                                                 0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.116         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.116 f       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.580         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.103 f       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       5.580         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.580 f       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       7.331         video_clk5x      
                                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr7/RCLK (GTP_OSERDES)

                                   tco                   0.682       8.013 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr7/DO (GTP_OSERDES)
                                   net (fanout=1)        0.870       8.883         dvi_encoder_m0/serdes_4b_10to1_m0/stxd_rgm_n [0]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft7/I (GTP_OUTBUFT)
                                   td                    2.409      11.292 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft7/O (GTP_OUTBUFT)
                                   net (fanout=1)        0.000      11.292         nt_tmds_data_n[0]
 tmds_data_n[0]                                                            f       tmds_data_n[0] (port)

 Data arrival time                                                  11.292         Logic Levels: 1  
                                                                                   Logic: 3.091ns(78.036%), Route: 0.870ns(21.964%)
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr2/RCLK (GTP_OSERDES)
Endpoint    : tmds_data_p[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (falling edge)
                                                         0.000       0.000 f                        
 sys_clk                                                 0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.116         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.116 f       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.580         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.103 f       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       5.580         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.580 f       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       7.331         video_clk5x      
                                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr2/RCLK (GTP_OSERDES)

                                   tco                   0.682       8.013 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr2/DO (GTP_OSERDES)
                                   net (fanout=1)        0.870       8.883         dvi_encoder_m0/serdes_4b_10to1_m0/stxd_rgm_p [1]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft2/I (GTP_OUTBUFT)
                                   td                    2.409      11.292 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft2/O (GTP_OUTBUFT)
                                   net (fanout=1)        0.000      11.292         nt_tmds_data_p[1]
 tmds_data_p[1]                                                            f       tmds_data_p[1] (port)

 Data arrival time                                                  11.292         Logic Levels: 1  
                                                                                   Logic: 3.091ns(78.036%), Route: 0.870ns(21.964%)
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr3/RCLK (GTP_OSERDES)
Endpoint    : tmds_data_p[0] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (falling edge)
                                                         0.000       0.000 f                        
 sys_clk                                                 0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.116         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.116 f       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=277)      2.464       4.580         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.103 f       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       5.580         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.580 f       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       7.331         video_clk5x      
                                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr3/RCLK (GTP_OSERDES)

                                   tco                   0.682       8.013 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr3/DO (GTP_OSERDES)
                                   net (fanout=1)        0.870       8.883         dvi_encoder_m0/serdes_4b_10to1_m0/stxd_rgm_p [0]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft3/I (GTP_OUTBUFT)
                                   td                    2.409      11.292 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft3/O (GTP_OUTBUFT)
                                   net (fanout=1)        0.000      11.292         nt_tmds_data_p[0]
 tmds_data_p[0]                                                            f       tmds_data_p[0] (port)

 Data arrival time                                                  11.292         Logic Levels: 1  
                                                                                   Logic: 3.091ns(78.036%), Route: 0.870ns(21.964%)
====================================================================================================

====================================================================================================

Startpoint  : cmos_vsync (port)
Endpoint    : cmos_write_req_gen_m0/cmos_vsync_d0/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 cmos_vsync                                              0.000       0.000 r       cmos_vsync (port)
                                   net (fanout=1)        0.000       0.000         cmos_vsync       
                                                                                   cmos_vsync_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos_vsync_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_cmos_vsync    
                                                                           r       cmos_write_req_gen_m0/cmos_vsync_d0/D (GTP_DFF_C)

 Data arrival time                                                   2.081         Logic Levels: 1  
                                                                                   Logic: 1.211ns(58.193%), Route: 0.870ns(41.807%)
====================================================================================================

====================================================================================================

Startpoint  : cmos_scl (port)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 cmos_scl                                                0.000       0.000 r       cmos_scl (port)  
                                   net (fanout=1)        0.000       0.000         nt_cmos_scl      
                                                                                   i2c_config_m0.i2c_scl_tri/IO (GTP_IOBUF)
                                   td                    1.211       1.211 r       i2c_config_m0.i2c_scl_tri/O (GTP_IOBUF)
                                   net (fanout=1)        0.870       2.081         _N0              
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/D (GTP_DFF_C)

 Data arrival time                                                   2.081         Logic Levels: 1  
                                                                                   Logic: 1.211ns(58.193%), Route: 0.870ns(41.807%)
====================================================================================================

====================================================================================================

Startpoint  : cmos_sda (port)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 cmos_sda                                                0.000       0.000 r       cmos_sda (port)  
                                   net (fanout=1)        0.000       0.000         nt_cmos_sda      
                                                                                   i2c_config_m0.i2c_sda_tri/IO (GTP_IOBUF)
                                   td                    1.211       1.211 r       i2c_config_m0.i2c_sda_tri/O (GTP_IOBUF)
                                   net (fanout=1)        0.870       2.081         _N1              
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/D (GTP_DFF_C)

 Data arrival time                                                   2.081         Logic Levels: 1  
                                                                                   Logic: 1.211ns(58.193%), Route: 0.870ns(41.807%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action synthesize: Real time elapsed is 22.000 sec
Action synthesize: CPU time elapsed is 17.547 sec
Current time: Mon May  9 13:50:16 2022
Action synthesize: Peak memory pool usage is 257,531,904 bytes
Process "Synthesize" done.


Process "Device Map" started.
Current time: Mon May  9 13:50:16 2022
Compiling architecture definition.
Analyzing project file 'F:/pds_project/ConvKing/ConvKing.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file F:/pds_project/ConvKing/testparam.txt cannot open.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 352549

Flattening design 'top'
W: Adm-4021: The attribute 'PAP_P1735_KEYS' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_P1735_KEYS' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Trigger_Condition' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_P1735_KEYS' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/address_nsa[0]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/address_nsa[1]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/address_nsa[2]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/address_nsa[3]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/address_nsa[4]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/address_nsa[5]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/address_nsa[6]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/address_nsa[7]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/address_nsa[8]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/address_win[0]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/address_win[1]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/address_win[2]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/address_win[3]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/address_win[4]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/address_win[5]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/address_win[6]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/address_win[7]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/address_win[8]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/conf_reg[0]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/conf_reg[1]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/conf_reg[2]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/conf_reg[3]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/conf_reg[4]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/conf_reg[5]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/conf_reg[6]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/conf_reg[7]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/conf_reg[8]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/conf_reg[9]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/conf_reg[10]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/conf_reg[11]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/conf_reg[12]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/conf_reg[13]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/counter_win[0]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/counter_win[1]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/counter_win[2]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/counter_win[3]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/counter_win[4]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/counter_win[5]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/counter_win[6]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/counter_win[7]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/counter_win[8]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/counter_win[9]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/counter_win_p[0]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/counter_win_p[1]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/counter_win_p[2]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/counter_win_p[3]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/counter_win_p[4]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/counter_win_p[5]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/counter_win_p[6]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/counter_win_p[7]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/counter_win_p[8]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/counter_win_p[9]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/stor_en_nsa_d1' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/trig_condition' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/trig_mask_nsa' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/trig_mask_win' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/trig_mask_win_p' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/trigger_d1' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/trigger_nsa_d1' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_id[0]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_id[1]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_id[2]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_id[3]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_id[4]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_id_d1[0]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_id_d1[1]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_id_d1[2]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_id_d1[3]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_id_d1[4]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_id_ini[0]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_id_ini[1]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_id_ini[2]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_id_ini[3]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_id_ini[4]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_rden[0]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_rden[1]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_rden[2]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_rden[3]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_rden[4]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_rden[5]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_rden[6]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_rden[7]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_rden[8]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_rden[9]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_rden[10]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_rden[11]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_rden[12]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_rden[13]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_rden[14]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_rden[15]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_rden[16]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_rden[17]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_rden[18]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_rden[19]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_reg_rb[0]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_reg_rb[1]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_reg_rb[2]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_reg_rb[3]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_reg_rb[4]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_rst' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_sel_ini' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_sel_ini_d1' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_sel_int[0]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_sel_int[1]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_sel_int[2]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_sel_int[3]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_sel_int[4]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_sel_int[5]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_sel_int[6]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_sel_int[7]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_sel_int[8]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_sel_int[9]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_sel_int[10]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_sel_int[11]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_sel_int[12]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_sel_int[13]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_sel_int[14]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_sel_int[15]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_sel_int[16]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_sel_int[17]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_sel_int[18]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_sel_int[19]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_sel_rb' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_tdi_s' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/start' is overwritten by new value.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/resetn' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/rst_trig[0]' of 'GTP_DFF_P' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/rst_trig[1]' of 'GTP_DFF_P' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/rstn_i_d1' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/start_d1' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/start_d2' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedJtag/u_ips_jtag_hub/conf_sel[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedJtag/u_ips_jtag_hub/id_o[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedJtag/u_ips_jtag_hub/id_o[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedJtag/u_ips_jtag_hub/id_o[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedJtag/u_ips_jtag_hub/id_o[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedJtag/u_ips_jtag_hub/id_o[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/address_nsa[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/address_nsa[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/address_nsa[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/address_nsa[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/address_nsa[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/address_nsa[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/address_nsa[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/address_nsa[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/address_nsa[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/address_win[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/address_win[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/address_win[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/address_win[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/address_win[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/address_win[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/address_win[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/address_win[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/address_win[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/conf_reg[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/conf_reg[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/conf_reg[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/conf_reg[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/conf_reg[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/conf_reg[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/conf_reg[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/conf_reg[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/conf_reg[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/conf_reg[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/conf_reg[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/conf_reg[11]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/conf_reg[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/conf_reg[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/counter_win[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/counter_win[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/counter_win[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/counter_win[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/counter_win[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/counter_win[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/counter_win[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/counter_win[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/counter_win[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/counter_win[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/counter_win_p[0]' of 'GTP_DFF_PE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/counter_win_p[1]' of 'GTP_DFF_PE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/counter_win_p[2]' of 'GTP_DFF_PE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/counter_win_p[3]' of 'GTP_DFF_PE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/counter_win_p[4]' of 'GTP_DFF_PE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/counter_win_p[5]' of 'GTP_DFF_PE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/counter_win_p[6]' of 'GTP_DFF_PE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/counter_win_p[7]' of 'GTP_DFF_PE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/counter_win_p[8]' of 'GTP_DFF_PE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/counter_win_p[9]' of 'GTP_DFF_PE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/stor_en_nsa_d1' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/trig_condition' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/trig_mask_nsa' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/trig_mask_win' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/trig_mask_win_p' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/trigger_d1' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/trigger_nsa_d1' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_Trigger_Condition/bool_match[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_id[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_id[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_id[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_id[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_id[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_id_d1[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_id_d1[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_id_d1[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_id_d1[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_id_d1[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_id_ini[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_id_ini[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_id_ini[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_id_ini[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_id_ini[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_rden[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_rden[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_rden[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_rden[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_rden[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_rden[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_rden[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_rden[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_rden[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_rden[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_rden[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_rden[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_rden[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_rden[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_rden[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_rden[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_rden[16]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_rden[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_rden[18]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_rden[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_reg_rb[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_reg_rb[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_reg_rb[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_reg_rb[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_reg_rb[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_rst' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_sel_ini' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_sel_ini_d1' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_sel_int[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_sel_int[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_sel_int[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_sel_int[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_sel_int[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_sel_int[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_sel_int[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_sel_int[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_sel_int[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_sel_int[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_sel_int[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_sel_int[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_sel_int[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_sel_int[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_sel_int[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_sel_int[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_sel_int[16]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_sel_int[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_sel_int[18]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_sel_int[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_sel_rb' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_tdi_s' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/start' of 'GTP_DFF_C' unit is dangling and will be cleaned.
Device mapping started.
Optimizing circuit logic.
W: Public-4008: Instance 'frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net debug_drck in design, driver pin TCK_USER(instance InsertedJtag/u_GTP_SCANCHAIN) -> load pin CLK(instance InsertedJtag/u_ips_jtag_hub/data_ctrl).
I: The instance clkbufg_1(GTP_CLKBUFG) has been inserted on the net u_ipsl_hmic_h_top/pll_pclk in design, driver pin CLKOUT1(instance u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1) -> load pin CLK(instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done).
I: The instance clkbufg_2(GTP_CLKBUFG) has been inserted on the net axi_clk in design, driver pin CLKOUT3(instance u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1) -> load pin CLK(instance frame_read_write_m0/frame_fifo_read_m0/fifo_aclr).
Converting tech operator to gate operator.
Processing gate operator.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/genblk2.iob_08_09_dut/opit_2_O' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/genblk3.iob_30_31_dut/opit_2_O' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_03_dut/opit_1_DELI_O' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_04_dut/opit_1_DELI_O' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_05_dut/opit_1_DELI_O' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_06_dut/opit_1_DELI_O' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_07_dut/opit_1_DELI_O' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_10_dut/opit_1_DELI_O' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_11_dut/opit_1_DELI_O' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_12_dut/opit_1_DELI_O' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_27_dut/opit_1_DELI_O' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_28_dut/opit_1_DELI_O' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_29_dut/opit_1_DELI_O' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_32_dut/opit_1_DELI_O' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_33_dut/opit_1_DELI_O' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_34_dut/opit_1_DELI_O' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_35_dut/opit_1_DELI_O' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_36_dut/opit_1_DELI_O' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_02_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_16_17_dut/opit_3_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_18_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_19_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_20_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_21_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_22_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_23_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_24_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_25_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_37_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_40_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_41_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_42_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_43_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_44_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_45_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_46_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_47_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_48_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_49_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_51_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_52_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_55_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_56_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_59_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_57_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_58_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr6_dut/gateop_inv_IO' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr7_dut/gateop_inv_IO' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr10_dut/gateop_inv_IO' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr11_dut/gateop_inv_IO' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr27_dut/gateop_inv_IO' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr28_dut/gateop_inv_IO' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr29_dut/gateop_inv_IO' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr32_dut/gateop_inv_IO' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr33_dut/gateop_inv_IO' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr34_dut/gateop_inv_IO' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr35_dut/gateop_inv_IO' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr36_dut/gateop_inv_IO' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_P1735_KEYS' of object 'InsertedJtag/u_ips_jtag_hub/data_ctrl/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_P1735_KEYS' of object 'InsertedJtag/u_ips_jtag_hub/shift_data[0]/opit_0_L5Q' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_P1735_KEYS' of object 'InsertedJtag/u_ips_jtag_hub/shift_data[1]/opit_0_L5Q' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_P1735_KEYS' of object 'InsertedJtag/u_ips_jtag_hub/shift_data[2]/opit_0_L5Q' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_P1735_KEYS' of object 'InsertedJtag/u_ips_jtag_hub/shift_data[3]/opit_0_L5Q' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_P1735_KEYS' of object 'InsertedJtag/u_ips_jtag_hub/shift_data[4]/opit_0_L5Q' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_P1735_KEYS' of object 'InsertedJtag/u_ips_jtag_hub/shift_data[5]/opit_0_L5Q' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_P1735_KEYS' of object 'InsertedJtag/u_ips_jtag_hub/shift_data[6]/opit_0_L5Q' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_P1735_KEYS' of object 'InsertedJtag/u_ips_jtag_hub/shift_data[7]/opit_0_L5Q' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_P1735_KEYS' of object 'InsertedJtag/u_ips_jtag_hub/shift_data[8]/opit_0_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[2]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[3]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[4]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[6]/opit_0_inv_AQ' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/ddrc_init_done/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/penable/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/psel/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/CS_reg/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/block_read_valid/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[0]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[1]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[2]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[3]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[4]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[5]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[6]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[7]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[8]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[9]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[10]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[11]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[12]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[13]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[14]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[15]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/clk_div[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/cmd_req_error/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/send_data[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/send_data[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/send_data[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/send_data[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/send_data[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/send_data[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/send_data[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/send_data[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state_1/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state_3/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state_4/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state_5/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state_6/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state_7/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state_8/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state_10/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state_12/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state_13/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state_14/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state_15/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state_16/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state_17/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/wr_data_cnt[0]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/wr_data_cnt[1]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/wr_data_cnt[2]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/wr_data_cnt[3]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/wr_data_cnt[4]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/wr_data_cnt[5]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/wr_data_cnt[6]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/wr_data_cnt[7]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/wr_data_cnt[8]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/wr_data_cnt[9]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/block_read_req/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd[16]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd[17]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd[18]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd[19]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd[20]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd[21]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd[22]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd[23]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd[24]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd[25]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd[26]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd[27]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd[28]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd[29]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd[30]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd[31]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd[32]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd[33]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd[34]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd[35]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd[36]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd[37]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd[38]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd[39]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd[40]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd[41]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd[43]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd[44]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd[45]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len[2]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_req/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/sd_init_done/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/state_2/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/state_3/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/state_4/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/state_5/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/state_6/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/state_10/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/state_11/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/state_12/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/spi_master_m0/DCLK_reg/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/spi_master_m0/MISO_shift[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/spi_master_m0/MISO_shift[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/spi_master_m0/MISO_shift[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/spi_master_m0/MISO_shift[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/spi_master_m0/MISO_shift[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/spi_master_m0/MISO_shift[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/spi_master_m0/MISO_shift[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/spi_master_m0/MISO_shift[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/spi_master_m0/MOSI_shift[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/spi_master_m0/MOSI_shift[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/spi_master_m0/MOSI_shift[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/spi_master_m0/MOSI_shift[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/spi_master_m0/MOSI_shift[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/spi_master_m0/MOSI_shift[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/spi_master_m0/MOSI_shift[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/spi_master_m0/MOSI_shift[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/spi_master_m0/clk_cnt[0]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/spi_master_m0/clk_cnt[1]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/spi_master_m0/clk_cnt[2]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/spi_master_m0/clk_cnt[3]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/spi_master_m0/clk_cnt[4]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/spi_master_m0/clk_cnt[5]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/spi_master_m0/clk_cnt[6]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/spi_master_m0/clk_cnt[7]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/spi_master_m0/clk_cnt[8]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/spi_master_m0/clk_cnt[9]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/spi_master_m0/clk_cnt[10]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/spi_master_m0/clk_cnt[11]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/spi_master_m0/clk_cnt[12]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/spi_master_m0/clk_cnt[13]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/spi_master_m0/clk_cnt[14]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/spi_master_m0/clk_cnt[15]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/spi_master_m0/clk_edge_cnt[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/spi_master_m0/clk_edge_cnt[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/spi_master_m0/clk_edge_cnt[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/spi_master_m0/clk_edge_cnt[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/spi_master_m0/clk_edge_cnt[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/spi_master_m0/state_0/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/spi_master_m0/state_1/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/spi_master_m0/state_2/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/spi_master_m0/state_3/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'sd_card_weight_inst/sd_card_top_m0/spi_master_m0/state_4/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_rst_cnt[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_rst_cnt[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_rst_cnt[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_rst_cnt[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_rst_cnt[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/init_axi_reset0/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/rst_cnt[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/rst_cnt[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/rst_cnt[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/rst_cnt[4]/opit_0_inv_L5Q' is overwritten by new value.
Device mapping done.
Total device mapping takes 0.890625 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 0        | 30            | 0                   
| IOCKDLY               | 0        | 24            | 0                   
| FF                    | 1608     | 26304         | 7                   
| LUT                   | 2815     | 17536         | 17                  
| Distributed RAM       | 0        | 4440          | 0                   
| DLL                   | 2        | 6             | 34                  
| DQSL                  | 5        | 18            | 28                  
| DRM                   | 5        | 48            | 11                  
| FUSECODE              | 0        | 1             | 0                   
| IO                    | 90       | 240           | 38                  
| IOCKDIV               | 1        | 12            | 9                   
| IOCKGATE              | 2        | 12            | 17                  
| IPAL                  | 0        | 1             | 0                   
| PLL                   | 2        | 6             | 34                  
| RCKB                  | 0        | 24            | 0                   
| SCANCHAIN             | 1        | 4             | 25                  
| START                 | 0        | 1             | 0                   
| USCM                  | 8        | 20            | 40                  
| HMEMC                 | 1        | 2             | 50                  
| OSC                   | 0        | 1             | 0                   
| ADC                   | 0        | 1             | 0                   
| CRYSTAL               | 0        | 6             | 0                   
| FLSIF                 | 0        | 1             | 0                   
| RESCAL                | 0        | 6             | 0                   
| UDID                  | 0        | 1             | 0                   
+-------------------------------------------------------------------------+

Design 'top' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file F:/pds_project/ConvKing/device_map/top.pcf has been covered.
Action dev_map: Real time elapsed is 5.000 sec
Action dev_map: CPU time elapsed is 4.016 sec
Current time: Mon May  9 13:50:21 2022
Action dev_map: Peak memory pool usage is 201,965,568 bytes
Process "Device Map" done.


Process "Place & Route" started.
Current time: Mon May  9 13:50:21 2022
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file F:/pds_project/ConvKing/testparam.txt cannot open.
Starting placement and routing flow. (CPU time elapsed 0h:00m:00s)
Reading design from devmap DB.
Building architecture floorplan logic view.
Executing : apply_constraint -f F:/pds_project/ConvKing/device_map/top.pcf
Executing : def_port cmos_scl -LOC J14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP -DRIVE 4 -SLEW FAST
Executing : def_port cmos_scl -LOC J14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP -DRIVE 4 -SLEW FAST successfully.
Executing : def_port cmos_sda -LOC J15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP -DRIVE 4 -SLEW FAST
Executing : def_port cmos_sda -LOC J15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP -DRIVE 4 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[0]} -LOC T8 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[0]} -LOC T8 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[1]} -LOC T6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[1]} -LOC T6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[2]} -LOC R6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[2]} -LOC R6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[3]} -LOC R9 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[3]} -LOC R9 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[4]} -LOC T9 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[4]} -LOC T9 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[5]} -LOC N4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[5]} -LOC N4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[6]} -LOC N5 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[6]} -LOC N5 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[7]} -LOC P6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[7]} -LOC P6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[8]} -LOC T4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[8]} -LOC T4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[9]} -LOC V9 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[9]} -LOC V9 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[10]} -LOC U9 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[10]} -LOC U9 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[11]} -LOC V7 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[11]} -LOC V7 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[12]} -LOC U7 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[12]} -LOC U7 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[13]} -LOC V6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[13]} -LOC V6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[14]} -LOC U6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[14]} -LOC U6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[15]} -LOC V5 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[15]} -LOC V5 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dqs_ch0[0]} -LOC N6 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dqs_ch0[0]} -LOC N6 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dqs_ch0[1]} -LOC U8 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dqs_ch0[1]} -LOC U8 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dqsn_ch0[0]} -LOC N7 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dqsn_ch0[0]} -LOC N7 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dqsn_ch0[1]} -LOC V8 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dqsn_ch0[1]} -LOC V8 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port cmos_xclk -LOC H13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4 -SLEW FAST -OPEN_DRAIN OFF
Executing : def_port cmos_xclk -LOC H13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4 -SLEW FAST -OPEN_DRAIN OFF successfully.
Executing : def_port {led_out[0]} -LOC U10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4 -SLEW FAST -OPEN_DRAIN OFF
Executing : def_port {led_out[0]} -LOC U10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4 -SLEW FAST -OPEN_DRAIN OFF successfully.
Executing : def_port {led_out[1]} -LOC V10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4 -SLEW FAST -OPEN_DRAIN OFF
Executing : def_port {led_out[1]} -LOC V10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4 -SLEW FAST -OPEN_DRAIN OFF successfully.
Executing : def_port {led_out[2]} -LOC U11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4 -SLEW FAST -OPEN_DRAIN OFF
Executing : def_port {led_out[2]} -LOC U11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4 -SLEW FAST -OPEN_DRAIN OFF successfully.
Executing : def_port led_t -LOC V11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4 -SLEW FAST -OPEN_DRAIN OFF
Executing : def_port led_t -LOC V11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4 -SLEW FAST -OPEN_DRAIN OFF successfully.
Executing : def_port {pad_addr_ch0[0]} -LOC M4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[0]} -LOC M4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[1]} -LOC M3 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[1]} -LOC M3 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[2]} -LOC P2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[2]} -LOC P2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[3]} -LOC P1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[3]} -LOC P1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[4]} -LOC L5 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[4]} -LOC L5 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[5]} -LOC M5 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[5]} -LOC M5 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[6]} -LOC N2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[6]} -LOC N2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[7]} -LOC N1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[7]} -LOC N1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[8]} -LOC K4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[8]} -LOC K4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[9]} -LOC M1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[9]} -LOC M1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[10]} -LOC M6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[10]} -LOC M6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[11]} -LOC L1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[11]} -LOC L1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[12]} -LOC K2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[12]} -LOC K2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[13]} -LOC K1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[13]} -LOC K1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[14]} -LOC J2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[14]} -LOC J2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[15]} -LOC J1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[15]} -LOC J1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_ba_ch0[0]} -LOC U2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_ba_ch0[0]} -LOC U2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_ba_ch0[1]} -LOC U1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_ba_ch0[1]} -LOC U1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_ba_ch0[2]} -LOC T2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_ba_ch0[2]} -LOC T2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_casn_ch0 -LOC T1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_casn_ch0 -LOC T1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_cke_ch0 -LOC L4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_cke_ch0 -LOC L4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_csn_ch0 -LOC R1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_csn_ch0 -LOC R1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_ddr_clk_w -LOC U3 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_ddr_clk_w -LOC U3 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_ddr_clkn_w -LOC V3 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_ddr_clkn_w -LOC V3 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dm_rdqs_ch0[0]} -LOC R8 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dm_rdqs_ch0[0]} -LOC R8 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dm_rdqs_ch0[1]} -LOC U5 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dm_rdqs_ch0[1]} -LOC U5 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_loop_out -LOC P8 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_loop_out -LOC P8 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_loop_out_h -LOC U4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_loop_out_h -LOC U4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_odt_ch0 -LOC V2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_odt_ch0 -LOC V2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_rasn_ch0 -LOC R2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_rasn_ch0 -LOC R2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_rstn_ch0 -LOC M2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_rstn_ch0 -LOC M2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_wen_ch0 -LOC V1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_wen_ch0 -LOC V1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port sd_dclk -LOC V13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4 -SLEW FAST -OPEN_DRAIN OFF
Executing : def_port sd_dclk -LOC V13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4 -SLEW FAST -OPEN_DRAIN OFF successfully.
Executing : def_port sd_mosi -LOC U14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4 -SLEW FAST -OPEN_DRAIN OFF
Executing : def_port sd_mosi -LOC U14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4 -SLEW FAST -OPEN_DRAIN OFF successfully.
Executing : def_port sd_ncs -LOC V14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4 -SLEW FAST -OPEN_DRAIN OFF
Executing : def_port sd_ncs -LOC V14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4 -SLEW FAST -OPEN_DRAIN OFF successfully.
Executing : def_port tmds_clk_n -LOC A16 -IOSTANDARD LVTTL33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF
Executing : def_port tmds_clk_n -LOC A16 -IOSTANDARD LVTTL33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF successfully.
Executing : def_port tmds_clk_p -LOC B16 -IOSTANDARD LVTTL33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF
Executing : def_port tmds_clk_p -LOC B16 -IOSTANDARD LVTTL33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF successfully.
Executing : def_port {tmds_data_n[0]} -LOC A14 -IOSTANDARD LVTTL33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF
Executing : def_port {tmds_data_n[0]} -LOC A14 -IOSTANDARD LVTTL33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF successfully.
Executing : def_port {tmds_data_n[1]} -LOC A11 -IOSTANDARD LVTTL33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF
Executing : def_port {tmds_data_n[1]} -LOC A11 -IOSTANDARD LVTTL33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF successfully.
Executing : def_port {tmds_data_n[2]} -LOC A10 -IOSTANDARD LVTTL33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF
Executing : def_port {tmds_data_n[2]} -LOC A10 -IOSTANDARD LVTTL33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF successfully.
Executing : def_port {tmds_data_p[0]} -LOC B14 -IOSTANDARD LVTTL33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF
Executing : def_port {tmds_data_p[0]} -LOC B14 -IOSTANDARD LVTTL33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF successfully.
Executing : def_port {tmds_data_p[1]} -LOC B11 -IOSTANDARD LVTTL33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF
Executing : def_port {tmds_data_p[1]} -LOC B11 -IOSTANDARD LVTTL33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF successfully.
Executing : def_port {tmds_data_p[2]} -LOC B10 -IOSTANDARD LVTTL33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF
Executing : def_port {tmds_data_p[2]} -LOC B10 -IOSTANDARD LVTTL33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF successfully.
Executing : def_port uart_tx -LOC C10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4 -SLEW SLOW -OPEN_DRAIN OFF
Executing : def_port uart_tx -LOC C10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4 -SLEW SLOW -OPEN_DRAIN OFF successfully.
Executing : def_port {cmos_db[0]} -LOC E18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
C: ConstraintEditor-2002: [F:/pds_project/ConvKing/device_map/top.pcf(line number: 74)] | Port cmos_db[0] has been placed at location E18, whose type is share pin.
Executing : def_port {cmos_db[0]} -LOC E18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port {cmos_db[1]} -LOC D18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
C: ConstraintEditor-2002: [F:/pds_project/ConvKing/device_map/top.pcf(line number: 75)] | Port cmos_db[1] has been placed at location D18, whose type is share pin.
Executing : def_port {cmos_db[1]} -LOC D18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port {cmos_db[2]} -LOC F14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
C: ConstraintEditor-2002: [F:/pds_project/ConvKing/device_map/top.pcf(line number: 76)] | Port cmos_db[2] has been placed at location F14, whose type is share pin.
Executing : def_port {cmos_db[2]} -LOC F14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port {cmos_db[3]} -LOC F13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
Executing : def_port {cmos_db[3]} -LOC F13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port {cmos_db[4]} -LOC E17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
C: ConstraintEditor-2002: [F:/pds_project/ConvKing/device_map/top.pcf(line number: 78)] | Port cmos_db[4] has been placed at location E17, whose type is share pin.
Executing : def_port {cmos_db[4]} -LOC E17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port {cmos_db[5]} -LOC D17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
C: ConstraintEditor-2002: [F:/pds_project/ConvKing/device_map/top.pcf(line number: 79)] | Port cmos_db[5] has been placed at location D17, whose type is share pin.
Executing : def_port {cmos_db[5]} -LOC D17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port {cmos_db[6]} -LOC G14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
C: ConstraintEditor-2002: [F:/pds_project/ConvKing/device_map/top.pcf(line number: 80)] | Port cmos_db[6] has been placed at location G14, whose type is share pin.
Executing : def_port {cmos_db[6]} -LOC G14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port {cmos_db[7]} -LOC G13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
C: ConstraintEditor-2002: [F:/pds_project/ConvKing/device_map/top.pcf(line number: 81)] | Port cmos_db[7] has been placed at location G13, whose type is share pin.
Executing : def_port {cmos_db[7]} -LOC G13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port cmos_href -LOC H14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
C: ConstraintEditor-2002: [F:/pds_project/ConvKing/device_map/top.pcf(line number: 82)] | Port cmos_href has been placed at location H14, whose type is share pin.
Executing : def_port cmos_href -LOC H14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port cmos_pclk -LOC J17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
Executing : def_port cmos_pclk -LOC J17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port cmos_vsync -LOC J18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
Executing : def_port cmos_vsync -LOC J18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port {key_button[0]} -LOC V12 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
Executing : def_port {key_button[0]} -LOC V12 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port {key_button[1]} -LOC P17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
Executing : def_port {key_button[1]} -LOC P17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port rst_n -LOC U12 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
Executing : def_port rst_n -LOC U12 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port sd_miso -LOC U13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
Executing : def_port sd_miso -LOC U13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port sys_clk -LOC B5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
Executing : def_port sys_clk -LOC B5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port uart_rx -LOC A12 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
C: ConstraintEditor-2001: [F:/pds_project/ConvKing/device_map/top.pcf(line number: 90)] Object 'uart_rx' is dangling, which has no connection. it will be ignored.
Executing : def_port uart_rx -LOC A12 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port weight_ctrl_button -LOC L12 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
Executing : def_port weight_ctrl_button -LOC L12 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_inst_site u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll PLL_82_71
Executing : def_inst_site u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll PLL_82_71 successfully.
W: ConstraintEditor-4019: Port 'pad_loop_in' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'pad_loop_in_h' unspecified I/O constraint.
Executing : apply_constraint -f F:/pds_project/ConvKing/device_map/top.pcf successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 511293


Placement started.
Mapping instance InsertedJtag/u_GTP_SCANCHAIN/scanchain to SCANCHAIN_48_328.
Mapping instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC to HMEMC_16_1.
Mapping instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0 to DQSL_6_96.
Mapping instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0 to DQSL_6_24.
Mapping instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dll_hmemc_dut/gopdll to DLL_7_59.
Mapping instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/opit_0 to DQSL_6_52.
Mapping instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/opit_0 to DQSL_6_148.
Mapping instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/opit_0 to DQSL_6_176.
Mapping instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv to IOCKDIV_6_64.
Mapping instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate to IOCKGATE_6_56.
Mapping instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf02_dut/gopclkgate to IOCKGATE_6_181.
Mapping instance video_pll_m0/u_pll_e1/goppll to PLL_82_51.
Mapping instance cmos_xclkbufg/gopclkbufg to USCM_74_108.
Mapping instance video_clkbufg/gopclkbufg to USCM_74_109.
Mapping instance video_clk5xbufg/gopclkbufg to USCM_74_110.
Mapping instance sys_clkbufg/gopclkbufg to USCM_74_104.
Mapping instance clkbufg_2/gopclkbufg to USCM_74_105.
Mapping instance clkbufg_1/gopclkbufg to USCM_74_106.
Mapping instance cmos_pclkbufg/gopclkbufg to USCM_74_107.
C: Place-2028: GLOBAL_CLOCK: the driver InsertedJtag/u_GTP_SCANCHAIN/scanchain fixed at SCANCHAIN_48_328 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_133.
Pre global placement takes 5.41 sec.
Run super clustering :
	Initial slack -1924.
	2 iterations finished.
	Final slack -1711.
Super clustering done.
Design Utilization : 17%.
Global placement takes 4.25 sec.
Wirelength after global placement is 32477.
Placed fixed instance InsertedJtag/u_GTP_SCANCHAIN/scanchain on SCANCHAIN_48_328.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_133.
Placed fixed instance clkbufg_1/gopclkbufg on USCM_74_106.
Placed fixed instance clkbufg_2/gopclkbufg on USCM_74_105.
Placed fixed group with base inst cmos_db_ibuf[0]/opit_1 on IOL_151_254.
Placed fixed group with base inst cmos_db_ibuf[1]/opit_1 on IOL_151_258.
Placed fixed group with base inst cmos_db_ibuf[2]/opit_1 on IOL_151_242.
Placed fixed group with base inst cmos_db_ibuf[3]/opit_1 on IOL_151_241.
Placed fixed group with base inst cmos_db_ibuf[4]/opit_1 on IOL_151_253.
Placed fixed group with base inst cmos_db_ibuf[5]/opit_1 on IOL_151_257.
Placed fixed group with base inst cmos_db_ibuf[6]/opit_1 on IOL_151_234.
Placed fixed group with base inst cmos_db_ibuf[7]/opit_1 on IOL_151_233.
Placed fixed group with base inst cmos_href_ibuf/opit_1 on IOL_151_226.
Placed fixed group with base inst cmos_pclk_ibuf/opit_1 on IOL_151_173.
Placed fixed instance cmos_pclkbufg/gopclkbufg on USCM_74_107.
Placed fixed group with base inst cmos_vsync_ibuf/opit_1 on IOL_151_174.
Placed fixed group with base inst cmos_xclk_obuf/opit_1 on IOL_151_225.
Placed fixed instance cmos_xclkbufg/gopclkbufg on USCM_74_108.
Placed fixed group with base inst dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft0/opit_1_IOL on IOL_151_298.
Placed fixed group with base inst dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft1/opit_1_IOL on IOL_151_350.
Placed fixed group with base inst dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft2/opit_1_IOL on IOL_151_338.
Placed fixed group with base inst dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft3/opit_1_IOL on IOL_151_322.
Placed fixed group with base inst dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft4/opit_1_IOL on IOL_151_297.
Placed fixed group with base inst dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL on IOL_151_349.
Placed fixed group with base inst dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL on IOL_151_337.
Placed fixed group with base inst dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft7/opit_1_IOL on IOL_151_321.
Placed fixed group with base inst i2c_config_m0.i2c_scl_tri/opit_1 on IOL_151_209.
Placed fixed group with base inst i2c_config_m0.i2c_sda_tri/opit_1 on IOL_151_210.
Placed fixed group with base inst key_button_ibuf[0]/opit_1 on IOL_151_105.
Placed fixed group with base inst key_button_ibuf[1]/opit_1 on IOL_151_46.
Placed fixed group with base inst led_out_obuf[0]/opit_1 on IOL_151_114.
Placed fixed group with base inst led_out_obuf[1]/opit_1 on IOL_151_113.
Placed fixed group with base inst led_out_obuf[2]/opit_1 on IOL_151_102.
Placed fixed group with base inst led_t_obuf/opit_1 on IOL_151_101.
Placed fixed group with base inst rst_n_ibuf/opit_1 on IOL_151_106.
Placed fixed group with base inst sd_dclk_obuf/opit_1 on IOL_151_109.
Placed fixed group with base inst sd_miso_ibuf/opit_1 on IOL_151_110.
Placed fixed group with base inst sd_mosi_obuf/opit_1 on IOL_151_38.
Placed fixed group with base inst sd_ncs_obuf/opit_1 on IOL_151_37.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_7_298.
Placed fixed instance sys_clkbufg/gopclkbufg on USCM_74_104.
Placed fixed instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dll_hmemc_dut/gopdll on DLL_7_59.
Placed fixed instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0 on DQSL_6_24.
Placed fixed instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/opit_0 on DQSL_6_52.
Placed fixed instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0 on DQSL_6_96.
Placed fixed instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/opit_0 on DQSL_6_148.
Placed fixed instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/opit_0 on DQSL_6_176.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/genblk2.iob_08_09_dut/opit_2_O on IOL_7_22.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/genblk3.iob_30_31_dut/opit_2_O on IOL_7_102.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_01_dut/opit_1 on IOL_7_6.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_02_dut/opit_1_IOL on IOL_7_9.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_16_17_dut/opit_3_IOL on IOL_7_46.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_18_dut/opit_1_IOL on IOL_7_49.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_19_dut/opit_1_IOL on IOL_7_50.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_20_dut/opit_1_IOL on IOL_7_73.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_21_dut/opit_1_IOL on IOL_7_74.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_22_dut/opit_1_IOL on IOL_7_77.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_23_dut/opit_1_IOL on IOL_7_78.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_24_dut/opit_1_IOL on IOL_7_81.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_25_dut/opit_1_IOL on IOL_7_82.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_37_dut/opit_1_IOL on IOL_7_114.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_39_dut/opit_1 on IOL_7_118.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_40_dut/opit_1_IOL on IOL_7_129.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_41_dut/opit_1_IOL on IOL_7_130.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_42_dut/opit_1_IOL on IOL_7_133.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_43_dut/opit_1_IOL on IOL_7_134.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_44_dut/opit_1_IOL on IOL_7_137.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_45_dut/opit_1_IOL on IOL_7_138.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_46_dut/opit_1_IOL on IOL_7_141.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_47_dut/opit_1_IOL on IOL_7_142.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_48_dut/opit_1_IOL on IOL_7_145.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_49_dut/opit_1_IOL on IOL_7_146.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_50_dut/opit_1 on IOL_7_157.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_51_dut/opit_1_IOL on IOL_7_158.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_52_dut/opit_1_IOL on IOL_7_161.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_55_dut/opit_1_IOL on IOL_7_166.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_56_dut/opit_1_IOL on IOL_7_169.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_57_dut/opit_1_IOL on IOL_7_170.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_58_dut/opit_1_IOL on IOL_7_173.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_59_dut/opit_1_IOL on IOL_7_174.
Placed fixed instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate on IOCKGATE_6_56.
Placed fixed instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf02_dut/gopclkgate on IOCKGATE_6_181.
Placed fixed instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv on IOCKDIV_6_64.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO on IOL_7_10.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO on IOL_7_13.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO on IOL_7_14.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr6_dut/gateop_inv_IO on IOL_7_17.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr7_dut/gateop_inv_IO on IOL_7_18.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr10_dut/gateop_inv_IO on IOL_7_33.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr11_dut/gateop_inv_IO on IOL_7_34.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO on IOL_7_37.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr27_dut/gateop_inv_IO on IOL_7_86.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr28_dut/gateop_inv_IO on IOL_7_89.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr29_dut/gateop_inv_IO on IOL_7_90.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr32_dut/gateop_inv_IO on IOL_7_105.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr33_dut/gateop_inv_IO on IOL_7_106.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr34_dut/gateop_inv_IO on IOL_7_109.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr35_dut/gateop_inv_IO on IOL_7_110.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr36_dut/gateop_inv_IO on IOL_7_113.
Placed fixed instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC on HMEMC_16_1.
Placed fixed instance u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll on PLL_82_71.
Placed fixed group with base inst uart_tx_obuf/opit_1 on IOL_151_361.
Placed fixed instance video_clk5xbufg/gopclkbufg on USCM_74_110.
Placed fixed instance video_clkbufg/gopclkbufg on USCM_74_109.
Placed fixed instance video_pll_m0/u_pll_e1/goppll on PLL_82_51.
Placed fixed group with base inst weight_ctrl_button_ibuf/opit_1 on IOL_151_161.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_2_144.
Placed fixed instance BKCL_auto_2 on BKCL_2_20.
Placed fixed instance BKCL_auto_3 on BKCL_154_268.
Placed fixed instance BKCL_auto_4 on BKCL_154_144.
Placed fixed instance BKCL_auto_5 on BKCL_154_20.
Placed instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dll_hmemc_dut/gopdll(gopDLL) on DLL_7_59, and placed u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0(gopDQS_DDC) on DQSL_6_24.
Placed instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dll_hmemc_dut/gopdll(gopDLL) on DLL_7_59, and placed u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/opit_0(gopDQS_DDC) on DQSL_6_52.
Placed instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dll_hmemc_dut/gopdll(gopDLL) on DLL_7_59, and placed u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0(gopDQS_DDC) on DQSL_6_96.
Placed instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dll_hmemc_dut/gopdll(gopDLL) on DLL_7_59, and placed u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/opit_0(gopDQS_DDC) on DQSL_6_148.
Placed instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dll_hmemc_dut/gopdll(gopDLL) on DLL_7_59, and placed u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/opit_0(gopDQS_DDC) on DQSL_6_176.
Forbidden IOL_7_38.
Forbidden IOL_7_41.
Forbidden IOL_7_42.
Forbidden IOL_7_85.
Forbidden IOL_7_162.
Forbidden IOL_7_165.
Wirelength after Macro cell placement is 33262.
Macro cell placement takes 0.02 sec.
Run super clustering :
	Initial slack -1924.
	2 iterations finished.
	Final slack -1711.
Super clustering done.
Design Utilization : 17%.
Wirelength after post global placement is 32351.
Post global placement takes 4.75 sec.
Wirelength after legalization is 34327.
Legalization takes 0.36 sec.
Worst slack before Replication Place is -1209.
Wirelength after replication placement is 34327.
Legalized cost -1209.000000.
The detailed placement ends at 11th iteration.
Wirelength after detailed placement is 34741.
Timing-driven detailed placement takes 1.84 sec.
C: Place-2032: The vccio(3.3) and iostandard(LVCMOS33) of instance(u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_00_dut/opit_0) in bank(BANKL2) has been changed to vccio(1.5) and iostandard(LVCMOS15).
C: Place-2032: The vccio(3.3) and iostandard(LVCMOS33) of instance(u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_38_dut/opit_0) in bank(BANKL2) has been changed to vccio(1.5) and iostandard(LVCMOS15).
Placement done.
Total placement takes 17.00 sec.
Finished placement. (CPU time elapsed 0h:00m:18s)

Routing started.
Building routing graph takes 0.94 sec.
Worst slack is -1107.
Processing design graph takes 0.45 sec.
Total memory for routing:
	49.275322 M.
Total nets for routing : 4533.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 124 nets, it takes 0.02 sec.
Unrouted nets 164 at the end of iteration 0.
Unrouted nets 110 at the end of iteration 1.
Unrouted nets 57 at the end of iteration 2.
Unrouted nets 41 at the end of iteration 3.
Unrouted nets 18 at the end of iteration 4.
Unrouted nets 10 at the end of iteration 5.
Unrouted nets 8 at the end of iteration 6.
Unrouted nets 2 at the end of iteration 7.
Unrouted nets 5 at the end of iteration 8.
Unrouted nets 1 at the end of iteration 9.
Unrouted nets 2 at the end of iteration 10.
Unrouted nets 2 at the end of iteration 11.
Unrouted nets 1 at the end of iteration 12.
Unrouted nets 1 at the end of iteration 13.
Unrouted nets 2 at the end of iteration 14.
Unrouted nets 2 at the end of iteration 15.
Unrouted nets 2 at the end of iteration 16.
Unrouted nets 2 at the end of iteration 17.
Unrouted nets 3 at the end of iteration 18.
Unrouted nets 2 at the end of iteration 19.
Unrouted nets 1 at the end of iteration 20.
Unrouted nets 1 at the end of iteration 21.
Unrouted nets 1 at the end of iteration 22.
Unrouted nets 2 at the end of iteration 23.
Unrouted nets 1 at the end of iteration 24.
Unrouted nets 1 at the end of iteration 25.
Unrouted nets 1 at the end of iteration 26.
Unrouted nets 1 at the end of iteration 27.
Unrouted nets 1 at the end of iteration 28.
Unrouted nets 1 at the end of iteration 29.
Unrouted nets 1 at the end of iteration 30.
Unrouted nets 1 at the end of iteration 31.
Unrouted nets 1 at the end of iteration 32.
Unrouted nets 1 at the end of iteration 33.
Unrouted nets 2 at the end of iteration 34.
Unrouted nets 0 at the end of iteration 35.
Global Routing step 2 processed 311 nets, it takes 0.97 sec.
Unrouted nets 16 at the end of iteration 0.
Unrouted nets 4 at the end of iteration 1.
Unrouted nets 0 at the end of iteration 2.
Global Routing step 3 processed 427 nets, it takes 0.38 sec.
Global routing takes 1.36 sec.
Total 4734 subnets.
    forward max bucket size 35308 , backward 610.
        Unrouted nets 2471 at the end of iteration 0.
    route iteration 0, CPU time elapsed 2.203125 sec.
    forward max bucket size 470 , backward 735.
        Unrouted nets 1921 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.687500 sec.
    forward max bucket size 353 , backward 754.
        Unrouted nets 1429 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.625000 sec.
    forward max bucket size 359 , backward 661.
        Unrouted nets 1038 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.531250 sec.
    forward max bucket size 35475 , backward 744.
        Unrouted nets 779 at the end of iteration 4.
    route iteration 4, CPU time elapsed 1.671875 sec.
    forward max bucket size 478 , backward 290.
        Unrouted nets 573 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.203125 sec.
    forward max bucket size 432 , backward 306.
        Unrouted nets 381 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.218750 sec.
    forward max bucket size 421 , backward 305.
        Unrouted nets 247 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.093750 sec.
    forward max bucket size 581 , backward 354.
        Unrouted nets 163 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.062500 sec.
    forward max bucket size 488 , backward 293.
        Unrouted nets 123 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.062500 sec.
    forward max bucket size 577 , backward 291.
        Unrouted nets 78 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.031250 sec.
    forward max bucket size 527 , backward 79.
        Unrouted nets 53 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.031250 sec.
    forward max bucket size 482 , backward 83.
        Unrouted nets 30 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.031250 sec.
    forward max bucket size 483 , backward 74.
        Unrouted nets 15 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.015625 sec.
    forward max bucket size 131 , backward 31.
        Unrouted nets 4 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.015625 sec.
    forward max bucket size 16 , backward 18.
        Unrouted nets 0 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.015625 sec.
C: Route-2036: The clock path from InsertedJtag/u_GTP_SCANCHAIN/scanchain:TCK_USER to clkbufg_0/gopclkbufg:CLK is routed by SRB.
Detailed routing takes 6.53 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
I: Route-6001: Insert route through in CLMA_146_225.
I: Route-6001: Insert route through in CLMA_78_108.
I: Route-6001: Insert route through in CLMA_30_164.
I: Route-6001: Insert route through in RCKB_7_61.
I: Route-6001: Insert route through in RCKB_7_60.
I: Route-6001: Insert route through in RCKB_7_63.
    Annotate routing result again.
Finish routing takes 0.75 sec.
Used srb routing arc is 36190.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 10.58 sec.


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                   
| Use of APM               | 0        | 30            | 0                   
| Use of BKCL              | 6        | 6             | 100                 
| Use of CLMA              | 781      | 3274          | 24                  
|   FF                     | 1253     | 19644         | 6                   
|   LUT                    | 2228     | 13096         | 17                  
|   LUT-FF pairs           | 647      | 13096         | 5                   
| Use of CLMS              | 236      | 1110          | 21                  
|   FF                     | 355      | 6660          | 5                   
|   LUT                    | 654      | 4440          | 15                  
|   LUT-FF pairs           | 160      | 4440          | 4                   
|   Distributed RAM        | 0        | 4440          | 0                   
| Use of CRYSTAL           | 0        | 6             | 0                   
| Use of DLL               | 2        | 6             | 33                  
| Use of DQSL              | 5        | 18            | 28                  
| Use of DRM               | 5        | 48            | 10                  
| Use of FLSIF             | 0        | 1             | 0                   
| Use of FUSECODE          | 0        | 1             | 0                   
| Use of HARD0N1           | 0        | 2745          | 0                   
| Use of HMEMC             | 1        | 2             | 50                  
| Use of IO                | 90       | 240           | 38                  
|   IOBD                   | 45       | 120           | 38                  
|   IOBR                   | 1        | 6             | 17                  
|   IOBS                   | 44       | 114           | 39                  
| Use of IOCKDIV           | 1        | 12            | 8                   
| Use of IOCKDLY           | 0        | 24            | 0                   
| Use of IOCKGATE          | 2        | 12            | 17                  
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                   
| Use of IOL               | 90       | 240           | 38                  
| Use of IPAL              | 0        | 1             | 0                   
| Use of MFG_TEST          | 0        | 1             | 0                   
| Use of OSC               | 0        | 1             | 0                   
| Use of PLL               | 2        | 6             | 33                  
| Use of PREGMUX_TEST      | 0        | 6             | 0                   
| Use of RCKB              | 3        | 24            | 13                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                   
| Use of RESCAL            | 0        | 6             | 0                   
| Use of SCANCHAIN         | 1        | 4             | 25                  
| Use of START             | 1        | 1             | 100                 
| Use of UDID              | 0        | 1             | 0                   
| Use of USCM              | 8        | 20            | 40                  
| Use of USCMMUX_TEST      | 0        | 20            | 0                   
| Use of VCKBMUX_TEST      | 0        | 12            | 0                   
+----------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:28s)
Design 'top' has been placed and routed successfully.
Saving design to DB.
Action pnr: Real time elapsed is 34.000 sec
Action pnr: CPU time elapsed is 31.953 sec
Current time: Mon May  9 13:50:54 2022
Action pnr: Peak memory pool usage is 585,953,280 bytes
Finished placement and routing. (CPU time elapsed 0h:00m:28s)
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Mon May  9 13:50:54 2022
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 511293

Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock InsertedJtag/u_GTP_SCANCHAIN/CAPDR_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
Check timing ...
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/genblk2.iob_08_09_dut/opit_2_O/SYSCLK' (gopIOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/genblk3.iob_30_31_dut/opit_2_O/SYSCLK' (gopIOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_02_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_16_17_dut/opit_3_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_18_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_19_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_20_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_21_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_22_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_23_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_24_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_25_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_37_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_40_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_41_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_42_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_43_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_44_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_45_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_46_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_47_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_48_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_49_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_51_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_52_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_55_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_56_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_57_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_58_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_59_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr6_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr7_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr10_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr11_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr27_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr28_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr29_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr32_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr33_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr34_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr35_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr36_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4086: Port 'cmos_scl' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'cmos_scl' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'cmos_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'cmos_sda' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[2]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[3]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[3]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[4]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[5]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[5]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[6]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[6]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[7]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[8]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[8]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[9]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[9]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[10]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[10]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[11]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[11]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[12]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[12]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[13]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[13]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[14]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[14]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[15]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqs_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqs_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqs_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqs_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqsn_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqsn_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqsn_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqsn_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'cmos_xclk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_out[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_out[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_out[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_t' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_casn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_cke_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_csn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ddr_clk_w' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ddr_clkn_w' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_dm_rdqs_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_dm_rdqs_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_loop_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_loop_out_h' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_odt_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_rasn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_rstn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_wen_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'sd_dclk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'sd_mosi' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'sd_ncs' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_clk_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_clk_p' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'uart_tx' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'cmos_db[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_href' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_vsync' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_button[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_button[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'pad_loop_in' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'pad_loop_in_h' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sd_miso' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'uart_rx' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'weight_ctrl_button' is not constrained, it is treated as combinational input.
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.3 <build 62942>)
| Date         : Mon May  9 13:51:01 2022
| Design       : top
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk                  20.000       {0 10}         Declared               617           2  {sys_clk}
 coms_pclk                10.000       {0 5}          Declared                69           0  {cmos_pclk}
 InsertedJtag/u_GTP_SCANCHAIN/CAPDR_Inferred
                          1000.000     {0 500}        Declared                 0           0  {InsertedJtag/u_GTP_SCANCHAIN/scanchain/CAPDR}
 InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred
                          1000.000     {0 500}        Declared                12           0  {InsertedJtag/u_GTP_SCANCHAIN/scanchain/TCK_USER}
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                          15.384       {0 7.692}      Generated (sys_clk)    185           0  {video_pll_m0/u_pll_e1/goppll/CLKOUT0}
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                          3.076        {0 1.538}      Generated (sys_clk)     49           0  {video_pll_m0/u_pll_e1/goppll/CLKOUT1}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                          10.000       {0 5}          Generated (sys_clk)    356           0  {u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3}
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                          20.000       {0 10}         Generated (sys_clk)    159           0  {u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1}
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                          2.500        {0 1.25}       Generated (sys_clk)     21           1  {u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0}
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                          5.000        {0 2.5}        Generated (sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred)
                                                                               1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY_Inferred
                          1000.000     {0 500}        Declared                 8           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/DQSI_DEL}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY_Inferred
                          1000.000     {0 500}        Declared                 8           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0/DQSI_DEL}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                10           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/CLK_R}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/WCLK_DEL}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/WCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/opit_0/CLK_R}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/opit_0/WCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                10           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0/CLK_R}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0/WCLK_DEL}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0/WCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                12           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/opit_0/CLK_R}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                12           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/opit_0/WCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                 5           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/opit_0/CLK_R}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 5           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/opit_0/WCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               InsertedJtag/u_GTP_SCANCHAIN/CAPDR_Inferred
 Inferred_clock_group_0        asynchronous               InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred
 Inferred_clock_group_1        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred
 Inferred_clock_group_2        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred
 Inferred_clock_group_3        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred
 Inferred_clock_group_4        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred
 Inferred_clock_group_5        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred
 Inferred_clock_group_6        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred
 Inferred_clock_group_7        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY_Inferred
 Inferred_clock_group_8        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred
 Inferred_clock_group_9        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred
 Inferred_clock_group_10       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred
 Inferred_clock_group_11       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred
 Inferred_clock_group_12       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred
 Inferred_clock_group_13       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred
 Inferred_clock_group_14       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred
 Inferred_clock_group_15       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred
 Inferred_clock_group_16       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY_Inferred
 Inferred_clock_group_17       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred
 Inferred_clock_group_18       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred
 Inferred_clock_group_19       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred
 Inferred_clock_group_20       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred
 Inferred_clock_group_21       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred
 Inferred_clock_group_22       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred
 Inferred_clock_group_23       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred
 Inferred_clock_group_24       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK_Inferred
 Inferred_clock_group_25       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred
 Inferred_clock_group_26       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY_Inferred
 Inferred_clock_group_27       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred
 Inferred_clock_group_28       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_Inferred
 Inferred_clock_group_29       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK_Inferred
 Inferred_clock_group_30       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred
 Inferred_clock_group_31       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK_Inferred
 Inferred_clock_group_32       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred
 Inferred_clock_group_33       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred
 Inferred_clock_group_34       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred
 Inferred_clock_group_35       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred
 Inferred_clock_group_36       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred
 Inferred_clock_group_37       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred
 Inferred_clock_group_38       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred
 Inferred_clock_group_39       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred
 Inferred_clock_group_40       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK_Inferred
 Inferred_clock_group_41       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY_Inferred
 Inferred_clock_group_42       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred
 Inferred_clock_group_43       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_Inferred
 Inferred_clock_group_44       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred
 Inferred_clock_group_45       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK_Inferred
 Inferred_clock_group_46       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred
 Inferred_clock_group_47       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK_Inferred
 Inferred_clock_group_48       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred
 Inferred_clock_group_49       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred
 Inferred_clock_group_50       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred
 Inferred_clock_group_51       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred
 Inferred_clock_group_52       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred
 Inferred_clock_group_53       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred
 Inferred_clock_group_54       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred
 Inferred_clock_group_55       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred
 Inferred_clock_group_56       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred
 Inferred_clock_group_57       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred
 Inferred_clock_group_58       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred
 Inferred_clock_group_59       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK_Inferred
 Inferred_clock_group_60       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred
 Inferred_clock_group_61       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK_Inferred
 Inferred_clock_group_62       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred
 Inferred_clock_group_63       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred
 Inferred_clock_group_64       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred
 Inferred_clock_group_65       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                     50.000 MHz     151.515 MHz         20.000          6.600         13.400
 coms_pclk                  100.000 MHz     228.258 MHz         10.000          4.381          5.619
 InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred
                              1.000 MHz     531.350 MHz       1000.000          1.882        998.118
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                             65.003 MHz     156.446 MHz         15.384          6.392          8.992
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                            325.098 MHz     409.333 MHz          3.076          2.443          0.633
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                            100.000 MHz     151.837 MHz         10.000          6.586          3.414
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                             50.000 MHz     131.735 MHz         20.000          7.591         12.409
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                            400.000 MHz    1360.544 MHz          2.500          0.735          1.765
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      7.279       0.000              0           2382
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk                     13.504       0.000              0              1
 coms_pclk              coms_pclk                    5.619       0.000              0            161
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        coms_pclk                    4.725       0.000              0             12
 InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred
                        InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred
                                                   998.118       0.000              0             19
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     8.992       0.000              0            598
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -3.882    -128.395             44             44
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     0.633       0.000              0             93
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                    -1.278     -34.448             28             28
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     3.414       0.000              0           1705
 coms_pclk              sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                    11.047       0.000              0             14
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                    -1.163     -11.617             10             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                    12.409       0.000              0            458
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     2.818       0.000              0             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     1.765       0.000              0             48
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     1.071       0.000              0              9
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.296       0.000              0           2382
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk                      4.714       0.000              0              1
 coms_pclk              coms_pclk                    0.220       0.000              0            161
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        coms_pclk                    2.749       0.000              0             12
 InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred
                        InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred
                                                     0.375       0.000              0             19
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.209       0.000              0            598
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -0.291      -3.166             12             44
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     0.438       0.000              0             93
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                    -0.136      -3.745             28             28
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.176       0.000              0           1705
 coms_pclk              sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                    -3.843     -49.956             14             14
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                    -0.301      -3.003             10             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.316       0.000              0            458
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                    -0.481      -1.489              4             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.415       0.000              0             48
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.840       0.000              0              9
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk                     13.078       0.000              0            106
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        coms_pclk                    4.379       0.000              0             34
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -2.240     -69.443             34             34
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     7.893       0.000              0             72
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                    17.479       0.000              0            128
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk                      3.822       0.000              0            106
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        coms_pclk                    3.015       0.000              0             34
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.185       0.000              0             34
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.663       0.000              0             72
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.323       0.000              0            128
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.013       0.000              0            617
 coms_pclk                                           4.011       0.000              0             69
 InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred
                                                   499.375       0.000              0             12
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     6.778       0.000              0            185
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                    -0.004      -0.032              8             49
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     1.734       0.000              0            356
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     5.734       0.000              0            159
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.392       0.000              0             21
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.820       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY_Inferred
                                                   499.146       0.000              0              8
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY_Inferred
                                                   499.146       0.000              0              8
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK_Inferred
                                                   499.272       0.000              0             10
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY_Inferred
                                                   499.146       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_Inferred
                                                   499.146       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK_Inferred
                                                   499.272       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK_Inferred
                                                   499.146       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK_Inferred
                                                   499.272       0.000              0             10
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY_Inferred
                                                   499.146       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_Inferred
                                                   499.146       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK_Inferred
                                                   499.272       0.000              0             12
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK_Inferred
                                                   499.146       0.000              0             12
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK_Inferred
                                                   499.272       0.000              0              5
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK_Inferred
                                                   499.146       0.000              0              5
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      7.706       0.000              0           2382
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk                     14.553       0.000              0              1
 coms_pclk              coms_pclk                    6.531       0.000              0            161
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        coms_pclk                    5.854       0.000              0             12
 InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred
                        InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred
                                                   998.454       0.000              0             19
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     9.703       0.000              0            598
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -3.422    -110.300             44             44
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     1.119       0.000              0             93
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                    -1.002     -27.039             28             28
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     3.249       0.000              0           1705
 coms_pclk              sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                    10.958       0.000              0             14
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                    -0.913      -9.123             10             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                    13.940       0.000              0            458
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     3.058       0.000              0             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     1.850       0.000              0             48
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     1.767       0.000              0              9
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.307       0.000              0           2382
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk                      4.051       0.000              0              1
 coms_pclk              coms_pclk                    0.261       0.000              0            161
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        coms_pclk                    2.337       0.000              0             12
 InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred
                        InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred
                                                     0.342       0.000              0             19
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.244       0.000              0            598
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -0.171      -1.753             12             44
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     0.369       0.000              0             93
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                    -0.061      -1.637             28             28
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.232       0.000              0           1705
 coms_pclk              sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                    -3.007     -38.702             14             14
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                    -0.178      -1.769             10             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.327       0.000              0            458
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                    -0.152      -0.292              3             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.374       0.000              0             48
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.760       0.000              0              9
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk                     14.144       0.000              0            106
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        coms_pclk                    5.565       0.000              0             34
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -1.822     -55.925             34             34
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     8.273       0.000              0             72
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                    17.940       0.000              0            128
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk                      3.264       0.000              0            106
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        coms_pclk                    2.606       0.000              0             34
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.270       0.000              0             34
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.668       0.000              0             72
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.353       0.000              0            128
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.407       0.000              0            617
 coms_pclk                                           4.403       0.000              0             69
 InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred
                                                   499.484       0.000              0             12
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     7.111       0.000              0            185
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                    -0.025      -0.200              8             49
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     1.811       0.000              0            356
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     5.971       0.000              0            159
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.386       0.000              0             21
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.844       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY_Inferred
                                                   499.146       0.000              0              8
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY_Inferred
                                                   499.146       0.000              0              8
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK_Inferred
                                                   499.272       0.000              0             10
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY_Inferred
                                                   499.146       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_Inferred
                                                   499.146       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK_Inferred
                                                   499.272       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK_Inferred
                                                   499.146       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK_Inferred
                                                   499.272       0.000              0             10
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY_Inferred
                                                   499.146       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_Inferred
                                                   499.146       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK_Inferred
                                                   499.272       0.000              0             12
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK_Inferred
                                                   499.146       0.000              0             12
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK_Inferred
                                                   499.272       0.000              0              5
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK_Inferred
                                                   499.146       0.000              0              5
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : u_uart_top/write_req_ack/opit_0_inv/CLK
Endpoint    : sd_card_weight_inst/pt_read_m0/state_0/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.834
  Launch Clock Delay      :  4.400
  Clock Pessimism Removal :  0.517

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.836       4.400         sys_clk_g        
 CLMA_90_152/CLK                                                           r       u_uart_top/write_req_ack/opit_0_inv/CLK

 CLMA_90_152/Q2                    tco                   0.261       4.661 r       u_uart_top/write_req_ack/opit_0_inv/Q
                                   net (fanout=3)        0.264       4.925         mmc_write_req_ack
 CLMA_90_152/Y2                    td                    0.165       5.090 r       sd_card_weight_inst/pt_read_m0/N420_1_2/gateop_perm/Z
                                   net (fanout=1)        0.414       5.504         sd_card_weight_inst/pt_read_m0/_N6412
 CLMS_86_153/Y2                    td                    0.284       5.788 r       sd_card_weight_inst/pt_read_m0/N420_1_4/gateop/F
                                   net (fanout=1)        0.415       6.203         sd_card_weight_inst/pt_read_m0/_N6414
 CLMS_86_157/Y0                    td                    0.164       6.367 r       sd_card_weight_inst/pt_read_m0/N420_1_6/gateop_perm/Z
                                   net (fanout=5)        0.378       6.745         sd_card_weight_inst/pt_read_m0/N420
 CLMA_90_157/CE                                                            r       sd_card_weight_inst/pt_read_m0/state_0/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.745         Logic Levels: 3  
                                                                                   Logic: 0.874ns(37.271%), Route: 1.471ns(62.729%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (falling edge)                           10.000      10.000 f                        
 B5                                                      0.000      10.000 f       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.020      11.113 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.113         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      11.169 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.113      12.282         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      12.282 f       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.552      13.834         sys_clk_g        
 CLMA_90_157/CLK                                                           f       sd_card_weight_inst/pt_read_m0/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.517      14.351                          
 clock uncertainty                                      -0.050      14.301                          

 Setup time                                             -0.277      14.024                          

 Data required time                                                 14.024                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.024                          
 Data arrival time                                                  -6.745                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.279                          
====================================================================================================

====================================================================================================

Startpoint  : u_uart_top/write_req_ack/opit_0_inv/CLK
Endpoint    : sd_card_weight_inst/pt_read_m0/state_1/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.834
  Launch Clock Delay      :  4.400
  Clock Pessimism Removal :  0.517

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.836       4.400         sys_clk_g        
 CLMA_90_152/CLK                                                           r       u_uart_top/write_req_ack/opit_0_inv/CLK

 CLMA_90_152/Q2                    tco                   0.261       4.661 r       u_uart_top/write_req_ack/opit_0_inv/Q
                                   net (fanout=3)        0.264       4.925         mmc_write_req_ack
 CLMA_90_152/Y2                    td                    0.165       5.090 r       sd_card_weight_inst/pt_read_m0/N420_1_2/gateop_perm/Z
                                   net (fanout=1)        0.414       5.504         sd_card_weight_inst/pt_read_m0/_N6412
 CLMS_86_153/Y2                    td                    0.284       5.788 r       sd_card_weight_inst/pt_read_m0/N420_1_4/gateop/F
                                   net (fanout=1)        0.415       6.203         sd_card_weight_inst/pt_read_m0/_N6414
 CLMS_86_157/Y0                    td                    0.164       6.367 r       sd_card_weight_inst/pt_read_m0/N420_1_6/gateop_perm/Z
                                   net (fanout=5)        0.378       6.745         sd_card_weight_inst/pt_read_m0/N420
 CLMA_90_157/CE                                                            r       sd_card_weight_inst/pt_read_m0/state_1/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.745         Logic Levels: 3  
                                                                                   Logic: 0.874ns(37.271%), Route: 1.471ns(62.729%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (falling edge)                           10.000      10.000 f                        
 B5                                                      0.000      10.000 f       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.020      11.113 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.113         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      11.169 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.113      12.282         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      12.282 f       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.552      13.834         sys_clk_g        
 CLMA_90_157/CLK                                                           f       sd_card_weight_inst/pt_read_m0/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.517      14.351                          
 clock uncertainty                                      -0.050      14.301                          

 Setup time                                             -0.277      14.024                          

 Data required time                                                 14.024                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.024                          
 Data arrival time                                                  -6.745                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.279                          
====================================================================================================

====================================================================================================

Startpoint  : u_uart_top/write_req_ack/opit_0_inv/CLK
Endpoint    : sd_card_weight_inst/pt_read_m0/state_4/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.061  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.842
  Launch Clock Delay      :  4.400
  Clock Pessimism Removal :  0.497

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.836       4.400         sys_clk_g        
 CLMA_90_152/CLK                                                           r       u_uart_top/write_req_ack/opit_0_inv/CLK

 CLMA_90_152/Q2                    tco                   0.261       4.661 r       u_uart_top/write_req_ack/opit_0_inv/Q
                                   net (fanout=3)        0.264       4.925         mmc_write_req_ack
 CLMA_90_152/Y2                    td                    0.165       5.090 r       sd_card_weight_inst/pt_read_m0/N420_1_2/gateop_perm/Z
                                   net (fanout=1)        0.414       5.504         sd_card_weight_inst/pt_read_m0/_N6412
 CLMS_86_153/Y2                    td                    0.284       5.788 r       sd_card_weight_inst/pt_read_m0/N420_1_4/gateop/F
                                   net (fanout=1)        0.415       6.203         sd_card_weight_inst/pt_read_m0/_N6414
 CLMS_86_157/Y0                    td                    0.164       6.367 r       sd_card_weight_inst/pt_read_m0/N420_1_6/gateop_perm/Z
                                   net (fanout=5)        0.245       6.612         sd_card_weight_inst/pt_read_m0/N420
 CLMS_86_153/CE                                                            r       sd_card_weight_inst/pt_read_m0/state_4/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.612         Logic Levels: 3  
                                                                                   Logic: 0.874ns(39.512%), Route: 1.338ns(60.488%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (falling edge)                           10.000      10.000 f                        
 B5                                                      0.000      10.000 f       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.020      11.113 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.113         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      11.169 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.113      12.282         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      12.282 f       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.560      13.842         sys_clk_g        
 CLMS_86_153/CLK                                                           f       sd_card_weight_inst/pt_read_m0/state_4/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.497      14.339                          
 clock uncertainty                                      -0.050      14.289                          

 Setup time                                             -0.277      14.012                          

 Data required time                                                 14.012                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.012                          
 Data arrival time                                                  -6.612                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.400                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/state[0]/opit_0_inv_L6Q_perm/A4
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.272  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.432
  Launch Clock Delay      :  3.788
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.596       3.788         sys_clk_g        
 CLMA_66_256/CLK                                                           r       i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/CLK

 CLMA_66_256/Q0                    tco                   0.223       4.011 f       i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.218       4.229         i2c_config_m0/i2c_master_top_m0/N16 [0]
 CLMA_66_244/A4                                                            f       i2c_config_m0/i2c_master_top_m0/state[0]/opit_0_inv_L6Q_perm/A4

 Data arrival time                                                   4.229         Logic Levels: 0  
                                                                                   Logic: 0.223ns(50.567%), Route: 0.218ns(49.433%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.868       4.432         sys_clk_g        
 CLMA_66_244/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/state[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.372       4.060                          
 clock uncertainty                                       0.000       4.060                          

 Hold time                                              -0.127       3.933                          

 Data required time                                                  3.933                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.933                          
 Data arrival time                                                  -4.229                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.296                          
====================================================================================================

====================================================================================================

Startpoint  : sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/block_read_data[4]/opit_0_inv/CLK
Endpoint    : sd_card_weight_inst/pt_read_m0/file_len[20]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.269  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.470
  Launch Clock Delay      :  3.814
  Clock Pessimism Removal :  -0.387

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (falling edge)                           10.000      10.000 f                        
 B5                                                      0.000      10.000 f       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.020      11.113 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.113         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      11.169 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.113      12.282         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      12.282 f       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.532      13.814         sys_clk_g        
 CLMA_90_172/CLK                                                           f       sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/block_read_data[4]/opit_0_inv/CLK

 CLMA_90_172/Q1                    tco                   0.208      14.022 f       sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/block_read_data[4]/opit_0_inv/Q
                                   net (fanout=11)       0.409      14.431         sd_card_weight_inst/sd_sec_read_data [4]
 CLMS_78_169/CD                                                            f       sd_card_weight_inst/pt_read_m0/file_len[20]/opit_0_inv/D

 Data arrival time                                                  14.431         Logic Levels: 0  
                                                                                   Logic: 0.208ns(33.712%), Route: 0.409ns(66.288%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (falling edge)                           10.000      10.000 f                        
 B5                                                      0.000      10.000 f       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.200      11.293 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.293         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.066      11.359 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.310      12.669         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      12.669 f       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.801      14.470         sys_clk_g        
 CLMS_78_169/CLK                                                           f       sd_card_weight_inst/pt_read_m0/file_len[20]/opit_0_inv/CLK
 clock pessimism                                        -0.387      14.083                          
 clock uncertainty                                       0.000      14.083                          

 Hold time                                               0.033      14.116                          

 Data required time                                                 14.116                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.116                          
 Data arrival time                                                 -14.431                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.315                          
====================================================================================================

====================================================================================================

Startpoint  : sd_card_weight_inst/pt_read_m0/bmp_data[10]/opit_0_inv/CLK
Endpoint    : u_uart_top/uart_write_fifo/U_ipml_fifo_afifo_32i_8o_64depth/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/DA0[11]
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.018  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.445
  Launch Clock Delay      :  3.816
  Clock Pessimism Removal :  -0.611

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (falling edge)                           10.000      10.000 f                        
 B5                                                      0.000      10.000 f       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.020      11.113 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.113         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      11.169 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.113      12.282         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      12.282 f       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.534      13.816         sys_clk_g        
 CLMS_66_169/CLK                                                           f       sd_card_weight_inst/pt_read_m0/bmp_data[10]/opit_0_inv/CLK

 CLMS_66_169/Q0                    tco                   0.208      14.024 f       sd_card_weight_inst/pt_read_m0/bmp_data[10]/opit_0_inv/Q
                                   net (fanout=1)        0.236      14.260         mmc_write_data[10]
 DRM_62_164/DA0[11]                                                        f       u_uart_top/uart_write_fifo/U_ipml_fifo_afifo_32i_8o_64depth/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/DA0[11]

 Data arrival time                                                  14.260         Logic Levels: 0  
                                                                                   Logic: 0.208ns(46.847%), Route: 0.236ns(53.153%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (falling edge)                           10.000      10.000 f                        
 B5                                                      0.000      10.000 f       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.200      11.293 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.293         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.066      11.359 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.310      12.669         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      12.669 f       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.776      14.445         sys_clk_g        
 DRM_62_164/CLKA[0]                                                        f       u_uart_top/uart_write_fifo/U_ipml_fifo_afifo_32i_8o_64depth/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.611      13.834                          
 clock uncertainty                                       0.000      13.834                          

 Hold time                                               0.105      13.939                          

 Data required time                                                 13.939                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.939                          
 Data arrival time                                                 -14.260                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.321                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -3.257  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.788
  Launch Clock Delay      :  7.417
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.847       7.417         ntclkbufg_1      
 CLMS_26_109/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK

 CLMS_26_109/Q1                    tco                   0.261       7.678 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/Q
                                   net (fanout=49)       2.798      10.476         ddr_init_done    
 CLMA_66_256/A4                                                            r       i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/L4

 Data arrival time                                                  10.476         Logic Levels: 0  
                                                                                   Logic: 0.261ns(8.532%), Route: 2.798ns(91.468%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.596      23.788         sys_clk_g        
 CLMA_66_256/CLK                                                           r       i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.372      24.160                          
 clock uncertainty                                      -0.050      24.110                          

 Setup time                                             -0.130      23.980                          

 Data required time                                                 23.980                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.980                          
 Data arrival time                                                 -10.476                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.504                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -2.231  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.441
  Launch Clock Delay      :  6.300
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.569       6.300         ntclkbufg_1      
 CLMS_26_109/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK

 CLMS_26_109/Q1                    tco                   0.223       6.523 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/Q
                                   net (fanout=49)       2.229       8.752         ddr_init_done    
 CLMA_66_256/A4                                                            f       i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/L4

 Data arrival time                                                   8.752         Logic Levels: 0  
                                                                                   Logic: 0.223ns(9.095%), Route: 2.229ns(90.905%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.877       4.441         sys_clk_g        
 CLMA_66_256/CLK                                                           r       i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.372       4.069                          
 clock uncertainty                                       0.050       4.119                          

 Hold time                                              -0.081       4.038                          

 Data required time                                                  4.038                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.038                          
 Data arrival time                                                  -8.752                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.714                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.043  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.338
  Launch Clock Delay      :  3.938
  Clock Pessimism Removal :  0.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N22             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.802       3.938         cmos_pclk_g      
 CLMA_58_72/CLK                                                            r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK

 CLMA_58_72/Q1                     tco                   0.261       4.199 r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.623       4.822         cmos_write_en    
                                                         0.276       5.098 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[0]/opit_0_inv_A2Q20/Cout
                                                         0.000       5.098         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1164
 CLMA_58_56/Y3                     td                    0.380       5.478 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.583       6.061         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [3]
 CLMA_50_52/Y0                     td                    0.164       6.225 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N3[3]/gateop_perm/Z
                                   net (fanout=1)        0.737       6.962         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wwptr [3]
                                                         0.387       7.349 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_0/gateop_A2/Cout
                                                         0.000       7.349         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.co [2]
 CLMA_66_64/COUT                   td                    0.097       7.446 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.446         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.co [6]
 CLMA_66_68/Y0                     td                    0.130       7.576 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_4/gateop_perm/Y
                                   net (fanout=1)        0.520       8.096         _N20             
 CLMA_58_65/A4                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                   8.096         Logic Levels: 4  
                                                                                   Logic: 1.695ns(40.765%), Route: 2.463ns(59.235%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935      10.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056      11.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770      11.824         _N22             
 USCM_74_107/CLK_USCM              td                    0.000      11.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.514      13.338         cmos_pclk_g      
 CLMA_58_65/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.557      13.895                          
 clock uncertainty                                      -0.050      13.845                          

 Setup time                                             -0.130      13.715                          

 Data required time                                                 13.715                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.715                          
 Data arrival time                                                  -8.096                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.619                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[6]/opit_0_L5Q_perm/L4
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.068  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.332
  Launch Clock Delay      :  3.938
  Clock Pessimism Removal :  0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N22             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.802       3.938         cmos_pclk_g      
 CLMA_58_72/CLK                                                            r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK

 CLMA_58_72/Q1                     tco                   0.261       4.199 r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.623       4.822         cmos_write_en    
                                                         0.276       5.098 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[0]/opit_0_inv_A2Q20/Cout
                                                         0.000       5.098         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1164
 CLMA_58_56/COUT                   td                    0.097       5.195 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.195         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1166
                                                         0.060       5.255 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.255         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1168
 CLMA_58_64/Y3                     td                    0.380       5.635 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.617       6.252         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [7]
 CLMA_50_57/A4                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[6]/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.252         Logic Levels: 2  
                                                                                   Logic: 1.074ns(46.413%), Route: 1.240ns(53.587%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935      10.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056      11.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770      11.824         _N22             
 USCM_74_107/CLK_USCM              td                    0.000      11.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.508      13.332         cmos_pclk_g      
 CLMA_50_57/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.538      13.870                          
 clock uncertainty                                      -0.050      13.820                          

 Setup time                                             -0.130      13.690                          

 Data required time                                                 13.690                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.690                          
 Data arrival time                                                  -6.252                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.438                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[5]/opit_0_L5Q_perm/L3
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.063  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.337
  Launch Clock Delay      :  3.938
  Clock Pessimism Removal :  0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N22             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.802       3.938         cmos_pclk_g      
 CLMA_58_72/CLK                                                            r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK

 CLMA_58_72/Q1                     tco                   0.261       4.199 r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.623       4.822         cmos_write_en    
                                                         0.276       5.098 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[0]/opit_0_inv_A2Q20/Cout
                                                         0.000       5.098         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1164
 CLMA_58_56/COUT                   td                    0.097       5.195 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.195         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1166
 CLMA_58_64/Y1                     td                    0.381       5.576 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.455       6.031         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [5]
 CLMA_50_53/A3                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[5]/opit_0_L5Q_perm/L3

 Data arrival time                                                   6.031         Logic Levels: 2  
                                                                                   Logic: 1.015ns(48.495%), Route: 1.078ns(51.505%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935      10.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056      11.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770      11.824         _N22             
 USCM_74_107/CLK_USCM              td                    0.000      11.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.513      13.337         cmos_pclk_g      
 CLMA_50_53/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.538      13.875                          
 clock uncertainty                                      -0.050      13.825                          

 Setup time                                             -0.349      13.476                          

 Data required time                                                 13.476                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.476                          
 Data arrival time                                                  -6.031                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.445                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/pdata_o[13]/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[2]
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.040  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.936
  Launch Clock Delay      :  3.358
  Clock Pessimism Removal :  -0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935       0.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056       1.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.824         _N22             
 USCM_74_107/CLK_USCM              td                    0.000       1.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.534       3.358         cmos_pclk_g      
 CLMA_58_41/CLK                                                            r       cmos_8_16bit_m0/pdata_o[13]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_41/Q1                     tco                   0.223       3.581 f       cmos_8_16bit_m0/pdata_o[13]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.174       3.755         cmos_16bit_data[13]
 DRM_62_40/DA0[2]                                                          f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[2]

 Data arrival time                                                   3.755         Logic Levels: 0  
                                                                                   Logic: 0.223ns(56.171%), Route: 0.174ns(43.829%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N22             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.800       3.936         cmos_pclk_g      
 DRM_62_40/CLKA[0]                                                         r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.538       3.398                          
 clock uncertainty                                       0.000       3.398                          

 Hold time                                               0.137       3.535                          

 Data required time                                                  3.535                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.535                          
 Data arrival time                                                  -3.755                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.220                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/pdata_o[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[6]
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.034  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.936
  Launch Clock Delay      :  3.364
  Clock Pessimism Removal :  -0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935       0.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056       1.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.824         _N22             
 USCM_74_107/CLK_USCM              td                    0.000       1.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.540       3.364         cmos_pclk_g      
 CLMA_66_40/CLK                                                            r       cmos_8_16bit_m0/pdata_o[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_66_40/Q2                     tco                   0.223       3.587 f       cmos_8_16bit_m0/pdata_o[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.236       3.823         cmos_16bit_data[6]
 DRM_62_40/DA0[6]                                                          f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[6]

 Data arrival time                                                   3.823         Logic Levels: 0  
                                                                                   Logic: 0.223ns(48.584%), Route: 0.236ns(51.416%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N22             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.800       3.936         cmos_pclk_g      
 DRM_62_40/CLKA[0]                                                         r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.538       3.398                          
 clock uncertainty                                       0.000       3.398                          

 Hold time                                               0.137       3.535                          

 Data required time                                                  3.535                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.535                          
 Data arrival time                                                  -3.823                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.288                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/pdata_o[12]/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[1]
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.040  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.936
  Launch Clock Delay      :  3.358
  Clock Pessimism Removal :  -0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935       0.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056       1.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.824         _N22             
 USCM_74_107/CLK_USCM              td                    0.000       1.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.534       3.358         cmos_pclk_g      
 CLMA_58_41/CLK                                                            r       cmos_8_16bit_m0/pdata_o[12]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_41/Q3                     tco                   0.223       3.581 f       cmos_8_16bit_m0/pdata_o[12]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.244       3.825         cmos_16bit_data[12]
 DRM_62_40/DA0[1]                                                          f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[1]

 Data arrival time                                                   3.825         Logic Levels: 0  
                                                                                   Logic: 0.223ns(47.752%), Route: 0.244ns(52.248%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N22             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.800       3.936         cmos_pclk_g      
 DRM_62_40/CLKA[0]                                                         r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.538       3.398                          
 clock uncertainty                                       0.000       3.398                          

 Hold time                                               0.137       3.535                          

 Data required time                                                  3.535                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.535                          
 Data arrival time                                                  -3.825                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.290                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -3.980  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.406
  Launch Clock Delay      :  7.386
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       5.573 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.813       7.386         ntclkbufg_2      
 CLMS_66_77/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_66_77/Q2                     tco                   0.261       7.647 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=40)       0.967       8.614         frame_read_write_m0/write_fifo_aclr
 DRM_62_104/RSTA[0]                                                        r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   8.614         Logic Levels: 0  
                                                                                   Logic: 0.261ns(21.254%), Route: 0.967ns(78.746%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935      10.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056      11.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770      11.824         _N22             
 USCM_74_107/CLK_USCM              td                    0.000      11.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.582      13.406         cmos_pclk_g      
 DRM_62_104/CLKA[0]                                                        r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.000      13.406                          
 clock uncertainty                                      -0.050      13.356                          

 Setup time                                             -0.017      13.339                          

 Data required time                                                 13.339                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.339                          
 Data arrival time                                                  -8.614                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.725                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[7]/opit_0/D
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -4.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.344
  Launch Clock Delay      :  7.371
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       5.573 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.798       7.371         ntclkbufg_2      
 CLMS_66_57/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[7]/opit_0_L5Q_perm/CLK

 CLMS_66_57/Q0                     tco                   0.261       7.632 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.805       8.437         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [7]
 CLMS_66_65/M1                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[7]/opit_0/D

 Data arrival time                                                   8.437         Logic Levels: 0  
                                                                                   Logic: 0.261ns(24.484%), Route: 0.805ns(75.516%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935      10.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056      11.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770      11.824         _N22             
 USCM_74_107/CLK_USCM              td                    0.000      11.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.520      13.344         cmos_pclk_g      
 CLMS_66_65/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[7]/opit_0/CLK
 clock pessimism                                         0.000      13.344                          
 clock uncertainty                                      -0.050      13.294                          

 Setup time                                             -0.067      13.227                          

 Data required time                                                 13.227                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.227                          
 Data arrival time                                                  -8.437                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.790                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -4.040  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.346
  Launch Clock Delay      :  7.386
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       5.573 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.813       7.386         ntclkbufg_2      
 CLMS_66_77/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_66_77/Q2                     tco                   0.261       7.647 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=40)       0.799       8.446         frame_read_write_m0/write_fifo_aclr
 DRM_62_40/RSTA[0]                                                         r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   8.446         Logic Levels: 0  
                                                                                   Logic: 0.261ns(24.623%), Route: 0.799ns(75.377%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935      10.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056      11.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770      11.824         _N22             
 USCM_74_107/CLK_USCM              td                    0.000      11.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.522      13.346         cmos_pclk_g      
 DRM_62_40/CLKA[0]                                                         r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.000      13.346                          
 clock uncertainty                                      -0.050      13.296                          

 Setup time                                             -0.017      13.279                          

 Data required time                                                 13.279                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.279                          
 Data arrival time                                                  -8.446                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.833                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[4]/opit_0/D
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -2.325  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.937
  Launch Clock Delay      :  6.262
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       4.734 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.528       6.262         ntclkbufg_2      
 CLMA_70_52/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/CLK

 CLMA_70_52/Q2                     tco                   0.223       6.485 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.235       6.720         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [4]
 CLMA_70_56/M2                                                             f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[4]/opit_0/D

 Data arrival time                                                   6.720         Logic Levels: 0  
                                                                                   Logic: 0.223ns(48.690%), Route: 0.235ns(51.310%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N22             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.801       3.937         cmos_pclk_g      
 CLMA_70_56/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[4]/opit_0/CLK
 clock pessimism                                         0.000       3.937                          
 clock uncertainty                                       0.050       3.987                          

 Hold time                                              -0.016       3.971                          

 Data required time                                                  3.971                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.971                          
 Data arrival time                                                  -6.720                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.749                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[5]/opit_0/D
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -2.325  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.937
  Launch Clock Delay      :  6.262
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       4.734 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.528       6.262         ntclkbufg_2      
 CLMA_70_52/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[5]/opit_0_L5Q_perm/CLK

 CLMA_70_52/Q0                     tco                   0.223       6.485 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.236       6.721         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [5]
 CLMA_70_56/M0                                                             f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[5]/opit_0/D

 Data arrival time                                                   6.721         Logic Levels: 0  
                                                                                   Logic: 0.223ns(48.584%), Route: 0.236ns(51.416%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N22             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.801       3.937         cmos_pclk_g      
 CLMA_70_56/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[5]/opit_0/CLK
 clock pessimism                                         0.000       3.937                          
 clock uncertainty                                       0.050       3.987                          

 Hold time                                              -0.016       3.971                          

 Data required time                                                  3.971                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.971                          
 Data arrival time                                                  -6.721                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.750                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[8]/opit_0/D
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -2.320  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.928
  Launch Clock Delay      :  6.248
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       4.734 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.514       6.248         ntclkbufg_2      
 CLMA_58_57/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/CLK

 CLMA_58_57/Q3                     tco                   0.223       6.471 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.254       6.725         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [8]
 CLMA_58_65/M1                                                             f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[8]/opit_0/D

 Data arrival time                                                   6.725         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.751%), Route: 0.254ns(53.249%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N22             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.792       3.928         cmos_pclk_g      
 CLMA_58_65/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[8]/opit_0/CLK
 clock pessimism                                         0.000       3.928                          
 clock uncertainty                                       0.050       3.978                          

 Hold time                                              -0.016       3.962                          

 Data required time                                                  3.962                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.962                          
 Data arrival time                                                  -6.725                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.763                          
====================================================================================================

====================================================================================================

Startpoint  : InsertedJtag/u_ips_jtag_hub/data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : InsertedJtag/u_ips_jtag_hub/shift_data[8]/opit_0_L5Q_perm/CE
Path Group  : InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.047  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.923
  Launch Clock Delay      :  4.675
  Clock Pessimism Removal :  0.705

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       InsertedJtag/u_GTP_SCANCHAIN/scanchain/TCK_USER
                                   net (fanout=1)        2.867       2.867         debug_drck       
 USCM_74_133/CLK_USCM              td                    0.000       2.867 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=12)       1.808       4.675         ntclkbufg_0      
 CLMA_30_313/CLK                                                           r       InsertedJtag/u_ips_jtag_hub/data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_30_313/Q0                    tco                   0.261       4.936 r       InsertedJtag/u_ips_jtag_hub/data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.455       5.391         InsertedJtag/u_ips_jtag_hub/data_ctrl
 CLMA_30_305/Y1                    td                    0.276       5.667 r       InsertedJtag/u_ips_jtag_hub/N156_1/gateop_perm/Z
                                   net (fanout=5)        0.384       6.051         InsertedJtag/u_ips_jtag_hub/N156
 CLMA_30_297/CECO                  td                    0.118       6.169 r       InsertedJtag/u_ips_jtag_hub/shift_data[7]/opit_0_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.169         _N284            
 CLMA_30_301/CECI                                                          r       InsertedJtag/u_ips_jtag_hub/shift_data[8]/opit_0_L5Q_perm/CE

 Data arrival time                                                   6.169         Logic Levels: 2  
                                                                                   Logic: 0.655ns(43.842%), Route: 0.839ns(56.158%)
----------------------------------------------------------------------------------------------------

 Clock InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000    1000.000 r       InsertedJtag/u_GTP_SCANCHAIN/scanchain/TCK_USER
                                   net (fanout=1)        2.391    1002.391         debug_drck       
 USCM_74_133/CLK_USCM              td                    0.000    1002.391 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=12)       1.532    1003.923         ntclkbufg_0      
 CLMA_30_301/CLK                                                           r       InsertedJtag/u_ips_jtag_hub/shift_data[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.705    1004.628                          
 clock uncertainty                                      -0.050    1004.578                          

 Setup time                                             -0.291    1004.287                          

 Data required time                                               1004.287                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.287                          
 Data arrival time                                                  -6.169                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.118                          
====================================================================================================

====================================================================================================

Startpoint  : InsertedJtag/u_ips_jtag_hub/data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : InsertedJtag/u_ips_jtag_hub/shift_data[5]/opit_0_L5Q_perm/CE
Path Group  : InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.047  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.923
  Launch Clock Delay      :  4.675
  Clock Pessimism Removal :  0.705

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       InsertedJtag/u_GTP_SCANCHAIN/scanchain/TCK_USER
                                   net (fanout=1)        2.867       2.867         debug_drck       
 USCM_74_133/CLK_USCM              td                    0.000       2.867 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=12)       1.808       4.675         ntclkbufg_0      
 CLMA_30_313/CLK                                                           r       InsertedJtag/u_ips_jtag_hub/data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_30_313/Q0                    tco                   0.261       4.936 r       InsertedJtag/u_ips_jtag_hub/data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.455       5.391         InsertedJtag/u_ips_jtag_hub/data_ctrl
 CLMA_30_305/Y1                    td                    0.276       5.667 r       InsertedJtag/u_ips_jtag_hub/N156_1/gateop_perm/Z
                                   net (fanout=5)        0.384       6.051         InsertedJtag/u_ips_jtag_hub/N156
 CLMA_30_297/CECO                  td                    0.118       6.169 r       InsertedJtag/u_ips_jtag_hub/shift_data[7]/opit_0_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.169         _N284            
 CLMA_30_301/CECI                                                          r       InsertedJtag/u_ips_jtag_hub/shift_data[5]/opit_0_L5Q_perm/CE

 Data arrival time                                                   6.169         Logic Levels: 2  
                                                                                   Logic: 0.655ns(43.842%), Route: 0.839ns(56.158%)
----------------------------------------------------------------------------------------------------

 Clock InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000    1000.000 r       InsertedJtag/u_GTP_SCANCHAIN/scanchain/TCK_USER
                                   net (fanout=1)        2.391    1002.391         debug_drck       
 USCM_74_133/CLK_USCM              td                    0.000    1002.391 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=12)       1.532    1003.923         ntclkbufg_0      
 CLMA_30_301/CLK                                                           r       InsertedJtag/u_ips_jtag_hub/shift_data[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.705    1004.628                          
 clock uncertainty                                      -0.050    1004.578                          

 Setup time                                             -0.291    1004.287                          

 Data required time                                               1004.287                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.287                          
 Data arrival time                                                  -6.169                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.118                          
====================================================================================================

====================================================================================================

Startpoint  : InsertedJtag/u_ips_jtag_hub/data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : InsertedJtag/u_ips_jtag_hub/shift_data[4]/opit_0_L5Q_perm/CE
Path Group  : InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.047  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.923
  Launch Clock Delay      :  4.675
  Clock Pessimism Removal :  0.705

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       InsertedJtag/u_GTP_SCANCHAIN/scanchain/TCK_USER
                                   net (fanout=1)        2.867       2.867         debug_drck       
 USCM_74_133/CLK_USCM              td                    0.000       2.867 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=12)       1.808       4.675         ntclkbufg_0      
 CLMA_30_313/CLK                                                           r       InsertedJtag/u_ips_jtag_hub/data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_30_313/Q0                    tco                   0.261       4.936 r       InsertedJtag/u_ips_jtag_hub/data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.455       5.391         InsertedJtag/u_ips_jtag_hub/data_ctrl
 CLMA_30_305/Y1                    td                    0.276       5.667 r       InsertedJtag/u_ips_jtag_hub/N156_1/gateop_perm/Z
                                   net (fanout=5)        0.384       6.051         InsertedJtag/u_ips_jtag_hub/N156
 CLMA_30_297/CECO                  td                    0.118       6.169 r       InsertedJtag/u_ips_jtag_hub/shift_data[7]/opit_0_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.169         _N284            
 CLMA_30_301/CECI                                                          r       InsertedJtag/u_ips_jtag_hub/shift_data[4]/opit_0_L5Q_perm/CE

 Data arrival time                                                   6.169         Logic Levels: 2  
                                                                                   Logic: 0.655ns(43.842%), Route: 0.839ns(56.158%)
----------------------------------------------------------------------------------------------------

 Clock InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000    1000.000 r       InsertedJtag/u_GTP_SCANCHAIN/scanchain/TCK_USER
                                   net (fanout=1)        2.391    1002.391         debug_drck       
 USCM_74_133/CLK_USCM              td                    0.000    1002.391 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=12)       1.532    1003.923         ntclkbufg_0      
 CLMA_30_301/CLK                                                           r       InsertedJtag/u_ips_jtag_hub/shift_data[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.705    1004.628                          
 clock uncertainty                                      -0.050    1004.578                          

 Setup time                                             -0.291    1004.287                          

 Data required time                                               1004.287                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.287                          
 Data arrival time                                                  -6.169                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.118                          
====================================================================================================

====================================================================================================

Startpoint  : InsertedJtag/u_ips_jtag_hub/shift_dr_d/opit_0_inv/CLK
Endpoint    : InsertedJtag/u_ips_jtag_hub/shift/opit_0_inv/D
Path Group  : InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.675
  Launch Clock Delay      :  3.918
  Clock Pessimism Removal :  -0.757

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       InsertedJtag/u_GTP_SCANCHAIN/scanchain/TCK_USER
                                   net (fanout=1)        2.391       2.391         debug_drck       
 USCM_74_133/CLK_USCM              td                    0.000       2.391 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=12)       1.527       3.918         ntclkbufg_0      
 CLMA_30_305/CLK                                                           r       InsertedJtag/u_ips_jtag_hub/shift_dr_d/opit_0_inv/CLK

 CLMA_30_305/Q1                    tco                   0.224       4.142 r       InsertedJtag/u_ips_jtag_hub/shift_dr_d/opit_0_inv/Q
                                   net (fanout=2)        0.139       4.281         InsertedJtag/u_ips_jtag_hub/shift_d
 CLMA_30_305/M0                                                            r       InsertedJtag/u_ips_jtag_hub/shift/opit_0_inv/D

 Data arrival time                                                   4.281         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.708%), Route: 0.139ns(38.292%)
----------------------------------------------------------------------------------------------------

 Clock InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       InsertedJtag/u_GTP_SCANCHAIN/scanchain/TCK_USER
                                   net (fanout=1)        2.867       2.867         debug_drck       
 USCM_74_133/CLK_USCM              td                    0.000       2.867 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=12)       1.808       4.675         ntclkbufg_0      
 CLMA_30_305/CLK                                                           r       InsertedJtag/u_ips_jtag_hub/shift/opit_0_inv/CLK
 clock pessimism                                        -0.757       3.918                          
 clock uncertainty                                       0.000       3.918                          

 Hold time                                              -0.012       3.906                          

 Data required time                                                  3.906                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.906                          
 Data arrival time                                                  -4.281                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.375                          
====================================================================================================

====================================================================================================

Startpoint  : InsertedJtag/u_ips_jtag_hub/data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : InsertedJtag/u_ips_jtag_hub/data_ctrl/opit_0_inv_L5Q_perm/L4
Path Group  : InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.675
  Launch Clock Delay      :  3.918
  Clock Pessimism Removal :  -0.757

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       InsertedJtag/u_GTP_SCANCHAIN/scanchain/TCK_USER
                                   net (fanout=1)        2.391       2.391         debug_drck       
 USCM_74_133/CLK_USCM              td                    0.000       2.391 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=12)       1.527       3.918         ntclkbufg_0      
 CLMA_30_313/CLK                                                           r       InsertedJtag/u_ips_jtag_hub/data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_30_313/Q0                    tco                   0.223       4.141 f       InsertedJtag/u_ips_jtag_hub/data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.144       4.285         InsertedJtag/u_ips_jtag_hub/data_ctrl
 CLMA_30_313/A4                                                            f       InsertedJtag/u_ips_jtag_hub/data_ctrl/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.285         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       InsertedJtag/u_GTP_SCANCHAIN/scanchain/TCK_USER
                                   net (fanout=1)        2.867       2.867         debug_drck       
 USCM_74_133/CLK_USCM              td                    0.000       2.867 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=12)       1.808       4.675         ntclkbufg_0      
 CLMA_30_313/CLK                                                           r       InsertedJtag/u_ips_jtag_hub/data_ctrl/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.757       3.918                          
 clock uncertainty                                       0.000       3.918                          

 Hold time                                              -0.081       3.837                          

 Data required time                                                  3.837                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.837                          
 Data arrival time                                                  -4.285                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.448                          
====================================================================================================

====================================================================================================

Startpoint  : InsertedJtag/u_ips_jtag_hub/shift_data[5]/opit_0_L5Q_perm/CLK
Endpoint    : InsertedJtag/u_ips_jtag_hub/shift_data[4]/opit_0_L5Q_perm/L4
Path Group  : InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.680
  Launch Clock Delay      :  3.923
  Clock Pessimism Removal :  -0.757

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       InsertedJtag/u_GTP_SCANCHAIN/scanchain/TCK_USER
                                   net (fanout=1)        2.391       2.391         debug_drck       
 USCM_74_133/CLK_USCM              td                    0.000       2.391 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=12)       1.532       3.923         ntclkbufg_0      
 CLMA_30_301/CLK                                                           r       InsertedJtag/u_ips_jtag_hub/shift_data[5]/opit_0_L5Q_perm/CLK

 CLMA_30_301/Q1                    tco                   0.223       4.146 f       InsertedJtag/u_ips_jtag_hub/shift_data[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.144       4.290         InsertedJtag/u_ips_jtag_hub/shift_data [5]
 CLMA_30_301/D4                                                            f       InsertedJtag/u_ips_jtag_hub/shift_data[4]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.290         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       InsertedJtag/u_GTP_SCANCHAIN/scanchain/TCK_USER
                                   net (fanout=1)        2.867       2.867         debug_drck       
 USCM_74_133/CLK_USCM              td                    0.000       2.867 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=12)       1.813       4.680         ntclkbufg_0      
 CLMA_30_301/CLK                                                           r       InsertedJtag/u_ips_jtag_hub/shift_data[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.757       3.923                          
 clock uncertainty                                       0.000       3.923                          

 Hold time                                              -0.083       3.840                          

 Data required time                                                  3.840                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.840                          
 Data arrival time                                                  -4.290                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/cnt[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/encb/cnt[3]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.308
  Launch Clock Delay      :  7.422
  Clock Pessimism Removal :  1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       5.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.854       7.422         video_clk        
 CLMA_130_241/CLK                                                          r       dvi_encoder_m0/encb/cnt[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_241/Q1                   tco                   0.261       7.683 r       dvi_encoder_m0/encb/cnt[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=13)       0.432       8.115         dvi_encoder_m0/encb/cnt [4]
 CLMS_126_241/Y0                   td                    0.387       8.502 r       dvi_encoder_m0/encb/N172_5/gateop_perm/Z
                                   net (fanout=1)        0.476       8.978         dvi_encoder_m0/encb/N172
 CLMA_118_241/Y2                   td                    0.284       9.262 r       dvi_encoder_m0/encb/N237_1/gateop_perm/Z
                                   net (fanout=19)       0.543       9.805         dvi_encoder_m0/encb/N228
 CLMA_126_240/Y3                   td                    0.377      10.182 r       dvi_encoder_m0/encb/N243_7[1]/gateop_perm/Z
                                   net (fanout=1)        0.735      10.917         dvi_encoder_m0/encb/nb9 [1]
                                                         0.387      11.304 r       dvi_encoder_m0/encb/N243_8_1/gateop_A2/Cout
                                                         0.000      11.304         dvi_encoder_m0/encb/_N925
 CLMA_126_244/Y2                   td                    0.198      11.502 r       dvi_encoder_m0/encb/N243_8_3/gateop_A2/Y0
                                   net (fanout=2)        0.590      12.092         dvi_encoder_m0/encb/nb6 [2]
 CLMS_126_245/Y3                   td                    0.571      12.663 r       dvi_encoder_m0/encb/N243_5.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.712      13.375         dvi_encoder_m0/encb/nb5 [3]
 CLMA_134_240/B1                                                           r       dvi_encoder_m0/encb/cnt[3]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  13.375         Logic Levels: 5  
                                                                                   Logic: 2.465ns(41.408%), Route: 3.488ns(58.592%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 B5                                                      0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.477         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      16.412 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.412         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      16.468 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      17.576         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      17.576 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.690      19.266         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442      19.708 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405      20.113         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      20.113 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.579      21.692         video_clk        
 CLMA_134_240/CLK                                                          r       dvi_encoder_m0/encb/cnt[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.065      22.757                          
 clock uncertainty                                      -0.150      22.607                          

 Setup time                                             -0.240      22.367                          

 Data required time                                                 22.367                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.367                          
 Data arrival time                                                 -13.375                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.992                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : video_timing_data_m0/vout_data_r[15]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.215  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.319
  Launch Clock Delay      :  7.373
  Clock Pessimism Removal :  0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       5.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.805       7.373         video_clk        
 DRM_62_64/CLKB[0]                                                         r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_62_64/QB0[7]                  tco                   2.006       9.379 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/QB0[7]
                                   net (fanout=1)        3.691      13.070         read_data[15]    
 CLMS_134_257/B1                                                           r       video_timing_data_m0/vout_data_r[15]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  13.070         Logic Levels: 0  
                                                                                   Logic: 2.006ns(35.212%), Route: 3.691ns(64.788%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 B5                                                      0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.477         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      16.412 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.412         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      16.468 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      17.576         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      17.576 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.690      19.266         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442      19.708 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405      20.113         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      20.113 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.590      21.703         video_clk        
 CLMS_134_257/CLK                                                          r       video_timing_data_m0/vout_data_r[15]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.839      22.542                          
 clock uncertainty                                      -0.150      22.392                          

 Setup time                                             -0.240      22.152                          

 Data required time                                                 22.152                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.152                          
 Data arrival time                                                 -13.070                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.082                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encg/cnt[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/encg/cnt[4]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.275
  Launch Clock Delay      :  7.397
  Clock Pessimism Removal :  1.068

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       5.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.829       7.397         video_clk        
 CLMA_138_293/CLK                                                          r       dvi_encoder_m0/encg/cnt[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_138_293/Q1                   tco                   0.261       7.658 r       dvi_encoder_m0/encg/cnt[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.588       8.246         dvi_encoder_m0/encg/cnt [1]
 CLMA_142_292/Y0                   td                    0.387       8.633 r       dvi_encoder_m0/encg/N172_5/gateop_perm/Z
                                   net (fanout=1)        0.443       9.076         dvi_encoder_m0/encg/N172
 CLMS_142_281/Y3                   td                    0.276       9.352 r       dvi_encoder_m0/encg/N237_1/gateop_perm/Z
                                   net (fanout=17)       0.589       9.941         dvi_encoder_m0/encg/N228
 CLMA_138_284/Y0                   td                    0.164      10.105 r       dvi_encoder_m0/encg/N243_7[1]/gateop_perm/Z
                                   net (fanout=1)        0.896      11.001         dvi_encoder_m0/encg/nb9 [1]
                                                         0.387      11.388 r       dvi_encoder_m0/encg/N243_8_1/gateop_A2/Cout
                                                         0.000      11.388         dvi_encoder_m0/encg/_N931
 CLMS_134_293/Y3                   td                    0.380      11.768 r       dvi_encoder_m0/encg/N243_8_3/gateop_A2/Y1
                                   net (fanout=2)        0.422      12.190         dvi_encoder_m0/encg/nb6 [3]
 CLMA_138_292/COUT                 td                    0.431      12.621 r       dvi_encoder_m0/encg/N243_5.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.621         dvi_encoder_m0/encg/dvi_encoder_m0/encg/N243_5.co [4]
 CLMA_138_296/Y0                   td                    0.198      12.819 r       dvi_encoder_m0/encg/N243_5.fsub_5/gateop_perm/Y
                                   net (fanout=1)        0.415      13.234         dvi_encoder_m0/encg/nb5 [4]
 CLMA_142_296/B1                                                           r       dvi_encoder_m0/encg/cnt[4]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  13.234         Logic Levels: 6  
                                                                                   Logic: 2.484ns(42.556%), Route: 3.353ns(57.444%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 B5                                                      0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.477         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      16.412 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.412         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      16.468 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      17.576         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      17.576 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.690      19.266         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442      19.708 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405      20.113         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      20.113 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.546      21.659         video_clk        
 CLMA_142_296/CLK                                                          r       dvi_encoder_m0/encg/cnt[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.068      22.727                          
 clock uncertainty                                      -0.150      22.577                          

 Setup time                                             -0.240      22.337                          

 Data required time                                                 22.337                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.337                          
 Data arrival time                                                 -13.234                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.103                          
====================================================================================================

====================================================================================================

Startpoint  : video_timing_data_m0/color_bar_m0/vs_reg/opit_0_inv_L5Q_perm/CLK
Endpoint    : video_timing_data_m0/color_bar_m0/vs_reg_d0/opit_0_inv/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.283  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.418
  Launch Clock Delay      :  6.296
  Clock Pessimism Removal :  -0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442       4.324 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405       4.729         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.729 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.567       6.296         video_clk        
 CLMA_118_129/CLK                                                          r       video_timing_data_m0/color_bar_m0/vs_reg/opit_0_inv_L5Q_perm/CLK

 CLMA_118_129/Q1                   tco                   0.223       6.519 f       video_timing_data_m0/color_bar_m0/vs_reg/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.253       6.772         video_timing_data_m0/color_bar_m0/vs_reg
 CLMA_118_121/M0                                                           f       video_timing_data_m0/color_bar_m0/vs_reg_d0/opit_0_inv/D

 Data arrival time                                                   6.772         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.849%), Route: 0.253ns(53.151%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       5.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.850       7.418         video_clk        
 CLMA_118_121/CLK                                                          r       video_timing_data_m0/color_bar_m0/vs_reg_d0/opit_0_inv/CLK
 clock pessimism                                        -0.839       6.579                          
 clock uncertainty                                       0.000       6.579                          

 Hold time                                              -0.016       6.563                          

 Data required time                                                  6.563                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.563                          
 Data arrival time                                                  -6.772                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.209                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[2]/opit_0/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[2]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.382
  Launch Clock Delay      :  6.265
  Clock Pessimism Removal :  -1.117

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442       4.324 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405       4.729         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.729 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.536       6.265         video_clk        
 CLMA_86_72/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[2]/opit_0/CLK

 CLMA_86_72/Q1                     tco                   0.223       6.488 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[2]/opit_0/Q
                                   net (fanout=1)        0.144       6.632         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1 [2]
 CLMA_86_72/CD                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[2]/opit_0/D

 Data arrival time                                                   6.632         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       5.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.814       7.382         video_clk        
 CLMA_86_72/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[2]/opit_0/CLK
 clock pessimism                                        -1.117       6.265                          
 clock uncertainty                                       0.000       6.265                          

 Hold time                                               0.033       6.298                          

 Data required time                                                  6.298                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.298                          
 Data arrival time                                                  -6.632                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.334                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[1]/opit_0/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[1]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.382
  Launch Clock Delay      :  6.265
  Clock Pessimism Removal :  -1.117

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442       4.324 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405       4.729         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.729 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.536       6.265         video_clk        
 CLMA_86_72/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[1]/opit_0/CLK

 CLMA_86_72/Q0                     tco                   0.223       6.488 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[1]/opit_0/Q
                                   net (fanout=1)        0.144       6.632         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1 [1]
 CLMA_86_72/AD                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[1]/opit_0/D

 Data arrival time                                                   6.632         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       5.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.814       7.382         video_clk        
 CLMA_86_72/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[1]/opit_0/CLK
 clock pessimism                                        -1.117       6.265                          
 clock uncertainty                                       0.000       6.265                          

 Hold time                                               0.033       6.298                          

 Data required time                                                  6.298                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.298                          
 Data arrival time                                                  -6.632                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.334                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DB0[3]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.579  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.256
  Launch Clock Delay      :  7.433
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19031.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19031.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19032.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   19032.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      2.006   19034.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526   19035.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477   19035.573         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000   19035.573 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.860   19037.433         ntclkbufg_2      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_P5[17]             tco                   1.445   19038.878 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/RDATA_1[43]
                                   net (fanout=1)        1.751   19040.629         rd_burst_data[43]
 DRM_62_64/DB0[3]                                                          r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DB0[3]

 Data arrival time                                               19040.629         Logic Levels: 0  
                                                                                   Logic: 1.445ns(45.213%), Route: 1.751ns(54.787%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19031.036 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.036         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19031.092 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19032.200         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   19032.200 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.690   19033.890         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442   19034.332 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405   19034.737         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19034.737 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.527   19036.264         video_clk        
 DRM_62_64/CLKB[0]                                                         r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.598   19036.862                          
 clock uncertainty                                      -0.150   19036.712                          

 Setup time                                              0.035   19036.747                          

 Data required time                                              19036.747                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19036.747                          
 Data arrival time                                              -19040.629                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.882                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DB0[1]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.579  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.256
  Launch Clock Delay      :  7.433
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19031.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19031.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19032.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   19032.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      2.006   19034.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526   19035.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477   19035.573         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000   19035.573 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.860   19037.433         ntclkbufg_2      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_P5[15]             tco                   1.406   19038.839 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/RDATA_1[41]
                                   net (fanout=1)        1.675   19040.514         rd_burst_data[41]
 DRM_62_64/DB0[1]                                                          r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DB0[1]

 Data arrival time                                               19040.514         Logic Levels: 0  
                                                                                   Logic: 1.406ns(45.635%), Route: 1.675ns(54.365%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19031.036 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.036         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19031.092 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19032.200         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   19032.200 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.690   19033.890         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442   19034.332 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405   19034.737         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19034.737 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.527   19036.264         video_clk        
 DRM_62_64/CLKB[0]                                                         r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.598   19036.862                          
 clock uncertainty                                      -0.150   19036.712                          

 Setup time                                              0.035   19036.747                          

 Data required time                                              19036.747                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19036.747                          
 Data arrival time                                              -19040.514                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.767                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DB0[7]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.579  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.256
  Launch Clock Delay      :  7.433
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19031.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19031.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19032.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   19032.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      2.006   19034.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526   19035.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477   19035.573         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000   19035.573 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.860   19037.433         ntclkbufg_2      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_P4[1]              tco                   1.436   19038.869 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/RDATA_1[47]
                                   net (fanout=1)        1.638   19040.507         rd_burst_data[47]
 DRM_62_64/DB0[7]                                                          r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DB0[7]

 Data arrival time                                               19040.507         Logic Levels: 0  
                                                                                   Logic: 1.436ns(46.714%), Route: 1.638ns(53.286%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19031.036 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.036         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19031.092 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19032.200         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   19032.200 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.690   19033.890         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442   19034.332 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405   19034.737         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19034.737 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.527   19036.264         video_clk        
 DRM_62_64/CLKB[0]                                                         r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.598   19036.862                          
 clock uncertainty                                      -0.150   19036.712                          

 Setup time                                              0.035   19036.747                          

 Data required time                                              19036.747                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19036.747                          
 Data arrival time                                              -19040.507                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.760                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[0]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[0]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.382
  Launch Clock Delay      :  6.270
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19231.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19231.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19232.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   19232.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.690   19233.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447   19234.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405   19234.734         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000   19234.734 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.536   19236.270         ntclkbufg_2      
 CLMS_86_73/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[0]/opit_0_L5Q_perm/CLK

 CLMS_86_73/Q1                     tco                   0.224   19236.494 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.137   19236.631         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [0]
 CLMA_86_72/M1                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[0]/opit_0/D

 Data arrival time                                               19236.631         Logic Levels: 0  
                                                                                   Logic: 0.224ns(62.050%), Route: 0.137ns(37.950%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19231.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19231.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19232.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   19232.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      2.006   19234.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521   19235.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477   19235.568         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19235.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.814   19237.382         video_clk        
 CLMA_86_72/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[0]/opit_0/CLK
 clock pessimism                                        -0.598   19236.784                          
 clock uncertainty                                       0.150   19236.934                          

 Hold time                                              -0.012   19236.922                          

 Data required time                                              19236.922                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19236.922                          
 Data arrival time                                              -19236.631                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.291                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[1]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.382
  Launch Clock Delay      :  6.270
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19231.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19231.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19232.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   19232.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.690   19233.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447   19234.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405   19234.734         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000   19234.734 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.536   19236.270         ntclkbufg_2      
 CLMS_86_73/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[1]/opit_0_L5Q_perm/CLK

 CLMS_86_73/Q0                     tco                   0.224   19236.494 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.137   19236.631         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [1]
 CLMA_86_72/M0                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[1]/opit_0/D

 Data arrival time                                               19236.631         Logic Levels: 0  
                                                                                   Logic: 0.224ns(62.050%), Route: 0.137ns(37.950%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19231.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19231.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19232.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   19232.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      2.006   19234.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521   19235.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477   19235.568         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19235.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.814   19237.382         video_clk        
 CLMA_86_72/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[1]/opit_0/CLK
 clock pessimism                                        -0.598   19236.784                          
 clock uncertainty                                       0.150   19236.934                          

 Hold time                                              -0.012   19236.922                          

 Data required time                                              19236.922                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19236.922                          
 Data arrival time                                              -19236.631                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.291                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[2]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[2]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.382
  Launch Clock Delay      :  6.270
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19231.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19231.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19232.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   19232.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.690   19233.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447   19234.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405   19234.734         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000   19234.734 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.536   19236.270         ntclkbufg_2      
 CLMS_86_73/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[2]/opit_0_L5Q_perm/CLK

 CLMS_86_73/Q2                     tco                   0.224   19236.494 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.137   19236.631         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [2]
 CLMA_86_72/M2                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[2]/opit_0/D

 Data arrival time                                               19236.631         Logic Levels: 0  
                                                                                   Logic: 0.224ns(62.050%), Route: 0.137ns(37.950%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19231.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19231.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19232.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   19232.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      2.006   19234.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521   19235.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477   19235.568         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19235.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.814   19237.382         video_clk        
 CLMA_86_72/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[2]/opit_0/CLK
 clock pessimism                                        -0.598   19236.784                          
 clock uncertainty                                       0.150   19236.934                          

 Hold time                                              -0.012   19236.922                          

 Data required time                                              19236.922                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19236.922                          
 Data arrival time                                              -19236.631                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.291                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[0]/opit_0_L5Q/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft7/opit_1_IOL/D[1]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.083  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.283
  Launch Clock Delay      :  7.434
  Clock Pessimism Removal :  1.068

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523       5.093 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         video_clk5x_w    
 USCM_74_110/CLK_USCM              td                    0.000       5.570 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.864       7.434         video_clk5x      
 CLMA_118_252/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[0]/opit_0_L5Q/CLK

 CLMA_118_252/Q0                   tco                   0.261       7.695 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[0]/opit_0_L5Q/Q
                                   net (fanout=2)        1.340       9.035         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l [0]
 CLMA_146_316/Y0                   td                    0.164       9.199 r       dvi_encoder_m0/serdes_4b_10to1_m0/N86/gateop_perm/Z
                                   net (fanout=1)        0.289       9.488         dvi_encoder_m0/serdes_4b_10to1_m0/N86
 IOL_151_321/TX_DATA[1]                                                    r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft7/opit_1_IOL/D[1]

 Data arrival time                                                   9.488         Logic Levels: 1  
                                                                                   Logic: 0.425ns(20.691%), Route: 1.629ns(79.309%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         3.076       3.076 r                        
 B5                                                      0.000       3.076 r       sys_clk (port)   
                                   net (fanout=1)        0.093       3.169         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       4.104 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       4.104         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       4.160 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       5.268         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       5.268 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.690       6.958         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.444       7.402 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       7.807         video_clk5x_w    
 USCM_74_110/CLK_USCM              td                    0.000       7.807 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.552       9.359         video_clk5x      
 IOL_151_321/CLK_SYS                                                       r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft7/opit_1_IOL/SYSCLK
 clock pessimism                                         1.068      10.427                          
 clock uncertainty                                      -0.150      10.277                          

 Setup time                                             -0.156      10.121                          

 Data required time                                                 10.121                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.121                          
 Data arrival time                                                  -9.488                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.633                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/opit_0_L5Q/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft7/opit_1_IOL/D[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.087  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.283
  Launch Clock Delay      :  7.438
  Clock Pessimism Removal :  1.068

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523       5.093 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         video_clk5x_w    
 USCM_74_110/CLK_USCM              td                    0.000       5.570 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.868       7.438         video_clk5x      
 CLMA_130_257/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/opit_0_L5Q/CLK

 CLMA_130_257/Q0                   tco                   0.261       7.699 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/opit_0_L5Q/Q
                                   net (fanout=2)        0.262       7.961         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h [0]
 CLMA_130_256/Y2                   td                    0.284       8.245 r       dvi_encoder_m0/serdes_4b_10to1_m0/N87/gateop_perm/Z
                                   net (fanout=1)        1.172       9.417         dvi_encoder_m0/serdes_4b_10to1_m0/N87
 IOL_151_321/TX_DATA[0]                                                    r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft7/opit_1_IOL/D[0]

 Data arrival time                                                   9.417         Logic Levels: 1  
                                                                                   Logic: 0.545ns(27.539%), Route: 1.434ns(72.461%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         3.076       3.076 r                        
 B5                                                      0.000       3.076 r       sys_clk (port)   
                                   net (fanout=1)        0.093       3.169         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       4.104 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       4.104         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       4.160 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       5.268         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       5.268 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.690       6.958         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.444       7.402 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       7.807         video_clk5x_w    
 USCM_74_110/CLK_USCM              td                    0.000       7.807 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.552       9.359         video_clk5x      
 IOL_151_321/CLK_SYS                                                       r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft7/opit_1_IOL/SYSCLK
 clock pessimism                                         1.068      10.427                          
 clock uncertainty                                      -0.150      10.277                          

 Setup time                                             -0.156      10.121                          

 Data required time                                                 10.121                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.121                          
 Data arrival time                                                  -9.417                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.704                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[0]/opit_0_L5Q/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/D[1]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.303
  Launch Clock Delay      :  7.404
  Clock Pessimism Removal :  1.068

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523       5.093 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         video_clk5x_w    
 USCM_74_110/CLK_USCM              td                    0.000       5.570 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.834       7.404         video_clk5x      
 CLMA_118_276/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[0]/opit_0_L5Q/CLK

 CLMA_118_276/Q0                   tco                   0.261       7.665 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[0]/opit_0_L5Q/Q
                                   net (fanout=2)        0.263       7.928         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l [0]
 CLMA_118_276/Y1                   td                    0.209       8.137 r       dvi_encoder_m0/serdes_4b_10to1_m0/N77/gateop/Z
                                   net (fanout=1)        1.245       9.382         dvi_encoder_m0/serdes_4b_10to1_m0/N77
 IOL_151_337/TX_DATA[1]                                                    r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/D[1]

 Data arrival time                                                   9.382         Logic Levels: 1  
                                                                                   Logic: 0.470ns(23.761%), Route: 1.508ns(76.239%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         3.076       3.076 r                        
 B5                                                      0.000       3.076 r       sys_clk (port)   
                                   net (fanout=1)        0.093       3.169         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       4.104 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       4.104         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       4.160 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       5.268         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       5.268 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.690       6.958         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.444       7.402 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       7.807         video_clk5x_w    
 USCM_74_110/CLK_USCM              td                    0.000       7.807 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.572       9.379         video_clk5x      
 IOL_151_337/CLK_SYS                                                       r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/SYSCLK
 clock pessimism                                         1.068      10.447                          
 clock uncertainty                                      -0.150      10.297                          

 Setup time                                             -0.156      10.141                          

 Data required time                                                 10.141                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.141                          
 Data arrival time                                                  -9.382                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.759                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[1]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/opit_0_L5Q/L0
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.438
  Launch Clock Delay      :  6.328
  Clock Pessimism Removal :  -1.087

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.444       4.326 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         video_clk5x_w    
 USCM_74_110/CLK_USCM              td                    0.000       4.731 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.597       6.328         video_clk5x      
 CLMA_130_249/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[1]/opit_0_L5Q_perm/CLK

 CLMA_130_249/Q0                   tco                   0.223       6.551 f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.113       6.664         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h [1]
 CLMA_130_257/A0                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/opit_0_L5Q/L0

 Data arrival time                                                   6.664         Logic Levels: 0  
                                                                                   Logic: 0.223ns(66.369%), Route: 0.113ns(33.631%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523       5.093 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         video_clk5x_w    
 USCM_74_110/CLK_USCM              td                    0.000       5.570 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.868       7.438         video_clk5x      
 CLMA_130_257/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/opit_0_L5Q/CLK
 clock pessimism                                        -1.087       6.351                          
 clock uncertainty                                       0.000       6.351                          

 Hold time                                              -0.125       6.226                          

 Data required time                                                  6.226                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.226                          
 Data arrival time                                                  -6.664                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.438                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[3]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[2]/opit_0_L5Q/L0
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.427
  Launch Clock Delay      :  6.317
  Clock Pessimism Removal :  -1.087

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.444       4.326 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         video_clk5x_w    
 USCM_74_110/CLK_USCM              td                    0.000       4.731 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.586       6.317         video_clk5x      
 CLMS_142_265/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[3]/opit_0_L5Q_perm/CLK

 CLMS_142_265/Q0                   tco                   0.223       6.540 f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.114       6.654         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l [3]
 CLMA_142_272/A0                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[2]/opit_0_L5Q/L0

 Data arrival time                                                   6.654         Logic Levels: 0  
                                                                                   Logic: 0.223ns(66.172%), Route: 0.114ns(33.828%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523       5.093 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         video_clk5x_w    
 USCM_74_110/CLK_USCM              td                    0.000       5.570 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.857       7.427         video_clk5x      
 CLMA_142_272/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[2]/opit_0_L5Q/CLK
 clock pessimism                                        -1.087       6.340                          
 clock uncertainty                                       0.000       6.340                          

 Hold time                                              -0.125       6.215                          

 Data required time                                                  6.215                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.215                          
 Data arrival time                                                  -6.654                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.439                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[2]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[4]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.401
  Launch Clock Delay      :  6.287
  Clock Pessimism Removal :  -1.068

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.444       4.326 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         video_clk5x_w    
 USCM_74_110/CLK_USCM              td                    0.000       4.731 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.556       6.287         video_clk5x      
 CLMA_142_288/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[2]/opit_0_L5Q_perm/CLK

 CLMA_142_288/Q0                   tco                   0.223       6.510 f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[2]/opit_0_L5Q_perm/Q
                                   net (fanout=40)       0.253       6.763         dvi_encoder_m0/serdes_4b_10to1_m0/N100 [4]
 CLMA_134_288/M2                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[4]/opit_0/D

 Data arrival time                                                   6.763         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.849%), Route: 0.253ns(53.151%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523       5.093 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         video_clk5x_w    
 USCM_74_110/CLK_USCM              td                    0.000       5.570 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.831       7.401         video_clk5x      
 CLMA_134_288/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[4]/opit_0/CLK
 clock pessimism                                        -1.068       6.333                          
 clock uncertainty                                       0.000       6.333                          

 Hold time                                              -0.016       6.317                          

 Data required time                                                  6.317                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.317                          
 Data arrival time                                                  -6.763                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.446                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encg/dout[8]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[4]/opit_0_L5Q_perm/L0
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.430  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.309
  Launch Clock Delay      :  7.427
  Clock Pessimism Removal :  0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     11814.912   11814.912 r                        
 B5                                                      0.000   11814.912 r       sys_clk (port)   
                                   net (fanout=1)        0.093   11815.005         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   11816.105 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11816.105         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   11816.172 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   11817.476         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   11817.476 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      2.006   11819.482         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521   11820.003 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477   11820.480         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   11820.480 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.859   11822.339         video_clk        
 CLMA_138_269/CLK                                                          r       dvi_encoder_m0/encg/dout[8]/opit_0_inv_L5Q_perm/CLK

 CLMA_138_269/Q3                   tco                   0.261   11822.600 r       dvi_encoder_m0/encg/dout[8]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.261   11822.861         dvi_encoder_m0/red [8]
 CLMA_138_268/A0                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[4]/opit_0_L5Q_perm/L0

 Data arrival time                                               11822.861         Logic Levels: 0  
                                                                                   Logic: 0.261ns(50.000%), Route: 0.261ns(50.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                     11814.916   11814.916 r                        
 B5                                                      0.000   11814.916 r       sys_clk (port)   
                                   net (fanout=1)        0.093   11815.009         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   11815.944 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11815.944         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   11816.000 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   11817.108         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   11817.108 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.690   11818.798         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.444   11819.242 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405   11819.647         video_clk5x_w    
 USCM_74_110/CLK_USCM              td                    0.000   11819.647 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.578   11821.225         video_clk5x      
 CLMA_138_268/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.688   11821.913                          
 clock uncertainty                                      -0.150   11821.763                          

 Setup time                                             -0.180   11821.583                          

 Data required time                                              11821.583                          
----------------------------------------------------------------------------------------------------
 Data required time                                              11821.583                          
 Data arrival time                                              -11822.861                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.278                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encr/dout[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[1]/opit_0_L5Q/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.430  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.303
  Launch Clock Delay      :  7.421
  Clock Pessimism Removal :  0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     11814.912   11814.912 r                        
 B5                                                      0.000   11814.912 r       sys_clk (port)   
                                   net (fanout=1)        0.093   11815.005         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   11816.105 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11816.105         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   11816.172 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   11817.476         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   11817.476 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      2.006   11819.482         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521   11820.003 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477   11820.480         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   11820.480 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.853   11822.333         video_clk        
 CLMA_130_269/CLK                                                          r       dvi_encoder_m0/encr/dout[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_269/Q0                   tco                   0.261   11822.594 r       dvi_encoder_m0/encr/dout[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.262   11822.856         dvi_encoder_m0/green [2]
 CLMA_130_268/C4                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[1]/opit_0_L5Q/L4

 Data arrival time                                               11822.856         Logic Levels: 0  
                                                                                   Logic: 0.261ns(49.904%), Route: 0.262ns(50.096%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                     11814.916   11814.916 r                        
 B5                                                      0.000   11814.916 r       sys_clk (port)   
                                   net (fanout=1)        0.093   11815.009         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   11815.944 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11815.944         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   11816.000 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   11817.108         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   11817.108 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.690   11818.798         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.444   11819.242 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405   11819.647         video_clk5x_w    
 USCM_74_110/CLK_USCM              td                    0.000   11819.647 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.572   11821.219         video_clk5x      
 CLMA_130_268/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[1]/opit_0_L5Q/CLK
 clock pessimism                                         0.688   11821.907                          
 clock uncertainty                                      -0.150   11821.757                          

 Setup time                                             -0.133   11821.624                          

 Data required time                                              11821.624                          
----------------------------------------------------------------------------------------------------
 Data required time                                              11821.624                          
 Data arrival time                                              -11822.856                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.232                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/dout[4]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[2]/opit_0_L5Q/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.430  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.325
  Launch Clock Delay      :  7.443
  Clock Pessimism Removal :  0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     11814.912   11814.912 r                        
 B5                                                      0.000   11814.912 r       sys_clk (port)   
                                   net (fanout=1)        0.093   11815.005         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   11816.105 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11816.105         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   11816.172 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   11817.476         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   11817.476 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      2.006   11819.482         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521   11820.003 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477   11820.480         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   11820.480 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.875   11822.355         video_clk        
 CLMA_126_248/CLK                                                          r       dvi_encoder_m0/encb/dout[4]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_126_248/Q1                   tco                   0.261   11822.616 r       dvi_encoder_m0/encb/dout[4]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        0.261   11822.877         dvi_encoder_m0/blue [4]
 CLMS_126_249/C4                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[2]/opit_0_L5Q/L4

 Data arrival time                                               11822.877         Logic Levels: 0  
                                                                                   Logic: 0.261ns(50.000%), Route: 0.261ns(50.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                     11814.916   11814.916 r                        
 B5                                                      0.000   11814.916 r       sys_clk (port)   
                                   net (fanout=1)        0.093   11815.009         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   11815.944 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11815.944         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   11816.000 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   11817.108         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   11817.108 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.690   11818.798         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.444   11819.242 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405   11819.647         video_clk5x_w    
 USCM_74_110/CLK_USCM              td                    0.000   11819.647 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.594   11821.241         video_clk5x      
 CLMS_126_249/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[2]/opit_0_L5Q/CLK
 clock pessimism                                         0.688   11821.929                          
 clock uncertainty                                      -0.150   11821.779                          

 Setup time                                             -0.133   11821.646                          

 Data required time                                              11821.646                          
----------------------------------------------------------------------------------------------------
 Data required time                                              11821.646                          
 Data arrival time                                              -11822.877                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.231                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/dout[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/opit_0_L5Q/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.434  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.438
  Launch Clock Delay      :  6.316
  Clock Pessimism Removal :  -0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442       4.324 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405       4.729         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.729 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.587       6.316         video_clk        
 CLMA_130_256/CLK                                                          r       dvi_encoder_m0/encb/dout[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_256/Q0                   tco                   0.223       6.539 f       dvi_encoder_m0/encb/dout[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.144       6.683         dvi_encoder_m0/blue [0]
 CLMA_130_257/A4                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/opit_0_L5Q/L4

 Data arrival time                                                   6.683         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523       5.093 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         video_clk5x_w    
 USCM_74_110/CLK_USCM              td                    0.000       5.570 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.868       7.438         video_clk5x      
 CLMA_130_257/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/opit_0_L5Q/CLK
 clock pessimism                                        -0.688       6.750                          
 clock uncertainty                                       0.150       6.900                          

 Hold time                                              -0.081       6.819                          

 Data required time                                                  6.819                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.819                          
 Data arrival time                                                  -6.683                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.136                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/dout[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[1]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.434  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.448
  Launch Clock Delay      :  6.326
  Clock Pessimism Removal :  -0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442       4.324 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405       4.729         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.729 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.597       6.326         video_clk        
 CLMA_130_248/CLK                                                          r       dvi_encoder_m0/encb/dout[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_248/Q0                   tco                   0.223       6.549 f       dvi_encoder_m0/encb/dout[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.144       6.693         dvi_encoder_m0/blue [2]
 CLMA_130_249/A4                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.693         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523       5.093 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         video_clk5x_w    
 USCM_74_110/CLK_USCM              td                    0.000       5.570 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.878       7.448         video_clk5x      
 CLMA_130_249/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.688       6.760                          
 clock uncertainty                                       0.150       6.910                          

 Hold time                                              -0.081       6.829                          

 Data required time                                                  6.829                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.829                          
 Data arrival time                                                  -6.693                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.136                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encr/dout[9]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[4]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.434  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.421
  Launch Clock Delay      :  6.299
  Clock Pessimism Removal :  -0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442       4.324 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405       4.729         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.729 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.570       6.299         video_clk        
 CLMS_134_273/CLK                                                          r       dvi_encoder_m0/encr/dout[9]/opit_0_inv_MUX4TO1Q/CLK

 CLMS_134_273/Q0                   tco                   0.223       6.522 f       dvi_encoder_m0/encr/dout[9]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        0.144       6.666         dvi_encoder_m0/green [9]
 CLMA_134_272/A4                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[4]/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.666         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523       5.093 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         video_clk5x_w    
 USCM_74_110/CLK_USCM              td                    0.000       5.570 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.851       7.421         video_clk5x      
 CLMA_134_272/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.688       6.733                          
 clock uncertainty                                       0.150       6.883                          

 Hold time                                              -0.081       6.802                          

 Data required time                                                  6.802                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.802                          
 Data arrival time                                                  -6.666                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.136                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/Cin
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.344  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.250
  Launch Clock Delay      :  7.433
  Clock Pessimism Removal :  0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       5.573 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.860       7.433         ntclkbufg_2      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_IOL44_RX_DATA[2]   tco                   0.968       8.401 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/WREADY_1
                                   net (fanout=5)        1.495       9.896         s00_axi_wready   
 CLMA_58_85/Y3                     td                    0.169      10.065 r       u_aq_axi_master/N5_5/gateop_perm/Z
                                   net (fanout=2)        0.849      10.914         u_aq_axi_master/N5
                                                         0.276      11.190 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000      11.190         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1176
 CLMA_66_48/Y3                     td                    0.380      11.570 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.418      11.988         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69 [3]
 CLMA_66_44/Y1                     td                    0.169      12.157 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N70[3]/gateop_perm/Z
                                   net (fanout=2)        0.660      12.817         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [3]
                                                         0.442      13.259 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.fsub_4/gateop_A2/Cout
                                                         0.000      13.259         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.co [5]
 CLMS_54_49/COUT                   td                    0.095      13.354 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[6]/opit_0_A2Q1/Cout
                                   net (fanout=1)        0.000      13.354         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.co [7]
 CLMS_54_53/CIN                                                            f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/Cin

 Data arrival time                                                  13.354         Logic Levels: 4  
                                                                                   Logic: 2.499ns(42.206%), Route: 3.422ns(57.794%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      11.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      11.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      12.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      12.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.690      13.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447      14.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      14.734         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000      14.734 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.516      16.250         ntclkbufg_2      
 CLMS_54_53/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/CLK
 clock pessimism                                         0.839      17.089                          
 clock uncertainty                                      -0.150      16.939                          

 Setup time                                             -0.171      16.768                          

 Data required time                                                 16.768                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.768                          
 Data arrival time                                                 -13.354                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.414                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_awvalid/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/AWVALID_1
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.232  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.316
  Launch Clock Delay      :  7.387
  Clock Pessimism Removal :  0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       5.573 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.814       7.387         ntclkbufg_2      
 CLMS_54_85/CLK                                                            r       u_aq_axi_master/reg_awvalid/opit_0_inv_L5Q_perm/CLK

 CLMS_54_85/Q0                     tco                   0.261       7.648 r       u_aq_axi_master/reg_awvalid/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.327       8.975         s00_axi_awvalid  
 HMEMC_16_1/SRB_IOL42_LRS                                                  r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/AWVALID_1

 Data arrival time                                                   8.975         Logic Levels: 0  
                                                                                   Logic: 0.261ns(16.436%), Route: 1.327ns(83.564%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      11.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      11.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      12.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      12.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.690      13.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447      14.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      14.734         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000      14.734 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.582      16.316         ntclkbufg_2      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                         0.839      17.155                          
 clock uncertainty                                      -0.150      17.005                          

 Setup time                                             -4.557      12.448                          

 Data required time                                                 12.448                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.448                          
 Data arrival time                                                  -8.975                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.473                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[6]/opit_0_A2Q1/Cin
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.339  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.255
  Launch Clock Delay      :  7.433
  Clock Pessimism Removal :  0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       5.573 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.860       7.433         ntclkbufg_2      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_IOL44_RX_DATA[2]   tco                   0.968       8.401 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/WREADY_1
                                   net (fanout=5)        1.495       9.896         s00_axi_wready   
 CLMA_58_85/Y3                     td                    0.169      10.065 r       u_aq_axi_master/N5_5/gateop_perm/Z
                                   net (fanout=2)        0.849      10.914         u_aq_axi_master/N5
                                                         0.276      11.190 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000      11.190         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1176
 CLMA_66_48/Y3                     td                    0.380      11.570 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.418      11.988         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69 [3]
 CLMA_66_44/Y1                     td                    0.169      12.157 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N70[3]/gateop_perm/Z
                                   net (fanout=2)        0.660      12.817         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [3]
                                                         0.442      13.259 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.fsub_4/gateop_A2/Cout
                                                         0.000      13.259         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.co [5]
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[6]/opit_0_A2Q1/Cin

 Data arrival time                                                  13.259         Logic Levels: 3  
                                                                                   Logic: 2.404ns(41.263%), Route: 3.422ns(58.737%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      11.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      11.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      12.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      12.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.690      13.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447      14.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      14.734         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000      14.734 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.521      16.255         ntclkbufg_2      
 CLMS_54_49/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[6]/opit_0_A2Q1/CLK
 clock pessimism                                         0.839      17.094                          
 clock uncertainty                                      -0.150      16.944                          

 Setup time                                             -0.164      16.780                          

 Data required time                                                 16.780                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.780                          
 Data arrival time                                                 -13.259                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.521                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_r_len[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ARLEN_1[5]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.311  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.433
  Launch Clock Delay      :  6.283
  Clock Pessimism Removal :  -0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       4.734 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.549       6.283         ntclkbufg_2      
 CLMS_26_93/CLK                                                            r       u_aq_axi_master/reg_r_len[5]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_93/Q1                     tco                   0.223       6.506 f       u_aq_axi_master/reg_r_len[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.389       6.895         s00_axi_arlen[5] 
 HMEMC_16_1/SRB_IOL35_TS_CTRL[1]                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ARLEN_1[5]

 Data arrival time                                                   6.895         Logic Levels: 0  
                                                                                   Logic: 0.223ns(36.438%), Route: 0.389ns(63.562%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       5.573 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.860       7.433         ntclkbufg_2      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                        -0.839       6.594                          
 clock uncertainty                                       0.000       6.594                          

 Hold time                                               0.125       6.719                          

 Data required time                                                  6.719                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.719                          
 Data arrival time                                                  -6.895                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.176                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_rd_adrs[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[5]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.326  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.433
  Launch Clock Delay      :  6.268
  Clock Pessimism Removal :  -0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       4.734 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.534       6.268         ntclkbufg_2      
 CLMA_26_80/CLK                                                            r       u_aq_axi_master/reg_rd_adrs[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_26_80/Q0                     tco                   0.223       6.491 f       u_aq_axi_master/reg_rd_adrs[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.451       6.942         s00_axi_araddr[5]
 HMEMC_16_1/SRB_IOL37_IODLY_CTRL[2]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[5]

 Data arrival time                                                   6.942         Logic Levels: 0  
                                                                                   Logic: 0.223ns(33.086%), Route: 0.451ns(66.914%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       5.573 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.860       7.433         ntclkbufg_2      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                        -0.839       6.594                          
 clock uncertainty                                       0.000       6.594                          

 Hold time                                               0.105       6.699                          

 Data required time                                                  6.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.699                          
 Data arrival time                                                  -6.942                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.243                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_rd_adrs[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[7]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.336  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.433
  Launch Clock Delay      :  6.258
  Clock Pessimism Removal :  -0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       4.734 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.524       6.258         ntclkbufg_2      
 CLMA_26_72/CLK                                                            r       u_aq_axi_master/reg_rd_adrs[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_26_72/Q3                     tco                   0.223       6.481 f       u_aq_axi_master/reg_rd_adrs[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.487       6.968         s00_axi_araddr[7]
 HMEMC_16_1/SRB_IOL36_TX_DATA[6]                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[7]

 Data arrival time                                                   6.968         Logic Levels: 0  
                                                                                   Logic: 0.223ns(31.408%), Route: 0.487ns(68.592%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       5.573 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.860       7.433         ntclkbufg_2      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                        -0.839       6.594                          
 clock uncertainty                                       0.000       6.594                          

 Hold time                                               0.115       6.709                          

 Data required time                                                  6.709                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.709                          
 Data arrival time                                                  -6.968                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.259                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_write_req_gen_m0/write_addr_index[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d0[1]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    2.320  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.257
  Launch Clock Delay      :  3.937
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N22             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.801       3.937         cmos_pclk_g      
 CLMA_50_77/CLK                                                            r       cmos_write_req_gen_m0/write_addr_index[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_77/Q1                     tco                   0.261       4.198 r       cmos_write_req_gen_m0/write_addr_index[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.795       4.993         cmos_write_addr_index[1]
 CLMA_50_76/M1                                                             r       frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d0[1]/opit_0_inv/D

 Data arrival time                                                   4.993         Logic Levels: 0  
                                                                                   Logic: 0.261ns(24.716%), Route: 0.795ns(75.284%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      11.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      11.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      12.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      12.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.690      13.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447      14.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      14.734         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000      14.734 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.523      16.257         ntclkbufg_2      
 CLMA_50_76/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d0[1]/opit_0_inv/CLK
 clock pessimism                                         0.000      16.257                          
 clock uncertainty                                      -0.150      16.107                          

 Setup time                                             -0.067      16.040                          

 Data required time                                                 16.040                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.040                          
 Data arrival time                                                  -4.993                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.047                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_write_req_gen_m0/read_addr_index[1]/opit_0_inv/CLK
Endpoint    : frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d0[1]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    2.317  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.254
  Launch Clock Delay      :  3.937
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N22             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.801       3.937         cmos_pclk_g      
 CLMA_50_77/CLK                                                            r       cmos_write_req_gen_m0/read_addr_index[1]/opit_0_inv/CLK

 CLMA_50_77/Q3                     tco                   0.261       4.198 r       cmos_write_req_gen_m0/read_addr_index[1]/opit_0_inv/Q
                                   net (fanout=1)        0.760       4.958         cmos_read_addr_index[1]
 CLMS_38_77/AD                                                             r       frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d0[1]/opit_0_inv/D

 Data arrival time                                                   4.958         Logic Levels: 0  
                                                                                   Logic: 0.261ns(25.563%), Route: 0.760ns(74.437%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      11.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      11.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      12.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      12.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.690      13.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447      14.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      14.734         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000      14.734 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.520      16.254         ntclkbufg_2      
 CLMS_38_77/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d0[1]/opit_0_inv/CLK
 clock pessimism                                         0.000      16.254                          
 clock uncertainty                                      -0.150      16.104                          

 Setup time                                             -0.032      16.072                          

 Data required time                                                 16.072                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.072                          
 Data arrival time                                                  -4.958                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.114                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[6]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    2.328  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.250
  Launch Clock Delay      :  3.922
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N22             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.786       3.922         cmos_pclk_g      
 CLMA_50_57/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[6]/opit_0_L5Q_perm/CLK

 CLMA_50_57/Q0                     tco                   0.261       4.183 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.732       4.915         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [6]
 CLMS_54_53/M3                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[6]/opit_0/D

 Data arrival time                                                   4.915         Logic Levels: 0  
                                                                                   Logic: 0.261ns(26.284%), Route: 0.732ns(73.716%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      11.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      11.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      12.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      12.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.690      13.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447      14.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      14.734         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000      14.734 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.516      16.250         ntclkbufg_2      
 CLMS_54_53/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[6]/opit_0/CLK
 clock pessimism                                         0.000      16.250                          
 clock uncertainty                                      -0.150      16.100                          

 Setup time                                             -0.067      16.033                          

 Data required time                                                 16.033                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.033                          
 Data arrival time                                                  -4.915                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.118                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[7]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    4.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.362
  Launch Clock Delay      :  3.335
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935       0.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056       1.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.824         _N22             
 USCM_74_107/CLK_USCM              td                    0.000       1.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.511       3.335         cmos_pclk_g      
 CLMA_54_64/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[7]/opit_0_L5Q_perm/CLK

 CLMA_54_64/Q3                     tco                   0.223       3.558 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.144       3.702         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [7]
 CLMS_54_65/AD                                                             f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[7]/opit_0/D

 Data arrival time                                                   3.702         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       5.573 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.789       7.362         ntclkbufg_2      
 CLMS_54_65/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[7]/opit_0/CLK
 clock pessimism                                         0.000       7.362                          
 clock uncertainty                                       0.150       7.512                          

 Hold time                                               0.033       7.545                          

 Data required time                                                  7.545                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.545                          
 Data arrival time                                                  -3.702                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.843                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_write_req_gen_m0/write_addr_index[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d0[0]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    4.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.374
  Launch Clock Delay      :  3.347
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935       0.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056       1.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.824         _N22             
 USCM_74_107/CLK_USCM              td                    0.000       1.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.523       3.347         cmos_pclk_g      
 CLMA_50_77/CLK                                                            r       cmos_write_req_gen_m0/write_addr_index[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_77/Q0                     tco                   0.224       3.571 r       cmos_write_req_gen_m0/write_addr_index[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.140       3.711         cmos_write_addr_index[0]
 CLMA_50_76/M2                                                             r       frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d0[0]/opit_0_inv/D

 Data arrival time                                                   3.711         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.538%), Route: 0.140ns(38.462%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       5.573 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.801       7.374         ntclkbufg_2      
 CLMA_50_76/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d0[0]/opit_0_inv/CLK
 clock pessimism                                         0.000       7.374                          
 clock uncertainty                                       0.150       7.524                          

 Hold time                                              -0.012       7.512                          

 Data required time                                                  7.512                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.512                          
 Data arrival time                                                  -3.711                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.801                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[5]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    4.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.367
  Launch Clock Delay      :  3.337
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935       0.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056       1.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.824         _N22             
 USCM_74_107/CLK_USCM              td                    0.000       1.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.513       3.337         cmos_pclk_g      
 CLMA_50_53/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[5]/opit_0_L5Q_perm/CLK

 CLMA_50_53/Q0                     tco                   0.223       3.560 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.244       3.804         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [5]
 CLMS_54_53/CD                                                             f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[5]/opit_0/D

 Data arrival time                                                   3.804         Logic Levels: 0  
                                                                                   Logic: 0.223ns(47.752%), Route: 0.244ns(52.248%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       5.573 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.794       7.367         ntclkbufg_2      
 CLMS_54_53/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[5]/opit_0/CLK
 clock pessimism                                         0.000       7.367                          
 clock uncertainty                                       0.150       7.517                          

 Hold time                                               0.033       7.550                          

 Data required time                                                  7.550                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.550                          
 Data arrival time                                                  -3.804                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.746                          
====================================================================================================

====================================================================================================

Startpoint  : video_timing_data_m0/read_req/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/frame_fifo_read_m0/read_req_d0/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.286
  Launch Clock Delay      :  7.398
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 B5                                                      0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.085         sys_clk          
 IOBD_0_298/DIN                    td                    1.100     201.185 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.185         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067     201.252 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304     202.556         _N23             
 USCM_74_104/CLK_USCM              td                    0.000     202.556 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      2.006     204.562         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521     205.083 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477     205.560         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000     205.560 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.830     207.390         video_clk        
 CLMA_98_93/CLK                                                            r       video_timing_data_m0/read_req/opit_0_inv_L5Q_perm/CLK

 CLMA_98_93/Q0                     tco                   0.261     207.651 r       video_timing_data_m0/read_req/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.179     207.830         read_req         
 CLMA_98_92/M0                                                             r       frame_read_write_m0/frame_fifo_read_m0/read_req_d0/opit_0_inv/D

 Data arrival time                                                 207.830         Logic Levels: 0  
                                                                                   Logic: 0.261ns(59.318%), Route: 0.179ns(40.682%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                       200.000     200.000 r                        
 B5                                                      0.000     200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935     201.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056     201.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108     202.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000     202.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.690     203.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447     204.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405     204.734         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000     204.734 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.552     206.286         ntclkbufg_2      
 CLMA_98_92/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/read_req_d0/opit_0_inv/CLK
 clock pessimism                                         0.598     206.884                          
 clock uncertainty                                      -0.150     206.734                          

 Setup time                                             -0.067     206.667                          

 Data required time                                                206.667                          
----------------------------------------------------------------------------------------------------
 Data required time                                                206.667                          
 Data arrival time                                                -207.830                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.163                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[9]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.306
  Launch Clock Delay      :  7.418
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 B5                                                      0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.085         sys_clk          
 IOBD_0_298/DIN                    td                    1.100     201.185 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.185         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067     201.252 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304     202.556         _N23             
 USCM_74_104/CLK_USCM              td                    0.000     202.556 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      2.006     204.562         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521     205.083 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477     205.560         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000     205.560 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.850     207.410         video_clk        
 CLMS_78_97/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[9]/opit_0_L5Q_perm/CLK

 CLMS_78_97/Q2                     tco                   0.261     207.671 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.178     207.849         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [9]
 CLMA_78_96/M3                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[9]/opit_0/D

 Data arrival time                                                 207.849         Logic Levels: 0  
                                                                                   Logic: 0.261ns(59.453%), Route: 0.178ns(40.547%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                       200.000     200.000 r                        
 B5                                                      0.000     200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935     201.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056     201.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108     202.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000     202.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.690     203.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447     204.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405     204.734         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000     204.734 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.572     206.306         ntclkbufg_2      
 CLMA_78_96/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[9]/opit_0/CLK
 clock pessimism                                         0.598     206.904                          
 clock uncertainty                                      -0.150     206.754                          

 Setup time                                             -0.067     206.687                          

 Data required time                                                206.687                          
----------------------------------------------------------------------------------------------------
 Data required time                                                206.687                          
 Data arrival time                                                -207.849                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.162                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[8]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.306
  Launch Clock Delay      :  7.418
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 B5                                                      0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.085         sys_clk          
 IOBD_0_298/DIN                    td                    1.100     201.185 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.185         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067     201.252 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304     202.556         _N23             
 USCM_74_104/CLK_USCM              td                    0.000     202.556 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      2.006     204.562         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521     205.083 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477     205.560         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000     205.560 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.850     207.410         video_clk        
 CLMS_78_97/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/CLK

 CLMS_78_97/Q1                     tco                   0.261     207.671 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.178     207.849         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [8]
 CLMA_78_96/M0                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[8]/opit_0/D

 Data arrival time                                                 207.849         Logic Levels: 0  
                                                                                   Logic: 0.261ns(59.453%), Route: 0.178ns(40.547%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                       200.000     200.000 r                        
 B5                                                      0.000     200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935     201.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056     201.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108     202.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000     202.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.690     203.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447     204.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405     204.734         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000     204.734 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.572     206.306         ntclkbufg_2      
 CLMA_78_96/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[8]/opit_0/CLK
 clock pessimism                                         0.598     206.904                          
 clock uncertainty                                      -0.150     206.754                          

 Setup time                                             -0.067     206.687                          

 Data required time                                                206.687                          
----------------------------------------------------------------------------------------------------
 Data required time                                                206.687                          
 Data arrival time                                                -207.849                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.162                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[10]/opit_0_L5Q/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[10]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.524  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.428
  Launch Clock Delay      :  6.306
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442       4.324 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405       4.729         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.729 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.577       6.306         video_clk        
 CLMA_78_100/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[10]/opit_0_L5Q/CLK

 CLMA_78_100/Q0                    tco                   0.224       6.530 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[10]/opit_0_L5Q/Q
                                   net (fanout=1)        0.137       6.667         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [10]
 CLMS_78_101/M0                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[10]/opit_0/D

 Data arrival time                                                   6.667         Logic Levels: 0  
                                                                                   Logic: 0.224ns(62.050%), Route: 0.137ns(37.950%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       5.573 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.855       7.428         ntclkbufg_2      
 CLMS_78_101/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[10]/opit_0/CLK
 clock pessimism                                        -0.598       6.830                          
 clock uncertainty                                       0.150       6.980                          

 Hold time                                              -0.012       6.968                          

 Data required time                                                  6.968                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.968                          
 Data arrival time                                                  -6.667                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.301                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.524  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.403
  Launch Clock Delay      :  6.281
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442       4.324 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405       4.729         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.729 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.552       6.281         video_clk        
 CLMA_78_80/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/CLK

 CLMA_78_80/Q0                     tco                   0.224       6.505 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.137       6.642         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [2]
 CLMS_78_81/M2                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/opit_0/D

 Data arrival time                                                   6.642         Logic Levels: 0  
                                                                                   Logic: 0.224ns(62.050%), Route: 0.137ns(37.950%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       5.573 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.830       7.403         ntclkbufg_2      
 CLMS_78_81/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/opit_0/CLK
 clock pessimism                                        -0.598       6.805                          
 clock uncertainty                                       0.150       6.955                          

 Hold time                                              -0.012       6.943                          

 Data required time                                                  6.943                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.943                          
 Data arrival time                                                  -6.642                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.301                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.524  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.403
  Launch Clock Delay      :  6.281
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442       4.324 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405       4.729         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.729 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.552       6.281         video_clk        
 CLMA_78_80/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[3]/opit_0_L5Q_perm/CLK

 CLMA_78_80/Q1                     tco                   0.224       6.505 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.137       6.642         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [3]
 CLMS_78_81/M0                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/D

 Data arrival time                                                   6.642         Logic Levels: 0  
                                                                                   Logic: 0.224ns(62.050%), Route: 0.137ns(37.950%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       5.573 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.830       7.403         ntclkbufg_2      
 CLMS_78_81/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/CLK
 clock pessimism                                        -0.598       6.805                          
 clock uncertainty                                       0.150       6.955                          

 Hold time                                              -0.012       6.943                          

 Data required time                                                  6.943                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.943                          
 Data arrival time                                                  -6.642                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.301                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[10]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.303
  Launch Clock Delay      :  7.418
  Clock Pessimism Removal :  1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.848       7.418         ntclkbufg_1      
 CLMS_38_117/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK

 CLMS_38_117/Q0                    tco                   0.261       7.679 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=168)      0.509       8.188         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [0]
 CLMA_30_120/Y0                    td                    0.387       8.575 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.629       9.204         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N6605
 CLMA_30_116/Y0                    td                    0.164       9.368 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.266       9.634         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMA_30_116/Y2                    td                    0.165       9.799 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[3]_3/gateop_perm/Z
                                   net (fanout=40)       0.706      10.505         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N5186
 CLMA_50_112/Y0                    td                    0.282      10.787 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[10]/gateop_perm/Z
                                   net (fanout=1)        2.018      12.805         u_ipsl_hmic_h_top/ddrc_paddr [10]
 HMEMC_16_1/SRB_IOL4_IODLY_CTRL[1]                                         r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[10]

 Data arrival time                                                  12.805         Logic Levels: 4  
                                                                                   Logic: 1.259ns(23.371%), Route: 4.128ns(76.629%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.731 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.572      26.303         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         1.065      27.368                          
 clock uncertainty                                      -0.150      27.218                          

 Setup time                                             -2.004      25.214                          

 Data required time                                                 25.214                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.214                          
 Data arrival time                                                 -12.805                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.409                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PWRITE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.303
  Launch Clock Delay      :  7.418
  Clock Pessimism Removal :  1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.848       7.418         ntclkbufg_1      
 CLMS_38_117/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK

 CLMS_38_117/Q0                    tco                   0.261       7.679 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=168)      0.509       8.188         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [0]
 CLMA_30_120/Y0                    td                    0.387       8.575 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.873       9.448         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N6605
 CLMA_30_117/Y2                    td                    0.165       9.613 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N69/gateop_perm/Z
                                   net (fanout=1)        1.954      11.567         u_ipsl_hmic_h_top/ddrc_pwrite
 HMEMC_16_1/SRB_IOL2_TX_DATA[0]                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PWRITE

 Data arrival time                                                  11.567         Logic Levels: 2  
                                                                                   Logic: 0.813ns(19.595%), Route: 3.336ns(80.405%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.731 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.572      26.303         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         1.065      27.368                          
 clock uncertainty                                      -0.150      27.218                          

 Setup time                                             -3.218      24.000                          

 Data required time                                                 24.000                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.000                          
 Data arrival time                                                 -11.567                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.433                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[4]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.303
  Launch Clock Delay      :  7.418
  Clock Pessimism Removal :  1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.848       7.418         ntclkbufg_1      
 CLMS_38_117/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK

 CLMS_38_117/Q0                    tco                   0.261       7.679 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=168)      0.509       8.188         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [0]
 CLMA_30_120/Y0                    td                    0.387       8.575 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.629       9.204         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N6605
 CLMA_30_116/Y0                    td                    0.164       9.368 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.266       9.634         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMA_30_116/Y2                    td                    0.165       9.799 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[3]_3/gateop_perm/Z
                                   net (fanout=40)       0.896      10.695         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N5186
 CLMA_54_92/Y1                     td                    0.382      11.077 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[4]/gateop_perm/Z
                                   net (fanout=1)        1.580      12.657         u_ipsl_hmic_h_top/ddrc_paddr [4]
 HMEMC_16_1/SRB_IOL4_TX_DATA[5]                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[4]

 Data arrival time                                                  12.657         Logic Levels: 4  
                                                                                   Logic: 1.359ns(25.940%), Route: 3.880ns(74.060%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.731 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.572      26.303         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         1.065      27.368                          
 clock uncertainty                                      -0.150      27.218                          

 Setup time                                             -1.855      25.363                          

 Data required time                                                 25.363                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.363                          
 Data arrival time                                                 -12.657                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.706                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_req/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.283  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.432
  Launch Clock Delay      :  6.310
  Clock Pessimism Removal :  -0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.579       6.310         ntclkbufg_1      
 CLMS_26_117/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_req/opit_0_inv_L5Q_perm/CLK

 CLMS_26_117/Q0                    tco                   0.223       6.533 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_req/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.360       6.893         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_req
 CLMA_26_124/M2                                                            f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv/D

 Data arrival time                                                   6.893         Logic Levels: 0  
                                                                                   Logic: 0.223ns(38.250%), Route: 0.360ns(61.750%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.862       7.432         ntclkbufg_1      
 CLMA_26_124/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv/CLK
 clock pessimism                                        -0.839       6.593                          
 clock uncertainty                                       0.000       6.593                          

 Hold time                                              -0.016       6.577                          

 Data required time                                                  6.577                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.577                          
 Data arrival time                                                  -6.893                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.316                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_req_rst_ctrl/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.409
  Launch Clock Delay      :  6.292
  Clock Pessimism Removal :  -1.117

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.561       6.292         ntclkbufg_1      
 CLMA_30_141/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_req_rst_ctrl/opit_0_inv/CLK

 CLMA_30_141/Q1                    tco                   0.224       6.516 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_req_rst_ctrl/opit_0_inv/Q
                                   net (fanout=1)        0.137       6.653         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req_rst_ctrl
 CLMA_30_141/M1                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/D

 Data arrival time                                                   6.653         Logic Levels: 0  
                                                                                   Logic: 0.224ns(62.050%), Route: 0.137ns(37.950%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.839       7.409         ntclkbufg_1      
 CLMA_30_141/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/CLK
 clock pessimism                                        -1.117       6.292                          
 clock uncertainty                                       0.000       6.292                          

 Hold time                                              -0.012       6.280                          

 Data required time                                                  6.280                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.280                          
 Data arrival time                                                  -6.653                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.373                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[6]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[6]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.363
  Launch Clock Delay      :  6.246
  Clock Pessimism Removal :  -1.117

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.515       6.246         ntclkbufg_1      
 CLMA_38_172/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[6]/opit_0_inv/CLK

 CLMA_38_172/Q2                    tco                   0.224       6.470 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[6]/opit_0_inv/Q
                                   net (fanout=1)        0.138       6.608         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1 [6]
 CLMA_38_172/M0                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[6]/opit_0_inv/D

 Data arrival time                                                   6.608         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.878%), Route: 0.138ns(38.122%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.793       7.363         ntclkbufg_1      
 CLMA_38_172/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[6]/opit_0_inv/CLK
 clock pessimism                                        -1.117       6.246                          
 clock uncertainty                                       0.000       6.246                          

 Hold time                                              -0.012       6.234                          

 Data required time                                                  6.234                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.234                          
 Data arrival time                                                  -6.608                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.089  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.305
  Launch Clock Delay      :  5.904
  Clock Pessimism Removal :  0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      16.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      16.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      17.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      17.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      2.006      19.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541      20.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487      20.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306      20.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      20.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      20.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      20.904         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.404      22.308 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.059      23.367         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_132/Y0                    td                    0.164      23.531 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.217      23.748         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
 CLMA_26_132/CE                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  23.748         Logic Levels: 1  
                                                                                   Logic: 1.568ns(55.134%), Route: 1.276ns(44.866%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.731 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.574      26.305         ntclkbufg_1      
 CLMA_26_132/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.688      26.993                          
 clock uncertainty                                      -0.150      26.843                          

 Setup time                                             -0.277      26.566                          

 Data required time                                                 26.566                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.566                          
 Data arrival time                                                 -23.748                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.818                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.089  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.305
  Launch Clock Delay      :  5.904
  Clock Pessimism Removal :  0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      16.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      16.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      17.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      17.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      2.006      19.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541      20.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487      20.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306      20.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      20.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      20.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      20.904         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.404      22.308 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.059      23.367         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_132/Y0                    td                    0.164      23.531 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.217      23.748         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
 CLMS_26_133/CE                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  23.748         Logic Levels: 1  
                                                                                   Logic: 1.568ns(55.134%), Route: 1.276ns(44.866%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.731 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.574      26.305         ntclkbufg_1      
 CLMS_26_133/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.688      26.993                          
 clock uncertainty                                      -0.150      26.843                          

 Setup time                                             -0.277      26.566                          

 Data required time                                                 26.566                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.566                          
 Data arrival time                                                 -23.748                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.818                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.089  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.305
  Launch Clock Delay      :  5.904
  Clock Pessimism Removal :  0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      16.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      16.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      17.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      17.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      2.006      19.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541      20.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487      20.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306      20.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      20.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      20.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      20.904         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.404      22.308 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.059      23.367         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_132/Y0                    td                    0.164      23.531 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.217      23.748         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
 CLMA_26_132/CE                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  23.748         Logic Levels: 1  
                                                                                   Logic: 1.568ns(55.134%), Route: 1.276ns(44.866%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.731 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.574      26.305         ntclkbufg_1      
 CLMA_26_132/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.688      26.993                          
 clock uncertainty                                      -0.150      26.843                          

 Setup time                                             -0.277      26.566                          

 Data required time                                                 26.566                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.566                          
 Data arrival time                                                 -23.748                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.818                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.694  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.397
  Launch Clock Delay      :  5.015
  Clock Pessimism Removal :  -0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459      24.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414      24.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      25.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      25.015         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      25.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      25.015         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[4]   tco                   1.092      26.107 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_REQ
                                   net (fanout=1)        0.304      26.411         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_rst_req
 CLMA_26_92/CD                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/opit_0_inv/D

 Data arrival time                                                  26.411         Logic Levels: 0  
                                                                                   Logic: 1.092ns(78.223%), Route: 0.304ns(21.777%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      21.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      21.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      22.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      22.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      2.006      24.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523      25.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      25.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      25.570 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.827      27.397         ntclkbufg_1      
 CLMA_26_92/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/opit_0_inv/CLK
 clock pessimism                                        -0.688      26.709                          
 clock uncertainty                                       0.150      26.859                          

 Hold time                                               0.033      26.892                          

 Data required time                                                 26.892                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.892                          
 Data arrival time                                                 -26.411                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.481                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.689  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.392
  Launch Clock Delay      :  5.015
  Clock Pessimism Removal :  -0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459      24.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414      24.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      25.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      25.015         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      25.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      25.015         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[6]   tco                   1.030      26.045 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_DONE
                                   net (fanout=2)        0.360      26.405         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_done
 CLMA_26_88/A4                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  26.405         Logic Levels: 0  
                                                                                   Logic: 1.030ns(74.101%), Route: 0.360ns(25.899%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      21.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      21.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      22.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      22.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      2.006      24.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523      25.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      25.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      25.570 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.822      27.392         ntclkbufg_1      
 CLMA_26_88/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.688      26.704                          
 clock uncertainty                                       0.150      26.854                          

 Hold time                                              -0.081      26.773                          

 Data required time                                                 26.773                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.773                          
 Data arrival time                                                 -26.405                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.368                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.689  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.392
  Launch Clock Delay      :  5.015
  Clock Pessimism Removal :  -0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459      24.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414      24.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      25.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      25.015         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      25.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      25.015         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[6]   tco                   1.030      26.045 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_DONE
                                   net (fanout=2)        0.360      26.405         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_done
 CLMA_26_88/B4                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  26.405         Logic Levels: 0  
                                                                                   Logic: 1.030ns(74.101%), Route: 0.360ns(25.899%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      21.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      21.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      22.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      22.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      2.006      24.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523      25.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      25.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      25.570 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.822      27.392         ntclkbufg_1      
 CLMA_26_88/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.688      26.704                          
 clock uncertainty                                       0.150      26.854                          

 Hold time                                              -0.084      26.770                          

 Data required time                                                 26.770                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.770                          
 Data arrival time                                                 -26.405                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.365                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.079
  Launch Clock Delay      :  5.969
  Clock Pessimism Removal :  0.889

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       5.969         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.464       6.433 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       6.433         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   6.433         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       3.528 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.528         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       3.584 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       4.692         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       4.692 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.690       6.382         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       6.841 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       7.255         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       7.515 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.064       7.579         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.889       8.468                          
 clock uncertainty                                      -0.150       8.318                          

 Setup time                                             -0.120       8.198                          

 Data required time                                                  8.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.198                          
 Data arrival time                                                  -6.433                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.765                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.079
  Launch Clock Delay      :  5.969
  Clock Pessimism Removal :  0.889

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       5.969         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.464       6.433 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       6.433         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   6.433         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       3.528 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.528         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       3.584 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       4.692         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       4.692 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.690       6.382         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       6.841 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       7.255         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       7.515 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.064       7.579         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.889       8.468                          
 clock uncertainty                                      -0.150       8.318                          

 Setup time                                             -0.120       8.198                          

 Data required time                                                  8.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.198                          
 Data arrival time                                                  -6.433                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.765                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.079
  Launch Clock Delay      :  5.969
  Clock Pessimism Removal :  0.889

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       5.969         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.464       6.433 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       6.433         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   6.433         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       3.528 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.528         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       3.584 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       4.692         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       4.692 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.690       6.382         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       6.841 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       7.255         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       7.515 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.064       7.579         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.889       8.468                          
 clock uncertainty                                      -0.150       8.318                          

 Setup time                                             -0.120       8.198                          

 Data required time                                                  8.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.198                          
 Data arrival time                                                  -6.433                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.765                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.992
  Launch Clock Delay      :  5.068
  Clock Pessimism Removal :  -0.889

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       4.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       4.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       5.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.053       5.068         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.376       5.444 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       5.444         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   5.444         Logic Levels: 0  
                                                                                   Logic: 0.376ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       5.992         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.889       5.103                          
 clock uncertainty                                       0.000       5.103                          

 Hold time                                              -0.074       5.029                          

 Data required time                                                  5.029                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.029                          
 Data arrival time                                                  -5.444                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.415                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.992
  Launch Clock Delay      :  5.068
  Clock Pessimism Removal :  -0.889

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       4.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       4.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       5.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.053       5.068         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.376       5.444 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       5.444         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   5.444         Logic Levels: 0  
                                                                                   Logic: 0.376ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       5.992         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.889       5.103                          
 clock uncertainty                                       0.000       5.103                          

 Hold time                                              -0.074       5.029                          

 Data required time                                                  5.029                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.029                          
 Data arrival time                                                  -5.444                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.415                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.992
  Launch Clock Delay      :  5.068
  Clock Pessimism Removal :  -0.889

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       4.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       4.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       5.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.053       5.068         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.376       5.444 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       5.444         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   5.444         Logic Levels: 0  
                                                                                   Logic: 0.376ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       5.992         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.889       5.103                          
 clock uncertainty                                       0.000       5.103                          

 Hold time                                              -0.074       5.029                          

 Data required time                                                  5.029                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.029                          
 Data arrival time                                                  -5.444                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.415                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.729  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.015
  Launch Clock Delay      :  7.432
  Clock Pessimism Removal :  0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.862       7.432         ntclkbufg_1      
 CLMA_26_124/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv/CLK

 CLMA_26_124/Q1                    tco                   0.261       7.693 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv/Q
                                   net (fanout=1)        1.221       8.914         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0]
 HMEMC_16_1/SRB_IOL22_TX_DATA[7]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]

 Data arrival time                                                   8.914         Logic Levels: 0  
                                                                                   Logic: 0.261ns(17.611%), Route: 1.221ns(82.389%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       6.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       6.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       7.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       7.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.690       8.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       9.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       9.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      10.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      10.015         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      10.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      10.015         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.688      10.703                          
 clock uncertainty                                      -0.150      10.553                          

 Setup time                                             -0.568       9.985                          

 Data required time                                                  9.985                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.985                          
 Data arrival time                                                  -8.914                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.071                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.729  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.015
  Launch Clock Delay      :  7.432
  Clock Pessimism Removal :  0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.862       7.432         ntclkbufg_1      
 CLMA_26_124/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_26_124/Q0                    tco                   0.261       7.693 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        1.214       8.907         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [1]
 HMEMC_16_1/SRB_IOL22_TX_DATA[6]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]

 Data arrival time                                                   8.907         Logic Levels: 0  
                                                                                   Logic: 0.261ns(17.695%), Route: 1.214ns(82.305%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       6.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       6.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       7.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       7.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.690       8.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       9.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       9.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      10.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      10.015         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      10.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      10.015         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.688      10.703                          
 clock uncertainty                                      -0.150      10.553                          

 Setup time                                             -0.564       9.989                          

 Data required time                                                  9.989                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.989                          
 Data arrival time                                                  -8.907                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.082                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.694  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.015
  Launch Clock Delay      :  7.397
  Clock Pessimism Removal :  0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.827       7.397         ntclkbufg_1      
 CLMA_26_92/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/CLK

 CLMA_26_92/Q3                     tco                   0.261       7.658 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/Q
                                   net (fanout=1)        0.261       7.919         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d
 CLMA_26_92/Y1                     td                    0.276       8.195 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/N20/gateop_perm/Z
                                   net (fanout=1)        0.612       8.807         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_rst_ack
 HMEMC_16_1/SRB_IOL22_TX_DATA[0]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK

 Data arrival time                                                   8.807         Logic Levels: 1  
                                                                                   Logic: 0.537ns(38.085%), Route: 0.873ns(61.915%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       6.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       6.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       7.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       7.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.690       8.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       9.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       9.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      10.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      10.015         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      10.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      10.015         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.688      10.703                          
 clock uncertainty                                      -0.150      10.553                          

 Setup time                                              0.031      10.584                          

 Data required time                                                 10.584                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.584                          
 Data arrival time                                                  -8.807                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.777                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.904
  Launch Clock Delay      :  6.275
  Clock Pessimism Removal :  -0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.544       6.275         ntclkbufg_1      
 CLMA_26_88/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/CLK

 CLMA_26_88/Q0                     tco                   0.223       6.498 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.389       6.887         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_start
 HMEMC_16_1/SRB_IOL22_MIPI_SW_DYN_I
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE

 Data arrival time                                                   6.887         Logic Levels: 0  
                                                                                   Logic: 0.223ns(36.438%), Route: 0.389ns(63.562%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       5.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       5.904         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.688       5.216                          
 clock uncertainty                                       0.150       5.366                          

 Hold time                                               0.681       6.047                          

 Data required time                                                  6.047                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.047                          
 Data arrival time                                                  -6.887                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.840                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_H
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.084  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.904
  Launch Clock Delay      :  6.300
  Clock Pessimism Removal :  -0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.569       6.300         ntclkbufg_1      
 CLMA_26_108/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/CLK

 CLMA_26_108/Q0                    tco                   0.223       6.523 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.633       7.156         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_dir_h
 HMEMC_16_1/SRB_IOL23_LRS                                                  f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_H

 Data arrival time                                                   7.156         Logic Levels: 0  
                                                                                   Logic: 0.223ns(26.051%), Route: 0.633ns(73.949%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       5.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       5.904         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.688       5.216                          
 clock uncertainty                                       0.150       5.366                          

 Hold time                                               0.681       6.047                          

 Data required time                                                  6.047                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.047                          
 Data arrival time                                                  -7.156                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.109                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_H[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.084  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.904
  Launch Clock Delay      :  6.300
  Clock Pessimism Removal :  -0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.569       6.300         ntclkbufg_1      
 CLMA_26_108/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_26_108/Q1                    tco                   0.223       6.523 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.639       7.162         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_h [0]
 HMEMC_16_1/SRB_IOL23_IODLY_CTRL[0]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_H[0]

 Data arrival time                                                   7.162         Logic Levels: 0  
                                                                                   Logic: 0.223ns(25.870%), Route: 0.639ns(74.130%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       5.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       5.904         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.688       5.216                          
 clock uncertainty                                       0.150       5.366                          

 Hold time                                               0.683       6.049                          

 Data required time                                                  6.049                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.049                          
 Data arrival time                                                  -7.162                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.113                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/txr[6]/opit_0_inv_MUX8TO1Q/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -3.263  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.782
  Launch Clock Delay      :  7.417
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.847       7.417         ntclkbufg_1      
 CLMS_26_109/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK

 CLMS_26_109/Q1                    tco                   0.261       7.678 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/Q
                                   net (fanout=49)       3.071      10.749         ddr_init_done    
 CLMA_58_257/RS                                                            r       i2c_config_m0/i2c_master_top_m0/txr[6]/opit_0_inv_MUX8TO1Q/RS

 Data arrival time                                                  10.749         Logic Levels: 0  
                                                                                   Logic: 0.261ns(7.833%), Route: 3.071ns(92.167%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.590      23.782         sys_clk_g        
 CLMA_58_257/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/txr[6]/opit_0_inv_MUX8TO1Q/CLK
 clock pessimism                                         0.372      24.154                          
 clock uncertainty                                      -0.050      24.104                          

 Recovery time                                          -0.277      23.827                          

 Data required time                                                 23.827                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.827                          
 Data arrival time                                                 -10.749                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.078                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/txr[3]/opit_0_inv_MUX8TO1Q/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -3.263  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.782
  Launch Clock Delay      :  7.417
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.847       7.417         ntclkbufg_1      
 CLMS_26_109/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK

 CLMS_26_109/Q1                    tco                   0.261       7.678 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/Q
                                   net (fanout=49)       3.071      10.749         ddr_init_done    
 CLMA_58_257/RS                                                            r       i2c_config_m0/i2c_master_top_m0/txr[3]/opit_0_inv_MUX8TO1Q/RS

 Data arrival time                                                  10.749         Logic Levels: 0  
                                                                                   Logic: 0.261ns(7.833%), Route: 3.071ns(92.167%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.590      23.782         sys_clk_g        
 CLMA_58_257/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/txr[3]/opit_0_inv_MUX8TO1Q/CLK
 clock pessimism                                         0.372      24.154                          
 clock uncertainty                                      -0.050      24.104                          

 Recovery time                                          -0.277      23.827                          

 Data required time                                                 23.827                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.827                          
 Data arrival time                                                 -10.749                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.078                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/sr[3]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -3.263  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.782
  Launch Clock Delay      :  7.417
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.847       7.417         ntclkbufg_1      
 CLMS_26_109/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK

 CLMS_26_109/Q1                    tco                   0.261       7.678 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/Q
                                   net (fanout=49)       3.071      10.749         ddr_init_done    
 CLMA_58_256/RS                                                            r       i2c_config_m0/i2c_master_top_m0/byte_controller/sr[3]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.749         Logic Levels: 0  
                                                                                   Logic: 0.261ns(7.833%), Route: 3.071ns(92.167%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.590      23.782         sys_clk_g        
 CLMA_58_256/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/sr[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.372      24.154                          
 clock uncertainty                                      -0.050      24.104                          

 Recovery time                                          -0.277      23.827                          

 Data required time                                                 23.827                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.827                          
 Data arrival time                                                 -10.749                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.078                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[5]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -2.297  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.375
  Launch Clock Delay      :  6.300
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.569       6.300         ntclkbufg_1      
 CLMS_26_109/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK

 CLMS_26_109/Q1                    tco                   0.223       6.523 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/Q
                                   net (fanout=49)       1.248       7.771         ddr_init_done    
 CLMA_50_205/RSCO                  td                    0.104       7.875 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.875         _N38             
 CLMA_50_209/RSCI                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   7.875         Logic Levels: 1  
                                                                                   Logic: 0.327ns(20.762%), Route: 1.248ns(79.238%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.811       4.375         sys_clk_g        
 CLMA_50_209/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.372       4.003                          
 clock uncertainty                                       0.050       4.053                          

 Removal time                                            0.000       4.053                          

 Data required time                                                  4.053                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.053                          
 Data arrival time                                                  -7.875                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.822                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[7]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -2.297  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.375
  Launch Clock Delay      :  6.300
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.569       6.300         ntclkbufg_1      
 CLMS_26_109/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK

 CLMS_26_109/Q1                    tco                   0.223       6.523 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/Q
                                   net (fanout=49)       1.248       7.771         ddr_init_done    
 CLMA_50_205/RSCO                  td                    0.104       7.875 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.875         _N38             
 CLMA_50_209/RSCI                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[7]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   7.875         Logic Levels: 1  
                                                                                   Logic: 0.327ns(20.762%), Route: 1.248ns(79.238%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.811       4.375         sys_clk_g        
 CLMA_50_209/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.372       4.003                          
 clock uncertainty                                       0.050       4.053                          

 Removal time                                            0.000       4.053                          

 Data required time                                                  4.053                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.053                          
 Data arrival time                                                  -7.875                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.822                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[9]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -2.292  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.380
  Launch Clock Delay      :  6.300
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.569       6.300         ntclkbufg_1      
 CLMS_26_109/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK

 CLMS_26_109/Q1                    tco                   0.223       6.523 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/Q
                                   net (fanout=49)       1.248       7.771         ddr_init_done    
 CLMA_50_205/RSCO                  td                    0.104       7.875 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.875         _N38             
 CLMA_50_209/RSCO                  td                    0.080       7.955 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.955         _N37             
 CLMA_50_213/RSCI                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[9]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   7.955         Logic Levels: 2  
                                                                                   Logic: 0.407ns(24.592%), Route: 1.248ns(75.408%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.816       4.380         sys_clk_g        
 CLMA_50_213/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[9]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.372       4.008                          
 clock uncertainty                                       0.050       4.058                          

 Removal time                                            0.000       4.058                          

 Data required time                                                  4.058                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.058                          
 Data arrival time                                                  -7.955                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.897                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/RS
Path Group  : coms_pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -4.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.337
  Launch Clock Delay      :  7.386
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       5.573 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.813       7.386         ntclkbufg_2      
 CLMS_66_77/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_66_77/Q2                     tco                   0.261       7.647 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=40)       0.984       8.631         frame_read_write_m0/write_fifo_aclr
 CLMA_50_53/RS                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/RS

 Data arrival time                                                   8.631         Logic Levels: 0  
                                                                                   Logic: 0.261ns(20.964%), Route: 0.984ns(79.036%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935      10.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056      11.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770      11.824         _N22             
 USCM_74_107/CLK_USCM              td                    0.000      11.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.513      13.337         cmos_pclk_g      
 CLMA_50_53/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      13.337                          
 clock uncertainty                                      -0.050      13.287                          

 Recovery time                                          -0.277      13.010                          

 Data required time                                                 13.010                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.010                          
 Data arrival time                                                  -8.631                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.379                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[2]/opit_0_L5Q_perm/RS
Path Group  : coms_pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -4.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.337
  Launch Clock Delay      :  7.386
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       5.573 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.813       7.386         ntclkbufg_2      
 CLMS_66_77/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_66_77/Q2                     tco                   0.261       7.647 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=40)       0.984       8.631         frame_read_write_m0/write_fifo_aclr
 CLMA_50_53/RS                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[2]/opit_0_L5Q_perm/RS

 Data arrival time                                                   8.631         Logic Levels: 0  
                                                                                   Logic: 0.261ns(20.964%), Route: 0.984ns(79.036%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935      10.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056      11.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770      11.824         _N22             
 USCM_74_107/CLK_USCM              td                    0.000      11.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.513      13.337         cmos_pclk_g      
 CLMA_50_53/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      13.337                          
 clock uncertainty                                      -0.050      13.287                          

 Recovery time                                          -0.277      13.010                          

 Data required time                                                 13.010                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.010                          
 Data arrival time                                                  -8.631                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.379                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[5]/opit_0_L5Q_perm/RS
Path Group  : coms_pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -4.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.337
  Launch Clock Delay      :  7.386
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       5.573 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.813       7.386         ntclkbufg_2      
 CLMS_66_77/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_66_77/Q2                     tco                   0.261       7.647 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=40)       0.984       8.631         frame_read_write_m0/write_fifo_aclr
 CLMA_50_53/RS                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[5]/opit_0_L5Q_perm/RS

 Data arrival time                                                   8.631         Logic Levels: 0  
                                                                                   Logic: 0.261ns(20.964%), Route: 0.984ns(79.036%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935      10.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056      11.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770      11.824         _N22             
 USCM_74_107/CLK_USCM              td                    0.000      11.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.513      13.337         cmos_pclk_g      
 CLMA_50_53/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      13.337                          
 clock uncertainty                                      -0.050      13.287                          

 Recovery time                                          -0.277      13.010                          

 Data required time                                                 13.010                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.010                          
 Data arrival time                                                  -8.631                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.379                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/RS
Path Group  : coms_pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -2.335  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.934
  Launch Clock Delay      :  6.269
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       4.734 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.535       6.269         ntclkbufg_2      
 CLMS_66_77/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_66_77/Q2                     tco                   0.223       6.492 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=40)       0.394       6.886         frame_read_write_m0/write_fifo_aclr
 CLMS_66_57/RSCO                   td                    0.113       6.999 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[7]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.999         _N78             
 CLMS_66_65/RSCI                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/RS

 Data arrival time                                                   6.999         Logic Levels: 1  
                                                                                   Logic: 0.336ns(46.027%), Route: 0.394ns(53.973%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N22             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.798       3.934         cmos_pclk_g      
 CLMS_66_65/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/CLK
 clock pessimism                                         0.000       3.934                          
 clock uncertainty                                       0.050       3.984                          

 Removal time                                            0.000       3.984                          

 Data required time                                                  3.984                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.984                          
 Data arrival time                                                  -6.999                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.015                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[2]/opit_0/RS
Path Group  : coms_pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -2.335  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.934
  Launch Clock Delay      :  6.269
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       4.734 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.535       6.269         ntclkbufg_2      
 CLMS_66_77/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_66_77/Q2                     tco                   0.223       6.492 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=40)       0.394       6.886         frame_read_write_m0/write_fifo_aclr
 CLMS_66_57/RSCO                   td                    0.113       6.999 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[7]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.999         _N78             
 CLMS_66_65/RSCI                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[2]/opit_0/RS

 Data arrival time                                                   6.999         Logic Levels: 1  
                                                                                   Logic: 0.336ns(46.027%), Route: 0.394ns(53.973%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N22             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.798       3.934         cmos_pclk_g      
 CLMS_66_65/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[2]/opit_0/CLK
 clock pessimism                                         0.000       3.934                          
 clock uncertainty                                       0.050       3.984                          

 Removal time                                            0.000       3.984                          

 Data required time                                                  3.984                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.984                          
 Data arrival time                                                  -6.999                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.015                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/RS
Path Group  : coms_pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -2.335  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.934
  Launch Clock Delay      :  6.269
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       4.734 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.535       6.269         ntclkbufg_2      
 CLMS_66_77/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_66_77/Q2                     tco                   0.223       6.492 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=40)       0.394       6.886         frame_read_write_m0/write_fifo_aclr
 CLMS_66_57/RSCO                   td                    0.113       6.999 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[7]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.999         _N78             
 CLMS_66_65/RSCI                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/RS

 Data arrival time                                                   6.999         Logic Levels: 1  
                                                                                   Logic: 0.336ns(46.027%), Route: 0.394ns(53.973%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N22             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.798       3.934         cmos_pclk_g      
 CLMS_66_65/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/CLK
 clock pessimism                                         0.000       3.934                          
 clock uncertainty                                       0.050       3.984                          

 Removal time                                            0.000       3.984                          

 Data required time                                                  3.984                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.984                          
 Data arrival time                                                  -6.999                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.015                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[5]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.497  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.290
  Launch Clock Delay      :  7.385
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19031.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19031.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19032.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   19032.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      2.006   19034.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526   19035.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477   19035.573         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000   19035.573 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.812   19037.385         ntclkbufg_2      
 CLMA_58_80/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_58_80/Q2                     tco                   0.261   19037.646 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=54)       1.063   19038.709         frame_read_write_m0/read_fifo_aclr
 CLMA_86_92/RS                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[5]/opit_0/RS

 Data arrival time                                               19038.709         Logic Levels: 0  
                                                                                   Logic: 0.261ns(19.713%), Route: 1.063ns(80.287%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19031.036 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.036         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19031.092 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19032.200         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   19032.200 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.690   19033.890         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442   19034.332 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405   19034.737         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19034.737 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.561   19036.298         video_clk        
 CLMA_86_92/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[5]/opit_0/CLK
 clock pessimism                                         0.598   19036.896                          
 clock uncertainty                                      -0.150   19036.746                          

 Recovery time                                          -0.277   19036.469                          

 Data required time                                              19036.469                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19036.469                          
 Data arrival time                                              -19038.709                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.240                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[7]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.497  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.290
  Launch Clock Delay      :  7.385
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19031.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19031.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19032.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   19032.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      2.006   19034.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526   19035.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477   19035.573         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000   19035.573 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.812   19037.385         ntclkbufg_2      
 CLMA_58_80/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_58_80/Q2                     tco                   0.261   19037.646 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=54)       1.063   19038.709         frame_read_write_m0/read_fifo_aclr
 CLMA_86_92/RS                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[7]/opit_0/RS

 Data arrival time                                               19038.709         Logic Levels: 0  
                                                                                   Logic: 0.261ns(19.713%), Route: 1.063ns(80.287%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19031.036 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.036         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19031.092 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19032.200         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   19032.200 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.690   19033.890         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442   19034.332 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405   19034.737         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19034.737 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.561   19036.298         video_clk        
 CLMA_86_92/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[7]/opit_0/CLK
 clock pessimism                                         0.598   19036.896                          
 clock uncertainty                                      -0.150   19036.746                          

 Recovery time                                          -0.277   19036.469                          

 Data required time                                              19036.469                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19036.469                          
 Data arrival time                                              -19038.709                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.240                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[6]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.497  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.290
  Launch Clock Delay      :  7.385
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19031.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19031.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19032.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   19032.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      2.006   19034.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526   19035.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477   19035.573         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000   19035.573 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.812   19037.385         ntclkbufg_2      
 CLMA_58_80/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_58_80/Q2                     tco                   0.261   19037.646 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=54)       1.063   19038.709         frame_read_write_m0/read_fifo_aclr
 CLMA_86_92/RS                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[6]/opit_0/RS

 Data arrival time                                               19038.709         Logic Levels: 0  
                                                                                   Logic: 0.261ns(19.713%), Route: 1.063ns(80.287%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19031.036 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.036         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19031.092 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19032.200         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   19032.200 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.690   19033.890         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442   19034.332 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405   19034.737         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19034.737 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.561   19036.298         video_clk        
 CLMA_86_92/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[6]/opit_0/CLK
 clock pessimism                                         0.598   19036.896                          
 clock uncertainty                                      -0.150   19036.746                          

 Recovery time                                          -0.277   19036.469                          

 Data required time                                              19036.469                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19036.469                          
 Data arrival time                                              -19038.709                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.240                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[5]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.533  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.399
  Launch Clock Delay      :  6.268
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19231.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19231.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19232.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   19232.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.690   19233.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447   19234.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405   19234.734         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000   19234.734 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.534   19236.268         ntclkbufg_2      
 CLMA_58_80/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_58_80/Q2                     tco                   0.223   19236.491 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=54)       0.434   19236.925         frame_read_write_m0/read_fifo_aclr
 CLMA_70_89/RS                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[5]/opit_0_L5Q_perm/RS

 Data arrival time                                               19236.925         Logic Levels: 0  
                                                                                   Logic: 0.223ns(33.942%), Route: 0.434ns(66.058%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19231.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19231.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19232.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   19232.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      2.006   19234.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521   19235.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477   19235.568         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19235.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.831   19237.399         video_clk        
 CLMA_70_89/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.598   19236.801                          
 clock uncertainty                                       0.150   19236.951                          

 Removal time                                           -0.211   19236.740                          

 Data required time                                              19236.740                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19236.740                          
 Data arrival time                                              -19236.925                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.185                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.533  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.399
  Launch Clock Delay      :  6.268
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19231.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19231.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19232.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   19232.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.690   19233.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447   19234.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405   19234.734         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000   19234.734 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.534   19236.268         ntclkbufg_2      
 CLMA_58_80/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_58_80/Q2                     tco                   0.223   19236.491 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=54)       0.434   19236.925         frame_read_write_m0/read_fifo_aclr
 CLMA_70_89/RS                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/RS

 Data arrival time                                               19236.925         Logic Levels: 0  
                                                                                   Logic: 0.223ns(33.942%), Route: 0.434ns(66.058%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19231.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19231.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19232.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   19232.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      2.006   19234.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521   19235.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477   19235.568         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19235.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.831   19237.399         video_clk        
 CLMA_70_89/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.598   19236.801                          
 clock uncertainty                                       0.150   19236.951                          

 Removal time                                           -0.211   19236.740                          

 Data required time                                              19236.740                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19236.740                          
 Data arrival time                                              -19236.925                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.185                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.533  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.399
  Launch Clock Delay      :  6.268
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19231.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19231.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19232.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   19232.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.690   19233.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447   19234.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405   19234.734         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000   19234.734 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.534   19236.268         ntclkbufg_2      
 CLMA_58_80/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_58_80/Q2                     tco                   0.223   19236.491 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=54)       0.434   19236.925         frame_read_write_m0/read_fifo_aclr
 CLMA_70_89/RS                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/RS

 Data arrival time                                               19236.925         Logic Levels: 0  
                                                                                   Logic: 0.223ns(33.942%), Route: 0.434ns(66.058%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19231.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19231.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19232.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   19232.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      2.006   19234.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521   19235.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477   19235.568         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19235.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.831   19237.399         video_clk        
 CLMA_70_89/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.598   19236.801                          
 clock uncertainty                                       0.150   19236.951                          

 Removal time                                           -0.211   19236.740                          

 Data required time                                              19236.740                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19236.740                          
 Data arrival time                                              -19236.925                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.185                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.254  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.292
  Launch Clock Delay      :  7.385
  Clock Pessimism Removal :  0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       5.573 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.812       7.385         ntclkbufg_2      
 CLMA_58_80/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_58_80/Q2                     tco                   0.261       7.646 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=54)       1.165       8.811         frame_read_write_m0/read_fifo_aclr
 CLMA_90_92/RS                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/RS

 Data arrival time                                                   8.811         Logic Levels: 0  
                                                                                   Logic: 0.261ns(18.303%), Route: 1.165ns(81.697%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      11.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      11.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      12.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      12.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.690      13.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447      14.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      14.734         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000      14.734 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.558      16.292         ntclkbufg_2      
 CLMA_90_92/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.839      17.131                          
 clock uncertainty                                      -0.150      16.981                          

 Recovery time                                          -0.277      16.704                          

 Data required time                                                 16.704                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.704                          
 Data arrival time                                                  -8.811                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.893                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[6]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.254  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.292
  Launch Clock Delay      :  7.385
  Clock Pessimism Removal :  0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       5.573 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.812       7.385         ntclkbufg_2      
 CLMA_58_80/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_58_80/Q2                     tco                   0.261       7.646 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=54)       1.165       8.811         frame_read_write_m0/read_fifo_aclr
 CLMA_90_93/RS                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[6]/opit_0/RS

 Data arrival time                                                   8.811         Logic Levels: 0  
                                                                                   Logic: 0.261ns(18.303%), Route: 1.165ns(81.697%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      11.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      11.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      12.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      12.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.690      13.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447      14.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      14.734         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000      14.734 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.558      16.292         ntclkbufg_2      
 CLMA_90_93/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[6]/opit_0/CLK
 clock pessimism                                         0.839      17.131                          
 clock uncertainty                                      -0.150      16.981                          

 Recovery time                                          -0.277      16.704                          

 Data required time                                                 16.704                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.704                          
 Data arrival time                                                  -8.811                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.893                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[9]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.254  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.292
  Launch Clock Delay      :  7.385
  Clock Pessimism Removal :  0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       5.573 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.812       7.385         ntclkbufg_2      
 CLMA_58_80/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_58_80/Q2                     tco                   0.261       7.646 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=54)       1.165       8.811         frame_read_write_m0/read_fifo_aclr
 CLMA_90_93/RS                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[9]/opit_0/RS

 Data arrival time                                                   8.811         Logic Levels: 0  
                                                                                   Logic: 0.261ns(18.303%), Route: 1.165ns(81.697%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      11.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      11.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      12.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      12.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.690      13.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447      14.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      14.734         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000      14.734 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.558      16.292         ntclkbufg_2      
 CLMA_90_93/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[9]/opit_0/CLK
 clock pessimism                                         0.839      17.131                          
 clock uncertainty                                      -0.150      16.981                          

 Recovery time                                          -0.277      16.704                          

 Data required time                                                 16.704                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.704                          
 Data arrival time                                                  -8.811                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.893                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.295  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.402
  Launch Clock Delay      :  6.268
  Clock Pessimism Removal :  -0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       4.734 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.534       6.268         ntclkbufg_2      
 CLMA_58_80/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_58_80/Q2                     tco                   0.223       6.491 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=54)       0.622       7.113         frame_read_write_m0/read_fifo_aclr
 CLMS_86_81/RSCO                   td                    0.113       7.226 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.226         _N57             
 CLMS_86_85/RSCI                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   7.226         Logic Levels: 1  
                                                                                   Logic: 0.336ns(35.073%), Route: 0.622ns(64.927%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       5.573 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.829       7.402         ntclkbufg_2      
 CLMS_86_85/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.839       6.563                          
 clock uncertainty                                       0.000       6.563                          

 Removal time                                            0.000       6.563                          

 Data required time                                                  6.563                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.563                          
 Data arrival time                                                  -7.226                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.663                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.295  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.402
  Launch Clock Delay      :  6.268
  Clock Pessimism Removal :  -0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       4.734 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.534       6.268         ntclkbufg_2      
 CLMA_58_80/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_58_80/Q2                     tco                   0.223       6.491 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=54)       0.622       7.113         frame_read_write_m0/read_fifo_aclr
 CLMS_86_81/RSCO                   td                    0.113       7.226 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.226         _N57             
 CLMS_86_85/RSCI                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   7.226         Logic Levels: 1  
                                                                                   Logic: 0.336ns(35.073%), Route: 0.622ns(64.927%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       5.573 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.829       7.402         ntclkbufg_2      
 CLMS_86_85/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.839       6.563                          
 clock uncertainty                                       0.000       6.563                          

 Removal time                                            0.000       6.563                          

 Data required time                                                  6.563                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.563                          
 Data arrival time                                                  -7.226                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.663                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[5]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.376
  Launch Clock Delay      :  6.269
  Clock Pessimism Removal :  -1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       4.734 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.535       6.269         ntclkbufg_2      
 CLMS_66_77/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_66_77/Q2                     tco                   0.223       6.492 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=40)       0.420       6.912         frame_read_write_m0/write_fifo_aclr
 CLMA_66_48/RSCO                   td                    0.113       7.025 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.025         _N68             
 CLMA_66_52/RSCI                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   7.025         Logic Levels: 1  
                                                                                   Logic: 0.336ns(44.444%), Route: 0.420ns(55.556%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       5.573 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.803       7.376         ntclkbufg_2      
 CLMA_66_52/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -1.065       6.311                          
 clock uncertainty                                       0.000       6.311                          

 Removal time                                            0.000       6.311                          

 Data required time                                                  6.311                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.311                          
 Data arrival time                                                  -7.025                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.714                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.254  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.315
  Launch Clock Delay      :  7.408
  Clock Pessimism Removal :  0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.838       7.408         ntclkbufg_1      
 CLMA_38_136/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_38_136/Q3                    tco                   0.261       7.669 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=47)       1.133       8.802         u_ipsl_hmic_h_top/global_reset_n
 CLMA_26_88/RSCO                   td                    0.128       8.930 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       8.930         _N214            
 CLMA_26_92/RSCO                   td                    0.085       9.015 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       9.015         _N213            
 CLMA_26_96/RSCO                   td                    0.085       9.100 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/dqs_rst_training_high_cnt[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.100         _N212            
 CLMA_26_100/RSCO                  td                    0.085       9.185 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_d1[1]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       9.185         _N211            
 CLMA_26_104/RSCO                  td                    0.085       9.270 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_now[1]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       9.270         _N210            
 CLMA_26_108/RSCO                  td                    0.085       9.355 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.355         _N209            
 CLMA_26_112/RSCO                  td                    0.085       9.440 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_now[1]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       9.440         _N208            
 CLMA_26_116/RSCO                  td                    0.085       9.525 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_d1[1]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       9.525         _N207            
 CLMA_26_120/RSCI                                                          f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.525         Logic Levels: 8  
                                                                                   Logic: 0.984ns(46.481%), Route: 1.133ns(53.519%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.731 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.584      26.315         ntclkbufg_1      
 CLMA_26_120/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.839      27.154                          
 clock uncertainty                                      -0.150      27.004                          

 Recovery time                                           0.000      27.004                          

 Data required time                                                 27.004                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.004                          
 Data arrival time                                                  -9.525                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.479                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.254  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.315
  Launch Clock Delay      :  7.408
  Clock Pessimism Removal :  0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.838       7.408         ntclkbufg_1      
 CLMA_38_136/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_38_136/Q3                    tco                   0.261       7.669 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=47)       1.133       8.802         u_ipsl_hmic_h_top/global_reset_n
 CLMA_26_88/RSCO                   td                    0.128       8.930 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       8.930         _N214            
 CLMA_26_92/RSCO                   td                    0.085       9.015 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       9.015         _N213            
 CLMA_26_96/RSCO                   td                    0.085       9.100 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/dqs_rst_training_high_cnt[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.100         _N212            
 CLMA_26_100/RSCO                  td                    0.085       9.185 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_d1[1]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       9.185         _N211            
 CLMA_26_104/RSCO                  td                    0.085       9.270 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_now[1]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       9.270         _N210            
 CLMA_26_108/RSCO                  td                    0.085       9.355 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.355         _N209            
 CLMA_26_112/RSCO                  td                    0.085       9.440 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_now[1]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       9.440         _N208            
 CLMA_26_116/RSCO                  td                    0.085       9.525 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_d1[1]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       9.525         _N207            
 CLMA_26_120/RSCI                                                          f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.525         Logic Levels: 8  
                                                                                   Logic: 0.984ns(46.481%), Route: 1.133ns(53.519%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.731 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.584      26.315         ntclkbufg_1      
 CLMA_26_120/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.839      27.154                          
 clock uncertainty                                      -0.150      27.004                          

 Recovery time                                           0.000      27.004                          

 Data required time                                                 27.004                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.004                          
 Data arrival time                                                  -9.525                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.479                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_d1[1]/opit_0_inv/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.259  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.310
  Launch Clock Delay      :  7.408
  Clock Pessimism Removal :  0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.838       7.408         ntclkbufg_1      
 CLMA_38_136/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_38_136/Q3                    tco                   0.261       7.669 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=47)       1.133       8.802         u_ipsl_hmic_h_top/global_reset_n
 CLMA_26_88/RSCO                   td                    0.128       8.930 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       8.930         _N214            
 CLMA_26_92/RSCO                   td                    0.085       9.015 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       9.015         _N213            
 CLMA_26_96/RSCO                   td                    0.085       9.100 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/dqs_rst_training_high_cnt[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.100         _N212            
 CLMA_26_100/RSCO                  td                    0.085       9.185 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_d1[1]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       9.185         _N211            
 CLMA_26_104/RSCO                  td                    0.085       9.270 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_now[1]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       9.270         _N210            
 CLMA_26_108/RSCO                  td                    0.085       9.355 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.355         _N209            
 CLMA_26_112/RSCO                  td                    0.085       9.440 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_now[1]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       9.440         _N208            
 CLMA_26_116/RSCI                                                          f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_d1[1]/opit_0_inv/RS

 Data arrival time                                                   9.440         Logic Levels: 7  
                                                                                   Logic: 0.899ns(44.242%), Route: 1.133ns(55.758%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.731 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.579      26.310         ntclkbufg_1      
 CLMA_26_116/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_d1[1]/opit_0_inv/CLK
 clock pessimism                                         0.839      27.149                          
 clock uncertainty                                      -0.150      26.999                          

 Recovery time                                           0.000      26.999                          

 Data required time                                                 26.999                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.999                          
 Data arrival time                                                  -9.440                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.559                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[6]/opit_0_inv_AQ_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.278  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.423
  Launch Clock Delay      :  6.306
  Clock Pessimism Removal :  -0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.575       6.306         ntclkbufg_1      
 CLMA_38_124/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/CLK

 CLMA_38_124/Q0                    tco                   0.223       6.529 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.274       6.803         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn
 CLMS_38_117/RSCO                  td                    0.104       6.907 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.907         _N278            
 CLMS_38_121/RSCI                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[6]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                   6.907         Logic Levels: 1  
                                                                                   Logic: 0.327ns(54.409%), Route: 0.274ns(45.591%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.853       7.423         ntclkbufg_1      
 CLMS_38_121/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[6]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.839       6.584                          
 clock uncertainty                                       0.000       6.584                          

 Removal time                                            0.000       6.584                          

 Data required time                                                  6.584                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.584                          
 Data arrival time                                                  -6.907                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.323                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.278  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.423
  Launch Clock Delay      :  6.306
  Clock Pessimism Removal :  -0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.575       6.306         ntclkbufg_1      
 CLMA_38_124/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/CLK

 CLMA_38_124/Q0                    tco                   0.223       6.529 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.274       6.803         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn
 CLMS_38_117/RSCO                  td                    0.104       6.907 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.907         _N278            
 CLMS_38_121/RSCI                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   6.907         Logic Levels: 1  
                                                                                   Logic: 0.327ns(54.409%), Route: 0.274ns(45.591%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.853       7.423         ntclkbufg_1      
 CLMS_38_121/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.839       6.584                          
 clock uncertainty                                       0.000       6.584                          

 Removal time                                            0.000       6.584                          

 Data required time                                                  6.584                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.584                          
 Data arrival time                                                  -6.907                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.323                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.273  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.418
  Launch Clock Delay      :  6.306
  Clock Pessimism Removal :  -0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.575       6.306         ntclkbufg_1      
 CLMA_38_124/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/CLK

 CLMA_38_124/Q0                    tco                   0.223       6.529 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.274       6.803         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn
 CLMS_38_117/RS                                                            f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   6.803         Logic Levels: 0  
                                                                                   Logic: 0.223ns(44.869%), Route: 0.274ns(55.131%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.848       7.418         ntclkbufg_1      
 CLMS_38_117/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.839       6.579                          
 clock uncertainty                                       0.000       6.579                          

 Removal time                                           -0.211       6.368                          

 Data required time                                                  6.368                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.368                          
 Data arrival time                                                  -6.803                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.435                          
====================================================================================================

====================================================================================================

Startpoint  : u_uart_top/uart_tx_inst/tx_reg/opit_0_inv_L5Q_perm/CLK
Endpoint    : uart_tx (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.803       4.367         sys_clk_g        
 CLMA_66_176/CLK                                                           r       u_uart_top/uart_tx_inst/tx_reg/opit_0_inv_L5Q_perm/CLK

 CLMA_66_176/Q2                    tco                   0.258       4.625 f       u_uart_top/uart_tx_inst/tx_reg/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        3.304       7.929         nt_uart_tx       
 IOL_151_361/DO                    td                    0.122       8.051 f       uart_tx_obuf/opit_1/O
                                   net (fanout=1)        0.000       8.051         uart_tx_obuf/ntO 
 IOBS_152_361/PAD                  td                    2.788      10.839 f       uart_tx_obuf/opit_0/O
                                   net (fanout=1)        0.084      10.923         uart_tx          
 C10                                                                       f       uart_tx (port)   

 Data arrival time                                                  10.923         Logic Levels: 2  
                                                                                   Logic: 3.168ns(48.322%), Route: 3.388ns(51.678%)
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/SYSCLK
Endpoint    : tmds_data_n[2] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (falling edge)
                                                         0.000       0.000 f                        
 B5                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.200       1.293 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.293         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.066       1.359 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.310       2.669         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.669 f       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      2.021       4.690         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523       5.213 f       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.485       5.698         video_clk5x_w    
 USCM_74_110/CLK_USCM              td                    0.000       5.698 f       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.835       7.533         video_clk5x      
 IOL_151_349/CLK_SYS                                                       f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/SYSCLK

 IOL_151_349/DO                    tco                   0.480       8.013 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/PADO
                                   net (fanout=1)        0.000       8.013         dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/ntO
 IOBS_152_349/PAD                  td                    2.020      10.033 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_0/O
                                   net (fanout=1)        0.096      10.129         nt_tmds_data_n[2]
 A10                                                                       f       tmds_data_n[2] (port)

 Data arrival time                                                  10.129         Logic Levels: 1  
                                                                                   Logic: 2.500ns(96.302%), Route: 0.096ns(3.698%)
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft1/opit_1_IOL/SYSCLK
Endpoint    : tmds_data_p[2] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (falling edge)
                                                         0.000       0.000 f                        
 B5                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.200       1.293 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.293         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.066       1.359 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.310       2.669         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.669 f       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      2.021       4.690         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523       5.213 f       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.485       5.698         video_clk5x_w    
 USCM_74_110/CLK_USCM              td                    0.000       5.698 f       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.835       7.533         video_clk5x      
 IOL_151_350/CLK_SYS                                                       f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft1/opit_1_IOL/SYSCLK

 IOL_151_350/DO                    tco                   0.480       8.013 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft1/opit_1_IOL/PADO
                                   net (fanout=1)        0.000       8.013         dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft1/ntO
 IOBD_152_350/PAD                  td                    2.020      10.033 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft1/opit_0/O
                                   net (fanout=1)        0.092      10.125         nt_tmds_data_p[2]
 B10                                                                       f       tmds_data_p[2] (port)

 Data arrival time                                                  10.125         Logic Levels: 1  
                                                                                   Logic: 2.500ns(96.451%), Route: 0.092ns(3.549%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[2] (port)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 R6                                                      0.000       0.000 f       pad_dq_ch0[2] (port)
                                   net (fanout=1)        0.034       0.034         nt_pad_dq_ch0[2] 
 IOBD_0_14/DIN                     td                    0.493       0.527 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_05_dut/opit_0/O
                                   net (fanout=1)        0.000       0.527         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_05_dut/ntI
 IOL_7_14/DI                                                               f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.527         Logic Levels: 1  
                                                                                   Logic: 0.493ns(93.548%), Route: 0.034ns(6.452%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[1] (port)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T6                                                      0.000       0.000 f       pad_dq_ch0[1] (port)
                                   net (fanout=1)        0.035       0.035         nt_pad_dq_ch0[1] 
 IOBS_0_13/DIN                     td                    0.493       0.528 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_04_dut/opit_0/O
                                   net (fanout=1)        0.000       0.528         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_04_dut/ntI
 IOL_7_13/DI                                                               f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.528         Logic Levels: 1  
                                                                                   Logic: 0.493ns(93.371%), Route: 0.035ns(6.629%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[7] (port)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P6                                                      0.000       0.000 f       pad_dq_ch0[7] (port)
                                   net (fanout=1)        0.036       0.036         nt_pad_dq_ch0[7] 
 IOBS_0_37/DIN                     td                    0.493       0.529 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_12_dut/opit_0/O
                                   net (fanout=1)        0.000       0.529         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_12_dut/ntI
 IOL_7_37/DI                                                               f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.529         Logic Levels: 1  
                                                                                   Logic: 0.493ns(93.195%), Route: 0.036ns(6.805%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : u_uart_top/write_req_ack/opit_0_inv/CLK
Endpoint    : sd_card_weight_inst/pt_read_m0/state_1/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.139
  Launch Clock Delay      :  3.560
  Clock Pessimism Removal :  0.362

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.493       3.560         sys_clk_g        
 CLMA_90_152/CLK                                                           r       u_uart_top/write_req_ack/opit_0_inv/CLK

 CLMA_90_152/Q2                    tco                   0.209       3.769 r       u_uart_top/write_req_ack/opit_0_inv/Q
                                   net (fanout=3)        0.243       4.012         mmc_write_req_ack
 CLMA_90_152/Y2                    td                    0.132       4.144 r       sd_card_weight_inst/pt_read_m0/N420_1_2/gateop_perm/Z
                                   net (fanout=1)        0.351       4.495         sd_card_weight_inst/pt_read_m0/_N6412
 CLMS_86_153/Y2                    td                    0.227       4.722 r       sd_card_weight_inst/pt_read_m0/N420_1_4/gateop/F
                                   net (fanout=1)        0.353       5.075         sd_card_weight_inst/pt_read_m0/_N6414
 CLMS_86_157/Y0                    td                    0.131       5.206 r       sd_card_weight_inst/pt_read_m0/N420_1_6/gateop_perm/Z
                                   net (fanout=5)        0.316       5.522         sd_card_weight_inst/pt_read_m0/N420
 CLMA_90_157/CE                                                            r       sd_card_weight_inst/pt_read_m0/state_1/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   5.522         Logic Levels: 3  
                                                                                   Logic: 0.699ns(35.627%), Route: 1.263ns(64.373%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (falling edge)                           10.000      10.000 f                        
 B5                                                      0.000      10.000 f       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.834      10.927 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.927         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      10.968 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.888      11.856         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      11.856 f       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.283      13.139         sys_clk_g        
 CLMA_90_157/CLK                                                           f       sd_card_weight_inst/pt_read_m0/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.362      13.501                          
 clock uncertainty                                      -0.050      13.451                          

 Setup time                                             -0.223      13.228                          

 Data required time                                                 13.228                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.228                          
 Data arrival time                                                  -5.522                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.706                          
====================================================================================================

====================================================================================================

Startpoint  : u_uart_top/write_req_ack/opit_0_inv/CLK
Endpoint    : sd_card_weight_inst/pt_read_m0/state_0/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.139
  Launch Clock Delay      :  3.560
  Clock Pessimism Removal :  0.362

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.493       3.560         sys_clk_g        
 CLMA_90_152/CLK                                                           r       u_uart_top/write_req_ack/opit_0_inv/CLK

 CLMA_90_152/Q2                    tco                   0.209       3.769 r       u_uart_top/write_req_ack/opit_0_inv/Q
                                   net (fanout=3)        0.243       4.012         mmc_write_req_ack
 CLMA_90_152/Y2                    td                    0.132       4.144 r       sd_card_weight_inst/pt_read_m0/N420_1_2/gateop_perm/Z
                                   net (fanout=1)        0.351       4.495         sd_card_weight_inst/pt_read_m0/_N6412
 CLMS_86_153/Y2                    td                    0.227       4.722 r       sd_card_weight_inst/pt_read_m0/N420_1_4/gateop/F
                                   net (fanout=1)        0.353       5.075         sd_card_weight_inst/pt_read_m0/_N6414
 CLMS_86_157/Y0                    td                    0.131       5.206 r       sd_card_weight_inst/pt_read_m0/N420_1_6/gateop_perm/Z
                                   net (fanout=5)        0.316       5.522         sd_card_weight_inst/pt_read_m0/N420
 CLMA_90_157/CE                                                            r       sd_card_weight_inst/pt_read_m0/state_0/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   5.522         Logic Levels: 3  
                                                                                   Logic: 0.699ns(35.627%), Route: 1.263ns(64.373%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (falling edge)                           10.000      10.000 f                        
 B5                                                      0.000      10.000 f       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.834      10.927 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.927         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      10.968 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.888      11.856         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      11.856 f       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.283      13.139         sys_clk_g        
 CLMA_90_157/CLK                                                           f       sd_card_weight_inst/pt_read_m0/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.362      13.501                          
 clock uncertainty                                      -0.050      13.451                          

 Setup time                                             -0.223      13.228                          

 Data required time                                                 13.228                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.228                          
 Data arrival time                                                  -5.522                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.706                          
====================================================================================================

====================================================================================================

Startpoint  : u_uart_top/write_req_ack/opit_0_inv/CLK
Endpoint    : sd_card_weight_inst/pt_read_m0/state_2/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.146
  Launch Clock Delay      :  3.560
  Clock Pessimism Removal :  0.359

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.493       3.560         sys_clk_g        
 CLMA_90_152/CLK                                                           r       u_uart_top/write_req_ack/opit_0_inv/CLK

 CLMA_90_152/Q2                    tco                   0.209       3.769 r       u_uart_top/write_req_ack/opit_0_inv/Q
                                   net (fanout=3)        0.243       4.012         mmc_write_req_ack
 CLMA_90_152/Y2                    td                    0.132       4.144 r       sd_card_weight_inst/pt_read_m0/N420_1_2/gateop_perm/Z
                                   net (fanout=1)        0.351       4.495         sd_card_weight_inst/pt_read_m0/_N6412
 CLMS_86_153/Y2                    td                    0.227       4.722 r       sd_card_weight_inst/pt_read_m0/N420_1_4/gateop/F
                                   net (fanout=1)        0.353       5.075         sd_card_weight_inst/pt_read_m0/_N6414
 CLMS_86_157/Y0                    td                    0.139       5.214 f       sd_card_weight_inst/pt_read_m0/N420_1_6/gateop_perm/Z
                                   net (fanout=5)        0.213       5.427         sd_card_weight_inst/pt_read_m0/N420
 CLMS_86_153/CE                                                            f       sd_card_weight_inst/pt_read_m0/state_2/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   5.427         Logic Levels: 3  
                                                                                   Logic: 0.707ns(37.868%), Route: 1.160ns(62.132%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (falling edge)                           10.000      10.000 f                        
 B5                                                      0.000      10.000 f       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.834      10.927 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.927         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      10.968 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.888      11.856         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      11.856 f       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.290      13.146         sys_clk_g        
 CLMS_86_153/CLK                                                           f       sd_card_weight_inst/pt_read_m0/state_2/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.359      13.505                          
 clock uncertainty                                      -0.050      13.455                          

 Setup time                                             -0.212      13.243                          

 Data required time                                                 13.243                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.243                          
 Data arrival time                                                  -5.427                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.816                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[1]/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[2]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.545
  Launch Clock Delay      :  3.091
  Clock Pessimism Removal :  -0.454

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.282       3.091         sys_clk_g        
 CLMA_58_212/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[1]/opit_0_inv/CLK

 CLMA_58_212/Q1                    tco                   0.197       3.288 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[1]/opit_0_inv/Q
                                   net (fanout=2)        0.138       3.426         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N260 [2]
 CLMA_58_212/AD                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[2]/opit_0_inv/D

 Data arrival time                                                   3.426         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.478       3.545         sys_clk_g        
 CLMA_58_212/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[2]/opit_0_inv/CLK
 clock pessimism                                        -0.454       3.091                          
 clock uncertainty                                       0.000       3.091                          

 Hold time                                               0.028       3.119                          

 Data required time                                                  3.119                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.119                          
 Data arrival time                                                  -3.426                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.307                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/state[0]/opit_0_inv_L6Q_perm/A4
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.184  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.589
  Launch Clock Delay      :  3.147
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.338       3.147         sys_clk_g        
 CLMA_66_256/CLK                                                           r       i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/CLK

 CLMA_66_256/Q0                    tco                   0.197       3.344 f       i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.210       3.554         i2c_config_m0/i2c_master_top_m0/N16 [0]
 CLMA_66_244/A4                                                            f       i2c_config_m0/i2c_master_top_m0/state[0]/opit_0_inv_L6Q_perm/A4

 Data arrival time                                                   3.554         Logic Levels: 0  
                                                                                   Logic: 0.197ns(48.403%), Route: 0.210ns(51.597%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.522       3.589         sys_clk_g        
 CLMA_66_244/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/state[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.258       3.331                          
 clock uncertainty                                       0.000       3.331                          

 Hold time                                              -0.089       3.242                          

 Data required time                                                  3.242                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.242                          
 Data arrival time                                                  -3.554                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.312                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA[0]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.541
  Launch Clock Delay      :  3.086
  Clock Pessimism Removal :  -0.428

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.277       3.086         sys_clk_g        
 CLMA_58_209/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/opit_0_inv/CLK

 CLMA_58_209/Q0                    tco                   0.198       3.284 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/opit_0_inv/Q
                                   net (fanout=1)        0.139       3.423         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N262 [0]
 CLMA_58_208/M0                                                            r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA[0]/opit_0_inv/D

 Data arrival time                                                   3.423         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.754%), Route: 0.139ns(41.246%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.474       3.541         sys_clk_g        
 CLMA_58_208/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA[0]/opit_0_inv/CLK
 clock pessimism                                        -0.428       3.113                          
 clock uncertainty                                       0.000       3.113                          

 Hold time                                              -0.003       3.110                          

 Data required time                                                  3.110                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.110                          
 Data arrival time                                                  -3.423                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.313                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -2.572  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.147
  Launch Clock Delay      :  5.977
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.501       5.977         ntclkbufg_1      
 CLMS_26_109/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK

 CLMS_26_109/Q1                    tco                   0.206       6.183 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/Q
                                   net (fanout=49)       2.538       8.721         ddr_init_done    
 CLMA_66_256/A4                                                            f       i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/L4

 Data arrival time                                                   8.721         Logic Levels: 0  
                                                                                   Logic: 0.206ns(7.507%), Route: 2.538ns(92.493%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.338      23.147         sys_clk_g        
 CLMA_66_256/CLK                                                           r       i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.258      23.405                          
 clock uncertainty                                      -0.050      23.355                          

 Setup time                                             -0.081      23.274                          

 Data required time                                                 23.274                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.274                          
 Data arrival time                                                  -8.721                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.553                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.851  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.605
  Launch Clock Delay      :  5.198
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.305       5.198         ntclkbufg_1      
 CLMS_26_109/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK

 CLMS_26_109/Q1                    tco                   0.198       5.396 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/Q
                                   net (fanout=49)       2.008       7.404         ddr_init_done    
 CLMA_66_256/A4                                                            r       i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/L4

 Data arrival time                                                   7.404         Logic Levels: 0  
                                                                                   Logic: 0.198ns(8.976%), Route: 2.008ns(91.024%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.538       3.605         sys_clk_g        
 CLMA_66_256/CLK                                                           r       i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.258       3.347                          
 clock uncertainty                                       0.050       3.397                          

 Hold time                                              -0.044       3.353                          

 Data required time                                                  3.353                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.353                          
 Data arrival time                                                  -7.404                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.051                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.765
  Launch Clock Delay      :  3.189
  Clock Pessimism Removal :  0.388

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N22             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.460       3.189         cmos_pclk_g      
 CLMA_58_72/CLK                                                            r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK

 CLMA_58_72/Q1                     tco                   0.209       3.398 r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.508       3.906         cmos_write_en    
                                                         0.221       4.127 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[0]/opit_0_inv_A2Q20/Cout
                                                         0.000       4.127         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1164
 CLMA_58_56/Y3                     td                    0.305       4.432 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.478       4.910         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [3]
 CLMA_50_52/Y0                     td                    0.131       5.041 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N3[3]/gateop_perm/Z
                                   net (fanout=1)        0.558       5.599         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wwptr [3]
                                                         0.310       5.909 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_0/gateop_A2/Cout
                                                         0.000       5.909         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.co [2]
 CLMA_66_64/COUT                   td                    0.083       5.992 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.992         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.co [6]
 CLMA_66_68/Y0                     td                    0.104       6.096 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_4/gateop_perm/Y
                                   net (fanout=1)        0.405       6.501         _N20             
 CLMA_58_65/A4                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.501         Logic Levels: 4  
                                                                                   Logic: 1.363ns(41.153%), Route: 1.949ns(58.847%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781      10.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041      10.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626      11.511         _N22             
 USCM_74_107/CLK_USCM              td                    0.000      11.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.254      12.765         cmos_pclk_g      
 CLMA_58_65/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.388      13.153                          
 clock uncertainty                                      -0.050      13.103                          

 Setup time                                             -0.071      13.032                          

 Data required time                                                 13.032                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.032                          
 Data arrival time                                                  -6.501                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.531                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[6]/opit_0_L5Q_perm/L4
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.758
  Launch Clock Delay      :  3.189
  Clock Pessimism Removal :  0.376

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N22             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.460       3.189         cmos_pclk_g      
 CLMA_58_72/CLK                                                            r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK

 CLMA_58_72/Q1                     tco                   0.209       3.398 r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.508       3.906         cmos_write_en    
                                                         0.221       4.127 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[0]/opit_0_inv_A2Q20/Cout
                                                         0.000       4.127         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1164
 CLMA_58_56/COUT                   td                    0.083       4.210 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.210         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1166
                                                         0.055       4.265 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.265         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1168
 CLMA_58_64/Y3                     td                    0.305       4.570 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.503       5.073         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [7]
 CLMA_50_57/A4                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[6]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.073         Logic Levels: 2  
                                                                                   Logic: 0.873ns(46.338%), Route: 1.011ns(53.662%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781      10.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041      10.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626      11.511         _N22             
 USCM_74_107/CLK_USCM              td                    0.000      11.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.247      12.758         cmos_pclk_g      
 CLMA_50_57/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.376      13.134                          
 clock uncertainty                                      -0.050      13.084                          

 Setup time                                             -0.071      13.013                          

 Data required time                                                 13.013                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.013                          
 Data arrival time                                                  -5.073                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.940                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[5]/opit_0_L5Q_perm/L3
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.763
  Launch Clock Delay      :  3.189
  Clock Pessimism Removal :  0.376

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N22             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.460       3.189         cmos_pclk_g      
 CLMA_58_72/CLK                                                            r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK

 CLMA_58_72/Q1                     tco                   0.209       3.398 r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.508       3.906         cmos_write_en    
                                                         0.221       4.127 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[0]/opit_0_inv_A2Q20/Cout
                                                         0.000       4.127         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1164
 CLMA_58_56/COUT                   td                    0.083       4.210 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.210         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1166
 CLMA_58_64/Y1                     td                    0.305       4.515 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.361       4.876         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [5]
 CLMA_50_53/A3                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[5]/opit_0_L5Q_perm/L3

 Data arrival time                                                   4.876         Logic Levels: 2  
                                                                                   Logic: 0.818ns(48.488%), Route: 0.869ns(51.512%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781      10.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041      10.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626      11.511         _N22             
 USCM_74_107/CLK_USCM              td                    0.000      11.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.252      12.763         cmos_pclk_g      
 CLMA_50_53/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.376      13.139                          
 clock uncertainty                                      -0.050      13.089                          

 Setup time                                             -0.221      12.868                          

 Data required time                                                 12.868                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.868                          
 Data arrival time                                                  -4.876                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.992                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/pdata_o[13]/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[2]
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.188
  Launch Clock Delay      :  2.784
  Clock Pessimism Removal :  -0.376

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781       0.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041       0.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.511         _N22             
 USCM_74_107/CLK_USCM              td                    0.000       1.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.273       2.784         cmos_pclk_g      
 CLMA_58_41/CLK                                                            r       cmos_8_16bit_m0/pdata_o[13]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_41/Q1                     tco                   0.197       2.981 f       cmos_8_16bit_m0/pdata_o[13]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.167       3.148         cmos_16bit_data[13]
 DRM_62_40/DA0[2]                                                          f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[2]

 Data arrival time                                                   3.148         Logic Levels: 0  
                                                                                   Logic: 0.197ns(54.121%), Route: 0.167ns(45.879%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N22             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.459       3.188         cmos_pclk_g      
 DRM_62_40/CLKA[0]                                                         r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.376       2.812                          
 clock uncertainty                                       0.000       2.812                          

 Hold time                                               0.075       2.887                          

 Data required time                                                  2.887                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.887                          
 Data arrival time                                                  -3.148                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.261                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/pdata_o[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[6]
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.022  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.188
  Launch Clock Delay      :  2.790
  Clock Pessimism Removal :  -0.376

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781       0.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041       0.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.511         _N22             
 USCM_74_107/CLK_USCM              td                    0.000       1.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.279       2.790         cmos_pclk_g      
 CLMA_66_40/CLK                                                            r       cmos_8_16bit_m0/pdata_o[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_66_40/Q2                     tco                   0.197       2.987 f       cmos_8_16bit_m0/pdata_o[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.227       3.214         cmos_16bit_data[6]
 DRM_62_40/DA0[6]                                                          f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[6]

 Data arrival time                                                   3.214         Logic Levels: 0  
                                                                                   Logic: 0.197ns(46.462%), Route: 0.227ns(53.538%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N22             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.459       3.188         cmos_pclk_g      
 DRM_62_40/CLKA[0]                                                         r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.376       2.812                          
 clock uncertainty                                       0.000       2.812                          

 Hold time                                               0.075       2.887                          

 Data required time                                                  2.887                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.887                          
 Data arrival time                                                  -3.214                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.327                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/pdata_o[15]/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[4]
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.188
  Launch Clock Delay      :  2.784
  Clock Pessimism Removal :  -0.376

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781       0.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041       0.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.511         _N22             
 USCM_74_107/CLK_USCM              td                    0.000       1.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.273       2.784         cmos_pclk_g      
 CLMA_58_41/CLK                                                            r       cmos_8_16bit_m0/pdata_o[15]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_41/Q2                     tco                   0.197       2.981 f       cmos_8_16bit_m0/pdata_o[15]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.233       3.214         cmos_16bit_data[15]
 DRM_62_40/DA0[4]                                                          f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[4]

 Data arrival time                                                   3.214         Logic Levels: 0  
                                                                                   Logic: 0.197ns(45.814%), Route: 0.233ns(54.186%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N22             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.459       3.188         cmos_pclk_g      
 DRM_62_40/CLKA[0]                                                         r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.376       2.812                          
 clock uncertainty                                       0.000       2.812                          

 Hold time                                               0.075       2.887                          

 Data required time                                                  2.887                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.887                          
 Data arrival time                                                  -3.214                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.327                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -3.122  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.828
  Launch Clock Delay      :  5.950
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       4.479 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.471       5.950         ntclkbufg_2      
 CLMS_66_77/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_66_77/Q2                     tco                   0.209       6.159 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=40)       0.752       6.911         frame_read_write_m0/write_fifo_aclr
 DRM_62_104/RSTA[0]                                                        r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   6.911         Logic Levels: 0  
                                                                                   Logic: 0.209ns(21.748%), Route: 0.752ns(78.252%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781      10.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041      10.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626      11.511         _N22             
 USCM_74_107/CLK_USCM              td                    0.000      11.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.317      12.828         cmos_pclk_g      
 DRM_62_104/CLKA[0]                                                        r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.000      12.828                          
 clock uncertainty                                      -0.050      12.778                          

 Setup time                                             -0.013      12.765                          

 Data required time                                                 12.765                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.765                          
 Data arrival time                                                  -6.911                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.854                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[7]/opit_0/D
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -3.165  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.772
  Launch Clock Delay      :  5.937
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       4.479 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.458       5.937         ntclkbufg_2      
 CLMS_66_57/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[7]/opit_0_L5Q_perm/CLK

 CLMS_66_57/Q0                     tco                   0.206       6.143 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.623       6.766         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [7]
 CLMS_66_65/M1                                                             f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[7]/opit_0/D

 Data arrival time                                                   6.766         Logic Levels: 0  
                                                                                   Logic: 0.206ns(24.849%), Route: 0.623ns(75.151%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781      10.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041      10.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626      11.511         _N22             
 USCM_74_107/CLK_USCM              td                    0.000      11.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.261      12.772         cmos_pclk_g      
 CLMS_66_65/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[7]/opit_0/CLK
 clock pessimism                                         0.000      12.772                          
 clock uncertainty                                      -0.050      12.722                          

 Setup time                                             -0.035      12.687                          

 Data required time                                                 12.687                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.687                          
 Data arrival time                                                  -6.766                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.921                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -3.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.773
  Launch Clock Delay      :  5.950
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       4.479 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.471       5.950         ntclkbufg_2      
 CLMS_66_77/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_66_77/Q2                     tco                   0.209       6.159 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=40)       0.627       6.786         frame_read_write_m0/write_fifo_aclr
 DRM_62_40/RSTA[0]                                                         r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   6.786         Logic Levels: 0  
                                                                                   Logic: 0.209ns(25.000%), Route: 0.627ns(75.000%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781      10.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041      10.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626      11.511         _N22             
 USCM_74_107/CLK_USCM              td                    0.000      11.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.262      12.773         cmos_pclk_g      
 DRM_62_40/CLKA[0]                                                         r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.000      12.773                          
 clock uncertainty                                      -0.050      12.723                          

 Setup time                                             -0.013      12.710                          

 Data required time                                                 12.710                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.710                          
 Data arrival time                                                  -6.786                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.924                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/write_req_ack/opit_0_inv_L5Q_perm/CLK
Endpoint    : cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/L0
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.970  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.200
  Launch Clock Delay      :  5.170
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       3.895 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.275       5.170         ntclkbufg_2      
 CLMS_66_77/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/write_req_ack/opit_0_inv_L5Q_perm/CLK

 CLMS_66_77/Q0                     tco                   0.197       5.367 f       frame_read_write_m0/frame_fifo_write_m0/write_req_ack/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.138       5.505         cmos_write_req_ack
 CLMA_66_76/B0                                                             f       cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   5.505         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N22             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.471       3.200         cmos_pclk_g      
 CLMA_66_76/CLK                                                            r       cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       3.200                          
 clock uncertainty                                       0.050       3.250                          

 Hold time                                              -0.082       3.168                          

 Data required time                                                  3.168                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.168                          
 Data arrival time                                                  -5.505                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.337                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[4]/opit_0/D
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.974  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.190
  Launch Clock Delay      :  5.164
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       3.895 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.269       5.164         ntclkbufg_2      
 CLMA_70_52/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/CLK

 CLMA_70_52/Q2                     tco                   0.198       5.362 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.236       5.598         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [4]
 CLMA_70_56/M2                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[4]/opit_0/D

 Data arrival time                                                   5.598         Logic Levels: 0  
                                                                                   Logic: 0.198ns(45.622%), Route: 0.236ns(54.378%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N22             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.461       3.190         cmos_pclk_g      
 CLMA_70_56/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[4]/opit_0/CLK
 clock pessimism                                         0.000       3.190                          
 clock uncertainty                                       0.050       3.240                          

 Hold time                                              -0.003       3.237                          

 Data required time                                                  3.237                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.237                          
 Data arrival time                                                  -5.598                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.361                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[5]/opit_0/D
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.974  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.190
  Launch Clock Delay      :  5.164
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       3.895 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.269       5.164         ntclkbufg_2      
 CLMA_70_52/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[5]/opit_0_L5Q_perm/CLK

 CLMA_70_52/Q0                     tco                   0.198       5.362 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.239       5.601         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [5]
 CLMA_70_56/M0                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[5]/opit_0/D

 Data arrival time                                                   5.601         Logic Levels: 0  
                                                                                   Logic: 0.198ns(45.309%), Route: 0.239ns(54.691%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N22             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.461       3.190         cmos_pclk_g      
 CLMA_70_56/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[5]/opit_0/CLK
 clock pessimism                                         0.000       3.190                          
 clock uncertainty                                       0.050       3.240                          

 Hold time                                              -0.003       3.237                          

 Data required time                                                  3.237                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.237                          
 Data arrival time                                                  -5.601                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.364                          
====================================================================================================

====================================================================================================

Startpoint  : InsertedJtag/u_ips_jtag_hub/data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : InsertedJtag/u_ips_jtag_hub/shift_data[8]/opit_0_L5Q_perm/CE
Path Group  : InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.034  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.295
  Launch Clock Delay      :  3.724
  Clock Pessimism Removal :  0.395

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       InsertedJtag/u_GTP_SCANCHAIN/scanchain/TCK_USER
                                   net (fanout=1)        2.251       2.251         debug_drck       
 USCM_74_133/CLK_USCM              td                    0.000       2.251 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=12)       1.473       3.724         ntclkbufg_0      
 CLMA_30_313/CLK                                                           r       InsertedJtag/u_ips_jtag_hub/data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_30_313/Q0                    tco                   0.209       3.933 r       InsertedJtag/u_ips_jtag_hub/data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.382       4.315         InsertedJtag/u_ips_jtag_hub/data_ctrl
 CLMA_30_305/Y1                    td                    0.221       4.536 r       InsertedJtag/u_ips_jtag_hub/N156_1/gateop_perm/Z
                                   net (fanout=5)        0.323       4.859         InsertedJtag/u_ips_jtag_hub/N156
 CLMA_30_297/CECO                  td                    0.094       4.953 r       InsertedJtag/u_ips_jtag_hub/shift_data[7]/opit_0_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       4.953         _N284            
 CLMA_30_301/CECI                                                          r       InsertedJtag/u_ips_jtag_hub/shift_data[8]/opit_0_L5Q_perm/CE

 Data arrival time                                                   4.953         Logic Levels: 2  
                                                                                   Logic: 0.524ns(42.636%), Route: 0.705ns(57.364%)
----------------------------------------------------------------------------------------------------

 Clock InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000    1000.000 r       InsertedJtag/u_GTP_SCANCHAIN/scanchain/TCK_USER
                                   net (fanout=1)        2.018    1002.018         debug_drck       
 USCM_74_133/CLK_USCM              td                    0.000    1002.018 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=12)       1.277    1003.295         ntclkbufg_0      
 CLMA_30_301/CLK                                                           r       InsertedJtag/u_ips_jtag_hub/shift_data[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.395    1003.690                          
 clock uncertainty                                      -0.050    1003.640                          

 Setup time                                             -0.233    1003.407                          

 Data required time                                               1003.407                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.407                          
 Data arrival time                                                  -4.953                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.454                          
====================================================================================================

====================================================================================================

Startpoint  : InsertedJtag/u_ips_jtag_hub/data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : InsertedJtag/u_ips_jtag_hub/shift_data[5]/opit_0_L5Q_perm/CE
Path Group  : InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.034  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.295
  Launch Clock Delay      :  3.724
  Clock Pessimism Removal :  0.395

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       InsertedJtag/u_GTP_SCANCHAIN/scanchain/TCK_USER
                                   net (fanout=1)        2.251       2.251         debug_drck       
 USCM_74_133/CLK_USCM              td                    0.000       2.251 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=12)       1.473       3.724         ntclkbufg_0      
 CLMA_30_313/CLK                                                           r       InsertedJtag/u_ips_jtag_hub/data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_30_313/Q0                    tco                   0.209       3.933 r       InsertedJtag/u_ips_jtag_hub/data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.382       4.315         InsertedJtag/u_ips_jtag_hub/data_ctrl
 CLMA_30_305/Y1                    td                    0.221       4.536 r       InsertedJtag/u_ips_jtag_hub/N156_1/gateop_perm/Z
                                   net (fanout=5)        0.323       4.859         InsertedJtag/u_ips_jtag_hub/N156
 CLMA_30_297/CECO                  td                    0.094       4.953 r       InsertedJtag/u_ips_jtag_hub/shift_data[7]/opit_0_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       4.953         _N284            
 CLMA_30_301/CECI                                                          r       InsertedJtag/u_ips_jtag_hub/shift_data[5]/opit_0_L5Q_perm/CE

 Data arrival time                                                   4.953         Logic Levels: 2  
                                                                                   Logic: 0.524ns(42.636%), Route: 0.705ns(57.364%)
----------------------------------------------------------------------------------------------------

 Clock InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000    1000.000 r       InsertedJtag/u_GTP_SCANCHAIN/scanchain/TCK_USER
                                   net (fanout=1)        2.018    1002.018         debug_drck       
 USCM_74_133/CLK_USCM              td                    0.000    1002.018 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=12)       1.277    1003.295         ntclkbufg_0      
 CLMA_30_301/CLK                                                           r       InsertedJtag/u_ips_jtag_hub/shift_data[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.395    1003.690                          
 clock uncertainty                                      -0.050    1003.640                          

 Setup time                                             -0.233    1003.407                          

 Data required time                                               1003.407                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.407                          
 Data arrival time                                                  -4.953                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.454                          
====================================================================================================

====================================================================================================

Startpoint  : InsertedJtag/u_ips_jtag_hub/data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : InsertedJtag/u_ips_jtag_hub/shift_data[4]/opit_0_L5Q_perm/CE
Path Group  : InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.034  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.295
  Launch Clock Delay      :  3.724
  Clock Pessimism Removal :  0.395

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       InsertedJtag/u_GTP_SCANCHAIN/scanchain/TCK_USER
                                   net (fanout=1)        2.251       2.251         debug_drck       
 USCM_74_133/CLK_USCM              td                    0.000       2.251 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=12)       1.473       3.724         ntclkbufg_0      
 CLMA_30_313/CLK                                                           r       InsertedJtag/u_ips_jtag_hub/data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_30_313/Q0                    tco                   0.209       3.933 r       InsertedJtag/u_ips_jtag_hub/data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.382       4.315         InsertedJtag/u_ips_jtag_hub/data_ctrl
 CLMA_30_305/Y1                    td                    0.221       4.536 r       InsertedJtag/u_ips_jtag_hub/N156_1/gateop_perm/Z
                                   net (fanout=5)        0.323       4.859         InsertedJtag/u_ips_jtag_hub/N156
 CLMA_30_297/CECO                  td                    0.094       4.953 r       InsertedJtag/u_ips_jtag_hub/shift_data[7]/opit_0_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       4.953         _N284            
 CLMA_30_301/CECI                                                          r       InsertedJtag/u_ips_jtag_hub/shift_data[4]/opit_0_L5Q_perm/CE

 Data arrival time                                                   4.953         Logic Levels: 2  
                                                                                   Logic: 0.524ns(42.636%), Route: 0.705ns(57.364%)
----------------------------------------------------------------------------------------------------

 Clock InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000    1000.000 r       InsertedJtag/u_GTP_SCANCHAIN/scanchain/TCK_USER
                                   net (fanout=1)        2.018    1002.018         debug_drck       
 USCM_74_133/CLK_USCM              td                    0.000    1002.018 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=12)       1.277    1003.295         ntclkbufg_0      
 CLMA_30_301/CLK                                                           r       InsertedJtag/u_ips_jtag_hub/shift_data[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.395    1003.690                          
 clock uncertainty                                      -0.050    1003.640                          

 Setup time                                             -0.233    1003.407                          

 Data required time                                               1003.407                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.407                          
 Data arrival time                                                  -4.953                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.454                          
====================================================================================================

====================================================================================================

Startpoint  : InsertedJtag/u_ips_jtag_hub/shift_dr_d/opit_0_inv/CLK
Endpoint    : InsertedJtag/u_ips_jtag_hub/shift/opit_0_inv/D
Path Group  : InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.724
  Launch Clock Delay      :  3.291
  Clock Pessimism Removal :  -0.433

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       InsertedJtag/u_GTP_SCANCHAIN/scanchain/TCK_USER
                                   net (fanout=1)        2.018       2.018         debug_drck       
 USCM_74_133/CLK_USCM              td                    0.000       2.018 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=12)       1.273       3.291         ntclkbufg_0      
 CLMA_30_305/CLK                                                           r       InsertedJtag/u_ips_jtag_hub/shift_dr_d/opit_0_inv/CLK

 CLMA_30_305/Q1                    tco                   0.198       3.489 r       InsertedJtag/u_ips_jtag_hub/shift_dr_d/opit_0_inv/Q
                                   net (fanout=2)        0.141       3.630         InsertedJtag/u_ips_jtag_hub/shift_d
 CLMA_30_305/M0                                                            r       InsertedJtag/u_ips_jtag_hub/shift/opit_0_inv/D

 Data arrival time                                                   3.630         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.407%), Route: 0.141ns(41.593%)
----------------------------------------------------------------------------------------------------

 Clock InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       InsertedJtag/u_GTP_SCANCHAIN/scanchain/TCK_USER
                                   net (fanout=1)        2.251       2.251         debug_drck       
 USCM_74_133/CLK_USCM              td                    0.000       2.251 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=12)       1.473       3.724         ntclkbufg_0      
 CLMA_30_305/CLK                                                           r       InsertedJtag/u_ips_jtag_hub/shift/opit_0_inv/CLK
 clock pessimism                                        -0.433       3.291                          
 clock uncertainty                                       0.000       3.291                          

 Hold time                                              -0.003       3.288                          

 Data required time                                                  3.288                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.288                          
 Data arrival time                                                  -3.630                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : InsertedJtag/u_ips_jtag_hub/data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : InsertedJtag/u_ips_jtag_hub/data_ctrl/opit_0_inv_L5Q_perm/L4
Path Group  : InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.724
  Launch Clock Delay      :  3.291
  Clock Pessimism Removal :  -0.433

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       InsertedJtag/u_GTP_SCANCHAIN/scanchain/TCK_USER
                                   net (fanout=1)        2.018       2.018         debug_drck       
 USCM_74_133/CLK_USCM              td                    0.000       2.018 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=12)       1.273       3.291         ntclkbufg_0      
 CLMA_30_313/CLK                                                           r       InsertedJtag/u_ips_jtag_hub/data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_30_313/Q0                    tco                   0.197       3.488 f       InsertedJtag/u_ips_jtag_hub/data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.138       3.626         InsertedJtag/u_ips_jtag_hub/data_ctrl
 CLMA_30_313/A4                                                            f       InsertedJtag/u_ips_jtag_hub/data_ctrl/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.626         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       InsertedJtag/u_GTP_SCANCHAIN/scanchain/TCK_USER
                                   net (fanout=1)        2.251       2.251         debug_drck       
 USCM_74_133/CLK_USCM              td                    0.000       2.251 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=12)       1.473       3.724         ntclkbufg_0      
 CLMA_30_313/CLK                                                           r       InsertedJtag/u_ips_jtag_hub/data_ctrl/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.433       3.291                          
 clock uncertainty                                       0.000       3.291                          

 Hold time                                              -0.055       3.236                          

 Data required time                                                  3.236                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.236                          
 Data arrival time                                                  -3.626                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.390                          
====================================================================================================

====================================================================================================

Startpoint  : InsertedJtag/u_ips_jtag_hub/shift_data[4]/opit_0_L5Q_perm/CLK
Endpoint    : InsertedJtag/u_ips_jtag_hub/shift_data[3]/opit_0_L5Q_perm/L0
Path Group  : InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.728
  Launch Clock Delay      :  3.295
  Clock Pessimism Removal :  -0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       InsertedJtag/u_GTP_SCANCHAIN/scanchain/TCK_USER
                                   net (fanout=1)        2.018       2.018         debug_drck       
 USCM_74_133/CLK_USCM              td                    0.000       2.018 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=12)       1.277       3.295         ntclkbufg_0      
 CLMA_30_301/CLK                                                           r       InsertedJtag/u_ips_jtag_hub/shift_data[4]/opit_0_L5Q_perm/CLK

 CLMA_30_301/Q3                    tco                   0.197       3.492 f       InsertedJtag/u_ips_jtag_hub/shift_data[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.138       3.630         InsertedJtag/u_ips_jtag_hub/hub_data [4]
 CLMA_30_300/A0                                                            f       InsertedJtag/u_ips_jtag_hub/shift_data[3]/opit_0_L5Q_perm/L0

 Data arrival time                                                   3.630         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       InsertedJtag/u_GTP_SCANCHAIN/scanchain/TCK_USER
                                   net (fanout=1)        2.251       2.251         debug_drck       
 USCM_74_133/CLK_USCM              td                    0.000       2.251 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=12)       1.477       3.728         ntclkbufg_0      
 CLMA_30_300/CLK                                                           r       InsertedJtag/u_ips_jtag_hub/shift_data[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.406       3.322                          
 clock uncertainty                                       0.000       3.322                          

 Hold time                                              -0.082       3.240                          

 Data required time                                                  3.240                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.240                          
 Data arrival time                                                  -3.630                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.390                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : video_timing_data_m0/vout_data_r[15]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.132  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.223
  Launch Clock Delay      :  5.938
  Clock Pessimism Removal :  0.583

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.463       5.938         video_clk        
 DRM_62_64/CLKB[0]                                                         r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_62_64/QB0[7]                  tco                   1.861       7.799 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/QB0[7]
                                   net (fanout=1)        3.392      11.191         read_data[15]    
 CLMS_134_257/B1                                                           f       video_timing_data_m0/vout_data_r[15]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  11.191         Logic Levels: 0  
                                                                                   Logic: 1.861ns(35.427%), Route: 3.392ns(64.573%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 B5                                                      0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.477         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      16.258 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.258         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      16.299 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      17.193         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      17.193 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.425      18.618         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339      18.957 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319      19.276         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      19.276 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.331      20.607         video_clk        
 CLMS_134_257/CLK                                                          r       video_timing_data_m0/vout_data_r[15]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.583      21.190                          
 clock uncertainty                                      -0.150      21.040                          

 Setup time                                             -0.146      20.894                          

 Data required time                                                 20.894                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.894                          
 Data arrival time                                                 -11.191                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.703                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : video_timing_data_m0/vout_data_r[5]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.169  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.209
  Launch Clock Delay      :  5.961
  Clock Pessimism Removal :  0.583

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.486       5.961         video_clk        
 DRM_62_84/CLKB[0]                                                         r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_62_84/QB0[5]                  tco                   1.861       7.822 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/QB0[5]
                                   net (fanout=1)        3.353      11.175         read_data[5]     
 CLMA_118_257/B4                                                           f       video_timing_data_m0/vout_data_r[5]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  11.175         Logic Levels: 0  
                                                                                   Logic: 1.861ns(35.692%), Route: 3.353ns(64.308%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 B5                                                      0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.477         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      16.258 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.258         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      16.299 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      17.193         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      17.193 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.425      18.618         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339      18.957 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319      19.276         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      19.276 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.317      20.593         video_clk        
 CLMA_118_257/CLK                                                          r       video_timing_data_m0/vout_data_r[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.583      21.176                          
 clock uncertainty                                      -0.150      21.026                          

 Setup time                                             -0.083      20.943                          

 Data required time                                                 20.943                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.943                          
 Data arrival time                                                 -11.175                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.768                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : video_timing_data_m0/vout_data_r[13]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.132  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.223
  Launch Clock Delay      :  5.938
  Clock Pessimism Removal :  0.583

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.463       5.938         video_clk        
 DRM_62_64/CLKB[0]                                                         r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_62_64/QB0[5]                  tco                   1.861       7.799 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/QB0[5]
                                   net (fanout=1)        3.211      11.010         read_data[13]    
 CLMS_134_257/C1                                                           f       video_timing_data_m0/vout_data_r[13]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  11.010         Logic Levels: 0  
                                                                                   Logic: 1.861ns(36.692%), Route: 3.211ns(63.308%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 B5                                                      0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.477         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      16.258 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.258         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      16.299 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      17.193         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      17.193 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.425      18.618         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339      18.957 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319      19.276         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      19.276 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.331      20.607         video_clk        
 CLMS_134_257/CLK                                                          r       video_timing_data_m0/vout_data_r[13]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.583      21.190                          
 clock uncertainty                                      -0.150      21.040                          

 Setup time                                             -0.154      20.886                          

 Data required time                                                 20.886                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.886                          
 Data arrival time                                                 -11.010                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.876                          
====================================================================================================

====================================================================================================

Startpoint  : video_timing_data_m0/color_bar_m0/vs_reg/opit_0_inv_L5Q_perm/CLK
Endpoint    : video_timing_data_m0/color_bar_m0/vs_reg_d0/opit_0_inv/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.201  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.976
  Launch Clock Delay      :  5.192
  Clock Pessimism Removal :  -0.583

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339       3.573 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319       3.892         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.892 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.300       5.192         video_clk        
 CLMA_118_129/CLK                                                          r       video_timing_data_m0/color_bar_m0/vs_reg/opit_0_inv_L5Q_perm/CLK

 CLMA_118_129/Q1                   tco                   0.198       5.390 r       video_timing_data_m0/color_bar_m0/vs_reg/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.244       5.634         video_timing_data_m0/color_bar_m0/vs_reg
 CLMA_118_121/M0                                                           r       video_timing_data_m0/color_bar_m0/vs_reg_d0/opit_0_inv/D

 Data arrival time                                                   5.634         Logic Levels: 0  
                                                                                   Logic: 0.198ns(44.796%), Route: 0.244ns(55.204%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.501       5.976         video_clk        
 CLMA_118_121/CLK                                                          r       video_timing_data_m0/color_bar_m0/vs_reg_d0/opit_0_inv/CLK
 clock pessimism                                        -0.583       5.393                          
 clock uncertainty                                       0.000       5.393                          

 Hold time                                              -0.003       5.390                          

 Data required time                                                  5.390                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.390                          
 Data arrival time                                                  -5.634                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.244                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[6]/opit_0/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[6]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.972
  Launch Clock Delay      :  5.192
  Clock Pessimism Removal :  -0.779

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339       3.573 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319       3.892         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.892 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.300       5.192         video_clk        
 CLMA_86_92/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[6]/opit_0/CLK

 CLMA_86_92/Q1                     tco                   0.197       5.389 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[6]/opit_0/Q
                                   net (fanout=1)        0.138       5.527         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1 [6]
 CLMA_86_92/AD                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[6]/opit_0/D

 Data arrival time                                                   5.527         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.497       5.972         video_clk        
 CLMA_86_92/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[6]/opit_0/CLK
 clock pessimism                                        -0.779       5.193                          
 clock uncertainty                                       0.000       5.193                          

 Hold time                                               0.028       5.221                          

 Data required time                                                  5.221                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.221                          
 Data arrival time                                                  -5.527                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.306                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[1]/opit_0/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[1]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.949
  Launch Clock Delay      :  5.169
  Clock Pessimism Removal :  -0.779

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339       3.573 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319       3.892         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.892 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.277       5.169         video_clk        
 CLMA_86_72/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[1]/opit_0/CLK

 CLMA_86_72/Q0                     tco                   0.197       5.366 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[1]/opit_0/Q
                                   net (fanout=1)        0.138       5.504         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1 [1]
 CLMA_86_72/AD                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[1]/opit_0/D

 Data arrival time                                                   5.504         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.474       5.949         video_clk        
 CLMA_86_72/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[1]/opit_0/CLK
 clock pessimism                                        -0.779       5.170                          
 clock uncertainty                                       0.000       5.170                          

 Hold time                                               0.028       5.198                          

 Data required time                                                  5.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.198                          
 Data arrival time                                                  -5.504                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.306                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DB0[1]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.418  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.159
  Launch Clock Delay      :  5.993
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19030.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19031.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19032.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   19032.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.651   19033.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393   19034.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368   19034.479         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000   19034.479 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.514   19035.993         ntclkbufg_2      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_P5[15]             tco                   1.292   19037.285 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/RDATA_1[41]
                                   net (fanout=1)        1.516   19038.801         rd_burst_data[41]
 DRM_62_64/DB0[1]                                                          f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DB0[1]

 Data arrival time                                               19038.801         Logic Levels: 0  
                                                                                   Logic: 1.292ns(46.011%), Route: 1.516ns(53.989%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19030.882 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.882         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19030.923 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19031.817         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   19031.817 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.425   19033.242         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339   19033.581 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319   19033.900         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19033.900 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.267   19035.167         video_clk        
 DRM_62_64/CLKB[0]                                                         r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.416   19035.583                          
 clock uncertainty                                      -0.150   19035.433                          

 Setup time                                             -0.054   19035.379                          

 Data required time                                              19035.379                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19035.379                          
 Data arrival time                                              -19038.801                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.422                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DB0[3]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.418  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.159
  Launch Clock Delay      :  5.993
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19030.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19031.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19032.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   19032.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.651   19033.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393   19034.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368   19034.479         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000   19034.479 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.514   19035.993         ntclkbufg_2      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_P5[17]             tco                   1.329   19037.322 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/RDATA_1[43]
                                   net (fanout=1)        1.408   19038.730         rd_burst_data[43]
 DRM_62_64/DB0[3]                                                          f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DB0[3]

 Data arrival time                                               19038.730         Logic Levels: 0  
                                                                                   Logic: 1.329ns(48.557%), Route: 1.408ns(51.443%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19030.882 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.882         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19030.923 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19031.817         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   19031.817 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.425   19033.242         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339   19033.581 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319   19033.900         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19033.900 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.267   19035.167         video_clk        
 DRM_62_64/CLKB[0]                                                         r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.416   19035.583                          
 clock uncertainty                                      -0.150   19035.433                          

 Setup time                                             -0.054   19035.379                          

 Data required time                                              19035.379                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19035.379                          
 Data arrival time                                              -19038.730                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.351                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DB0[9]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.418  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.159
  Launch Clock Delay      :  5.993
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19030.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19031.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19032.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   19032.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.651   19033.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393   19034.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368   19034.479         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000   19034.479 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.514   19035.993         ntclkbufg_2      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_P4[10]             tco                   1.258   19037.251 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/RDATA_1[56]
                                   net (fanout=1)        1.428   19038.679         rd_burst_data[56]
 DRM_62_64/DB0[9]                                                          f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DB0[9]

 Data arrival time                                               19038.679         Logic Levels: 0  
                                                                                   Logic: 1.258ns(46.835%), Route: 1.428ns(53.165%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19030.882 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.882         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19030.923 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19031.817         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   19031.817 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.425   19033.242         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339   19033.581 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319   19033.900         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19033.900 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.267   19035.167         video_clk        
 DRM_62_64/CLKB[0]                                                         r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.416   19035.583                          
 clock uncertainty                                      -0.150   19035.433                          

 Setup time                                             -0.054   19035.379                          

 Data required time                                              19035.379                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19035.379                          
 Data arrival time                                              -19038.679                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.300                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[0]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[0]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.361  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.949
  Launch Clock Delay      :  5.172
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19230.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19230.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19231.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   19231.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.425   19233.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342   19233.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319   19233.895         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000   19233.895 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.277   19235.172         ntclkbufg_2      
 CLMS_86_73/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[0]/opit_0_L5Q_perm/CLK

 CLMS_86_73/Q1                     tco                   0.198   19235.370 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.139   19235.509         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [0]
 CLMA_86_72/M1                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[0]/opit_0/D

 Data arrival time                                               19235.509         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.754%), Route: 0.139ns(41.246%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19230.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19231.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19232.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   19232.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.651   19233.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389   19234.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368   19234.475         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19234.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.474   19235.949         video_clk        
 CLMA_86_72/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[0]/opit_0/CLK
 clock pessimism                                        -0.416   19235.533                          
 clock uncertainty                                       0.150   19235.683                          

 Hold time                                              -0.003   19235.680                          

 Data required time                                              19235.680                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19235.680                          
 Data arrival time                                              -19235.509                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.171                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[1]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.361  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.949
  Launch Clock Delay      :  5.172
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19230.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19230.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19231.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   19231.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.425   19233.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342   19233.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319   19233.895         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000   19233.895 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.277   19235.172         ntclkbufg_2      
 CLMS_86_73/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[1]/opit_0_L5Q_perm/CLK

 CLMS_86_73/Q0                     tco                   0.198   19235.370 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.139   19235.509         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [1]
 CLMA_86_72/M0                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[1]/opit_0/D

 Data arrival time                                               19235.509         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.754%), Route: 0.139ns(41.246%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19230.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19231.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19232.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   19232.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.651   19233.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389   19234.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368   19234.475         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19234.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.474   19235.949         video_clk        
 CLMA_86_72/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[1]/opit_0/CLK
 clock pessimism                                        -0.416   19235.533                          
 clock uncertainty                                       0.150   19235.683                          

 Hold time                                              -0.003   19235.680                          

 Data required time                                              19235.680                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19235.680                          
 Data arrival time                                              -19235.509                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.171                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[2]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[2]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.361  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.949
  Launch Clock Delay      :  5.172
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19230.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19230.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19231.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   19231.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.425   19233.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342   19233.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319   19233.895         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000   19233.895 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.277   19235.172         ntclkbufg_2      
 CLMS_86_73/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[2]/opit_0_L5Q_perm/CLK

 CLMS_86_73/Q2                     tco                   0.198   19235.370 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.139   19235.509         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [2]
 CLMA_86_72/M2                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[2]/opit_0/D

 Data arrival time                                               19235.509         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.754%), Route: 0.139ns(41.246%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19230.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19231.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19232.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   19232.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.651   19233.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389   19234.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368   19234.475         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19234.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.474   19235.949         video_clk        
 CLMA_86_72/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[2]/opit_0/CLK
 clock pessimism                                        -0.416   19235.533                          
 clock uncertainty                                       0.150   19235.683                          

 Hold time                                              -0.003   19235.680                          

 Data required time                                              19235.680                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19235.680                          
 Data arrival time                                              -19235.509                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.171                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[0]/opit_0_L5Q/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft7/opit_1_IOL/D[1]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.061  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.192
  Launch Clock Delay      :  5.998
  Clock Pessimism Removal :  0.745

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.390       4.108 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         video_clk5x_w    
 USCM_74_110/CLK_USCM              td                    0.000       4.476 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.522       5.998         video_clk5x      
 CLMA_118_252/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[0]/opit_0_L5Q/CLK

 CLMA_118_252/Q0                   tco                   0.206       6.204 f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[0]/opit_0_L5Q/Q
                                   net (fanout=2)        1.091       7.295         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l [0]
 CLMA_146_316/Y0                   td                    0.131       7.426 r       dvi_encoder_m0/serdes_4b_10to1_m0/N86/gateop_perm/Z
                                   net (fanout=1)        0.236       7.662         dvi_encoder_m0/serdes_4b_10to1_m0/N86
 IOL_151_321/TX_DATA[1]                                                    r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft7/opit_1_IOL/D[1]

 Data arrival time                                                   7.662         Logic Levels: 1  
                                                                                   Logic: 0.337ns(20.252%), Route: 1.327ns(79.748%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         3.076       3.076 r                        
 B5                                                      0.000       3.076 r       sys_clk (port)   
                                   net (fanout=1)        0.093       3.169         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       3.950 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.950         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       3.991 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       4.885         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       4.885 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.425       6.310         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.340       6.650 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       6.969         video_clk5x_w    
 USCM_74_110/CLK_USCM              td                    0.000       6.969 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.299       8.268         video_clk5x      
 IOL_151_321/CLK_SYS                                                       r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft7/opit_1_IOL/SYSCLK
 clock pessimism                                         0.745       9.013                          
 clock uncertainty                                      -0.150       8.863                          

 Setup time                                             -0.082       8.781                          

 Data required time                                                  8.781                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.781                          
 Data arrival time                                                  -7.662                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.119                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/opit_0_L5Q/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft7/opit_1_IOL/D[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.192
  Launch Clock Delay      :  6.004
  Clock Pessimism Removal :  0.745

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.390       4.108 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         video_clk5x_w    
 USCM_74_110/CLK_USCM              td                    0.000       4.476 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.528       6.004         video_clk5x      
 CLMA_130_257/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/opit_0_L5Q/CLK

 CLMA_130_257/Q0                   tco                   0.209       6.213 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/opit_0_L5Q/Q
                                   net (fanout=2)        0.241       6.454         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h [0]
 CLMA_130_256/Y2                   td                    0.227       6.681 f       dvi_encoder_m0/serdes_4b_10to1_m0/N87/gateop_perm/Z
                                   net (fanout=1)        0.955       7.636         dvi_encoder_m0/serdes_4b_10to1_m0/N87
 IOL_151_321/TX_DATA[0]                                                    f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft7/opit_1_IOL/D[0]

 Data arrival time                                                   7.636         Logic Levels: 1  
                                                                                   Logic: 0.436ns(26.716%), Route: 1.196ns(73.284%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         3.076       3.076 r                        
 B5                                                      0.000       3.076 r       sys_clk (port)   
                                   net (fanout=1)        0.093       3.169         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       3.950 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.950         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       3.991 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       4.885         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       4.885 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.425       6.310         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.340       6.650 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       6.969         video_clk5x_w    
 USCM_74_110/CLK_USCM              td                    0.000       6.969 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.299       8.268         video_clk5x      
 IOL_151_321/CLK_SYS                                                       r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft7/opit_1_IOL/SYSCLK
 clock pessimism                                         0.745       9.013                          
 clock uncertainty                                      -0.150       8.863                          

 Setup time                                             -0.064       8.799                          

 Data required time                                                  8.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.799                          
 Data arrival time                                                  -7.636                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.163                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[0]/opit_0_L5Q/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/D[1]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.210
  Launch Clock Delay      :  5.971
  Clock Pessimism Removal :  0.745

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.390       4.108 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         video_clk5x_w    
 USCM_74_110/CLK_USCM              td                    0.000       4.476 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.495       5.971         video_clk5x      
 CLMA_118_276/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[0]/opit_0_L5Q/CLK

 CLMA_118_276/Q0                   tco                   0.209       6.180 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[0]/opit_0_L5Q/Q
                                   net (fanout=2)        0.242       6.422         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l [0]
 CLMA_118_276/Y1                   td                    0.185       6.607 f       dvi_encoder_m0/serdes_4b_10to1_m0/N77/gateop/Z
                                   net (fanout=1)        1.025       7.632         dvi_encoder_m0/serdes_4b_10to1_m0/N77
 IOL_151_337/TX_DATA[1]                                                    f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/D[1]

 Data arrival time                                                   7.632         Logic Levels: 1  
                                                                                   Logic: 0.394ns(23.721%), Route: 1.267ns(76.279%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         3.076       3.076 r                        
 B5                                                      0.000       3.076 r       sys_clk (port)   
                                   net (fanout=1)        0.093       3.169         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       3.950 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.950         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       3.991 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       4.885         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       4.885 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.425       6.310         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.340       6.650 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       6.969         video_clk5x_w    
 USCM_74_110/CLK_USCM              td                    0.000       6.969 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.317       8.286         video_clk5x      
 IOL_151_337/CLK_SYS                                                       r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/SYSCLK
 clock pessimism                                         0.745       9.031                          
 clock uncertainty                                      -0.150       8.881                          

 Setup time                                             -0.064       8.817                          

 Data required time                                                  8.817                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.817                          
 Data arrival time                                                  -7.632                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.185                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[3]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[2]/opit_0_L5Q/L0
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.018  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.996
  Launch Clock Delay      :  5.222
  Clock Pessimism Removal :  -0.756

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.340       3.574 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         video_clk5x_w    
 USCM_74_110/CLK_USCM              td                    0.000       3.893 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.329       5.222         video_clk5x      
 CLMS_142_265/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[3]/opit_0_L5Q_perm/CLK

 CLMS_142_265/Q0                   tco                   0.197       5.419 f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.108       5.527         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l [3]
 CLMA_142_272/A0                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[2]/opit_0_L5Q/L0

 Data arrival time                                                   5.527         Logic Levels: 0  
                                                                                   Logic: 0.197ns(64.590%), Route: 0.108ns(35.410%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.390       4.108 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         video_clk5x_w    
 USCM_74_110/CLK_USCM              td                    0.000       4.476 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.520       5.996         video_clk5x      
 CLMA_142_272/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[2]/opit_0_L5Q/CLK
 clock pessimism                                        -0.756       5.240                          
 clock uncertainty                                       0.000       5.240                          

 Hold time                                              -0.082       5.158                          

 Data required time                                                  5.158                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.158                          
 Data arrival time                                                  -5.527                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.369                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[1]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/opit_0_L5Q/L0
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.018  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.004
  Launch Clock Delay      :  5.230
  Clock Pessimism Removal :  -0.756

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.340       3.574 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         video_clk5x_w    
 USCM_74_110/CLK_USCM              td                    0.000       3.893 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.337       5.230         video_clk5x      
 CLMA_130_249/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[1]/opit_0_L5Q_perm/CLK

 CLMA_130_249/Q0                   tco                   0.197       5.427 f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.108       5.535         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h [1]
 CLMA_130_257/A0                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/opit_0_L5Q/L0

 Data arrival time                                                   5.535         Logic Levels: 0  
                                                                                   Logic: 0.197ns(64.590%), Route: 0.108ns(35.410%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.390       4.108 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         video_clk5x_w    
 USCM_74_110/CLK_USCM              td                    0.000       4.476 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.528       6.004         video_clk5x      
 CLMA_130_257/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/opit_0_L5Q/CLK
 clock pessimism                                        -0.756       5.248                          
 clock uncertainty                                       0.000       5.248                          

 Hold time                                              -0.082       5.166                          

 Data required time                                                  5.166                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.166                          
 Data arrival time                                                  -5.535                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.369                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.973
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.783

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.340       3.574 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         video_clk5x_w    
 USCM_74_110/CLK_USCM              td                    0.000       3.893 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.297       5.190         video_clk5x      
 CLMA_142_292/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/CLK

 CLMA_142_292/Q3                   tco                   0.197       5.387 f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.139       5.526         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5 [0]
 CLMA_142_292/D4                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.526         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.631%), Route: 0.139ns(41.369%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.390       4.108 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         video_clk5x_w    
 USCM_74_110/CLK_USCM              td                    0.000       4.476 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.497       5.973         video_clk5x      
 CLMA_142_292/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.783       5.190                          
 clock uncertainty                                       0.000       5.190                          

 Hold time                                              -0.056       5.134                          

 Data required time                                                  5.134                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.134                          
 Data arrival time                                                  -5.526                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.392                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encg/dout[8]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[4]/opit_0_L5Q_perm/L0
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.298  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.214
  Launch Clock Delay      :  5.996
  Clock Pessimism Removal :  0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     11814.912   11814.912 r                        
 B5                                                      0.000   11814.912 r       sys_clk (port)   
                                   net (fanout=1)        0.093   11815.005         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   11815.903 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11815.903         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   11815.950 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   11816.979         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   11816.979 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.651   11818.630         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389   11819.019 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368   11819.387         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   11819.387 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.521   11820.908         video_clk        
 CLMA_138_269/CLK                                                          r       dvi_encoder_m0/encg/dout[8]/opit_0_inv_L5Q_perm/CLK

 CLMA_138_269/Q3                   tco                   0.209   11821.117 r       dvi_encoder_m0/encg/dout[8]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.240   11821.357         dvi_encoder_m0/red [8]
 CLMA_138_268/A0                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[4]/opit_0_L5Q_perm/L0

 Data arrival time                                               11821.357         Logic Levels: 0  
                                                                                   Logic: 0.209ns(46.548%), Route: 0.240ns(53.452%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                     11814.916   11814.916 r                        
 B5                                                      0.000   11814.916 r       sys_clk (port)   
                                   net (fanout=1)        0.093   11815.009         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   11815.790 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11815.790         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   11815.831 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   11816.725         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   11816.725 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.425   11818.150         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.340   11818.490 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319   11818.809         video_clk5x_w    
 USCM_74_110/CLK_USCM              td                    0.000   11818.809 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.321   11820.130         video_clk5x      
 CLMA_138_268/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.484   11820.614                          
 clock uncertainty                                      -0.150   11820.464                          

 Setup time                                             -0.109   11820.355                          

 Data required time                                              11820.355                          
----------------------------------------------------------------------------------------------------
 Data required time                                              11820.355                          
 Data arrival time                                              -11821.357                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.002                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encr/dout[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[1]/opit_0_L5Q/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.298  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.207
  Launch Clock Delay      :  5.989
  Clock Pessimism Removal :  0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     11814.912   11814.912 r                        
 B5                                                      0.000   11814.912 r       sys_clk (port)   
                                   net (fanout=1)        0.093   11815.005         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   11815.903 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11815.903         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   11815.950 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   11816.979         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   11816.979 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.651   11818.630         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389   11819.019 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368   11819.387         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   11819.387 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.514   11820.901         video_clk        
 CLMA_130_269/CLK                                                          r       dvi_encoder_m0/encr/dout[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_269/Q0                   tco                   0.209   11821.110 r       dvi_encoder_m0/encr/dout[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.241   11821.351         dvi_encoder_m0/green [2]
 CLMA_130_268/C4                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[1]/opit_0_L5Q/L4

 Data arrival time                                               11821.351         Logic Levels: 0  
                                                                                   Logic: 0.209ns(46.444%), Route: 0.241ns(53.556%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                     11814.916   11814.916 r                        
 B5                                                      0.000   11814.916 r       sys_clk (port)   
                                   net (fanout=1)        0.093   11815.009         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   11815.790 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11815.790         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   11815.831 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   11816.725         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   11816.725 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.425   11818.150         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.340   11818.490 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319   11818.809         video_clk5x_w    
 USCM_74_110/CLK_USCM              td                    0.000   11818.809 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.314   11820.123         video_clk5x      
 CLMA_130_268/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[1]/opit_0_L5Q/CLK
 clock pessimism                                         0.484   11820.607                          
 clock uncertainty                                      -0.150   11820.457                          

 Setup time                                             -0.073   11820.384                          

 Data required time                                              11820.384                          
----------------------------------------------------------------------------------------------------
 Data required time                                              11820.384                          
 Data arrival time                                              -11821.351                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.967                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/dout[4]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[2]/opit_0_L5Q/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.298  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.227
  Launch Clock Delay      :  6.009
  Clock Pessimism Removal :  0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     11814.912   11814.912 r                        
 B5                                                      0.000   11814.912 r       sys_clk (port)   
                                   net (fanout=1)        0.093   11815.005         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   11815.903 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11815.903         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   11815.950 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   11816.979         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   11816.979 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.651   11818.630         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389   11819.019 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368   11819.387         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   11819.387 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.534   11820.921         video_clk        
 CLMA_126_248/CLK                                                          r       dvi_encoder_m0/encb/dout[4]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_126_248/Q1                   tco                   0.209   11821.130 r       dvi_encoder_m0/encb/dout[4]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        0.240   11821.370         dvi_encoder_m0/blue [4]
 CLMS_126_249/C4                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[2]/opit_0_L5Q/L4

 Data arrival time                                               11821.370         Logic Levels: 0  
                                                                                   Logic: 0.209ns(46.548%), Route: 0.240ns(53.452%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                     11814.916   11814.916 r                        
 B5                                                      0.000   11814.916 r       sys_clk (port)   
                                   net (fanout=1)        0.093   11815.009         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   11815.790 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11815.790         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   11815.831 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   11816.725         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   11816.725 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.425   11818.150         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.340   11818.490 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319   11818.809         video_clk5x_w    
 USCM_74_110/CLK_USCM              td                    0.000   11818.809 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.334   11820.143         video_clk5x      
 CLMS_126_249/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[2]/opit_0_L5Q/CLK
 clock pessimism                                         0.484   11820.627                          
 clock uncertainty                                      -0.150   11820.477                          

 Setup time                                             -0.073   11820.404                          

 Data required time                                              11820.404                          
----------------------------------------------------------------------------------------------------
 Data required time                                              11820.404                          
 Data arrival time                                              -11821.370                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.966                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encr/dout[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[0]/opit_0_L5Q/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.301  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.971
  Launch Clock Delay      :  5.186
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339       3.573 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319       3.892         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.892 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.294       5.186         video_clk        
 CLMA_118_277/CLK                                                          r       dvi_encoder_m0/encr/dout[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_277/Q1                   tco                   0.197       5.383 f       dvi_encoder_m0/encr/dout[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.138       5.521         dvi_encoder_m0/green [1]
 CLMA_118_276/A4                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[0]/opit_0_L5Q/L4

 Data arrival time                                                   5.521         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.390       4.108 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         video_clk5x_w    
 USCM_74_110/CLK_USCM              td                    0.000       4.476 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.495       5.971         video_clk5x      
 CLMA_118_276/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[0]/opit_0_L5Q/CLK
 clock pessimism                                        -0.484       5.487                          
 clock uncertainty                                       0.150       5.637                          

 Hold time                                              -0.055       5.582                          

 Data required time                                                  5.582                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.582                          
 Data arrival time                                                  -5.521                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.061                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/dout[3]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[1]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.301  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.002
  Launch Clock Delay      :  5.217
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339       3.573 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319       3.892         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.892 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.325       5.217         video_clk        
 CLMS_114_253/CLK                                                          r       dvi_encoder_m0/encb/dout[3]/opit_0_inv_MUX4TO1Q/CLK

 CLMS_114_253/Q0                   tco                   0.197       5.414 f       dvi_encoder_m0/encb/dout[3]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        0.138       5.552         dvi_encoder_m0/blue [3]
 CLMA_114_252/A4                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.552         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.390       4.108 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         video_clk5x_w    
 USCM_74_110/CLK_USCM              td                    0.000       4.476 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.526       6.002         video_clk5x      
 CLMA_114_252/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.484       5.518                          
 clock uncertainty                                       0.150       5.668                          

 Hold time                                              -0.055       5.613                          

 Data required time                                                  5.613                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.613                          
 Data arrival time                                                  -5.552                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.061                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/dout[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[1]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.300  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.013
  Launch Clock Delay      :  5.229
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339       3.573 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319       3.892         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.892 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.337       5.229         video_clk        
 CLMA_130_248/CLK                                                          r       dvi_encoder_m0/encb/dout[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_248/Q0                   tco                   0.197       5.426 f       dvi_encoder_m0/encb/dout[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.138       5.564         dvi_encoder_m0/blue [2]
 CLMA_130_249/A4                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.564         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.390       4.108 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         video_clk5x_w    
 USCM_74_110/CLK_USCM              td                    0.000       4.476 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.537       6.013         video_clk5x      
 CLMA_130_249/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.484       5.529                          
 clock uncertainty                                       0.150       5.679                          

 Hold time                                              -0.055       5.624                          

 Data required time                                                  5.624                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.624                          
 Data arrival time                                                  -5.564                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.060                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_awvalid/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/AWVALID_1
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.153  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.212
  Launch Clock Delay      :  5.949
  Clock Pessimism Removal :  0.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       4.479 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.470       5.949         ntclkbufg_2      
 CLMS_54_85/CLK                                                            r       u_aq_axi_master/reg_awvalid/opit_0_inv_L5Q_perm/CLK

 CLMS_54_85/Q0                     tco                   0.206       6.155 f       u_aq_axi_master/reg_awvalid/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.108       7.263         s00_axi_awvalid  
 HMEMC_16_1/SRB_IOL42_LRS                                                  f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/AWVALID_1

 Data arrival time                                                   7.263         Logic Levels: 0  
                                                                                   Logic: 0.206ns(15.677%), Route: 1.108ns(84.323%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      10.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      10.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      11.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      11.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.425      13.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342      13.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      13.895         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000      13.895 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.317      15.212         ntclkbufg_2      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                         0.584      15.796                          
 clock uncertainty                                      -0.150      15.646                          

 Setup time                                             -5.134      10.512                          

 Data required time                                                 10.512                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.512                          
 Data arrival time                                                  -7.263                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.249                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_arvalid/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ARVALID_1
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.153  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.212
  Launch Clock Delay      :  5.949
  Clock Pessimism Removal :  0.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       4.479 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.470       5.949         ntclkbufg_2      
 CLMA_30_85/CLK                                                            r       u_aq_axi_master/reg_arvalid/opit_0_inv_L5Q_perm/CLK

 CLMA_30_85/Q0                     tco                   0.209       6.158 r       u_aq_axi_master/reg_arvalid/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.594       6.752         s00_axi_arvalid  
 HMEMC_16_1/SRB_IOL34_TX_DATA[4]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ARVALID_1

 Data arrival time                                                   6.752         Logic Levels: 0  
                                                                                   Logic: 0.209ns(26.027%), Route: 0.594ns(73.973%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      10.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      10.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      11.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      11.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.425      13.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342      13.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      13.895         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000      13.895 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.317      15.212         ntclkbufg_2      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                         0.584      15.796                          
 clock uncertainty                                      -0.150      15.646                          

 Setup time                                             -5.135      10.511                          

 Data required time                                                 10.511                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.511                          
 Data arrival time                                                  -6.752                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.759                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/Cin
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.259  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.150
  Launch Clock Delay      :  5.993
  Clock Pessimism Removal :  0.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       4.479 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.514       5.993         ntclkbufg_2      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_IOL44_RX_DATA[2]   tco                   0.890       6.883 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/WREADY_1
                                   net (fanout=5)        1.214       8.097         s00_axi_wready   
 CLMA_58_85/Y3                     td                    0.135       8.232 r       u_aq_axi_master/N5_5/gateop_perm/Z
                                   net (fanout=2)        0.676       8.908         u_aq_axi_master/N5
                                                         0.221       9.129 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       9.129         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1176
 CLMA_66_48/COUT                   td                    0.083       9.212 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.212         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1178
 CLMA_66_52/Y1                     td                    0.305       9.517 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.365       9.882         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69 [5]
 CLMA_66_44/Y0                     td                    0.131      10.013 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N70[5]/gateop_perm/Z
                                   net (fanout=2)        0.516      10.529         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [5]
 CLMS_54_49/COUT                   td                    0.348      10.877 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[6]/opit_0_A2Q1/Cout
                                   net (fanout=1)        0.000      10.877         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.co [7]
 CLMS_54_53/CIN                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/Cin

 Data arrival time                                                  10.877         Logic Levels: 5  
                                                                                   Logic: 2.113ns(43.264%), Route: 2.771ns(56.736%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      10.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      10.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      11.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      11.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.425      13.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342      13.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      13.895         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000      13.895 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.255      15.150         ntclkbufg_2      
 CLMS_54_53/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/CLK
 clock pessimism                                         0.584      15.734                          
 clock uncertainty                                      -0.150      15.584                          

 Setup time                                             -0.101      15.483                          

 Data required time                                                 15.483                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.483                          
 Data arrival time                                                 -10.877                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.606                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_r_len[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ARLEN_1[5]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.228  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.993
  Launch Clock Delay      :  5.181
  Clock Pessimism Removal :  -0.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       3.895 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.286       5.181         ntclkbufg_2      
 CLMS_26_93/CLK                                                            r       u_aq_axi_master/reg_r_len[5]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_93/Q1                     tco                   0.197       5.378 f       u_aq_axi_master/reg_r_len[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.377       5.755         s00_axi_arlen[5] 
 HMEMC_16_1/SRB_IOL35_TS_CTRL[1]                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ARLEN_1[5]

 Data arrival time                                                   5.755         Logic Levels: 0  
                                                                                   Logic: 0.197ns(34.321%), Route: 0.377ns(65.679%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       4.479 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.514       5.993         ntclkbufg_2      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                        -0.584       5.409                          
 clock uncertainty                                       0.000       5.409                          

 Hold time                                               0.114       5.523                          

 Data required time                                                  5.523                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.523                          
 Data arrival time                                                  -5.755                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.232                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_rd_adrs[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[5]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.241  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.993
  Launch Clock Delay      :  5.168
  Clock Pessimism Removal :  -0.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       3.895 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.273       5.168         ntclkbufg_2      
 CLMA_26_80/CLK                                                            r       u_aq_axi_master/reg_rd_adrs[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_26_80/Q0                     tco                   0.198       5.366 r       u_aq_axi_master/reg_rd_adrs[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.394       5.760         s00_axi_araddr[5]
 HMEMC_16_1/SRB_IOL37_IODLY_CTRL[2]
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[5]

 Data arrival time                                                   5.760         Logic Levels: 0  
                                                                                   Logic: 0.198ns(33.446%), Route: 0.394ns(66.554%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       4.479 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.514       5.993         ntclkbufg_2      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                        -0.584       5.409                          
 clock uncertainty                                       0.000       5.409                          

 Hold time                                               0.096       5.505                          

 Data required time                                                  5.505                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.505                          
 Data arrival time                                                  -5.760                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.255                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_rd_adrs[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[7]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.251  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.993
  Launch Clock Delay      :  5.158
  Clock Pessimism Removal :  -0.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       3.895 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.263       5.158         ntclkbufg_2      
 CLMA_26_72/CLK                                                            r       u_aq_axi_master/reg_rd_adrs[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_26_72/Q3                     tco                   0.197       5.355 f       u_aq_axi_master/reg_rd_adrs[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.465       5.820         s00_axi_araddr[7]
 HMEMC_16_1/SRB_IOL36_TX_DATA[6]                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[7]

 Data arrival time                                                   5.820         Logic Levels: 0  
                                                                                   Logic: 0.197ns(29.758%), Route: 0.465ns(70.242%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       4.479 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.514       5.993         ntclkbufg_2      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                        -0.584       5.409                          
 clock uncertainty                                       0.000       5.409                          

 Hold time                                               0.110       5.519                          

 Data required time                                                  5.519                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.519                          
 Data arrival time                                                  -5.820                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.301                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_write_req_gen_m0/read_addr_index[1]/opit_0_inv/CLK
Endpoint    : frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d0[1]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.966  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.153
  Launch Clock Delay      :  3.187
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N22             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.458       3.187         cmos_pclk_g      
 CLMA_50_77/CLK                                                            r       cmos_write_req_gen_m0/read_addr_index[1]/opit_0_inv/CLK

 CLMA_50_77/Q3                     tco                   0.209       3.396 r       cmos_write_req_gen_m0/read_addr_index[1]/opit_0_inv/Q
                                   net (fanout=1)        0.648       4.044         cmos_read_addr_index[1]
 CLMS_38_77/AD                                                             r       frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d0[1]/opit_0_inv/D

 Data arrival time                                                   4.044         Logic Levels: 0  
                                                                                   Logic: 0.209ns(24.387%), Route: 0.648ns(75.613%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      10.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      10.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      11.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      11.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.425      13.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342      13.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      13.895         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000      13.895 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.258      15.153         ntclkbufg_2      
 CLMS_38_77/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d0[1]/opit_0_inv/CLK
 clock pessimism                                         0.000      15.153                          
 clock uncertainty                                      -0.150      15.003                          

 Setup time                                             -0.001      15.002                          

 Data required time                                                 15.002                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.002                          
 Data arrival time                                                  -4.044                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.958                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_write_req_gen_m0/write_addr_index[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d0[1]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.969  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.156
  Launch Clock Delay      :  3.187
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N22             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.458       3.187         cmos_pclk_g      
 CLMA_50_77/CLK                                                            r       cmos_write_req_gen_m0/write_addr_index[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_77/Q1                     tco                   0.206       3.393 f       cmos_write_req_gen_m0/write_addr_index[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.619       4.012         cmos_write_addr_index[1]
 CLMA_50_76/M1                                                             f       frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d0[1]/opit_0_inv/D

 Data arrival time                                                   4.012         Logic Levels: 0  
                                                                                   Logic: 0.206ns(24.970%), Route: 0.619ns(75.030%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      10.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      10.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      11.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      11.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.425      13.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342      13.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      13.895         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000      13.895 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.261      15.156         ntclkbufg_2      
 CLMA_50_76/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d0[1]/opit_0_inv/CLK
 clock pessimism                                         0.000      15.156                          
 clock uncertainty                                      -0.150      15.006                          

 Setup time                                             -0.035      14.971                          

 Data required time                                                 14.971                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.971                          
 Data arrival time                                                  -4.012                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.959                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[6]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.977  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.150
  Launch Clock Delay      :  3.173
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N22             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.444       3.173         cmos_pclk_g      
 CLMA_50_57/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[6]/opit_0_L5Q_perm/CLK

 CLMA_50_57/Q0                     tco                   0.206       3.379 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.598       3.977         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [6]
 CLMS_54_53/M3                                                             f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[6]/opit_0/D

 Data arrival time                                                   3.977         Logic Levels: 0  
                                                                                   Logic: 0.206ns(25.622%), Route: 0.598ns(74.378%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      10.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      10.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      11.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      11.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.425      13.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342      13.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      13.895         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000      13.895 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.255      15.150         ntclkbufg_2      
 CLMS_54_53/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[6]/opit_0/CLK
 clock pessimism                                         0.000      15.150                          
 clock uncertainty                                      -0.150      15.000                          

 Setup time                                             -0.035      14.965                          

 Data required time                                                 14.965                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.965                          
 Data arrival time                                                  -3.977                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.988                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[7]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    3.164  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.926
  Launch Clock Delay      :  2.762
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781       0.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041       0.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.511         _N22             
 USCM_74_107/CLK_USCM              td                    0.000       1.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.251       2.762         cmos_pclk_g      
 CLMA_54_64/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[7]/opit_0_L5Q_perm/CLK

 CLMA_54_64/Q3                     tco                   0.197       2.959 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.138       3.097         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [7]
 CLMS_54_65/AD                                                             f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[7]/opit_0/D

 Data arrival time                                                   3.097         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       4.479 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.447       5.926         ntclkbufg_2      
 CLMS_54_65/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[7]/opit_0/CLK
 clock pessimism                                         0.000       5.926                          
 clock uncertainty                                       0.150       6.076                          

 Hold time                                               0.028       6.104                          

 Data required time                                                  6.104                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.104                          
 Data arrival time                                                  -3.097                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.007                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_write_req_gen_m0/write_addr_index[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d0[0]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    3.165  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.937
  Launch Clock Delay      :  2.772
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781       0.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041       0.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.511         _N22             
 USCM_74_107/CLK_USCM              td                    0.000       1.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.261       2.772         cmos_pclk_g      
 CLMA_50_77/CLK                                                            r       cmos_write_req_gen_m0/write_addr_index[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_77/Q0                     tco                   0.198       2.970 r       cmos_write_req_gen_m0/write_addr_index[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.142       3.112         cmos_write_addr_index[0]
 CLMA_50_76/M2                                                             r       frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d0[0]/opit_0_inv/D

 Data arrival time                                                   3.112         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.235%), Route: 0.142ns(41.765%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       4.479 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.458       5.937         ntclkbufg_2      
 CLMA_50_76/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d0[0]/opit_0_inv/CLK
 clock pessimism                                         0.000       5.937                          
 clock uncertainty                                       0.150       6.087                          

 Hold time                                              -0.003       6.084                          

 Data required time                                                  6.084                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.084                          
 Data arrival time                                                  -3.112                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.972                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[5]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    3.168  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.931
  Launch Clock Delay      :  2.763
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781       0.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041       0.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.511         _N22             
 USCM_74_107/CLK_USCM              td                    0.000       1.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.252       2.763         cmos_pclk_g      
 CLMA_50_53/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[5]/opit_0_L5Q_perm/CLK

 CLMA_50_53/Q0                     tco                   0.197       2.960 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.234       3.194         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [5]
 CLMS_54_53/CD                                                             f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[5]/opit_0/D

 Data arrival time                                                   3.194         Logic Levels: 0  
                                                                                   Logic: 0.197ns(45.708%), Route: 0.234ns(54.292%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       4.479 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.452       5.931         ntclkbufg_2      
 CLMS_54_53/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[5]/opit_0/CLK
 clock pessimism                                         0.000       5.931                          
 clock uncertainty                                       0.150       6.081                          

 Hold time                                               0.027       6.108                          

 Data required time                                                  6.108                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.108                          
 Data arrival time                                                  -3.194                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.914                          
====================================================================================================

====================================================================================================

Startpoint  : video_timing_data_m0/read_req/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/frame_fifo_read_m0/read_req_d0/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.360  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.185
  Launch Clock Delay      :  5.961
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 B5                                                      0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.085         sys_clk          
 IOBD_0_298/DIN                    td                    0.898     200.983 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.983         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047     201.030 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029     202.059         _N23             
 USCM_74_104/CLK_USCM              td                    0.000     202.059 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.651     203.710         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389     204.099 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368     204.467         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000     204.467 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.486     205.953         video_clk        
 CLMA_98_93/CLK                                                            r       video_timing_data_m0/read_req/opit_0_inv_L5Q_perm/CLK

 CLMA_98_93/Q0                     tco                   0.209     206.162 r       video_timing_data_m0/read_req/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.175     206.337         read_req         
 CLMA_98_92/M0                                                             r       frame_read_write_m0/frame_fifo_read_m0/read_req_d0/opit_0_inv/D

 Data arrival time                                                 206.337         Logic Levels: 0  
                                                                                   Logic: 0.209ns(54.427%), Route: 0.175ns(45.573%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                       200.000     200.000 r                        
 B5                                                      0.000     200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781     200.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041     200.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894     201.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000     201.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.425     203.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342     203.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319     203.895         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000     203.895 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.290     205.185         ntclkbufg_2      
 CLMA_98_92/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/read_req_d0/opit_0_inv/CLK
 clock pessimism                                         0.416     205.601                          
 clock uncertainty                                      -0.150     205.451                          

 Setup time                                             -0.027     205.424                          

 Data required time                                                205.424                          
----------------------------------------------------------------------------------------------------
 Data required time                                                205.424                          
 Data arrival time                                                -206.337                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.913                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.361  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.187
  Launch Clock Delay      :  5.964
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 B5                                                      0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.085         sys_clk          
 IOBD_0_298/DIN                    td                    0.898     200.983 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.983         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047     201.030 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029     202.059         _N23             
 USCM_74_104/CLK_USCM              td                    0.000     202.059 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.651     203.710         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389     204.099 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368     204.467         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000     204.467 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.489     205.956         video_clk        
 CLMA_70_89/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/CLK

 CLMA_70_89/Q0                     tco                   0.209     206.165 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.174     206.339         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [6]
 CLMA_70_88/M0                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/D

 Data arrival time                                                 206.339         Logic Levels: 0  
                                                                                   Logic: 0.209ns(54.569%), Route: 0.174ns(45.431%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                       200.000     200.000 r                        
 B5                                                      0.000     200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781     200.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041     200.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894     201.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000     201.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.425     203.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342     203.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319     203.895         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000     203.895 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.292     205.187         ntclkbufg_2      
 CLMA_70_88/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/CLK
 clock pessimism                                         0.416     205.603                          
 clock uncertainty                                      -0.150     205.453                          

 Setup time                                             -0.027     205.426                          

 Data required time                                                205.426                          
----------------------------------------------------------------------------------------------------
 Data required time                                                205.426                          
 Data arrival time                                                -206.339                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.913                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[4]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.361  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.187
  Launch Clock Delay      :  5.964
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 B5                                                      0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.085         sys_clk          
 IOBD_0_298/DIN                    td                    0.898     200.983 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.983         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047     201.030 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029     202.059         _N23             
 USCM_74_104/CLK_USCM              td                    0.000     202.059 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.651     203.710         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389     204.099 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368     204.467         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000     204.467 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.489     205.956         video_clk        
 CLMA_70_89/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/CLK

 CLMA_70_89/Q1                     tco                   0.209     206.165 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.174     206.339         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [4]
 CLMA_70_88/M1                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[4]/opit_0/D

 Data arrival time                                                 206.339         Logic Levels: 0  
                                                                                   Logic: 0.209ns(54.569%), Route: 0.174ns(45.431%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                       200.000     200.000 r                        
 B5                                                      0.000     200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781     200.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041     200.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894     201.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000     201.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.425     203.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342     203.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319     203.895         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000     203.895 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.292     205.187         ntclkbufg_2      
 CLMA_70_88/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[4]/opit_0/CLK
 clock pessimism                                         0.416     205.603                          
 clock uncertainty                                      -0.150     205.453                          

 Setup time                                             -0.027     205.426                          

 Data required time                                                205.426                          
----------------------------------------------------------------------------------------------------
 Data required time                                                205.426                          
 Data arrival time                                                -206.339                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.913                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[10]/opit_0_L5Q/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[10]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.368  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.992
  Launch Clock Delay      :  5.208
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339       3.573 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319       3.892         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.892 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.316       5.208         video_clk        
 CLMA_78_100/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[10]/opit_0_L5Q/CLK

 CLMA_78_100/Q0                    tco                   0.198       5.406 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[10]/opit_0_L5Q/Q
                                   net (fanout=1)        0.139       5.545         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [10]
 CLMS_78_101/M0                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[10]/opit_0/D

 Data arrival time                                                   5.545         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.754%), Route: 0.139ns(41.246%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       4.479 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.513       5.992         ntclkbufg_2      
 CLMS_78_101/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[10]/opit_0/CLK
 clock pessimism                                        -0.416       5.576                          
 clock uncertainty                                       0.150       5.726                          

 Hold time                                              -0.003       5.723                          

 Data required time                                                  5.723                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.723                          
 Data arrival time                                                  -5.545                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.178                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.368  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.969
  Launch Clock Delay      :  5.185
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339       3.573 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319       3.892         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.892 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.293       5.185         video_clk        
 CLMA_78_80/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/CLK

 CLMA_78_80/Q0                     tco                   0.198       5.383 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.139       5.522         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [2]
 CLMS_78_81/M2                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/opit_0/D

 Data arrival time                                                   5.522         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.754%), Route: 0.139ns(41.246%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       4.479 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.490       5.969         ntclkbufg_2      
 CLMS_78_81/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/opit_0/CLK
 clock pessimism                                        -0.416       5.553                          
 clock uncertainty                                       0.150       5.703                          

 Hold time                                              -0.003       5.700                          

 Data required time                                                  5.700                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.700                          
 Data arrival time                                                  -5.522                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.178                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.368  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.969
  Launch Clock Delay      :  5.185
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339       3.573 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319       3.892         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.892 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.293       5.185         video_clk        
 CLMA_78_80/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[3]/opit_0_L5Q_perm/CLK

 CLMA_78_80/Q1                     tco                   0.198       5.383 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.139       5.522         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [3]
 CLMS_78_81/M0                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/D

 Data arrival time                                                   5.522         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.754%), Route: 0.139ns(41.246%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       4.479 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.490       5.969         ntclkbufg_2      
 CLMS_78_81/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/CLK
 clock pessimism                                        -0.416       5.553                          
 clock uncertainty                                       0.150       5.703                          

 Hold time                                              -0.003       5.700                          

 Data required time                                                  5.700                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.700                          
 Data arrival time                                                  -5.522                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.178                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[10]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.034  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.201
  Launch Clock Delay      :  5.976
  Clock Pessimism Removal :  0.741

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.500       5.976         ntclkbufg_1      
 CLMS_38_117/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[3]/opit_0_inv_A2Q21/CLK

 CLMS_38_117/Q3                    tco                   0.209       6.185 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=167)      0.563       6.748         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [3]
 CLMA_30_120/Y0                    td                    0.131       6.879 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.484       7.363         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N6605
 CLMA_30_116/Y0                    td                    0.131       7.494 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.246       7.740         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMA_30_116/Y2                    td                    0.132       7.872 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[3]_3/gateop_perm/Z
                                   net (fanout=40)       0.573       8.445         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N5186
 CLMA_50_112/Y0                    td                    0.225       8.670 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[10]/gateop_perm/Z
                                   net (fanout=1)        1.788      10.458         u_ipsl_hmic_h_top/ddrc_paddr [10]
 HMEMC_16_1/SRB_IOL4_IODLY_CTRL[1]                                         f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[10]

 Data arrival time                                                  10.458         Logic Levels: 4  
                                                                                   Logic: 0.828ns(18.474%), Route: 3.654ns(81.526%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      23.893 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.308      25.201         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.741      25.942                          
 clock uncertainty                                      -0.150      25.792                          

 Setup time                                             -1.394      24.398                          

 Data required time                                                 24.398                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.398                          
 Data arrival time                                                 -10.458                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.940                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PWRITE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.034  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.201
  Launch Clock Delay      :  5.976
  Clock Pessimism Removal :  0.741

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.500       5.976         ntclkbufg_1      
 CLMS_38_117/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[3]/opit_0_inv_A2Q21/CLK

 CLMS_38_117/Q3                    tco                   0.209       6.185 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=167)      0.563       6.748         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [3]
 CLMA_30_120/Y0                    td                    0.131       6.879 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.670       7.549         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N6605
 CLMA_30_117/Y2                    td                    0.141       7.690 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N69/gateop_perm/Z
                                   net (fanout=1)        1.749       9.439         u_ipsl_hmic_h_top/ddrc_pwrite
 HMEMC_16_1/SRB_IOL2_TX_DATA[0]                                            f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PWRITE

 Data arrival time                                                   9.439         Logic Levels: 2  
                                                                                   Logic: 0.481ns(13.890%), Route: 2.982ns(86.110%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      23.893 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.308      25.201         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.741      25.942                          
 clock uncertainty                                      -0.150      25.792                          

 Setup time                                             -2.255      23.537                          

 Data required time                                                 23.537                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.537                          
 Data arrival time                                                  -9.439                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.098                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[9]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.034  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.201
  Launch Clock Delay      :  5.976
  Clock Pessimism Removal :  0.741

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.500       5.976         ntclkbufg_1      
 CLMS_38_117/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[3]/opit_0_inv_A2Q21/CLK

 CLMS_38_117/Q3                    tco                   0.209       6.185 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=167)      0.563       6.748         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [3]
 CLMA_30_120/Y0                    td                    0.131       6.879 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.484       7.363         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N6605
 CLMA_30_116/Y0                    td                    0.131       7.494 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.246       7.740         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMA_30_116/Y2                    td                    0.132       7.872 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[3]_3/gateop_perm/Z
                                   net (fanout=40)       0.562       8.434         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N5186
 CLMS_46_121/Y0                    td                    0.225       8.659 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[9]/gateop_perm/Z
                                   net (fanout=1)        1.622      10.281         u_ipsl_hmic_h_top/ddrc_paddr [9]
 HMEMC_16_1/SRB_IOL4_MIPI_SW_DYN_I                                         f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[9]

 Data arrival time                                                  10.281         Logic Levels: 4  
                                                                                   Logic: 0.828ns(19.233%), Route: 3.477ns(80.767%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      23.893 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.308      25.201         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.741      25.942                          
 clock uncertainty                                      -0.150      25.792                          

 Setup time                                             -1.248      24.544                          

 Data required time                                                 24.544                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.544                          
 Data arrival time                                                 -10.281                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.263                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_1/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.967
  Launch Clock Delay      :  5.178
  Clock Pessimism Removal :  -0.753

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.285       5.178         ntclkbufg_1      
 CLMA_38_144/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_1/opit_0_inv/CLK

 CLMA_38_144/Q3                    tco                   0.197       5.375 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_1/opit_0_inv/Q
                                   net (fanout=6)        0.110       5.485         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_1
 CLMA_38_136/D4                                                            f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.485         Logic Levels: 0  
                                                                                   Logic: 0.197ns(64.169%), Route: 0.110ns(35.831%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.491       5.967         ntclkbufg_1      
 CLMA_38_136/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.753       5.214                          
 clock uncertainty                                       0.000       5.214                          

 Hold time                                              -0.056       5.158                          

 Data required time                                                  5.158                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.158                          
 Data arrival time                                                  -5.485                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.327                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_iorst_req_d[0]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_iorst_req_d[1]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.022  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.960
  Launch Clock Delay      :  5.185
  Clock Pessimism Removal :  -0.753

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.292       5.185         ntclkbufg_1      
 CLMA_30_145/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_iorst_req_d[0]/opit_0_inv/CLK

 CLMA_30_145/Q1                    tco                   0.198       5.383 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_iorst_req_d[0]/opit_0_inv/Q
                                   net (fanout=1)        0.156       5.539         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_iorst_req_d [0]
 CLMA_30_148/M0                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_iorst_req_d[1]/opit_0_inv/D

 Data arrival time                                                   5.539         Logic Levels: 0  
                                                                                   Logic: 0.198ns(55.932%), Route: 0.156ns(44.068%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.484       5.960         ntclkbufg_1      
 CLMA_30_148/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_iorst_req_d[1]/opit_0_inv/CLK
 clock pessimism                                        -0.753       5.207                          
 clock uncertainty                                       0.000       5.207                          

 Hold time                                              -0.003       5.204                          

 Data required time                                                  5.204                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.204                          
 Data arrival time                                                  -5.539                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.335                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_d1[1]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_now[1]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.973
  Launch Clock Delay      :  5.189
  Clock Pessimism Removal :  -0.753

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.296       5.189         ntclkbufg_1      
 CLMA_26_100/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_d1[1]/opit_0_inv/CLK

 CLMA_26_100/Q1                    tco                   0.198       5.387 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_d1[1]/opit_0_inv/Q
                                   net (fanout=3)        0.165       5.552         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_d1 [1]
 CLMA_26_104/M0                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_now[1]/opit_0_inv/D

 Data arrival time                                                   5.552         Logic Levels: 0  
                                                                                   Logic: 0.198ns(54.545%), Route: 0.165ns(45.455%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.497       5.973         ntclkbufg_1      
 CLMA_26_104/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_now[1]/opit_0_inv/CLK
 clock pessimism                                        -0.753       5.220                          
 clock uncertainty                                       0.000       5.220                          

 Hold time                                              -0.003       5.217                          

 Data required time                                                  5.217                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.217                          
 Data arrival time                                                  -5.552                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.335                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.902  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.202
  Launch Clock Delay      :  4.784
  Clock Pessimism Removal :  0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898      15.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047      16.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029      17.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      17.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.651      18.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403      19.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419      19.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244      19.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      19.784         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      19.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      19.784         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.291      21.075 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.849      21.924         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_132/Y0                    td                    0.131      22.055 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.200      22.255         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
 CLMA_26_132/CE                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  22.255         Logic Levels: 1  
                                                                                   Logic: 1.422ns(57.548%), Route: 1.049ns(42.452%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      23.893 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.309      25.202         ntclkbufg_1      
 CLMA_26_132/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.484      25.686                          
 clock uncertainty                                      -0.150      25.536                          

 Setup time                                             -0.223      25.313                          

 Data required time                                                 25.313                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.313                          
 Data arrival time                                                 -22.255                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.058                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.902  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.202
  Launch Clock Delay      :  4.784
  Clock Pessimism Removal :  0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898      15.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047      16.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029      17.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      17.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.651      18.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403      19.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419      19.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244      19.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      19.784         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      19.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      19.784         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.291      21.075 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.849      21.924         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_132/Y0                    td                    0.131      22.055 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.200      22.255         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
 CLMS_26_133/CE                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  22.255         Logic Levels: 1  
                                                                                   Logic: 1.422ns(57.548%), Route: 1.049ns(42.452%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      23.893 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.309      25.202         ntclkbufg_1      
 CLMS_26_133/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.484      25.686                          
 clock uncertainty                                      -0.150      25.536                          

 Setup time                                             -0.223      25.313                          

 Data required time                                                 25.313                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.313                          
 Data arrival time                                                 -22.255                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.058                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.902  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.202
  Launch Clock Delay      :  4.784
  Clock Pessimism Removal :  0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898      15.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047      16.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029      17.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      17.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.651      18.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403      19.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419      19.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244      19.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      19.784         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      19.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      19.784         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.291      21.075 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.849      21.924         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_132/Y0                    td                    0.131      22.055 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.200      22.255         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
 CLMA_26_132/CE                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  22.255         Logic Levels: 1  
                                                                                   Logic: 1.422ns(57.548%), Route: 1.049ns(42.452%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      23.893 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.309      25.202         ntclkbufg_1      
 CLMA_26_132/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.484      25.686                          
 clock uncertainty                                      -0.150      25.536                          

 Setup time                                             -0.223      25.313                          

 Data required time                                                 25.313                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.313                          
 Data arrival time                                                 -22.255                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.058                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.314  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.959
  Launch Clock Delay      :  4.161
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350      23.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364      23.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213      24.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      24.161         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      24.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      24.161         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[4]   tco                   1.046      25.207 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_REQ
                                   net (fanout=1)        0.293      25.500         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_rst_req
 CLMA_26_92/CD                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/opit_0_inv/D

 Data arrival time                                                  25.500         Logic Levels: 0  
                                                                                   Logic: 1.046ns(78.118%), Route: 0.293ns(21.882%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898      20.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047      21.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029      22.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      22.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.651      23.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390      24.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368      24.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.476 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.483      25.959         ntclkbufg_1      
 CLMA_26_92/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/opit_0_inv/CLK
 clock pessimism                                        -0.484      25.475                          
 clock uncertainty                                       0.150      25.625                          

 Hold time                                               0.027      25.652                          

 Data required time                                                 25.652                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.652                          
 Data arrival time                                                 -25.500                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.152                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.309  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.954
  Launch Clock Delay      :  4.161
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350      23.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364      23.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213      24.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      24.161         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      24.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      24.161         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[6]   tco                   0.987      25.148 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_DONE
                                   net (fanout=2)        0.346      25.494         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_done
 CLMA_26_88/A4                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  25.494         Logic Levels: 0  
                                                                                   Logic: 0.987ns(74.044%), Route: 0.346ns(25.956%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898      20.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047      21.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029      22.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      22.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.651      23.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390      24.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368      24.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.476 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.478      25.954         ntclkbufg_1      
 CLMA_26_88/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.484      25.470                          
 clock uncertainty                                       0.150      25.620                          

 Hold time                                              -0.055      25.565                          

 Data required time                                                 25.565                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.565                          
 Data arrival time                                                 -25.494                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.071                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.309  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.954
  Launch Clock Delay      :  4.161
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350      23.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364      23.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213      24.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      24.161         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      24.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      24.161         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[6]   tco                   0.987      25.148 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_DONE
                                   net (fanout=2)        0.346      25.494         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_done
 CLMA_26_88/B4                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  25.494         Logic Levels: 0  
                                                                                   Logic: 0.987ns(74.044%), Route: 0.346ns(25.956%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898      20.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047      21.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029      22.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      22.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.651      23.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390      24.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368      24.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.476 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.478      25.954         ntclkbufg_1      
 CLMA_26_88/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.484      25.470                          
 clock uncertainty                                       0.150      25.620                          

 Hold time                                              -0.057      25.563                          

 Data required time                                                 25.563                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.563                          
 Data arrival time                                                 -25.494                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.069                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.221
  Launch Clock Delay      :  4.843
  Clock Pessimism Removal :  0.623

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.059       4.843         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.436       5.279 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       5.279         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   5.279         Logic Levels: 0  
                                                                                   Logic: 0.436ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       3.374 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.374         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       3.415 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       4.309         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       4.309 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.425       5.734         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       6.084 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       6.448         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       6.661 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.060       6.721         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.623       7.344                          
 clock uncertainty                                      -0.150       7.194                          

 Setup time                                             -0.065       7.129                          

 Data required time                                                  7.129                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.129                          
 Data arrival time                                                  -5.279                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.850                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.221
  Launch Clock Delay      :  4.843
  Clock Pessimism Removal :  0.623

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.059       4.843         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.436       5.279 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       5.279         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   5.279         Logic Levels: 0  
                                                                                   Logic: 0.436ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       3.374 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.374         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       3.415 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       4.309         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       4.309 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.425       5.734         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       6.084 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       6.448         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       6.661 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.060       6.721         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.623       7.344                          
 clock uncertainty                                      -0.150       7.194                          

 Setup time                                             -0.065       7.129                          

 Data required time                                                  7.129                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.129                          
 Data arrival time                                                  -5.279                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.850                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.221
  Launch Clock Delay      :  4.843
  Clock Pessimism Removal :  0.623

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.059       4.843         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.436       5.279 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       5.279         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   5.279         Logic Levels: 0  
                                                                                   Logic: 0.436ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       3.374 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.374         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       3.415 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       4.309         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       4.309 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.425       5.734         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       6.084 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       6.448         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       6.661 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.060       6.721         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.623       7.344                          
 clock uncertainty                                      -0.150       7.194                          

 Setup time                                             -0.065       7.129                          

 Data required time                                                  7.129                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.129                          
 Data arrival time                                                  -5.279                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.850                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.864
  Launch Clock Delay      :  4.211
  Clock Pessimism Removal :  -0.623

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       3.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       3.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       4.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.050       4.211         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.361       4.572 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.572         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.572         Logic Levels: 0  
                                                                                   Logic: 0.361ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.080       4.864         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.623       4.241                          
 clock uncertainty                                       0.000       4.241                          

 Hold time                                              -0.043       4.198                          

 Data required time                                                  4.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.198                          
 Data arrival time                                                  -4.572                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.864
  Launch Clock Delay      :  4.211
  Clock Pessimism Removal :  -0.623

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       3.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       3.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       4.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.050       4.211         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.361       4.572 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.572         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.572         Logic Levels: 0  
                                                                                   Logic: 0.361ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.080       4.864         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.623       4.241                          
 clock uncertainty                                       0.000       4.241                          

 Hold time                                              -0.043       4.198                          

 Data required time                                                  4.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.198                          
 Data arrival time                                                  -4.572                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.864
  Launch Clock Delay      :  4.211
  Clock Pessimism Removal :  -0.623

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       3.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       3.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       4.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.050       4.211         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.361       4.572 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.572         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.572         Logic Levels: 0  
                                                                                   Logic: 0.361ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.080       4.864         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.623       4.241                          
 clock uncertainty                                       0.000       4.241                          

 Hold time                                              -0.043       4.198                          

 Data required time                                                  4.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.198                          
 Data arrival time                                                  -4.572                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.346  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.161
  Launch Clock Delay      :  5.991
  Clock Pessimism Removal :  0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.515       5.991         ntclkbufg_1      
 CLMA_26_124/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv/CLK

 CLMA_26_124/Q1                    tco                   0.209       6.200 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv/Q
                                   net (fanout=1)        0.940       7.140         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0]
 HMEMC_16_1/SRB_IOL22_TX_DATA[7]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]

 Data arrival time                                                   7.140         Logic Levels: 0  
                                                                                   Logic: 0.209ns(18.190%), Route: 0.940ns(81.810%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       5.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       5.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       6.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       6.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.425       8.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       8.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       8.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       9.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.161         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.161         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.484       9.645                          
 clock uncertainty                                      -0.150       9.495                          

 Setup time                                             -0.588       8.907                          

 Data required time                                                  8.907                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.907                          
 Data arrival time                                                  -7.140                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.767                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.346  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.161
  Launch Clock Delay      :  5.991
  Clock Pessimism Removal :  0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.515       5.991         ntclkbufg_1      
 CLMA_26_124/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_26_124/Q0                    tco                   0.209       6.200 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.944       7.144         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [1]
 HMEMC_16_1/SRB_IOL22_TX_DATA[6]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]

 Data arrival time                                                   7.144         Logic Levels: 0  
                                                                                   Logic: 0.209ns(18.127%), Route: 0.944ns(81.873%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       5.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       5.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       6.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       6.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.425       8.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       8.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       8.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       9.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.161         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.161         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.484       9.645                          
 clock uncertainty                                      -0.150       9.495                          

 Setup time                                             -0.541       8.954                          

 Data required time                                                  8.954                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.954                          
 Data arrival time                                                  -7.144                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.810                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.314  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.161
  Launch Clock Delay      :  5.959
  Clock Pessimism Removal :  0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.483       5.959         ntclkbufg_1      
 CLMA_26_92/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/CLK

 CLMA_26_92/Q3                     tco                   0.209       6.168 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/Q
                                   net (fanout=1)        0.240       6.408         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d
 CLMA_26_92/Y1                     td                    0.221       6.629 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/N20/gateop_perm/Z
                                   net (fanout=1)        0.473       7.102         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_rst_ack
 HMEMC_16_1/SRB_IOL22_TX_DATA[0]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK

 Data arrival time                                                   7.102         Logic Levels: 1  
                                                                                   Logic: 0.430ns(37.620%), Route: 0.713ns(62.380%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       5.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       5.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       6.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       6.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.425       8.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       8.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       8.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       9.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.161         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.161         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.484       9.645                          
 clock uncertainty                                      -0.150       9.495                          

 Setup time                                             -0.051       9.444                          

 Data required time                                                  9.444                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.444                          
 Data arrival time                                                  -7.102                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.875  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.784
  Launch Clock Delay      :  5.175
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.282       5.175         ntclkbufg_1      
 CLMA_26_88/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/CLK

 CLMA_26_88/Q0                     tco                   0.198       5.373 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.366       5.739         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_start
 HMEMC_16_1/SRB_IOL22_MIPI_SW_DYN_I
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE

 Data arrival time                                                   5.739         Logic Levels: 0  
                                                                                   Logic: 0.198ns(35.106%), Route: 0.366ns(64.894%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       4.784         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       4.784         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.484       4.300                          
 clock uncertainty                                       0.150       4.450                          

 Hold time                                               0.529       4.979                          

 Data required time                                                  4.979                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.979                          
 Data arrival time                                                  -5.739                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.760                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_H
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.898  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.784
  Launch Clock Delay      :  5.198
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.305       5.198         ntclkbufg_1      
 CLMA_26_108/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/CLK

 CLMA_26_108/Q0                    tco                   0.198       5.396 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.552       5.948         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_dir_h
 HMEMC_16_1/SRB_IOL23_LRS                                                  r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_H

 Data arrival time                                                   5.948         Logic Levels: 0  
                                                                                   Logic: 0.198ns(26.400%), Route: 0.552ns(73.600%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       4.784         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       4.784         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.484       4.300                          
 clock uncertainty                                       0.150       4.450                          

 Hold time                                               0.529       4.979                          

 Data required time                                                  4.979                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.979                          
 Data arrival time                                                  -5.948                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.969                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_H[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.898  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.784
  Launch Clock Delay      :  5.198
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.305       5.198         ntclkbufg_1      
 CLMA_26_108/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_26_108/Q1                    tco                   0.198       5.396 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.570       5.966         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_h [0]
 HMEMC_16_1/SRB_IOL23_IODLY_CTRL[0]
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_H[0]

 Data arrival time                                                   5.966         Logic Levels: 0  
                                                                                   Logic: 0.198ns(25.781%), Route: 0.570ns(74.219%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       4.784         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       4.784         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.484       4.300                          
 clock uncertainty                                       0.150       4.450                          

 Hold time                                               0.529       4.979                          

 Data required time                                                  4.979                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.979                          
 Data arrival time                                                  -5.966                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.987                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/sr[3]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -2.579  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.140
  Launch Clock Delay      :  5.977
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.501       5.977         ntclkbufg_1      
 CLMS_26_109/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK

 CLMS_26_109/Q1                    tco                   0.206       6.183 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/Q
                                   net (fanout=49)       2.809       8.992         ddr_init_done    
 CLMA_58_256/RS                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/sr[3]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   8.992         Logic Levels: 0  
                                                                                   Logic: 0.206ns(6.833%), Route: 2.809ns(93.167%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.331      23.140         sys_clk_g        
 CLMA_58_256/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/sr[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.258      23.398                          
 clock uncertainty                                      -0.050      23.348                          

 Recovery time                                          -0.212      23.136                          

 Data required time                                                 23.136                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.136                          
 Data arrival time                                                  -8.992                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.144                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/txr[6]/opit_0_inv_MUX8TO1Q/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -2.579  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.140
  Launch Clock Delay      :  5.977
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.501       5.977         ntclkbufg_1      
 CLMS_26_109/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK

 CLMS_26_109/Q1                    tco                   0.206       6.183 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/Q
                                   net (fanout=49)       2.809       8.992         ddr_init_done    
 CLMA_58_257/RS                                                            f       i2c_config_m0/i2c_master_top_m0/txr[6]/opit_0_inv_MUX8TO1Q/RS

 Data arrival time                                                   8.992         Logic Levels: 0  
                                                                                   Logic: 0.206ns(6.833%), Route: 2.809ns(93.167%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.331      23.140         sys_clk_g        
 CLMA_58_257/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/txr[6]/opit_0_inv_MUX8TO1Q/CLK
 clock pessimism                                         0.258      23.398                          
 clock uncertainty                                      -0.050      23.348                          

 Recovery time                                          -0.212      23.136                          

 Data required time                                                 23.136                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.136                          
 Data arrival time                                                  -8.992                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.144                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/txr[3]/opit_0_inv_MUX8TO1Q/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -2.579  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.140
  Launch Clock Delay      :  5.977
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.501       5.977         ntclkbufg_1      
 CLMS_26_109/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK

 CLMS_26_109/Q1                    tco                   0.206       6.183 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/Q
                                   net (fanout=49)       2.809       8.992         ddr_init_done    
 CLMA_58_257/RS                                                            f       i2c_config_m0/i2c_master_top_m0/txr[3]/opit_0_inv_MUX8TO1Q/RS

 Data arrival time                                                   8.992         Logic Levels: 0  
                                                                                   Logic: 0.206ns(6.833%), Route: 2.809ns(93.167%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.331      23.140         sys_clk_g        
 CLMA_58_257/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/txr[3]/opit_0_inv_MUX8TO1Q/CLK
 clock pessimism                                         0.258      23.398                          
 clock uncertainty                                      -0.050      23.348                          

 Recovery time                                          -0.212      23.136                          

 Data required time                                                 23.136                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.136                          
 Data arrival time                                                  -8.992                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.144                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[5]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -1.922  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.534
  Launch Clock Delay      :  5.198
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.305       5.198         ntclkbufg_1      
 CLMS_26_109/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK

 CLMS_26_109/Q1                    tco                   0.198       5.396 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/Q
                                   net (fanout=49)       1.094       6.490         ddr_init_done    
 CLMA_50_205/RSCO                  td                    0.100       6.590 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.590         _N38             
 CLMA_50_209/RSCI                                                          f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   6.590         Logic Levels: 1  
                                                                                   Logic: 0.298ns(21.408%), Route: 1.094ns(78.592%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.467       3.534         sys_clk_g        
 CLMA_50_209/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.258       3.276                          
 clock uncertainty                                       0.050       3.326                          

 Removal time                                            0.000       3.326                          

 Data required time                                                  3.326                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.326                          
 Data arrival time                                                  -6.590                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.264                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[7]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -1.922  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.534
  Launch Clock Delay      :  5.198
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.305       5.198         ntclkbufg_1      
 CLMS_26_109/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK

 CLMS_26_109/Q1                    tco                   0.198       5.396 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/Q
                                   net (fanout=49)       1.094       6.490         ddr_init_done    
 CLMA_50_205/RSCO                  td                    0.100       6.590 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.590         _N38             
 CLMA_50_209/RSCI                                                          f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[7]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   6.590         Logic Levels: 1  
                                                                                   Logic: 0.298ns(21.408%), Route: 1.094ns(78.592%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.467       3.534         sys_clk_g        
 CLMA_50_209/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.258       3.276                          
 clock uncertainty                                       0.050       3.326                          

 Removal time                                            0.000       3.326                          

 Data required time                                                  3.326                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.326                          
 Data arrival time                                                  -6.590                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.264                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[9]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -1.918  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.538
  Launch Clock Delay      :  5.198
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.305       5.198         ntclkbufg_1      
 CLMS_26_109/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK

 CLMS_26_109/Q1                    tco                   0.198       5.396 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/Q
                                   net (fanout=49)       1.094       6.490         ddr_init_done    
 CLMA_50_205/RSCO                  td                    0.100       6.590 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.590         _N38             
 CLMA_50_209/RSCO                  td                    0.069       6.659 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.659         _N37             
 CLMA_50_213/RSCI                                                          f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[9]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   6.659         Logic Levels: 2  
                                                                                   Logic: 0.367ns(25.120%), Route: 1.094ns(74.880%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.471       3.538         sys_clk_g        
 CLMA_50_213/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[9]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.258       3.280                          
 clock uncertainty                                       0.050       3.330                          

 Removal time                                            0.000       3.330                          

 Data required time                                                  3.330                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.330                          
 Data arrival time                                                  -6.659                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.329                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/RS
Path Group  : coms_pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -3.187  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.763
  Launch Clock Delay      :  5.950
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       4.479 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.471       5.950         ntclkbufg_2      
 CLMS_66_77/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_66_77/Q2                     tco                   0.209       6.159 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=40)       0.766       6.925         frame_read_write_m0/write_fifo_aclr
 CLMA_50_53/RS                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.925         Logic Levels: 0  
                                                                                   Logic: 0.209ns(21.436%), Route: 0.766ns(78.564%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781      10.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041      10.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626      11.511         _N22             
 USCM_74_107/CLK_USCM              td                    0.000      11.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.252      12.763         cmos_pclk_g      
 CLMA_50_53/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      12.763                          
 clock uncertainty                                      -0.050      12.713                          

 Recovery time                                          -0.223      12.490                          

 Data required time                                                 12.490                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.490                          
 Data arrival time                                                  -6.925                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.565                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[2]/opit_0_L5Q_perm/RS
Path Group  : coms_pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -3.187  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.763
  Launch Clock Delay      :  5.950
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       4.479 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.471       5.950         ntclkbufg_2      
 CLMS_66_77/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_66_77/Q2                     tco                   0.209       6.159 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=40)       0.766       6.925         frame_read_write_m0/write_fifo_aclr
 CLMA_50_53/RS                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[2]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.925         Logic Levels: 0  
                                                                                   Logic: 0.209ns(21.436%), Route: 0.766ns(78.564%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781      10.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041      10.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626      11.511         _N22             
 USCM_74_107/CLK_USCM              td                    0.000      11.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.252      12.763         cmos_pclk_g      
 CLMA_50_53/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      12.763                          
 clock uncertainty                                      -0.050      12.713                          

 Recovery time                                          -0.223      12.490                          

 Data required time                                                 12.490                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.490                          
 Data arrival time                                                  -6.925                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.565                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[5]/opit_0_L5Q_perm/RS
Path Group  : coms_pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -3.187  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.763
  Launch Clock Delay      :  5.950
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       4.479 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.471       5.950         ntclkbufg_2      
 CLMS_66_77/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_66_77/Q2                     tco                   0.209       6.159 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=40)       0.766       6.925         frame_read_write_m0/write_fifo_aclr
 CLMA_50_53/RS                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[5]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.925         Logic Levels: 0  
                                                                                   Logic: 0.209ns(21.436%), Route: 0.766ns(78.564%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781      10.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041      10.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626      11.511         _N22             
 USCM_74_107/CLK_USCM              td                    0.000      11.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.252      12.763         cmos_pclk_g      
 CLMA_50_53/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      12.763                          
 clock uncertainty                                      -0.050      12.713                          

 Recovery time                                          -0.223      12.490                          

 Data required time                                                 12.490                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.490                          
 Data arrival time                                                  -6.925                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.565                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[2]/opit_0/RS
Path Group  : coms_pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -1.983  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.187
  Launch Clock Delay      :  5.170
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       3.895 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.275       5.170         ntclkbufg_2      
 CLMS_66_77/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_66_77/Q2                     tco                   0.197       5.367 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=40)       0.376       5.743         frame_read_write_m0/write_fifo_aclr
 CLMS_66_57/RSCO                   td                    0.100       5.843 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[7]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.843         _N78             
 CLMS_66_65/RSCI                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[2]/opit_0/RS

 Data arrival time                                                   5.843         Logic Levels: 1  
                                                                                   Logic: 0.297ns(44.131%), Route: 0.376ns(55.869%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N22             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.458       3.187         cmos_pclk_g      
 CLMS_66_65/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[2]/opit_0/CLK
 clock pessimism                                         0.000       3.187                          
 clock uncertainty                                       0.050       3.237                          

 Removal time                                            0.000       3.237                          

 Data required time                                                  3.237                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.237                          
 Data arrival time                                                  -5.843                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.606                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/RS
Path Group  : coms_pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -1.983  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.187
  Launch Clock Delay      :  5.170
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       3.895 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.275       5.170         ntclkbufg_2      
 CLMS_66_77/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_66_77/Q2                     tco                   0.197       5.367 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=40)       0.376       5.743         frame_read_write_m0/write_fifo_aclr
 CLMS_66_57/RSCO                   td                    0.100       5.843 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[7]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.843         _N78             
 CLMS_66_65/RSCI                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/RS

 Data arrival time                                                   5.843         Logic Levels: 1  
                                                                                   Logic: 0.297ns(44.131%), Route: 0.376ns(55.869%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N22             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.458       3.187         cmos_pclk_g      
 CLMS_66_65/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/CLK
 clock pessimism                                         0.000       3.187                          
 clock uncertainty                                       0.050       3.237                          

 Removal time                                            0.000       3.237                          

 Data required time                                                  3.237                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.237                          
 Data arrival time                                                  -5.843                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.606                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/RS
Path Group  : coms_pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -1.983  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.187
  Launch Clock Delay      :  5.170
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       3.895 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.275       5.170         ntclkbufg_2      
 CLMS_66_77/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_66_77/Q2                     tco                   0.197       5.367 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=40)       0.376       5.743         frame_read_write_m0/write_fifo_aclr
 CLMS_66_57/RSCO                   td                    0.100       5.843 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[7]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.843         _N78             
 CLMS_66_65/RSCI                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/RS

 Data arrival time                                                   5.843         Logic Levels: 1  
                                                                                   Logic: 0.297ns(44.131%), Route: 0.376ns(55.869%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N22             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.458       3.187         cmos_pclk_g      
 CLMS_66_65/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/CLK
 clock pessimism                                         0.000       3.187                          
 clock uncertainty                                       0.050       3.237                          

 Removal time                                            0.000       3.237                          

 Data required time                                                  3.237                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.237                          
 Data arrival time                                                  -5.843                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.606                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[4]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.331  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.201
  Launch Clock Delay      :  5.948
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19030.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19031.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19032.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   19032.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.651   19033.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393   19034.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368   19034.479         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000   19034.479 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.469   19035.948         ntclkbufg_2      
 CLMA_58_80/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_58_80/Q2                     tco                   0.209   19036.157 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=54)       0.734   19036.891         frame_read_write_m0/read_fifo_aclr
 CLMS_86_81/RSCO                   td                    0.094   19036.985 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000   19036.985         _N57             
 CLMS_86_85/RSCO                   td                    0.078   19037.063 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000   19037.063         _N56             
 CLMS_86_89/RSCO                   td                    0.078   19037.141 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wbin[8]/opit_0_inv_AQ/RSOUT
                                   net (fanout=3)        0.000   19037.141         _N55             
 CLMS_86_93/RSCO                   td                    0.078   19037.219 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[10]/opit_0/RSOUT
                                   net (fanout=3)        0.000   19037.219         _N54             
 CLMS_86_97/RSCO                   td                    0.078   19037.297 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[8]/opit_0/RSOUT
                                   net (fanout=1)        0.000   19037.297         _N53             
 CLMS_86_101/RSCI                                                          r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[4]/opit_0/RS

 Data arrival time                                               19037.297         Logic Levels: 5  
                                                                                   Logic: 0.615ns(45.589%), Route: 0.734ns(54.411%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19030.882 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.882         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19030.923 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19031.817         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   19031.817 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.425   19033.242         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339   19033.581 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319   19033.900         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19033.900 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.309   19035.209         video_clk        
 CLMS_86_101/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[4]/opit_0/CLK
 clock pessimism                                         0.416   19035.625                          
 clock uncertainty                                      -0.150   19035.475                          

 Recovery time                                           0.000   19035.475                          

 Data required time                                              19035.475                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19035.475                          
 Data arrival time                                              -19037.297                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.822                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[7]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.340  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.192
  Launch Clock Delay      :  5.948
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19030.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19031.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19032.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   19032.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.651   19033.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393   19034.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368   19034.479         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000   19034.479 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.469   19035.948         ntclkbufg_2      
 CLMA_58_80/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_58_80/Q2                     tco                   0.209   19036.157 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=54)       0.873   19037.030         frame_read_write_m0/read_fifo_aclr
 CLMA_86_92/RS                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[7]/opit_0/RS

 Data arrival time                                               19037.030         Logic Levels: 0  
                                                                                   Logic: 0.209ns(19.316%), Route: 0.873ns(80.684%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19030.882 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.882         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19030.923 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19031.817         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   19031.817 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.425   19033.242         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339   19033.581 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319   19033.900         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19033.900 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.300   19035.200         video_clk        
 CLMA_86_92/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[7]/opit_0/CLK
 clock pessimism                                         0.416   19035.616                          
 clock uncertainty                                      -0.150   19035.466                          

 Recovery time                                          -0.223   19035.243                          

 Data required time                                              19035.243                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19035.243                          
 Data arrival time                                              -19037.030                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.787                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[6]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.340  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.192
  Launch Clock Delay      :  5.948
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19030.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19031.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19032.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   19032.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.651   19033.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393   19034.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368   19034.479         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000   19034.479 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.469   19035.948         ntclkbufg_2      
 CLMA_58_80/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_58_80/Q2                     tco                   0.209   19036.157 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=54)       0.873   19037.030         frame_read_write_m0/read_fifo_aclr
 CLMA_86_92/RS                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[6]/opit_0/RS

 Data arrival time                                               19037.030         Logic Levels: 0  
                                                                                   Logic: 0.209ns(19.316%), Route: 0.873ns(80.684%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19030.882 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.882         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19030.923 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19031.817         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   19031.817 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.425   19033.242         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339   19033.581 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319   19033.900         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19033.900 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.300   19035.200         video_clk        
 CLMA_86_92/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[6]/opit_0/CLK
 clock pessimism                                         0.416   19035.616                          
 clock uncertainty                                      -0.150   19035.466                          

 Recovery time                                          -0.223   19035.243                          

 Data required time                                              19035.243                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19035.243                          
 Data arrival time                                              -19037.030                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.787                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[5]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.380  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.964
  Launch Clock Delay      :  5.168
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19230.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19230.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19231.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   19231.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.425   19233.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342   19233.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319   19233.895         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000   19233.895 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.273   19235.168         ntclkbufg_2      
 CLMA_58_80/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_58_80/Q2                     tco                   0.197   19235.365 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=54)       0.417   19235.782         frame_read_write_m0/read_fifo_aclr
 CLMA_70_89/RS                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[5]/opit_0_L5Q_perm/RS

 Data arrival time                                               19235.782         Logic Levels: 0  
                                                                                   Logic: 0.197ns(32.085%), Route: 0.417ns(67.915%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19230.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19231.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19232.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   19232.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.651   19233.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389   19234.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368   19234.475         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19234.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.489   19235.964         video_clk        
 CLMA_70_89/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.416   19235.548                          
 clock uncertainty                                       0.150   19235.698                          

 Removal time                                           -0.186   19235.512                          

 Data required time                                              19235.512                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19235.512                          
 Data arrival time                                              -19235.782                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.270                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.380  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.964
  Launch Clock Delay      :  5.168
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19230.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19230.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19231.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   19231.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.425   19233.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342   19233.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319   19233.895         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000   19233.895 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.273   19235.168         ntclkbufg_2      
 CLMA_58_80/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_58_80/Q2                     tco                   0.197   19235.365 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=54)       0.417   19235.782         frame_read_write_m0/read_fifo_aclr
 CLMA_70_89/RS                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/RS

 Data arrival time                                               19235.782         Logic Levels: 0  
                                                                                   Logic: 0.197ns(32.085%), Route: 0.417ns(67.915%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19230.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19231.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19232.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   19232.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.651   19233.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389   19234.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368   19234.475         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19234.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.489   19235.964         video_clk        
 CLMA_70_89/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.416   19235.548                          
 clock uncertainty                                       0.150   19235.698                          

 Removal time                                           -0.186   19235.512                          

 Data required time                                              19235.512                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19235.512                          
 Data arrival time                                              -19235.782                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.270                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.380  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.964
  Launch Clock Delay      :  5.168
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19230.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19230.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19231.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   19231.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.425   19233.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342   19233.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319   19233.895         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000   19233.895 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.273   19235.168         ntclkbufg_2      
 CLMA_58_80/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_58_80/Q2                     tco                   0.197   19235.365 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=54)       0.417   19235.782         frame_read_write_m0/read_fifo_aclr
 CLMA_70_89/RS                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/RS

 Data arrival time                                               19235.782         Logic Levels: 0  
                                                                                   Logic: 0.197ns(32.085%), Route: 0.417ns(67.915%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19230.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19231.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19232.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   19232.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.651   19233.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389   19234.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368   19234.475         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19234.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.489   19235.964         video_clk        
 CLMA_70_89/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.416   19235.548                          
 clock uncertainty                                       0.150   19235.698                          

 Removal time                                           -0.186   19235.512                          

 Data required time                                              19235.512                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19235.512                          
 Data arrival time                                              -19235.782                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.270                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.172  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.192
  Launch Clock Delay      :  5.948
  Clock Pessimism Removal :  0.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       4.479 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.469       5.948         ntclkbufg_2      
 CLMA_58_80/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_58_80/Q2                     tco                   0.209       6.157 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=54)       0.973       7.130         frame_read_write_m0/read_fifo_aclr
 CLMA_90_92/RS                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.130         Logic Levels: 0  
                                                                                   Logic: 0.209ns(17.682%), Route: 0.973ns(82.318%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      10.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      10.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      11.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      11.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.425      13.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342      13.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      13.895         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000      13.895 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.297      15.192         ntclkbufg_2      
 CLMA_90_92/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.584      15.776                          
 clock uncertainty                                      -0.150      15.626                          

 Recovery time                                          -0.223      15.403                          

 Data required time                                                 15.403                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.403                          
 Data arrival time                                                  -7.130                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.273                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[6]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.172  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.192
  Launch Clock Delay      :  5.948
  Clock Pessimism Removal :  0.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       4.479 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.469       5.948         ntclkbufg_2      
 CLMA_58_80/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_58_80/Q2                     tco                   0.209       6.157 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=54)       0.973       7.130         frame_read_write_m0/read_fifo_aclr
 CLMA_90_93/RS                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[6]/opit_0/RS

 Data arrival time                                                   7.130         Logic Levels: 0  
                                                                                   Logic: 0.209ns(17.682%), Route: 0.973ns(82.318%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      10.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      10.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      11.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      11.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.425      13.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342      13.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      13.895         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000      13.895 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.297      15.192         ntclkbufg_2      
 CLMA_90_93/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[6]/opit_0/CLK
 clock pessimism                                         0.584      15.776                          
 clock uncertainty                                      -0.150      15.626                          

 Recovery time                                          -0.223      15.403                          

 Data required time                                                 15.403                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.403                          
 Data arrival time                                                  -7.130                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.273                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[9]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.172  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.192
  Launch Clock Delay      :  5.948
  Clock Pessimism Removal :  0.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       4.479 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.469       5.948         ntclkbufg_2      
 CLMA_58_80/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_58_80/Q2                     tco                   0.209       6.157 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=54)       0.973       7.130         frame_read_write_m0/read_fifo_aclr
 CLMA_90_93/RS                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[9]/opit_0/RS

 Data arrival time                                                   7.130         Logic Levels: 0  
                                                                                   Logic: 0.209ns(17.682%), Route: 0.973ns(82.318%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      10.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      10.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      11.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      11.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.425      13.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342      13.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      13.895         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000      13.895 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.297      15.192         ntclkbufg_2      
 CLMA_90_93/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[9]/opit_0/CLK
 clock pessimism                                         0.584      15.776                          
 clock uncertainty                                      -0.150      15.626                          

 Recovery time                                          -0.223      15.403                          

 Data required time                                                 15.403                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.403                          
 Data arrival time                                                  -7.130                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.273                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[5]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.941
  Launch Clock Delay      :  5.170
  Clock Pessimism Removal :  -0.742

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       3.895 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.275       5.170         ntclkbufg_2      
 CLMS_66_77/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_66_77/Q2                     tco                   0.198       5.368 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=40)       0.407       5.775         frame_read_write_m0/write_fifo_aclr
 CLMA_66_48/RSCO                   td                    0.092       5.867 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.867         _N68             
 CLMA_66_52/RSCI                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   5.867         Logic Levels: 1  
                                                                                   Logic: 0.290ns(41.607%), Route: 0.407ns(58.393%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       4.479 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.462       5.941         ntclkbufg_2      
 CLMA_66_52/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.742       5.199                          
 clock uncertainty                                       0.000       5.199                          

 Removal time                                            0.000       5.199                          

 Data required time                                                  5.199                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.199                          
 Data arrival time                                                  -5.867                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.668                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[7]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.941
  Launch Clock Delay      :  5.170
  Clock Pessimism Removal :  -0.742

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       3.895 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.275       5.170         ntclkbufg_2      
 CLMS_66_77/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_66_77/Q2                     tco                   0.198       5.368 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=40)       0.407       5.775         frame_read_write_m0/write_fifo_aclr
 CLMA_66_48/RSCO                   td                    0.092       5.867 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.867         _N68             
 CLMA_66_52/RSCI                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[7]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   5.867         Logic Levels: 1  
                                                                                   Logic: 0.290ns(41.607%), Route: 0.407ns(58.393%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       4.479 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.462       5.941         ntclkbufg_2      
 CLMA_66_52/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.742       5.199                          
 clock uncertainty                                       0.000       5.199                          

 Removal time                                            0.000       5.199                          

 Data required time                                                  5.199                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.199                          
 Data arrival time                                                  -5.867                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.668                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.215  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.967
  Launch Clock Delay      :  5.168
  Clock Pessimism Removal :  -0.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       3.895 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.273       5.168         ntclkbufg_2      
 CLMA_58_80/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_58_80/Q2                     tco                   0.197       5.365 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=54)       0.619       5.984         frame_read_write_m0/read_fifo_aclr
 CLMS_86_81/RSCO                   td                    0.100       6.084 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.084         _N57             
 CLMS_86_85/RSCI                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   6.084         Logic Levels: 1  
                                                                                   Logic: 0.297ns(32.424%), Route: 0.619ns(67.576%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       4.479 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.488       5.967         ntclkbufg_2      
 CLMS_86_85/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.584       5.383                          
 clock uncertainty                                       0.000       5.383                          

 Removal time                                            0.000       5.383                          

 Data required time                                                  5.383                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.383                          
 Data arrival time                                                  -6.084                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.701                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.172  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.212
  Launch Clock Delay      :  5.967
  Clock Pessimism Removal :  0.583

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.491       5.967         ntclkbufg_1      
 CLMA_38_136/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_38_136/Q3                    tco                   0.206       6.173 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=47)       0.892       7.065         u_ipsl_hmic_h_top/global_reset_n
 CLMA_26_88/RSCO                   td                    0.094       7.159 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       7.159         _N214            
 CLMA_26_92/RSCO                   td                    0.078       7.237 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       7.237         _N213            
 CLMA_26_96/RSCO                   td                    0.078       7.315 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/dqs_rst_training_high_cnt[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.315         _N212            
 CLMA_26_100/RSCO                  td                    0.078       7.393 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_d1[1]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       7.393         _N211            
 CLMA_26_104/RSCO                  td                    0.078       7.471 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_now[1]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       7.471         _N210            
 CLMA_26_108/RSCO                  td                    0.078       7.549 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.549         _N209            
 CLMA_26_112/RSCO                  td                    0.078       7.627 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_now[1]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       7.627         _N208            
 CLMA_26_116/RSCO                  td                    0.078       7.705 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_d1[1]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       7.705         _N207            
 CLMA_26_120/RSCI                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.705         Logic Levels: 8  
                                                                                   Logic: 0.846ns(48.677%), Route: 0.892ns(51.323%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      23.893 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.319      25.212         ntclkbufg_1      
 CLMA_26_120/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.583      25.795                          
 clock uncertainty                                      -0.150      25.645                          

 Recovery time                                           0.000      25.645                          

 Data required time                                                 25.645                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.645                          
 Data arrival time                                                  -7.705                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.940                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.172  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.212
  Launch Clock Delay      :  5.967
  Clock Pessimism Removal :  0.583

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.491       5.967         ntclkbufg_1      
 CLMA_38_136/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_38_136/Q3                    tco                   0.206       6.173 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=47)       0.892       7.065         u_ipsl_hmic_h_top/global_reset_n
 CLMA_26_88/RSCO                   td                    0.094       7.159 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       7.159         _N214            
 CLMA_26_92/RSCO                   td                    0.078       7.237 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       7.237         _N213            
 CLMA_26_96/RSCO                   td                    0.078       7.315 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/dqs_rst_training_high_cnt[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.315         _N212            
 CLMA_26_100/RSCO                  td                    0.078       7.393 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_d1[1]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       7.393         _N211            
 CLMA_26_104/RSCO                  td                    0.078       7.471 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_now[1]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       7.471         _N210            
 CLMA_26_108/RSCO                  td                    0.078       7.549 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.549         _N209            
 CLMA_26_112/RSCO                  td                    0.078       7.627 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_now[1]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       7.627         _N208            
 CLMA_26_116/RSCO                  td                    0.078       7.705 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_d1[1]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       7.705         _N207            
 CLMA_26_120/RSCI                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.705         Logic Levels: 8  
                                                                                   Logic: 0.846ns(48.677%), Route: 0.892ns(51.323%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      23.893 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.319      25.212         ntclkbufg_1      
 CLMA_26_120/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.583      25.795                          
 clock uncertainty                                      -0.150      25.645                          

 Recovery time                                           0.000      25.645                          

 Data required time                                                 25.645                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.645                          
 Data arrival time                                                  -7.705                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.940                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_d1[0]/opit_0_inv/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.207
  Launch Clock Delay      :  5.967
  Clock Pessimism Removal :  0.583

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.491       5.967         ntclkbufg_1      
 CLMA_38_136/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_38_136/Q3                    tco                   0.206       6.173 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=47)       0.892       7.065         u_ipsl_hmic_h_top/global_reset_n
 CLMA_26_88/RSCO                   td                    0.094       7.159 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       7.159         _N214            
 CLMA_26_92/RSCO                   td                    0.078       7.237 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       7.237         _N213            
 CLMA_26_96/RSCO                   td                    0.078       7.315 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/dqs_rst_training_high_cnt[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.315         _N212            
 CLMA_26_100/RSCO                  td                    0.078       7.393 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_d1[1]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       7.393         _N211            
 CLMA_26_104/RSCO                  td                    0.078       7.471 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_now[1]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       7.471         _N210            
 CLMA_26_108/RSCO                  td                    0.078       7.549 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.549         _N209            
 CLMA_26_112/RSCO                  td                    0.078       7.627 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_now[1]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       7.627         _N208            
 CLMA_26_116/RSCI                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_d1[0]/opit_0_inv/RS

 Data arrival time                                                   7.627         Logic Levels: 7  
                                                                                   Logic: 0.768ns(46.265%), Route: 0.892ns(53.735%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      23.893 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.314      25.207         ntclkbufg_1      
 CLMA_26_116/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_d1[0]/opit_0_inv/CLK
 clock pessimism                                         0.583      25.790                          
 clock uncertainty                                      -0.150      25.640                          

 Recovery time                                           0.000      25.640                          

 Data required time                                                 25.640                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.640                          
 Data arrival time                                                  -7.627                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.013                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.197  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.981
  Launch Clock Delay      :  5.201
  Clock Pessimism Removal :  -0.583

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.308       5.201         ntclkbufg_1      
 CLMA_38_124/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/CLK

 CLMA_38_124/Q0                    tco                   0.197       5.398 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.261       5.659         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn
 CLMS_38_117/RSCO                  td                    0.092       5.751 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.751         _N278            
 CLMS_38_121/RSCI                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   5.751         Logic Levels: 1  
                                                                                   Logic: 0.289ns(52.545%), Route: 0.261ns(47.455%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.505       5.981         ntclkbufg_1      
 CLMS_38_121/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.583       5.398                          
 clock uncertainty                                       0.000       5.398                          

 Removal time                                            0.000       5.398                          

 Data required time                                                  5.398                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.398                          
 Data arrival time                                                  -5.751                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.353                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[6]/opit_0_inv_AQ_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.197  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.981
  Launch Clock Delay      :  5.201
  Clock Pessimism Removal :  -0.583

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.308       5.201         ntclkbufg_1      
 CLMA_38_124/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/CLK

 CLMA_38_124/Q0                    tco                   0.197       5.398 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.261       5.659         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn
 CLMS_38_117/RSCO                  td                    0.092       5.751 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.751         _N278            
 CLMS_38_121/RSCI                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[6]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                   5.751         Logic Levels: 1  
                                                                                   Logic: 0.289ns(52.545%), Route: 0.261ns(47.455%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.505       5.981         ntclkbufg_1      
 CLMS_38_121/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[6]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.583       5.398                          
 clock uncertainty                                       0.000       5.398                          

 Removal time                                            0.000       5.398                          

 Data required time                                                  5.398                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.398                          
 Data arrival time                                                  -5.751                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.353                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[3]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.192  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.976
  Launch Clock Delay      :  5.201
  Clock Pessimism Removal :  -0.583

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.308       5.201         ntclkbufg_1      
 CLMA_38_124/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/CLK

 CLMA_38_124/Q0                    tco                   0.197       5.398 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.261       5.659         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn
 CLMS_38_117/RS                                                            f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[3]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   5.659         Logic Levels: 0  
                                                                                   Logic: 0.197ns(43.013%), Route: 0.261ns(56.987%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.500       5.976         ntclkbufg_1      
 CLMS_38_117/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[3]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.583       5.393                          
 clock uncertainty                                       0.000       5.393                          

 Removal time                                           -0.186       5.207                          

 Data required time                                                  5.207                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.207                          
 Data arrival time                                                  -5.659                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.452                          
====================================================================================================

====================================================================================================

Startpoint  : u_uart_top/uart_tx_inst/tx_reg/opit_0_inv_L5Q_perm/CLK
Endpoint    : uart_tx (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.462       3.529         sys_clk_g        
 CLMA_66_176/CLK                                                           r       u_uart_top/uart_tx_inst/tx_reg/opit_0_inv_L5Q_perm/CLK

 CLMA_66_176/Q2                    tco                   0.206       3.735 f       u_uart_top/uart_tx_inst/tx_reg/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        3.077       6.812         nt_uart_tx       
 IOL_151_361/DO                    td                    0.081       6.893 f       uart_tx_obuf/opit_1/O
                                   net (fanout=1)        0.000       6.893         uart_tx_obuf/ntO 
 IOBS_152_361/PAD                  td                    2.049       8.942 f       uart_tx_obuf/opit_0/O
                                   net (fanout=1)        0.084       9.026         uart_tx          
 C10                                                                       f       uart_tx (port)   

 Data arrival time                                                   9.026         Logic Levels: 2  
                                                                                   Logic: 2.336ns(42.496%), Route: 3.161ns(57.504%)
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/SYSCLK
Endpoint    : tmds_data_n[2] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (falling edge)
                                                         0.000       0.000 f                        
 B5                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.959       1.052 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.052         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.099 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.023       2.122         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.122 f       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.653       3.775         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.390       4.165 f       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.533         video_clk5x_w    
 USCM_74_110/CLK_USCM              td                    0.000       4.533 f       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.485       6.018         video_clk5x      
 IOL_151_349/CLK_SYS                                                       f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/SYSCLK

 IOL_151_349/DO                    tco                   0.336       6.354 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/PADO
                                   net (fanout=1)        0.000       6.354         dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/ntO
 IOBS_152_349/PAD                  td                    1.876       8.230 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_0/O
                                   net (fanout=1)        0.096       8.326         nt_tmds_data_n[2]
 A10                                                                       f       tmds_data_n[2] (port)

 Data arrival time                                                   8.326         Logic Levels: 1  
                                                                                   Logic: 2.212ns(95.841%), Route: 0.096ns(4.159%)
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft1/opit_1_IOL/SYSCLK
Endpoint    : tmds_data_p[2] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (falling edge)
                                                         0.000       0.000 f                        
 B5                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.959       1.052 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.052         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.099 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.023       2.122         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.122 f       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=619)      1.653       3.775         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.390       4.165 f       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.533         video_clk5x_w    
 USCM_74_110/CLK_USCM              td                    0.000       4.533 f       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.485       6.018         video_clk5x      
 IOL_151_350/CLK_SYS                                                       f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft1/opit_1_IOL/SYSCLK

 IOL_151_350/DO                    tco                   0.336       6.354 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft1/opit_1_IOL/PADO
                                   net (fanout=1)        0.000       6.354         dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft1/ntO
 IOBD_152_350/PAD                  td                    1.876       8.230 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft1/opit_0/O
                                   net (fanout=1)        0.092       8.322         nt_tmds_data_p[2]
 B10                                                                       f       tmds_data_p[2] (port)

 Data arrival time                                                   8.322         Logic Levels: 1  
                                                                                   Logic: 2.212ns(96.007%), Route: 0.092ns(3.993%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[2] (port)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 R6                                                      0.000       0.000 f       pad_dq_ch0[2] (port)
                                   net (fanout=1)        0.034       0.034         nt_pad_dq_ch0[2] 
 IOBD_0_14/DIN                     td                    0.395       0.429 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_05_dut/opit_0/O
                                   net (fanout=1)        0.000       0.429         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_05_dut/ntI
 IOL_7_14/DI                                                               f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.429         Logic Levels: 1  
                                                                                   Logic: 0.395ns(92.075%), Route: 0.034ns(7.925%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[1] (port)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T6                                                      0.000       0.000 f       pad_dq_ch0[1] (port)
                                   net (fanout=1)        0.035       0.035         nt_pad_dq_ch0[1] 
 IOBS_0_13/DIN                     td                    0.395       0.430 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_04_dut/opit_0/O
                                   net (fanout=1)        0.000       0.430         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_04_dut/ntI
 IOL_7_13/DI                                                               f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.430         Logic Levels: 1  
                                                                                   Logic: 0.395ns(91.860%), Route: 0.035ns(8.140%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[7] (port)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P6                                                      0.000       0.000 f       pad_dq_ch0[7] (port)
                                   net (fanout=1)        0.036       0.036         nt_pad_dq_ch0[7] 
 IOBS_0_37/DIN                     td                    0.395       0.431 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_12_dut/opit_0/O
                                   net (fanout=1)        0.000       0.431         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_12_dut/ntI
 IOL_7_37/DI                                                               f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.431         Logic Levels: 1  
                                                                                   Logic: 0.395ns(91.647%), Route: 0.036ns(8.353%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 8.000 sec
Action report_timing: CPU time elapsed is 6.328 sec
Current time: Mon May  9 13:51:02 2022
Action report_timing: Peak memory pool usage is 377,081,856 bytes
Report timing is finished successfully.
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Mon May  9 13:51:03 2022
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.796875 sec.
Generating architecture configuration.
The bitstream file is "F:/pds_project/ConvKing/generate_bitstream/top.sbit"
Generate programming file takes 11.906250 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 16.000 sec
Action gen_bit_stream: CPU time elapsed is 14.859 sec
Current time: Mon May  9 13:51:18 2022
Action gen_bit_stream: Peak memory pool usage is 338,817,024 bytes
Process "Generate Bitstream" done.
