module lfsr(
    input   logic       clk,
    input   logic       rst,
    input   logic       en,
    output  logic [3:0] data_out

);
logic [4:1] sreg;

always_ff@(posedge clk, posedge rst)
if (rst)
sreg <= 4'b1;
else if (en)//or else if (en)
sreg <= {sreg[3:1], sreg[3] ^ sreg[4]};

assign data_out = sreg;

endmodule
