<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source to the Rust file `src/arch/x86_64/kernel/apic.rs`."><meta name="keywords" content="rust, rustlang, rust-lang"><title>apic.rs.html -- source</title><link rel="stylesheet" type="text/css" href="../../../../../normalize.css"><link rel="stylesheet" type="text/css" href="../../../../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../../../../light.css"  id="themeStyle"><link rel="stylesheet" type="text/css" href="../../../../../dark.css" disabled ><link rel="stylesheet" type="text/css" href="../../../../../ayu.css" disabled ><script src="../../../../../storage.js"></script><noscript><link rel="stylesheet" href="../../../../../noscript.css"></noscript><link rel="shortcut icon" href="../../../../../favicon.ico"><style type="text/css">#crate-search{background-image:url("../../../../../down-arrow.svg");}</style></head><body class="rustdoc source"><!--[if lte IE 8]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="sidebar-menu">&#9776;</div><a href='../../../../../hermit/index.html'><div class='logo-container rust-logo'><img src='../../../../../rust-logo.png' alt='logo'></div></a></nav><div class="theme-picker"><button id="theme-picker" aria-label="Pick another theme!"><img src="../../../../../brush.svg" width="18" alt="Pick another theme!"></button><div id="theme-choices"></div></div><script src="../../../../../theme.js"></script><nav class="sub"><form class="search-form"><div class="search-container"><div><select id="crate-search"><option value="All crates">All crates</option></select><input class="search-input" name="search" disabled autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"></div><span class="help-button">?</span>
                <a id="settings-menu" href="../../../../../settings.html"><img src="../../../../../wheel.svg" width="18" alt="Change settings"></a></div></form></nav><section id="main" class="content"><pre class="line-numbers"><span id="1">  1</span>
<span id="2">  2</span>
<span id="3">  3</span>
<span id="4">  4</span>
<span id="5">  5</span>
<span id="6">  6</span>
<span id="7">  7</span>
<span id="8">  8</span>
<span id="9">  9</span>
<span id="10"> 10</span>
<span id="11"> 11</span>
<span id="12"> 12</span>
<span id="13"> 13</span>
<span id="14"> 14</span>
<span id="15"> 15</span>
<span id="16"> 16</span>
<span id="17"> 17</span>
<span id="18"> 18</span>
<span id="19"> 19</span>
<span id="20"> 20</span>
<span id="21"> 21</span>
<span id="22"> 22</span>
<span id="23"> 23</span>
<span id="24"> 24</span>
<span id="25"> 25</span>
<span id="26"> 26</span>
<span id="27"> 27</span>
<span id="28"> 28</span>
<span id="29"> 29</span>
<span id="30"> 30</span>
<span id="31"> 31</span>
<span id="32"> 32</span>
<span id="33"> 33</span>
<span id="34"> 34</span>
<span id="35"> 35</span>
<span id="36"> 36</span>
<span id="37"> 37</span>
<span id="38"> 38</span>
<span id="39"> 39</span>
<span id="40"> 40</span>
<span id="41"> 41</span>
<span id="42"> 42</span>
<span id="43"> 43</span>
<span id="44"> 44</span>
<span id="45"> 45</span>
<span id="46"> 46</span>
<span id="47"> 47</span>
<span id="48"> 48</span>
<span id="49"> 49</span>
<span id="50"> 50</span>
<span id="51"> 51</span>
<span id="52"> 52</span>
<span id="53"> 53</span>
<span id="54"> 54</span>
<span id="55"> 55</span>
<span id="56"> 56</span>
<span id="57"> 57</span>
<span id="58"> 58</span>
<span id="59"> 59</span>
<span id="60"> 60</span>
<span id="61"> 61</span>
<span id="62"> 62</span>
<span id="63"> 63</span>
<span id="64"> 64</span>
<span id="65"> 65</span>
<span id="66"> 66</span>
<span id="67"> 67</span>
<span id="68"> 68</span>
<span id="69"> 69</span>
<span id="70"> 70</span>
<span id="71"> 71</span>
<span id="72"> 72</span>
<span id="73"> 73</span>
<span id="74"> 74</span>
<span id="75"> 75</span>
<span id="76"> 76</span>
<span id="77"> 77</span>
<span id="78"> 78</span>
<span id="79"> 79</span>
<span id="80"> 80</span>
<span id="81"> 81</span>
<span id="82"> 82</span>
<span id="83"> 83</span>
<span id="84"> 84</span>
<span id="85"> 85</span>
<span id="86"> 86</span>
<span id="87"> 87</span>
<span id="88"> 88</span>
<span id="89"> 89</span>
<span id="90"> 90</span>
<span id="91"> 91</span>
<span id="92"> 92</span>
<span id="93"> 93</span>
<span id="94"> 94</span>
<span id="95"> 95</span>
<span id="96"> 96</span>
<span id="97"> 97</span>
<span id="98"> 98</span>
<span id="99"> 99</span>
<span id="100">100</span>
<span id="101">101</span>
<span id="102">102</span>
<span id="103">103</span>
<span id="104">104</span>
<span id="105">105</span>
<span id="106">106</span>
<span id="107">107</span>
<span id="108">108</span>
<span id="109">109</span>
<span id="110">110</span>
<span id="111">111</span>
<span id="112">112</span>
<span id="113">113</span>
<span id="114">114</span>
<span id="115">115</span>
<span id="116">116</span>
<span id="117">117</span>
<span id="118">118</span>
<span id="119">119</span>
<span id="120">120</span>
<span id="121">121</span>
<span id="122">122</span>
<span id="123">123</span>
<span id="124">124</span>
<span id="125">125</span>
<span id="126">126</span>
<span id="127">127</span>
<span id="128">128</span>
<span id="129">129</span>
<span id="130">130</span>
<span id="131">131</span>
<span id="132">132</span>
<span id="133">133</span>
<span id="134">134</span>
<span id="135">135</span>
<span id="136">136</span>
<span id="137">137</span>
<span id="138">138</span>
<span id="139">139</span>
<span id="140">140</span>
<span id="141">141</span>
<span id="142">142</span>
<span id="143">143</span>
<span id="144">144</span>
<span id="145">145</span>
<span id="146">146</span>
<span id="147">147</span>
<span id="148">148</span>
<span id="149">149</span>
<span id="150">150</span>
<span id="151">151</span>
<span id="152">152</span>
<span id="153">153</span>
<span id="154">154</span>
<span id="155">155</span>
<span id="156">156</span>
<span id="157">157</span>
<span id="158">158</span>
<span id="159">159</span>
<span id="160">160</span>
<span id="161">161</span>
<span id="162">162</span>
<span id="163">163</span>
<span id="164">164</span>
<span id="165">165</span>
<span id="166">166</span>
<span id="167">167</span>
<span id="168">168</span>
<span id="169">169</span>
<span id="170">170</span>
<span id="171">171</span>
<span id="172">172</span>
<span id="173">173</span>
<span id="174">174</span>
<span id="175">175</span>
<span id="176">176</span>
<span id="177">177</span>
<span id="178">178</span>
<span id="179">179</span>
<span id="180">180</span>
<span id="181">181</span>
<span id="182">182</span>
<span id="183">183</span>
<span id="184">184</span>
<span id="185">185</span>
<span id="186">186</span>
<span id="187">187</span>
<span id="188">188</span>
<span id="189">189</span>
<span id="190">190</span>
<span id="191">191</span>
<span id="192">192</span>
<span id="193">193</span>
<span id="194">194</span>
<span id="195">195</span>
<span id="196">196</span>
<span id="197">197</span>
<span id="198">198</span>
<span id="199">199</span>
<span id="200">200</span>
<span id="201">201</span>
<span id="202">202</span>
<span id="203">203</span>
<span id="204">204</span>
<span id="205">205</span>
<span id="206">206</span>
<span id="207">207</span>
<span id="208">208</span>
<span id="209">209</span>
<span id="210">210</span>
<span id="211">211</span>
<span id="212">212</span>
<span id="213">213</span>
<span id="214">214</span>
<span id="215">215</span>
<span id="216">216</span>
<span id="217">217</span>
<span id="218">218</span>
<span id="219">219</span>
<span id="220">220</span>
<span id="221">221</span>
<span id="222">222</span>
<span id="223">223</span>
<span id="224">224</span>
<span id="225">225</span>
<span id="226">226</span>
<span id="227">227</span>
<span id="228">228</span>
<span id="229">229</span>
<span id="230">230</span>
<span id="231">231</span>
<span id="232">232</span>
<span id="233">233</span>
<span id="234">234</span>
<span id="235">235</span>
<span id="236">236</span>
<span id="237">237</span>
<span id="238">238</span>
<span id="239">239</span>
<span id="240">240</span>
<span id="241">241</span>
<span id="242">242</span>
<span id="243">243</span>
<span id="244">244</span>
<span id="245">245</span>
<span id="246">246</span>
<span id="247">247</span>
<span id="248">248</span>
<span id="249">249</span>
<span id="250">250</span>
<span id="251">251</span>
<span id="252">252</span>
<span id="253">253</span>
<span id="254">254</span>
<span id="255">255</span>
<span id="256">256</span>
<span id="257">257</span>
<span id="258">258</span>
<span id="259">259</span>
<span id="260">260</span>
<span id="261">261</span>
<span id="262">262</span>
<span id="263">263</span>
<span id="264">264</span>
<span id="265">265</span>
<span id="266">266</span>
<span id="267">267</span>
<span id="268">268</span>
<span id="269">269</span>
<span id="270">270</span>
<span id="271">271</span>
<span id="272">272</span>
<span id="273">273</span>
<span id="274">274</span>
<span id="275">275</span>
<span id="276">276</span>
<span id="277">277</span>
<span id="278">278</span>
<span id="279">279</span>
<span id="280">280</span>
<span id="281">281</span>
<span id="282">282</span>
<span id="283">283</span>
<span id="284">284</span>
<span id="285">285</span>
<span id="286">286</span>
<span id="287">287</span>
<span id="288">288</span>
<span id="289">289</span>
<span id="290">290</span>
<span id="291">291</span>
<span id="292">292</span>
<span id="293">293</span>
<span id="294">294</span>
<span id="295">295</span>
<span id="296">296</span>
<span id="297">297</span>
<span id="298">298</span>
<span id="299">299</span>
<span id="300">300</span>
<span id="301">301</span>
<span id="302">302</span>
<span id="303">303</span>
<span id="304">304</span>
<span id="305">305</span>
<span id="306">306</span>
<span id="307">307</span>
<span id="308">308</span>
<span id="309">309</span>
<span id="310">310</span>
<span id="311">311</span>
<span id="312">312</span>
<span id="313">313</span>
<span id="314">314</span>
<span id="315">315</span>
<span id="316">316</span>
<span id="317">317</span>
<span id="318">318</span>
<span id="319">319</span>
<span id="320">320</span>
<span id="321">321</span>
<span id="322">322</span>
<span id="323">323</span>
<span id="324">324</span>
<span id="325">325</span>
<span id="326">326</span>
<span id="327">327</span>
<span id="328">328</span>
<span id="329">329</span>
<span id="330">330</span>
<span id="331">331</span>
<span id="332">332</span>
<span id="333">333</span>
<span id="334">334</span>
<span id="335">335</span>
<span id="336">336</span>
<span id="337">337</span>
<span id="338">338</span>
<span id="339">339</span>
<span id="340">340</span>
<span id="341">341</span>
<span id="342">342</span>
<span id="343">343</span>
<span id="344">344</span>
<span id="345">345</span>
<span id="346">346</span>
<span id="347">347</span>
<span id="348">348</span>
<span id="349">349</span>
<span id="350">350</span>
<span id="351">351</span>
<span id="352">352</span>
<span id="353">353</span>
<span id="354">354</span>
<span id="355">355</span>
<span id="356">356</span>
<span id="357">357</span>
<span id="358">358</span>
<span id="359">359</span>
<span id="360">360</span>
<span id="361">361</span>
<span id="362">362</span>
<span id="363">363</span>
<span id="364">364</span>
<span id="365">365</span>
<span id="366">366</span>
<span id="367">367</span>
<span id="368">368</span>
<span id="369">369</span>
<span id="370">370</span>
<span id="371">371</span>
<span id="372">372</span>
<span id="373">373</span>
<span id="374">374</span>
<span id="375">375</span>
<span id="376">376</span>
<span id="377">377</span>
<span id="378">378</span>
<span id="379">379</span>
<span id="380">380</span>
<span id="381">381</span>
<span id="382">382</span>
<span id="383">383</span>
<span id="384">384</span>
<span id="385">385</span>
<span id="386">386</span>
<span id="387">387</span>
<span id="388">388</span>
<span id="389">389</span>
<span id="390">390</span>
<span id="391">391</span>
<span id="392">392</span>
<span id="393">393</span>
<span id="394">394</span>
<span id="395">395</span>
<span id="396">396</span>
<span id="397">397</span>
<span id="398">398</span>
<span id="399">399</span>
<span id="400">400</span>
<span id="401">401</span>
<span id="402">402</span>
<span id="403">403</span>
<span id="404">404</span>
<span id="405">405</span>
<span id="406">406</span>
<span id="407">407</span>
<span id="408">408</span>
<span id="409">409</span>
<span id="410">410</span>
<span id="411">411</span>
<span id="412">412</span>
<span id="413">413</span>
<span id="414">414</span>
<span id="415">415</span>
<span id="416">416</span>
<span id="417">417</span>
<span id="418">418</span>
<span id="419">419</span>
<span id="420">420</span>
<span id="421">421</span>
<span id="422">422</span>
<span id="423">423</span>
<span id="424">424</span>
<span id="425">425</span>
<span id="426">426</span>
<span id="427">427</span>
<span id="428">428</span>
<span id="429">429</span>
<span id="430">430</span>
<span id="431">431</span>
<span id="432">432</span>
<span id="433">433</span>
<span id="434">434</span>
<span id="435">435</span>
<span id="436">436</span>
<span id="437">437</span>
<span id="438">438</span>
<span id="439">439</span>
<span id="440">440</span>
<span id="441">441</span>
<span id="442">442</span>
<span id="443">443</span>
<span id="444">444</span>
<span id="445">445</span>
<span id="446">446</span>
<span id="447">447</span>
<span id="448">448</span>
<span id="449">449</span>
<span id="450">450</span>
<span id="451">451</span>
<span id="452">452</span>
<span id="453">453</span>
<span id="454">454</span>
<span id="455">455</span>
<span id="456">456</span>
<span id="457">457</span>
<span id="458">458</span>
<span id="459">459</span>
<span id="460">460</span>
<span id="461">461</span>
<span id="462">462</span>
<span id="463">463</span>
<span id="464">464</span>
<span id="465">465</span>
<span id="466">466</span>
<span id="467">467</span>
<span id="468">468</span>
<span id="469">469</span>
<span id="470">470</span>
<span id="471">471</span>
<span id="472">472</span>
<span id="473">473</span>
<span id="474">474</span>
<span id="475">475</span>
<span id="476">476</span>
<span id="477">477</span>
<span id="478">478</span>
<span id="479">479</span>
<span id="480">480</span>
<span id="481">481</span>
<span id="482">482</span>
<span id="483">483</span>
<span id="484">484</span>
<span id="485">485</span>
<span id="486">486</span>
<span id="487">487</span>
<span id="488">488</span>
<span id="489">489</span>
<span id="490">490</span>
<span id="491">491</span>
<span id="492">492</span>
<span id="493">493</span>
<span id="494">494</span>
<span id="495">495</span>
<span id="496">496</span>
<span id="497">497</span>
<span id="498">498</span>
<span id="499">499</span>
<span id="500">500</span>
<span id="501">501</span>
<span id="502">502</span>
<span id="503">503</span>
<span id="504">504</span>
<span id="505">505</span>
<span id="506">506</span>
<span id="507">507</span>
<span id="508">508</span>
<span id="509">509</span>
<span id="510">510</span>
<span id="511">511</span>
<span id="512">512</span>
<span id="513">513</span>
<span id="514">514</span>
<span id="515">515</span>
<span id="516">516</span>
<span id="517">517</span>
<span id="518">518</span>
<span id="519">519</span>
<span id="520">520</span>
<span id="521">521</span>
<span id="522">522</span>
<span id="523">523</span>
<span id="524">524</span>
<span id="525">525</span>
<span id="526">526</span>
<span id="527">527</span>
<span id="528">528</span>
<span id="529">529</span>
<span id="530">530</span>
<span id="531">531</span>
<span id="532">532</span>
<span id="533">533</span>
<span id="534">534</span>
<span id="535">535</span>
<span id="536">536</span>
<span id="537">537</span>
<span id="538">538</span>
<span id="539">539</span>
<span id="540">540</span>
<span id="541">541</span>
<span id="542">542</span>
<span id="543">543</span>
<span id="544">544</span>
<span id="545">545</span>
<span id="546">546</span>
<span id="547">547</span>
<span id="548">548</span>
<span id="549">549</span>
<span id="550">550</span>
<span id="551">551</span>
<span id="552">552</span>
<span id="553">553</span>
<span id="554">554</span>
<span id="555">555</span>
<span id="556">556</span>
<span id="557">557</span>
<span id="558">558</span>
<span id="559">559</span>
<span id="560">560</span>
<span id="561">561</span>
<span id="562">562</span>
<span id="563">563</span>
<span id="564">564</span>
<span id="565">565</span>
<span id="566">566</span>
<span id="567">567</span>
<span id="568">568</span>
<span id="569">569</span>
<span id="570">570</span>
<span id="571">571</span>
<span id="572">572</span>
<span id="573">573</span>
<span id="574">574</span>
<span id="575">575</span>
<span id="576">576</span>
<span id="577">577</span>
<span id="578">578</span>
<span id="579">579</span>
<span id="580">580</span>
<span id="581">581</span>
<span id="582">582</span>
<span id="583">583</span>
<span id="584">584</span>
<span id="585">585</span>
<span id="586">586</span>
<span id="587">587</span>
<span id="588">588</span>
<span id="589">589</span>
<span id="590">590</span>
<span id="591">591</span>
<span id="592">592</span>
<span id="593">593</span>
<span id="594">594</span>
<span id="595">595</span>
<span id="596">596</span>
<span id="597">597</span>
<span id="598">598</span>
<span id="599">599</span>
<span id="600">600</span>
<span id="601">601</span>
<span id="602">602</span>
<span id="603">603</span>
<span id="604">604</span>
<span id="605">605</span>
<span id="606">606</span>
<span id="607">607</span>
<span id="608">608</span>
<span id="609">609</span>
<span id="610">610</span>
<span id="611">611</span>
<span id="612">612</span>
<span id="613">613</span>
<span id="614">614</span>
<span id="615">615</span>
<span id="616">616</span>
<span id="617">617</span>
<span id="618">618</span>
<span id="619">619</span>
<span id="620">620</span>
<span id="621">621</span>
<span id="622">622</span>
<span id="623">623</span>
<span id="624">624</span>
<span id="625">625</span>
<span id="626">626</span>
<span id="627">627</span>
<span id="628">628</span>
<span id="629">629</span>
<span id="630">630</span>
<span id="631">631</span>
<span id="632">632</span>
<span id="633">633</span>
<span id="634">634</span>
<span id="635">635</span>
<span id="636">636</span>
<span id="637">637</span>
<span id="638">638</span>
<span id="639">639</span>
<span id="640">640</span>
<span id="641">641</span>
<span id="642">642</span>
<span id="643">643</span>
<span id="644">644</span>
<span id="645">645</span>
<span id="646">646</span>
<span id="647">647</span>
<span id="648">648</span>
<span id="649">649</span>
<span id="650">650</span>
<span id="651">651</span>
<span id="652">652</span>
<span id="653">653</span>
<span id="654">654</span>
<span id="655">655</span>
<span id="656">656</span>
<span id="657">657</span>
<span id="658">658</span>
<span id="659">659</span>
<span id="660">660</span>
<span id="661">661</span>
<span id="662">662</span>
<span id="663">663</span>
<span id="664">664</span>
<span id="665">665</span>
<span id="666">666</span>
<span id="667">667</span>
<span id="668">668</span>
<span id="669">669</span>
<span id="670">670</span>
<span id="671">671</span>
<span id="672">672</span>
<span id="673">673</span>
<span id="674">674</span>
<span id="675">675</span>
<span id="676">676</span>
<span id="677">677</span>
<span id="678">678</span>
<span id="679">679</span>
<span id="680">680</span>
<span id="681">681</span>
<span id="682">682</span>
<span id="683">683</span>
<span id="684">684</span>
<span id="685">685</span>
<span id="686">686</span>
<span id="687">687</span>
<span id="688">688</span>
<span id="689">689</span>
<span id="690">690</span>
<span id="691">691</span>
<span id="692">692</span>
<span id="693">693</span>
<span id="694">694</span>
<span id="695">695</span>
<span id="696">696</span>
<span id="697">697</span>
<span id="698">698</span>
<span id="699">699</span>
<span id="700">700</span>
<span id="701">701</span>
<span id="702">702</span>
<span id="703">703</span>
<span id="704">704</span>
<span id="705">705</span>
<span id="706">706</span>
<span id="707">707</span>
<span id="708">708</span>
<span id="709">709</span>
<span id="710">710</span>
<span id="711">711</span>
<span id="712">712</span>
<span id="713">713</span>
<span id="714">714</span>
<span id="715">715</span>
<span id="716">716</span>
<span id="717">717</span>
<span id="718">718</span>
<span id="719">719</span>
<span id="720">720</span>
<span id="721">721</span>
<span id="722">722</span>
<span id="723">723</span>
<span id="724">724</span>
<span id="725">725</span>
<span id="726">726</span>
<span id="727">727</span>
<span id="728">728</span>
<span id="729">729</span>
<span id="730">730</span>
<span id="731">731</span>
<span id="732">732</span>
<span id="733">733</span>
<span id="734">734</span>
<span id="735">735</span>
<span id="736">736</span>
<span id="737">737</span>
<span id="738">738</span>
<span id="739">739</span>
<span id="740">740</span>
<span id="741">741</span>
<span id="742">742</span>
<span id="743">743</span>
<span id="744">744</span>
<span id="745">745</span>
<span id="746">746</span>
<span id="747">747</span>
<span id="748">748</span>
<span id="749">749</span>
<span id="750">750</span>
<span id="751">751</span>
<span id="752">752</span>
<span id="753">753</span>
<span id="754">754</span>
<span id="755">755</span>
<span id="756">756</span>
<span id="757">757</span>
<span id="758">758</span>
<span id="759">759</span>
<span id="760">760</span>
</pre><div class="example-wrap"><pre class="rust ">
<span class="comment">// Copyright (c) 2017 Colin Finck, RWTH Aachen University</span>
<span class="comment">//</span>
<span class="comment">// Licensed under the Apache License, Version 2.0, &lt;LICENSE-APACHE or</span>
<span class="comment">// http://apache.org/licenses/LICENSE-2.0&gt; or the MIT license &lt;LICENSE-MIT or</span>
<span class="comment">// http://opensource.org/licenses/MIT&gt;, at your option. This file may not be</span>
<span class="comment">// copied, modified, or distributed except according to those terms.</span>

<span class="kw">use</span> <span class="kw">crate</span>::<span class="ident">arch</span>;
<span class="attribute">#[<span class="ident">cfg</span>(<span class="ident">feature</span> <span class="op">=</span> <span class="string">&quot;acpi&quot;</span>)]</span>
<span class="kw">use</span> <span class="kw">crate</span>::<span class="ident">arch</span>::<span class="ident">x86_64</span>::<span class="ident">kernel</span>::<span class="ident">acpi</span>;
<span class="kw">use</span> <span class="kw">crate</span>::<span class="ident">arch</span>::<span class="ident">x86_64</span>::<span class="ident">kernel</span>::<span class="ident">irq</span>::<span class="ident">IrqStatistics</span>;
<span class="attribute">#[<span class="ident">cfg</span>(<span class="ident">target_os</span> <span class="op">=</span> <span class="string">&quot;hermit&quot;</span>)]</span>
<span class="kw">use</span> <span class="kw">crate</span>::<span class="ident">arch</span>::<span class="ident">x86_64</span>::<span class="ident">kernel</span>::<span class="ident">smp_boot_code</span>::<span class="ident">SMP_BOOT_CODE</span>;
<span class="kw">use</span> <span class="kw">crate</span>::<span class="ident">arch</span>::<span class="ident">x86_64</span>::<span class="ident">kernel</span>::<span class="ident">IRQ_COUNTERS</span>;
<span class="kw">use</span> <span class="kw">crate</span>::<span class="ident">arch</span>::<span class="ident">x86_64</span>::<span class="ident">mm</span>::<span class="ident">paging</span>::{<span class="ident">BasePageSize</span>, <span class="ident">PageSize</span>, <span class="ident">PageTableEntryFlags</span>};
<span class="kw">use</span> <span class="kw">crate</span>::<span class="ident">arch</span>::<span class="ident">x86_64</span>::<span class="ident">mm</span>::{<span class="ident">paging</span>, <span class="ident">virtualmem</span>};
<span class="kw">use</span> <span class="kw">crate</span>::<span class="ident">arch</span>::<span class="ident">x86_64</span>::<span class="ident">mm</span>::{<span class="ident">PhysAddr</span>, <span class="ident">VirtAddr</span>};
<span class="kw">use</span> <span class="kw">crate</span>::<span class="ident">collections</span>::<span class="ident">CachePadded</span>;
<span class="kw">use</span> <span class="kw">crate</span>::<span class="ident">config</span>::<span class="kw-2">*</span>;
<span class="kw">use</span> <span class="kw">crate</span>::<span class="ident">environment</span>;
<span class="kw">use</span> <span class="kw">crate</span>::<span class="ident">mm</span>;
<span class="kw">use</span> <span class="kw">crate</span>::<span class="ident">scheduler</span>;
<span class="kw">use</span> <span class="kw">crate</span>::<span class="ident">scheduler</span>::<span class="ident">CoreId</span>;
<span class="kw">use</span> <span class="kw">crate</span>::<span class="ident">x86</span>::<span class="ident">controlregs</span>::<span class="kw-2">*</span>;
<span class="kw">use</span> <span class="kw">crate</span>::<span class="ident">x86</span>::<span class="ident">msr</span>::<span class="kw-2">*</span>;
<span class="kw">use</span> <span class="ident">alloc</span>::<span class="ident">boxed</span>::<span class="ident">Box</span>;
<span class="kw">use</span> <span class="ident">alloc</span>::<span class="ident">vec</span>::<span class="ident">Vec</span>;
<span class="kw">use</span> <span class="ident">arch</span>::<span class="ident">x86_64</span>::<span class="ident">kernel</span>::{<span class="ident">idt</span>, <span class="ident">irq</span>, <span class="ident">percore</span>::<span class="kw-2">*</span>, <span class="ident">processor</span>, <span class="ident">BOOT_INFO</span>};
<span class="kw">use</span> <span class="ident">core</span>::<span class="ident">convert</span>::<span class="ident">TryInto</span>;
<span class="kw">use</span> <span class="ident">core</span>::<span class="ident">sync</span>::<span class="ident">atomic</span>::<span class="ident">spin_loop_hint</span>;
<span class="kw">use</span> <span class="ident">core</span>::{<span class="ident">cmp</span>, <span class="ident">fmt</span>, <span class="ident">mem</span>, <span class="ident">ptr</span>, <span class="ident">u32</span>};

<span class="kw">const</span> <span class="ident">APIC_ICR2</span>: <span class="ident">usize</span> <span class="op">=</span> <span class="number">0x0310</span>;

<span class="kw">const</span> <span class="ident">APIC_DIV_CONF_DIVIDE_BY_8</span>: <span class="ident">u64</span> <span class="op">=</span> <span class="number">0b0010</span>;
<span class="kw">const</span> <span class="ident">APIC_EOI_ACK</span>: <span class="ident">u64</span> <span class="op">=</span> <span class="number">0</span>;
<span class="kw">const</span> <span class="ident">APIC_ICR_DELIVERY_MODE_FIXED</span>: <span class="ident">u64</span> <span class="op">=</span> <span class="number">0x000</span>;
<span class="kw">const</span> <span class="ident">APIC_ICR_DELIVERY_MODE_INIT</span>: <span class="ident">u64</span> <span class="op">=</span> <span class="number">0x500</span>;
<span class="kw">const</span> <span class="ident">APIC_ICR_DELIVERY_MODE_STARTUP</span>: <span class="ident">u64</span> <span class="op">=</span> <span class="number">0x600</span>;
<span class="kw">const</span> <span class="ident">APIC_ICR_DELIVERY_STATUS_PENDING</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">12</span>;
<span class="kw">const</span> <span class="ident">APIC_ICR_LEVEL_TRIGGERED</span>: <span class="ident">u64</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">15</span>;
<span class="kw">const</span> <span class="ident">APIC_ICR_LEVEL_ASSERT</span>: <span class="ident">u64</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">14</span>;
<span class="kw">const</span> <span class="ident">APIC_LVT_MASK</span>: <span class="ident">u64</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">16</span>;
<span class="kw">const</span> <span class="ident">APIC_LVT_TIMER_TSC_DEADLINE</span>: <span class="ident">u64</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">18</span>;
<span class="kw">const</span> <span class="ident">APIC_SIVR_ENABLED</span>: <span class="ident">u64</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">8</span>;

<span class="doccomment">/// Register index: ID</span>
<span class="attribute">#[<span class="ident">allow</span>(<span class="ident">dead_code</span>)]</span>
<span class="kw">const</span> <span class="ident">IOAPIC_REG_ID</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x0000</span>;
<span class="doccomment">/// Register index: version</span>
<span class="kw">const</span> <span class="ident">IOAPIC_REG_VER</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x0001</span>;
<span class="doccomment">/// Redirection table base</span>
<span class="kw">const</span> <span class="ident">IOAPIC_REG_TABLE</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x0010</span>;

<span class="kw">const</span> <span class="ident">TLB_FLUSH_INTERRUPT_NUMBER</span>: <span class="ident">u8</span> <span class="op">=</span> <span class="number">112</span>;
<span class="kw">const</span> <span class="ident">WAKEUP_INTERRUPT_NUMBER</span>: <span class="ident">u8</span> <span class="op">=</span> <span class="number">121</span>;
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">TIMER_INTERRUPT_NUMBER</span>: <span class="ident">u8</span> <span class="op">=</span> <span class="number">123</span>;
<span class="kw">const</span> <span class="ident">ERROR_INTERRUPT_NUMBER</span>: <span class="ident">u8</span> <span class="op">=</span> <span class="number">126</span>;
<span class="kw">const</span> <span class="ident">SPURIOUS_INTERRUPT_NUMBER</span>: <span class="ident">u8</span> <span class="op">=</span> <span class="number">127</span>;

<span class="doccomment">/// Physical and virtual memory address for our SMP boot code.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// While our boot processor is already in x86-64 mode, application processors boot up in 16-bit real mode</span>
<span class="doccomment">/// and need an address in the CS:IP addressing scheme to jump to.</span>
<span class="doccomment">/// The CS:IP addressing scheme is limited to 2^20 bytes (= 1 MiB).</span>
<span class="kw">const</span> <span class="ident">SMP_BOOT_CODE_ADDRESS</span>: <span class="ident">VirtAddr</span> <span class="op">=</span> <span class="ident">VirtAddr</span>(<span class="number">0x8000</span>);

<span class="kw">const</span> <span class="ident">SMP_BOOT_CODE_OFFSET_PML4</span>: <span class="ident">usize</span> <span class="op">=</span> <span class="number">0x18</span>;
<span class="kw">const</span> <span class="ident">SMP_BOOT_CODE_OFFSET_ENTRY</span>: <span class="ident">usize</span> <span class="op">=</span> <span class="number">0x08</span>;
<span class="kw">const</span> <span class="ident">SMP_BOOT_CODE_OFFSET_BOOTINFO</span>: <span class="ident">usize</span> <span class="op">=</span> <span class="number">0x10</span>;

<span class="kw">const</span> <span class="ident">X2APIC_ENABLE</span>: <span class="ident">u64</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">10</span>;

<span class="kw">static</span> <span class="kw-2">mut</span> <span class="ident">LOCAL_APIC_ADDRESS</span>: <span class="ident">VirtAddr</span> <span class="op">=</span> <span class="ident">VirtAddr</span>::<span class="ident">zero</span>();
<span class="kw">static</span> <span class="kw-2">mut</span> <span class="ident">IOAPIC_ADDRESS</span>: <span class="ident">VirtAddr</span> <span class="op">=</span> <span class="ident">VirtAddr</span>::<span class="ident">zero</span>();

<span class="doccomment">/// Stores the Local APIC IDs of all CPUs. The index equals the Core ID.</span>
<span class="doccomment">/// Both numbers often match, but don&#39;t need to (e.g. when a core has been disabled).</span>
<span class="doccomment">///</span>
<span class="doccomment">/// As Rust currently implements no way of zero-initializing a global Vec in a no_std environment,</span>
<span class="doccomment">/// we have to encapsulate it in an Option...</span>
<span class="kw">static</span> <span class="kw-2">mut</span> <span class="ident">CPU_LOCAL_APIC_IDS</span>: <span class="prelude-ty">Option</span><span class="op">&lt;</span><span class="ident">Vec</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span><span class="op">&gt;</span> <span class="op">=</span> <span class="prelude-val">None</span>;

<span class="doccomment">/// After calibration, initialize the APIC Timer with this counter value to let it fire an interrupt</span>
<span class="doccomment">/// after 1 microsecond.</span>
<span class="kw">static</span> <span class="kw-2">mut</span> <span class="ident">CALIBRATED_COUNTER_VALUE</span>: <span class="ident">u64</span> <span class="op">=</span> <span class="number">0</span>;

<span class="attribute">#[<span class="ident">cfg</span>(<span class="ident">feature</span> <span class="op">=</span> <span class="string">&quot;acpi&quot;</span>)]</span>
<span class="attribute">#[<span class="ident">repr</span>(<span class="ident">C</span>, <span class="ident">packed</span>)]</span>
<span class="kw">struct</span> <span class="ident">AcpiMadtHeader</span> {
	<span class="ident">local_apic_address</span>: <span class="ident">u32</span>,
	<span class="ident">flags</span>: <span class="ident">u32</span>,
}

<span class="attribute">#[<span class="ident">cfg</span>(<span class="ident">feature</span> <span class="op">=</span> <span class="string">&quot;acpi&quot;</span>)]</span>
<span class="attribute">#[<span class="ident">repr</span>(<span class="ident">C</span>, <span class="ident">packed</span>)]</span>
<span class="kw">struct</span> <span class="ident">AcpiMadtRecordHeader</span> {
	<span class="ident">entry_type</span>: <span class="ident">u8</span>,
	<span class="ident">length</span>: <span class="ident">u8</span>,
}

<span class="attribute">#[<span class="ident">repr</span>(<span class="ident">C</span>, <span class="ident">packed</span>)]</span>
<span class="kw">struct</span> <span class="ident">ProcessorLocalApicRecord</span> {
	<span class="ident">acpi_processor_id</span>: <span class="ident">u8</span>,
	<span class="ident">apic_id</span>: <span class="ident">u8</span>,
	<span class="ident">flags</span>: <span class="ident">u32</span>,
}

<span class="kw">impl</span> <span class="ident">fmt</span>::<span class="ident">Display</span> <span class="kw">for</span> <span class="ident">ProcessorLocalApicRecord</span> {
	<span class="kw">fn</span> <span class="ident">fmt</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">f</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">fmt</span>::<span class="ident">Formatter</span><span class="op">&lt;</span><span class="lifetime">&#39;_</span><span class="op">&gt;</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">fmt</span>::<span class="prelude-ty">Result</span> {
		<span class="macro">write</span><span class="macro">!</span>(<span class="ident">f</span>, <span class="string">&quot;{{ acpi_processor_id: {}, &quot;</span>, { <span class="self">self</span>.<span class="ident">acpi_processor_id</span> })<span class="question-mark">?</span>;
		<span class="macro">write</span><span class="macro">!</span>(<span class="ident">f</span>, <span class="string">&quot;apic_id: {}, &quot;</span>, { <span class="self">self</span>.<span class="ident">apic_id</span> })<span class="question-mark">?</span>;
		<span class="macro">write</span><span class="macro">!</span>(<span class="ident">f</span>, <span class="string">&quot;flags: {} }}&quot;</span>, { <span class="self">self</span>.<span class="ident">flags</span> })<span class="question-mark">?</span>;
		<span class="prelude-val">Ok</span>(())
	}
}

<span class="attribute">#[<span class="ident">cfg</span>(<span class="ident">feature</span> <span class="op">=</span> <span class="string">&quot;acpi&quot;</span>)]</span>
<span class="kw">const</span> <span class="ident">CPU_FLAG_ENABLED</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">0</span>;

<span class="attribute">#[<span class="ident">repr</span>(<span class="ident">C</span>, <span class="ident">packed</span>)]</span>
<span class="kw">struct</span> <span class="ident">IoApicRecord</span> {
	<span class="ident">id</span>: <span class="ident">u8</span>,
	<span class="ident">reserved</span>: <span class="ident">u8</span>,
	<span class="ident">address</span>: <span class="ident">u32</span>,
	<span class="ident">global_system_interrupt_base</span>: <span class="ident">u32</span>,
}

<span class="kw">impl</span> <span class="ident">fmt</span>::<span class="ident">Display</span> <span class="kw">for</span> <span class="ident">IoApicRecord</span> {
	<span class="kw">fn</span> <span class="ident">fmt</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">f</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">fmt</span>::<span class="ident">Formatter</span><span class="op">&lt;</span><span class="lifetime">&#39;_</span><span class="op">&gt;</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">fmt</span>::<span class="prelude-ty">Result</span> {
		<span class="macro">write</span><span class="macro">!</span>(<span class="ident">f</span>, <span class="string">&quot;{{ id: {}, &quot;</span>, { <span class="self">self</span>.<span class="ident">id</span> })<span class="question-mark">?</span>;
		<span class="macro">write</span><span class="macro">!</span>(<span class="ident">f</span>, <span class="string">&quot;reserved: {}, &quot;</span>, { <span class="self">self</span>.<span class="ident">reserved</span> })<span class="question-mark">?</span>;
		<span class="macro">write</span><span class="macro">!</span>(<span class="ident">f</span>, <span class="string">&quot;address: {:#X}, &quot;</span>, { <span class="self">self</span>.<span class="ident">address</span> })<span class="question-mark">?</span>;
		<span class="macro">write</span><span class="macro">!</span>(<span class="ident">f</span>, <span class="string">&quot;global_system_interrupt_base: {} }}&quot;</span>, {
			<span class="self">self</span>.<span class="ident">global_system_interrupt_base</span>
		})<span class="question-mark">?</span>;
		<span class="prelude-val">Ok</span>(())
	}
}

<span class="kw">extern</span> <span class="string">&quot;x86-interrupt&quot;</span> <span class="kw">fn</span> <span class="ident">tlb_flush_handler</span>(<span class="ident">_stack_frame</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">irq</span>::<span class="ident">ExceptionStackFrame</span>) {
	<span class="macro">debug</span><span class="macro">!</span>(<span class="string">&quot;Received TLB Flush Interrupt&quot;</span>);
	<span class="ident">increment_irq_counter</span>(<span class="ident">TLB_FLUSH_INTERRUPT_NUMBER</span>.<span class="ident">into</span>());
	<span class="kw">unsafe</span> {
		<span class="ident">cr3_write</span>(<span class="ident">cr3</span>());
	}
	<span class="ident">eoi</span>();
}

<span class="kw">extern</span> <span class="string">&quot;x86-interrupt&quot;</span> <span class="kw">fn</span> <span class="ident">error_interrupt_handler</span>(<span class="ident">stack_frame</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">irq</span>::<span class="ident">ExceptionStackFrame</span>) {
	<span class="macro">error</span><span class="macro">!</span>(<span class="string">&quot;APIC LVT Error Interrupt&quot;</span>);
	<span class="macro">error</span><span class="macro">!</span>(<span class="string">&quot;ESR: {:#X}&quot;</span>, <span class="ident">local_apic_read</span>(<span class="ident">IA32_X2APIC_ESR</span>));
	<span class="macro">error</span><span class="macro">!</span>(<span class="string">&quot;{:#?}&quot;</span>, <span class="ident">stack_frame</span>);
	<span class="ident">eoi</span>();
	<span class="ident">scheduler</span>::<span class="ident">abort</span>();
}

<span class="kw">extern</span> <span class="string">&quot;x86-interrupt&quot;</span> <span class="kw">fn</span> <span class="ident">spurious_interrupt_handler</span>(<span class="ident">stack_frame</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">irq</span>::<span class="ident">ExceptionStackFrame</span>) {
	<span class="macro">error</span><span class="macro">!</span>(<span class="string">&quot;Spurious Interrupt: {:#?}&quot;</span>, <span class="ident">stack_frame</span>);
	<span class="ident">scheduler</span>::<span class="ident">abort</span>();
}

<span class="kw">extern</span> <span class="string">&quot;x86-interrupt&quot;</span> <span class="kw">fn</span> <span class="ident">wakeup_handler</span>(<span class="ident">_stack_frame</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">irq</span>::<span class="ident">ExceptionStackFrame</span>) {
	<span class="macro">debug</span><span class="macro">!</span>(<span class="string">&quot;Received Wakeup Interrupt&quot;</span>);
	<span class="ident">increment_irq_counter</span>(<span class="ident">WAKEUP_INTERRUPT_NUMBER</span>.<span class="ident">into</span>());
	<span class="kw">let</span> <span class="ident">core_scheduler</span> <span class="op">=</span> <span class="ident">core_scheduler</span>();
	<span class="ident">core_scheduler</span>.<span class="ident">check_input</span>();
	<span class="ident">eoi</span>();
	<span class="kw">if</span> <span class="ident">core_scheduler</span>.<span class="ident">is_scheduling</span>() {
		<span class="ident">core_scheduler</span>.<span class="ident">scheduler</span>();
	}
}

<span class="attribute">#[<span class="ident">inline</span>]</span>
<span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">add_local_apic_id</span>(<span class="ident">id</span>: <span class="ident">u8</span>) {
	<span class="kw">unsafe</span> {
		<span class="ident">CPU_LOCAL_APIC_IDS</span>.<span class="ident">as_mut</span>().<span class="ident">unwrap</span>().<span class="ident">push</span>(<span class="ident">id</span>);
	}
}

<span class="attribute">#[<span class="ident">cfg</span>(<span class="ident">not</span>(<span class="ident">feature</span> <span class="op">=</span> <span class="string">&quot;acpi&quot;</span>))]</span>
<span class="kw">fn</span> <span class="ident">detect_from_acpi</span>() <span class="op">-</span><span class="op">&gt;</span> <span class="prelude-ty">Result</span><span class="op">&lt;</span><span class="ident">usize</span>, ()<span class="op">&gt;</span> {
	<span class="comment">// dummy implementation if acpi support is disabled</span>
	<span class="prelude-val">Err</span>(())
}

<span class="attribute">#[<span class="ident">cfg</span>(<span class="ident">feature</span> <span class="op">=</span> <span class="string">&quot;acpi&quot;</span>)]</span>
<span class="kw">fn</span> <span class="ident">detect_from_acpi</span>() <span class="op">-</span><span class="op">&gt;</span> <span class="prelude-ty">Result</span><span class="op">&lt;</span><span class="ident">PhysAddr</span>, ()<span class="op">&gt;</span> {
	<span class="comment">// Get the Multiple APIC Description Table (MADT) from the ACPI information and its specific table header.</span>
	<span class="kw">let</span> <span class="ident">madt</span> <span class="op">=</span> <span class="ident">acpi</span>::<span class="ident">get_madt</span>().<span class="ident">expect</span>(<span class="string">&quot;HermitCore requires a MADT in the ACPI tables&quot;</span>);
	<span class="kw">let</span> <span class="ident">madt_header</span> <span class="op">=</span> <span class="kw">unsafe</span> { <span class="kw-2">&amp;</span><span class="kw-2">*</span>(<span class="ident">madt</span>.<span class="ident">table_start_address</span>() <span class="kw">as</span> <span class="kw-2">*</span><span class="kw">const</span> <span class="ident">AcpiMadtHeader</span>) };

	<span class="comment">// Jump to the actual table entries (after the table header).</span>
	<span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">current_address</span> <span class="op">=</span> <span class="ident">madt</span>.<span class="ident">table_start_address</span>() <span class="op">+</span> <span class="ident">mem</span>::<span class="ident">size_of</span>::<span class="op">&lt;</span><span class="ident">AcpiMadtHeader</span><span class="op">&gt;</span>();

	<span class="comment">// Loop through all table entries.</span>
	<span class="kw">while</span> <span class="ident">current_address</span> <span class="op">&lt;</span> <span class="ident">madt</span>.<span class="ident">table_end_address</span>() {
		<span class="kw">let</span> <span class="ident">record</span> <span class="op">=</span> <span class="kw">unsafe</span> { <span class="kw-2">&amp;</span><span class="kw-2">*</span>(<span class="ident">current_address</span> <span class="kw">as</span> <span class="kw-2">*</span><span class="kw">const</span> <span class="ident">AcpiMadtRecordHeader</span>) };
		<span class="ident">current_address</span> <span class="op">+</span><span class="op">=</span> <span class="ident">mem</span>::<span class="ident">size_of</span>::<span class="op">&lt;</span><span class="ident">AcpiMadtRecordHeader</span><span class="op">&gt;</span>();

		<span class="kw">match</span> <span class="ident">record</span>.<span class="ident">entry_type</span> {
			<span class="number">0</span> <span class="op">=</span><span class="op">&gt;</span> {
				<span class="comment">// Processor Local APIC</span>
				<span class="kw">let</span> <span class="ident">processor_local_apic_record</span> <span class="op">=</span>
					<span class="kw">unsafe</span> { <span class="kw-2">&amp;</span><span class="kw-2">*</span>(<span class="ident">current_address</span> <span class="kw">as</span> <span class="kw-2">*</span><span class="kw">const</span> <span class="ident">ProcessorLocalApicRecord</span>) };
				<span class="macro">debug</span><span class="macro">!</span>(
					<span class="string">&quot;Found Processor Local APIC record: {}&quot;</span>,
					<span class="ident">processor_local_apic_record</span>
				);

				<span class="kw">if</span> <span class="ident">processor_local_apic_record</span>.<span class="ident">flags</span> <span class="op">&amp;</span> <span class="ident">CPU_FLAG_ENABLED</span> <span class="op">&gt;</span> <span class="number">0</span> {
					<span class="ident">add_local_apic_id</span>(<span class="ident">processor_local_apic_record</span>.<span class="ident">apic_id</span>);
				}
			}
			<span class="number">1</span> <span class="op">=</span><span class="op">&gt;</span> {
				<span class="comment">// I/O APIC</span>
				<span class="kw">let</span> <span class="ident">ioapic_record</span> <span class="op">=</span> <span class="kw">unsafe</span> { <span class="kw-2">&amp;</span><span class="kw-2">*</span>(<span class="ident">current_address</span> <span class="kw">as</span> <span class="kw-2">*</span><span class="kw">const</span> <span class="ident">IoApicRecord</span>) };
				<span class="macro">debug</span><span class="macro">!</span>(<span class="string">&quot;Found I/O APIC record: {}&quot;</span>, <span class="ident">ioapic_record</span>);

				<span class="kw">unsafe</span> {
					<span class="ident">IOAPIC_ADDRESS</span> <span class="op">=</span> <span class="ident">virtualmem</span>::<span class="ident">allocate</span>(<span class="ident">BasePageSize</span>::<span class="ident">SIZE</span>).<span class="ident">unwrap</span>();
					<span class="macro">debug</span><span class="macro">!</span>(
						<span class="string">&quot;Mapping IOAPIC at {:#X} to virtual address {:#X}&quot;</span>,
						<span class="ident">ioapic_record</span>.<span class="ident">address</span>, <span class="ident">IOAPIC_ADDRESS</span>
					);

					<span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">flags</span> <span class="op">=</span> <span class="ident">PageTableEntryFlags</span>::<span class="ident">empty</span>();
					<span class="ident">flags</span>.<span class="ident">device</span>().<span class="ident">writable</span>().<span class="ident">execute_disable</span>();
					<span class="ident">paging</span>::<span class="ident">map</span>::<span class="op">&lt;</span><span class="ident">BasePageSize</span><span class="op">&gt;</span>(
						<span class="ident">IOAPIC_ADDRESS</span>,
						<span class="ident">PhysAddr</span>(<span class="ident">ioapic_record</span>.<span class="ident">address</span>.<span class="ident">into</span>()),
						<span class="number">1</span>,
						<span class="ident">flags</span>,
					);
				}
			}
			<span class="kw">_</span> <span class="op">=</span><span class="op">&gt;</span> {
				<span class="comment">// Just ignore other entries for now.</span>
			}
		}

		<span class="ident">current_address</span> <span class="op">+</span><span class="op">=</span> <span class="ident">record</span>.<span class="ident">length</span> <span class="kw">as</span> <span class="ident">usize</span> <span class="op">-</span> <span class="ident">mem</span>::<span class="ident">size_of</span>::<span class="op">&lt;</span><span class="ident">AcpiMadtRecordHeader</span><span class="op">&gt;</span>();
	}

	<span class="comment">// Successfully derived all information from the MADT.</span>
	<span class="comment">// Return the physical address of the Local APIC.</span>
	<span class="prelude-val">Ok</span>(<span class="ident">PhysAddr</span>(<span class="ident">madt_header</span>.<span class="ident">local_apic_address</span>.<span class="ident">into</span>()))
}

<span class="kw">fn</span> <span class="ident">detect_from_uhyve</span>() <span class="op">-</span><span class="op">&gt;</span> <span class="prelude-ty">Result</span><span class="op">&lt;</span><span class="ident">PhysAddr</span>, ()<span class="op">&gt;</span> {
	<span class="kw">if</span> <span class="ident">environment</span>::<span class="ident">is_uhyve</span>() {
		<span class="kw">let</span> <span class="ident">defaullt_address</span> <span class="op">=</span> <span class="ident">PhysAddr</span>(<span class="number">0xFEC0_0000</span>);

		<span class="kw">unsafe</span> {
			<span class="ident">IOAPIC_ADDRESS</span> <span class="op">=</span> <span class="ident">virtualmem</span>::<span class="ident">allocate</span>(<span class="ident">BasePageSize</span>::<span class="ident">SIZE</span>).<span class="ident">unwrap</span>();
			<span class="macro">debug</span><span class="macro">!</span>(
				<span class="string">&quot;Mapping IOAPIC at {:#X} to virtual address {:#X}&quot;</span>,
				<span class="ident">defaullt_address</span>, <span class="ident">IOAPIC_ADDRESS</span>
			);

			<span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">flags</span> <span class="op">=</span> <span class="ident">PageTableEntryFlags</span>::<span class="ident">empty</span>();
			<span class="ident">flags</span>.<span class="ident">device</span>().<span class="ident">writable</span>().<span class="ident">execute_disable</span>();
			<span class="ident">paging</span>::<span class="ident">map</span>::<span class="op">&lt;</span><span class="ident">BasePageSize</span><span class="op">&gt;</span>(<span class="ident">IOAPIC_ADDRESS</span>, <span class="ident">defaullt_address</span>, <span class="number">1</span>, <span class="ident">flags</span>);
		}

		<span class="kw">return</span> <span class="prelude-val">Ok</span>(<span class="ident">PhysAddr</span>(<span class="number">0xFEE0_0000</span>));
	}

	<span class="prelude-val">Err</span>(())
}

<span class="attribute">#[<span class="ident">no_mangle</span>]</span>
<span class="kw">pub</span> <span class="kw">extern</span> <span class="string">&quot;C&quot;</span> <span class="kw">fn</span> <span class="ident">eoi</span>() {
	<span class="ident">local_apic_write</span>(<span class="ident">IA32_X2APIC_EOI</span>, <span class="ident">APIC_EOI_ACK</span>);
}

<span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">init</span>() {
	<span class="kw">let</span> <span class="ident">boxed_irq</span> <span class="op">=</span> <span class="ident">Box</span>::<span class="ident">new</span>(<span class="ident">IrqStatistics</span>::<span class="ident">new</span>());
	<span class="kw">let</span> <span class="ident">boxed_irq_raw</span> <span class="op">=</span> <span class="ident">Box</span>::<span class="ident">into_raw</span>(<span class="ident">boxed_irq</span>);
	<span class="kw">unsafe</span> {
		<span class="ident">IRQ_COUNTERS</span>.<span class="ident">insert</span>(<span class="number">0</span>, <span class="kw-2">&amp;</span>(<span class="kw-2">*</span><span class="ident">boxed_irq_raw</span>));
		<span class="ident">PERCORE</span>.<span class="ident">irq_statistics</span>.<span class="ident">set</span>(<span class="ident">boxed_irq_raw</span>);
	}

	<span class="comment">// Initialize an empty vector for the Local APIC IDs of all CPUs.</span>
	<span class="kw">unsafe</span> {
		<span class="ident">CPU_LOCAL_APIC_IDS</span> <span class="op">=</span> <span class="prelude-val">Some</span>(<span class="ident">Vec</span>::<span class="ident">new</span>());
	}

	<span class="comment">// Detect CPUs and APICs.</span>
	<span class="kw">let</span> <span class="ident">local_apic_physical_address</span> <span class="op">=</span> <span class="ident">detect_from_uhyve</span>()
		.<span class="ident">or_else</span>(<span class="op">|</span><span class="ident">_e</span><span class="op">|</span> <span class="ident">detect_from_acpi</span>())
		.<span class="ident">expect</span>(<span class="string">&quot;HermitCore requires an APIC system&quot;</span>);

	<span class="comment">// Initialize x2APIC or xAPIC, depending on what&#39;s available.</span>
	<span class="ident">init_x2apic</span>();
	<span class="kw">if</span> <span class="op">!</span><span class="ident">processor</span>::<span class="ident">supports_x2apic</span>() {
		<span class="comment">// We use the traditional xAPIC mode available on all x86-64 CPUs.</span>
		<span class="comment">// It uses a mapped page for communication.</span>
		<span class="kw">unsafe</span> {
			<span class="ident">LOCAL_APIC_ADDRESS</span> <span class="op">=</span> <span class="ident">virtualmem</span>::<span class="ident">allocate</span>(<span class="ident">BasePageSize</span>::<span class="ident">SIZE</span>).<span class="ident">unwrap</span>();
			<span class="macro">debug</span><span class="macro">!</span>(
				<span class="string">&quot;Mapping Local APIC at {:#X} to virtual address {:#X}&quot;</span>,
				<span class="ident">local_apic_physical_address</span>, <span class="ident">LOCAL_APIC_ADDRESS</span>
			);

			<span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">flags</span> <span class="op">=</span> <span class="ident">PageTableEntryFlags</span>::<span class="ident">empty</span>();
			<span class="ident">flags</span>.<span class="ident">device</span>().<span class="ident">writable</span>().<span class="ident">execute_disable</span>();
			<span class="ident">paging</span>::<span class="ident">map</span>::<span class="op">&lt;</span><span class="ident">BasePageSize</span><span class="op">&gt;</span>(<span class="ident">LOCAL_APIC_ADDRESS</span>, <span class="ident">local_apic_physical_address</span>, <span class="number">1</span>, <span class="ident">flags</span>);
		}
	}

	<span class="comment">// Set gates to ISRs for the APIC interrupts we are going to enable.</span>
	<span class="ident">idt</span>::<span class="ident">set_gate</span>(<span class="ident">TLB_FLUSH_INTERRUPT_NUMBER</span>, <span class="ident">tlb_flush_handler</span> <span class="kw">as</span> <span class="ident">usize</span>, <span class="number">0</span>);
	<span class="ident">irq</span>::<span class="ident">add_irq_name</span>((<span class="ident">TLB_FLUSH_INTERRUPT_NUMBER</span> <span class="op">-</span> <span class="number">32</span>).<span class="ident">into</span>(), <span class="string">&quot;TLB flush&quot;</span>);
	<span class="ident">idt</span>::<span class="ident">set_gate</span>(<span class="ident">ERROR_INTERRUPT_NUMBER</span>, <span class="ident">error_interrupt_handler</span> <span class="kw">as</span> <span class="ident">usize</span>, <span class="number">0</span>);
	<span class="ident">idt</span>::<span class="ident">set_gate</span>(
		<span class="ident">SPURIOUS_INTERRUPT_NUMBER</span>,
		<span class="ident">spurious_interrupt_handler</span> <span class="kw">as</span> <span class="ident">usize</span>,
		<span class="number">0</span>,
	);
	<span class="ident">idt</span>::<span class="ident">set_gate</span>(<span class="ident">WAKEUP_INTERRUPT_NUMBER</span>, <span class="ident">wakeup_handler</span> <span class="kw">as</span> <span class="ident">usize</span>, <span class="number">0</span>);
	<span class="ident">irq</span>::<span class="ident">add_irq_name</span>((<span class="ident">WAKEUP_INTERRUPT_NUMBER</span> <span class="op">-</span> <span class="number">32</span>).<span class="ident">into</span>(), <span class="string">&quot;Wakeup&quot;</span>);

	<span class="comment">// Initialize interrupt handling over APIC.</span>
	<span class="comment">// All interrupts of the PIC have already been masked, so it doesn&#39;t need to be disabled again.</span>
	<span class="ident">init_local_apic</span>();

	<span class="kw">if</span> <span class="op">!</span><span class="ident">processor</span>::<span class="ident">supports_tsc_deadline</span>() {
		<span class="comment">// We have an older APIC Timer without TSC Deadline support, which has a maximum timeout</span>
		<span class="comment">// and needs to be calibrated.</span>
		<span class="ident">calibrate_timer</span>();
	}

	<span class="comment">// init ioapic</span>
	<span class="ident">init_ioapic</span>();
}

<span class="kw">fn</span> <span class="ident">init_ioapic</span>() {
	<span class="kw">let</span> <span class="ident">max_entry</span> <span class="op">=</span> <span class="ident">ioapic_max_redirection_entry</span>() <span class="op">+</span> <span class="number">1</span>;
	<span class="macro">info</span><span class="macro">!</span>(<span class="string">&quot;IOAPIC v{} has {} entries&quot;</span>, <span class="ident">ioapic_version</span>(), <span class="ident">max_entry</span>);

	<span class="comment">// now lets turn everything else on</span>
	<span class="kw">for</span> <span class="ident">i</span> <span class="kw">in</span> <span class="number">0</span>..<span class="ident">max_entry</span> {
		<span class="kw">if</span> <span class="ident">i</span> <span class="op">!</span><span class="op">=</span> <span class="number">2</span> {
			<span class="ident">ioapic_inton</span>(<span class="ident">i</span>, <span class="number">0</span> <span class="comment">/*apic_processors[boot_processor]-&gt;id*/</span>).<span class="ident">unwrap</span>();
		} <span class="kw">else</span> {
			<span class="comment">// now, we don&#39;t longer need the IOAPIC timer and turn it off</span>
			<span class="macro">info</span><span class="macro">!</span>(<span class="string">&quot;Disable IOAPIC timer&quot;</span>);
			<span class="ident">ioapic_intoff</span>(<span class="number">2</span>, <span class="number">0</span> <span class="comment">/*apic_processors[boot_processor]-&gt;id*/</span>).<span class="ident">unwrap</span>();
		}
	}
}

<span class="kw">fn</span> <span class="ident">ioapic_inton</span>(<span class="ident">irq</span>: <span class="ident">u8</span>, <span class="ident">apicid</span>: <span class="ident">u8</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="prelude-ty">Result</span><span class="op">&lt;</span>(), ()<span class="op">&gt;</span> {
	<span class="kw">if</span> <span class="ident">irq</span> <span class="op">&gt;</span> <span class="number">24</span> {
		<span class="macro">error</span><span class="macro">!</span>(<span class="string">&quot;IOAPIC: trying to turn on irq {} which is too high\n&quot;</span>, <span class="ident">irq</span>);
		<span class="kw">return</span> <span class="prelude-val">Err</span>(());
	}

	<span class="kw">let</span> <span class="ident">off</span> <span class="op">=</span> <span class="ident">u32</span>::<span class="ident">from</span>(<span class="ident">irq</span> <span class="op">*</span> <span class="number">2</span>);
	<span class="kw">let</span> <span class="ident">ioredirect_upper</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="ident">u32</span>::<span class="ident">from</span>(<span class="ident">apicid</span>) <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">24</span>;
	<span class="kw">let</span> <span class="ident">ioredirect_lower</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="ident">u32</span>::<span class="ident">from</span>(<span class="number">0x20</span> <span class="op">+</span> <span class="ident">irq</span>);

	<span class="ident">ioapic_write</span>(<span class="ident">IOAPIC_REG_TABLE</span> <span class="op">+</span> <span class="ident">off</span>, <span class="ident">ioredirect_lower</span>);
	<span class="ident">ioapic_write</span>(<span class="ident">IOAPIC_REG_TABLE</span> <span class="op">+</span> <span class="number">1</span> <span class="op">+</span> <span class="ident">off</span>, <span class="ident">ioredirect_upper</span>);

	<span class="prelude-val">Ok</span>(())
}

<span class="kw">fn</span> <span class="ident">ioapic_intoff</span>(<span class="ident">irq</span>: <span class="ident">u32</span>, <span class="ident">apicid</span>: <span class="ident">u32</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="prelude-ty">Result</span><span class="op">&lt;</span>(), ()<span class="op">&gt;</span> {
	<span class="kw">if</span> <span class="ident">irq</span> <span class="op">&gt;</span> <span class="number">24</span> {
		<span class="macro">error</span><span class="macro">!</span>(<span class="string">&quot;IOAPIC: trying to turn off irq {} which is too high\n&quot;</span>, <span class="ident">irq</span>);
		<span class="kw">return</span> <span class="prelude-val">Err</span>(());
	}

	<span class="kw">let</span> <span class="ident">off</span> <span class="op">=</span> (<span class="ident">irq</span> <span class="op">*</span> <span class="number">2</span>) <span class="kw">as</span> <span class="ident">u32</span>;
	<span class="kw">let</span> <span class="ident">ioredirect_upper</span>: <span class="ident">u32</span> <span class="op">=</span> (<span class="ident">apicid</span> <span class="kw">as</span> <span class="ident">u32</span>) <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">24</span>;
	<span class="kw">let</span> <span class="ident">ioredirect_lower</span>: <span class="ident">u32</span> <span class="op">=</span> ((<span class="number">0x20</span> <span class="op">+</span> <span class="ident">irq</span>) <span class="kw">as</span> <span class="ident">u32</span>) <span class="op">|</span> (<span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">16</span>); <span class="comment">// turn it off (start masking)</span>

	<span class="ident">ioapic_write</span>(<span class="ident">IOAPIC_REG_TABLE</span> <span class="op">+</span> <span class="ident">off</span>, <span class="ident">ioredirect_lower</span>);
	<span class="ident">ioapic_write</span>(<span class="ident">IOAPIC_REG_TABLE</span> <span class="op">+</span> <span class="number">1</span> <span class="op">+</span> <span class="ident">off</span>, <span class="ident">ioredirect_upper</span>);

	<span class="prelude-val">Ok</span>(())
}

<span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">init_local_apic</span>() {
	<span class="comment">// Mask out all interrupts we don&#39;t need right now.</span>
	<span class="ident">local_apic_write</span>(<span class="ident">IA32_X2APIC_LVT_TIMER</span>, <span class="ident">APIC_LVT_MASK</span>);
	<span class="ident">local_apic_write</span>(<span class="ident">IA32_X2APIC_LVT_THERMAL</span>, <span class="ident">APIC_LVT_MASK</span>);
	<span class="ident">local_apic_write</span>(<span class="ident">IA32_X2APIC_LVT_PMI</span>, <span class="ident">APIC_LVT_MASK</span>);
	<span class="ident">local_apic_write</span>(<span class="ident">IA32_X2APIC_LVT_LINT0</span>, <span class="ident">APIC_LVT_MASK</span>);
	<span class="ident">local_apic_write</span>(<span class="ident">IA32_X2APIC_LVT_LINT1</span>, <span class="ident">APIC_LVT_MASK</span>);

	<span class="comment">// Set the interrupt number of the Error interrupt.</span>
	<span class="ident">local_apic_write</span>(<span class="ident">IA32_X2APIC_LVT_ERROR</span>, <span class="ident">u64</span>::<span class="ident">from</span>(<span class="ident">ERROR_INTERRUPT_NUMBER</span>));

	<span class="comment">// allow all interrupts</span>
	<span class="ident">local_apic_write</span>(<span class="ident">IA32_X2APIC_TPR</span>, <span class="number">0x00</span>);

	<span class="comment">// Finally, enable the Local APIC by setting the interrupt number for spurious interrupts</span>
	<span class="comment">// and providing the enable bit.</span>
	<span class="ident">local_apic_write</span>(
		<span class="ident">IA32_X2APIC_SIVR</span>,
		<span class="ident">APIC_SIVR_ENABLED</span> <span class="op">|</span> (<span class="ident">u64</span>::<span class="ident">from</span>(<span class="ident">SPURIOUS_INTERRUPT_NUMBER</span>)),
	);
}

<span class="kw">fn</span> <span class="ident">calibrate_timer</span>() {
	<span class="comment">// The APIC Timer is used to provide a one-shot interrupt for the tickless timer</span>
	<span class="comment">// implemented through processor::get_timer_ticks.</span>
	<span class="comment">// Therefore determine a counter value for 1 microsecond, which is the resolution</span>
	<span class="comment">// used throughout all of HermitCore. Wait 30ms for accuracy.</span>
	<span class="kw">let</span> <span class="ident">microseconds</span> <span class="op">=</span> <span class="number">30_000</span>;

	<span class="comment">// Be sure that all interrupts for calibration accuracy and initialize the counter are disabled.</span>
	<span class="comment">// Dividing the counter value by 8 still provides enough accuracy for 1 microsecond resolution,</span>
	<span class="comment">// but allows for longer timeouts than a smaller divisor.</span>
	<span class="comment">// For example, on an Intel Xeon E5-2650 v3 @ 2.30GHz, the counter is usually calibrated to</span>
	<span class="comment">// 125, which allows for timeouts of approximately 34 seconds (u32::MAX / 125).</span>

	<span class="ident">local_apic_write</span>(<span class="ident">IA32_X2APIC_DIV_CONF</span>, <span class="ident">APIC_DIV_CONF_DIVIDE_BY_8</span>);
	<span class="ident">local_apic_write</span>(<span class="ident">IA32_X2APIC_INIT_COUNT</span>, <span class="ident">u64</span>::<span class="ident">from</span>(<span class="ident">u32</span>::<span class="ident">MAX</span>));

	<span class="comment">// Wait until the calibration time has elapsed.</span>
	<span class="ident">processor</span>::<span class="ident">udelay</span>(<span class="ident">microseconds</span>);

	<span class="comment">// Save the difference of the initial value and current value as the result of the calibration</span>
	<span class="comment">// and reenable interrupts.</span>
	<span class="kw">unsafe</span> {
		<span class="ident">CALIBRATED_COUNTER_VALUE</span> <span class="op">=</span>
			(<span class="ident">u64</span>::<span class="ident">from</span>(<span class="ident">u32</span>::<span class="ident">MAX</span> <span class="op">-</span> <span class="ident">local_apic_read</span>(<span class="ident">IA32_X2APIC_CUR_COUNT</span>))) <span class="op">/</span> <span class="ident">microseconds</span>;
		<span class="macro">debug</span><span class="macro">!</span>(
			<span class="string">&quot;Calibrated APIC Timer with a counter value of {} for 1 microsecond&quot;</span>,
			<span class="ident">CALIBRATED_COUNTER_VALUE</span>
		);
	}
}

<span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">set_oneshot_timer</span>(<span class="ident">wakeup_time</span>: <span class="prelude-ty">Option</span><span class="op">&lt;</span><span class="ident">u64</span><span class="op">&gt;</span>) {
	<span class="kw">if</span> <span class="kw">let</span> <span class="prelude-val">Some</span>(<span class="ident">wt</span>) <span class="op">=</span> <span class="ident">wakeup_time</span> {
		<span class="kw">if</span> <span class="ident">processor</span>::<span class="ident">supports_tsc_deadline</span>() {
			<span class="comment">// wt is the absolute wakeup time in microseconds based on processor::get_timer_ticks.</span>
			<span class="comment">// We can simply multiply it by the processor frequency to get the absolute Time-Stamp Counter deadline</span>
			<span class="comment">// (see processor::get_timer_ticks).</span>
			<span class="kw">let</span> <span class="ident">tsc_deadline</span> <span class="op">=</span> <span class="ident">wt</span> <span class="op">*</span> (<span class="ident">u64</span>::<span class="ident">from</span>(<span class="ident">processor</span>::<span class="ident">get_frequency</span>()));

			<span class="comment">// Enable the APIC Timer in TSC-Deadline Mode and let it start by writing to the respective MSR.</span>
			<span class="ident">local_apic_write</span>(
				<span class="ident">IA32_X2APIC_LVT_TIMER</span>,
				<span class="ident">APIC_LVT_TIMER_TSC_DEADLINE</span> <span class="op">|</span> <span class="ident">u64</span>::<span class="ident">from</span>(<span class="ident">TIMER_INTERRUPT_NUMBER</span>),
			);
			<span class="kw">unsafe</span> {
				<span class="ident">wrmsr</span>(<span class="ident">IA32_TSC_DEADLINE</span>, <span class="ident">tsc_deadline</span>);
			}
		} <span class="kw">else</span> {
			<span class="comment">// Calculate the relative timeout from the absolute wakeup time.</span>
			<span class="comment">// Maintain a minimum value of one tick, otherwise the timer interrupt does not fire at all.</span>
			<span class="comment">// The Timer Counter Register is also a 32-bit register, which we must not overflow for longer timeouts.</span>
			<span class="kw">let</span> <span class="ident">current_time</span> <span class="op">=</span> <span class="ident">processor</span>::<span class="ident">get_timer_ticks</span>();
			<span class="kw">let</span> <span class="ident">ticks</span> <span class="op">=</span> <span class="kw">if</span> <span class="ident">wt</span> <span class="op">&gt;</span> <span class="ident">current_time</span> {
				<span class="ident">wt</span> <span class="op">-</span> <span class="ident">current_time</span>
			} <span class="kw">else</span> {
				<span class="number">1</span>
			};
			<span class="kw">let</span> <span class="ident">init_count</span> <span class="op">=</span> <span class="ident">cmp</span>::<span class="ident">min</span>(
				<span class="kw">unsafe</span> { <span class="ident">CALIBRATED_COUNTER_VALUE</span> } <span class="op">*</span> <span class="ident">ticks</span>,
				<span class="ident">u64</span>::<span class="ident">from</span>(<span class="ident">u32</span>::<span class="ident">MAX</span>),
			);

			<span class="comment">// Enable the APIC Timer in One-Shot Mode and let it start by setting the initial counter value.</span>
			<span class="ident">local_apic_write</span>(<span class="ident">IA32_X2APIC_LVT_TIMER</span>, <span class="ident">u64</span>::<span class="ident">from</span>(<span class="ident">TIMER_INTERRUPT_NUMBER</span>));
			<span class="ident">local_apic_write</span>(<span class="ident">IA32_X2APIC_INIT_COUNT</span>, <span class="ident">init_count</span>);
		}
	} <span class="kw">else</span> {
		<span class="comment">// Disable the APIC Timer.</span>
		<span class="ident">local_apic_write</span>(<span class="ident">IA32_X2APIC_LVT_TIMER</span>, <span class="ident">APIC_LVT_MASK</span>);
	}
}

<span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">init_x2apic</span>() {
	<span class="kw">if</span> <span class="ident">processor</span>::<span class="ident">supports_x2apic</span>() {
		<span class="macro">debug</span><span class="macro">!</span>(<span class="string">&quot;Enable x2APIC support&quot;</span>);
		<span class="comment">// The CPU supports the modern x2APIC mode, which uses MSRs for communication.</span>
		<span class="comment">// Enable it.</span>
		<span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">apic_base</span> <span class="op">=</span> <span class="kw">unsafe</span> { <span class="ident">rdmsr</span>(<span class="ident">IA32_APIC_BASE</span>) };
		<span class="ident">apic_base</span> <span class="op">|</span><span class="op">=</span> <span class="ident">X2APIC_ENABLE</span>;
		<span class="kw">unsafe</span> {
			<span class="ident">wrmsr</span>(<span class="ident">IA32_APIC_BASE</span>, <span class="ident">apic_base</span>);
		}
	}
}

<span class="doccomment">/// Initialize the required entry.asm variables for the next CPU to be booted.</span>
<span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">init_next_processor_variables</span>(<span class="ident">core_id</span>: <span class="ident">CoreId</span>) {
	<span class="comment">// Allocate stack and PerCoreVariables structure for the CPU and pass the addresses.</span>
	<span class="comment">// Keep the stack executable to possibly support dynamically generated code on the stack (see https://security.stackexchange.com/a/47825).</span>
	<span class="kw">let</span> <span class="ident">stack</span> <span class="op">=</span> <span class="ident">mm</span>::<span class="ident">allocate</span>(<span class="ident">KERNEL_STACK_SIZE</span>, <span class="bool-val">true</span>);
	<span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">boxed_percore</span> <span class="op">=</span> <span class="ident">Box</span>::<span class="ident">new</span>(<span class="ident">CachePadded</span>::<span class="ident">new</span>(<span class="ident">PerCoreInnerVariables</span>::<span class="ident">new</span>(<span class="ident">core_id</span>)));
	<span class="kw">let</span> <span class="ident">boxed_irq</span> <span class="op">=</span> <span class="ident">Box</span>::<span class="ident">new</span>(<span class="ident">IrqStatistics</span>::<span class="ident">new</span>());
	<span class="kw">let</span> <span class="ident">boxed_irq_raw</span> <span class="op">=</span> <span class="ident">Box</span>::<span class="ident">into_raw</span>(<span class="ident">boxed_irq</span>);

	<span class="kw">unsafe</span> {
		<span class="ident">IRQ_COUNTERS</span>.<span class="ident">insert</span>(<span class="ident">core_id</span>, <span class="kw-2">&amp;</span>(<span class="kw-2">*</span><span class="ident">boxed_irq_raw</span>));
		<span class="ident">boxed_percore</span>.<span class="ident">irq_statistics</span> <span class="op">=</span> <span class="ident">PerCoreVariable</span>::<span class="ident">new</span>(<span class="ident">boxed_irq_raw</span>);

		<span class="ident">core</span>::<span class="ident">ptr</span>::<span class="ident">write_volatile</span>(<span class="kw-2">&amp;</span><span class="kw-2">mut</span> (<span class="kw-2">*</span><span class="ident">BOOT_INFO</span>).<span class="ident">current_stack_address</span>, <span class="ident">stack</span>.<span class="ident">as_u64</span>());
		<span class="ident">core</span>::<span class="ident">ptr</span>::<span class="ident">write_volatile</span>(
			<span class="kw-2">&amp;</span><span class="kw-2">mut</span> (<span class="kw-2">*</span><span class="ident">BOOT_INFO</span>).<span class="ident">current_percore_address</span>,
			<span class="ident">Box</span>::<span class="ident">into_raw</span>(<span class="ident">boxed_percore</span>) <span class="kw">as</span> <span class="ident">u64</span>,
		);

		<span class="macro">trace</span><span class="macro">!</span>(
			<span class="string">&quot;Initialize per core data at 0x{:x} (size {} bytes)&quot;</span>,
			<span class="ident">core</span>::<span class="ident">ptr</span>::<span class="ident">read_volatile</span>(<span class="kw-2">&amp;</span>(<span class="kw-2">*</span><span class="ident">BOOT_INFO</span>).<span class="ident">current_percore_address</span>),
			<span class="ident">mem</span>::<span class="ident">size_of</span>::<span class="op">&lt;</span><span class="ident">PerCoreVariables</span><span class="op">&gt;</span>()
		);
	}
}

<span class="kw">extern</span> <span class="string">&quot;C&quot;</span> {
	<span class="kw">fn</span> <span class="ident">_start</span>();
}

<span class="doccomment">/// Boot all Application Processors</span>
<span class="doccomment">/// This algorithm is derived from Intel MultiProcessor Specification 1.4, B.4, but testing has shown</span>
<span class="doccomment">/// that a second STARTUP IPI and setting the BIOS Reset Vector are no longer necessary.</span>
<span class="doccomment">/// This is partly confirmed by https://wiki.osdev.org/Symmetric_Multiprocessing</span>
<span class="attribute">#[<span class="ident">cfg</span>(<span class="ident">target_os</span> <span class="op">=</span> <span class="string">&quot;hermit&quot;</span>)]</span>
<span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">boot_application_processors</span>() {
	<span class="comment">// We shouldn&#39;t have any problems fitting the boot code into a single page, but let&#39;s better be sure.</span>
	<span class="macro">assert</span><span class="macro">!</span>(
		<span class="ident">SMP_BOOT_CODE</span>.<span class="ident">len</span>() <span class="op">&lt;</span> <span class="ident">BasePageSize</span>::<span class="ident">SIZE</span>,
		<span class="string">&quot;SMP Boot Code is larger than a page&quot;</span>
	);
	<span class="macro">debug</span><span class="macro">!</span>(<span class="string">&quot;SMP boot code is {} bytes long&quot;</span>, <span class="ident">SMP_BOOT_CODE</span>.<span class="ident">len</span>());

	<span class="comment">// Identity-map the boot code page and copy over the code.</span>
	<span class="macro">debug</span><span class="macro">!</span>(
		<span class="string">&quot;Mapping SMP boot code to physical and virtual address {:#X}&quot;</span>,
		<span class="ident">SMP_BOOT_CODE_ADDRESS</span>
	);
	<span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">flags</span> <span class="op">=</span> <span class="ident">PageTableEntryFlags</span>::<span class="ident">empty</span>();
	<span class="ident">flags</span>.<span class="ident">normal</span>().<span class="ident">writable</span>();
	<span class="ident">paging</span>::<span class="ident">map</span>::<span class="op">&lt;</span><span class="ident">BasePageSize</span><span class="op">&gt;</span>(
		<span class="ident">SMP_BOOT_CODE_ADDRESS</span>,
		<span class="ident">PhysAddr</span>(<span class="ident">SMP_BOOT_CODE_ADDRESS</span>.<span class="ident">as_u64</span>()),
		<span class="number">1</span>,
		<span class="ident">flags</span>,
	);
	<span class="kw">unsafe</span> {
		<span class="ident">ptr</span>::<span class="ident">copy_nonoverlapping</span>(
			<span class="kw-2">&amp;</span><span class="ident">SMP_BOOT_CODE</span> <span class="kw">as</span> <span class="kw-2">*</span><span class="kw">const</span> <span class="ident">u8</span>,
			<span class="ident">SMP_BOOT_CODE_ADDRESS</span>.<span class="ident">as_mut_ptr</span>(),
			<span class="ident">SMP_BOOT_CODE</span>.<span class="ident">len</span>(),
		);
	}

	<span class="kw">unsafe</span> {
		<span class="comment">// Pass the PML4 page table address to the boot code.</span>
		<span class="kw-2">*</span>((<span class="ident">SMP_BOOT_CODE_ADDRESS</span> <span class="op">+</span> <span class="ident">SMP_BOOT_CODE_OFFSET_PML4</span>).<span class="ident">as_mut_ptr</span>::<span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>()) <span class="op">=</span>
			<span class="ident">cr3</span>().<span class="ident">try_into</span>().<span class="ident">unwrap</span>();
		<span class="comment">// Set entry point</span>
		<span class="macro">debug</span><span class="macro">!</span>(
			<span class="string">&quot;Set entry point for application processor to 0x{:x}&quot;</span>,
			<span class="ident">_start</span> <span class="kw">as</span> <span class="ident">u64</span>
		);
		<span class="kw-2">*</span>((<span class="ident">SMP_BOOT_CODE_ADDRESS</span> <span class="op">+</span> <span class="ident">SMP_BOOT_CODE_OFFSET_ENTRY</span>).<span class="ident">as_mut_ptr</span>()) <span class="op">=</span> <span class="ident">_start</span> <span class="kw">as</span> <span class="ident">u64</span>;
		<span class="kw-2">*</span>((<span class="ident">SMP_BOOT_CODE_ADDRESS</span> <span class="op">+</span> <span class="ident">SMP_BOOT_CODE_OFFSET_BOOTINFO</span>).<span class="ident">as_mut_ptr</span>()) <span class="op">=</span> <span class="ident">BOOT_INFO</span> <span class="kw">as</span> <span class="ident">u64</span>;
	}

	<span class="comment">// Now wake up each application processor.</span>
	<span class="kw">let</span> <span class="ident">apic_ids</span> <span class="op">=</span> <span class="kw">unsafe</span> { <span class="ident">CPU_LOCAL_APIC_IDS</span>.<span class="ident">as_ref</span>().<span class="ident">unwrap</span>() };
	<span class="kw">let</span> <span class="ident">core_id</span> <span class="op">=</span> <span class="ident">core_id</span>();

	<span class="kw">for</span> <span class="ident">core_id_to_boot</span> <span class="kw">in</span> <span class="number">0</span>..<span class="ident">apic_ids</span>.<span class="ident">len</span>() {
		<span class="kw">if</span> <span class="ident">core_id_to_boot</span> <span class="op">!</span><span class="op">=</span> <span class="ident">core_id</span>.<span class="ident">try_into</span>().<span class="ident">unwrap</span>() {
			<span class="kw">let</span> <span class="ident">apic_id</span> <span class="op">=</span> <span class="ident">apic_ids</span>[<span class="ident">core_id_to_boot</span>];
			<span class="kw">let</span> <span class="ident">destination</span> <span class="op">=</span> <span class="ident">u64</span>::<span class="ident">from</span>(<span class="ident">apic_id</span>) <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">32</span>;

			<span class="macro">debug</span><span class="macro">!</span>(
				<span class="string">&quot;Waking up CPU {} with Local APIC ID {}&quot;</span>,
				<span class="ident">core_id_to_boot</span>, <span class="ident">apic_id</span>
			);
			<span class="ident">init_next_processor_variables</span>(<span class="ident">core_id_to_boot</span>.<span class="ident">try_into</span>().<span class="ident">unwrap</span>());

			<span class="comment">// Save the current number of initialized CPUs.</span>
			<span class="kw">let</span> <span class="ident">current_processor_count</span> <span class="op">=</span> <span class="ident">arch</span>::<span class="ident">get_processor_count</span>();

			<span class="comment">// Send an INIT IPI.</span>
			<span class="ident">local_apic_write</span>(
				<span class="ident">IA32_X2APIC_ICR</span>,
				<span class="ident">destination</span>
					<span class="op">|</span> <span class="ident">APIC_ICR_LEVEL_TRIGGERED</span>
					<span class="op">|</span> <span class="ident">APIC_ICR_LEVEL_ASSERT</span>
					<span class="op">|</span> <span class="ident">APIC_ICR_DELIVERY_MODE_INIT</span>,
			);
			<span class="ident">processor</span>::<span class="ident">udelay</span>(<span class="number">200</span>);

			<span class="ident">local_apic_write</span>(
				<span class="ident">IA32_X2APIC_ICR</span>,
				<span class="ident">destination</span> <span class="op">|</span> <span class="ident">APIC_ICR_LEVEL_TRIGGERED</span> <span class="op">|</span> <span class="ident">APIC_ICR_DELIVERY_MODE_INIT</span>,
			);
			<span class="ident">processor</span>::<span class="ident">udelay</span>(<span class="number">10000</span>);

			<span class="comment">// Send a STARTUP IPI.</span>
			<span class="ident">local_apic_write</span>(
				<span class="ident">IA32_X2APIC_ICR</span>,
				<span class="ident">destination</span>
					<span class="op">|</span> <span class="ident">APIC_ICR_DELIVERY_MODE_STARTUP</span>
					<span class="op">|</span> ((<span class="ident">SMP_BOOT_CODE_ADDRESS</span>.<span class="ident">as_u64</span>()) <span class="op">&gt;</span><span class="op">&gt;</span> <span class="number">12</span>),
			);
			<span class="macro">debug</span><span class="macro">!</span>(<span class="string">&quot;Waiting for it to respond&quot;</span>);

			<span class="comment">// Wait until the application processor has finished initializing.</span>
			<span class="comment">// It will indicate this by counting up cpu_online.</span>
			<span class="kw">while</span> <span class="ident">current_processor_count</span> <span class="op">=</span><span class="op">=</span> <span class="ident">arch</span>::<span class="ident">get_processor_count</span>() {
				<span class="ident">processor</span>::<span class="ident">udelay</span>(<span class="number">1000</span>);
			}
		}
	}
}

<span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">ipi_tlb_flush</span>() {
	<span class="kw">if</span> <span class="ident">arch</span>::<span class="ident">get_processor_count</span>() <span class="op">&gt;</span> <span class="number">1</span> {
		<span class="kw">let</span> <span class="ident">apic_ids</span> <span class="op">=</span> <span class="kw">unsafe</span> { <span class="ident">CPU_LOCAL_APIC_IDS</span>.<span class="ident">as_ref</span>().<span class="ident">unwrap</span>() };
		<span class="kw">let</span> <span class="ident">core_id</span> <span class="op">=</span> <span class="ident">core_id</span>();

		<span class="comment">// Ensure that all memory operations have completed before issuing a TLB flush.</span>
		<span class="kw">unsafe</span> {
			<span class="macro">llvm_asm</span><span class="macro">!</span>(<span class="string">&quot;mfence&quot;</span> ::: <span class="string">&quot;memory&quot;</span> : <span class="string">&quot;volatile&quot;</span>);
		}

		<span class="comment">// Send an IPI with our TLB Flush interrupt number to all other CPUs.</span>
		<span class="kw">for</span> <span class="ident">core_id_to_interrupt</span> <span class="kw">in</span> <span class="number">0</span>..<span class="ident">apic_ids</span>.<span class="ident">len</span>() {
			<span class="kw">if</span> <span class="ident">core_id_to_interrupt</span> <span class="op">!</span><span class="op">=</span> <span class="ident">core_id</span>.<span class="ident">try_into</span>().<span class="ident">unwrap</span>() {
				<span class="kw">let</span> <span class="ident">local_apic_id</span> <span class="op">=</span> <span class="ident">apic_ids</span>[<span class="ident">core_id_to_interrupt</span>];
				<span class="kw">let</span> <span class="ident">destination</span> <span class="op">=</span> <span class="ident">u64</span>::<span class="ident">from</span>(<span class="ident">local_apic_id</span>) <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">32</span>;
				<span class="ident">local_apic_write</span>(
					<span class="ident">IA32_X2APIC_ICR</span>,
					<span class="ident">destination</span>
						<span class="op">|</span> <span class="ident">APIC_ICR_LEVEL_ASSERT</span> <span class="op">|</span> <span class="ident">APIC_ICR_DELIVERY_MODE_FIXED</span>
						<span class="op">|</span> <span class="ident">u64</span>::<span class="ident">from</span>(<span class="ident">TLB_FLUSH_INTERRUPT_NUMBER</span>),
				);
			}
		}
	}
}

<span class="doccomment">/// Send an inter-processor interrupt to wake up a CPU Core that is in a HALT state.</span>
<span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">wakeup_core</span>(<span class="ident">core_id_to_wakeup</span>: <span class="ident">CoreId</span>) {
	<span class="kw">if</span> <span class="ident">core_id_to_wakeup</span> <span class="op">!</span><span class="op">=</span> <span class="ident">core_id</span>() {
		<span class="kw">let</span> <span class="ident">apic_ids</span> <span class="op">=</span> <span class="kw">unsafe</span> { <span class="ident">CPU_LOCAL_APIC_IDS</span>.<span class="ident">as_ref</span>().<span class="ident">unwrap</span>() };
		<span class="kw">let</span> <span class="ident">local_apic_id</span> <span class="op">=</span> <span class="ident">apic_ids</span>[<span class="ident">core_id_to_wakeup</span> <span class="kw">as</span> <span class="ident">usize</span>];
		<span class="kw">let</span> <span class="ident">destination</span> <span class="op">=</span> <span class="ident">u64</span>::<span class="ident">from</span>(<span class="ident">local_apic_id</span>) <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">32</span>;
		<span class="ident">local_apic_write</span>(
			<span class="ident">IA32_X2APIC_ICR</span>,
			<span class="ident">destination</span>
				<span class="op">|</span> <span class="ident">APIC_ICR_LEVEL_ASSERT</span>
				<span class="op">|</span> <span class="ident">APIC_ICR_DELIVERY_MODE_FIXED</span>
				<span class="op">|</span> <span class="ident">u64</span>::<span class="ident">from</span>(<span class="ident">WAKEUP_INTERRUPT_NUMBER</span>),
		);
	}
}

<span class="doccomment">/// Translate the x2APIC MSR into an xAPIC memory address.</span>
<span class="attribute">#[<span class="ident">inline</span>]</span>
<span class="kw">fn</span> <span class="ident">translate_x2apic_msr_to_xapic_address</span>(<span class="ident">x2apic_msr</span>: <span class="ident">u32</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">VirtAddr</span> {
	<span class="kw">unsafe</span> { <span class="ident">LOCAL_APIC_ADDRESS</span> <span class="op">+</span> ((<span class="ident">x2apic_msr</span> <span class="kw">as</span> <span class="ident">u64</span> <span class="op">&amp;</span> <span class="number">0xFF</span>) <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">4</span>) }
}

<span class="kw">fn</span> <span class="ident">local_apic_read</span>(<span class="ident">x2apic_msr</span>: <span class="ident">u32</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">u32</span> {
	<span class="kw">if</span> <span class="ident">processor</span>::<span class="ident">supports_x2apic</span>() {
		<span class="comment">// x2APIC is simple, we can just read from the given MSR.</span>
		<span class="kw">unsafe</span> { <span class="ident">rdmsr</span>(<span class="ident">x2apic_msr</span>) <span class="kw">as</span> <span class="ident">u32</span> }
	} <span class="kw">else</span> {
		<span class="kw">unsafe</span> { <span class="kw-2">*</span>(<span class="ident">translate_x2apic_msr_to_xapic_address</span>(<span class="ident">x2apic_msr</span>).<span class="ident">as_ptr</span>::<span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>()) }
	}
}

<span class="kw">fn</span> <span class="ident">ioapic_write</span>(<span class="ident">reg</span>: <span class="ident">u32</span>, <span class="ident">value</span>: <span class="ident">u32</span>) {
	<span class="kw">unsafe</span> {
		<span class="ident">core</span>::<span class="ident">ptr</span>::<span class="ident">write_volatile</span>(<span class="ident">IOAPIC_ADDRESS</span>.<span class="ident">as_mut_ptr</span>::<span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>(), <span class="ident">reg</span>);
		<span class="ident">core</span>::<span class="ident">ptr</span>::<span class="ident">write_volatile</span>(
			(<span class="ident">IOAPIC_ADDRESS</span> <span class="op">+</span> <span class="number">4</span> <span class="op">*</span> <span class="ident">mem</span>::<span class="ident">size_of</span>::<span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>()).<span class="ident">as_mut_ptr</span>::<span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>(),
			<span class="ident">value</span>,
		);
	}
}

<span class="kw">fn</span> <span class="ident">ioapic_read</span>(<span class="ident">reg</span>: <span class="ident">u32</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">u32</span> {
	<span class="kw">let</span> <span class="ident">value</span>;

	<span class="kw">unsafe</span> {
		<span class="ident">core</span>::<span class="ident">ptr</span>::<span class="ident">write_volatile</span>(<span class="ident">IOAPIC_ADDRESS</span>.<span class="ident">as_mut_ptr</span>::<span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>(), <span class="ident">reg</span>);
		<span class="ident">value</span> <span class="op">=</span>
			<span class="ident">core</span>::<span class="ident">ptr</span>::<span class="ident">read_volatile</span>((<span class="ident">IOAPIC_ADDRESS</span> <span class="op">+</span> <span class="number">4</span> <span class="op">*</span> <span class="ident">mem</span>::<span class="ident">size_of</span>::<span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>()).<span class="ident">as_ptr</span>::<span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>());
	}

	<span class="ident">value</span>
}

<span class="kw">fn</span> <span class="ident">ioapic_version</span>() <span class="op">-</span><span class="op">&gt;</span> <span class="ident">u32</span> {
	<span class="ident">ioapic_read</span>(<span class="ident">IOAPIC_REG_VER</span>) <span class="op">&amp;</span> <span class="number">0xFF</span>
}

<span class="kw">fn</span> <span class="ident">ioapic_max_redirection_entry</span>() <span class="op">-</span><span class="op">&gt;</span> <span class="ident">u8</span> {
	((<span class="ident">ioapic_read</span>(<span class="ident">IOAPIC_REG_VER</span>) <span class="op">&gt;</span><span class="op">&gt;</span> <span class="number">16</span>) <span class="op">&amp;</span> <span class="number">0xFF</span>) <span class="kw">as</span> <span class="ident">u8</span>
}

<span class="kw">fn</span> <span class="ident">local_apic_write</span>(<span class="ident">x2apic_msr</span>: <span class="ident">u32</span>, <span class="ident">value</span>: <span class="ident">u64</span>) {
	<span class="kw">if</span> <span class="ident">processor</span>::<span class="ident">supports_x2apic</span>() {
		<span class="comment">// x2APIC is simple, we can just write the given value to the given MSR.</span>
		<span class="kw">unsafe</span> {
			<span class="ident">wrmsr</span>(<span class="ident">x2apic_msr</span>, <span class="ident">value</span>);
		}
	} <span class="kw">else</span> {
		<span class="kw">if</span> <span class="ident">x2apic_msr</span> <span class="op">=</span><span class="op">=</span> <span class="ident">IA32_X2APIC_ICR</span> {
			<span class="comment">// Instead of a single 64-bit ICR register, xAPIC has two 32-bit registers (ICR1 and ICR2).</span>
			<span class="comment">// There is a gap between them and the destination field in ICR2 is also 8 bits instead of 32 bits.</span>
			<span class="kw">let</span> <span class="ident">destination</span> <span class="op">=</span> ((<span class="ident">value</span> <span class="op">&gt;</span><span class="op">&gt;</span> <span class="number">8</span>) <span class="op">&amp;</span> <span class="number">0xFF00_0000</span>) <span class="kw">as</span> <span class="ident">u32</span>;
			<span class="kw">let</span> <span class="ident">icr2</span> <span class="op">=</span> <span class="kw">unsafe</span> { <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="kw-2">*</span>((<span class="ident">LOCAL_APIC_ADDRESS</span> <span class="op">+</span> <span class="ident">APIC_ICR2</span>).<span class="ident">as_mut_ptr</span>::<span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>()) };
			<span class="kw-2">*</span><span class="ident">icr2</span> <span class="op">=</span> <span class="ident">destination</span>;

			<span class="comment">// The remaining data without the destination will now be written into ICR1.</span>
		}

		<span class="comment">// Write the value.</span>
		<span class="kw">let</span> <span class="ident">value_ref</span> <span class="op">=</span> <span class="kw">unsafe</span> {
			<span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="kw-2">*</span>(<span class="ident">translate_x2apic_msr_to_xapic_address</span>(<span class="ident">x2apic_msr</span>).<span class="ident">as_mut_ptr</span>::<span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>())
		};
		<span class="kw-2">*</span><span class="ident">value_ref</span> <span class="op">=</span> <span class="ident">value</span> <span class="kw">as</span> <span class="ident">u32</span>;

		<span class="kw">if</span> <span class="ident">x2apic_msr</span> <span class="op">=</span><span class="op">=</span> <span class="ident">IA32_X2APIC_ICR</span> {
			<span class="comment">// The ICR1 register in xAPIC mode also has a Delivery Status bit that must be checked.</span>
			<span class="comment">// Wait until the CPU clears it.</span>
			<span class="comment">// This bit does not exist in x2APIC mode (cf. Intel Vol. 3A, 10.12.9).</span>
			<span class="kw">while</span> (<span class="kw">unsafe</span> { <span class="ident">core</span>::<span class="ident">ptr</span>::<span class="ident">read_volatile</span>(<span class="ident">value_ref</span>) }
				<span class="op">&amp;</span> <span class="ident">APIC_ICR_DELIVERY_STATUS_PENDING</span>)
				<span class="op">&gt;</span> <span class="number">0</span>
			{
				<span class="ident">spin_loop_hint</span>();
			}
		}
	}
}

<span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">print_information</span>() {
	<span class="macro">infoheader</span><span class="macro">!</span>(<span class="string">&quot; MULTIPROCESSOR INFORMATION &quot;</span>);
	<span class="macro">infoentry</span><span class="macro">!</span>(
		<span class="string">&quot;APIC in use&quot;</span>,
		<span class="kw">if</span> <span class="ident">processor</span>::<span class="ident">supports_x2apic</span>() {
			<span class="string">&quot;x2APIC&quot;</span>
		} <span class="kw">else</span> {
			<span class="string">&quot;xAPIC&quot;</span>
		}
	);
	<span class="macro">infoentry</span><span class="macro">!</span>(<span class="string">&quot;Initialized CPUs&quot;</span>, <span class="ident">arch</span>::<span class="ident">get_processor_count</span>());
	<span class="macro">infofooter</span><span class="macro">!</span>();
}
</pre></div>
</section><section id="search" class="content hidden"></section><section class="footer"></section><script>window.rootPath = "../../../../../";window.currentCrate = "hermit";</script><script src="../../../../../main.js"></script><script src="../../../../../source-script.js"></script><script src="../../../../../source-files.js"></script><script defer src="../../../../../search-index.js"></script></body></html>