#-----------------------------------------------------------
# Vivado v2018.2.1 (64-bit)
# SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
# IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
# Start of session at: Mon Dec  2 09:18:55 2019
# Process ID: 7464
# Current directory: N:/ECE540/540FinalProject
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8744 N:\ECE540\540FinalProject\ece_540_project_4_v1.xpr
# Log file: N:/ECE540/540FinalProject/vivado.log
# Journal file: N:/ECE540/540FinalProject\vivado.jou
#-----------------------------------------------------------
start_gui
open_project N:/ECE540/540FinalProject/ece_540_project_4_v1.xpr
update_compile_order -fileset sources_1
add_files -norecurse {//thoth.cecs.pdx.edu/Home06/mescue/ECE540/540FinalProject/Scoreboard/scoreboard.sv //thoth.cecs.pdx.edu/Home06/mescue/ECE540/540FinalProject/Worldselect/worldselect.v}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files N:/ECE540/540FinalProject/ece_540_project_4_v1.srcs/sources_1/imports/bupbup/Downloads/proj2_release_f19/hdl_part1/world_maps_part1/world_map.v] -no_script -reset -force -quiet
remove_files  N:/ECE540/540FinalProject/ece_540_project_4_v1.srcs/sources_1/imports/bupbup/Downloads/proj2_release_f19/hdl_part1/world_maps_part1/world_map.v
export_ip_user_files -of_objects  [get_files N:/ECE540/540FinalProject/ece_540_project_4_v1.srcs/sources_1/imports/bupbup/ece_540_project_4/ece_540_project_2.srcs/sources_1/imports/world_maps_part1/world_map.v] -no_script -reset -force -quiet
remove_files  N:/ECE540/540FinalProject/ece_540_project_4_v1.srcs/sources_1/imports/bupbup/ece_540_project_4/ece_540_project_2.srcs/sources_1/imports/world_maps_part1/world_map.v
set_property -dict [list CONFIG.Enable_A {Use_ENA_Pin} CONFIG.Enable_B {Use_ENB_Pin}] [get_ips world_map]
generate_target all [get_files  N:/ECE540/540FinalProject/ece_540_project_4_v1.srcs/sources_1/ip/world_map/world_map.xci]
catch { config_ip_cache -export [get_ips -all world_map] }
export_ip_user_files -of_objects [get_files N:/ECE540/540FinalProject/ece_540_project_4_v1.srcs/sources_1/ip/world_map/world_map.xci] -no_script -sync -force -quiet
reset_run world_map_synth_1
launch_runs -jobs 2 world_map_synth_1
export_simulation -of_objects [get_files N:/ECE540/540FinalProject/ece_540_project_4_v1.srcs/sources_1/ip/world_map/world_map.xci] -directory N:/ECE540/ece_540_project_4/ece_540_project_2.ip_user_files/sim_scripts -ip_user_files_dir N:/ECE540/ece_540_project_4/ece_540_project_2.ip_user_files -ipstatic_source_dir N:/ECE540/ece_540_project_4/ece_540_project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=N:/ECE540/540FinalProject/ece_540_project_4_v1.cache/compile_simlib/modelsim} {questa=N:/ECE540/540FinalProject/ece_540_project_4_v1.cache/compile_simlib/questa} {riviera=N:/ECE540/540FinalProject/ece_540_project_4_v1.cache/compile_simlib/riviera} {activehdl=N:/ECE540/540FinalProject/ece_540_project_4_v1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0 -dir n:/ECE540/540FinalProject/ece_540_project_4_v1.srcs/sources_1/ip
set_property -dict [list CONFIG.Memory_Type {Dual_Port_ROM} CONFIG.Write_Width_A {2} CONFIG.Write_Depth_A {16384} CONFIG.Read_Width_A {2} CONFIG.Write_Width_B {2} CONFIG.Read_Width_B {2} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Load_Init_File {true} CONFIG.Coe_File {N:/ECE540/540FinalProject/coe/map1.coe} CONFIG.Port_A_Write_Rate {0} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files n:/ECE540/540FinalProject/ece_540_project_4_v1.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci]
generate_target all [get_files  n:/ECE540/540FinalProject/ece_540_project_4_v1.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files n:/ECE540/540FinalProject/ece_540_project_4_v1.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] n:/ECE540/540FinalProject/ece_540_project_4_v1.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci]
launch_runs -jobs 2 blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files n:/ECE540/540FinalProject/ece_540_project_4_v1.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci] -directory N:/ECE540/ece_540_project_4/ece_540_project_2.ip_user_files/sim_scripts -ip_user_files_dir N:/ECE540/ece_540_project_4/ece_540_project_2.ip_user_files -ipstatic_source_dir N:/ECE540/ece_540_project_4/ece_540_project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=N:/ECE540/540FinalProject/ece_540_project_4_v1.cache/compile_simlib/modelsim} {questa=N:/ECE540/540FinalProject/ece_540_project_4_v1.cache/compile_simlib/questa} {riviera=N:/ECE540/540FinalProject/ece_540_project_4_v1.cache/compile_simlib/riviera} {activehdl=N:/ECE540/540FinalProject/ece_540_project_4_v1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files n:/ECE540/540FinalProject/ece_540_project_4_v1.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  -fileset blk_mem_gen_0 n:/ECE540/540FinalProject/ece_540_project_4_v1.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name map1 -dir n:/ECE540/540FinalProject/ece_540_project_4_v1.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {map1} CONFIG.Memory_Type {Dual_Port_ROM} CONFIG.Write_Width_A {2} CONFIG.Write_Depth_A {16384} CONFIG.Read_Width_A {2} CONFIG.Write_Width_B {2} CONFIG.Read_Width_B {2} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Load_Init_File {true} CONFIG.Coe_File {N:/ECE540/540FinalProject/coe/map1.coe} CONFIG.Port_A_Write_Rate {0} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips map1]
generate_target {instantiation_template} [get_files n:/ECE540/540FinalProject/ece_540_project_4_v1.srcs/sources_1/ip/map1/map1.xci]
generate_target all [get_files  n:/ECE540/540FinalProject/ece_540_project_4_v1.srcs/sources_1/ip/map1/map1.xci]
catch { config_ip_cache -export [get_ips -all map1] }
export_ip_user_files -of_objects [get_files n:/ECE540/540FinalProject/ece_540_project_4_v1.srcs/sources_1/ip/map1/map1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] n:/ECE540/540FinalProject/ece_540_project_4_v1.srcs/sources_1/ip/map1/map1.xci]
launch_runs -jobs 2 map1_synth_1
export_simulation -of_objects [get_files n:/ECE540/540FinalProject/ece_540_project_4_v1.srcs/sources_1/ip/map1/map1.xci] -directory N:/ECE540/ece_540_project_4/ece_540_project_2.ip_user_files/sim_scripts -ip_user_files_dir N:/ECE540/ece_540_project_4/ece_540_project_2.ip_user_files -ipstatic_source_dir N:/ECE540/ece_540_project_4/ece_540_project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=N:/ECE540/540FinalProject/ece_540_project_4_v1.cache/compile_simlib/modelsim} {questa=N:/ECE540/540FinalProject/ece_540_project_4_v1.cache/compile_simlib/questa} {riviera=N:/ECE540/540FinalProject/ece_540_project_4_v1.cache/compile_simlib/riviera} {activehdl=N:/ECE540/540FinalProject/ece_540_project_4_v1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name map2 -dir n:/ECE540/540FinalProject/ece_540_project_4_v1.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {map2} CONFIG.Memory_Type {Dual_Port_ROM} CONFIG.Write_Width_A {2} CONFIG.Write_Depth_A {16384} CONFIG.Read_Width_A {2} CONFIG.Write_Width_B {2} CONFIG.Read_Width_B {2} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Load_Init_File {true} CONFIG.Coe_File {N:/ECE540/540FinalProject/coe/map2.coe} CONFIG.Port_A_Write_Rate {0} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips map2]
generate_target {instantiation_template} [get_files n:/ECE540/540FinalProject/ece_540_project_4_v1.srcs/sources_1/ip/map2/map2.xci]
generate_target all [get_files  n:/ECE540/540FinalProject/ece_540_project_4_v1.srcs/sources_1/ip/map2/map2.xci]
catch { config_ip_cache -export [get_ips -all map2] }
export_ip_user_files -of_objects [get_files n:/ECE540/540FinalProject/ece_540_project_4_v1.srcs/sources_1/ip/map2/map2.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] n:/ECE540/540FinalProject/ece_540_project_4_v1.srcs/sources_1/ip/map2/map2.xci]
launch_runs -jobs 2 map2_synth_1
export_simulation -of_objects [get_files n:/ECE540/540FinalProject/ece_540_project_4_v1.srcs/sources_1/ip/map2/map2.xci] -directory N:/ECE540/ece_540_project_4/ece_540_project_2.ip_user_files/sim_scripts -ip_user_files_dir N:/ECE540/ece_540_project_4/ece_540_project_2.ip_user_files -ipstatic_source_dir N:/ECE540/ece_540_project_4/ece_540_project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=N:/ECE540/540FinalProject/ece_540_project_4_v1.cache/compile_simlib/modelsim} {questa=N:/ECE540/540FinalProject/ece_540_project_4_v1.cache/compile_simlib/questa} {riviera=N:/ECE540/540FinalProject/ece_540_project_4_v1.cache/compile_simlib/riviera} {activehdl=N:/ECE540/540FinalProject/ece_540_project_4_v1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name map3 -dir n:/ECE540/540FinalProject/ece_540_project_4_v1.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {map3} CONFIG.Memory_Type {Dual_Port_ROM} CONFIG.Write_Width_A {2} CONFIG.Write_Depth_A {16384} CONFIG.Read_Width_A {2} CONFIG.Write_Width_B {2} CONFIG.Read_Width_B {2} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Load_Init_File {true} CONFIG.Coe_File {N:/ECE540/540FinalProject/coe/map3.coe} CONFIG.Port_A_Write_Rate {0} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips map3]
generate_target {instantiation_template} [get_files n:/ECE540/540FinalProject/ece_540_project_4_v1.srcs/sources_1/ip/map3/map3.xci]
generate_target all [get_files  n:/ECE540/540FinalProject/ece_540_project_4_v1.srcs/sources_1/ip/map3/map3.xci]
catch { config_ip_cache -export [get_ips -all map3] }
export_ip_user_files -of_objects [get_files n:/ECE540/540FinalProject/ece_540_project_4_v1.srcs/sources_1/ip/map3/map3.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] n:/ECE540/540FinalProject/ece_540_project_4_v1.srcs/sources_1/ip/map3/map3.xci]
launch_runs -jobs 2 map3_synth_1
export_simulation -of_objects [get_files n:/ECE540/540FinalProject/ece_540_project_4_v1.srcs/sources_1/ip/map3/map3.xci] -directory N:/ECE540/ece_540_project_4/ece_540_project_2.ip_user_files/sim_scripts -ip_user_files_dir N:/ECE540/ece_540_project_4/ece_540_project_2.ip_user_files -ipstatic_source_dir N:/ECE540/ece_540_project_4/ece_540_project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=N:/ECE540/540FinalProject/ece_540_project_4_v1.cache/compile_simlib/modelsim} {questa=N:/ECE540/540FinalProject/ece_540_project_4_v1.cache/compile_simlib/questa} {riviera=N:/ECE540/540FinalProject/ece_540_project_4_v1.cache/compile_simlib/riviera} {activehdl=N:/ECE540/540FinalProject/ece_540_project_4_v1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name map4 -dir n:/ECE540/540FinalProject/ece_540_project_4_v1.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {map4} CONFIG.Memory_Type {Dual_Port_ROM} CONFIG.Write_Width_A {2} CONFIG.Write_Depth_A {16384} CONFIG.Read_Width_A {2} CONFIG.Write_Width_B {2} CONFIG.Read_Width_B {2} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Load_Init_File {true} CONFIG.Coe_File {N:/ECE540/540FinalProject/coe/map4.coe} CONFIG.Port_A_Write_Rate {0} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips map4]
generate_target {instantiation_template} [get_files n:/ECE540/540FinalProject/ece_540_project_4_v1.srcs/sources_1/ip/map4/map4.xci]
generate_target all [get_files  n:/ECE540/540FinalProject/ece_540_project_4_v1.srcs/sources_1/ip/map4/map4.xci]
catch { config_ip_cache -export [get_ips -all map4] }
export_ip_user_files -of_objects [get_files n:/ECE540/540FinalProject/ece_540_project_4_v1.srcs/sources_1/ip/map4/map4.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] n:/ECE540/540FinalProject/ece_540_project_4_v1.srcs/sources_1/ip/map4/map4.xci]
launch_runs -jobs 2 map4_synth_1
export_simulation -of_objects [get_files n:/ECE540/540FinalProject/ece_540_project_4_v1.srcs/sources_1/ip/map4/map4.xci] -directory N:/ECE540/ece_540_project_4/ece_540_project_2.ip_user_files/sim_scripts -ip_user_files_dir N:/ECE540/ece_540_project_4/ece_540_project_2.ip_user_files -ipstatic_source_dir N:/ECE540/ece_540_project_4/ece_540_project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=N:/ECE540/540FinalProject/ece_540_project_4_v1.cache/compile_simlib/modelsim} {questa=N:/ECE540/540FinalProject/ece_540_project_4_v1.cache/compile_simlib/questa} {riviera=N:/ECE540/540FinalProject/ece_540_project_4_v1.cache/compile_simlib/riviera} {activehdl=N:/ECE540/540FinalProject/ece_540_project_4_v1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
synth_design -rtl -name rtl_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
refresh_design
close_design
launch_runs impl_1 -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
