Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Oct 28 18:01:21 2025
| Host         : design-lab running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_utilization -hierarchical -file fpga_utilization_hierarchical.rpt
| Design       : fpga
| Device       : xc7vx690tffg1761-3
| Speed File   : -3
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------------+
|                          Instance                          |                                            Module                                           | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | DSP Blocks |
+------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------------+
| fpga                                                       |                                                                                       (top) |      10576 |      10266 |     310 |    0 | 13665 |     73 |      5 |          0 |
|   (fpga)                                                   |                                                                                       (top) |         67 |         67 |       0 |    0 |   113 |      0 |      0 |          0 |
|   core_inst                                                |                                                                                   fpga_core |       5550 |       5466 |      84 |    0 |  5801 |     73 |      5 |          0 |
|     (core_inst)                                            |                                                                                   fpga_core |       1356 |       1356 |       0 |    0 |   380 |      0 |      0 |          0 |
|     eth_axis_rx_inst                                       |                                                                                 eth_axis_rx |        126 |        126 |       0 |    0 |   241 |      0 |      0 |          0 |
|     eth_axis_tx_inst                                       |                                                                                 eth_axis_tx |        152 |        152 |       0 |    0 |   263 |      0 |      0 |          0 |
|     eth_mac_10g_fifo_inst                                  |                                                                            eth_mac_10g_fifo |       1597 |       1597 |       0 |    0 |  1177 |     36 |      2 |          0 |
|       eth_mac_10g_inst                                     |                                                                                 eth_mac_10g |       1394 |       1394 |       0 |    0 |   570 |      0 |      0 |          0 |
|         axis_xgmii_rx_inst                                 |                                                                            axis_xgmii_rx_64 |        350 |        350 |       0 |    0 |   294 |      0 |      0 |          0 |
|           (axis_xgmii_rx_inst)                             |                                                                            axis_xgmii_rx_64 |        184 |        184 |       0 |    0 |   294 |      0 |      0 |          0 |
|           eth_crc                                          |                                                                                      lfsr_2 |        166 |        166 |       0 |    0 |     0 |      0 |      0 |          0 |
|         axis_xgmii_tx_inst                                 |                                                                            axis_xgmii_tx_64 |       1044 |       1044 |       0 |    0 |   276 |      0 |      0 |          0 |
|           (axis_xgmii_tx_inst)                             |                                                                            axis_xgmii_tx_64 |        401 |        401 |       0 |    0 |   276 |      0 |      0 |          0 |
|           crc[0].eth_crc                                   |                                                                        lfsr__parameterized0 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           crc[1].eth_crc                                   |                                                                        lfsr__parameterized1 |         36 |         36 |       0 |    0 |     0 |      0 |      0 |          0 |
|           crc[2].eth_crc                                   |                                                                        lfsr__parameterized2 |         58 |         58 |       0 |    0 |     0 |      0 |      0 |          0 |
|           crc[3].eth_crc                                   |                                                                        lfsr__parameterized3 |         77 |         77 |       0 |    0 |     0 |      0 |      0 |          0 |
|           crc[4].eth_crc                                   |                                                                        lfsr__parameterized4 |         88 |         88 |       0 |    0 |     0 |      0 |      0 |          0 |
|           crc[5].eth_crc                                   |                                                                        lfsr__parameterized5 |        113 |        113 |       0 |    0 |     0 |      0 |      0 |          0 |
|           crc[6].eth_crc                                   |                                                                        lfsr__parameterized6 |        127 |        127 |       0 |    0 |     0 |      0 |      0 |          0 |
|           crc[7].eth_crc                                   |                                                                                        lfsr |        157 |        157 |       0 |    0 |     0 |      0 |      0 |          0 |
|       rx_fifo                                              |                                                     axis_async_fifo_adapter__parameterized0 |         99 |         99 |       0 |    0 |   304 |     18 |      1 |          0 |
|         fifo_inst                                          |                                                             axis_async_fifo__parameterized0 |         99 |         99 |       0 |    0 |   304 |     18 |      1 |          0 |
|       tx_fifo                                              |                                                                     axis_async_fifo_adapter |        105 |        105 |       0 |    0 |   303 |     18 |      1 |          0 |
|         fifo_inst                                          |                                                                             axis_async_fifo |        105 |        105 |       0 |    0 |   303 |     18 |      1 |          0 |
|     rx_udp_payload_fifo                                    |                                                                                   axis_fifo |        194 |        194 |       0 |    0 |   283 |     18 |      1 |          0 |
|     udp_complete_inst                                      |                                                                             udp_complete_64 |       2130 |       2046 |      84 |    0 |  3457 |     19 |      2 |          0 |
|       (udp_complete_inst)                                  |                                                                             udp_complete_64 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|       ip_arb_mux_inst                                      |                                                                                  ip_arb_mux |        141 |        141 |       0 |    0 |   218 |      0 |      0 |          0 |
|         (ip_arb_mux_inst)                                  |                                                                                  ip_arb_mux |        135 |        135 |       0 |    0 |   217 |      0 |      0 |          0 |
|         arb_inst                                           |                                                                                   arbiter_1 |          6 |          6 |       0 |    0 |     1 |      0 |      0 |          0 |
|       ip_complete_64_inst                                  |                                                                              ip_complete_64 |       1229 |       1213 |      16 |    0 |  2075 |      1 |      1 |          0 |
|         (ip_complete_64_inst)                              |                                                                              ip_complete_64 |         10 |         10 |       0 |    0 |     3 |      0 |      0 |          0 |
|         arp_inst                                           |                                                                                         arp |        434 |        418 |      16 |    0 |   984 |      1 |      1 |          0 |
|           (arp_inst)                                       |                                                                                         arp |         66 |         66 |       0 |    0 |   317 |      0 |      0 |          0 |
|           arp_cache_inst                                   |                                                                                   arp_cache |        160 |        144 |      16 |    0 |   113 |      1 |      1 |          0 |
|           arp_eth_rx_inst                                  |                                                                                  arp_eth_rx |         88 |         88 |       0 |    0 |   280 |      0 |      0 |          0 |
|           arp_eth_tx_inst                                  |                                                                                  arp_eth_tx |        120 |        120 |       0 |    0 |   274 |      0 |      0 |          0 |
|         eth_arb_mux_inst                                   |                                                                                 eth_arb_mux |         95 |         95 |       0 |    0 |   208 |      0 |      0 |          0 |
|           (eth_arb_mux_inst)                               |                                                                                 eth_arb_mux |          4 |          4 |       0 |    0 |   205 |      0 |      0 |          0 |
|           arb_inst                                         |                                                                                     arbiter |         91 |         91 |       0 |    0 |     3 |      0 |      0 |          0 |
|         ip_inst                                            |                                                                                       ip_64 |        690 |        690 |       0 |    0 |   880 |      0 |      0 |          0 |
|           (ip_inst)                                        |                                                                                       ip_64 |          4 |          4 |       0 |    0 |    55 |      0 |      0 |          0 |
|           ip_eth_rx_64_inst                                |                                                                                ip_eth_rx_64 |        338 |        338 |       0 |    0 |   406 |      0 |      0 |          0 |
|           ip_eth_tx_64_inst                                |                                                                                ip_eth_tx_64 |        348 |        348 |       0 |    0 |   419 |      0 |      0 |          0 |
|       udp_64_inst                                          |                                                                                      udp_64 |        765 |        697 |      68 |    0 |  1162 |     18 |      1 |          0 |
|         udp_checksum_gen_64_inst                           |                                                                         udp_checksum_gen_64 |        287 |        219 |      68 |    0 |   510 |     18 |      1 |          0 |
|           (udp_checksum_gen_64_inst)                       |                                                                         udp_checksum_gen_64 |        210 |        142 |      68 |    0 |   227 |      0 |      0 |          0 |
|           payload_fifo                                     |                                                                                 axis_fifo_0 |         77 |         77 |       0 |    0 |   283 |     18 |      1 |          0 |
|         udp_ip_rx_64_inst                                  |                                                                                udp_ip_rx_64 |        223 |        223 |       0 |    0 |   295 |      0 |      0 |          0 |
|         udp_ip_tx_64_inst                                  |                                                                                udp_ip_tx_64 |        256 |        256 |       0 |    0 |   357 |      0 |      0 |          0 |
|   sfp_1_pcs_pma_inst                                       |                                                                       ten_gig_eth_pcs_pma_0 |       1709 |       1615 |      94 |    0 |  2519 |      0 |      0 |          0 |
|     inst                                                   |                                                               ten_gig_eth_pcs_pma_0_support |       1709 |       1615 |      94 |    0 |  2519 |      0 |      0 |          0 |
|       ten_gig_eth_pcs_pma_block_i                          |                                                                 ten_gig_eth_pcs_pma_0_block |       1699 |       1605 |      94 |    0 |  2487 |      0 |      0 |          0 |
|         (ten_gig_eth_pcs_pma_block_i)                      |                                                                 ten_gig_eth_pcs_pma_0_block |         35 |         35 |       0 |    0 |    78 |      0 |      0 |          0 |
|         cable_pull_coreclk_sync_i                          |                                                       ten_gig_eth_pcs_pma_0_ff_synchronizer |          1 |          1 |       0 |    0 |     6 |      0 |      0 |          0 |
|         cable_pull_logic_i                                 |                                                      ten_gig_eth_pcs_pma_0_cable_pull_logic |         81 |         81 |       0 |    0 |    99 |      0 |      0 |          0 |
|           (cable_pull_logic_i)                             |                                                      ten_gig_eth_pcs_pma_0_cable_pull_logic |         75 |         75 |       0 |    0 |    75 |      0 |      0 |          0 |
|           cable_pull_reset_rising_rxusrclk2_sync_i         |                                                ten_gig_eth_pcs_pma_0_ff_synchronizer_rst_22 |          2 |          2 |       0 |    0 |     6 |      0 |      0 |          0 |
|           cable_pull_reset_sync_i                          |                                                    ten_gig_eth_pcs_pma_0_ff_synchronizer_23 |          1 |          1 |       0 |    0 |     6 |      0 |      0 |          0 |
|           cable_unpull_reset_rising_rxusrclk2_sync_i       |                                                ten_gig_eth_pcs_pma_0_ff_synchronizer_rst_24 |          3 |          3 |       0 |    0 |     6 |      0 |      0 |          0 |
|           cable_unpull_reset_sync_i                        |                                                    ten_gig_eth_pcs_pma_0_ff_synchronizer_25 |          1 |          1 |       0 |    0 |     6 |      0 |      0 |          0 |
|         gt0_gtwizard_10gbaser_multi_gt_i                   |                                        ten_gig_eth_pcs_pma_0_gtwizard_gth_10gbaser_multi_GT |          3 |          3 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gt0_gtwizard_gth_10gbaser_i                      |                                              ten_gig_eth_pcs_pma_0_gtwizard_gth_10gbaser_GT |          3 |          3 |       0 |    0 |     0 |      0 |      0 |          0 |
|         gt0_rxresetdone_i_reg_rxusrclk2_sync_i             |                                                     ten_gig_eth_pcs_pma_0_ff_synchronizer_1 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|         gt0_rxresetdone_i_sync_i                           |                                                     ten_gig_eth_pcs_pma_0_ff_synchronizer_2 |          1 |          1 |       0 |    0 |     6 |      0 |      0 |          0 |
|         gt0_txresetdone_i_sync_i                           |                                                     ten_gig_eth_pcs_pma_0_ff_synchronizer_3 |          1 |          1 |       0 |    0 |     6 |      0 |      0 |          0 |
|         gtrxreset_coreclk_sync_i                           |                                                 ten_gig_eth_pcs_pma_0_ff_synchronizer_rst_4 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|         qplllock_coreclk_sync_i                            |                                 ten_gig_eth_pcs_pma_0_ff_synchronizer_rst__parameterized0_5 |          1 |          1 |       0 |    0 |     6 |      0 |      0 |          0 |
|         qplllock_rxusrclk2_sync_i                          |                                 ten_gig_eth_pcs_pma_0_ff_synchronizer_rst__parameterized0_6 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|         qplllock_txusrclk2_sync_i                          |                                 ten_gig_eth_pcs_pma_0_ff_synchronizer_rst__parameterized0_7 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|         signal_detect_coreclk_sync_i                       |                                                     ten_gig_eth_pcs_pma_0_ff_synchronizer_8 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|         signal_detect_rxusrclk2_sync_i                     |                                                     ten_gig_eth_pcs_pma_0_ff_synchronizer_9 |          1 |          1 |       0 |    0 |     6 |      0 |      0 |          0 |
|         ten_gig_eth_pcs_pma_0_core                         |                                           ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_28 |       1565 |       1471 |      94 |    0 |  2169 |      0 |      0 |          0 |
|           ten_gig_eth_pcs_pma_inst                         |                                   ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_28_wrapper |       1565 |       1471 |      94 |    0 |  2169 |      0 |      0 |          0 |
|             G_IS_BASER.ten_gig_eth_pcs_pma_inst            |                                 ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_28_baser_gen |       1565 |       1471 |      94 |    0 |  2169 |      0 |      0 |          0 |
|               BASER.ten_gig_eth_pcs_pma_inst               |                                 ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_28_baser_top |       1565 |       1471 |      94 |    0 |  2169 |      0 |      0 |          0 |
|                 (BASER.ten_gig_eth_pcs_pma_inst)           |                                 ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_28_baser_top |          8 |          8 |       0 |    0 |   297 |      0 |      0 |          0 |
|                 G_7SERIES_RXRATECOUNTER.rxratecounter_i    |                             ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_28_rxratecounter |          7 |          7 |       0 |    0 |    79 |      0 |      0 |          0 |
|                 G_7SERIES_TXFIFO.txratefifo_i              |                                ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_28_txratefifo |        115 |         71 |      44 |    0 |   149 |      0 |      0 |          0 |
|                   (G_7SERIES_TXFIFO.txratefifo_i)          |                                ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_28_txratefifo |         46 |         46 |       0 |    0 |     8 |      0 |      0 |          0 |
|                   asynch_fifo_i                            |                               ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_28_asynch_fifo |         69 |         25 |      44 |    0 |   141 |      0 |      0 |          0 |
|                     (asynch_fifo_i)                        |                               ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_28_asynch_fifo |         24 |         24 |       0 |    0 |    75 |      0 |      0 |          0 |
|                     dp_ram_i                               |                                    ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_28_dp_ram |         46 |          2 |      44 |    0 |    66 |      0 |      0 |          0 |
|                 coreclk_rxusrclk2_resets_resyncs_i         |                              ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_28_synchronizer |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                 coreclk_rxusrclk2_resyncs2_i               |                              ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_28_g_resyncs_en |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                   resynch[0].synch_inst                    |                       ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_enable |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                 coreclk_rxusrclk2_resyncs_i                |       ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_28_coherent_resyncs_en__parameterized0 |          5 |          5 |       0 |    0 |    32 |      0 |      0 |          0 |
|                   (coreclk_rxusrclk2_resyncs_i)            |       ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_28_coherent_resyncs_en__parameterized0 |          5 |          5 |       0 |    0 |     8 |      0 |      0 |          0 |
|                   resynch[0].synchc_inst                   |                   ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_enable__17 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                   resynch[1].synchc_inst                   |                   ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_enable__18 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                   resynch[2].synchc_inst                   |                   ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_enable__19 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                   resynch[3].synchc_inst                   |                   ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_enable__20 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                 coreclk_txusrclk2_resyncs_i                |                 ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_28_g_resyncs__parameterized0 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                   resynch[0].synch_inst                    |                           ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_56 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                   resynch[1].synch_inst                    |                           ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_57 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                 ebuff_gen.rx_elastic_buffer_i              |                    ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_28_elastic_buffer_wrapper |        273 |        223 |      50 |    0 |   508 |      0 |      0 |          0 |
|                   rx_elastic_buffer_i                      |                            ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_28_elastic_buffer |        273 |        223 |      50 |    0 |   508 |      0 |      0 |          0 |
|                     (rx_elastic_buffer_i)                  |                            ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_28_elastic_buffer |          2 |          2 |       0 |    0 |     4 |      0 |      0 |          0 |
|                     asynch_fifo_i                          |               ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_28_asynch_fifo__parameterized0 |         78 |         28 |      50 |    0 |   190 |      0 |      0 |          0 |
|                       (asynch_fifo_i)                      |               ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_28_asynch_fifo__parameterized0 |         28 |         28 |       0 |    0 |   116 |      0 |      0 |          0 |
|                       dp_ram_i                             |                    ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_28_dp_ram__parameterized0 |         52 |          2 |      50 |    0 |    74 |      0 |      0 |          0 |
|                     can_insert_synch                       |                           ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_53 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                     idle_delete_i                          |                               ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_28_idle_delete |        110 |        110 |       0 |    0 |   194 |      0 |      0 |          0 |
|                       (idle_delete_i)                      |                               ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_28_idle_delete |         86 |         86 |       0 |    0 |   194 |      0 |      0 |          0 |
|                       idle_detect_i0                       |                               ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_28_idle_detect |          9 |          9 |       0 |    0 |     0 |      0 |      0 |          0 |
|                       idle_detect_i1                       |                            ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_28_idle_detect_54 |          9 |          9 |       0 |    0 |     0 |      0 |      0 |          0 |
|                       seq_detect_i0                        |                                ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_28_seq_detect |          3 |          3 |       0 |    0 |     0 |      0 |      0 |          0 |
|                       seq_detect_i1                        |                             ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_28_seq_detect_55 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     idle_insert_i                          |                               ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_28_idle_insert |         83 |         83 |       0 |    0 |   114 |      0 |      0 |          0 |
|                 management_inst                            |                            ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_28_management_top |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   ieee_registers_i                         |                            ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_28_ieee_registers |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|                     common_reg_block                       |                     ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_28_common_ieee_registers |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|                       reg_3_0_15                           |                             ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_28_g_register_42 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |          0 |
|                       reg_3_32_0                           |             ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_28_g_register__parameterized5_44 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   management_cs_i                          |                             ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_28_management_cs |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     ipif_access_inst                       |                            ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_28_cs_ipif_access |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 pcs_top_i                                  |                                   ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_28_pcs_top |       1157 |       1157 |       0 |    0 |  1066 |      0 |      0 |          0 |
|                   (pcs_top_i)                              |                                   ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_28_pcs_top |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   coreclk_rxusrclk2_timer_125us_resync     |                       ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_28_coherent_resyncs_en |         22 |         22 |       0 |    0 |   130 |      0 |      0 |          0 |
|                     (coreclk_rxusrclk2_timer_125us_resync) |                       ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_28_coherent_resyncs_en |         22 |         22 |       0 |    0 |    34 |      0 |      0 |          0 |
|                     resynch[0].synchc_inst                 |                    ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_enable__1 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                     resynch[10].synchc_inst                |                   ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_enable__11 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                     resynch[11].synchc_inst                |                   ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_enable__12 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                     resynch[12].synchc_inst                |                   ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_enable__13 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                     resynch[13].synchc_inst                |                   ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_enable__14 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                     resynch[14].synchc_inst                |                   ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_enable__15 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                     resynch[15].synchc_inst                |                   ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_enable__16 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                     resynch[1].synchc_inst                 |                    ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_enable__2 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                     resynch[2].synchc_inst                 |                    ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_enable__3 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                     resynch[3].synchc_inst                 |                    ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_enable__4 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                     resynch[4].synchc_inst                 |                    ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_enable__5 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                     resynch[5].synchc_inst                 |                    ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_enable__6 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                     resynch[6].synchc_inst                 |                    ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_enable__7 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                     resynch[7].synchc_inst                 |                    ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_enable__8 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                     resynch[8].synchc_inst                 |                    ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_enable__9 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                     resynch[9].synchc_inst                 |                   ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_enable__10 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                   rx_pcs_i                                 |                                    ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_28_rx_pcs |        611 |        611 |       0 |    0 |   497 |      0 |      0 |          0 |
|                     (rx_pcs_i)                             |                                    ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_28_rx_pcs |          6 |          6 |       0 |    0 |    71 |      0 |      0 |          0 |
|                     pcs_descramble_i                       |                            ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_28_pcs_descramble |         38 |         38 |       0 |    0 |    58 |      0 |      0 |          0 |
|                     rx_ber_mon_fsm_i                       |                            ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_28_rx_ber_mon_fsm |         53 |         53 |       0 |    0 |    26 |      0 |      0 |          0 |
|                     rx_block_lock_fsm_i                    |                         ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_28_rx_block_lock_fsm |         28 |         28 |       0 |    0 |    21 |      0 |      0 |          0 |
|                     rx_decoder_i                           |                                ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_28_rx_decoder |        468 |        468 |       0 |    0 |   208 |      0 |      0 |          0 |
|                     rx_pcs_fsm_i                           |                                ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_28_rx_pcs_fsm |         17 |         17 |       0 |    0 |   107 |      0 |      0 |          0 |
|                     synch_signal_ok                        |                           ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_35 |          1 |          1 |       0 |    0 |     6 |      0 |      0 |          0 |
|                   tx_pcs_i                                 |                                    ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_28_tx_pcs |        524 |        524 |       0 |    0 |   437 |      0 |      0 |          0 |
|                     pcs_scramble_i                         |                              ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_28_pcs_scramble |         84 |         84 |       0 |    0 |    58 |      0 |      0 |          0 |
|                     tx_encoder_i                           |                                ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_28_tx_encoder |        437 |        437 |       0 |    0 |   310 |      0 |      0 |          0 |
|                     tx_pcs_fsm_i                           |                                ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_28_tx_pcs_fsm |          3 |          3 |       0 |    0 |    69 |      0 |      0 |          0 |
|                 rxusrclk2_coreclk_resyncs_i                |                                 ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_28_g_resyncs |          1 |          1 |       0 |    0 |     6 |      0 |      0 |          0 |
|                   resynch[0].synch_inst                    |                           ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_32 |          1 |          1 |       0 |    0 |     6 |      0 |      0 |          0 |
|                 synch_4                                    |                           ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_27 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|         ten_gig_eth_pcs_pma_0_local_clock_reset_block      |                                                 ten_gig_eth_pcs_pma_0_local_clock_and_reset |         12 |         12 |       0 |    0 |    81 |      0 |      0 |          0 |
|           (ten_gig_eth_pcs_pma_0_local_clock_reset_block)  |                                                 ten_gig_eth_pcs_pma_0_local_clock_and_reset |          2 |          2 |       0 |    0 |    25 |      0 |      0 |          0 |
|           areset_rxusrclk2_sync_i                          |                                                ten_gig_eth_pcs_pma_0_ff_synchronizer_rst_10 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|           coreclk_areset_sync_i                            |                                                ten_gig_eth_pcs_pma_0_ff_synchronizer_rst_11 |          1 |          1 |       0 |    0 |     6 |      0 |      0 |          0 |
|           coreclk_reset_rx_sync_i                          |                                                ten_gig_eth_pcs_pma_0_ff_synchronizer_rst_12 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|           coreclk_reset_tx_sync_i                          |                                                ten_gig_eth_pcs_pma_0_ff_synchronizer_rst_13 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|           gtrxreset_rxusrclk2_sync_i                       |                                                ten_gig_eth_pcs_pma_0_ff_synchronizer_rst_16 |          2 |          2 |       0 |    0 |     6 |      0 |      0 |          0 |
|           pma_resetout_rising_rxusrclk2_sync_i             |                                                ten_gig_eth_pcs_pma_0_ff_synchronizer_rst_17 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|           rxreset_rxusrclk2_sync_i                         |                                                ten_gig_eth_pcs_pma_0_ff_synchronizer_rst_18 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|           signal_detect_coreclk_sync_i                     |                                                    ten_gig_eth_pcs_pma_0_ff_synchronizer_20 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|           sim_speedup_controller_inst                      |                                                ten_gig_eth_pcs_pma_0_sim_speedup_controller |          7 |          7 |       0 |    0 |     0 |      0 |      0 |          0 |
|           txreset_txusrclk2_sync_i                         |                                   ten_gig_eth_pcs_pma_0_ff_synchronizer_rst__parameterized1 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |          0 |
|       ten_gig_eth_pcs_pma_gt_common_block                  |                                                             ten_gig_eth_pcs_pma_0_gt_common |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|       ten_gig_eth_pcs_pma_shared_clock_reset_block         |                                                ten_gig_eth_pcs_pma_0_shared_clock_and_reset |          9 |          9 |       0 |    0 |    32 |      0 |      0 |          0 |
|         (ten_gig_eth_pcs_pma_shared_clock_reset_block)     |                                                ten_gig_eth_pcs_pma_0_shared_clock_and_reset |          9 |          9 |       0 |    0 |    14 |      0 |      0 |          0 |
|         areset_coreclk_sync_i                              |                                                   ten_gig_eth_pcs_pma_0_ff_synchronizer_rst |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|         gttxreset_txusrclk2_sync_i                         |                                                 ten_gig_eth_pcs_pma_0_ff_synchronizer_rst_0 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|         qplllock_txusrclk2_sync_i                          |                                   ten_gig_eth_pcs_pma_0_ff_synchronizer_rst__parameterized0 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|   sfp_2_pcs_pma_inst                                       |                                                                       ten_gig_eth_pcs_pma_1 |       1024 |        980 |      44 |    0 |  1701 |      0 |      0 |          0 |
|     inst                                                   |                                                                 ten_gig_eth_pcs_pma_1_block |       1024 |        980 |      44 |    0 |  1701 |      0 |      0 |          0 |
|       (inst)                                               |                                                                 ten_gig_eth_pcs_pma_1_block |         35 |         35 |       0 |    0 |    78 |      0 |      0 |          0 |
|       cable_pull_coreclk_sync_i                            |                                                       ten_gig_eth_pcs_pma_1_ff_synchronizer |          1 |          1 |       0 |    0 |     6 |      0 |      0 |          0 |
|       cable_pull_logic_i                                   |                                                      ten_gig_eth_pcs_pma_1_cable_pull_logic |         80 |         80 |       0 |    0 |    99 |      0 |      0 |          0 |
|         (cable_pull_logic_i)                               |                                                      ten_gig_eth_pcs_pma_1_cable_pull_logic |         73 |         73 |       0 |    0 |    75 |      0 |      0 |          0 |
|         cable_pull_reset_rising_rxusrclk2_sync_i           |                                                ten_gig_eth_pcs_pma_1_ff_synchronizer_rst_19 |          2 |          2 |       0 |    0 |     6 |      0 |      0 |          0 |
|         cable_pull_reset_sync_i                            |                                                    ten_gig_eth_pcs_pma_1_ff_synchronizer_20 |          1 |          1 |       0 |    0 |     6 |      0 |      0 |          0 |
|         cable_unpull_reset_rising_rxusrclk2_sync_i         |                                                ten_gig_eth_pcs_pma_1_ff_synchronizer_rst_21 |          3 |          3 |       0 |    0 |     6 |      0 |      0 |          0 |
|         cable_unpull_reset_sync_i                          |                                                    ten_gig_eth_pcs_pma_1_ff_synchronizer_22 |          1 |          1 |       0 |    0 |     6 |      0 |      0 |          0 |
|       gt0_gtwizard_10gbaser_multi_gt_i                     |                                        ten_gig_eth_pcs_pma_1_gtwizard_gth_10gbaser_multi_GT |          3 |          3 |       0 |    0 |     0 |      0 |      0 |          0 |
|         gt0_gtwizard_gth_10gbaser_i                        |                                              ten_gig_eth_pcs_pma_1_gtwizard_gth_10gbaser_GT |          3 |          3 |       0 |    0 |     0 |      0 |      0 |          0 |
|       gt0_rxresetdone_i_reg_rxusrclk2_sync_i               |                                                     ten_gig_eth_pcs_pma_1_ff_synchronizer_0 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|       gt0_rxresetdone_i_sync_i                             |                                                     ten_gig_eth_pcs_pma_1_ff_synchronizer_1 |          1 |          1 |       0 |    0 |     6 |      0 |      0 |          0 |
|       gt0_txresetdone_i_sync_i                             |                                                     ten_gig_eth_pcs_pma_1_ff_synchronizer_2 |          1 |          1 |       0 |    0 |     6 |      0 |      0 |          0 |
|       gtrxreset_coreclk_sync_i                             |                                                   ten_gig_eth_pcs_pma_1_ff_synchronizer_rst |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|       qplllock_coreclk_sync_i                              |                                   ten_gig_eth_pcs_pma_1_ff_synchronizer_rst__parameterized1 |          2 |          2 |       0 |    0 |     6 |      0 |      0 |          0 |
|       qplllock_rxusrclk2_sync_i                            |                                 ten_gig_eth_pcs_pma_1_ff_synchronizer_rst__parameterized1_3 |          1 |          1 |       0 |    0 |     6 |      0 |      0 |          0 |
|       qplllock_txusrclk2_sync_i                            |                                 ten_gig_eth_pcs_pma_1_ff_synchronizer_rst__parameterized1_4 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|       signal_detect_coreclk_sync_i                         |                                                     ten_gig_eth_pcs_pma_1_ff_synchronizer_5 |          1 |          1 |       0 |    0 |     6 |      0 |      0 |          0 |
|       signal_detect_rxusrclk2_sync_i                       |                                                     ten_gig_eth_pcs_pma_1_ff_synchronizer_6 |          1 |          1 |       0 |    0 |     6 |      0 |      0 |          0 |
|       ten_gig_eth_pcs_pma_1_core                           |                                           ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28 |        888 |        844 |      44 |    0 |  1383 |      0 |      0 |          0 |
|         ten_gig_eth_pcs_pma_inst                           |                                   ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_wrapper |        888 |        844 |      44 |    0 |  1383 |      0 |      0 |          0 |
|           G_IS_BASER.ten_gig_eth_pcs_pma_inst              |                                 ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_baser_gen |        888 |        844 |      44 |    0 |  1383 |      0 |      0 |          0 |
|             BASER.ten_gig_eth_pcs_pma_inst                 |                                 ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_baser_top |        888 |        844 |      44 |    0 |  1383 |      0 |      0 |          0 |
|               (BASER.ten_gig_eth_pcs_pma_inst)             |                                 ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_baser_top |          8 |          8 |       0 |    0 |   297 |      0 |      0 |          0 |
|               G_7SERIES_RXRATECOUNTER.rxratecounter_i      |                             ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_rxratecounter |          2 |          2 |       0 |    0 |    75 |      0 |      0 |          0 |
|               G_7SERIES_TXFIFO.txratefifo_i                |                                ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_txratefifo |        115 |         71 |      44 |    0 |   149 |      0 |      0 |          0 |
|                 (G_7SERIES_TXFIFO.txratefifo_i)            |                                ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_txratefifo |         46 |         46 |       0 |    0 |     8 |      0 |      0 |          0 |
|                 asynch_fifo_i                              |                               ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_asynch_fifo |         69 |         25 |      44 |    0 |   141 |      0 |      0 |          0 |
|                   (asynch_fifo_i)                          |                               ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_asynch_fifo |         24 |         24 |       0 |    0 |    75 |      0 |      0 |          0 |
|                   dp_ram_i                                 |                                    ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_dp_ram |         46 |          2 |      44 |    0 |    66 |      0 |      0 |          0 |
|               coreclk_rxusrclk2_resets_resyncs_i           |                              ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_synchronizer |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|               coreclk_rxusrclk2_resyncs2_i                 |                              ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_g_resyncs_en |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                 resynch[0].synch_inst                      |                       ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_enable |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|               coreclk_rxusrclk2_resyncs_i                  |       ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_coherent_resyncs_en__parameterized0 |          5 |          5 |       0 |    0 |    32 |      0 |      0 |          0 |
|                 (coreclk_rxusrclk2_resyncs_i)              |       ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_coherent_resyncs_en__parameterized0 |          5 |          5 |       0 |    0 |     8 |      0 |      0 |          0 |
|                 resynch[0].synchc_inst                     |                   ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_enable__17 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                 resynch[1].synchc_inst                     |                   ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_enable__18 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                 resynch[2].synchc_inst                     |                   ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_enable__19 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                 resynch[3].synchc_inst                     |                   ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_enable__20 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|               coreclk_txusrclk2_resyncs_i                  |                 ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_g_resyncs__parameterized0 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                 resynch[0].synch_inst                      |                           ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_53 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                 resynch[1].synch_inst                      |                           ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_54 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|               ebuff_gen.rx_elastic_buffer_i                |                    ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_elastic_buffer_wrapper |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               management_inst                              |                            ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_management_top |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 ieee_registers_i                           |                            ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_ieee_registers |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   common_reg_block                         |                     ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_common_ieee_registers |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|                     reg_3_0_15                             |                             ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_g_register_39 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |          0 |
|                     reg_3_32_0                             |             ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_g_register__parameterized5_41 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                 management_cs_i                            |                             ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_management_cs |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   ipif_access_inst                         |                            ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_cs_ipif_access |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               pcs_top_i                                    |                                   ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_pcs_top |        756 |        756 |       0 |    0 |   792 |      0 |      0 |          0 |
|                 (pcs_top_i)                                |                                   ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_pcs_top |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 coreclk_rxusrclk2_timer_125us_resync       |                       ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_coherent_resyncs_en |         22 |         22 |       0 |    0 |   130 |      0 |      0 |          0 |
|                   (coreclk_rxusrclk2_timer_125us_resync)   |                       ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_coherent_resyncs_en |         22 |         22 |       0 |    0 |    34 |      0 |      0 |          0 |
|                   resynch[0].synchc_inst                   |                    ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_enable__1 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                   resynch[10].synchc_inst                  |                   ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_enable__11 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                   resynch[11].synchc_inst                  |                   ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_enable__12 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                   resynch[12].synchc_inst                  |                   ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_enable__13 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                   resynch[13].synchc_inst                  |                   ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_enable__14 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                   resynch[14].synchc_inst                  |                   ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_enable__15 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                   resynch[15].synchc_inst                  |                   ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_enable__16 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                   resynch[1].synchc_inst                   |                    ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_enable__2 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                   resynch[2].synchc_inst                   |                    ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_enable__3 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                   resynch[3].synchc_inst                   |                    ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_enable__4 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                   resynch[4].synchc_inst                   |                    ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_enable__5 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                   resynch[5].synchc_inst                   |                    ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_enable__6 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                   resynch[6].synchc_inst                   |                    ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_enable__7 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                   resynch[7].synchc_inst                   |                    ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_enable__8 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                   resynch[8].synchc_inst                   |                    ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_enable__9 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                   resynch[9].synchc_inst                   |                   ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_enable__10 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                 rx_pcs_i                                   |                                    ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_rx_pcs |        210 |        210 |       0 |    0 |   223 |      0 |      0 |          0 |
|                   (rx_pcs_i)                               |                                    ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_rx_pcs |          6 |          6 |       0 |    0 |    71 |      0 |      0 |          0 |
|                   pcs_descramble_i                         |                            ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_pcs_descramble |         38 |         38 |       0 |    0 |    58 |      0 |      0 |          0 |
|                   rx_ber_mon_fsm_i                         |                            ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_rx_ber_mon_fsm |         53 |         53 |       0 |    0 |    26 |      0 |      0 |          0 |
|                   rx_block_lock_fsm_i                      |                         ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_rx_block_lock_fsm |         28 |         28 |       0 |    0 |    21 |      0 |      0 |          0 |
|                   rx_decoder_i                             |                                ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_rx_decoder |         68 |         68 |       0 |    0 |     6 |      0 |      0 |          0 |
|                   rx_pcs_fsm_i                             |                                ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_rx_pcs_fsm |         16 |         16 |       0 |    0 |    35 |      0 |      0 |          0 |
|                   synch_signal_ok                          |                           ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_32 |          1 |          1 |       0 |    0 |     6 |      0 |      0 |          0 |
|                 tx_pcs_i                                   |                                    ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_tx_pcs |        524 |        524 |       0 |    0 |   437 |      0 |      0 |          0 |
|                   pcs_scramble_i                           |                              ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_pcs_scramble |         84 |         84 |       0 |    0 |    58 |      0 |      0 |          0 |
|                   tx_encoder_i                             |                                ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_tx_encoder |        437 |        437 |       0 |    0 |   310 |      0 |      0 |          0 |
|                   tx_pcs_fsm_i                             |                                ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_tx_pcs_fsm |          3 |          3 |       0 |    0 |    69 |      0 |      0 |          0 |
|               rxusrclk2_coreclk_resyncs_i                  |                                 ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_g_resyncs |          1 |          1 |       0 |    0 |     6 |      0 |      0 |          0 |
|                 resynch[0].synch_inst                      |                           ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_29 |          1 |          1 |       0 |    0 |     6 |      0 |      0 |          0 |
|               synch_4                                      |                           ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_24 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|       ten_gig_eth_pcs_pma_1_local_clock_reset_block        |                                                 ten_gig_eth_pcs_pma_1_local_clock_and_reset |         12 |         12 |       0 |    0 |    81 |      0 |      0 |          0 |
|         (ten_gig_eth_pcs_pma_1_local_clock_reset_block)    |                                                 ten_gig_eth_pcs_pma_1_local_clock_and_reset |          2 |          2 |       0 |    0 |    25 |      0 |      0 |          0 |
|         areset_rxusrclk2_sync_i                            |                                                 ten_gig_eth_pcs_pma_1_ff_synchronizer_rst_7 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|         coreclk_areset_sync_i                              |                                                 ten_gig_eth_pcs_pma_1_ff_synchronizer_rst_8 |          1 |          1 |       0 |    0 |     6 |      0 |      0 |          0 |
|         coreclk_reset_rx_sync_i                            |                                                 ten_gig_eth_pcs_pma_1_ff_synchronizer_rst_9 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|         coreclk_reset_tx_sync_i                            |                                                ten_gig_eth_pcs_pma_1_ff_synchronizer_rst_10 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|         gtrxreset_rxusrclk2_sync_i                         |                                                ten_gig_eth_pcs_pma_1_ff_synchronizer_rst_13 |          2 |          2 |       0 |    0 |     6 |      0 |      0 |          0 |
|         pma_resetout_rising_rxusrclk2_sync_i               |                                                ten_gig_eth_pcs_pma_1_ff_synchronizer_rst_14 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|         rxreset_rxusrclk2_sync_i                           |                                                ten_gig_eth_pcs_pma_1_ff_synchronizer_rst_15 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|         signal_detect_coreclk_sync_i                       |                                                    ten_gig_eth_pcs_pma_1_ff_synchronizer_17 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|         sim_speedup_controller_inst                        |                                                ten_gig_eth_pcs_pma_1_sim_speedup_controller |          7 |          7 |       0 |    0 |     0 |      0 |      0 |          0 |
|         txreset_txusrclk2_sync_i                           |                                   ten_gig_eth_pcs_pma_1_ff_synchronizer_rst__parameterized0 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |          0 |
|   sfp_3_pcs_pma_inst                                       |                                                                   ten_gig_eth_pcs_pma_1_HD3 |       1022 |        978 |      44 |    0 |  1701 |      0 |      0 |          0 |
|     inst                                                   |                                                             ten_gig_eth_pcs_pma_1_block_HD4 |       1022 |        978 |      44 |    0 |  1701 |      0 |      0 |          0 |
|       (inst)                                               |                                                             ten_gig_eth_pcs_pma_1_block_HD4 |         35 |         35 |       0 |    0 |    78 |      0 |      0 |          0 |
|       cable_pull_coreclk_sync_i                            |                                                   ten_gig_eth_pcs_pma_1_ff_synchronizer_HD5 |          1 |          1 |       0 |    0 |     6 |      0 |      0 |          0 |
|       cable_pull_logic_i                                   |                                                  ten_gig_eth_pcs_pma_1_cable_pull_logic_HD6 |         79 |         79 |       0 |    0 |    99 |      0 |      0 |          0 |
|         (cable_pull_logic_i)                               |                                                  ten_gig_eth_pcs_pma_1_cable_pull_logic_HD6 |         73 |         73 |       0 |    0 |    75 |      0 |      0 |          0 |
|         cable_pull_reset_rising_rxusrclk2_sync_i           |                                            ten_gig_eth_pcs_pma_1_ff_synchronizer_rst_19_HD7 |          2 |          2 |       0 |    0 |     6 |      0 |      0 |          0 |
|         cable_pull_reset_sync_i                            |                                                ten_gig_eth_pcs_pma_1_ff_synchronizer_20_HD8 |          1 |          1 |       0 |    0 |     6 |      0 |      0 |          0 |
|         cable_unpull_reset_rising_rxusrclk2_sync_i         |                                            ten_gig_eth_pcs_pma_1_ff_synchronizer_rst_21_HD9 |          3 |          3 |       0 |    0 |     6 |      0 |      0 |          0 |
|         cable_unpull_reset_sync_i                          |                                               ten_gig_eth_pcs_pma_1_ff_synchronizer_22_HD10 |          1 |          1 |       0 |    0 |     6 |      0 |      0 |          0 |
|       gt0_gtwizard_10gbaser_multi_gt_i                     |                                   ten_gig_eth_pcs_pma_1_gtwizard_gth_10gbaser_multi_GT_HD11 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |          0 |
|         gt0_gtwizard_gth_10gbaser_i                        |                                         ten_gig_eth_pcs_pma_1_gtwizard_gth_10gbaser_GT_HD12 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |          0 |
|       gt0_rxresetdone_i_reg_rxusrclk2_sync_i               |                                                ten_gig_eth_pcs_pma_1_ff_synchronizer_0_HD13 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|       gt0_rxresetdone_i_sync_i                             |                                                ten_gig_eth_pcs_pma_1_ff_synchronizer_1_HD14 |          1 |          1 |       0 |    0 |     6 |      0 |      0 |          0 |
|       gt0_txresetdone_i_sync_i                             |                                                ten_gig_eth_pcs_pma_1_ff_synchronizer_2_HD15 |          1 |          1 |       0 |    0 |     6 |      0 |      0 |          0 |
|       gtrxreset_coreclk_sync_i                             |                                              ten_gig_eth_pcs_pma_1_ff_synchronizer_rst_HD16 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|       qplllock_coreclk_sync_i                              |                              ten_gig_eth_pcs_pma_1_ff_synchronizer_rst__parameterized1_HD17 |          2 |          2 |       0 |    0 |     6 |      0 |      0 |          0 |
|       qplllock_rxusrclk2_sync_i                            |                            ten_gig_eth_pcs_pma_1_ff_synchronizer_rst__parameterized1_3_HD18 |          1 |          1 |       0 |    0 |     6 |      0 |      0 |          0 |
|       qplllock_txusrclk2_sync_i                            |                            ten_gig_eth_pcs_pma_1_ff_synchronizer_rst__parameterized1_4_HD19 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|       signal_detect_coreclk_sync_i                         |                                                ten_gig_eth_pcs_pma_1_ff_synchronizer_5_HD20 |          1 |          1 |       0 |    0 |     6 |      0 |      0 |          0 |
|       signal_detect_rxusrclk2_sync_i                       |                                                ten_gig_eth_pcs_pma_1_ff_synchronizer_6_HD21 |          1 |          1 |       0 |    0 |     6 |      0 |      0 |          0 |
|       ten_gig_eth_pcs_pma_1_core                           |                                      ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_HD22 |        887 |        843 |      44 |    0 |  1383 |      0 |      0 |          0 |
|         ten_gig_eth_pcs_pma_inst                           |                              ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_wrapper_HD23 |        887 |        843 |      44 |    0 |  1383 |      0 |      0 |          0 |
|           G_IS_BASER.ten_gig_eth_pcs_pma_inst              |                            ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_baser_gen_HD24 |        887 |        843 |      44 |    0 |  1383 |      0 |      0 |          0 |
|             BASER.ten_gig_eth_pcs_pma_inst                 |                            ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_baser_top_HD25 |        887 |        843 |      44 |    0 |  1383 |      0 |      0 |          0 |
|               (BASER.ten_gig_eth_pcs_pma_inst)             |                            ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_baser_top_HD25 |          8 |          8 |       0 |    0 |   297 |      0 |      0 |          0 |
|               G_7SERIES_RXRATECOUNTER.rxratecounter_i      |                        ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_rxratecounter_HD26 |          2 |          2 |       0 |    0 |    75 |      0 |      0 |          0 |
|               G_7SERIES_TXFIFO.txratefifo_i                |                           ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_txratefifo_HD27 |        115 |         71 |      44 |    0 |   149 |      0 |      0 |          0 |
|                 (G_7SERIES_TXFIFO.txratefifo_i)            |                           ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_txratefifo_HD27 |         46 |         46 |       0 |    0 |     8 |      0 |      0 |          0 |
|                 asynch_fifo_i                              |                          ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_asynch_fifo_HD28 |         69 |         25 |      44 |    0 |   141 |      0 |      0 |          0 |
|                   (asynch_fifo_i)                          |                          ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_asynch_fifo_HD28 |         24 |         24 |       0 |    0 |    75 |      0 |      0 |          0 |
|                   dp_ram_i                                 |                               ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_dp_ram_HD29 |         46 |          2 |      44 |    0 |    66 |      0 |      0 |          0 |
|               coreclk_rxusrclk2_resets_resyncs_i           |                         ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_HD30 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|               coreclk_rxusrclk2_resyncs2_i                 |                         ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_g_resyncs_en_HD31 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                 resynch[0].synch_inst                      |                  ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_enable_HD32 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|               coreclk_rxusrclk2_resyncs_i                  |  ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_coherent_resyncs_en__parameterized0_HD33 |          5 |          5 |       0 |    0 |    32 |      0 |      0 |          0 |
|                 (coreclk_rxusrclk2_resyncs_i)              |  ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_coherent_resyncs_en__parameterized0_HD33 |          5 |          5 |       0 |    0 |     8 |      0 |      0 |          0 |
|                 resynch[0].synchc_inst                     |              ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_enable__17_HD34 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                 resynch[1].synchc_inst                     |              ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_enable__18_HD35 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                 resynch[2].synchc_inst                     |              ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_enable__19_HD36 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                 resynch[3].synchc_inst                     |              ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_enable__20_HD37 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|               coreclk_txusrclk2_resyncs_i                  |            ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_g_resyncs__parameterized0_HD38 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                 resynch[0].synch_inst                      |                      ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_53_HD39 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                 resynch[1].synch_inst                      |                      ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_54_HD40 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|               ebuff_gen.rx_elastic_buffer_i                |               ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_elastic_buffer_wrapper_HD41 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               management_inst                              |                       ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_management_top_HD52 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 ieee_registers_i                           |                       ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_ieee_registers_HD59 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   common_reg_block                         |                ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_common_ieee_registers_HD60 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|                     reg_3_0_15                             |                        ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_g_register_39_HD65 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |          0 |
|                     reg_3_32_0                             |        ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_g_register__parameterized5_41_HD67 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                 management_cs_i                            |                        ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_management_cs_HD77 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   ipif_access_inst                         |                       ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_cs_ipif_access_HD78 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               pcs_top_i                                    |                              ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_pcs_top_HD87 |        755 |        755 |       0 |    0 |   792 |      0 |      0 |          0 |
|                 (pcs_top_i)                                |                              ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_pcs_top_HD87 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 coreclk_rxusrclk2_timer_125us_resync       |                  ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_coherent_resyncs_en_HD88 |         22 |         22 |       0 |    0 |   130 |      0 |      0 |          0 |
|                   (coreclk_rxusrclk2_timer_125us_resync)   |                  ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_coherent_resyncs_en_HD88 |         22 |         22 |       0 |    0 |    34 |      0 |      0 |          0 |
|                   resynch[0].synchc_inst                   |               ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_enable__1_HD89 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                   resynch[10].synchc_inst                  |              ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_enable__11_HD90 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                   resynch[11].synchc_inst                  |              ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_enable__12_HD91 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                   resynch[12].synchc_inst                  |              ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_enable__13_HD92 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                   resynch[13].synchc_inst                  |              ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_enable__14_HD93 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                   resynch[14].synchc_inst                  |              ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_enable__15_HD94 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                   resynch[15].synchc_inst                  |              ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_enable__16_HD95 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                   resynch[1].synchc_inst                   |               ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_enable__2_HD96 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                   resynch[2].synchc_inst                   |               ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_enable__3_HD97 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                   resynch[3].synchc_inst                   |               ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_enable__4_HD98 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                   resynch[4].synchc_inst                   |               ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_enable__5_HD99 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                   resynch[5].synchc_inst                   |              ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_enable__6_HD100 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                   resynch[6].synchc_inst                   |              ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_enable__7_HD101 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                   resynch[7].synchc_inst                   |              ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_enable__8_HD102 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                   resynch[8].synchc_inst                   |              ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_enable__9_HD103 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                   resynch[9].synchc_inst                   |             ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_enable__10_HD104 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                 rx_pcs_i                                   |                              ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_rx_pcs_HD105 |        209 |        209 |       0 |    0 |   223 |      0 |      0 |          0 |
|                   (rx_pcs_i)                               |                              ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_rx_pcs_HD105 |          6 |          6 |       0 |    0 |    71 |      0 |      0 |          0 |
|                   pcs_descramble_i                         |                      ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_pcs_descramble_HD106 |         38 |         38 |       0 |    0 |    58 |      0 |      0 |          0 |
|                   rx_ber_mon_fsm_i                         |                      ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_rx_ber_mon_fsm_HD107 |         54 |         54 |       0 |    0 |    26 |      0 |      0 |          0 |
|                   rx_block_lock_fsm_i                      |                   ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_rx_block_lock_fsm_HD108 |         28 |         28 |       0 |    0 |    21 |      0 |      0 |          0 |
|                   rx_decoder_i                             |                          ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_rx_decoder_HD109 |         67 |         67 |       0 |    0 |     6 |      0 |      0 |          0 |
|                   rx_pcs_fsm_i                             |                          ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_rx_pcs_fsm_HD110 |         16 |         16 |       0 |    0 |    35 |      0 |      0 |          0 |
|                   synch_signal_ok                          |                     ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_32_HD112 |          1 |          1 |       0 |    0 |     6 |      0 |      0 |          0 |
|                 tx_pcs_i                                   |                              ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_tx_pcs_HD113 |        524 |        524 |       0 |    0 |   437 |      0 |      0 |          0 |
|                   pcs_scramble_i                           |                        ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_pcs_scramble_HD114 |         84 |         84 |       0 |    0 |    58 |      0 |      0 |          0 |
|                   tx_encoder_i                             |                          ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_tx_encoder_HD115 |        437 |        437 |       0 |    0 |   310 |      0 |      0 |          0 |
|                   tx_pcs_fsm_i                             |                          ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_tx_pcs_fsm_HD116 |          3 |          3 |       0 |    0 |    69 |      0 |      0 |          0 |
|               rxusrclk2_coreclk_resyncs_i                  |                           ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_g_resyncs_HD117 |          1 |          1 |       0 |    0 |     6 |      0 |      0 |          0 |
|                 resynch[0].synch_inst                      |                     ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_29_HD118 |          1 |          1 |       0 |    0 |     6 |      0 |      0 |          0 |
|               synch_4                                      |                     ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_24_HD121 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|       ten_gig_eth_pcs_pma_1_local_clock_reset_block        |                                           ten_gig_eth_pcs_pma_1_local_clock_and_reset_HD127 |         12 |         12 |       0 |    0 |    81 |      0 |      0 |          0 |
|         (ten_gig_eth_pcs_pma_1_local_clock_reset_block)    |                                           ten_gig_eth_pcs_pma_1_local_clock_and_reset_HD127 |          2 |          2 |       0 |    0 |    25 |      0 |      0 |          0 |
|         areset_rxusrclk2_sync_i                            |                                           ten_gig_eth_pcs_pma_1_ff_synchronizer_rst_7_HD128 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|         coreclk_areset_sync_i                              |                                           ten_gig_eth_pcs_pma_1_ff_synchronizer_rst_8_HD129 |          1 |          1 |       0 |    0 |     6 |      0 |      0 |          0 |
|         coreclk_reset_rx_sync_i                            |                                           ten_gig_eth_pcs_pma_1_ff_synchronizer_rst_9_HD130 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|         coreclk_reset_tx_sync_i                            |                                          ten_gig_eth_pcs_pma_1_ff_synchronizer_rst_10_HD131 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|         gtrxreset_rxusrclk2_sync_i                         |                                          ten_gig_eth_pcs_pma_1_ff_synchronizer_rst_13_HD134 |          2 |          2 |       0 |    0 |     6 |      0 |      0 |          0 |
|         pma_resetout_rising_rxusrclk2_sync_i               |                                          ten_gig_eth_pcs_pma_1_ff_synchronizer_rst_14_HD135 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|         rxreset_rxusrclk2_sync_i                           |                                          ten_gig_eth_pcs_pma_1_ff_synchronizer_rst_15_HD136 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|         signal_detect_coreclk_sync_i                       |                                              ten_gig_eth_pcs_pma_1_ff_synchronizer_17_HD138 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|         sim_speedup_controller_inst                        |                                          ten_gig_eth_pcs_pma_1_sim_speedup_controller_HD140 |          7 |          7 |       0 |    0 |     0 |      0 |      0 |          0 |
|         txreset_txusrclk2_sync_i                           |                             ten_gig_eth_pcs_pma_1_ff_synchronizer_rst__parameterized0_HD141 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |          0 |
|   sfp_4_pcs_pma_inst                                       |                                                                 ten_gig_eth_pcs_pma_1_HD142 |       1019 |        975 |      44 |    0 |  1701 |      0 |      0 |          0 |
|     inst                                                   |                                                           ten_gig_eth_pcs_pma_1_block_HD143 |       1019 |        975 |      44 |    0 |  1701 |      0 |      0 |          0 |
|       (inst)                                               |                                                           ten_gig_eth_pcs_pma_1_block_HD143 |         35 |         35 |       0 |    0 |    78 |      0 |      0 |          0 |
|       cable_pull_coreclk_sync_i                            |                                                 ten_gig_eth_pcs_pma_1_ff_synchronizer_HD144 |          1 |          1 |       0 |    0 |     6 |      0 |      0 |          0 |
|       cable_pull_logic_i                                   |                                                ten_gig_eth_pcs_pma_1_cable_pull_logic_HD145 |         79 |         79 |       0 |    0 |    99 |      0 |      0 |          0 |
|         (cable_pull_logic_i)                               |                                                ten_gig_eth_pcs_pma_1_cable_pull_logic_HD145 |         73 |         73 |       0 |    0 |    75 |      0 |      0 |          0 |
|         cable_pull_reset_rising_rxusrclk2_sync_i           |                                          ten_gig_eth_pcs_pma_1_ff_synchronizer_rst_19_HD146 |          2 |          2 |       0 |    0 |     6 |      0 |      0 |          0 |
|         cable_pull_reset_sync_i                            |                                              ten_gig_eth_pcs_pma_1_ff_synchronizer_20_HD147 |          1 |          1 |       0 |    0 |     6 |      0 |      0 |          0 |
|         cable_unpull_reset_rising_rxusrclk2_sync_i         |                                          ten_gig_eth_pcs_pma_1_ff_synchronizer_rst_21_HD148 |          3 |          3 |       0 |    0 |     6 |      0 |      0 |          0 |
|         cable_unpull_reset_sync_i                          |                                              ten_gig_eth_pcs_pma_1_ff_synchronizer_22_HD149 |          1 |          1 |       0 |    0 |     6 |      0 |      0 |          0 |
|       gt0_gtwizard_10gbaser_multi_gt_i                     |                                  ten_gig_eth_pcs_pma_1_gtwizard_gth_10gbaser_multi_GT_HD150 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |          0 |
|         gt0_gtwizard_gth_10gbaser_i                        |                                        ten_gig_eth_pcs_pma_1_gtwizard_gth_10gbaser_GT_HD151 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |          0 |
|       gt0_rxresetdone_i_reg_rxusrclk2_sync_i               |                                               ten_gig_eth_pcs_pma_1_ff_synchronizer_0_HD152 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|       gt0_rxresetdone_i_sync_i                             |                                               ten_gig_eth_pcs_pma_1_ff_synchronizer_1_HD153 |          1 |          1 |       0 |    0 |     6 |      0 |      0 |          0 |
|       gt0_txresetdone_i_sync_i                             |                                               ten_gig_eth_pcs_pma_1_ff_synchronizer_2_HD154 |          1 |          1 |       0 |    0 |     6 |      0 |      0 |          0 |
|       gtrxreset_coreclk_sync_i                             |                                             ten_gig_eth_pcs_pma_1_ff_synchronizer_rst_HD155 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|       qplllock_coreclk_sync_i                              |                             ten_gig_eth_pcs_pma_1_ff_synchronizer_rst__parameterized1_HD156 |          2 |          2 |       0 |    0 |     6 |      0 |      0 |          0 |
|       qplllock_rxusrclk2_sync_i                            |                           ten_gig_eth_pcs_pma_1_ff_synchronizer_rst__parameterized1_3_HD157 |          1 |          1 |       0 |    0 |     6 |      0 |      0 |          0 |
|       qplllock_txusrclk2_sync_i                            |                           ten_gig_eth_pcs_pma_1_ff_synchronizer_rst__parameterized1_4_HD158 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|       signal_detect_coreclk_sync_i                         |                                               ten_gig_eth_pcs_pma_1_ff_synchronizer_5_HD159 |          1 |          1 |       0 |    0 |     6 |      0 |      0 |          0 |
|       signal_detect_rxusrclk2_sync_i                       |                                               ten_gig_eth_pcs_pma_1_ff_synchronizer_6_HD160 |          1 |          1 |       0 |    0 |     6 |      0 |      0 |          0 |
|       ten_gig_eth_pcs_pma_1_core                           |                                     ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_HD161 |        884 |        840 |      44 |    0 |  1383 |      0 |      0 |          0 |
|         ten_gig_eth_pcs_pma_inst                           |                             ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_wrapper_HD162 |        884 |        840 |      44 |    0 |  1383 |      0 |      0 |          0 |
|           G_IS_BASER.ten_gig_eth_pcs_pma_inst              |                           ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_baser_gen_HD163 |        884 |        840 |      44 |    0 |  1383 |      0 |      0 |          0 |
|             BASER.ten_gig_eth_pcs_pma_inst                 |                           ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_baser_top_HD164 |        884 |        840 |      44 |    0 |  1383 |      0 |      0 |          0 |
|               (BASER.ten_gig_eth_pcs_pma_inst)             |                           ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_baser_top_HD164 |          8 |          8 |       0 |    0 |   297 |      0 |      0 |          0 |
|               G_7SERIES_RXRATECOUNTER.rxratecounter_i      |                       ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_rxratecounter_HD165 |          2 |          2 |       0 |    0 |    75 |      0 |      0 |          0 |
|               G_7SERIES_TXFIFO.txratefifo_i                |                          ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_txratefifo_HD166 |        115 |         71 |      44 |    0 |   149 |      0 |      0 |          0 |
|                 (G_7SERIES_TXFIFO.txratefifo_i)            |                          ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_txratefifo_HD166 |         46 |         46 |       0 |    0 |     8 |      0 |      0 |          0 |
|                 asynch_fifo_i                              |                         ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_asynch_fifo_HD167 |         69 |         25 |      44 |    0 |   141 |      0 |      0 |          0 |
|                   (asynch_fifo_i)                          |                         ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_asynch_fifo_HD167 |         24 |         24 |       0 |    0 |    75 |      0 |      0 |          0 |
|                   dp_ram_i                                 |                              ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_dp_ram_HD168 |         46 |          2 |      44 |    0 |    66 |      0 |      0 |          0 |
|               coreclk_rxusrclk2_resets_resyncs_i           |                        ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_HD169 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|               coreclk_rxusrclk2_resyncs2_i                 |                        ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_g_resyncs_en_HD170 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                 resynch[0].synch_inst                      |                 ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_enable_HD171 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|               coreclk_rxusrclk2_resyncs_i                  | ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_coherent_resyncs_en__parameterized0_HD172 |          5 |          5 |       0 |    0 |    32 |      0 |      0 |          0 |
|                 (coreclk_rxusrclk2_resyncs_i)              | ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_coherent_resyncs_en__parameterized0_HD172 |          5 |          5 |       0 |    0 |     8 |      0 |      0 |          0 |
|                 resynch[0].synchc_inst                     |             ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_enable__17_HD173 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                 resynch[1].synchc_inst                     |             ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_enable__18_HD174 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                 resynch[2].synchc_inst                     |             ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_enable__19_HD175 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                 resynch[3].synchc_inst                     |             ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_enable__20_HD176 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|               coreclk_txusrclk2_resyncs_i                  |           ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_g_resyncs__parameterized0_HD177 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                 resynch[0].synch_inst                      |                     ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_53_HD178 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                 resynch[1].synch_inst                      |                     ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_54_HD179 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|               ebuff_gen.rx_elastic_buffer_i                |              ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_elastic_buffer_wrapper_HD180 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               management_inst                              |                      ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_management_top_HD191 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 ieee_registers_i                           |                      ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_ieee_registers_HD198 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   common_reg_block                         |               ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_common_ieee_registers_HD199 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|                     reg_3_0_15                             |                       ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_g_register_39_HD204 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |          0 |
|                     reg_3_32_0                             |       ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_g_register__parameterized5_41_HD206 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                 management_cs_i                            |                       ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_management_cs_HD216 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   ipif_access_inst                         |                      ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_cs_ipif_access_HD217 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               pcs_top_i                                    |                             ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_pcs_top_HD226 |        752 |        752 |       0 |    0 |   792 |      0 |      0 |          0 |
|                 (pcs_top_i)                                |                             ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_pcs_top_HD226 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 coreclk_rxusrclk2_timer_125us_resync       |                 ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_coherent_resyncs_en_HD227 |         22 |         22 |       0 |    0 |   130 |      0 |      0 |          0 |
|                   (coreclk_rxusrclk2_timer_125us_resync)   |                 ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_coherent_resyncs_en_HD227 |         22 |         22 |       0 |    0 |    34 |      0 |      0 |          0 |
|                   resynch[0].synchc_inst                   |              ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_enable__1_HD228 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                   resynch[10].synchc_inst                  |             ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_enable__11_HD229 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                   resynch[11].synchc_inst                  |             ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_enable__12_HD230 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                   resynch[12].synchc_inst                  |             ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_enable__13_HD231 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                   resynch[13].synchc_inst                  |             ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_enable__14_HD232 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                   resynch[14].synchc_inst                  |             ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_enable__15_HD233 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                   resynch[15].synchc_inst                  |             ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_enable__16_HD234 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                   resynch[1].synchc_inst                   |              ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_enable__2_HD235 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                   resynch[2].synchc_inst                   |              ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_enable__3_HD236 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                   resynch[3].synchc_inst                   |              ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_enable__4_HD237 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                   resynch[4].synchc_inst                   |              ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_enable__5_HD238 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                   resynch[5].synchc_inst                   |              ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_enable__6_HD239 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                   resynch[6].synchc_inst                   |              ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_enable__7_HD240 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                   resynch[7].synchc_inst                   |              ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_enable__8_HD241 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                   resynch[8].synchc_inst                   |              ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_enable__9_HD242 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                   resynch[9].synchc_inst                   |             ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_enable__10_HD243 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                 rx_pcs_i                                   |                              ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_rx_pcs_HD244 |        206 |        206 |       0 |    0 |   223 |      0 |      0 |          0 |
|                   (rx_pcs_i)                               |                              ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_rx_pcs_HD244 |          6 |          6 |       0 |    0 |    71 |      0 |      0 |          0 |
|                   pcs_descramble_i                         |                      ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_pcs_descramble_HD245 |         38 |         38 |       0 |    0 |    58 |      0 |      0 |          0 |
|                   rx_ber_mon_fsm_i                         |                      ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_rx_ber_mon_fsm_HD246 |         53 |         53 |       0 |    0 |    26 |      0 |      0 |          0 |
|                   rx_block_lock_fsm_i                      |                   ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_rx_block_lock_fsm_HD247 |         28 |         28 |       0 |    0 |    21 |      0 |      0 |          0 |
|                   rx_decoder_i                             |                          ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_rx_decoder_HD248 |         64 |         64 |       0 |    0 |     6 |      0 |      0 |          0 |
|                   rx_pcs_fsm_i                             |                          ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_rx_pcs_fsm_HD249 |         16 |         16 |       0 |    0 |    35 |      0 |      0 |          0 |
|                   synch_signal_ok                          |                     ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_32_HD251 |          1 |          1 |       0 |    0 |     6 |      0 |      0 |          0 |
|                 tx_pcs_i                                   |                              ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_tx_pcs_HD252 |        524 |        524 |       0 |    0 |   437 |      0 |      0 |          0 |
|                   pcs_scramble_i                           |                        ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_pcs_scramble_HD253 |         84 |         84 |       0 |    0 |    58 |      0 |      0 |          0 |
|                   tx_encoder_i                             |                          ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_tx_encoder_HD254 |        437 |        437 |       0 |    0 |   310 |      0 |      0 |          0 |
|                   tx_pcs_fsm_i                             |                          ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_tx_pcs_fsm_HD255 |          3 |          3 |       0 |    0 |    69 |      0 |      0 |          0 |
|               rxusrclk2_coreclk_resyncs_i                  |                           ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_g_resyncs_HD256 |          1 |          1 |       0 |    0 |     6 |      0 |      0 |          0 |
|                 resynch[0].synch_inst                      |                     ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_29_HD257 |          1 |          1 |       0 |    0 |     6 |      0 |      0 |          0 |
|               synch_4                                      |                     ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_synchronizer_24_HD260 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|       ten_gig_eth_pcs_pma_1_local_clock_reset_block        |                                           ten_gig_eth_pcs_pma_1_local_clock_and_reset_HD266 |         12 |         12 |       0 |    0 |    81 |      0 |      0 |          0 |
|         (ten_gig_eth_pcs_pma_1_local_clock_reset_block)    |                                           ten_gig_eth_pcs_pma_1_local_clock_and_reset_HD266 |          2 |          2 |       0 |    0 |    25 |      0 |      0 |          0 |
|         areset_rxusrclk2_sync_i                            |                                           ten_gig_eth_pcs_pma_1_ff_synchronizer_rst_7_HD267 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|         coreclk_areset_sync_i                              |                                           ten_gig_eth_pcs_pma_1_ff_synchronizer_rst_8_HD268 |          1 |          1 |       0 |    0 |     6 |      0 |      0 |          0 |
|         coreclk_reset_rx_sync_i                            |                                           ten_gig_eth_pcs_pma_1_ff_synchronizer_rst_9_HD269 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|         coreclk_reset_tx_sync_i                            |                                          ten_gig_eth_pcs_pma_1_ff_synchronizer_rst_10_HD270 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|         gtrxreset_rxusrclk2_sync_i                         |                                          ten_gig_eth_pcs_pma_1_ff_synchronizer_rst_13_HD273 |          2 |          2 |       0 |    0 |     6 |      0 |      0 |          0 |
|         pma_resetout_rising_rxusrclk2_sync_i               |                                          ten_gig_eth_pcs_pma_1_ff_synchronizer_rst_14_HD274 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|         rxreset_rxusrclk2_sync_i                           |                                          ten_gig_eth_pcs_pma_1_ff_synchronizer_rst_15_HD275 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|         signal_detect_coreclk_sync_i                       |                                              ten_gig_eth_pcs_pma_1_ff_synchronizer_17_HD277 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|         sim_speedup_controller_inst                        |                                          ten_gig_eth_pcs_pma_1_sim_speedup_controller_HD279 |          7 |          7 |       0 |    0 |     0 |      0 |      0 |          0 |
|         txreset_txusrclk2_sync_i                           |                             ten_gig_eth_pcs_pma_1_ff_synchronizer_rst__parameterized0_HD280 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |          0 |
|   si5324_i2c_init_inst                                     |                                                                             si5324_i2c_init |         82 |         82 |       0 |    0 |    59 |      0 |      0 |          0 |
|   si5324_i2c_master_inst                                   |                                                                                  i2c_master |         99 |         99 |       0 |    0 |    58 |      0 |      0 |          0 |
|   sync_reset_125mhz_inst                                   |                                                                       sync_reset__xdcDup__1 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |          0 |
|   sync_reset_156mhz_inst                                   |                                                                       sync_reset__xdcDup__2 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |          0 |
|   sync_reset_sfp_inst                                      |                                                                                  sync_reset |          0 |          0 |       0 |    0 |     4 |      0 |      0 |          0 |
+------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


