{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682215773679 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682215773682 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 23 10:09:33 2023 " "Processing started: Sun Apr 23 10:09:33 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682215773682 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682215773682 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DDS_test -c DDS_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off DDS_test -c DDS_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682215773682 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1682215773940 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1682215773940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_test.v 1 1 " "Found 1 design units, including 1 entities, in source file dds_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDS_test " "Found entity 1: DDS_test" {  } { { "DDS_test.v" "" { Text "D:/WORK/new/DDS_test/DDS_test.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682215780388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682215780388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lookup_table.v 1 1 " "Found 1 design units, including 1 entities, in source file lookup_table.v" { { "Info" "ISGN_ENTITY_NAME" "1 lookup_table " "Found entity 1: lookup_table" {  } { { "lookup_table.v" "" { Text "D:/WORK/new/DDS_test/lookup_table.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682215780389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682215780389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sine_table.v 1 1 " "Found 1 design units, including 1 entities, in source file sine_table.v" { { "Info" "ISGN_ENTITY_NAME" "1 sine_table " "Found entity 1: sine_table" {  } { { "sine_table.v" "" { Text "D:/WORK/new/DDS_test/sine_table.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682215780390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682215780390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.v" "" { Text "D:/WORK/new/DDS_test/Decoder.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682215780391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682215780391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Encoder " "Found entity 1: Encoder" {  } { { "Encoder.v" "" { Text "D:/WORK/new/DDS_test/Encoder.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682215780392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682215780392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file dds_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDS_generator " "Found entity 1: DDS_generator" {  } { { "DDS_generator.v" "" { Text "D:/WORK/new/DDS_test/DDS_generator.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682215780393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682215780393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 Debounce " "Found entity 1: Debounce" {  } { { "output_files/Debounce.v" "" { Text "D:/WORK/new/DDS_test/output_files/Debounce.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682215780394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682215780394 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/OLED_driver.v " "Can't analyze file -- file output_files/OLED_driver.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1682215780395 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CMD cmd OLED_driver.v(42) " "Verilog HDL Declaration information at OLED_driver.v(42): object \"CMD\" differs only in case from object \"cmd\" in the same scope" {  } { { "OLED_driver.v" "" { Text "D:/WORK/new/DDS_test/OLED_driver.v" 42 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682215780396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oled_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file oled_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 OLED_driver " "Found entity 1: OLED_driver" {  } { { "OLED_driver.v" "" { Text "D:/WORK/new/DDS_test/OLED_driver.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682215780397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682215780397 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "freq_100 DDS_test.v(85) " "Verilog HDL Implicit Net warning at DDS_test.v(85): created implicit net for \"freq_100\"" {  } { { "DDS_test.v" "" { Text "D:/WORK/new/DDS_test/DDS_test.v" 85 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682215780397 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "freq_10 DDS_test.v(86) " "Verilog HDL Implicit Net warning at DDS_test.v(86): created implicit net for \"freq_10\"" {  } { { "DDS_test.v" "" { Text "D:/WORK/new/DDS_test/DDS_test.v" 86 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682215780397 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "freq_1 DDS_test.v(87) " "Verilog HDL Implicit Net warning at DDS_test.v(87): created implicit net for \"freq_1\"" {  } { { "DDS_test.v" "" { Text "D:/WORK/new/DDS_test/DDS_test.v" 87 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682215780397 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dc1_10 DDS_test.v(88) " "Verilog HDL Implicit Net warning at DDS_test.v(88): created implicit net for \"dc1_10\"" {  } { { "DDS_test.v" "" { Text "D:/WORK/new/DDS_test/DDS_test.v" 88 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682215780397 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dc1_1 DDS_test.v(89) " "Verilog HDL Implicit Net warning at DDS_test.v(89): created implicit net for \"dc1_1\"" {  } { { "DDS_test.v" "" { Text "D:/WORK/new/DDS_test/DDS_test.v" 89 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682215780397 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dc1_01 DDS_test.v(90) " "Verilog HDL Implicit Net warning at DDS_test.v(90): created implicit net for \"dc1_01\"" {  } { { "DDS_test.v" "" { Text "D:/WORK/new/DDS_test/DDS_test.v" 90 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682215780397 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dc2_10 DDS_test.v(91) " "Verilog HDL Implicit Net warning at DDS_test.v(91): created implicit net for \"dc2_10\"" {  } { { "DDS_test.v" "" { Text "D:/WORK/new/DDS_test/DDS_test.v" 91 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682215780397 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dc2_1 DDS_test.v(92) " "Verilog HDL Implicit Net warning at DDS_test.v(92): created implicit net for \"dc2_1\"" {  } { { "DDS_test.v" "" { Text "D:/WORK/new/DDS_test/DDS_test.v" 92 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682215780397 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dc2_01 DDS_test.v(93) " "Verilog HDL Implicit Net warning at DDS_test.v(93): created implicit net for \"dc2_01\"" {  } { { "DDS_test.v" "" { Text "D:/WORK/new/DDS_test/DDS_test.v" 93 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682215780397 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DDS_test " "Elaborating entity \"DDS_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1682215780413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Encoder Encoder:u1 " "Elaborating entity \"Encoder\" for hierarchy \"Encoder:u1\"" {  } { { "DDS_test.v" "u1" { Text "D:/WORK/new/DDS_test/DDS_test.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682215780419 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A_state Encoder.v(59) " "Verilog HDL Always Construct warning at Encoder.v(59): variable \"A_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Encoder.v" "" { Text "D:/WORK/new/DDS_test/Encoder.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682215780420 "|DDS_test|Encoder:u1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "A_state Encoder.v(55) " "Verilog HDL Always Construct warning at Encoder.v(55): inferring latch(es) for variable \"A_state\", which holds its previous value in one or more paths through the always construct" {  } { { "Encoder.v" "" { Text "D:/WORK/new/DDS_test/Encoder.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682215780420 "|DDS_test|Encoder:u1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B_state Encoder.v(77) " "Verilog HDL Always Construct warning at Encoder.v(77): variable \"B_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Encoder.v" "" { Text "D:/WORK/new/DDS_test/Encoder.v" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682215780420 "|DDS_test|Encoder:u1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "B_state Encoder.v(73) " "Verilog HDL Always Construct warning at Encoder.v(73): inferring latch(es) for variable \"B_state\", which holds its previous value in one or more paths through the always construct" {  } { { "Encoder.v" "" { Text "D:/WORK/new/DDS_test/Encoder.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682215780420 "|DDS_test|Encoder:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_state Encoder.v(73) " "Inferred latch for \"B_state\" at Encoder.v(73)" {  } { { "Encoder.v" "" { Text "D:/WORK/new/DDS_test/Encoder.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682215780420 "|DDS_test|Encoder:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_state Encoder.v(55) " "Inferred latch for \"A_state\" at Encoder.v(55)" {  } { { "Encoder.v" "" { Text "D:/WORK/new/DDS_test/Encoder.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682215780420 "|DDS_test|Encoder:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debounce Debounce:u2 " "Elaborating entity \"Debounce\" for hierarchy \"Debounce:u2\"" {  } { { "DDS_test.v" "u2" { Text "D:/WORK/new/DDS_test/DDS_test.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682215780424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder Decoder:u3 " "Elaborating entity \"Decoder\" for hierarchy \"Decoder:u3\"" {  } { { "DDS_test.v" "u3" { Text "D:/WORK/new/DDS_test/DDS_test.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682215780428 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "f_increment Decoder.v(45) " "Verilog HDL Always Construct warning at Decoder.v(45): inferring latch(es) for variable \"f_increment\", which holds its previous value in one or more paths through the always construct" {  } { { "Decoder.v" "" { Text "D:/WORK/new/DDS_test/Decoder.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682215780428 "|DDS_test|Decoder:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f_increment\[0\] Decoder.v(45) " "Inferred latch for \"f_increment\[0\]\" at Decoder.v(45)" {  } { { "Decoder.v" "" { Text "D:/WORK/new/DDS_test/Decoder.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682215780428 "|DDS_test|Decoder:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f_increment\[1\] Decoder.v(45) " "Inferred latch for \"f_increment\[1\]\" at Decoder.v(45)" {  } { { "Decoder.v" "" { Text "D:/WORK/new/DDS_test/Decoder.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682215780428 "|DDS_test|Decoder:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f_increment\[2\] Decoder.v(45) " "Inferred latch for \"f_increment\[2\]\" at Decoder.v(45)" {  } { { "Decoder.v" "" { Text "D:/WORK/new/DDS_test/Decoder.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682215780428 "|DDS_test|Decoder:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DDS_generator DDS_generator:u4 " "Elaborating entity \"DDS_generator\" for hierarchy \"DDS_generator:u4\"" {  } { { "DDS_test.v" "u4" { Text "D:/WORK/new/DDS_test/DDS_test.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682215780432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lookup_table DDS_generator:u4\|lookup_table:lookup_table_uut " "Elaborating entity \"lookup_table\" for hierarchy \"DDS_generator:u4\|lookup_table:lookup_table_uut\"" {  } { { "DDS_generator.v" "lookup_table_uut" { Text "D:/WORK/new/DDS_test/DDS_generator.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682215780439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sine_table DDS_generator:u4\|lookup_table:lookup_table_uut\|sine_table:sine_table_uut " "Elaborating entity \"sine_table\" for hierarchy \"DDS_generator:u4\|lookup_table:lookup_table_uut\|sine_table:sine_table_uut\"" {  } { { "lookup_table.v" "sine_table_uut" { Text "D:/WORK/new/DDS_test/lookup_table.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682215780440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OLED_driver OLED_driver:u5 " "Elaborating entity \"OLED_driver\" for hierarchy \"OLED_driver:u5\"" {  } { { "DDS_test.v" "u5" { Text "D:/WORK/new/DDS_test/DDS_test.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682215780441 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem\[31..16\] 0 OLED_driver.v(45) " "Net \"mem\[31..16\]\" at OLED_driver.v(45) has no driver or initial value, using a default initial value '0'" {  } { { "OLED_driver.v" "" { Text "D:/WORK/new/DDS_test/OLED_driver.v" 45 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1682215780482 "|DDS_test|OLED_driver:u5"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "DDS_generator:u4\|lookup_table:lookup_table_uut\|sine_table:sine_table_uut\|Ram0 " "RAM logic \"DDS_generator:u4\|lookup_table:lookup_table_uut\|sine_table:sine_table_uut\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "sine_table.v" "Ram0" { Text "D:/WORK/new/DDS_test/sine_table.v" 19 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1682215781020 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1682215781020 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1682215781885 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:u1\|B_state " "Latch Encoder:u1\|B_state has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Encoder:u1\|key_b_r1 " "Ports D and ENA on the latch are fed by the same signal Encoder:u1\|key_b_r1" {  } { { "Encoder.v" "" { Text "D:/WORK/new/DDS_test/Encoder.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682215781893 ""}  } { { "Encoder.v" "" { Text "D:/WORK/new/DDS_test/Encoder.v" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682215781893 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:u1\|A_state " "Latch Encoder:u1\|A_state has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Encoder:u1\|key_a_r1 " "Ports D and ENA on the latch are fed by the same signal Encoder:u1\|key_a_r1" {  } { { "Encoder.v" "" { Text "D:/WORK/new/DDS_test/Encoder.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682215781893 ""}  } { { "Encoder.v" "" { Text "D:/WORK/new/DDS_test/Encoder.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682215781893 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Decoder.v" "" { Text "D:/WORK/new/DDS_test/Decoder.v" 34 -1 0 } } { "OLED_driver.v" "" { Text "D:/WORK/new/DDS_test/OLED_driver.v" 33 -1 0 } } { "OLED_driver.v" "" { Text "D:/WORK/new/DDS_test/OLED_driver.v" 35 -1 0 } } { "output_files/Debounce.v" "" { Text "D:/WORK/new/DDS_test/output_files/Debounce.v" 54 -1 0 } } { "output_files/Debounce.v" "" { Text "D:/WORK/new/DDS_test/output_files/Debounce.v" 60 -1 0 } } { "OLED_driver.v" "" { Text "D:/WORK/new/DDS_test/OLED_driver.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1682215781895 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1682215781895 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1682215783722 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1682215787170 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/WORK/new/DDS_test/output_files/DDS_test.map.smsg " "Generated suppressed messages file D:/WORK/new/DDS_test/output_files/DDS_test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682215787233 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1682215787339 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682215787339 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1062 " "Implemented 1062 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1682215787421 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1682215787421 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1042 " "Implemented 1042 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1682215787421 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1682215787421 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4920 " "Peak virtual memory: 4920 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682215787439 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 23 10:09:47 2023 " "Processing ended: Sun Apr 23 10:09:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682215787439 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682215787439 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682215787439 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682215787439 ""}
