#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001f57795e5a0 .scope module, "tb" "tb" 2 3;
 .timescale 0 0;
P_000001f5778275b0 .param/l "AWIDTH" 0 2 8, +C4<00000000000000000000000000000101>;
P_000001f5778275e8 .param/l "AWIDTH_INSTR" 0 2 6, +C4<00000000000000000000000000100000>;
P_000001f577827620 .param/l "DEPTH" 0 2 5, +C4<00000000000000000000000000100100>;
P_000001f577827658 .param/l "DWIDTH" 0 2 10, +C4<00000000000000000000000000100000>;
P_000001f577827690 .param/l "FUNCT_WIDTH" 0 2 9, +C4<00000000000000000000000000000011>;
P_000001f5778276c8 .param/l "IWIDTH" 0 2 4, +C4<00000000000000000000000000100000>;
P_000001f577827700 .param/l "PC_WIDTH" 0 2 7, +C4<00000000000000000000000000100000>;
v000001f5779c0d80_0 .net "fe_alu_value", 31 0, v000001f5779b74a0_0;  1 drivers
v000001f5779c0560_0 .var "fe_clk", 0 0;
v000001f5779bfa20_0 .var "fe_i_ce", 0 0;
v000001f5779bf840_0 .var "fe_i_flush", 0 0;
v000001f5779bf520_0 .var "fe_i_stall", 0 0;
v000001f5779bfc00_0 .net "fe_next_pc", 31 0, v000001f5779b7220_0;  1 drivers
v000001f5779c0100_0 .net "fe_o_addr_rd", 4 0, v000001f5779b84e0_0;  1 drivers
v000001f5779bff20_0 .net "fe_o_addr_rs1", 4 0, v000001f5779b72c0_0;  1 drivers
v000001f5779bf980_0 .net "fe_o_addr_rs2", 4 0, v000001f5779b7360_0;  1 drivers
v000001f5779bfac0_0 .net "fe_o_alu", 13 0, v000001f5779b7400_0;  1 drivers
v000001f5779bffc0_0 .net "fe_o_ce", 0 0, v000001f5779b1970_0;  1 drivers
v000001f5779bfca0_0 .net "fe_o_ce_n", 0 0, v000001f5779b8260_0;  1 drivers
v000001f5779bf160_0 .net "fe_o_data_rd", 31 0, L_000001f577915160;  1 drivers
v000001f5779bf660_0 .net "fe_o_data_rs1", 31 0, v000001f5779bea00_0;  1 drivers
v000001f5779bf700_0 .net "fe_o_data_rs2", 31 0, v000001f5779bce80_0;  1 drivers
v000001f5779c0920_0 .net "fe_o_flush_n", 0 0, v000001f5779bd600_0;  1 drivers
v000001f5779bfb60_0 .net "fe_o_funct3", 2 0, v000001f5779bda60_0;  1 drivers
v000001f5779bfd40_0 .net "fe_o_imm", 31 0, v000001f5779bd4c0_0;  1 drivers
v000001f5779c0060_0 .net "fe_o_opcode", 10 0, v000001f5779bdc40_0;  1 drivers
v000001f5779bf7a0_0 .net "fe_o_stall_n", 0 0, v000001f5779bd420_0;  1 drivers
v000001f5779c0c40_0 .net "fe_o_valid", 0 0, v000001f5779be5a0_0;  1 drivers
v000001f5779c0f60_0 .net "fe_pc_n", 31 0, v000001f5779be820_0;  1 drivers
v000001f5779bfde0_0 .var "fe_rst", 0 0;
v000001f5779c02e0_0 .net "fe_stall_alu", 0 0, v000001f5779bcfc0_0;  1 drivers
v000001f5779bf200_0 .net "fe_we_reg", 0 0, v000001f5779bd6a0_0;  1 drivers
v000001f5779bfe80_0 .var/i "i", 31 0;
S_000001f577827740 .scope task, "display" "display" 2 89, 2 89 0, S_000001f57795e5a0;
 .timescale 0 0;
v000001f577947040_0 .var/i "counter", 31 0;
E_000001f57792e4c0 .event posedge, v000001f577946140_0;
TD_tb.display ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f5779bfa20_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f5779bfe80_0, 0, 32;
T_0.0 ;
    %load/vec4 v000001f5779bfe80_0;
    %load/vec4 v000001f577947040_0;
    %cmp/s;
    %jmp/0xz T_0.1, 5;
    %wait E_000001f57792e4c0;
    %vpi_call 2 94 "$display", $time, " fe_o_ce = %b, fe_stall_alu = %b, fe_o_ce_n = %b, fe_o_flush_n = %b, fe_o_stall_n = %b, fe_pc_n = %0d, fe_next_pc = %0d, fe_o_funct3 = %b, fe_o_opcode = %b", v000001f5779bffc0_0, v000001f5779c02e0_0, v000001f5779bfca0_0, v000001f5779c0920_0, v000001f5779bf7a0_0, v000001f5779c0f60_0, v000001f5779bfc00_0, v000001f5779bfb60_0, v000001f5779c0060_0 {0 0 0};
    %vpi_call 2 95 "$display", $time, " fe_alu_value = %h, fe_o_imm = %h, fe_o_alu = %b", v000001f5779c0d80_0, v000001f5779bfd40_0, v000001f5779bfac0_0 {0 0 0};
    %vpi_call 2 96 "$display", $time, " Instr = %h", v000001f5779bd2e0_0 {0 0 0};
    %vpi_call 2 97 "$display", $time, " fe_o_addr_rs1 = %d, fe_o_addr_rs2 = %d", v000001f5779bff20_0, v000001f5779bf980_0 {0 0 0};
    %vpi_call 2 98 "$display", $time, " fe_o_data_rs1 = %0d, fe_o_data_rs2 = %0d", v000001f5779bf660_0, v000001f5779bf700_0 {0 0 0};
    %vpi_call 2 99 "$display", $time, " Write_enable = %b, valid = %b", v000001f5779bf200_0, v000001f5779c0c40_0 {0 0 0};
    %vpi_call 2 100 "$display", $time, " fe_o_addr_rd = %d", v000001f5779c0100_0 {0 0 0};
    %vpi_call 2 101 "$display", $time, " ", "fe_o_data_rd = %d\012", v000001f5779bf160_0 {0 0 0};
    %wait E_000001f57792e4c0;
    %load/vec4 v000001f5779bfe80_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f5779bfe80_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %wait E_000001f57792e4c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f5779bfa20_0, 0, 1;
    %end;
S_000001f57787f740 .scope module, "fe" "fetch_execute" 2 42, 3 6 0, S_000001f57795e5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "fe_clk";
    .port_info 1 /INPUT 1 "fe_rst";
    .port_info 2 /INPUT 1 "fe_i_ce";
    .port_info 3 /INPUT 1 "fe_i_stall";
    .port_info 4 /INPUT 1 "fe_i_flush";
    .port_info 5 /OUTPUT 14 "fe_o_alu";
    .port_info 6 /OUTPUT 11 "fe_o_opcode";
    .port_info 7 /OUTPUT 5 "fe_o_addr_rd";
    .port_info 8 /OUTPUT 32 "fe_o_data_rd";
    .port_info 9 /OUTPUT 3 "fe_o_funct3";
    .port_info 10 /OUTPUT 32 "fe_o_imm";
    .port_info 11 /OUTPUT 32 "fe_next_pc";
    .port_info 12 /OUTPUT 32 "fe_pc_n";
    .port_info 13 /OUTPUT 32 "fe_alu_value";
    .port_info 14 /OUTPUT 1 "fe_o_stall_n";
    .port_info 15 /OUTPUT 1 "fe_o_flush_n";
    .port_info 16 /OUTPUT 1 "fe_o_ce_n";
    .port_info 17 /OUTPUT 1 "fe_stall_alu";
    .port_info 18 /OUTPUT 1 "fe_o_ce";
    .port_info 19 /OUTPUT 32 "fe_o_data_rs1";
    .port_info 20 /OUTPUT 32 "fe_o_data_rs2";
    .port_info 21 /OUTPUT 5 "fe_o_addr_rs1";
    .port_info 22 /OUTPUT 5 "fe_o_addr_rs2";
    .port_info 23 /OUTPUT 1 "fe_o_valid";
    .port_info 24 /OUTPUT 1 "fe_we_reg";
P_000001f57787f8d0 .param/l "AWIDTH" 0 3 11, +C4<00000000000000000000000000000101>;
P_000001f57787f908 .param/l "AWIDTH_INSTR" 0 3 9, +C4<00000000000000000000000000100000>;
P_000001f57787f940 .param/l "DEPTH" 0 3 8, +C4<00000000000000000000000000100100>;
P_000001f57787f978 .param/l "DWIDTH" 0 3 13, +C4<00000000000000000000000000100000>;
P_000001f57787f9b0 .param/l "FUNCT_WIDTH" 0 3 12, +C4<00000000000000000000000000000011>;
P_000001f57787f9e8 .param/l "IWIDTH" 0 3 7, +C4<00000000000000000000000000100000>;
P_000001f57787fa20 .param/l "PC_WIDTH" 0 3 10, +C4<00000000000000000000000000100000>;
L_000001f577915160 .functor BUFZ 32, v000001f5779bd9c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001f5779bdb00_0 .net "ex_change_pc", 0 0, v000001f5779be3c0_0;  1 drivers
v000001f5779bcd40_0 .net "ex_data_rd", 31 0, v000001f5779bd9c0_0;  1 drivers
v000001f5779bdba0_0 .net "fe_alu_value", 31 0, v000001f5779b74a0_0;  alias, 1 drivers
v000001f5779beb40_0 .net "fe_clk", 0 0, v000001f5779c0560_0;  1 drivers
v000001f5779be1e0_0 .net "fe_i_addr_rd", 4 0, v000001f577946460_0;  1 drivers
v000001f5779bcf20_0 .net "fe_i_addr_rs1", 4 0, v000001f577919760_0;  1 drivers
v000001f5779bd740_0 .net "fe_i_addr_rs2", 4 0, v000001f5779b1b50_0;  1 drivers
v000001f5779bd7e0_0 .net "fe_i_alu", 13 0, v000001f5779b1290_0;  1 drivers
v000001f5779bd060_0 .net "fe_i_ce", 0 0, v000001f5779bfa20_0;  1 drivers
v000001f5779bd100_0 .net "fe_i_data_rs1", 31 0, v000001f5779b20f0_0;  1 drivers
v000001f5779bd1a0_0 .net "fe_i_data_rs2", 31 0, v000001f5779b24b0_0;  1 drivers
v000001f5779be320_0 .net "fe_i_flush", 0 0, v000001f5779bf840_0;  1 drivers
v000001f5779bd240_0 .net "fe_i_funct3", 2 0, v000001f5779b29b0_0;  1 drivers
v000001f5779bd380_0 .net "fe_i_imm", 31 0, v000001f5779b16f0_0;  1 drivers
v000001f5779bd2e0_0 .net "fe_i_instr_fetch", 31 0, v000001f5779b2e40_0;  1 drivers
v000001f5779bd560_0 .net "fe_i_opcode", 10 0, v000001f5779b1e70_0;  1 drivers
v000001f5779bd880_0 .net "fe_i_stall", 0 0, v000001f5779bf520_0;  1 drivers
v000001f5779bd920_0 .net "fe_next_pc", 31 0, v000001f5779b7220_0;  alias, 1 drivers
v000001f5779c0880_0 .net "fe_o_addr_rd", 4 0, v000001f5779b84e0_0;  alias, 1 drivers
v000001f5779c0ba0_0 .net "fe_o_addr_rs1", 4 0, v000001f5779b72c0_0;  alias, 1 drivers
v000001f5779bf5c0_0 .net "fe_o_addr_rs2", 4 0, v000001f5779b7360_0;  alias, 1 drivers
v000001f5779c06a0_0 .net "fe_o_alu", 13 0, v000001f5779b7400_0;  alias, 1 drivers
v000001f5779c0e20_0 .net "fe_o_ce", 0 0, v000001f5779b1970_0;  alias, 1 drivers
v000001f5779c0ec0_0 .net "fe_o_ce_n", 0 0, v000001f5779b8260_0;  alias, 1 drivers
v000001f5779bf2a0_0 .net "fe_o_data_rd", 31 0, L_000001f577915160;  alias, 1 drivers
v000001f5779c0740_0 .net "fe_o_data_rs1", 31 0, v000001f5779bea00_0;  alias, 1 drivers
v000001f5779c0420_0 .net "fe_o_data_rs2", 31 0, v000001f5779bce80_0;  alias, 1 drivers
v000001f5779c0a60_0 .net "fe_o_flush", 0 0, L_000001f577913f70;  1 drivers
v000001f5779bf0c0_0 .net "fe_o_flush_n", 0 0, v000001f5779bd600_0;  alias, 1 drivers
v000001f5779c0ce0_0 .net "fe_o_funct3", 2 0, v000001f5779bda60_0;  alias, 1 drivers
v000001f5779bf8e0_0 .net "fe_o_imm", 31 0, v000001f5779bd4c0_0;  alias, 1 drivers
v000001f5779c0240_0 .net "fe_o_opcode", 10 0, v000001f5779bdc40_0;  alias, 1 drivers
v000001f5779bf480_0 .net "fe_o_stall", 0 0, L_000001f577915240;  1 drivers
v000001f5779c0380_0 .net "fe_o_stall_n", 0 0, v000001f5779bd420_0;  alias, 1 drivers
v000001f5779c09c0_0 .net "fe_o_valid", 0 0, v000001f5779be5a0_0;  alias, 1 drivers
v000001f5779bf340_0 .net "fe_pc", 31 0, v000001f5779b2af0_0;  1 drivers
v000001f5779c0600_0 .net "fe_pc_n", 31 0, v000001f5779be820_0;  alias, 1 drivers
v000001f5779c0b00_0 .net "fe_rst", 0 0, v000001f5779bfde0_0;  1 drivers
v000001f5779c04c0_0 .net "fe_stall_alu", 0 0, v000001f5779bcfc0_0;  alias, 1 drivers
v000001f5779c07e0_0 .net "fe_we_reg", 0 0, v000001f5779bd6a0_0;  alias, 1 drivers
S_000001f57782bd40 .scope module, "c" "connect" 3 78, 4 6 0, S_000001f57787f740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "c_clk";
    .port_info 1 /INPUT 1 "c_rst";
    .port_info 2 /INPUT 1 "fi_i_stall";
    .port_info 3 /INPUT 1 "fi_i_flush";
    .port_info 4 /INPUT 1 "fi_i_ce";
    .port_info 5 /OUTPUT 32 "fi_o_instr_fetch";
    .port_info 6 /OUTPUT 32 "ds_data_out_rs2";
    .port_info 7 /OUTPUT 32 "ds_data_out_rs1";
    .port_info 8 /INPUT 32 "ds_data_in_rd";
    .port_info 9 /OUTPUT 11 "ds_o_opcode";
    .port_info 10 /OUTPUT 14 "ds_o_alu";
    .port_info 11 /OUTPUT 32 "ds_o_imm";
    .port_info 12 /OUTPUT 3 "ds_o_funct3";
    .port_info 13 /OUTPUT 5 "ds_o_addr_rd_p";
    .port_info 14 /OUTPUT 5 "ds_o_addr_rs1_p";
    .port_info 15 /OUTPUT 5 "ds_o_addr_rs2_p";
    .port_info 16 /INPUT 1 "ds_we";
    .port_info 17 /OUTPUT 1 "ds_o_ce";
    .port_info 18 /OUTPUT 1 "ds_o_stall";
    .port_info 19 /OUTPUT 1 "ds_o_flush";
    .port_info 20 /OUTPUT 32 "ds_o_pc";
P_000001f5778ce2e0 .param/l "AWIDTH" 0 4 11, +C4<00000000000000000000000000000101>;
P_000001f5778ce318 .param/l "AWIDTH_INSTR" 0 4 9, +C4<00000000000000000000000000100000>;
P_000001f5778ce350 .param/l "DEPTH" 0 4 8, +C4<00000000000000000000000000100100>;
P_000001f5778ce388 .param/l "DWIDTH" 0 4 13, +C4<00000000000000000000000000100000>;
P_000001f5778ce3c0 .param/l "FUNCT_WIDTH" 0 4 12, +C4<00000000000000000000000000000011>;
P_000001f5778ce3f8 .param/l "IWIDTH" 0 4 7, +C4<00000000000000000000000000100000>;
P_000001f5778ce430 .param/l "PC_WIDTH" 0 4 10, +C4<00000000000000000000000000100000>;
v000001f5779b6750_0 .net "c_clk", 0 0, v000001f5779c0560_0;  alias, 1 drivers
v000001f5779b5a30_0 .net "c_rst", 0 0, v000001f5779bfde0_0;  alias, 1 drivers
v000001f5779b4db0_0 .net "ds_data_in_rd", 31 0, v000001f5779bd9c0_0;  alias, 1 drivers
v000001f5779b4e50_0 .net "ds_data_out_rs1", 31 0, v000001f5779b20f0_0;  alias, 1 drivers
v000001f5779b6430_0 .net "ds_data_out_rs2", 31 0, v000001f5779b24b0_0;  alias, 1 drivers
v000001f5779b4ef0_0 .net "ds_o_addr_rd_p", 4 0, v000001f577946460_0;  alias, 1 drivers
v000001f5779b6070_0 .net "ds_o_addr_rs1_p", 4 0, v000001f577919760_0;  alias, 1 drivers
v000001f5779b5210_0 .net "ds_o_addr_rs2_p", 4 0, v000001f5779b1b50_0;  alias, 1 drivers
v000001f5779b52b0_0 .net "ds_o_alu", 13 0, v000001f5779b1290_0;  alias, 1 drivers
v000001f5779b6a70_0 .net "ds_o_ce", 0 0, v000001f5779b1970_0;  alias, 1 drivers
v000001f5779b5490_0 .net "ds_o_exception", 3 0, v000001f5779b0c50_0;  1 drivers
v000001f5779b6110_0 .net "ds_o_flush", 0 0, L_000001f577913f70;  alias, 1 drivers
v000001f5779b61b0_0 .net "ds_o_funct3", 2 0, v000001f5779b29b0_0;  alias, 1 drivers
v000001f5779b6250_0 .net "ds_o_imm", 31 0, v000001f5779b16f0_0;  alias, 1 drivers
v000001f5779b5350_0 .net "ds_o_opcode", 10 0, v000001f5779b1e70_0;  alias, 1 drivers
v000001f5779b4f90_0 .net "ds_o_pc", 31 0, v000001f5779b2af0_0;  alias, 1 drivers
v000001f5779b5030_0 .net "ds_o_stall", 0 0, L_000001f577915240;  alias, 1 drivers
v000001f5779b62f0_0 .net "ds_we", 0 0, v000001f5779bd6a0_0;  alias, 1 drivers
o000001f5779603e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001f5779b6390_0 .net "fi_alu_pc_value", 31 0, o000001f5779603e8;  0 drivers
o000001f577960418 .functor BUFZ 1, C4<z>; HiZ drive
v000001f5779b5530_0 .net "fi_change_pc", 0 0, o000001f577960418;  0 drivers
v000001f5779b6570_0 .net "fi_i_ce", 0 0, v000001f5779bfa20_0;  alias, 1 drivers
v000001f5779b6610_0 .net "fi_i_flush", 0 0, v000001f5779bf840_0;  alias, 1 drivers
v000001f5779b8a80_0 .net "fi_i_stall", 0 0, v000001f5779bf520_0;  alias, 1 drivers
v000001f5779b8120_0 .net "fi_o_addr_instr", 31 0, v000001f5779b3fc0_0;  1 drivers
v000001f5779b86c0_0 .net "fi_o_ce", 0 0, v000001f5779b4060_0;  1 drivers
v000001f5779b88a0_0 .net "fi_o_flush", 0 0, v000001f5779b41a0_0;  1 drivers
v000001f5779b7540_0 .net "fi_o_instr_fetch", 31 0, v000001f5779b2e40_0;  alias, 1 drivers
v000001f5779b8580_0 .net "fi_o_stall", 0 0, v000001f5779b2ee0_0;  1 drivers
v000001f5779b8940_0 .net "fi_pc", 31 0, v000001f5779b3340_0;  1 drivers
S_000001f5778ce470 .scope module, "ds" "decoder_stage" 4 75, 5 7 0, S_000001f57782bd40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ds_clk";
    .port_info 1 /INPUT 1 "ds_rst";
    .port_info 2 /INPUT 32 "ds_i_instr";
    .port_info 3 /INPUT 32 "ds_i_pc";
    .port_info 4 /OUTPUT 32 "ds_o_pc";
    .port_info 5 /OUTPUT 5 "ds_o_addr_rs1_p";
    .port_info 6 /OUTPUT 5 "ds_o_addr_rs2_p";
    .port_info 7 /OUTPUT 5 "ds_o_addr_rd_p";
    .port_info 8 /OUTPUT 3 "ds_o_funct3";
    .port_info 9 /OUTPUT 32 "ds_o_imm";
    .port_info 10 /OUTPUT 14 "ds_o_alu";
    .port_info 11 /OUTPUT 11 "ds_o_opcode";
    .port_info 12 /OUTPUT 4 "ds_o_exception";
    .port_info 13 /INPUT 1 "ds_i_ce";
    .port_info 14 /OUTPUT 1 "ds_o_ce";
    .port_info 15 /INPUT 1 "ds_i_stall";
    .port_info 16 /OUTPUT 1 "ds_o_stall";
    .port_info 17 /INPUT 1 "ds_i_flush";
    .port_info 18 /OUTPUT 1 "ds_o_flush";
    .port_info 19 /INPUT 32 "ds_data_in_rd";
    .port_info 20 /OUTPUT 32 "ds_data_out_rs1";
    .port_info 21 /OUTPUT 32 "ds_data_out_rs2";
    .port_info 22 /INPUT 1 "ds_we";
P_000001f57793dad0 .param/l "AWIDTH" 0 5 9, +C4<00000000000000000000000000000101>;
P_000001f57793db08 .param/l "DWIDTH" 0 5 8, +C4<00000000000000000000000000100000>;
P_000001f57793db40 .param/l "FUNCT_WIDTH" 0 5 12, +C4<00000000000000000000000000000011>;
P_000001f57793db78 .param/l "IWIDTH" 0 5 11, +C4<00000000000000000000000000100000>;
P_000001f57793dbb0 .param/l "PC_WIDTH" 0 5 10, +C4<00000000000000000000000000100000>;
v000001f5779b27d0_0 .net "ds_clk", 0 0, v000001f5779c0560_0;  alias, 1 drivers
v000001f5779b1150_0 .net "ds_data_in_rd", 31 0, v000001f5779bd9c0_0;  alias, 1 drivers
v000001f5779b35c0_0 .net "ds_data_out_rs1", 31 0, v000001f5779b20f0_0;  alias, 1 drivers
v000001f5779b3660_0 .net "ds_data_out_rs2", 31 0, v000001f5779b24b0_0;  alias, 1 drivers
v000001f5779b4240_0 .net "ds_i_ce", 0 0, v000001f5779b4060_0;  alias, 1 drivers
v000001f5779b44c0_0 .net "ds_i_flush", 0 0, v000001f5779b41a0_0;  alias, 1 drivers
v000001f5779b4560_0 .net "ds_i_instr", 31 0, v000001f5779b2e40_0;  alias, 1 drivers
v000001f5779b3160_0 .net "ds_i_pc", 31 0, v000001f5779b3340_0;  alias, 1 drivers
v000001f5779b3840_0 .net "ds_i_stall", 0 0, v000001f5779b2ee0_0;  alias, 1 drivers
v000001f5779b38e0_0 .net "ds_o_addr_rd", 4 0, L_000001f5779138e0;  1 drivers
v000001f5779b4920_0 .net "ds_o_addr_rd_p", 4 0, v000001f577946460_0;  alias, 1 drivers
v000001f5779b3de0_0 .net "ds_o_addr_rs1", 4 0, L_000001f577913f00;  1 drivers
v000001f5779b3c00_0 .net "ds_o_addr_rs1_p", 4 0, v000001f577919760_0;  alias, 1 drivers
v000001f5779b4880_0 .net "ds_o_addr_rs2", 4 0, L_000001f5779143d0;  1 drivers
v000001f5779b3520_0 .net "ds_o_addr_rs2_p", 4 0, v000001f5779b1b50_0;  alias, 1 drivers
v000001f5779b4600_0 .net "ds_o_alu", 13 0, v000001f5779b1290_0;  alias, 1 drivers
v000001f5779b47e0_0 .net "ds_o_ce", 0 0, v000001f5779b1970_0;  alias, 1 drivers
v000001f5779b33e0_0 .net "ds_o_exception", 3 0, v000001f5779b0c50_0;  alias, 1 drivers
v000001f5779b46a0_0 .net "ds_o_flush", 0 0, L_000001f577913f70;  alias, 1 drivers
v000001f5779b32a0_0 .net "ds_o_funct3", 2 0, v000001f5779b29b0_0;  alias, 1 drivers
v000001f5779b49c0_0 .net "ds_o_imm", 31 0, v000001f5779b16f0_0;  alias, 1 drivers
v000001f5779b3ca0_0 .net "ds_o_opcode", 10 0, v000001f5779b1e70_0;  alias, 1 drivers
v000001f5779b3d40_0 .net "ds_o_pc", 31 0, v000001f5779b2af0_0;  alias, 1 drivers
v000001f5779b3480_0 .net "ds_o_stall", 0 0, L_000001f577915240;  alias, 1 drivers
v000001f5779b3200_0 .net "ds_rst", 0 0, v000001f5779bfde0_0;  alias, 1 drivers
v000001f5779b3700_0 .net "ds_we", 0 0, v000001f5779bd6a0_0;  alias, 1 drivers
S_000001f5778991e0 .scope module, "d" "decoder" 5 51, 6 5 0, S_000001f5778ce470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d_clk";
    .port_info 1 /INPUT 1 "d_rst";
    .port_info 2 /INPUT 32 "d_i_instr";
    .port_info 3 /INPUT 32 "d_i_pc";
    .port_info 4 /OUTPUT 32 "d_o_pc";
    .port_info 5 /OUTPUT 5 "d_o_addr_rs1";
    .port_info 6 /OUTPUT 5 "d_o_addr_rs1_p";
    .port_info 7 /OUTPUT 5 "d_o_addr_rs2";
    .port_info 8 /OUTPUT 5 "d_o_addr_rs2_p";
    .port_info 9 /OUTPUT 5 "d_o_addr_rd";
    .port_info 10 /OUTPUT 5 "d_o_addr_rd_p";
    .port_info 11 /OUTPUT 32 "d_o_imm";
    .port_info 12 /OUTPUT 3 "d_o_funct3";
    .port_info 13 /OUTPUT 14 "d_o_alu";
    .port_info 14 /OUTPUT 11 "d_o_opcode";
    .port_info 15 /OUTPUT 4 "d_o_exception";
    .port_info 16 /INPUT 1 "d_i_ce";
    .port_info 17 /OUTPUT 1 "d_o_ce";
    .port_info 18 /INPUT 1 "d_i_stall";
    .port_info 19 /OUTPUT 1 "d_o_stall";
    .port_info 20 /INPUT 1 "d_i_flush";
    .port_info 21 /OUTPUT 1 "d_o_flush";
P_000001f577940a10 .param/l "AWIDTH" 0 6 8, +C4<00000000000000000000000000000101>;
P_000001f577940a48 .param/l "DWIDTH" 0 6 6, +C4<00000000000000000000000000100000>;
P_000001f577940a80 .param/l "FUNCT_WIDTH" 0 6 10, +C4<00000000000000000000000000000011>;
P_000001f577940ab8 .param/l "IWIDTH" 0 6 7, +C4<00000000000000000000000000100000>;
P_000001f577940af0 .param/l "PC_WIDTH" 0 6 9, +C4<00000000000000000000000000100000>;
L_000001f5779143d0 .functor BUFZ 5, v000001f5779b2050_0, C4<00000>, C4<00000>, C4<00000>;
L_000001f577913f00 .functor BUFZ 5, v000001f5779b0e30_0, C4<00000>, C4<00000>, C4<00000>;
L_000001f5779138e0 .functor BUFZ 5, v000001f5779b1c90_0, C4<00000>, C4<00000>, C4<00000>;
L_000001f577914520 .functor OR 1, L_000001f577915240, v000001f5779b2ee0_0, C4<0>, C4<0>;
L_000001f577914f30 .functor AND 1, L_000001f5779c2c50, v000001f5779b1970_0, C4<1>, C4<1>;
L_000001f577915240 .functor OR 1, v000001f5779b2ee0_0, L_000001f577914f30, C4<0>, C4<0>;
L_000001f577913f70 .functor OR 1, v000001f5779b41a0_0, L_000001f5779c2a70, C4<0>, C4<0>;
v000001f577946e60_0 .net *"_ivl_11", 0 0, L_000001f5779c2c50;  1 drivers
v000001f5779474a0_0 .net *"_ivl_13", 0 0, L_000001f577914f30;  1 drivers
v000001f577946780_0 .net *"_ivl_17", 0 0, L_000001f5779c2a70;  1 drivers
v000001f577945c40_0 .var "alu_add_d", 0 0;
v000001f5779466e0_0 .var "alu_and_d", 0 0;
v000001f5779479a0_0 .var "alu_eq_d", 0 0;
v000001f5779460a0_0 .var "alu_ge_d", 0 0;
v000001f577945ce0_0 .var "alu_geu_d", 0 0;
v000001f577947860_0 .var "alu_lt_d", 0 0;
v000001f577947900_0 .var "alu_ltu_d", 0 0;
v000001f577946f00_0 .var "alu_neq_d", 0 0;
v000001f577945d80_0 .var "alu_or_d", 0 0;
v000001f577945e20_0 .var "alu_sll_d", 0 0;
v000001f577945f60_0 .var "alu_slt_d", 0 0;
v000001f577947360_0 .var "alu_sltu_d", 0 0;
v000001f577947180_0 .var "alu_sra_d", 0 0;
v000001f577946000_0 .var "alu_srl_d", 0 0;
v000001f5779465a0_0 .var "alu_sub_d", 0 0;
v000001f577946640_0 .var "alu_xor_d", 0 0;
v000001f577946140_0 .net "d_clk", 0 0, v000001f5779c0560_0;  alias, 1 drivers
v000001f577947220_0 .net "d_i_ce", 0 0, v000001f5779b4060_0;  alias, 1 drivers
v000001f577946280_0 .net "d_i_flush", 0 0, v000001f5779b41a0_0;  alias, 1 drivers
v000001f5779472c0_0 .net "d_i_instr", 31 0, v000001f5779b2e40_0;  alias, 1 drivers
v000001f577947400_0 .net "d_i_pc", 31 0, v000001f5779b3340_0;  alias, 1 drivers
v000001f577946320_0 .net "d_i_stall", 0 0, v000001f5779b2ee0_0;  alias, 1 drivers
v000001f577946820_0 .net "d_o_addr_rd", 4 0, L_000001f5779138e0;  alias, 1 drivers
v000001f577946460_0 .var "d_o_addr_rd_p", 4 0;
v000001f5779199e0_0 .net "d_o_addr_rs1", 4 0, L_000001f577913f00;  alias, 1 drivers
v000001f577919760_0 .var "d_o_addr_rs1_p", 4 0;
v000001f5779b22d0_0 .net "d_o_addr_rs2", 4 0, L_000001f5779143d0;  alias, 1 drivers
v000001f5779b1b50_0 .var "d_o_addr_rs2_p", 4 0;
v000001f5779b1290_0 .var "d_o_alu", 13 0;
v000001f5779b1970_0 .var "d_o_ce", 0 0;
v000001f5779b0c50_0 .var "d_o_exception", 3 0;
v000001f5779b2190_0 .net "d_o_flush", 0 0, L_000001f577913f70;  alias, 1 drivers
v000001f5779b29b0_0 .var "d_o_funct3", 2 0;
v000001f5779b16f0_0 .var "d_o_imm", 31 0;
v000001f5779b1e70_0 .var "d_o_opcode", 10 0;
v000001f5779b2af0_0 .var "d_o_pc", 31 0;
v000001f5779b2230_0 .net "d_o_stall", 0 0, L_000001f577915240;  alias, 1 drivers
v000001f5779b2370_0 .net "d_rst", 0 0, v000001f5779bfde0_0;  alias, 1 drivers
v000001f5779b2a50_0 .var "funct3", 2 0;
v000001f5779b15b0_0 .var "illegal_check", 0 0;
v000001f5779b2910_0 .var "imm_d", 31 0;
v000001f5779b2410_0 .var "opcode", 6 0;
v000001f5779b1fb0_0 .var "opcode_auipc_d", 0 0;
v000001f5779b1bf0_0 .var "opcode_branch_d", 0 0;
v000001f5779b1650_0 .var "opcode_fence_d", 0 0;
v000001f5779b1790_0 .var "opcode_itype_d", 0 0;
v000001f5779b1ab0_0 .var "opcode_jal_d", 0 0;
v000001f5779b0cf0_0 .var "opcode_jalr_d", 0 0;
v000001f5779b1510_0 .var "opcode_load_word_d", 0 0;
v000001f5779b11f0_0 .var "opcode_lui_d", 0 0;
v000001f5779b25f0_0 .var "opcode_rtype_d", 0 0;
v000001f5779b2690_0 .var "opcode_store_word_d", 0 0;
v000001f5779b1330_0 .var "opcode_system_d", 0 0;
v000001f5779b0d90_0 .net "stall_bit", 0 0, L_000001f577914520;  1 drivers
v000001f5779b1a10_0 .net "system_exception", 11 0, L_000001f5779c21b0;  1 drivers
v000001f5779b1c90_0 .var "temp_addr_rd", 4 0;
v000001f5779b0e30_0 .var "temp_addr_rs1", 4 0;
v000001f5779b2050_0 .var "temp_addr_rs2", 4 0;
v000001f5779b0ed0_0 .var "valid_opcode", 0 0;
E_000001f57792eb80/0 .event anyedge, v000001f5779472c0_0, v000001f5779b2410_0, v000001f5779b25f0_0, v000001f5779b1790_0;
E_000001f57792eb80/1 .event anyedge, v000001f5779b1510_0, v000001f5779b2690_0, v000001f5779b1bf0_0, v000001f5779b1ab0_0;
E_000001f57792eb80/2 .event anyedge, v000001f5779b0cf0_0, v000001f5779b11f0_0, v000001f5779b1fb0_0, v000001f5779b1330_0;
E_000001f57792eb80/3 .event anyedge, v000001f5779b1650_0, v000001f577945e20_0, v000001f577946000_0, v000001f577947180_0;
E_000001f57792eb80/4 .event anyedge, v000001f5779b2a50_0;
E_000001f57792eb80 .event/or E_000001f57792eb80/0, E_000001f57792eb80/1, E_000001f57792eb80/2, E_000001f57792eb80/3, E_000001f57792eb80/4;
E_000001f57792f2c0/0 .event negedge, v000001f5779b2370_0;
E_000001f57792f2c0/1 .event posedge, v000001f577946140_0;
E_000001f57792f2c0 .event/or E_000001f57792f2c0/0, E_000001f57792f2c0/1;
L_000001f5779c21b0 .part v000001f5779b2e40_0, 20, 12;
L_000001f5779c2c50 .part v000001f5779b0c50_0, 0, 1;
L_000001f5779c2a70 .part v000001f5779b0c50_0, 1, 1;
S_000001f5778843e0 .scope module, "re" "register" 5 79, 7 4 0, S_000001f5778ce470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "r_rst";
    .port_info 2 /INPUT 5 "r_addr_rs1";
    .port_info 3 /INPUT 5 "r_addr_rs2";
    .port_info 4 /INPUT 5 "r_addr_rd";
    .port_info 5 /INPUT 32 "r_data_rd";
    .port_info 6 /OUTPUT 32 "r_data_out_rs1";
    .port_info 7 /OUTPUT 32 "r_data_out_rs2";
    .port_info 8 /INPUT 1 "r_we";
P_000001f5778a92a0 .param/l "AWIDTH" 0 7 6, +C4<00000000000000000000000000000101>;
P_000001f5778a92d8 .param/l "DEPTH" 1 7 20, +C4<0000000000000000000000000000000100000>;
P_000001f5778a9310 .param/l "DWIDTH" 0 7 5, +C4<00000000000000000000000000100000>;
L_000001f577913fe0 .functor AND 1, v000001f5779bd6a0_0, L_000001f5779c2d90, C4<1>, C4<1>;
L_000001f5779c3098 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f5779b13d0_0 .net/2u *"_ivl_0", 4 0, L_000001f5779c3098;  1 drivers
v000001f5779b1470_0 .net *"_ivl_2", 0 0, L_000001f5779c2d90;  1 drivers
v000001f5779b1830 .array "data", 31 0, 31 0;
v000001f5779b2730_0 .var/i "i", 31 0;
v000001f5779b1f10_0 .net "r_addr_rd", 4 0, v000001f577946460_0;  alias, 1 drivers
v000001f5779b1dd0_0 .net "r_addr_rs1", 4 0, v000001f577919760_0;  alias, 1 drivers
v000001f5779b0f70_0 .net "r_addr_rs2", 4 0, v000001f5779b1b50_0;  alias, 1 drivers
v000001f5779b1010_0 .net "r_clk", 0 0, v000001f5779c0560_0;  alias, 1 drivers
v000001f5779b20f0_0 .var "r_data_out_rs1", 31 0;
v000001f5779b24b0_0 .var "r_data_out_rs2", 31 0;
v000001f5779b2550_0 .net "r_data_rd", 31 0, v000001f5779bd9c0_0;  alias, 1 drivers
v000001f5779b10b0_0 .net "r_rst", 0 0, v000001f5779bfde0_0;  alias, 1 drivers
v000001f5779b2870_0 .net "r_wb", 0 0, L_000001f577913fe0;  1 drivers
v000001f5779b18d0_0 .net "r_we", 0 0, v000001f5779bd6a0_0;  alias, 1 drivers
L_000001f5779c2d90 .cmp/ne 5, v000001f577946460_0, L_000001f5779c3098;
S_000001f577884570 .scope module, "fi" "fetch_i" 4 53, 8 6 0, S_000001f57782bd40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "fi_clk";
    .port_info 1 /INPUT 1 "fi_rst";
    .port_info 2 /OUTPUT 32 "fi_o_instr_fetch";
    .port_info 3 /OUTPUT 32 "fi_o_addr_instr";
    .port_info 4 /INPUT 1 "fi_change_pc";
    .port_info 5 /INPUT 32 "fi_alu_pc_value";
    .port_info 6 /OUTPUT 32 "fi_pc";
    .port_info 7 /INPUT 1 "fi_i_stall";
    .port_info 8 /OUTPUT 1 "fi_o_stall";
    .port_info 9 /OUTPUT 1 "fi_o_ce";
    .port_info 10 /INPUT 1 "fi_i_flush";
    .port_info 11 /OUTPUT 1 "fi_o_flush";
    .port_info 12 /INPUT 1 "fi_i_ce";
P_000001f577913300 .param/l "AWIDTH_INSTR" 0 8 9, +C4<00000000000000000000000000100000>;
P_000001f577913338 .param/l "DEPTH" 0 8 8, +C4<00000000000000000000000000100100>;
P_000001f577913370 .param/l "IWIDTH" 0 8 7, +C4<00000000000000000000000000100000>;
P_000001f5779133a8 .param/l "PC_WIDTH" 0 8 10, +C4<00000000000000000000000000100000>;
v000001f5779b57b0_0 .net "fi_alu_pc_value", 31 0, o000001f5779603e8;  alias, 0 drivers
v000001f5779b50d0_0 .net "fi_change_pc", 0 0, o000001f577960418;  alias, 0 drivers
v000001f5779b58f0_0 .net "fi_clk", 0 0, v000001f5779c0560_0;  alias, 1 drivers
v000001f5779b5df0_0 .net "fi_i_ce", 0 0, v000001f5779bfa20_0;  alias, 1 drivers
v000001f5779b5ad0_0 .net "fi_i_flush", 0 0, v000001f5779bf840_0;  alias, 1 drivers
v000001f5779b5b70_0 .net "fi_i_stall", 0 0, v000001f5779bf520_0;  alias, 1 drivers
v000001f5779b53f0_0 .net "fi_i_syn", 0 0, v000001f5779b2f80_0;  1 drivers
v000001f5779b5f30_0 .net "fi_o_ack", 0 0, v000001f5779b6b10_0;  1 drivers
v000001f5779b55d0_0 .net "fi_o_addr_instr", 31 0, v000001f5779b3fc0_0;  alias, 1 drivers
v000001f5779b5990_0 .net "fi_o_ce", 0 0, v000001f5779b4060_0;  alias, 1 drivers
v000001f5779b5170_0 .net "fi_o_flush", 0 0, v000001f5779b41a0_0;  alias, 1 drivers
v000001f5779b4d10_0 .net "fi_o_instr_fetch", 31 0, v000001f5779b2e40_0;  alias, 1 drivers
v000001f5779b5e90_0 .net "fi_o_instr_mem", 31 0, v000001f5779b5670_0;  1 drivers
v000001f5779b5c10_0 .net "fi_o_last", 0 0, v000001f5779b5d50_0;  1 drivers
v000001f5779b5fd0_0 .net "fi_o_stall", 0 0, v000001f5779b2ee0_0;  alias, 1 drivers
v000001f5779b64d0_0 .net "fi_pc", 31 0, v000001f5779b3340_0;  alias, 1 drivers
v000001f5779b5cb0_0 .net "fi_rst", 0 0, v000001f5779bfde0_0;  alias, 1 drivers
S_000001f577833be0 .scope module, "f" "instruction_fetch" 8 55, 9 4 0, S_000001f577884570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "f_clk";
    .port_info 1 /INPUT 1 "f_rst";
    .port_info 2 /INPUT 32 "f_i_instr";
    .port_info 3 /OUTPUT 32 "f_o_instr";
    .port_info 4 /OUTPUT 32 "f_o_addr_instr";
    .port_info 5 /INPUT 1 "f_change_pc";
    .port_info 6 /INPUT 32 "f_alu_pc_value";
    .port_info 7 /OUTPUT 32 "f_pc";
    .port_info 8 /OUTPUT 1 "f_o_syn";
    .port_info 9 /INPUT 1 "f_i_ack";
    .port_info 10 /INPUT 1 "f_i_stall";
    .port_info 11 /OUTPUT 1 "f_o_ce";
    .port_info 12 /OUTPUT 1 "f_o_stall";
    .port_info 13 /INPUT 1 "f_i_flush";
    .port_info 14 /OUTPUT 1 "f_o_flush";
    .port_info 15 /INPUT 1 "f_i_ce";
    .port_info 16 /INPUT 1 "f_i_last";
P_000001f5778a9ae0 .param/l "AWIDTH_INSTR" 0 9 6, +C4<00000000000000000000000000100000>;
P_000001f5778a9b18 .param/l "IWIDTH" 0 9 5, +C4<00000000000000000000000000100000>;
P_000001f5778a9b50 .param/l "PC_WIDTH" 0 9 7, +C4<00000000000000000000000000100000>;
L_000001f5779146e0 .functor OR 1, v000001f5779b2ee0_0, v000001f5779bf520_0, C4<0>, C4<0>;
L_000001f5779148a0 .functor AND 1, v000001f5779b3020_0, L_000001f5779bf3e0, C4<1>, C4<1>;
L_000001f577913d40 .functor OR 1, L_000001f5779146e0, L_000001f5779148a0, C4<0>, C4<0>;
v000001f5779b4100_0 .net *"_ivl_1", 0 0, L_000001f5779146e0;  1 drivers
v000001f5779b2c60_0 .net *"_ivl_3", 0 0, L_000001f5779bf3e0;  1 drivers
v000001f5779b3f20_0 .net *"_ivl_5", 0 0, L_000001f5779148a0;  1 drivers
v000001f5779b37a0_0 .var "ce", 0 0;
v000001f5779b4740_0 .var "ce_d", 0 0;
v000001f5779b4a60_0 .net "f_alu_pc_value", 31 0, o000001f5779603e8;  alias, 0 drivers
v000001f5779b3980_0 .net "f_change_pc", 0 0, o000001f577960418;  alias, 0 drivers
v000001f5779b4b00_0 .net "f_clk", 0 0, v000001f5779c0560_0;  alias, 1 drivers
v000001f5779b3a20_0 .net "f_i_ack", 0 0, v000001f5779b6b10_0;  alias, 1 drivers
v000001f5779b3ac0_0 .net "f_i_ce", 0 0, v000001f5779bfa20_0;  alias, 1 drivers
v000001f5779b3b60_0 .net "f_i_flush", 0 0, v000001f5779bf840_0;  alias, 1 drivers
v000001f5779b3e80_0 .net "f_i_instr", 31 0, v000001f5779b5670_0;  alias, 1 drivers
v000001f5779b2d00_0 .net "f_i_last", 0 0, v000001f5779b5d50_0;  alias, 1 drivers
v000001f5779b2da0_0 .net "f_i_stall", 0 0, v000001f5779bf520_0;  alias, 1 drivers
v000001f5779b3fc0_0 .var "f_o_addr_instr", 31 0;
v000001f5779b4060_0 .var "f_o_ce", 0 0;
v000001f5779b41a0_0 .var "f_o_flush", 0 0;
v000001f5779b2e40_0 .var "f_o_instr", 31 0;
v000001f5779b2ee0_0 .var "f_o_stall", 0 0;
v000001f5779b2f80_0 .var "f_o_syn", 0 0;
v000001f5779b3020_0 .var "f_o_syn_r", 0 0;
v000001f5779b3340_0 .var "f_pc", 31 0;
v000001f5779b42e0_0 .net "f_rst", 0 0, v000001f5779bfde0_0;  alias, 1 drivers
v000001f5779b30c0_0 .var "init_done", 0 0;
v000001f5779b4380_0 .var "issued_pc", 31 0;
v000001f5779b4420_0 .var "req", 0 0;
v000001f5779b4c70_0 .net "stall", 0 0, L_000001f577913d40;  1 drivers
v000001f5779b6890_0 .var "temp_ack", 0 0;
v000001f5779b5850_0 .var "temp_last", 0 0;
E_000001f57792f680/0 .event anyedge, v000001f5779b3a20_0, v000001f5779b2d00_0, v000001f5779b6890_0, v000001f5779b4380_0;
E_000001f57792f680/1 .event anyedge, v000001f5779b3e80_0, v000001f5779b5850_0, v000001f577947400_0, v000001f5779b3980_0;
E_000001f57792f680/2 .event anyedge, v000001f5779b3b60_0, v000001f5779b4a60_0, v000001f5779b37a0_0;
E_000001f57792f680 .event/or E_000001f57792f680/0, E_000001f57792f680/1, E_000001f57792f680/2;
L_000001f5779bf3e0 .reduce/nor v000001f5779b6b10_0;
S_000001f577833d70 .scope module, "t" "transmit" 8 42, 10 4 0, S_000001f577884570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "t_clk";
    .port_info 1 /INPUT 1 "t_rst";
    .port_info 2 /INPUT 1 "t_i_syn";
    .port_info 3 /OUTPUT 32 "t_o_instr";
    .port_info 4 /OUTPUT 1 "t_o_ack";
    .port_info 5 /OUTPUT 1 "t_o_last";
P_000001f5778a8590 .param/l "DEPTH" 0 10 6, +C4<00000000000000000000000000100100>;
P_000001f5778a85c8 .param/l "DWIDTH" 0 10 7, +C4<00000000000000000000000000100000>;
P_000001f5778a8600 .param/l "IWIDTH" 0 10 5, +C4<00000000000000000000000000100000>;
v000001f5779b66b0_0 .var/i "counter", 31 0;
v000001f5779b5710 .array "mem_instr", 35 0, 31 0;
v000001f5779b69d0_0 .net "t_clk", 0 0, v000001f5779c0560_0;  alias, 1 drivers
v000001f5779b67f0_0 .net "t_i_syn", 0 0, v000001f5779b2f80_0;  alias, 1 drivers
v000001f5779b6b10_0 .var "t_o_ack", 0 0;
v000001f5779b5670_0 .var "t_o_instr", 31 0;
v000001f5779b5d50_0 .var "t_o_last", 0 0;
v000001f5779b6930_0 .net "t_rst", 0 0, v000001f5779bfde0_0;  alias, 1 drivers
S_000001f57788c8d0 .scope module, "e" "execute" 3 122, 11 4 0, S_000001f57787f740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ex_clk";
    .port_info 1 /INPUT 1 "ex_rst";
    .port_info 2 /INPUT 14 "ex_i_alu";
    .port_info 3 /INPUT 11 "ex_i_opcode";
    .port_info 4 /OUTPUT 14 "ex_o_alu";
    .port_info 5 /OUTPUT 11 "ex_o_opcode";
    .port_info 6 /INPUT 5 "ex_i_addr_rs1";
    .port_info 7 /INPUT 5 "ex_i_addr_rs2";
    .port_info 8 /INPUT 5 "ex_i_addr_rd";
    .port_info 9 /INPUT 32 "ex_i_data_rs1";
    .port_info 10 /INPUT 32 "ex_i_data_rs2";
    .port_info 11 /OUTPUT 32 "ex_o_data_rd";
    .port_info 12 /INPUT 3 "ex_i_funct3";
    .port_info 13 /OUTPUT 3 "ex_o_funct3";
    .port_info 14 /INPUT 32 "ex_i_imm";
    .port_info 15 /OUTPUT 32 "ex_o_imm";
    .port_info 16 /INPUT 1 "ex_i_ce";
    .port_info 17 /OUTPUT 1 "ex_o_ce";
    .port_info 18 /INPUT 1 "ex_i_stall";
    .port_info 19 /OUTPUT 1 "ex_o_stall";
    .port_info 20 /INPUT 1 "ex_i_flush";
    .port_info 21 /OUTPUT 1 "ex_o_flush";
    .port_info 22 /INPUT 32 "ex_i_pc";
    .port_info 23 /OUTPUT 32 "ex_o_pc";
    .port_info 24 /OUTPUT 32 "ex_next_pc";
    .port_info 25 /OUTPUT 1 "ex_o_change_pc";
    .port_info 26 /OUTPUT 1 "ex_o_we_reg";
    .port_info 27 /OUTPUT 1 "ex_o_valid";
    .port_info 28 /OUTPUT 1 "ex_stall_from_alu";
    .port_info 29 /OUTPUT 32 "ex_o_alu_value";
    .port_info 30 /OUTPUT 5 "ex_o_addr_rd";
    .port_info 31 /OUTPUT 5 "ex_o_addr_rs1";
    .port_info 32 /OUTPUT 5 "ex_o_addr_rs2";
    .port_info 33 /OUTPUT 32 "ex_o_data_rs1";
    .port_info 34 /OUTPUT 32 "ex_o_data_rs2";
P_000001f5777cc510 .param/l "AWIDTH" 0 11 5, +C4<00000000000000000000000000000101>;
P_000001f5777cc548 .param/l "DWIDTH" 0 11 6, +C4<00000000000000000000000000100000>;
P_000001f5777cc580 .param/l "FUNCT_WIDTH" 0 11 7, +C4<00000000000000000000000000000011>;
P_000001f5777cc5b8 .param/l "PC_WIDTH" 0 11 8, +C4<00000000000000000000000000100000>;
L_000001f577914bb0 .functor BUFZ 32, v000001f5779b2af0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001f577914130 .functor OR 1, L_000001f5779c10d0, L_000001f5779c1cb0, C4<0>, C4<0>;
L_000001f5779141a0 .functor AND 1, L_000001f577914130, v000001f5779b1970_0, C4<1>, C4<1>;
L_000001f577914360 .functor OR 1, L_000001f577915240, L_000001f5779141a0, C4<0>, C4<0>;
L_000001f577915010 .functor AND 1, v000001f5779bd6a0_0, L_000001f5779c1fd0, C4<1>, C4<1>;
L_000001f577914910 .functor AND 1, v000001f5779bd6a0_0, L_000001f5779c27f0, C4<1>, C4<1>;
v000001f5779b89e0_0 .net *"_ivl_55", 0 0, L_000001f577914130;  1 drivers
v000001f5779b8760_0 .net *"_ivl_60", 0 0, L_000001f5779c1fd0;  1 drivers
v000001f5779b83a0_0 .net *"_ivl_63", 0 0, L_000001f577915010;  1 drivers
v000001f5779b7f40_0 .net *"_ivl_66", 0 0, L_000001f5779c27f0;  1 drivers
v000001f5779b7b80_0 .net *"_ivl_69", 0 0, L_000001f577914910;  1 drivers
v000001f5779b7e00_0 .var "a", 31 0;
v000001f5779b7a40_0 .net "alu_add", 0 0, L_000001f5779c1710;  1 drivers
v000001f5779b75e0_0 .net "alu_and", 0 0, L_000001f5779c2bb0;  1 drivers
v000001f5779b6f00_0 .net "alu_eq", 0 0, L_000001f5779c2390;  1 drivers
v000001f5779b8620_0 .net "alu_ge", 0 0, L_000001f5779c26b0;  1 drivers
v000001f5779b8800_0 .net "alu_geu", 0 0, L_000001f5779c1ad0;  1 drivers
v000001f5779b7ae0_0 .net "alu_neq", 0 0, L_000001f5779c1f30;  1 drivers
v000001f5779b7180_0 .net "alu_or", 0 0, L_000001f5779c22f0;  1 drivers
v000001f5779b7720_0 .net "alu_sll", 0 0, L_000001f5779c1c10;  1 drivers
v000001f5779b8b20_0 .net "alu_slt", 0 0, L_000001f5779c2070;  1 drivers
v000001f5779b7900_0 .net "alu_sltu", 0 0, L_000001f5779c2250;  1 drivers
v000001f5779b7040_0 .net "alu_sra", 0 0, L_000001f5779c1b70;  1 drivers
v000001f5779b7fe0_0 .net "alu_srl", 0 0, L_000001f5779c2cf0;  1 drivers
v000001f5779b7680_0 .net "alu_sub", 0 0, L_000001f5779c2e30;  1 drivers
v000001f5779b7c20_0 .var "alu_value", 31 0;
v000001f5779b6c80_0 .net "alu_xor", 0 0, L_000001f5779c2110;  1 drivers
v000001f5779b77c0_0 .var "b", 31 0;
v000001f5779b8440_0 .net "ex_clk", 0 0, v000001f5779c0560_0;  alias, 1 drivers
v000001f5779b6d20_0 .net "ex_i_addr_rd", 4 0, v000001f577946460_0;  alias, 1 drivers
v000001f5779b6dc0_0 .net "ex_i_addr_rs1", 4 0, v000001f577919760_0;  alias, 1 drivers
v000001f5779b7860_0 .net "ex_i_addr_rs2", 4 0, v000001f5779b1b50_0;  alias, 1 drivers
v000001f5779b6e60_0 .net "ex_i_alu", 13 0, v000001f5779b1290_0;  alias, 1 drivers
v000001f5779b79a0_0 .net "ex_i_ce", 0 0, v000001f5779b1970_0;  alias, 1 drivers
v000001f5779b7cc0_0 .net "ex_i_data_rs1", 31 0, v000001f5779b20f0_0;  alias, 1 drivers
v000001f5779b6fa0_0 .net "ex_i_data_rs2", 31 0, v000001f5779b24b0_0;  alias, 1 drivers
v000001f5779b8080_0 .net "ex_i_flush", 0 0, L_000001f577913f70;  alias, 1 drivers
v000001f5779b81c0_0 .net "ex_i_funct3", 2 0, v000001f5779b29b0_0;  alias, 1 drivers
v000001f5779b70e0_0 .net "ex_i_imm", 31 0, v000001f5779b16f0_0;  alias, 1 drivers
v000001f5779b8300_0 .net "ex_i_opcode", 10 0, v000001f5779b1e70_0;  alias, 1 drivers
v000001f5779b7d60_0 .net "ex_i_pc", 31 0, v000001f5779b2af0_0;  alias, 1 drivers
v000001f5779b7ea0_0 .net "ex_i_stall", 0 0, L_000001f577915240;  alias, 1 drivers
v000001f5779b7220_0 .var "ex_next_pc", 31 0;
v000001f5779b84e0_0 .var "ex_o_addr_rd", 4 0;
v000001f5779b72c0_0 .var "ex_o_addr_rs1", 4 0;
v000001f5779b7360_0 .var "ex_o_addr_rs2", 4 0;
v000001f5779b7400_0 .var "ex_o_alu", 13 0;
v000001f5779b74a0_0 .var "ex_o_alu_value", 31 0;
v000001f5779b8260_0 .var "ex_o_ce", 0 0;
v000001f5779be3c0_0 .var "ex_o_change_pc", 0 0;
v000001f5779bd9c0_0 .var "ex_o_data_rd", 31 0;
v000001f5779bea00_0 .var "ex_o_data_rs1", 31 0;
v000001f5779bce80_0 .var "ex_o_data_rs2", 31 0;
v000001f5779bd600_0 .var "ex_o_flush", 0 0;
v000001f5779bda60_0 .var "ex_o_funct3", 2 0;
v000001f5779bd4c0_0 .var "ex_o_imm", 31 0;
v000001f5779bdc40_0 .var "ex_o_opcode", 10 0;
v000001f5779be820_0 .var "ex_o_pc", 31 0;
v000001f5779bd420_0 .var "ex_o_stall", 0 0;
v000001f5779be5a0_0 .var "ex_o_valid", 0 0;
v000001f5779bd6a0_0 .var "ex_o_we_reg", 0 0;
v000001f5779be460_0 .net "ex_rst", 0 0, v000001f5779bfde0_0;  alias, 1 drivers
v000001f5779bcfc0_0 .var "ex_stall_from_alu", 0 0;
v000001f5779bdec0_0 .net "next_stall", 0 0, L_000001f5779141a0;  1 drivers
v000001f5779be500_0 .net "op_auipc", 0 0, L_000001f5779c12b0;  1 drivers
v000001f5779bcde0_0 .net "op_branch", 0 0, L_000001f5779c1210;  1 drivers
v000001f5779be140_0 .net "op_fence", 0 0, L_000001f5779c13f0;  1 drivers
v000001f5779bdd80_0 .net "op_itype", 0 0, L_000001f5779c2f70;  1 drivers
v000001f5779be640_0 .net "op_jal", 0 0, L_000001f5779c2430;  1 drivers
v000001f5779bdf60_0 .net "op_jalr", 0 0, L_000001f5779c1350;  1 drivers
v000001f5779be280_0 .net "op_load", 0 0, L_000001f5779c10d0;  1 drivers
v000001f5779be000_0 .net "op_lui", 0 0, L_000001f5779c1170;  1 drivers
v000001f5779bde20_0 .net "op_rtype", 0 0, L_000001f5779c2ed0;  1 drivers
v000001f5779be6e0_0 .net "op_store", 0 0, L_000001f5779c1cb0;  1 drivers
v000001f5779beaa0_0 .net "op_system", 0 0, L_000001f5779c1a30;  1 drivers
v000001f5779bdce0_0 .net "rs1_value", 31 0, L_000001f5779c24d0;  1 drivers
v000001f5779bcca0_0 .net "rs2_value", 31 0, L_000001f5779c1d50;  1 drivers
v000001f5779be8c0_0 .net "shamt", 4 0, L_000001f5779c1990;  1 drivers
v000001f5779be0a0_0 .net "stall_bit", 0 0, L_000001f577914360;  1 drivers
v000001f5779be960_0 .var "temp_data_rd", 31 0;
v000001f5779be780_0 .net "temp_pc", 31 0, L_000001f577914bb0;  1 drivers
E_000001f57792fd40/0 .event anyedge, v000001f5779be640_0, v000001f5779be500_0, v000001f5779b2af0_0, v000001f5779be000_0;
E_000001f57792fd40/1 .event anyedge, v000001f5779bdce0_0, v000001f5779bde20_0, v000001f5779bcde0_0, v000001f5779bcca0_0;
E_000001f57792fd40/2 .event anyedge, v000001f5779b16f0_0, v000001f5779b7a40_0, v000001f5779b7e00_0, v000001f5779b77c0_0;
E_000001f57792fd40/3 .event anyedge, v000001f5779b7680_0, v000001f5779b8b20_0, v000001f5779b7900_0, v000001f5779b6c80_0;
E_000001f57792fd40/4 .event anyedge, v000001f5779b7180_0, v000001f5779b75e0_0, v000001f5779b7720_0, v000001f5779be8c0_0;
E_000001f57792fd40/5 .event anyedge, v000001f5779b7fe0_0, v000001f5779b7040_0, v000001f5779b6f00_0, v000001f5779b7ae0_0;
E_000001f57792fd40/6 .event anyedge, v000001f5779b8620_0, v000001f5779b8800_0;
E_000001f57792fd40 .event/or E_000001f57792fd40/0, E_000001f57792fd40/1, E_000001f57792fd40/2, E_000001f57792fd40/3, E_000001f57792fd40/4, E_000001f57792fd40/5, E_000001f57792fd40/6;
L_000001f5779c1710 .part v000001f5779b1290_0, 0, 1;
L_000001f5779c2e30 .part v000001f5779b1290_0, 1, 1;
L_000001f5779c2070 .part v000001f5779b1290_0, 2, 1;
L_000001f5779c2250 .part v000001f5779b1290_0, 3, 1;
L_000001f5779c2110 .part v000001f5779b1290_0, 4, 1;
L_000001f5779c22f0 .part v000001f5779b1290_0, 5, 1;
L_000001f5779c2bb0 .part v000001f5779b1290_0, 6, 1;
L_000001f5779c1c10 .part v000001f5779b1290_0, 7, 1;
L_000001f5779c2cf0 .part v000001f5779b1290_0, 8, 1;
L_000001f5779c1b70 .part v000001f5779b1290_0, 9, 1;
L_000001f5779c2390 .part v000001f5779b1290_0, 10, 1;
L_000001f5779c1f30 .part v000001f5779b1290_0, 11, 1;
L_000001f5779c26b0 .part v000001f5779b1290_0, 12, 1;
L_000001f5779c1ad0 .part v000001f5779b1290_0, 13, 1;
L_000001f5779c2ed0 .part v000001f5779b1e70_0, 0, 1;
L_000001f5779c2f70 .part v000001f5779b1e70_0, 1, 1;
L_000001f5779c10d0 .part v000001f5779b1e70_0, 2, 1;
L_000001f5779c1cb0 .part v000001f5779b1e70_0, 3, 1;
L_000001f5779c1210 .part v000001f5779b1e70_0, 4, 1;
L_000001f5779c2430 .part v000001f5779b1e70_0, 5, 1;
L_000001f5779c1350 .part v000001f5779b1e70_0, 6, 1;
L_000001f5779c1170 .part v000001f5779b1e70_0, 7, 1;
L_000001f5779c12b0 .part v000001f5779b1e70_0, 8, 1;
L_000001f5779c1a30 .part v000001f5779b1e70_0, 9, 1;
L_000001f5779c13f0 .part v000001f5779b1e70_0, 10, 1;
L_000001f5779c1990 .part v000001f5779b77c0_0, 0, 5;
L_000001f5779c1fd0 .cmp/eq 5, v000001f577946460_0, v000001f577919760_0;
L_000001f5779c24d0 .functor MUXZ 32, v000001f5779b20f0_0, v000001f5779be960_0, L_000001f577915010, C4<>;
L_000001f5779c27f0 .cmp/eq 5, v000001f577946460_0, v000001f5779b1b50_0;
L_000001f5779c1d50 .functor MUXZ 32, v000001f5779b24b0_0, v000001f5779be960_0, L_000001f577914910, C4<>;
S_000001f5777e3030 .scope task, "reset" "reset" 2 81, 2 81 0, S_000001f57795e5a0;
 .timescale 0 0;
v000001f5779c01a0_0 .var/i "counter", 31 0;
TD_tb.reset ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f5779bfde0_0, 0, 1;
    %load/vec4 v000001f5779c01a0_0;
T_1.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.3, 5;
    %jmp/1 T_1.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001f57792e4c0;
    %jmp T_1.2;
T_1.3 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f5779bfde0_0, 0, 1;
    %end;
    .scope S_000001f577833d70;
T_2 ;
    %wait E_000001f57792f2c0;
    %load/vec4 v000001f5779b6930_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f5779b66b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5779b6b10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f5779b5670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5779b5d50_0, 0;
    %vpi_call 10 28 "$readmemh", "./source/instr.txt", v000001f5779b5710, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000100011 {0 0 0};
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001f5779b67f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %ix/getv/s 4, v000001f5779b66b0_0;
    %load/vec4a v000001f5779b5710, 4;
    %assign/vec4 v000001f5779b5670_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5779b6b10_0, 0;
    %load/vec4 v000001f5779b66b0_0;
    %cmpi/e 35, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_2.4, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.5, 8;
T_2.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.5, 8;
 ; End of false expr.
    %blend;
T_2.5;
    %pad/s 1;
    %assign/vec4 v000001f5779b5d50_0, 0;
    %load/vec4 v000001f5779b66b0_0;
    %cmpi/s 35, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_2.6, 8;
    %load/vec4 v000001f5779b66b0_0;
    %addi 1, 0, 32;
    %jmp/1 T_2.7, 8;
T_2.6 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.7, 8;
 ; End of false expr.
    %blend;
T_2.7;
    %assign/vec4 v000001f5779b66b0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5779b6b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5779b5d50_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001f577833be0;
T_3 ;
    %wait E_000001f57792f2c0;
    %load/vec4 v000001f5779b42e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5779b2ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5779b37a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5779b4740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5779b4060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5779b41a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5779b2ee0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f5779b2e40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f5779b3340_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f5779b3fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5779b3020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5779b2f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5779b30c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5779b6890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5779b5850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5779b4420_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f5779b4380_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001f5779b30c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5779b30c0_0, 0;
    %load/vec4 v000001f5779b3ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5779b4420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5779b2f80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5779b3020_0, 0;
    %load/vec4 v000001f5779b3340_0;
    %addi 4, 0, 32;
    %assign/vec4 v000001f5779b3340_0, 0;
    %load/vec4 v000001f5779b3340_0;
    %assign/vec4 v000001f5779b4380_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5779b4420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5779b2f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5779b3020_0, 0;
T_3.5 ;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v000001f5779b3b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5779b4420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5779b2f80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5779b2ee0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5779b41a0_0, 0;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v000001f5779b4420_0;
    %nor/r;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_3.12, 11;
    %load/vec4 v000001f5779b37a0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/1 T_3.13, 11;
    %load/vec4 v000001f5779b3ac0_0;
    %or;
T_3.13;
    %and;
T_3.12;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_3.11, 10;
    %load/vec4 v000001f5779b2da0_0;
    %nor/r;
    %and;
T_3.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.10, 9;
    %load/vec4 v000001f5779b2ee0_0;
    %nor/r;
    %and;
T_3.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5779b4420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5779b2f80_0, 0;
    %load/vec4 v000001f5779b3340_0;
    %addi 4, 0, 32;
    %assign/vec4 v000001f5779b3340_0, 0;
    %load/vec4 v000001f5779b3340_0;
    %assign/vec4 v000001f5779b4380_0, 0;
T_3.8 ;
    %load/vec4 v000001f5779b3980_0;
    %flag_set/vec4 9;
    %jmp/1 T_3.17, 9;
    %load/vec4 v000001f5779b3a20_0;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_3.17;
    %flag_get/vec4 9;
    %jmp/0 T_3.16, 9;
    %load/vec4 v000001f5779b2da0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_3.18, 9;
    %load/vec4 v000001f5779b2ee0_0;
    %or;
T_3.18;
    %nor/r;
    %and;
T_3.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.14, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5779b37a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5779b2ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5779b41a0_0, 0;
T_3.14 ;
T_3.7 ;
    %load/vec4 v000001f5779b4c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.19, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5779b4060_0, 0;
    %jmp T_3.20;
T_3.19 ;
    %load/vec4 v000001f5779b4740_0;
    %assign/vec4 v000001f5779b4060_0, 0;
T_3.20 ;
    %load/vec4 v000001f5779b2da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.21, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5779b2ee0_0, 0;
    %jmp T_3.22;
T_3.21 ;
    %load/vec4 v000001f5779b3b60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.23, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5779b2ee0_0, 0;
T_3.23 ;
T_3.22 ;
    %load/vec4 v000001f5779b2f80_0;
    %assign/vec4 v000001f5779b3020_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001f577833be0;
T_4 ;
    %wait E_000001f57792f680;
    %load/vec4 v000001f5779b3a20_0;
    %store/vec4 v000001f5779b6890_0, 0, 1;
    %load/vec4 v000001f5779b2d00_0;
    %store/vec4 v000001f5779b5850_0, 0, 1;
    %load/vec4 v000001f5779b6890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001f5779b4380_0;
    %store/vec4 v000001f5779b3fc0_0, 0, 32;
    %load/vec4 v000001f5779b3e80_0;
    %store/vec4 v000001f5779b2e40_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f5779b41a0_0, 0, 1;
    %load/vec4 v000001f5779b5850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f5779b4420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f5779b2f80_0, 0, 1;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f5779b4420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f5779b2f80_0, 0, 1;
    %load/vec4 v000001f5779b3340_0;
    %addi 4, 0, 32;
    %store/vec4 v000001f5779b3340_0, 0, 32;
    %load/vec4 v000001f5779b3340_0;
    %store/vec4 v000001f5779b4380_0, 0, 32;
T_4.3 ;
    %load/vec4 v000001f5779b3980_0;
    %flag_set/vec4 8;
    %jmp/1 T_4.6, 8;
    %load/vec4 v000001f5779b3b60_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.6;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001f5779b4a60_0;
    %store/vec4 v000001f5779b3340_0, 0, 32;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v000001f5779b37a0_0;
    %store/vec4 v000001f5779b4740_0, 0, 1;
T_4.5 ;
T_4.0 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001f5778991e0;
T_5 ;
    %wait E_000001f57792f2c0;
    %load/vec4 v000001f5779b2370_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5779b1970_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f5779b2af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5779b0ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5779b15b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001f577919760_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001f5779b1b50_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001f577946460_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f5779b0c50_0, 0;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v000001f5779b1290_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v000001f5779b1e70_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001f5779b2050_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001f5779b0e30_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001f5779b1c90_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001f577947220_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.4, 9;
    %load/vec4 v000001f5779b0d90_0;
    %nor/r;
    %and;
T_5.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v000001f577947400_0;
    %assign/vec4 v000001f5779b2af0_0, 0;
    %load/vec4 v000001f5779b0e30_0;
    %assign/vec4 v000001f577919760_0, 0;
    %load/vec4 v000001f5779b2050_0;
    %assign/vec4 v000001f5779b1b50_0, 0;
    %load/vec4 v000001f5779b1c90_0;
    %assign/vec4 v000001f577946460_0, 0;
    %load/vec4 v000001f5779b2a50_0;
    %assign/vec4 v000001f5779b29b0_0, 0;
    %load/vec4 v000001f5779b2910_0;
    %assign/vec4 v000001f5779b16f0_0, 0;
    %load/vec4 v000001f577945c40_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f5779b1290_0, 4, 5;
    %load/vec4 v000001f5779465a0_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f5779b1290_0, 4, 5;
    %load/vec4 v000001f577945f60_0;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f5779b1290_0, 4, 5;
    %load/vec4 v000001f577947360_0;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f5779b1290_0, 4, 5;
    %load/vec4 v000001f577946640_0;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f5779b1290_0, 4, 5;
    %load/vec4 v000001f577945d80_0;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f5779b1290_0, 4, 5;
    %load/vec4 v000001f5779466e0_0;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f5779b1290_0, 4, 5;
    %load/vec4 v000001f577945e20_0;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f5779b1290_0, 4, 5;
    %load/vec4 v000001f577946000_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f5779b1290_0, 4, 5;
    %load/vec4 v000001f577947180_0;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f5779b1290_0, 4, 5;
    %load/vec4 v000001f5779479a0_0;
    %ix/load 4, 10, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f5779b1290_0, 4, 5;
    %load/vec4 v000001f577946f00_0;
    %ix/load 4, 11, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f5779b1290_0, 4, 5;
    %load/vec4 v000001f5779460a0_0;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f5779b1290_0, 4, 5;
    %load/vec4 v000001f577945ce0_0;
    %ix/load 4, 13, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f5779b1290_0, 4, 5;
    %load/vec4 v000001f5779b25f0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f5779b1e70_0, 4, 5;
    %load/vec4 v000001f5779b1790_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f5779b1e70_0, 4, 5;
    %load/vec4 v000001f5779b1510_0;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f5779b1e70_0, 4, 5;
    %load/vec4 v000001f5779b2690_0;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f5779b1e70_0, 4, 5;
    %load/vec4 v000001f5779b1bf0_0;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f5779b1e70_0, 4, 5;
    %load/vec4 v000001f5779b1ab0_0;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f5779b1e70_0, 4, 5;
    %load/vec4 v000001f5779b0cf0_0;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f5779b1e70_0, 4, 5;
    %load/vec4 v000001f5779b11f0_0;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f5779b1e70_0, 4, 5;
    %load/vec4 v000001f5779b1fb0_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f5779b1e70_0, 4, 5;
    %load/vec4 v000001f5779b1330_0;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f5779b1e70_0, 4, 5;
    %load/vec4 v000001f5779b1650_0;
    %ix/load 4, 10, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f5779b1e70_0, 4, 5;
T_5.2 ;
    %load/vec4 v000001f577947220_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v000001f5779b0d90_0;
    %nor/r;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v000001f5779b0ed0_0;
    %nor/r;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_5.8, 8;
    %load/vec4 v000001f5779b15b0_0;
    %or;
T_5.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f5779b0c50_0, 4, 5;
    %load/vec4 v000001f5779b1330_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.11, 9;
    %load/vec4 v000001f5779b2a50_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v000001f5779b1a10_0;
    %pushi/vec4 0, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f5779b0c50_0, 4, 5;
    %load/vec4 v000001f5779b1a10_0;
    %pushi/vec4 1, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f5779b0c50_0, 4, 5;
    %load/vec4 v000001f5779b1a10_0;
    %pushi/vec4 770, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f5779b0c50_0, 4, 5;
    %jmp T_5.10;
T_5.9 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f5779b0c50_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f5779b0c50_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f5779b0c50_0, 4, 5;
T_5.10 ;
    %jmp T_5.6;
T_5.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5779b15b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f5779b0c50_0, 0;
T_5.6 ;
    %load/vec4 v000001f577946280_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.14, 9;
    %load/vec4 v000001f5779b0d90_0;
    %nor/r;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5779b1970_0, 0;
    %jmp T_5.13;
T_5.12 ;
    %load/vec4 v000001f5779b0d90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v000001f577947220_0;
    %assign/vec4 v000001f5779b1970_0, 0;
    %jmp T_5.16;
T_5.15 ;
    %load/vec4 v000001f5779b0d90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.19, 9;
    %load/vec4 v000001f577946320_0;
    %nor/r;
    %and;
T_5.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.17, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5779b1970_0, 0;
T_5.17 ;
T_5.16 ;
T_5.13 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001f5778991e0;
T_6 ;
    %wait E_000001f57792eb80;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001f5779b0e30_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001f5779b2050_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001f5779b1c90_0, 0, 5;
    %load/vec4 v000001f5779472c0_0;
    %parti/s 7, 0, 2;
    %store/vec4 v000001f5779b2410_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001f5779b2a50_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f5779b2910_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f5779b15b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f577945c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f5779465a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f577945f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f577947360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f577946640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f577945d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f5779466e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f577945e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f577946000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f577947180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f5779479a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f577946f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f577947860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f577947900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f5779460a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f577945ce0_0, 0, 1;
    %load/vec4 v000001f5779b2410_0;
    %pushi/vec4 51, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001f5779b25f0_0, 0, 1;
    %load/vec4 v000001f5779b2410_0;
    %pushi/vec4 19, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001f5779b1790_0, 0, 1;
    %load/vec4 v000001f5779b2410_0;
    %pushi/vec4 3, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001f5779b1510_0, 0, 1;
    %load/vec4 v000001f5779b2410_0;
    %pushi/vec4 35, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001f5779b2690_0, 0, 1;
    %load/vec4 v000001f5779b2410_0;
    %pushi/vec4 99, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001f5779b1bf0_0, 0, 1;
    %load/vec4 v000001f5779b2410_0;
    %pushi/vec4 111, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001f5779b1ab0_0, 0, 1;
    %load/vec4 v000001f5779b2410_0;
    %pushi/vec4 103, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001f5779b0cf0_0, 0, 1;
    %load/vec4 v000001f5779b2410_0;
    %pushi/vec4 55, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001f5779b11f0_0, 0, 1;
    %load/vec4 v000001f5779b2410_0;
    %pushi/vec4 23, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001f5779b1fb0_0, 0, 1;
    %load/vec4 v000001f5779b2410_0;
    %pushi/vec4 115, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001f5779b1330_0, 0, 1;
    %load/vec4 v000001f5779b2410_0;
    %pushi/vec4 15, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001f5779b1650_0, 0, 1;
    %load/vec4 v000001f5779b25f0_0;
    %flag_set/vec4 8;
    %jmp/1 T_6.9, 8;
    %load/vec4 v000001f5779b1790_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.9;
    %jmp/1 T_6.8, 8;
    %load/vec4 v000001f5779b1510_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.8;
    %jmp/1 T_6.7, 8;
    %load/vec4 v000001f5779b2690_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.7;
    %jmp/1 T_6.6, 8;
    %load/vec4 v000001f5779b1bf0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.6;
    %jmp/1 T_6.5, 8;
    %load/vec4 v000001f5779b1ab0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.5;
    %jmp/1 T_6.4, 8;
    %load/vec4 v000001f5779b0cf0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.4;
    %jmp/1 T_6.3, 8;
    %load/vec4 v000001f5779b11f0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.3;
    %jmp/1 T_6.2, 8;
    %load/vec4 v000001f5779b1fb0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.2;
    %jmp/1 T_6.1, 8;
    %load/vec4 v000001f5779b1330_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.1;
    %flag_get/vec4 8;
    %jmp/1 T_6.0, 8;
    %load/vec4 v000001f5779b1650_0;
    %or;
T_6.0;
    %store/vec4 v000001f5779b0ed0_0, 0, 1;
    %load/vec4 v000001f5779b1790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.10, 8;
    %load/vec4 v000001f577945e20_0;
    %flag_set/vec4 8;
    %jmp/1 T_6.14, 8;
    %load/vec4 v000001f577946000_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.14;
    %jmp/1 T_6.13, 8;
    %load/vec4 v000001f577947180_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.13;
    %flag_get/vec4 8;
    %jmp/0 T_6.12, 8;
    %load/vec4 v000001f5779472c0_0;
    %parti/s 1, 25, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_6.12;
    %store/vec4 v000001f5779b15b0_0, 0, 1;
    %jmp T_6.11;
T_6.10 ;
    %load/vec4 v000001f5779b25f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.15, 8;
    %load/vec4 v000001f5779b2a50_0;
    %cmpi/e 0, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_6.26, 4;
    %load/vec4 v000001f5779472c0_0;
    %parti/s 1, 30, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/1 T_6.27, 4;
    %load/vec4 v000001f5779472c0_0;
    %parti/s 1, 30, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_6.27;
    %and;
T_6.26;
    %flag_set/vec4 9;
    %jmp/1 T_6.25, 9;
    %load/vec4 v000001f5779b2a50_0;
    %cmpi/e 2, 0, 3;
    %flag_or 9, 4;
T_6.25;
    %jmp/1 T_6.24, 9;
    %load/vec4 v000001f5779b2a50_0;
    %cmpi/e 3, 0, 3;
    %flag_or 9, 4;
T_6.24;
    %jmp/1 T_6.23, 9;
    %load/vec4 v000001f5779b2a50_0;
    %cmpi/e 4, 0, 3;
    %flag_or 9, 4;
T_6.23;
    %jmp/1 T_6.22, 9;
    %load/vec4 v000001f5779b2a50_0;
    %cmpi/e 6, 0, 3;
    %flag_or 9, 4;
T_6.22;
    %jmp/1 T_6.21, 9;
    %load/vec4 v000001f5779b2a50_0;
    %cmpi/e 7, 0, 3;
    %flag_or 9, 4;
T_6.21;
    %jmp/1 T_6.20, 9;
    %load/vec4 v000001f5779b2a50_0;
    %cmpi/e 1, 0, 3;
    %flag_or 9, 4;
T_6.20;
    %flag_get/vec4 9;
    %jmp/1 T_6.19, 9;
    %load/vec4 v000001f5779b2a50_0;
    %cmpi/e 5, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_6.28, 4;
    %load/vec4 v000001f5779472c0_0;
    %parti/s 1, 30, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/1 T_6.29, 4;
    %load/vec4 v000001f5779472c0_0;
    %parti/s 1, 30, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_6.29;
    %and;
T_6.28;
    %or;
T_6.19;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.17, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f5779b15b0_0, 0, 1;
T_6.17 ;
    %jmp T_6.16;
T_6.15 ;
    %load/vec4 v000001f5779b1510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.30, 8;
    %load/vec4 v000001f5779b2a50_0;
    %cmpi/e 0, 0, 3;
    %jmp/1 T_6.37, 4;
    %flag_mov 9, 4;
    %load/vec4 v000001f5779b2a50_0;
    %cmpi/e 1, 0, 3;
    %flag_or 4, 9;
T_6.37;
    %jmp/1 T_6.36, 4;
    %flag_mov 9, 4;
    %load/vec4 v000001f5779b2a50_0;
    %cmpi/e 2, 0, 3;
    %flag_or 4, 9;
T_6.36;
    %jmp/1 T_6.35, 4;
    %flag_mov 9, 4;
    %load/vec4 v000001f5779b2a50_0;
    %cmpi/e 4, 0, 3;
    %flag_or 4, 9;
T_6.35;
    %flag_get/vec4 4;
    %jmp/1 T_6.34, 4;
    %load/vec4 v000001f5779b2a50_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_6.34;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.32, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f5779b15b0_0, 0, 1;
T_6.32 ;
    %jmp T_6.31;
T_6.30 ;
    %load/vec4 v000001f5779b2690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.38, 8;
    %load/vec4 v000001f5779b2a50_0;
    %cmpi/e 0, 0, 3;
    %jmp/1 T_6.43, 4;
    %flag_mov 9, 4;
    %load/vec4 v000001f5779b2a50_0;
    %cmpi/e 2, 0, 3;
    %flag_or 4, 9;
T_6.43;
    %flag_get/vec4 4;
    %jmp/1 T_6.42, 4;
    %load/vec4 v000001f5779b2a50_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_6.42;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.40, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f5779b15b0_0, 0, 1;
T_6.40 ;
    %jmp T_6.39;
T_6.38 ;
    %load/vec4 v000001f5779b1bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.44, 8;
    %load/vec4 v000001f5779b2a50_0;
    %cmpi/e 0, 0, 3;
    %jmp/1 T_6.52, 4;
    %flag_mov 9, 4;
    %load/vec4 v000001f5779b2a50_0;
    %cmpi/e 1, 0, 3;
    %flag_or 4, 9;
T_6.52;
    %jmp/1 T_6.51, 4;
    %flag_mov 9, 4;
    %load/vec4 v000001f5779b2a50_0;
    %cmpi/e 4, 0, 3;
    %flag_or 4, 9;
T_6.51;
    %jmp/1 T_6.50, 4;
    %flag_mov 9, 4;
    %load/vec4 v000001f5779b2a50_0;
    %cmpi/e 5, 0, 3;
    %flag_or 4, 9;
T_6.50;
    %jmp/1 T_6.49, 4;
    %flag_mov 9, 4;
    %load/vec4 v000001f5779b2a50_0;
    %cmpi/e 6, 0, 3;
    %flag_or 4, 9;
T_6.49;
    %flag_get/vec4 4;
    %jmp/1 T_6.48, 4;
    %load/vec4 v000001f5779b2a50_0;
    %pushi/vec4 7, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_6.48;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.46, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f5779b15b0_0, 0, 1;
T_6.46 ;
    %jmp T_6.45;
T_6.44 ;
    %load/vec4 v000001f5779b1650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.53, 8;
    %load/vec4 v000001f5779472c0_0;
    %parti/s 3, 12, 5;
    %cmpi/e 0, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_6.55, 4;
    %load/vec4 v000001f5779472c0_0;
    %parti/s 3, 12, 5;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_6.55;
    %nor/r;
    %store/vec4 v000001f5779b15b0_0, 0, 1;
T_6.53 ;
T_6.45 ;
T_6.39 ;
T_6.31 ;
T_6.16 ;
T_6.11 ;
    %load/vec4 v000001f5779b25f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.56, 8;
    %load/vec4 v000001f5779472c0_0;
    %parti/s 5, 20, 6;
    %store/vec4 v000001f5779b2050_0, 0, 5;
    %load/vec4 v000001f5779472c0_0;
    %parti/s 5, 15, 5;
    %store/vec4 v000001f5779b0e30_0, 0, 5;
    %load/vec4 v000001f5779472c0_0;
    %parti/s 5, 7, 4;
    %store/vec4 v000001f5779b1c90_0, 0, 5;
    %load/vec4 v000001f5779472c0_0;
    %parti/s 3, 12, 5;
    %store/vec4 v000001f5779b2a50_0, 0, 3;
    %jmp T_6.57;
T_6.56 ;
    %load/vec4 v000001f5779b1790_0;
    %flag_set/vec4 8;
    %jmp/1 T_6.63, 8;
    %load/vec4 v000001f5779b1510_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.63;
    %jmp/1 T_6.62, 8;
    %load/vec4 v000001f5779b0cf0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.62;
    %jmp/1 T_6.61, 8;
    %load/vec4 v000001f5779b1330_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.61;
    %jmp/1 T_6.60, 8;
    %load/vec4 v000001f5779b1650_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.60;
    %jmp/0xz  T_6.58, 8;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001f5779b2050_0, 0, 5;
    %load/vec4 v000001f5779472c0_0;
    %parti/s 5, 15, 5;
    %store/vec4 v000001f5779b0e30_0, 0, 5;
    %load/vec4 v000001f5779472c0_0;
    %parti/s 5, 7, 4;
    %store/vec4 v000001f5779b1c90_0, 0, 5;
    %load/vec4 v000001f5779472c0_0;
    %parti/s 3, 12, 5;
    %store/vec4 v000001f5779b2a50_0, 0, 3;
    %jmp T_6.59;
T_6.58 ;
    %load/vec4 v000001f5779b2690_0;
    %flag_set/vec4 8;
    %jmp/1 T_6.66, 8;
    %load/vec4 v000001f5779b1bf0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.66;
    %jmp/0xz  T_6.64, 8;
    %load/vec4 v000001f5779472c0_0;
    %parti/s 5, 20, 6;
    %store/vec4 v000001f5779b2050_0, 0, 5;
    %load/vec4 v000001f5779472c0_0;
    %parti/s 5, 15, 5;
    %store/vec4 v000001f5779b0e30_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001f5779b1c90_0, 0, 5;
    %load/vec4 v000001f5779472c0_0;
    %parti/s 3, 12, 5;
    %store/vec4 v000001f5779b2a50_0, 0, 3;
    %jmp T_6.65;
T_6.64 ;
    %load/vec4 v000001f5779b11f0_0;
    %flag_set/vec4 8;
    %jmp/1 T_6.70, 8;
    %load/vec4 v000001f5779b1fb0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.70;
    %jmp/1 T_6.69, 8;
    %load/vec4 v000001f5779b1ab0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.69;
    %jmp/0xz  T_6.67, 8;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001f5779b2050_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001f5779b0e30_0, 0, 5;
    %load/vec4 v000001f5779472c0_0;
    %parti/s 5, 7, 4;
    %store/vec4 v000001f5779b1c90_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001f5779b2a50_0, 0, 3;
    %jmp T_6.68;
T_6.67 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001f5779b2050_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001f5779b0e30_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001f5779b1c90_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001f5779b2a50_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f5779b15b0_0, 0, 1;
T_6.68 ;
T_6.65 ;
T_6.59 ;
T_6.57 ;
    %load/vec4 v000001f5779b2410_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_6.71, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_6.72, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_6.73, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_6.74, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_6.75, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_6.76, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_6.77, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_6.78, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_6.79, 6;
    %dup/vec4;
    %pushi/vec4 115, 0, 7;
    %cmp/u;
    %jmp/1 T_6.80, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 7;
    %cmp/u;
    %jmp/1 T_6.81, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f5779b2910_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f5779b15b0_0, 0, 1;
    %jmp T_6.83;
T_6.71 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f5779b2910_0, 0, 32;
    %jmp T_6.83;
T_6.72 ;
    %load/vec4 v000001f5779472c0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001f5779472c0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001f5779b2910_0, 0, 32;
    %jmp T_6.83;
T_6.73 ;
    %load/vec4 v000001f5779472c0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001f5779472c0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001f5779b2910_0, 0, 32;
    %jmp T_6.83;
T_6.74 ;
    %load/vec4 v000001f5779472c0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001f5779472c0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001f5779b2910_0, 0, 32;
    %jmp T_6.83;
T_6.75 ;
    %load/vec4 v000001f5779472c0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001f5779472c0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f5779472c0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001f5779b2910_0, 0, 32;
    %jmp T_6.83;
T_6.76 ;
    %load/vec4 v000001f5779472c0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001f5779472c0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f5779472c0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f5779472c0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001f5779b2910_0, 0, 32;
    %jmp T_6.83;
T_6.77 ;
    %load/vec4 v000001f5779472c0_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v000001f5779472c0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f5779472c0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f5779472c0_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001f5779b2910_0, 0, 32;
    %jmp T_6.83;
T_6.78 ;
    %load/vec4 v000001f5779472c0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v000001f5779b2910_0, 0, 32;
    %jmp T_6.83;
T_6.79 ;
    %load/vec4 v000001f5779472c0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v000001f5779b2910_0, 0, 32;
    %jmp T_6.83;
T_6.80 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v000001f5779472c0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001f5779b2910_0, 0, 32;
    %jmp T_6.83;
T_6.81 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v000001f5779472c0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001f5779b2910_0, 0, 32;
    %jmp T_6.83;
T_6.83 ;
    %pop/vec4 1;
    %load/vec4 v000001f5779b2410_0;
    %cmpi/e 51, 0, 7;
    %jmp/1 T_6.86, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001f5779b2410_0;
    %cmpi/e 19, 0, 7;
    %flag_or 4, 8;
T_6.86;
    %jmp/0xz  T_6.84, 4;
    %load/vec4 v000001f5779b2410_0;
    %cmpi/e 51, 0, 7;
    %jmp/0xz  T_6.87, 4;
    %load/vec4 v000001f5779b2a50_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_6.89, 4;
    %load/vec4 v000001f5779472c0_0;
    %parti/s 7, 25, 6;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_6.91, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f577945c40_0, 0, 1;
    %jmp T_6.92;
T_6.91 ;
    %load/vec4 v000001f5779472c0_0;
    %parti/s 7, 25, 6;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_6.93, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f5779465a0_0, 0, 1;
    %jmp T_6.94;
T_6.93 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f5779b15b0_0, 0, 1;
T_6.94 ;
T_6.92 ;
    %jmp T_6.90;
T_6.89 ;
    %load/vec4 v000001f5779b2a50_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_6.95, 4;
    %load/vec4 v000001f5779472c0_0;
    %parti/s 7, 25, 6;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_6.97, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f577945e20_0, 0, 1;
    %jmp T_6.98;
T_6.97 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f5779b15b0_0, 0, 1;
T_6.98 ;
    %jmp T_6.96;
T_6.95 ;
    %load/vec4 v000001f5779b2a50_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_6.99, 4;
    %load/vec4 v000001f5779472c0_0;
    %parti/s 7, 25, 6;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_6.101, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f577945f60_0, 0, 1;
    %jmp T_6.102;
T_6.101 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f5779b15b0_0, 0, 1;
T_6.102 ;
    %jmp T_6.100;
T_6.99 ;
    %load/vec4 v000001f5779b2a50_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_6.103, 4;
    %load/vec4 v000001f5779472c0_0;
    %parti/s 7, 25, 6;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_6.105, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f577947360_0, 0, 1;
    %jmp T_6.106;
T_6.105 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f5779b15b0_0, 0, 1;
T_6.106 ;
    %jmp T_6.104;
T_6.103 ;
    %load/vec4 v000001f5779b2a50_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_6.107, 4;
    %load/vec4 v000001f5779472c0_0;
    %parti/s 7, 25, 6;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_6.109, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f577946640_0, 0, 1;
    %jmp T_6.110;
T_6.109 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f5779b15b0_0, 0, 1;
T_6.110 ;
    %jmp T_6.108;
T_6.107 ;
    %load/vec4 v000001f5779b2a50_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_6.111, 4;
    %load/vec4 v000001f5779472c0_0;
    %parti/s 7, 25, 6;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_6.113, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f577945d80_0, 0, 1;
    %jmp T_6.114;
T_6.113 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f5779b15b0_0, 0, 1;
T_6.114 ;
    %jmp T_6.112;
T_6.111 ;
    %load/vec4 v000001f5779b2a50_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_6.115, 4;
    %load/vec4 v000001f5779472c0_0;
    %parti/s 7, 25, 6;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_6.117, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f5779466e0_0, 0, 1;
    %jmp T_6.118;
T_6.117 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f5779b15b0_0, 0, 1;
T_6.118 ;
    %jmp T_6.116;
T_6.115 ;
    %load/vec4 v000001f5779b2a50_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_6.119, 4;
    %load/vec4 v000001f5779472c0_0;
    %parti/s 7, 25, 6;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_6.121, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f577946000_0, 0, 1;
    %jmp T_6.122;
T_6.121 ;
    %load/vec4 v000001f5779472c0_0;
    %parti/s 7, 25, 6;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_6.123, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f577947180_0, 0, 1;
    %jmp T_6.124;
T_6.123 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f5779b15b0_0, 0, 1;
T_6.124 ;
T_6.122 ;
    %jmp T_6.120;
T_6.119 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f5779b15b0_0, 0, 1;
T_6.120 ;
T_6.116 ;
T_6.112 ;
T_6.108 ;
T_6.104 ;
T_6.100 ;
T_6.96 ;
T_6.90 ;
    %jmp T_6.88;
T_6.87 ;
    %load/vec4 v000001f5779b2a50_0;
    %cmpi/e 0, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_6.125, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_6.126, 8;
T_6.125 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_6.126, 8;
 ; End of false expr.
    %blend;
T_6.126;
    %pad/s 1;
    %store/vec4 v000001f577945c40_0, 0, 1;
    %load/vec4 v000001f5779b2a50_0;
    %cmpi/e 2, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_6.127, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_6.128, 8;
T_6.127 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_6.128, 8;
 ; End of false expr.
    %blend;
T_6.128;
    %pad/s 1;
    %store/vec4 v000001f577945f60_0, 0, 1;
    %load/vec4 v000001f5779b2a50_0;
    %cmpi/e 3, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_6.129, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_6.130, 8;
T_6.129 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_6.130, 8;
 ; End of false expr.
    %blend;
T_6.130;
    %pad/s 1;
    %store/vec4 v000001f577947360_0, 0, 1;
    %load/vec4 v000001f5779b2a50_0;
    %cmpi/e 4, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_6.131, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_6.132, 8;
T_6.131 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_6.132, 8;
 ; End of false expr.
    %blend;
T_6.132;
    %pad/s 1;
    %store/vec4 v000001f577946640_0, 0, 1;
    %load/vec4 v000001f5779b2a50_0;
    %cmpi/e 6, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_6.133, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_6.134, 8;
T_6.133 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_6.134, 8;
 ; End of false expr.
    %blend;
T_6.134;
    %pad/s 1;
    %store/vec4 v000001f577945d80_0, 0, 1;
    %load/vec4 v000001f5779b2a50_0;
    %cmpi/e 7, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_6.135, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_6.136, 8;
T_6.135 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_6.136, 8;
 ; End of false expr.
    %blend;
T_6.136;
    %pad/s 1;
    %store/vec4 v000001f5779466e0_0, 0, 1;
    %load/vec4 v000001f5779b2a50_0;
    %cmpi/e 1, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_6.139, 4;
    %load/vec4 v000001f5779472c0_0;
    %parti/s 7, 25, 6;
    %pushi/vec4 0, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.139;
    %flag_set/vec4 8;
    %jmp/0 T_6.137, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_6.138, 8;
T_6.137 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_6.138, 8;
 ; End of false expr.
    %blend;
T_6.138;
    %pad/s 1;
    %store/vec4 v000001f577945e20_0, 0, 1;
    %load/vec4 v000001f5779b2a50_0;
    %cmpi/e 5, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_6.142, 4;
    %load/vec4 v000001f5779472c0_0;
    %parti/s 7, 25, 6;
    %pushi/vec4 0, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.142;
    %flag_set/vec4 8;
    %jmp/0 T_6.140, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_6.141, 8;
T_6.140 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_6.141, 8;
 ; End of false expr.
    %blend;
T_6.141;
    %pad/s 1;
    %store/vec4 v000001f577946000_0, 0, 1;
    %load/vec4 v000001f5779b2a50_0;
    %cmpi/e 5, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_6.145, 4;
    %load/vec4 v000001f5779472c0_0;
    %parti/s 7, 25, 6;
    %pushi/vec4 32, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.145;
    %flag_set/vec4 8;
    %jmp/0 T_6.143, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_6.144, 8;
T_6.143 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_6.144, 8;
 ; End of false expr.
    %blend;
T_6.144;
    %pad/s 1;
    %store/vec4 v000001f577947180_0, 0, 1;
    %load/vec4 v000001f5779b2a50_0;
    %cmpi/e 0, 0, 3;
    %jmp/1 T_6.154, 4;
    %flag_mov 9, 4;
    %load/vec4 v000001f5779b2a50_0;
    %cmpi/e 2, 0, 3;
    %flag_or 4, 9;
T_6.154;
    %jmp/1 T_6.153, 4;
    %flag_mov 9, 4;
    %load/vec4 v000001f5779b2a50_0;
    %cmpi/e 3, 0, 3;
    %flag_or 4, 9;
T_6.153;
    %jmp/1 T_6.152, 4;
    %flag_mov 9, 4;
    %load/vec4 v000001f5779b2a50_0;
    %cmpi/e 4, 0, 3;
    %flag_or 4, 9;
T_6.152;
    %jmp/1 T_6.151, 4;
    %flag_mov 9, 4;
    %load/vec4 v000001f5779b2a50_0;
    %cmpi/e 6, 0, 3;
    %flag_or 4, 9;
T_6.151;
    %jmp/1 T_6.150, 4;
    %flag_mov 9, 4;
    %load/vec4 v000001f5779b2a50_0;
    %cmpi/e 7, 0, 3;
    %flag_or 4, 9;
T_6.150;
    %jmp/1 T_6.149, 4;
    %flag_mov 9, 4;
    %load/vec4 v000001f5779b2a50_0;
    %cmpi/e 1, 0, 3;
    %flag_or 4, 9;
T_6.149;
    %flag_get/vec4 4;
    %jmp/1 T_6.148, 4;
    %load/vec4 v000001f5779b2a50_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_6.148;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.146, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f5779b15b0_0, 0, 1;
T_6.146 ;
T_6.88 ;
    %jmp T_6.85;
T_6.84 ;
    %load/vec4 v000001f5779b2410_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_6.155, 4;
    %load/vec4 v000001f5779b2a50_0;
    %cmpi/e 0, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_6.157, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_6.158, 8;
T_6.157 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_6.158, 8;
 ; End of false expr.
    %blend;
T_6.158;
    %pad/s 1;
    %store/vec4 v000001f5779479a0_0, 0, 1;
    %load/vec4 v000001f5779b2a50_0;
    %cmpi/e 1, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_6.159, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_6.160, 8;
T_6.159 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_6.160, 8;
 ; End of false expr.
    %blend;
T_6.160;
    %pad/s 1;
    %store/vec4 v000001f577946f00_0, 0, 1;
    %load/vec4 v000001f5779b2a50_0;
    %cmpi/e 4, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_6.161, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_6.162, 8;
T_6.161 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_6.162, 8;
 ; End of false expr.
    %blend;
T_6.162;
    %pad/s 1;
    %store/vec4 v000001f577947860_0, 0, 1;
    %load/vec4 v000001f5779b2a50_0;
    %cmpi/e 5, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_6.163, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_6.164, 8;
T_6.163 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_6.164, 8;
 ; End of false expr.
    %blend;
T_6.164;
    %pad/s 1;
    %store/vec4 v000001f5779460a0_0, 0, 1;
    %load/vec4 v000001f5779b2a50_0;
    %cmpi/e 6, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_6.165, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_6.166, 8;
T_6.165 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_6.166, 8;
 ; End of false expr.
    %blend;
T_6.166;
    %pad/s 1;
    %store/vec4 v000001f577947900_0, 0, 1;
    %load/vec4 v000001f5779b2a50_0;
    %cmpi/e 7, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_6.167, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_6.168, 8;
T_6.167 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_6.168, 8;
 ; End of false expr.
    %blend;
T_6.168;
    %pad/s 1;
    %store/vec4 v000001f577945ce0_0, 0, 1;
    %load/vec4 v000001f5779b2a50_0;
    %cmpi/e 0, 0, 3;
    %jmp/1 T_6.175, 4;
    %flag_mov 9, 4;
    %load/vec4 v000001f5779b2a50_0;
    %cmpi/e 1, 0, 3;
    %flag_or 4, 9;
T_6.175;
    %jmp/1 T_6.174, 4;
    %flag_mov 9, 4;
    %load/vec4 v000001f5779b2a50_0;
    %cmpi/e 4, 0, 3;
    %flag_or 4, 9;
T_6.174;
    %jmp/1 T_6.173, 4;
    %flag_mov 9, 4;
    %load/vec4 v000001f5779b2a50_0;
    %cmpi/e 5, 0, 3;
    %flag_or 4, 9;
T_6.173;
    %jmp/1 T_6.172, 4;
    %flag_mov 9, 4;
    %load/vec4 v000001f5779b2a50_0;
    %cmpi/e 6, 0, 3;
    %flag_or 4, 9;
T_6.172;
    %flag_get/vec4 4;
    %jmp/1 T_6.171, 4;
    %load/vec4 v000001f5779b2a50_0;
    %pushi/vec4 7, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_6.171;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.169, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f5779b15b0_0, 0, 1;
T_6.169 ;
    %jmp T_6.156;
T_6.155 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f577945c40_0, 0, 1;
T_6.156 ;
T_6.85 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001f5778843e0;
T_7 ;
    %wait E_000001f57792f2c0;
    %load/vec4 v000001f5779b10b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f5779b2730_0, 0, 32;
T_7.2 ;
    %load/vec4 v000001f5779b2730_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001f5779b2730_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f5779b1830, 0, 4;
    %load/vec4 v000001f5779b2730_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f5779b2730_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f5779b20f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f5779b24b0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001f5779b2870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v000001f5779b2550_0;
    %load/vec4 v000001f5779b1f10_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f5779b1830, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f5779b1830, 0, 4;
T_7.4 ;
    %load/vec4 v000001f5779b2870_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.8, 9;
    %load/vec4 v000001f5779b1f10_0;
    %load/vec4 v000001f5779b1dd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.8;
    %flag_set/vec4 8;
    %jmp/0 T_7.6, 8;
    %load/vec4 v000001f5779b2550_0;
    %jmp/1 T_7.7, 8;
T_7.6 ; End of true expr.
    %load/vec4 v000001f5779b1dd0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001f5779b1830, 4;
    %jmp/0 T_7.7, 8;
 ; End of false expr.
    %blend;
T_7.7;
    %assign/vec4 v000001f5779b20f0_0, 0;
    %load/vec4 v000001f5779b2870_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.11, 9;
    %load/vec4 v000001f5779b1f10_0;
    %load/vec4 v000001f5779b0f70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.11;
    %flag_set/vec4 8;
    %jmp/0 T_7.9, 8;
    %load/vec4 v000001f5779b2550_0;
    %jmp/1 T_7.10, 8;
T_7.9 ; End of true expr.
    %load/vec4 v000001f5779b0f70_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001f5779b1830, 4;
    %jmp/0 T_7.10, 8;
 ; End of false expr.
    %blend;
T_7.10;
    %assign/vec4 v000001f5779b24b0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001f57788c8d0;
T_8 ;
    %wait E_000001f57792f2c0;
    %load/vec4 v000001f5779be460_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5779be5a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5779bd600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5779bd420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5779bd6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5779be3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5779bcfc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f5779bd4c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f5779be820_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f5779b7220_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f5779bd9c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001f5779b84e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f5779bce80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f5779bea00_0, 0;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v000001f5779b7400_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f5779be960_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001f5779b7360_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001f5779b72c0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001f5779bda60_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v000001f5779bdc40_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001f5779be780_0;
    %assign/vec4 v000001f5779b7220_0, 0;
    %load/vec4 v000001f5779be780_0;
    %assign/vec4 v000001f5779be820_0, 0;
    %load/vec4 v000001f5779b6d20_0;
    %assign/vec4 v000001f5779b84e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f5779bd9c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5779bd600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5779be3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5779bd6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5779be5a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5779bcfc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5779bd420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5779b8260_0, 0;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v000001f5779b7400_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v000001f5779bdc40_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001f5779bda60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f5779be960_0, 0;
    %load/vec4 v000001f5779b8080_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v000001f5779b79a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.6, 9;
    %load/vec4 v000001f5779be0a0_0;
    %nor/r;
    %and;
T_8.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v000001f5779b6e60_0;
    %assign/vec4 v000001f5779b7400_0, 0;
    %load/vec4 v000001f5779b8300_0;
    %assign/vec4 v000001f5779bdc40_0, 0;
    %load/vec4 v000001f5779b81c0_0;
    %assign/vec4 v000001f5779bda60_0, 0;
    %load/vec4 v000001f5779b6dc0_0;
    %assign/vec4 v000001f5779b72c0_0, 0;
    %load/vec4 v000001f5779b7860_0;
    %assign/vec4 v000001f5779b7360_0, 0;
    %load/vec4 v000001f5779b7cc0_0;
    %assign/vec4 v000001f5779bea00_0, 0;
    %load/vec4 v000001f5779b6fa0_0;
    %assign/vec4 v000001f5779bce80_0, 0;
    %load/vec4 v000001f5779b70e0_0;
    %assign/vec4 v000001f5779bd4c0_0, 0;
    %load/vec4 v000001f5779be280_0;
    %flag_set/vec4 8;
    %jmp/1 T_8.9, 8;
    %load/vec4 v000001f5779be6e0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_8.9;
    %jmp/0 T_8.7, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_8.8, 8;
T_8.7 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_8.8, 8;
 ; End of false expr.
    %blend;
T_8.8;
    %pad/s 1;
    %assign/vec4 v000001f5779bcfc0_0, 0;
    %load/vec4 v000001f5779b7c20_0;
    %assign/vec4 v000001f5779b74a0_0, 0;
    %load/vec4 v000001f5779be280_0;
    %flag_set/vec4 8;
    %jmp/1 T_8.12, 8;
    %load/vec4 v000001f5779be6e0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_8.12;
    %jmp/0 T_8.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_8.11, 8;
T_8.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_8.11, 8;
 ; End of false expr.
    %blend;
T_8.11;
    %pad/s 1;
    %assign/vec4 v000001f5779bd420_0, 0;
    %load/vec4 v000001f5779be960_0;
    %assign/vec4 v000001f5779bd9c0_0, 0;
    %load/vec4 v000001f5779bde20_0;
    %flag_set/vec4 8;
    %jmp/1 T_8.15, 8;
    %load/vec4 v000001f5779bdd80_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_8.15;
    %jmp/0xz  T_8.13, 8;
    %load/vec4 v000001f5779b7c20_0;
    %assign/vec4 v000001f5779be960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5779be5a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5779bd6a0_0, 0;
    %jmp T_8.14;
T_8.13 ;
    %load/vec4 v000001f5779bcde0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.16, 8;
    %load/vec4 v000001f5779b7c20_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.18, 8;
    %load/vec4 v000001f5779be780_0;
    %load/vec4 v000001f5779b70e0_0;
    %add;
    %assign/vec4 v000001f5779b7220_0, 0;
    %load/vec4 v000001f5779b79a0_0;
    %assign/vec4 v000001f5779be3c0_0, 0;
    %load/vec4 v000001f5779b79a0_0;
    %assign/vec4 v000001f5779bd600_0, 0;
    %jmp T_8.19;
T_8.18 ;
    %load/vec4 v000001f5779be780_0;
    %addi 4, 0, 32;
    %assign/vec4 v000001f5779b7220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5779be3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5779bd600_0, 0;
T_8.19 ;
    %jmp T_8.17;
T_8.16 ;
    %load/vec4 v000001f5779be640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.20, 8;
    %load/vec4 v000001f5779be780_0;
    %load/vec4 v000001f5779b70e0_0;
    %add;
    %assign/vec4 v000001f5779b7220_0, 0;
    %load/vec4 v000001f5779b79a0_0;
    %assign/vec4 v000001f5779be3c0_0, 0;
    %load/vec4 v000001f5779b79a0_0;
    %assign/vec4 v000001f5779bd600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5779bd6a0_0, 0;
    %load/vec4 v000001f5779be780_0;
    %addi 4, 0, 32;
    %assign/vec4 v000001f5779be960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5779be5a0_0, 0;
    %jmp T_8.21;
T_8.20 ;
    %load/vec4 v000001f5779bdf60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.22, 8;
    %load/vec4 v000001f5779b7cc0_0;
    %load/vec4 v000001f5779b70e0_0;
    %add;
    %pushi/vec4 4294967294, 0, 32;
    %and;
    %assign/vec4 v000001f5779b7220_0, 0;
    %load/vec4 v000001f5779b79a0_0;
    %assign/vec4 v000001f5779be3c0_0, 0;
    %load/vec4 v000001f5779b79a0_0;
    %assign/vec4 v000001f5779bd600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5779bd6a0_0, 0;
    %load/vec4 v000001f5779be780_0;
    %addi 4, 0, 32;
    %assign/vec4 v000001f5779be960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5779be5a0_0, 0;
    %jmp T_8.23;
T_8.22 ;
    %load/vec4 v000001f5779be000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.24, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5779be3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5779bd600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5779bd6a0_0, 0;
    %load/vec4 v000001f5779b70e0_0;
    %parti/s 20, 12, 5;
    %pad/u 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001f5779be960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5779be5a0_0, 0;
    %jmp T_8.25;
T_8.24 ;
    %load/vec4 v000001f5779be500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.26, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5779be3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5779bd600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5779bd6a0_0, 0;
    %load/vec4 v000001f5779b7d60_0;
    %load/vec4 v000001f5779b70e0_0;
    %add;
    %assign/vec4 v000001f5779be960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5779be5a0_0, 0;
    %jmp T_8.27;
T_8.26 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5779be3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5779bd600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5779be5a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5779bd6a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f5779be960_0, 0;
T_8.27 ;
T_8.25 ;
T_8.23 ;
T_8.21 ;
T_8.17 ;
T_8.14 ;
T_8.4 ;
T_8.2 ;
    %load/vec4 v000001f5779b8080_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.30, 9;
    %load/vec4 v000001f5779be0a0_0;
    %nor/r;
    %and;
T_8.30;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.28, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5779b8260_0, 0;
    %jmp T_8.29;
T_8.28 ;
    %load/vec4 v000001f5779be0a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.31, 8;
    %load/vec4 v000001f5779b79a0_0;
    %assign/vec4 v000001f5779b8260_0, 0;
    %jmp T_8.32;
T_8.31 ;
    %load/vec4 v000001f5779be0a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.35, 9;
    %load/vec4 v000001f5779b7ea0_0;
    %nor/r;
    %and;
T_8.35;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.33, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5779b8260_0, 0;
T_8.33 ;
T_8.32 ;
T_8.29 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001f57788c8d0;
T_9 ;
    %wait E_000001f57792fd40;
    %load/vec4 v000001f5779be640_0;
    %flag_set/vec4 8;
    %jmp/1 T_9.2, 8;
    %load/vec4 v000001f5779be500_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_9.2;
    %jmp/0 T_9.0, 8;
    %load/vec4 v000001f5779b7d60_0;
    %jmp/1 T_9.1, 8;
T_9.0 ; End of true expr.
    %load/vec4 v000001f5779be000_0;
    %flag_set/vec4 9;
    %jmp/0 T_9.3, 9;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_9.4, 9;
T_9.3 ; End of true expr.
    %load/vec4 v000001f5779bdce0_0;
    %jmp/0 T_9.4, 9;
 ; End of false expr.
    %blend;
T_9.4;
    %jmp/0 T_9.1, 8;
 ; End of false expr.
    %blend;
T_9.1;
    %store/vec4 v000001f5779b7e00_0, 0, 32;
    %load/vec4 v000001f5779bde20_0;
    %flag_set/vec4 8;
    %jmp/1 T_9.7, 8;
    %load/vec4 v000001f5779bcde0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_9.7;
    %jmp/0 T_9.5, 8;
    %load/vec4 v000001f5779bcca0_0;
    %jmp/1 T_9.6, 8;
T_9.5 ; End of true expr.
    %load/vec4 v000001f5779b70e0_0;
    %jmp/0 T_9.6, 8;
 ; End of false expr.
    %blend;
T_9.6;
    %store/vec4 v000001f5779b77c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f5779b7c20_0, 0, 32;
    %load/vec4 v000001f5779b7a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.8, 8;
    %load/vec4 v000001f5779b7e00_0;
    %load/vec4 v000001f5779b77c0_0;
    %add;
    %store/vec4 v000001f5779b7c20_0, 0, 32;
    %jmp T_9.9;
T_9.8 ;
    %load/vec4 v000001f5779b7680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.10, 8;
    %load/vec4 v000001f5779b7e00_0;
    %load/vec4 v000001f5779b77c0_0;
    %sub;
    %store/vec4 v000001f5779b7c20_0, 0, 32;
    %jmp T_9.11;
T_9.10 ;
    %load/vec4 v000001f5779b8b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.12, 8;
    %load/vec4 v000001f5779b7e00_0;
    %load/vec4 v000001f5779b77c0_0;
    %cmp/s;
    %jmp/0xz  T_9.14, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001f5779b7c20_0, 0, 32;
    %jmp T_9.15;
T_9.14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f5779b7c20_0, 0, 32;
T_9.15 ;
    %jmp T_9.13;
T_9.12 ;
    %load/vec4 v000001f5779b7900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.16, 8;
    %load/vec4 v000001f5779b7e00_0;
    %load/vec4 v000001f5779b77c0_0;
    %cmp/u;
    %jmp/0xz  T_9.18, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001f5779b7c20_0, 0, 32;
    %jmp T_9.19;
T_9.18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f5779b7c20_0, 0, 32;
T_9.19 ;
    %jmp T_9.17;
T_9.16 ;
    %load/vec4 v000001f5779b6c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.20, 8;
    %load/vec4 v000001f5779b7e00_0;
    %load/vec4 v000001f5779b77c0_0;
    %xor;
    %store/vec4 v000001f5779b7c20_0, 0, 32;
    %jmp T_9.21;
T_9.20 ;
    %load/vec4 v000001f5779b7180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.22, 8;
    %load/vec4 v000001f5779b7e00_0;
    %load/vec4 v000001f5779b77c0_0;
    %or;
    %store/vec4 v000001f5779b7c20_0, 0, 32;
    %jmp T_9.23;
T_9.22 ;
    %load/vec4 v000001f5779b75e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.24, 8;
    %load/vec4 v000001f5779b7e00_0;
    %load/vec4 v000001f5779b77c0_0;
    %and;
    %store/vec4 v000001f5779b7c20_0, 0, 32;
    %jmp T_9.25;
T_9.24 ;
    %load/vec4 v000001f5779b7720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.26, 8;
    %load/vec4 v000001f5779b7e00_0;
    %ix/getv 4, v000001f5779be8c0_0;
    %shiftl 4;
    %store/vec4 v000001f5779b7c20_0, 0, 32;
    %jmp T_9.27;
T_9.26 ;
    %load/vec4 v000001f5779b7fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.28, 8;
    %load/vec4 v000001f5779b7e00_0;
    %ix/getv 4, v000001f5779be8c0_0;
    %shiftr 4;
    %store/vec4 v000001f5779b7c20_0, 0, 32;
    %jmp T_9.29;
T_9.28 ;
    %load/vec4 v000001f5779b7040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.30, 8;
    %load/vec4 v000001f5779b7e00_0;
    %ix/getv 4, v000001f5779be8c0_0;
    %shiftr/s 4;
    %store/vec4 v000001f5779b7c20_0, 0, 32;
    %jmp T_9.31;
T_9.30 ;
    %load/vec4 v000001f5779b6f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.32, 8;
    %load/vec4 v000001f5779b7e00_0;
    %load/vec4 v000001f5779b77c0_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_9.34, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.35, 8;
T_9.34 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.35, 8;
 ; End of false expr.
    %blend;
T_9.35;
    %store/vec4 v000001f5779b7c20_0, 0, 32;
    %jmp T_9.33;
T_9.32 ;
    %load/vec4 v000001f5779b7ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.36, 8;
    %load/vec4 v000001f5779b7e00_0;
    %load/vec4 v000001f5779b77c0_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_9.38, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_9.39, 8;
T_9.38 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_9.39, 8;
 ; End of false expr.
    %blend;
T_9.39;
    %store/vec4 v000001f5779b7c20_0, 0, 32;
    %jmp T_9.37;
T_9.36 ;
    %load/vec4 v000001f5779b8620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.40, 8;
    %load/vec4 v000001f5779b77c0_0;
    %load/vec4 v000001f5779b7e00_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz  T_9.42, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001f5779b7c20_0, 0, 32;
    %jmp T_9.43;
T_9.42 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f5779b7c20_0, 0, 32;
T_9.43 ;
    %jmp T_9.41;
T_9.40 ;
    %load/vec4 v000001f5779b8800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.44, 8;
    %load/vec4 v000001f5779b77c0_0;
    %load/vec4 v000001f5779b7e00_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_9.46, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001f5779b7c20_0, 0, 32;
    %jmp T_9.47;
T_9.46 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f5779b7c20_0, 0, 32;
T_9.47 ;
T_9.44 ;
T_9.41 ;
T_9.37 ;
T_9.33 ;
T_9.31 ;
T_9.29 ;
T_9.27 ;
T_9.25 ;
T_9.23 ;
T_9.21 ;
T_9.17 ;
T_9.13 ;
T_9.11 ;
T_9.9 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001f57795e5a0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f5779bfa20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f5779c0560_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_000001f57795e5a0;
T_11 ;
    %delay 5, 0;
    %load/vec4 v000001f5779c0560_0;
    %inv;
    %store/vec4 v000001f5779c0560_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_000001f57795e5a0;
T_12 ;
    %vpi_call 2 77 "$dumpfile", "./waveform/fe_de_ex.vcd" {0 0 0};
    %vpi_call 2 78 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001f57795e5a0 {0 0 0};
    %end;
    .thread T_12;
    .scope S_000001f57795e5a0;
T_13 ;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000001f5779c01a0_0, 0, 32;
    %fork TD_tb.reset, S_000001f5777e3030;
    %join;
    %wait E_000001f57792e4c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f5779bf520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f5779bf840_0, 0, 1;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v000001f577947040_0, 0, 32;
    %fork TD_tb.display, S_000001f577827740;
    %join;
    %delay 20, 0;
    %vpi_call 2 115 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    ".\test\tb_fet_de_ex.v";
    "././source/fetch_decoder_execute.v";
    "././source/connect_fet_de.v";
    "././source/decoder_stage.v";
    "././source/decoder.v";
    "././source/register_file.v";
    "././source/fetch_stage.v";
    "././source/fetch_instruction.v";
    "././source/transmit_instruction.v";
    "././source/execute_stage.v";
