Source Block: hdl/library/axi_ad9361/axi_ad9361_alt.v@264:274@HdlStmAssign
  output [ 61:0]                      dev_l_dbg_data;

  // defaults

  assign s_axi_bid = s_axi_awid;
  assign s_axi_rid = s_axi_arid;
  assign s_axi_rlast = 1'd0;

  // ad9361 lite version

  axi_ad9361 #(

Diff Content:
- 269   assign s_axi_rid = s_axi_arid;

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_dmac/axi_dmac_alt.v@353:363
  output                                    irq;

  // defaults

  assign s_axi_bid = s_axi_awid;
  assign s_axi_rid = s_axi_arid;
  assign s_axi_rlast = 1'd0;

  // instantiation

  axi_dmac #(

Clone Blocks 2:
hdl/library/axi_ad9671/axi_ad9671_alt.v@158:168

  // defaults

  assign s_axi_bid = s_axi_awid;
  assign s_axi_rid = s_axi_arid;
  assign s_axi_rlast = 1'd0;

  // ad9671 lite version

  axi_ad9671 #(
    .PCORE_ID (PCORE_ID),

Clone Blocks 3:
hdl/library/axi_ad9250/axi_ad9250_alt.v@162:172
  input                               s_axi_rready;

  // defaults

  assign s_axi_bid = s_axi_awid;
  assign s_axi_rid = s_axi_arid;
  assign s_axi_rlast = 1'd0;

  // ad9250 lite version

  axi_ad9250 #(

Clone Blocks 4:
hdl/library/axi_ad9361/axi_ad9361_alt.v@263:273
  output [111:0]                      dev_dbg_data;
  output [ 61:0]                      dev_l_dbg_data;

  // defaults

  assign s_axi_bid = s_axi_awid;
  assign s_axi_rid = s_axi_arid;
  assign s_axi_rlast = 1'd0;

  // ad9361 lite version


Clone Blocks 5:
hdl/library/axi_dmac/axi_dmac_alt.v@354:364

  // defaults

  assign s_axi_bid = s_axi_awid;
  assign s_axi_rid = s_axi_arid;
  assign s_axi_rlast = 1'd0;

  // instantiation

  axi_dmac #(
    .PCORE_ID (PCORE_ID),

Clone Blocks 6:
hdl/library/axi_ad9671/axi_ad9671_alt.v@157:167
  input                               s_axi_rready;

  // defaults

  assign s_axi_bid = s_axi_awid;
  assign s_axi_rid = s_axi_arid;
  assign s_axi_rlast = 1'd0;

  // ad9671 lite version

  axi_ad9671 #(

Clone Blocks 7:
hdl/library/axi_ad9250/axi_ad9250_alt.v@163:173

  // defaults

  assign s_axi_bid = s_axi_awid;
  assign s_axi_rid = s_axi_arid;
  assign s_axi_rlast = 1'd0;

  // ad9250 lite version

  axi_ad9250 #(
    .PCORE_ID (PCORE_ID),

Clone Blocks 8:
hdl/library/axi_ad9361/axi_ad9361_alt.v@265:275

  // defaults

  assign s_axi_bid = s_axi_awid;
  assign s_axi_rid = s_axi_arid;
  assign s_axi_rlast = 1'd0;

  // ad9361 lite version

  axi_ad9361 #(
    .PCORE_ID (PCORE_ID),

