# Test Configuration for Two-Phase Write Architecture Validation
# This config tests the corrected cell bias state implementation

-DesignTarget: RAM
-ProcessNode: 90
-Capacity (KB): 8
-WordWidth (bit): 8

-DeviceRoadmap: LOP

-LocalWireType: LocalConservative
-LocalWireRepeaterType: RepeatedNone
-LocalWireUseLowSwing: No

-GlobalWireType: LocalConservative
-GlobalWireRepeaterType: RepeatedNone
-GlobalWireUseLowSwing: No

-Routing: non-H-tree
-InternalSensing: false

-MemoryCellInputFile: sample_PCRAM_stochastic.cell

-Temperature (K): 340

-OptimizationTarget: ReadLatency

-BufferDesignOptimization: latency

# Force simple configuration for testing
-ForceBank (Total AxB, Active CxD): 1x1, 1x1
-ForceMat (Total AxB, Active CxD): 1x1, 1x1
-ForceMuxSenseAmp: 1
-ForceMuxOutputLev1: 1
-ForceMuxOutputLev2: 1

# Phase 3: Word-level stochastic write pattern for two-phase testing
-WritePatternType: specific
-CurrentData: 0x0F
-TargetData: 0xF0