# verilog-em
Hi! In this repository, I will be adding some of my beginner various Verilog projects. I will be happy to explain something, if not understandable and also grateful for suggestions
and critics! Thanks 
