{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 09 23:08:06 2013 " "Info: Processing started: Thu May 09 23:08:06 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DDS_sin -c DDS_sin --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DDS_sin -c DDS_sin --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "DDS_top.v(33) " "Warning (10275): Verilog HDL Module Instantiation warning at DDS_top.v(33): ignored dangling comma in List of Port Connections" {  } { { "DDS_top.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/DDS_top.v" 33 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DDS_top.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file DDS_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDS_top " "Info: Found entity 1: DDS_top" {  } { { "DDS_top.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/DDS_top.v" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DDS.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file DDS.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDS " "Info: Found entity 1: DDS" {  } { { "DDS.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/DDS.v" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_10.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file adder_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_10 " "Info: Found entity 1: adder_10" {  } { { "adder_10.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/adder_10.v" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_10.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file reg_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_10 " "Info: Found entity 1: reg_10" {  } { { "reg_10.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/reg_10.v" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_32.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file adder_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_32 " "Info: Found entity 1: adder_32" {  } { { "adder_32.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/adder_32.v" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file reg32.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg32 " "Info: Found entity 1: reg32" {  } { { "reg32.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/reg32.v" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sin_rom.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sin_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sin_rom " "Info: Found entity 1: sin_rom" {  } { { "sin_rom.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/sin_rom.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "DDS_top " "Info: Elaborating entity \"DDS_top\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DDS DDS:u4 " "Info: Elaborating entity \"DDS\" for hierarchy \"DDS:u4\"" {  } { { "DDS_top.v" "u4" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/DDS_top.v" 33 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 DDS.v(42) " "Warning (10230): Verilog HDL assignment warning at DDS.v(42): truncated value with size 16 to match size of target (12)" {  } { { "DDS.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/DDS.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 DDS.v(66) " "Warning (10230): Verilog HDL assignment warning at DDS.v(66): truncated value with size 16 to match size of target (12)" {  } { { "DDS.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/DDS.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_32 DDS:u4\|adder_32:u1 " "Info: Elaborating entity \"adder_32\" for hierarchy \"DDS:u4\|adder_32:u1\"" {  } { { "DDS.v" "u1" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/DDS.v" 46 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32 DDS:u4\|reg32:u2 " "Info: Elaborating entity \"reg32\" for hierarchy \"DDS:u4\|reg32:u2\"" {  } { { "DDS.v" "u2" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/DDS.v" 47 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_10 DDS:u4\|adder_10:u3 " "Info: Elaborating entity \"adder_10\" for hierarchy \"DDS:u4\|adder_10:u3\"" {  } { { "DDS.v" "u3" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/DDS.v" 48 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_10 DDS:u4\|reg_10:u4 " "Info: Elaborating entity \"reg_10\" for hierarchy \"DDS:u4\|reg_10:u4\"" {  } { { "DDS.v" "u4" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/DDS.v" 49 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sin_rom DDS:u4\|sin_rom:u5 " "Info: Elaborating entity \"sin_rom\" for hierarchy \"DDS:u4\|sin_rom:u5\"" {  } { { "DDS.v" "u5" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/DDS.v" 50 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DDS:u4\|sin_rom:u5\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"DDS:u4\|sin_rom:u5\|altsyncram:altsyncram_component\"" {  } { { "sin_rom.v" "altsyncram_component" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/sin_rom.v" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DDS:u4\|sin_rom:u5\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"DDS:u4\|sin_rom:u5\|altsyncram:altsyncram_component\"" {  } { { "sin_rom.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/sin_rom.v" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DDS:u4\|sin_rom:u5\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"DDS:u4\|sin_rom:u5\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sin.mif " "Info: Parameter \"init_file\" = \"sin.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=rom " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=rom\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Info: Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Info: Parameter \"widthad_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Info: Parameter \"width_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "sin_rom.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/sin_rom.v" 74 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9i91.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_9i91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9i91 " "Info: Found entity 1: altsyncram_9i91" {  } { { "db/altsyncram_9i91.tdf" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/db/altsyncram_9i91.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9i91 DDS:u4\|sin_rom:u5\|altsyncram:altsyncram_component\|altsyncram_9i91:auto_generated " "Info: Elaborating entity \"altsyncram_9i91\" for hierarchy \"DDS:u4\|sin_rom:u5\|altsyncram:altsyncram_component\|altsyncram_9i91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7u82.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_7u82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7u82 " "Info: Found entity 1: altsyncram_7u82" {  } { { "db/altsyncram_7u82.tdf" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/db/altsyncram_7u82.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7u82 DDS:u4\|sin_rom:u5\|altsyncram:altsyncram_component\|altsyncram_9i91:auto_generated\|altsyncram_7u82:altsyncram1 " "Info: Elaborating entity \"altsyncram_7u82\" for hierarchy \"DDS:u4\|sin_rom:u5\|altsyncram:altsyncram_component\|altsyncram_9i91:auto_generated\|altsyncram_7u82:altsyncram1\"" {  } { { "db/altsyncram_9i91.tdf" "altsyncram1" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/db/altsyncram_9i91.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom DDS:u4\|sin_rom:u5\|altsyncram:altsyncram_component\|altsyncram_9i91:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Info: Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"DDS:u4\|sin_rom:u5\|altsyncram:altsyncram_component\|altsyncram_9i91:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_9i91.tdf" "mgl_prim2" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/db/altsyncram_9i91.tdf" 35 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DDS:u4\|sin_rom:u5\|altsyncram:altsyncram_component\|altsyncram_9i91:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Info: Elaborated megafunction instantiation \"DDS:u4\|sin_rom:u5\|altsyncram:altsyncram_component\|altsyncram_9i91:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_9i91.tdf" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/db/altsyncram_9i91.tdf" 35 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DDS:u4\|sin_rom:u5\|altsyncram:altsyncram_component\|altsyncram_9i91:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Info: Instantiated megafunction \"DDS:u4\|sin_rom:u5\|altsyncram:altsyncram_component\|altsyncram_9i91:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000 " "Info: Parameter \"CVALUE\" = \"0000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Info: Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Info: Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1919905024 " "Info: Parameter \"NODE_NAME\" = \"1919905024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1024 " "Info: Parameter \"NUMWORDS\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Info: Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 10 " "Info: Parameter \"WIDTH_WORD\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 10 " "Info: Parameter \"WIDTHAD\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "db/altsyncram_9i91.tdf" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/db/altsyncram_9i91.tdf" 35 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr DDS:u4\|sin_rom:u5\|altsyncram:altsyncram_component\|altsyncram_9i91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Info: Elaborating entity \"sld_rom_sr\" for hierarchy \"DDS:u4\|sin_rom:u5\|altsyncram:altsyncram_component\|altsyncram_9i91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 631 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "12 " "Info: Inferred 12 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|Mux0\"" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_rom_sr.vhd" "Mux0" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_rom_sr.vhd" 75 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|Mux1\"" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_rom_sr.vhd" "Mux1" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_rom_sr.vhd" 75 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|Mux2\"" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_rom_sr.vhd" "Mux2" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_rom_sr.vhd" 75 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|Mux3\"" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_rom_sr.vhd" "Mux3" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_rom_sr.vhd" 75 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "DDS:u4\|sin_rom:u5\|altsyncram:altsyncram_component\|altsyncram_9i91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DDS:u4\|sin_rom:u5\|altsyncram:altsyncram_component\|altsyncram_9i91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\|Mux0\"" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_rom_sr.vhd" "Mux0" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_rom_sr.vhd" 75 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "DDS:u4\|sin_rom:u5\|altsyncram:altsyncram_component\|altsyncram_9i91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DDS:u4\|sin_rom:u5\|altsyncram:altsyncram_component\|altsyncram_9i91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\|Mux1\"" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_rom_sr.vhd" "Mux1" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_rom_sr.vhd" 75 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "DDS:u4\|sin_rom:u5\|altsyncram:altsyncram_component\|altsyncram_9i91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DDS:u4\|sin_rom:u5\|altsyncram:altsyncram_component\|altsyncram_9i91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\|Mux2\"" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_rom_sr.vhd" "Mux2" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_rom_sr.vhd" 75 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "DDS:u4\|sin_rom:u5\|altsyncram:altsyncram_component\|altsyncram_9i91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DDS:u4\|sin_rom:u5\|altsyncram:altsyncram_component\|altsyncram_9i91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\|Mux3\"" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_rom_sr.vhd" "Mux3" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_rom_sr.vhd" 75 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "DDS:u4\|sin_rom:u10\|altsyncram:altsyncram_component\|altsyncram_9i91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DDS:u4\|sin_rom:u10\|altsyncram:altsyncram_component\|altsyncram_9i91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\|Mux0\"" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_rom_sr.vhd" "Mux0" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_rom_sr.vhd" 75 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "DDS:u4\|sin_rom:u10\|altsyncram:altsyncram_component\|altsyncram_9i91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DDS:u4\|sin_rom:u10\|altsyncram:altsyncram_component\|altsyncram_9i91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\|Mux1\"" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_rom_sr.vhd" "Mux1" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_rom_sr.vhd" 75 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "DDS:u4\|sin_rom:u10\|altsyncram:altsyncram_component\|altsyncram_9i91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DDS:u4\|sin_rom:u10\|altsyncram:altsyncram_component\|altsyncram_9i91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\|Mux2\"" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_rom_sr.vhd" "Mux2" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_rom_sr.vhd" 75 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "DDS:u4\|sin_rom:u10\|altsyncram:altsyncram_component\|altsyncram_9i91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DDS:u4\|sin_rom:u10\|altsyncram:altsyncram_component\|altsyncram_9i91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\|Mux3\"" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_rom_sr.vhd" "Mux3" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_rom_sr.vhd" 75 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|lpm_mux:Mux0\"" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_rom_sr.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_rom_sr.vhd" 75 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 128 " "Info: Parameter \"LPM_SIZE\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 7 " "Info: Parameter \"LPM_WIDTHS\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_rom_sr.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_rom_sr.vhd" 75 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|lpm_mux:Mux1 " "Info: Elaborated megafunction instantiation \"sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|lpm_mux:Mux1\"" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_rom_sr.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_rom_sr.vhd" 75 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|lpm_mux:Mux1 " "Info: Instantiated megafunction \"sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|lpm_mux:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 128 " "Info: Parameter \"LPM_SIZE\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 7 " "Info: Parameter \"LPM_WIDTHS\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_rom_sr.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_rom_sr.vhd" 75 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|lpm_mux:Mux2 " "Info: Elaborated megafunction instantiation \"sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|lpm_mux:Mux2\"" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_rom_sr.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_rom_sr.vhd" 75 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|lpm_mux:Mux2 " "Info: Instantiated megafunction \"sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|lpm_mux:Mux2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 128 " "Info: Parameter \"LPM_SIZE\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 7 " "Info: Parameter \"LPM_WIDTHS\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_rom_sr.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_rom_sr.vhd" 75 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|lpm_mux:Mux3 " "Info: Elaborated megafunction instantiation \"sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|lpm_mux:Mux3\"" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_rom_sr.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_rom_sr.vhd" 75 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|lpm_mux:Mux3 " "Info: Instantiated megafunction \"sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|lpm_mux:Mux3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 128 " "Info: Parameter \"LPM_SIZE\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 7 " "Info: Parameter \"LPM_WIDTHS\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_rom_sr.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_rom_sr.vhd" 75 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DDS:u4\|sin_rom:u5\|altsyncram:altsyncram_component\|altsyncram_9i91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"DDS:u4\|sin_rom:u5\|altsyncram:altsyncram_component\|altsyncram_9i91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\|lpm_mux:Mux0\"" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_rom_sr.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_rom_sr.vhd" 75 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DDS:u4\|sin_rom:u5\|altsyncram:altsyncram_component\|altsyncram_9i91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"DDS:u4\|sin_rom:u5\|altsyncram:altsyncram_component\|altsyncram_9i91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 128 " "Info: Parameter \"LPM_SIZE\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 7 " "Info: Parameter \"LPM_WIDTHS\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_rom_sr.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_rom_sr.vhd" 75 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DDS:u4\|sin_rom:u5\|altsyncram:altsyncram_component\|altsyncram_9i91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\|lpm_mux:Mux1 " "Info: Elaborated megafunction instantiation \"DDS:u4\|sin_rom:u5\|altsyncram:altsyncram_component\|altsyncram_9i91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\|lpm_mux:Mux1\"" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_rom_sr.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_rom_sr.vhd" 75 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DDS:u4\|sin_rom:u5\|altsyncram:altsyncram_component\|altsyncram_9i91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\|lpm_mux:Mux1 " "Info: Instantiated megafunction \"DDS:u4\|sin_rom:u5\|altsyncram:altsyncram_component\|altsyncram_9i91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\|lpm_mux:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 128 " "Info: Parameter \"LPM_SIZE\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 7 " "Info: Parameter \"LPM_WIDTHS\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_rom_sr.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_rom_sr.vhd" 75 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DDS:u4\|sin_rom:u5\|altsyncram:altsyncram_component\|altsyncram_9i91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\|lpm_mux:Mux2 " "Info: Elaborated megafunction instantiation \"DDS:u4\|sin_rom:u5\|altsyncram:altsyncram_component\|altsyncram_9i91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\|lpm_mux:Mux2\"" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_rom_sr.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_rom_sr.vhd" 75 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DDS:u4\|sin_rom:u5\|altsyncram:altsyncram_component\|altsyncram_9i91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\|lpm_mux:Mux2 " "Info: Instantiated megafunction \"DDS:u4\|sin_rom:u5\|altsyncram:altsyncram_component\|altsyncram_9i91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\|lpm_mux:Mux2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 128 " "Info: Parameter \"LPM_SIZE\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 7 " "Info: Parameter \"LPM_WIDTHS\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_rom_sr.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_rom_sr.vhd" 75 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DDS:u4\|sin_rom:u5\|altsyncram:altsyncram_component\|altsyncram_9i91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\|lpm_mux:Mux3 " "Info: Elaborated megafunction instantiation \"DDS:u4\|sin_rom:u5\|altsyncram:altsyncram_component\|altsyncram_9i91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\|lpm_mux:Mux3\"" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_rom_sr.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_rom_sr.vhd" 75 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DDS:u4\|sin_rom:u5\|altsyncram:altsyncram_component\|altsyncram_9i91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\|lpm_mux:Mux3 " "Info: Instantiated megafunction \"DDS:u4\|sin_rom:u5\|altsyncram:altsyncram_component\|altsyncram_9i91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\|lpm_mux:Mux3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 128 " "Info: Parameter \"LPM_SIZE\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 7 " "Info: Parameter \"LPM_WIDTHS\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_rom_sr.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_rom_sr.vhd" 75 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 3 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "203 " "Info: Peak virtual memory: 203 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 09 23:08:12 2013 " "Info: Processing ended: Thu May 09 23:08:12 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
