
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//isosize_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401140 <.init>:
  401140:	stp	x29, x30, [sp, #-16]!
  401144:	mov	x29, sp
  401148:	bl	4014f0 <ferror@plt+0x60>
  40114c:	ldp	x29, x30, [sp], #16
  401150:	ret

Disassembly of section .plt:

0000000000401160 <memcpy@plt-0x20>:
  401160:	stp	x16, x30, [sp, #-16]!
  401164:	adrp	x16, 415000 <ferror@plt+0x13b70>
  401168:	ldr	x17, [x16, #4088]
  40116c:	add	x16, x16, #0xff8
  401170:	br	x17
  401174:	nop
  401178:	nop
  40117c:	nop

0000000000401180 <memcpy@plt>:
  401180:	adrp	x16, 416000 <ferror@plt+0x14b70>
  401184:	ldr	x17, [x16]
  401188:	add	x16, x16, #0x0
  40118c:	br	x17

0000000000401190 <_exit@plt>:
  401190:	adrp	x16, 416000 <ferror@plt+0x14b70>
  401194:	ldr	x17, [x16, #8]
  401198:	add	x16, x16, #0x8
  40119c:	br	x17

00000000004011a0 <strtoul@plt>:
  4011a0:	adrp	x16, 416000 <ferror@plt+0x14b70>
  4011a4:	ldr	x17, [x16, #16]
  4011a8:	add	x16, x16, #0x10
  4011ac:	br	x17

00000000004011b0 <strlen@plt>:
  4011b0:	adrp	x16, 416000 <ferror@plt+0x14b70>
  4011b4:	ldr	x17, [x16, #24]
  4011b8:	add	x16, x16, #0x18
  4011bc:	br	x17

00000000004011c0 <fputs@plt>:
  4011c0:	adrp	x16, 416000 <ferror@plt+0x14b70>
  4011c4:	ldr	x17, [x16, #32]
  4011c8:	add	x16, x16, #0x20
  4011cc:	br	x17

00000000004011d0 <exit@plt>:
  4011d0:	adrp	x16, 416000 <ferror@plt+0x14b70>
  4011d4:	ldr	x17, [x16, #40]
  4011d8:	add	x16, x16, #0x28
  4011dc:	br	x17

00000000004011e0 <dup@plt>:
  4011e0:	adrp	x16, 416000 <ferror@plt+0x14b70>
  4011e4:	ldr	x17, [x16, #48]
  4011e8:	add	x16, x16, #0x30
  4011ec:	br	x17

00000000004011f0 <strtoimax@plt>:
  4011f0:	adrp	x16, 416000 <ferror@plt+0x14b70>
  4011f4:	ldr	x17, [x16, #56]
  4011f8:	add	x16, x16, #0x38
  4011fc:	br	x17

0000000000401200 <strtod@plt>:
  401200:	adrp	x16, 416000 <ferror@plt+0x14b70>
  401204:	ldr	x17, [x16, #64]
  401208:	add	x16, x16, #0x40
  40120c:	br	x17

0000000000401210 <__cxa_atexit@plt>:
  401210:	adrp	x16, 416000 <ferror@plt+0x14b70>
  401214:	ldr	x17, [x16, #72]
  401218:	add	x16, x16, #0x48
  40121c:	br	x17

0000000000401220 <fputc@plt>:
  401220:	adrp	x16, 416000 <ferror@plt+0x14b70>
  401224:	ldr	x17, [x16, #80]
  401228:	add	x16, x16, #0x50
  40122c:	br	x17

0000000000401230 <snprintf@plt>:
  401230:	adrp	x16, 416000 <ferror@plt+0x14b70>
  401234:	ldr	x17, [x16, #88]
  401238:	add	x16, x16, #0x58
  40123c:	br	x17

0000000000401240 <localeconv@plt>:
  401240:	adrp	x16, 416000 <ferror@plt+0x14b70>
  401244:	ldr	x17, [x16, #96]
  401248:	add	x16, x16, #0x60
  40124c:	br	x17

0000000000401250 <fileno@plt>:
  401250:	adrp	x16, 416000 <ferror@plt+0x14b70>
  401254:	ldr	x17, [x16, #104]
  401258:	add	x16, x16, #0x68
  40125c:	br	x17

0000000000401260 <malloc@plt>:
  401260:	adrp	x16, 416000 <ferror@plt+0x14b70>
  401264:	ldr	x17, [x16, #112]
  401268:	add	x16, x16, #0x70
  40126c:	br	x17

0000000000401270 <open@plt>:
  401270:	adrp	x16, 416000 <ferror@plt+0x14b70>
  401274:	ldr	x17, [x16, #120]
  401278:	add	x16, x16, #0x78
  40127c:	br	x17

0000000000401280 <strncmp@plt>:
  401280:	adrp	x16, 416000 <ferror@plt+0x14b70>
  401284:	ldr	x17, [x16, #128]
  401288:	add	x16, x16, #0x80
  40128c:	br	x17

0000000000401290 <bindtextdomain@plt>:
  401290:	adrp	x16, 416000 <ferror@plt+0x14b70>
  401294:	ldr	x17, [x16, #136]
  401298:	add	x16, x16, #0x88
  40129c:	br	x17

00000000004012a0 <__libc_start_main@plt>:
  4012a0:	adrp	x16, 416000 <ferror@plt+0x14b70>
  4012a4:	ldr	x17, [x16, #144]
  4012a8:	add	x16, x16, #0x90
  4012ac:	br	x17

00000000004012b0 <fgetc@plt>:
  4012b0:	adrp	x16, 416000 <ferror@plt+0x14b70>
  4012b4:	ldr	x17, [x16, #152]
  4012b8:	add	x16, x16, #0x98
  4012bc:	br	x17

00000000004012c0 <strdup@plt>:
  4012c0:	adrp	x16, 416000 <ferror@plt+0x14b70>
  4012c4:	ldr	x17, [x16, #160]
  4012c8:	add	x16, x16, #0xa0
  4012cc:	br	x17

00000000004012d0 <close@plt>:
  4012d0:	adrp	x16, 416000 <ferror@plt+0x14b70>
  4012d4:	ldr	x17, [x16, #168]
  4012d8:	add	x16, x16, #0xa8
  4012dc:	br	x17

00000000004012e0 <__gmon_start__@plt>:
  4012e0:	adrp	x16, 416000 <ferror@plt+0x14b70>
  4012e4:	ldr	x17, [x16, #176]
  4012e8:	add	x16, x16, #0xb0
  4012ec:	br	x17

00000000004012f0 <strtoumax@plt>:
  4012f0:	adrp	x16, 416000 <ferror@plt+0x14b70>
  4012f4:	ldr	x17, [x16, #184]
  4012f8:	add	x16, x16, #0xb8
  4012fc:	br	x17

0000000000401300 <abort@plt>:
  401300:	adrp	x16, 416000 <ferror@plt+0x14b70>
  401304:	ldr	x17, [x16, #192]
  401308:	add	x16, x16, #0xc0
  40130c:	br	x17

0000000000401310 <memcmp@plt>:
  401310:	adrp	x16, 416000 <ferror@plt+0x14b70>
  401314:	ldr	x17, [x16, #200]
  401318:	add	x16, x16, #0xc8
  40131c:	br	x17

0000000000401320 <textdomain@plt>:
  401320:	adrp	x16, 416000 <ferror@plt+0x14b70>
  401324:	ldr	x17, [x16, #208]
  401328:	add	x16, x16, #0xd0
  40132c:	br	x17

0000000000401330 <getopt_long@plt>:
  401330:	adrp	x16, 416000 <ferror@plt+0x14b70>
  401334:	ldr	x17, [x16, #216]
  401338:	add	x16, x16, #0xd8
  40133c:	br	x17

0000000000401340 <strcmp@plt>:
  401340:	adrp	x16, 416000 <ferror@plt+0x14b70>
  401344:	ldr	x17, [x16, #224]
  401348:	add	x16, x16, #0xe0
  40134c:	br	x17

0000000000401350 <warn@plt>:
  401350:	adrp	x16, 416000 <ferror@plt+0x14b70>
  401354:	ldr	x17, [x16, #232]
  401358:	add	x16, x16, #0xe8
  40135c:	br	x17

0000000000401360 <__ctype_b_loc@plt>:
  401360:	adrp	x16, 416000 <ferror@plt+0x14b70>
  401364:	ldr	x17, [x16, #240]
  401368:	add	x16, x16, #0xf0
  40136c:	br	x17

0000000000401370 <strtol@plt>:
  401370:	adrp	x16, 416000 <ferror@plt+0x14b70>
  401374:	ldr	x17, [x16, #248]
  401378:	add	x16, x16, #0xf8
  40137c:	br	x17

0000000000401380 <free@plt>:
  401380:	adrp	x16, 416000 <ferror@plt+0x14b70>
  401384:	ldr	x17, [x16, #256]
  401388:	add	x16, x16, #0x100
  40138c:	br	x17

0000000000401390 <vasprintf@plt>:
  401390:	adrp	x16, 416000 <ferror@plt+0x14b70>
  401394:	ldr	x17, [x16, #264]
  401398:	add	x16, x16, #0x108
  40139c:	br	x17

00000000004013a0 <strndup@plt>:
  4013a0:	adrp	x16, 416000 <ferror@plt+0x14b70>
  4013a4:	ldr	x17, [x16, #272]
  4013a8:	add	x16, x16, #0x110
  4013ac:	br	x17

00000000004013b0 <strspn@plt>:
  4013b0:	adrp	x16, 416000 <ferror@plt+0x14b70>
  4013b4:	ldr	x17, [x16, #280]
  4013b8:	add	x16, x16, #0x118
  4013bc:	br	x17

00000000004013c0 <strchr@plt>:
  4013c0:	adrp	x16, 416000 <ferror@plt+0x14b70>
  4013c4:	ldr	x17, [x16, #288]
  4013c8:	add	x16, x16, #0x120
  4013cc:	br	x17

00000000004013d0 <pread@plt>:
  4013d0:	adrp	x16, 416000 <ferror@plt+0x14b70>
  4013d4:	ldr	x17, [x16, #296]
  4013d8:	add	x16, x16, #0x128
  4013dc:	br	x17

00000000004013e0 <fflush@plt>:
  4013e0:	adrp	x16, 416000 <ferror@plt+0x14b70>
  4013e4:	ldr	x17, [x16, #304]
  4013e8:	add	x16, x16, #0x130
  4013ec:	br	x17

00000000004013f0 <warnx@plt>:
  4013f0:	adrp	x16, 416000 <ferror@plt+0x14b70>
  4013f4:	ldr	x17, [x16, #312]
  4013f8:	add	x16, x16, #0x138
  4013fc:	br	x17

0000000000401400 <errx@plt>:
  401400:	adrp	x16, 416000 <ferror@plt+0x14b70>
  401404:	ldr	x17, [x16, #320]
  401408:	add	x16, x16, #0x140
  40140c:	br	x17

0000000000401410 <strcspn@plt>:
  401410:	adrp	x16, 416000 <ferror@plt+0x14b70>
  401414:	ldr	x17, [x16, #328]
  401418:	add	x16, x16, #0x148
  40141c:	br	x17

0000000000401420 <printf@plt>:
  401420:	adrp	x16, 416000 <ferror@plt+0x14b70>
  401424:	ldr	x17, [x16, #336]
  401428:	add	x16, x16, #0x150
  40142c:	br	x17

0000000000401430 <__assert_fail@plt>:
  401430:	adrp	x16, 416000 <ferror@plt+0x14b70>
  401434:	ldr	x17, [x16, #344]
  401438:	add	x16, x16, #0x158
  40143c:	br	x17

0000000000401440 <__errno_location@plt>:
  401440:	adrp	x16, 416000 <ferror@plt+0x14b70>
  401444:	ldr	x17, [x16, #352]
  401448:	add	x16, x16, #0x160
  40144c:	br	x17

0000000000401450 <gettext@plt>:
  401450:	adrp	x16, 416000 <ferror@plt+0x14b70>
  401454:	ldr	x17, [x16, #360]
  401458:	add	x16, x16, #0x168
  40145c:	br	x17

0000000000401460 <fprintf@plt>:
  401460:	adrp	x16, 416000 <ferror@plt+0x14b70>
  401464:	ldr	x17, [x16, #368]
  401468:	add	x16, x16, #0x170
  40146c:	br	x17

0000000000401470 <err@plt>:
  401470:	adrp	x16, 416000 <ferror@plt+0x14b70>
  401474:	ldr	x17, [x16, #376]
  401478:	add	x16, x16, #0x178
  40147c:	br	x17

0000000000401480 <setlocale@plt>:
  401480:	adrp	x16, 416000 <ferror@plt+0x14b70>
  401484:	ldr	x17, [x16, #384]
  401488:	add	x16, x16, #0x180
  40148c:	br	x17

0000000000401490 <ferror@plt>:
  401490:	adrp	x16, 416000 <ferror@plt+0x14b70>
  401494:	ldr	x17, [x16, #392]
  401498:	add	x16, x16, #0x188
  40149c:	br	x17

Disassembly of section .text:

00000000004014a0 <.text>:
  4014a0:	mov	x29, #0x0                   	// #0
  4014a4:	mov	x30, #0x0                   	// #0
  4014a8:	mov	x5, x0
  4014ac:	ldr	x1, [sp]
  4014b0:	add	x2, sp, #0x8
  4014b4:	mov	x6, sp
  4014b8:	movz	x0, #0x0, lsl #48
  4014bc:	movk	x0, #0x0, lsl #32
  4014c0:	movk	x0, #0x40, lsl #16
  4014c4:	movk	x0, #0x1d9c
  4014c8:	movz	x3, #0x0, lsl #48
  4014cc:	movk	x3, #0x0, lsl #32
  4014d0:	movk	x3, #0x40, lsl #16
  4014d4:	movk	x3, #0x4be0
  4014d8:	movz	x4, #0x0, lsl #48
  4014dc:	movk	x4, #0x0, lsl #32
  4014e0:	movk	x4, #0x40, lsl #16
  4014e4:	movk	x4, #0x4c60
  4014e8:	bl	4012a0 <__libc_start_main@plt>
  4014ec:	bl	401300 <abort@plt>
  4014f0:	adrp	x0, 415000 <ferror@plt+0x13b70>
  4014f4:	ldr	x0, [x0, #4064]
  4014f8:	cbz	x0, 401500 <ferror@plt+0x70>
  4014fc:	b	4012e0 <__gmon_start__@plt>
  401500:	ret
  401504:	stp	x29, x30, [sp, #-32]!
  401508:	mov	x29, sp
  40150c:	adrp	x0, 416000 <ferror@plt+0x14b70>
  401510:	add	x0, x0, #0x1b8
  401514:	str	x0, [sp, #24]
  401518:	ldr	x0, [sp, #24]
  40151c:	str	x0, [sp, #24]
  401520:	ldr	x1, [sp, #24]
  401524:	adrp	x0, 416000 <ferror@plt+0x14b70>
  401528:	add	x0, x0, #0x1b8
  40152c:	cmp	x1, x0
  401530:	b.eq	40156c <ferror@plt+0xdc>  // b.none
  401534:	adrp	x0, 404000 <ferror@plt+0x2b70>
  401538:	add	x0, x0, #0xc90
  40153c:	ldr	x0, [x0]
  401540:	str	x0, [sp, #16]
  401544:	ldr	x0, [sp, #16]
  401548:	str	x0, [sp, #16]
  40154c:	ldr	x0, [sp, #16]
  401550:	cmp	x0, #0x0
  401554:	b.eq	401570 <ferror@plt+0xe0>  // b.none
  401558:	ldr	x1, [sp, #16]
  40155c:	adrp	x0, 416000 <ferror@plt+0x14b70>
  401560:	add	x0, x0, #0x1b8
  401564:	blr	x1
  401568:	b	401570 <ferror@plt+0xe0>
  40156c:	nop
  401570:	ldp	x29, x30, [sp], #32
  401574:	ret
  401578:	stp	x29, x30, [sp, #-48]!
  40157c:	mov	x29, sp
  401580:	adrp	x0, 416000 <ferror@plt+0x14b70>
  401584:	add	x0, x0, #0x1b8
  401588:	str	x0, [sp, #40]
  40158c:	ldr	x0, [sp, #40]
  401590:	str	x0, [sp, #40]
  401594:	ldr	x1, [sp, #40]
  401598:	adrp	x0, 416000 <ferror@plt+0x14b70>
  40159c:	add	x0, x0, #0x1b8
  4015a0:	sub	x0, x1, x0
  4015a4:	asr	x0, x0, #3
  4015a8:	lsr	x1, x0, #63
  4015ac:	add	x0, x1, x0
  4015b0:	asr	x0, x0, #1
  4015b4:	str	x0, [sp, #32]
  4015b8:	ldr	x0, [sp, #32]
  4015bc:	cmp	x0, #0x0
  4015c0:	b.eq	401600 <ferror@plt+0x170>  // b.none
  4015c4:	adrp	x0, 404000 <ferror@plt+0x2b70>
  4015c8:	add	x0, x0, #0xc98
  4015cc:	ldr	x0, [x0]
  4015d0:	str	x0, [sp, #24]
  4015d4:	ldr	x0, [sp, #24]
  4015d8:	str	x0, [sp, #24]
  4015dc:	ldr	x0, [sp, #24]
  4015e0:	cmp	x0, #0x0
  4015e4:	b.eq	401604 <ferror@plt+0x174>  // b.none
  4015e8:	ldr	x2, [sp, #24]
  4015ec:	ldr	x1, [sp, #32]
  4015f0:	adrp	x0, 416000 <ferror@plt+0x14b70>
  4015f4:	add	x0, x0, #0x1b8
  4015f8:	blr	x2
  4015fc:	b	401604 <ferror@plt+0x174>
  401600:	nop
  401604:	ldp	x29, x30, [sp], #48
  401608:	ret
  40160c:	stp	x29, x30, [sp, #-16]!
  401610:	mov	x29, sp
  401614:	adrp	x0, 416000 <ferror@plt+0x14b70>
  401618:	add	x0, x0, #0x1e0
  40161c:	ldrb	w0, [x0]
  401620:	and	x0, x0, #0xff
  401624:	cmp	x0, #0x0
  401628:	b.ne	401644 <ferror@plt+0x1b4>  // b.any
  40162c:	bl	401504 <ferror@plt+0x74>
  401630:	adrp	x0, 416000 <ferror@plt+0x14b70>
  401634:	add	x0, x0, #0x1e0
  401638:	mov	w1, #0x1                   	// #1
  40163c:	strb	w1, [x0]
  401640:	b	401648 <ferror@plt+0x1b8>
  401644:	nop
  401648:	ldp	x29, x30, [sp], #16
  40164c:	ret
  401650:	stp	x29, x30, [sp, #-16]!
  401654:	mov	x29, sp
  401658:	bl	401578 <ferror@plt+0xe8>
  40165c:	nop
  401660:	ldp	x29, x30, [sp], #16
  401664:	ret
  401668:	stp	x29, x30, [sp, #-48]!
  40166c:	mov	x29, sp
  401670:	str	x0, [sp, #24]
  401674:	bl	401440 <__errno_location@plt>
  401678:	str	wzr, [x0]
  40167c:	ldr	x0, [sp, #24]
  401680:	bl	401490 <ferror@plt>
  401684:	cmp	w0, #0x0
  401688:	b.ne	4016e4 <ferror@plt+0x254>  // b.any
  40168c:	ldr	x0, [sp, #24]
  401690:	bl	4013e0 <fflush@plt>
  401694:	cmp	w0, #0x0
  401698:	b.ne	4016e4 <ferror@plt+0x254>  // b.any
  40169c:	ldr	x0, [sp, #24]
  4016a0:	bl	401250 <fileno@plt>
  4016a4:	str	w0, [sp, #44]
  4016a8:	ldr	w0, [sp, #44]
  4016ac:	cmp	w0, #0x0
  4016b0:	b.lt	4016ec <ferror@plt+0x25c>  // b.tstop
  4016b4:	ldr	w0, [sp, #44]
  4016b8:	bl	4011e0 <dup@plt>
  4016bc:	str	w0, [sp, #44]
  4016c0:	ldr	w0, [sp, #44]
  4016c4:	cmp	w0, #0x0
  4016c8:	b.lt	4016ec <ferror@plt+0x25c>  // b.tstop
  4016cc:	ldr	w0, [sp, #44]
  4016d0:	bl	4012d0 <close@plt>
  4016d4:	cmp	w0, #0x0
  4016d8:	b.ne	4016ec <ferror@plt+0x25c>  // b.any
  4016dc:	mov	w0, #0x0                   	// #0
  4016e0:	b	40170c <ferror@plt+0x27c>
  4016e4:	nop
  4016e8:	b	4016f0 <ferror@plt+0x260>
  4016ec:	nop
  4016f0:	bl	401440 <__errno_location@plt>
  4016f4:	ldr	w0, [x0]
  4016f8:	cmp	w0, #0x9
  4016fc:	b.ne	401708 <ferror@plt+0x278>  // b.any
  401700:	mov	w0, #0x0                   	// #0
  401704:	b	40170c <ferror@plt+0x27c>
  401708:	mov	w0, #0xffffffff            	// #-1
  40170c:	ldp	x29, x30, [sp], #48
  401710:	ret
  401714:	stp	x29, x30, [sp, #-16]!
  401718:	mov	x29, sp
  40171c:	adrp	x0, 416000 <ferror@plt+0x14b70>
  401720:	add	x0, x0, #0x1d0
  401724:	ldr	x0, [x0]
  401728:	bl	401668 <ferror@plt+0x1d8>
  40172c:	cmp	w0, #0x0
  401730:	b.eq	401780 <ferror@plt+0x2f0>  // b.none
  401734:	bl	401440 <__errno_location@plt>
  401738:	ldr	w0, [x0]
  40173c:	cmp	w0, #0x20
  401740:	b.eq	401780 <ferror@plt+0x2f0>  // b.none
  401744:	bl	401440 <__errno_location@plt>
  401748:	ldr	w0, [x0]
  40174c:	cmp	w0, #0x0
  401750:	b.eq	401768 <ferror@plt+0x2d8>  // b.none
  401754:	adrp	x0, 404000 <ferror@plt+0x2b70>
  401758:	add	x0, x0, #0xca0
  40175c:	bl	401450 <gettext@plt>
  401760:	bl	401350 <warn@plt>
  401764:	b	401778 <ferror@plt+0x2e8>
  401768:	adrp	x0, 404000 <ferror@plt+0x2b70>
  40176c:	add	x0, x0, #0xca0
  401770:	bl	401450 <gettext@plt>
  401774:	bl	4013f0 <warnx@plt>
  401778:	mov	w0, #0x1                   	// #1
  40177c:	bl	401190 <_exit@plt>
  401780:	adrp	x0, 416000 <ferror@plt+0x14b70>
  401784:	add	x0, x0, #0x1b8
  401788:	ldr	x0, [x0]
  40178c:	bl	401668 <ferror@plt+0x1d8>
  401790:	cmp	w0, #0x0
  401794:	b.eq	4017a0 <ferror@plt+0x310>  // b.none
  401798:	mov	w0, #0x1                   	// #1
  40179c:	bl	401190 <_exit@plt>
  4017a0:	nop
  4017a4:	ldp	x29, x30, [sp], #16
  4017a8:	ret
  4017ac:	stp	x29, x30, [sp, #-16]!
  4017b0:	mov	x29, sp
  4017b4:	adrp	x0, 401000 <memcpy@plt-0x180>
  4017b8:	add	x0, x0, #0x714
  4017bc:	bl	404c68 <ferror@plt+0x37d8>
  4017c0:	nop
  4017c4:	ldp	x29, x30, [sp], #16
  4017c8:	ret
  4017cc:	sub	sp, sp, #0x10
  4017d0:	str	x0, [sp, #8]
  4017d4:	ldr	x0, [sp, #8]
  4017d8:	ldrb	w0, [x0]
  4017dc:	mov	w1, w0
  4017e0:	ldr	x0, [sp, #8]
  4017e4:	add	x0, x0, #0x1
  4017e8:	ldrb	w0, [x0]
  4017ec:	lsl	w0, w0, #8
  4017f0:	orr	w0, w1, w0
  4017f4:	add	sp, sp, #0x10
  4017f8:	ret
  4017fc:	sub	sp, sp, #0x10
  401800:	str	x0, [sp, #8]
  401804:	ldr	x0, [sp, #8]
  401808:	add	x0, x0, #0x1
  40180c:	ldrb	w0, [x0]
  401810:	mov	w1, w0
  401814:	ldr	x0, [sp, #8]
  401818:	ldrb	w0, [x0]
  40181c:	lsl	w0, w0, #8
  401820:	orr	w0, w1, w0
  401824:	add	sp, sp, #0x10
  401828:	ret
  40182c:	stp	x29, x30, [sp, #-48]!
  401830:	mov	x29, sp
  401834:	str	x0, [sp, #24]
  401838:	strb	w1, [sp, #23]
  40183c:	ldr	x0, [sp, #24]
  401840:	bl	4017cc <ferror@plt+0x33c>
  401844:	str	w0, [sp, #44]
  401848:	ldr	x0, [sp, #24]
  40184c:	add	x0, x0, #0x2
  401850:	bl	4017fc <ferror@plt+0x36c>
  401854:	str	w0, [sp, #40]
  401858:	ldrb	w0, [sp, #23]
  40185c:	cmp	w0, #0x0
  401860:	b.eq	401888 <ferror@plt+0x3f8>  // b.none
  401864:	ldr	w1, [sp, #44]
  401868:	ldr	w0, [sp, #40]
  40186c:	cmp	w1, w0
  401870:	b.eq	401888 <ferror@plt+0x3f8>  // b.none
  401874:	ldr	w2, [sp, #40]
  401878:	ldr	w1, [sp, #44]
  40187c:	adrp	x0, 404000 <ferror@plt+0x2b70>
  401880:	add	x0, x0, #0xcb0
  401884:	bl	4013f0 <warnx@plt>
  401888:	ldr	w0, [sp, #44]
  40188c:	ldp	x29, x30, [sp], #48
  401890:	ret
  401894:	sub	sp, sp, #0x10
  401898:	str	x0, [sp, #8]
  40189c:	ldr	x0, [sp, #8]
  4018a0:	ldrb	w0, [x0]
  4018a4:	mov	w1, w0
  4018a8:	ldr	x0, [sp, #8]
  4018ac:	add	x0, x0, #0x1
  4018b0:	ldrb	w0, [x0]
  4018b4:	lsl	w0, w0, #8
  4018b8:	orr	w1, w1, w0
  4018bc:	ldr	x0, [sp, #8]
  4018c0:	add	x0, x0, #0x2
  4018c4:	ldrb	w0, [x0]
  4018c8:	lsl	w0, w0, #16
  4018cc:	orr	w1, w1, w0
  4018d0:	ldr	x0, [sp, #8]
  4018d4:	add	x0, x0, #0x3
  4018d8:	ldrb	w0, [x0]
  4018dc:	lsl	w0, w0, #24
  4018e0:	orr	w0, w1, w0
  4018e4:	add	sp, sp, #0x10
  4018e8:	ret
  4018ec:	sub	sp, sp, #0x10
  4018f0:	str	x0, [sp, #8]
  4018f4:	ldr	x0, [sp, #8]
  4018f8:	add	x0, x0, #0x3
  4018fc:	ldrb	w0, [x0]
  401900:	mov	w1, w0
  401904:	ldr	x0, [sp, #8]
  401908:	add	x0, x0, #0x2
  40190c:	ldrb	w0, [x0]
  401910:	lsl	w0, w0, #8
  401914:	orr	w1, w1, w0
  401918:	ldr	x0, [sp, #8]
  40191c:	add	x0, x0, #0x1
  401920:	ldrb	w0, [x0]
  401924:	lsl	w0, w0, #16
  401928:	orr	w1, w1, w0
  40192c:	ldr	x0, [sp, #8]
  401930:	ldrb	w0, [x0]
  401934:	lsl	w0, w0, #24
  401938:	orr	w0, w1, w0
  40193c:	add	sp, sp, #0x10
  401940:	ret
  401944:	stp	x29, x30, [sp, #-48]!
  401948:	mov	x29, sp
  40194c:	str	x0, [sp, #24]
  401950:	strb	w1, [sp, #23]
  401954:	ldr	x0, [sp, #24]
  401958:	bl	401894 <ferror@plt+0x404>
  40195c:	str	w0, [sp, #44]
  401960:	ldr	x0, [sp, #24]
  401964:	add	x0, x0, #0x4
  401968:	bl	4018ec <ferror@plt+0x45c>
  40196c:	str	w0, [sp, #40]
  401970:	ldrb	w0, [sp, #23]
  401974:	cmp	w0, #0x0
  401978:	b.eq	4019a0 <ferror@plt+0x510>  // b.none
  40197c:	ldr	w1, [sp, #44]
  401980:	ldr	w0, [sp, #40]
  401984:	cmp	w1, w0
  401988:	b.eq	4019a0 <ferror@plt+0x510>  // b.none
  40198c:	ldr	w2, [sp, #40]
  401990:	ldr	w1, [sp, #44]
  401994:	adrp	x0, 404000 <ferror@plt+0x2b70>
  401998:	add	x0, x0, #0xcc8
  40199c:	bl	4013f0 <warnx@plt>
  4019a0:	ldr	w0, [sp, #44]
  4019a4:	ldp	x29, x30, [sp], #48
  4019a8:	ret
  4019ac:	stp	x29, x30, [sp, #-48]!
  4019b0:	mov	x29, sp
  4019b4:	str	w0, [sp, #28]
  4019b8:	add	x0, sp, #0x28
  4019bc:	mov	x3, #0x8000                	// #32768
  4019c0:	mov	x2, #0x8                   	// #8
  4019c4:	mov	x1, x0
  4019c8:	ldr	w0, [sp, #28]
  4019cc:	bl	4013d0 <pread@plt>
  4019d0:	cmn	x0, #0x1
  4019d4:	b.ne	4019e0 <ferror@plt+0x550>  // b.any
  4019d8:	mov	w0, #0x1                   	// #1
  4019dc:	b	4019f8 <ferror@plt+0x568>
  4019e0:	add	x3, sp, #0x28
  4019e4:	mov	x2, #0x8                   	// #8
  4019e8:	adrp	x0, 404000 <ferror@plt+0x2b70>
  4019ec:	add	x1, x0, #0xce0
  4019f0:	mov	x0, x3
  4019f4:	bl	401310 <memcmp@plt>
  4019f8:	ldp	x29, x30, [sp], #48
  4019fc:	ret
  401a00:	stp	x29, x30, [sp, #-96]!
  401a04:	mov	x29, sp
  401a08:	str	w0, [sp, #44]
  401a0c:	str	x1, [sp, #32]
  401a10:	str	w2, [sp, #40]
  401a14:	str	x3, [sp, #24]
  401a18:	mov	w0, #0xffffffff            	// #-1
  401a1c:	str	w0, [sp, #92]
  401a20:	mov	w1, #0x0                   	// #0
  401a24:	ldr	x0, [sp, #32]
  401a28:	bl	401270 <open@plt>
  401a2c:	str	w0, [sp, #88]
  401a30:	ldr	w0, [sp, #88]
  401a34:	cmp	w0, #0x0
  401a38:	b.ge	401a54 <ferror@plt+0x5c4>  // b.tcont
  401a3c:	adrp	x0, 404000 <ferror@plt+0x2b70>
  401a40:	add	x0, x0, #0xce8
  401a44:	bl	401450 <gettext@plt>
  401a48:	ldr	x1, [sp, #32]
  401a4c:	bl	401350 <warn@plt>
  401a50:	b	401bf4 <ferror@plt+0x764>
  401a54:	ldr	w0, [sp, #88]
  401a58:	bl	4019ac <ferror@plt+0x51c>
  401a5c:	cmp	w0, #0x0
  401a60:	b.eq	401a78 <ferror@plt+0x5e8>  // b.none
  401a64:	adrp	x0, 404000 <ferror@plt+0x2b70>
  401a68:	add	x0, x0, #0xcf8
  401a6c:	bl	401450 <gettext@plt>
  401a70:	ldr	x1, [sp, #32]
  401a74:	bl	4013f0 <warnx@plt>
  401a78:	add	x0, sp, #0x40
  401a7c:	mov	x3, #0x8050                	// #32848
  401a80:	mov	x2, #0x8                   	// #8
  401a84:	mov	x1, x0
  401a88:	ldr	w0, [sp, #88]
  401a8c:	bl	4013d0 <pread@plt>
  401a90:	cmp	x0, #0x8
  401a94:	b.ne	401ab8 <ferror@plt+0x628>  // b.any
  401a98:	add	x0, sp, #0x38
  401a9c:	mov	x3, #0x8080                	// #32896
  401aa0:	mov	x2, #0x4                   	// #4
  401aa4:	mov	x1, x0
  401aa8:	ldr	w0, [sp, #88]
  401aac:	bl	4013d0 <pread@plt>
  401ab0:	cmp	x0, #0x4
  401ab4:	b.eq	401af8 <ferror@plt+0x668>  // b.none
  401ab8:	bl	401440 <__errno_location@plt>
  401abc:	ldr	w0, [x0]
  401ac0:	cmp	w0, #0x0
  401ac4:	b.eq	401ae0 <ferror@plt+0x650>  // b.none
  401ac8:	adrp	x0, 404000 <ferror@plt+0x2b70>
  401acc:	add	x0, x0, #0xd20
  401ad0:	bl	401450 <gettext@plt>
  401ad4:	ldr	x1, [sp, #32]
  401ad8:	bl	401350 <warn@plt>
  401adc:	b	401bf4 <ferror@plt+0x764>
  401ae0:	adrp	x0, 404000 <ferror@plt+0x2b70>
  401ae4:	add	x0, x0, #0xd20
  401ae8:	bl	401450 <gettext@plt>
  401aec:	ldr	x1, [sp, #32]
  401af0:	bl	4013f0 <warnx@plt>
  401af4:	b	401bf4 <ferror@plt+0x764>
  401af8:	ldr	w0, [sp, #40]
  401afc:	cmp	w0, #0x0
  401b00:	cset	w0, ne  // ne = any
  401b04:	and	w1, w0, #0xff
  401b08:	add	x0, sp, #0x40
  401b0c:	bl	401944 <ferror@plt+0x4b4>
  401b10:	str	w0, [sp, #84]
  401b14:	ldr	w0, [sp, #40]
  401b18:	cmp	w0, #0x0
  401b1c:	cset	w0, ne  // ne = any
  401b20:	and	w1, w0, #0xff
  401b24:	add	x0, sp, #0x38
  401b28:	bl	40182c <ferror@plt+0x39c>
  401b2c:	str	w0, [sp, #80]
  401b30:	ldr	w0, [sp, #44]
  401b34:	cmp	w0, #0x1
  401b38:	b.le	401b4c <ferror@plt+0x6bc>
  401b3c:	ldr	x1, [sp, #32]
  401b40:	adrp	x0, 404000 <ferror@plt+0x2b70>
  401b44:	add	x0, x0, #0xd38
  401b48:	bl	401420 <printf@plt>
  401b4c:	ldr	w0, [sp, #40]
  401b50:	cmp	w0, #0x0
  401b54:	b.eq	401b74 <ferror@plt+0x6e4>  // b.none
  401b58:	adrp	x0, 404000 <ferror@plt+0x2b70>
  401b5c:	add	x0, x0, #0xd40
  401b60:	bl	401450 <gettext@plt>
  401b64:	ldr	w2, [sp, #80]
  401b68:	ldr	w1, [sp, #84]
  401b6c:	bl	401420 <printf@plt>
  401b70:	b	401bf0 <ferror@plt+0x760>
  401b74:	ldrsw	x0, [sp, #84]
  401b78:	str	x0, [sp, #72]
  401b7c:	ldr	x0, [sp, #24]
  401b80:	cmp	x0, #0x0
  401b84:	b.ne	401ba8 <ferror@plt+0x718>  // b.any
  401b88:	ldrsw	x1, [sp, #80]
  401b8c:	ldr	x0, [sp, #72]
  401b90:	mul	x0, x1, x0
  401b94:	mov	x1, x0
  401b98:	adrp	x0, 404000 <ferror@plt+0x2b70>
  401b9c:	add	x0, x0, #0xd68
  401ba0:	bl	401420 <printf@plt>
  401ba4:	b	401bf0 <ferror@plt+0x760>
  401ba8:	ldrsw	x0, [sp, #80]
  401bac:	ldr	x1, [sp, #24]
  401bb0:	cmp	x1, x0
  401bb4:	b.ne	401bcc <ferror@plt+0x73c>  // b.any
  401bb8:	ldr	w1, [sp, #84]
  401bbc:	adrp	x0, 404000 <ferror@plt+0x2b70>
  401bc0:	add	x0, x0, #0xd70
  401bc4:	bl	401420 <printf@plt>
  401bc8:	b	401bf0 <ferror@plt+0x760>
  401bcc:	ldrsw	x1, [sp, #80]
  401bd0:	ldr	x0, [sp, #72]
  401bd4:	mul	x1, x1, x0
  401bd8:	ldr	x0, [sp, #24]
  401bdc:	sdiv	x0, x1, x0
  401be0:	mov	x1, x0
  401be4:	adrp	x0, 404000 <ferror@plt+0x2b70>
  401be8:	add	x0, x0, #0xd68
  401bec:	bl	401420 <printf@plt>
  401bf0:	str	wzr, [sp, #92]
  401bf4:	ldr	w0, [sp, #88]
  401bf8:	cmp	w0, #0x0
  401bfc:	b.lt	401c08 <ferror@plt+0x778>  // b.tstop
  401c00:	ldr	w0, [sp, #88]
  401c04:	bl	4012d0 <close@plt>
  401c08:	ldr	w0, [sp, #92]
  401c0c:	ldp	x29, x30, [sp], #96
  401c10:	ret
  401c14:	stp	x29, x30, [sp, #-32]!
  401c18:	mov	x29, sp
  401c1c:	str	x19, [sp, #16]
  401c20:	adrp	x0, 404000 <ferror@plt+0x2b70>
  401c24:	add	x0, x0, #0xd78
  401c28:	bl	401450 <gettext@plt>
  401c2c:	mov	x2, x0
  401c30:	adrp	x0, 416000 <ferror@plt+0x14b70>
  401c34:	add	x0, x0, #0x1d0
  401c38:	ldr	x0, [x0]
  401c3c:	mov	x1, x0
  401c40:	mov	x0, x2
  401c44:	bl	4011c0 <fputs@plt>
  401c48:	adrp	x0, 416000 <ferror@plt+0x14b70>
  401c4c:	add	x0, x0, #0x1d0
  401c50:	ldr	x19, [x0]
  401c54:	adrp	x0, 404000 <ferror@plt+0x2b70>
  401c58:	add	x0, x0, #0xd88
  401c5c:	bl	401450 <gettext@plt>
  401c60:	mov	x1, x0
  401c64:	adrp	x0, 416000 <ferror@plt+0x14b70>
  401c68:	add	x0, x0, #0x1d8
  401c6c:	ldr	x0, [x0]
  401c70:	mov	x2, x0
  401c74:	mov	x0, x19
  401c78:	bl	401460 <fprintf@plt>
  401c7c:	adrp	x0, 416000 <ferror@plt+0x14b70>
  401c80:	add	x0, x0, #0x1d0
  401c84:	ldr	x0, [x0]
  401c88:	mov	x1, x0
  401c8c:	mov	w0, #0xa                   	// #10
  401c90:	bl	401220 <fputc@plt>
  401c94:	adrp	x0, 404000 <ferror@plt+0x2b70>
  401c98:	add	x0, x0, #0xdb0
  401c9c:	bl	401450 <gettext@plt>
  401ca0:	mov	x2, x0
  401ca4:	adrp	x0, 416000 <ferror@plt+0x14b70>
  401ca8:	add	x0, x0, #0x1d0
  401cac:	ldr	x0, [x0]
  401cb0:	mov	x1, x0
  401cb4:	mov	x0, x2
  401cb8:	bl	4011c0 <fputs@plt>
  401cbc:	adrp	x0, 404000 <ferror@plt+0x2b70>
  401cc0:	add	x0, x0, #0xde0
  401cc4:	bl	401450 <gettext@plt>
  401cc8:	mov	x2, x0
  401ccc:	adrp	x0, 416000 <ferror@plt+0x14b70>
  401cd0:	add	x0, x0, #0x1d0
  401cd4:	ldr	x0, [x0]
  401cd8:	mov	x1, x0
  401cdc:	mov	x0, x2
  401ce0:	bl	4011c0 <fputs@plt>
  401ce4:	adrp	x0, 404000 <ferror@plt+0x2b70>
  401ce8:	add	x0, x0, #0xdf0
  401cec:	bl	401450 <gettext@plt>
  401cf0:	mov	x2, x0
  401cf4:	adrp	x0, 416000 <ferror@plt+0x14b70>
  401cf8:	add	x0, x0, #0x1d0
  401cfc:	ldr	x0, [x0]
  401d00:	mov	x1, x0
  401d04:	mov	x0, x2
  401d08:	bl	4011c0 <fputs@plt>
  401d0c:	adrp	x0, 404000 <ferror@plt+0x2b70>
  401d10:	add	x0, x0, #0xe38
  401d14:	bl	401450 <gettext@plt>
  401d18:	mov	x2, x0
  401d1c:	adrp	x0, 416000 <ferror@plt+0x14b70>
  401d20:	add	x0, x0, #0x1d0
  401d24:	ldr	x0, [x0]
  401d28:	mov	x1, x0
  401d2c:	mov	x0, x2
  401d30:	bl	4011c0 <fputs@plt>
  401d34:	adrp	x0, 404000 <ferror@plt+0x2b70>
  401d38:	add	x0, x0, #0xe70
  401d3c:	bl	401450 <gettext@plt>
  401d40:	mov	x19, x0
  401d44:	adrp	x0, 404000 <ferror@plt+0x2b70>
  401d48:	add	x0, x0, #0xe88
  401d4c:	bl	401450 <gettext@plt>
  401d50:	mov	x4, x0
  401d54:	adrp	x0, 404000 <ferror@plt+0x2b70>
  401d58:	add	x3, x0, #0xe98
  401d5c:	mov	x2, x19
  401d60:	adrp	x0, 404000 <ferror@plt+0x2b70>
  401d64:	add	x1, x0, #0xea8
  401d68:	adrp	x0, 404000 <ferror@plt+0x2b70>
  401d6c:	add	x0, x0, #0xeb8
  401d70:	bl	401420 <printf@plt>
  401d74:	adrp	x0, 404000 <ferror@plt+0x2b70>
  401d78:	add	x0, x0, #0xed0
  401d7c:	bl	401450 <gettext@plt>
  401d80:	mov	x2, x0
  401d84:	adrp	x0, 404000 <ferror@plt+0x2b70>
  401d88:	add	x1, x0, #0xef0
  401d8c:	mov	x0, x2
  401d90:	bl	401420 <printf@plt>
  401d94:	mov	w0, #0x0                   	// #0
  401d98:	bl	4011d0 <exit@plt>
  401d9c:	stp	x29, x30, [sp, #-80]!
  401da0:	mov	x29, sp
  401da4:	str	x19, [sp, #16]
  401da8:	str	w0, [sp, #44]
  401dac:	str	x1, [sp, #32]
  401db0:	str	wzr, [sp, #72]
  401db4:	str	wzr, [sp, #68]
  401db8:	str	xzr, [sp, #56]
  401dbc:	adrp	x0, 404000 <ferror@plt+0x2b70>
  401dc0:	add	x1, x0, #0xf00
  401dc4:	mov	w0, #0x6                   	// #6
  401dc8:	bl	401480 <setlocale@plt>
  401dcc:	adrp	x0, 404000 <ferror@plt+0x2b70>
  401dd0:	add	x1, x0, #0xf08
  401dd4:	adrp	x0, 404000 <ferror@plt+0x2b70>
  401dd8:	add	x0, x0, #0xf20
  401ddc:	bl	401290 <bindtextdomain@plt>
  401de0:	adrp	x0, 404000 <ferror@plt+0x2b70>
  401de4:	add	x0, x0, #0xf20
  401de8:	bl	401320 <textdomain@plt>
  401dec:	bl	4017ac <ferror@plt+0x31c>
  401df0:	b	401ee8 <ferror@plt+0xa58>
  401df4:	ldr	w0, [sp, #52]
  401df8:	cmp	w0, #0x78
  401dfc:	b.eq	401e68 <ferror@plt+0x9d8>  // b.none
  401e00:	ldr	w0, [sp, #52]
  401e04:	cmp	w0, #0x78
  401e08:	b.gt	401eac <ferror@plt+0xa1c>
  401e0c:	ldr	w0, [sp, #52]
  401e10:	cmp	w0, #0x68
  401e14:	b.eq	401ea8 <ferror@plt+0xa18>  // b.none
  401e18:	ldr	w0, [sp, #52]
  401e1c:	cmp	w0, #0x68
  401e20:	b.gt	401eac <ferror@plt+0xa1c>
  401e24:	ldr	w0, [sp, #52]
  401e28:	cmp	w0, #0x56
  401e2c:	b.eq	401e74 <ferror@plt+0x9e4>  // b.none
  401e30:	ldr	w0, [sp, #52]
  401e34:	cmp	w0, #0x64
  401e38:	b.ne	401eac <ferror@plt+0xa1c>  // b.any
  401e3c:	adrp	x0, 416000 <ferror@plt+0x14b70>
  401e40:	add	x0, x0, #0x1c0
  401e44:	ldr	x19, [x0]
  401e48:	adrp	x0, 404000 <ferror@plt+0x2b70>
  401e4c:	add	x0, x0, #0xf30
  401e50:	bl	401450 <gettext@plt>
  401e54:	mov	x1, x0
  401e58:	mov	x0, x19
  401e5c:	bl	403108 <ferror@plt+0x1c78>
  401e60:	str	x0, [sp, #56]
  401e64:	b	401ee8 <ferror@plt+0xa58>
  401e68:	mov	w0, #0x1                   	// #1
  401e6c:	str	w0, [sp, #68]
  401e70:	b	401ee8 <ferror@plt+0xa58>
  401e74:	adrp	x0, 404000 <ferror@plt+0x2b70>
  401e78:	add	x0, x0, #0xf50
  401e7c:	bl	401450 <gettext@plt>
  401e80:	mov	x3, x0
  401e84:	adrp	x0, 416000 <ferror@plt+0x14b70>
  401e88:	add	x0, x0, #0x1d8
  401e8c:	ldr	x1, [x0]
  401e90:	adrp	x0, 404000 <ferror@plt+0x2b70>
  401e94:	add	x2, x0, #0xf60
  401e98:	mov	x0, x3
  401e9c:	bl	401420 <printf@plt>
  401ea0:	mov	w0, #0x0                   	// #0
  401ea4:	bl	4011d0 <exit@plt>
  401ea8:	bl	401c14 <ferror@plt+0x784>
  401eac:	adrp	x0, 416000 <ferror@plt+0x14b70>
  401eb0:	add	x0, x0, #0x1b8
  401eb4:	ldr	x19, [x0]
  401eb8:	adrp	x0, 404000 <ferror@plt+0x2b70>
  401ebc:	add	x0, x0, #0xf78
  401ec0:	bl	401450 <gettext@plt>
  401ec4:	mov	x1, x0
  401ec8:	adrp	x0, 416000 <ferror@plt+0x14b70>
  401ecc:	add	x0, x0, #0x1d8
  401ed0:	ldr	x0, [x0]
  401ed4:	mov	x2, x0
  401ed8:	mov	x0, x19
  401edc:	bl	401460 <fprintf@plt>
  401ee0:	mov	w0, #0x1                   	// #1
  401ee4:	bl	4011d0 <exit@plt>
  401ee8:	mov	x4, #0x0                   	// #0
  401eec:	adrp	x0, 404000 <ferror@plt+0x2b70>
  401ef0:	add	x3, x0, #0xfe0
  401ef4:	adrp	x0, 404000 <ferror@plt+0x2b70>
  401ef8:	add	x2, x0, #0xfa0
  401efc:	ldr	x1, [sp, #32]
  401f00:	ldr	w0, [sp, #44]
  401f04:	bl	401330 <getopt_long@plt>
  401f08:	str	w0, [sp, #52]
  401f0c:	ldr	w0, [sp, #52]
  401f10:	cmn	w0, #0x1
  401f14:	b.ne	401df4 <ferror@plt+0x964>  // b.any
  401f18:	adrp	x0, 416000 <ferror@plt+0x14b70>
  401f1c:	add	x0, x0, #0x1c8
  401f20:	ldr	w0, [x0]
  401f24:	ldr	w1, [sp, #44]
  401f28:	sub	w0, w1, w0
  401f2c:	str	w0, [sp, #48]
  401f30:	ldr	w0, [sp, #48]
  401f34:	cmp	w0, #0x0
  401f38:	b.gt	401f88 <ferror@plt+0xaf8>
  401f3c:	adrp	x0, 404000 <ferror@plt+0x2b70>
  401f40:	add	x0, x0, #0xfa8
  401f44:	bl	401450 <gettext@plt>
  401f48:	bl	4013f0 <warnx@plt>
  401f4c:	adrp	x0, 416000 <ferror@plt+0x14b70>
  401f50:	add	x0, x0, #0x1b8
  401f54:	ldr	x19, [x0]
  401f58:	adrp	x0, 404000 <ferror@plt+0x2b70>
  401f5c:	add	x0, x0, #0xf78
  401f60:	bl	401450 <gettext@plt>
  401f64:	mov	x1, x0
  401f68:	adrp	x0, 416000 <ferror@plt+0x14b70>
  401f6c:	add	x0, x0, #0x1d8
  401f70:	ldr	x0, [x0]
  401f74:	mov	x2, x0
  401f78:	mov	x0, x19
  401f7c:	bl	401460 <fprintf@plt>
  401f80:	mov	w0, #0x1                   	// #1
  401f84:	bl	4011d0 <exit@plt>
  401f88:	adrp	x0, 416000 <ferror@plt+0x14b70>
  401f8c:	add	x0, x0, #0x1c8
  401f90:	ldr	w0, [x0]
  401f94:	str	w0, [sp, #76]
  401f98:	b	401fe4 <ferror@plt+0xb54>
  401f9c:	ldrsw	x0, [sp, #76]
  401fa0:	lsl	x0, x0, #3
  401fa4:	ldr	x1, [sp, #32]
  401fa8:	add	x0, x1, x0
  401fac:	ldr	x0, [x0]
  401fb0:	ldr	x3, [sp, #56]
  401fb4:	ldr	w2, [sp, #68]
  401fb8:	mov	x1, x0
  401fbc:	ldr	w0, [sp, #48]
  401fc0:	bl	401a00 <ferror@plt+0x570>
  401fc4:	cmp	w0, #0x0
  401fc8:	b.eq	401fd8 <ferror@plt+0xb48>  // b.none
  401fcc:	ldr	w0, [sp, #72]
  401fd0:	add	w0, w0, #0x1
  401fd4:	str	w0, [sp, #72]
  401fd8:	ldr	w0, [sp, #76]
  401fdc:	add	w0, w0, #0x1
  401fe0:	str	w0, [sp, #76]
  401fe4:	ldr	w1, [sp, #76]
  401fe8:	ldr	w0, [sp, #44]
  401fec:	cmp	w1, w0
  401ff0:	b.lt	401f9c <ferror@plt+0xb0c>  // b.tstop
  401ff4:	ldr	w1, [sp, #48]
  401ff8:	ldr	w0, [sp, #72]
  401ffc:	cmp	w1, w0
  402000:	b.eq	402020 <ferror@plt+0xb90>  // b.none
  402004:	ldr	w0, [sp, #72]
  402008:	cmp	w0, #0x0
  40200c:	b.eq	402018 <ferror@plt+0xb88>  // b.none
  402010:	mov	w0, #0x40                  	// #64
  402014:	b	402024 <ferror@plt+0xb94>
  402018:	mov	w0, #0x0                   	// #0
  40201c:	b	402024 <ferror@plt+0xb94>
  402020:	mov	w0, #0x20                  	// #32
  402024:	ldr	x19, [sp, #16]
  402028:	ldp	x29, x30, [sp], #80
  40202c:	ret
  402030:	sub	sp, sp, #0x10
  402034:	str	w0, [sp, #12]
  402038:	adrp	x0, 416000 <ferror@plt+0x14b70>
  40203c:	add	x0, x0, #0x1a0
  402040:	ldr	w1, [sp, #12]
  402044:	str	w1, [x0]
  402048:	nop
  40204c:	add	sp, sp, #0x10
  402050:	ret
  402054:	sub	sp, sp, #0x10
  402058:	str	x0, [sp, #8]
  40205c:	str	w1, [sp, #4]
  402060:	str	w2, [sp]
  402064:	b	4020b4 <ferror@plt+0xc24>
  402068:	ldr	x0, [sp, #8]
  40206c:	ldr	x1, [x0]
  402070:	ldrsw	x0, [sp, #4]
  402074:	mov	x2, #0x0                   	// #0
  402078:	umulh	x0, x1, x0
  40207c:	cmp	x0, #0x0
  402080:	b.eq	402088 <ferror@plt+0xbf8>  // b.none
  402084:	mov	x2, #0x1                   	// #1
  402088:	mov	x0, x2
  40208c:	cmp	x0, #0x0
  402090:	b.eq	40209c <ferror@plt+0xc0c>  // b.none
  402094:	mov	w0, #0xffffffde            	// #-34
  402098:	b	4020cc <ferror@plt+0xc3c>
  40209c:	ldr	x0, [sp, #8]
  4020a0:	ldr	x1, [x0]
  4020a4:	ldrsw	x0, [sp, #4]
  4020a8:	mul	x1, x1, x0
  4020ac:	ldr	x0, [sp, #8]
  4020b0:	str	x1, [x0]
  4020b4:	ldr	w0, [sp]
  4020b8:	sub	w1, w0, #0x1
  4020bc:	str	w1, [sp]
  4020c0:	cmp	w0, #0x0
  4020c4:	b.ne	402068 <ferror@plt+0xbd8>  // b.any
  4020c8:	mov	w0, #0x0                   	// #0
  4020cc:	add	sp, sp, #0x10
  4020d0:	ret
  4020d4:	stp	x29, x30, [sp, #-192]!
  4020d8:	mov	x29, sp
  4020dc:	str	x0, [sp, #40]
  4020e0:	str	x1, [sp, #32]
  4020e4:	str	x2, [sp, #24]
  4020e8:	str	xzr, [sp, #176]
  4020ec:	mov	w0, #0x400                 	// #1024
  4020f0:	str	w0, [sp, #172]
  4020f4:	str	wzr, [sp, #168]
  4020f8:	str	wzr, [sp, #164]
  4020fc:	str	wzr, [sp, #160]
  402100:	ldr	x0, [sp, #32]
  402104:	str	xzr, [x0]
  402108:	ldr	x0, [sp, #40]
  40210c:	cmp	x0, #0x0
  402110:	b.eq	402124 <ferror@plt+0xc94>  // b.none
  402114:	ldr	x0, [sp, #40]
  402118:	ldrsb	w0, [x0]
  40211c:	cmp	w0, #0x0
  402120:	b.ne	402130 <ferror@plt+0xca0>  // b.any
  402124:	mov	w0, #0xffffffea            	// #-22
  402128:	str	w0, [sp, #168]
  40212c:	b	402718 <ferror@plt+0x1288>
  402130:	ldr	x0, [sp, #40]
  402134:	str	x0, [sp, #184]
  402138:	b	402148 <ferror@plt+0xcb8>
  40213c:	ldr	x0, [sp, #184]
  402140:	add	x0, x0, #0x1
  402144:	str	x0, [sp, #184]
  402148:	bl	401360 <__ctype_b_loc@plt>
  40214c:	ldr	x1, [x0]
  402150:	ldr	x0, [sp, #184]
  402154:	ldrsb	w0, [x0]
  402158:	and	w0, w0, #0xff
  40215c:	and	x0, x0, #0xff
  402160:	lsl	x0, x0, #1
  402164:	add	x0, x1, x0
  402168:	ldrh	w0, [x0]
  40216c:	and	w0, w0, #0x2000
  402170:	cmp	w0, #0x0
  402174:	b.ne	40213c <ferror@plt+0xcac>  // b.any
  402178:	ldr	x0, [sp, #184]
  40217c:	ldrsb	w0, [x0]
  402180:	cmp	w0, #0x2d
  402184:	b.ne	402194 <ferror@plt+0xd04>  // b.any
  402188:	mov	w0, #0xffffffea            	// #-22
  40218c:	str	w0, [sp, #168]
  402190:	b	402718 <ferror@plt+0x1288>
  402194:	bl	401440 <__errno_location@plt>
  402198:	str	wzr, [x0]
  40219c:	str	xzr, [sp, #72]
  4021a0:	add	x0, sp, #0x48
  4021a4:	mov	w2, #0x0                   	// #0
  4021a8:	mov	x1, x0
  4021ac:	ldr	x0, [sp, #40]
  4021b0:	bl	4012f0 <strtoumax@plt>
  4021b4:	str	x0, [sp, #64]
  4021b8:	ldr	x0, [sp, #72]
  4021bc:	ldr	x1, [sp, #40]
  4021c0:	cmp	x1, x0
  4021c4:	b.eq	4021f0 <ferror@plt+0xd60>  // b.none
  4021c8:	bl	401440 <__errno_location@plt>
  4021cc:	ldr	w0, [x0]
  4021d0:	cmp	w0, #0x0
  4021d4:	b.eq	40221c <ferror@plt+0xd8c>  // b.none
  4021d8:	ldr	x0, [sp, #64]
  4021dc:	cmn	x0, #0x1
  4021e0:	b.eq	4021f0 <ferror@plt+0xd60>  // b.none
  4021e4:	ldr	x0, [sp, #64]
  4021e8:	cmp	x0, #0x0
  4021ec:	b.ne	40221c <ferror@plt+0xd8c>  // b.any
  4021f0:	bl	401440 <__errno_location@plt>
  4021f4:	ldr	w0, [x0]
  4021f8:	cmp	w0, #0x0
  4021fc:	b.eq	402210 <ferror@plt+0xd80>  // b.none
  402200:	bl	401440 <__errno_location@plt>
  402204:	ldr	w0, [x0]
  402208:	neg	w0, w0
  40220c:	b	402214 <ferror@plt+0xd84>
  402210:	mov	w0, #0xffffffea            	// #-22
  402214:	str	w0, [sp, #168]
  402218:	b	402718 <ferror@plt+0x1288>
  40221c:	ldr	x0, [sp, #72]
  402220:	cmp	x0, #0x0
  402224:	b.eq	402700 <ferror@plt+0x1270>  // b.none
  402228:	ldr	x0, [sp, #72]
  40222c:	ldrsb	w0, [x0]
  402230:	cmp	w0, #0x0
  402234:	b.eq	402700 <ferror@plt+0x1270>  // b.none
  402238:	ldr	x0, [sp, #72]
  40223c:	str	x0, [sp, #184]
  402240:	ldr	x0, [sp, #184]
  402244:	add	x0, x0, #0x1
  402248:	ldrsb	w0, [x0]
  40224c:	cmp	w0, #0x69
  402250:	b.ne	40229c <ferror@plt+0xe0c>  // b.any
  402254:	ldr	x0, [sp, #184]
  402258:	add	x0, x0, #0x2
  40225c:	ldrsb	w0, [x0]
  402260:	cmp	w0, #0x42
  402264:	b.eq	40227c <ferror@plt+0xdec>  // b.none
  402268:	ldr	x0, [sp, #184]
  40226c:	add	x0, x0, #0x2
  402270:	ldrsb	w0, [x0]
  402274:	cmp	w0, #0x62
  402278:	b.ne	40229c <ferror@plt+0xe0c>  // b.any
  40227c:	ldr	x0, [sp, #184]
  402280:	add	x0, x0, #0x3
  402284:	ldrsb	w0, [x0]
  402288:	cmp	w0, #0x0
  40228c:	b.ne	40229c <ferror@plt+0xe0c>  // b.any
  402290:	mov	w0, #0x400                 	// #1024
  402294:	str	w0, [sp, #172]
  402298:	b	4024d4 <ferror@plt+0x1044>
  40229c:	ldr	x0, [sp, #184]
  4022a0:	add	x0, x0, #0x1
  4022a4:	ldrsb	w0, [x0]
  4022a8:	cmp	w0, #0x42
  4022ac:	b.eq	4022c4 <ferror@plt+0xe34>  // b.none
  4022b0:	ldr	x0, [sp, #184]
  4022b4:	add	x0, x0, #0x1
  4022b8:	ldrsb	w0, [x0]
  4022bc:	cmp	w0, #0x62
  4022c0:	b.ne	4022e4 <ferror@plt+0xe54>  // b.any
  4022c4:	ldr	x0, [sp, #184]
  4022c8:	add	x0, x0, #0x2
  4022cc:	ldrsb	w0, [x0]
  4022d0:	cmp	w0, #0x0
  4022d4:	b.ne	4022e4 <ferror@plt+0xe54>  // b.any
  4022d8:	mov	w0, #0x3e8                 	// #1000
  4022dc:	str	w0, [sp, #172]
  4022e0:	b	4024d4 <ferror@plt+0x1044>
  4022e4:	ldr	x0, [sp, #184]
  4022e8:	add	x0, x0, #0x1
  4022ec:	ldrsb	w0, [x0]
  4022f0:	cmp	w0, #0x0
  4022f4:	b.eq	4024d4 <ferror@plt+0x1044>  // b.none
  4022f8:	bl	401240 <localeconv@plt>
  4022fc:	str	x0, [sp, #128]
  402300:	ldr	x0, [sp, #128]
  402304:	cmp	x0, #0x0
  402308:	b.eq	402318 <ferror@plt+0xe88>  // b.none
  40230c:	ldr	x0, [sp, #128]
  402310:	ldr	x0, [x0]
  402314:	b	40231c <ferror@plt+0xe8c>
  402318:	mov	x0, #0x0                   	// #0
  40231c:	str	x0, [sp, #120]
  402320:	ldr	x0, [sp, #120]
  402324:	cmp	x0, #0x0
  402328:	b.eq	402338 <ferror@plt+0xea8>  // b.none
  40232c:	ldr	x0, [sp, #120]
  402330:	bl	4011b0 <strlen@plt>
  402334:	b	40233c <ferror@plt+0xeac>
  402338:	mov	x0, #0x0                   	// #0
  40233c:	str	x0, [sp, #112]
  402340:	ldr	x0, [sp, #176]
  402344:	cmp	x0, #0x0
  402348:	b.ne	4024c8 <ferror@plt+0x1038>  // b.any
  40234c:	ldr	x0, [sp, #184]
  402350:	ldrsb	w0, [x0]
  402354:	cmp	w0, #0x0
  402358:	b.eq	4024c8 <ferror@plt+0x1038>  // b.none
  40235c:	ldr	x0, [sp, #120]
  402360:	cmp	x0, #0x0
  402364:	b.eq	4024c8 <ferror@plt+0x1038>  // b.none
  402368:	ldr	x2, [sp, #112]
  40236c:	ldr	x1, [sp, #184]
  402370:	ldr	x0, [sp, #120]
  402374:	bl	401280 <strncmp@plt>
  402378:	cmp	w0, #0x0
  40237c:	b.ne	4024c8 <ferror@plt+0x1038>  // b.any
  402380:	ldr	x1, [sp, #184]
  402384:	ldr	x0, [sp, #112]
  402388:	add	x0, x1, x0
  40238c:	str	x0, [sp, #104]
  402390:	ldr	x0, [sp, #104]
  402394:	str	x0, [sp, #184]
  402398:	b	4023b4 <ferror@plt+0xf24>
  40239c:	ldr	w0, [sp, #160]
  4023a0:	add	w0, w0, #0x1
  4023a4:	str	w0, [sp, #160]
  4023a8:	ldr	x0, [sp, #184]
  4023ac:	add	x0, x0, #0x1
  4023b0:	str	x0, [sp, #184]
  4023b4:	ldr	x0, [sp, #184]
  4023b8:	ldrsb	w0, [x0]
  4023bc:	cmp	w0, #0x30
  4023c0:	b.eq	40239c <ferror@plt+0xf0c>  // b.none
  4023c4:	ldr	x0, [sp, #184]
  4023c8:	str	x0, [sp, #104]
  4023cc:	bl	401360 <__ctype_b_loc@plt>
  4023d0:	ldr	x1, [x0]
  4023d4:	ldr	x0, [sp, #104]
  4023d8:	ldrsb	w0, [x0]
  4023dc:	sxtb	x0, w0
  4023e0:	lsl	x0, x0, #1
  4023e4:	add	x0, x1, x0
  4023e8:	ldrh	w0, [x0]
  4023ec:	and	w0, w0, #0x800
  4023f0:	cmp	w0, #0x0
  4023f4:	b.eq	402480 <ferror@plt+0xff0>  // b.none
  4023f8:	bl	401440 <__errno_location@plt>
  4023fc:	str	wzr, [x0]
  402400:	str	xzr, [sp, #72]
  402404:	add	x0, sp, #0x48
  402408:	mov	w2, #0x0                   	// #0
  40240c:	mov	x1, x0
  402410:	ldr	x0, [sp, #104]
  402414:	bl	4012f0 <strtoumax@plt>
  402418:	str	x0, [sp, #176]
  40241c:	ldr	x0, [sp, #72]
  402420:	ldr	x1, [sp, #104]
  402424:	cmp	x1, x0
  402428:	b.eq	402454 <ferror@plt+0xfc4>  // b.none
  40242c:	bl	401440 <__errno_location@plt>
  402430:	ldr	w0, [x0]
  402434:	cmp	w0, #0x0
  402438:	b.eq	402488 <ferror@plt+0xff8>  // b.none
  40243c:	ldr	x0, [sp, #176]
  402440:	cmn	x0, #0x1
  402444:	b.eq	402454 <ferror@plt+0xfc4>  // b.none
  402448:	ldr	x0, [sp, #176]
  40244c:	cmp	x0, #0x0
  402450:	b.ne	402488 <ferror@plt+0xff8>  // b.any
  402454:	bl	401440 <__errno_location@plt>
  402458:	ldr	w0, [x0]
  40245c:	cmp	w0, #0x0
  402460:	b.eq	402474 <ferror@plt+0xfe4>  // b.none
  402464:	bl	401440 <__errno_location@plt>
  402468:	ldr	w0, [x0]
  40246c:	neg	w0, w0
  402470:	b	402478 <ferror@plt+0xfe8>
  402474:	mov	w0, #0xffffffea            	// #-22
  402478:	str	w0, [sp, #168]
  40247c:	b	402718 <ferror@plt+0x1288>
  402480:	ldr	x0, [sp, #184]
  402484:	str	x0, [sp, #72]
  402488:	ldr	x0, [sp, #176]
  40248c:	cmp	x0, #0x0
  402490:	b.eq	4024bc <ferror@plt+0x102c>  // b.none
  402494:	ldr	x0, [sp, #72]
  402498:	cmp	x0, #0x0
  40249c:	b.eq	4024b0 <ferror@plt+0x1020>  // b.none
  4024a0:	ldr	x0, [sp, #72]
  4024a4:	ldrsb	w0, [x0]
  4024a8:	cmp	w0, #0x0
  4024ac:	b.ne	4024bc <ferror@plt+0x102c>  // b.any
  4024b0:	mov	w0, #0xffffffea            	// #-22
  4024b4:	str	w0, [sp, #168]
  4024b8:	b	402718 <ferror@plt+0x1288>
  4024bc:	ldr	x0, [sp, #72]
  4024c0:	str	x0, [sp, #184]
  4024c4:	b	402240 <ferror@plt+0xdb0>
  4024c8:	mov	w0, #0xffffffea            	// #-22
  4024cc:	str	w0, [sp, #168]
  4024d0:	b	402718 <ferror@plt+0x1288>
  4024d4:	adrp	x0, 416000 <ferror@plt+0x14b70>
  4024d8:	add	x0, x0, #0x1a8
  4024dc:	ldr	x2, [x0]
  4024e0:	ldr	x0, [sp, #184]
  4024e4:	ldrsb	w0, [x0]
  4024e8:	mov	w1, w0
  4024ec:	mov	x0, x2
  4024f0:	bl	4013c0 <strchr@plt>
  4024f4:	str	x0, [sp, #96]
  4024f8:	ldr	x0, [sp, #96]
  4024fc:	cmp	x0, #0x0
  402500:	b.eq	402524 <ferror@plt+0x1094>  // b.none
  402504:	adrp	x0, 416000 <ferror@plt+0x14b70>
  402508:	add	x0, x0, #0x1a8
  40250c:	ldr	x0, [x0]
  402510:	ldr	x1, [sp, #96]
  402514:	sub	x0, x1, x0
  402518:	add	w0, w0, #0x1
  40251c:	str	w0, [sp, #164]
  402520:	b	402580 <ferror@plt+0x10f0>
  402524:	adrp	x0, 416000 <ferror@plt+0x14b70>
  402528:	add	x0, x0, #0x1b0
  40252c:	ldr	x2, [x0]
  402530:	ldr	x0, [sp, #184]
  402534:	ldrsb	w0, [x0]
  402538:	mov	w1, w0
  40253c:	mov	x0, x2
  402540:	bl	4013c0 <strchr@plt>
  402544:	str	x0, [sp, #96]
  402548:	ldr	x0, [sp, #96]
  40254c:	cmp	x0, #0x0
  402550:	b.eq	402574 <ferror@plt+0x10e4>  // b.none
  402554:	adrp	x0, 416000 <ferror@plt+0x14b70>
  402558:	add	x0, x0, #0x1b0
  40255c:	ldr	x0, [x0]
  402560:	ldr	x1, [sp, #96]
  402564:	sub	x0, x1, x0
  402568:	add	w0, w0, #0x1
  40256c:	str	w0, [sp, #164]
  402570:	b	402580 <ferror@plt+0x10f0>
  402574:	mov	w0, #0xffffffea            	// #-22
  402578:	str	w0, [sp, #168]
  40257c:	b	402718 <ferror@plt+0x1288>
  402580:	add	x0, sp, #0x40
  402584:	ldr	w2, [sp, #164]
  402588:	ldr	w1, [sp, #172]
  40258c:	bl	402054 <ferror@plt+0xbc4>
  402590:	str	w0, [sp, #168]
  402594:	ldr	x0, [sp, #24]
  402598:	cmp	x0, #0x0
  40259c:	b.eq	4025ac <ferror@plt+0x111c>  // b.none
  4025a0:	ldr	x0, [sp, #24]
  4025a4:	ldr	w1, [sp, #164]
  4025a8:	str	w1, [x0]
  4025ac:	ldr	x0, [sp, #176]
  4025b0:	cmp	x0, #0x0
  4025b4:	b.eq	402708 <ferror@plt+0x1278>  // b.none
  4025b8:	ldr	w0, [sp, #164]
  4025bc:	cmp	w0, #0x0
  4025c0:	b.eq	402708 <ferror@plt+0x1278>  // b.none
  4025c4:	mov	x0, #0xa                   	// #10
  4025c8:	str	x0, [sp, #144]
  4025cc:	mov	x0, #0x1                   	// #1
  4025d0:	str	x0, [sp, #136]
  4025d4:	mov	x0, #0x1                   	// #1
  4025d8:	str	x0, [sp, #56]
  4025dc:	add	x0, sp, #0x38
  4025e0:	ldr	w2, [sp, #164]
  4025e4:	ldr	w1, [sp, #172]
  4025e8:	bl	402054 <ferror@plt+0xbc4>
  4025ec:	b	402608 <ferror@plt+0x1178>
  4025f0:	ldr	x1, [sp, #144]
  4025f4:	mov	x0, x1
  4025f8:	lsl	x0, x0, #2
  4025fc:	add	x0, x0, x1
  402600:	lsl	x0, x0, #1
  402604:	str	x0, [sp, #144]
  402608:	ldr	x1, [sp, #144]
  40260c:	ldr	x0, [sp, #176]
  402610:	cmp	x1, x0
  402614:	b.cc	4025f0 <ferror@plt+0x1160>  // b.lo, b.ul, b.last
  402618:	str	wzr, [sp, #156]
  40261c:	b	402644 <ferror@plt+0x11b4>
  402620:	ldr	x1, [sp, #144]
  402624:	mov	x0, x1
  402628:	lsl	x0, x0, #2
  40262c:	add	x0, x0, x1
  402630:	lsl	x0, x0, #1
  402634:	str	x0, [sp, #144]
  402638:	ldr	w0, [sp, #156]
  40263c:	add	w0, w0, #0x1
  402640:	str	w0, [sp, #156]
  402644:	ldr	w1, [sp, #156]
  402648:	ldr	w0, [sp, #160]
  40264c:	cmp	w1, w0
  402650:	b.lt	402620 <ferror@plt+0x1190>  // b.tstop
  402654:	ldr	x2, [sp, #176]
  402658:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  40265c:	movk	x0, #0xcccd
  402660:	umulh	x0, x2, x0
  402664:	lsr	x1, x0, #3
  402668:	mov	x0, x1
  40266c:	lsl	x0, x0, #2
  402670:	add	x0, x0, x1
  402674:	lsl	x0, x0, #1
  402678:	sub	x1, x2, x0
  40267c:	mov	w0, w1
  402680:	str	w0, [sp, #92]
  402684:	ldr	x1, [sp, #144]
  402688:	ldr	x0, [sp, #136]
  40268c:	udiv	x0, x1, x0
  402690:	str	x0, [sp, #80]
  402694:	ldr	x1, [sp, #176]
  402698:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  40269c:	movk	x0, #0xcccd
  4026a0:	umulh	x0, x1, x0
  4026a4:	lsr	x0, x0, #3
  4026a8:	str	x0, [sp, #176]
  4026ac:	ldr	x1, [sp, #136]
  4026b0:	mov	x0, x1
  4026b4:	lsl	x0, x0, #2
  4026b8:	add	x0, x0, x1
  4026bc:	lsl	x0, x0, #1
  4026c0:	str	x0, [sp, #136]
  4026c4:	ldr	w0, [sp, #92]
  4026c8:	cmp	w0, #0x0
  4026cc:	b.eq	4026f0 <ferror@plt+0x1260>  // b.none
  4026d0:	ldr	x1, [sp, #56]
  4026d4:	ldr	w0, [sp, #92]
  4026d8:	ldr	x2, [sp, #80]
  4026dc:	udiv	x0, x2, x0
  4026e0:	udiv	x1, x1, x0
  4026e4:	ldr	x0, [sp, #64]
  4026e8:	add	x0, x1, x0
  4026ec:	str	x0, [sp, #64]
  4026f0:	ldr	x0, [sp, #176]
  4026f4:	cmp	x0, #0x0
  4026f8:	b.ne	402654 <ferror@plt+0x11c4>  // b.any
  4026fc:	b	40270c <ferror@plt+0x127c>
  402700:	nop
  402704:	b	40270c <ferror@plt+0x127c>
  402708:	nop
  40270c:	ldr	x1, [sp, #64]
  402710:	ldr	x0, [sp, #32]
  402714:	str	x1, [x0]
  402718:	ldr	w0, [sp, #168]
  40271c:	cmp	w0, #0x0
  402720:	b.ge	402738 <ferror@plt+0x12a8>  // b.tcont
  402724:	bl	401440 <__errno_location@plt>
  402728:	mov	x1, x0
  40272c:	ldr	w0, [sp, #168]
  402730:	neg	w0, w0
  402734:	str	w0, [x1]
  402738:	ldr	w0, [sp, #168]
  40273c:	ldp	x29, x30, [sp], #192
  402740:	ret
  402744:	stp	x29, x30, [sp, #-32]!
  402748:	mov	x29, sp
  40274c:	str	x0, [sp, #24]
  402750:	str	x1, [sp, #16]
  402754:	mov	x2, #0x0                   	// #0
  402758:	ldr	x1, [sp, #16]
  40275c:	ldr	x0, [sp, #24]
  402760:	bl	4020d4 <ferror@plt+0xc44>
  402764:	ldp	x29, x30, [sp], #32
  402768:	ret
  40276c:	stp	x29, x30, [sp, #-48]!
  402770:	mov	x29, sp
  402774:	str	x0, [sp, #24]
  402778:	str	x1, [sp, #16]
  40277c:	ldr	x0, [sp, #24]
  402780:	str	x0, [sp, #40]
  402784:	b	402794 <ferror@plt+0x1304>
  402788:	ldr	x0, [sp, #40]
  40278c:	add	x0, x0, #0x1
  402790:	str	x0, [sp, #40]
  402794:	ldr	x0, [sp, #40]
  402798:	cmp	x0, #0x0
  40279c:	b.eq	4027e0 <ferror@plt+0x1350>  // b.none
  4027a0:	ldr	x0, [sp, #40]
  4027a4:	ldrsb	w0, [x0]
  4027a8:	cmp	w0, #0x0
  4027ac:	b.eq	4027e0 <ferror@plt+0x1350>  // b.none
  4027b0:	bl	401360 <__ctype_b_loc@plt>
  4027b4:	ldr	x1, [x0]
  4027b8:	ldr	x0, [sp, #40]
  4027bc:	ldrsb	w0, [x0]
  4027c0:	and	w0, w0, #0xff
  4027c4:	and	x0, x0, #0xff
  4027c8:	lsl	x0, x0, #1
  4027cc:	add	x0, x1, x0
  4027d0:	ldrh	w0, [x0]
  4027d4:	and	w0, w0, #0x800
  4027d8:	cmp	w0, #0x0
  4027dc:	b.ne	402788 <ferror@plt+0x12f8>  // b.any
  4027e0:	ldr	x0, [sp, #16]
  4027e4:	cmp	x0, #0x0
  4027e8:	b.eq	4027f8 <ferror@plt+0x1368>  // b.none
  4027ec:	ldr	x0, [sp, #16]
  4027f0:	ldr	x1, [sp, #40]
  4027f4:	str	x1, [x0]
  4027f8:	ldr	x0, [sp, #40]
  4027fc:	cmp	x0, #0x0
  402800:	b.eq	40282c <ferror@plt+0x139c>  // b.none
  402804:	ldr	x1, [sp, #40]
  402808:	ldr	x0, [sp, #24]
  40280c:	cmp	x1, x0
  402810:	b.ls	40282c <ferror@plt+0x139c>  // b.plast
  402814:	ldr	x0, [sp, #40]
  402818:	ldrsb	w0, [x0]
  40281c:	cmp	w0, #0x0
  402820:	b.ne	40282c <ferror@plt+0x139c>  // b.any
  402824:	mov	w0, #0x1                   	// #1
  402828:	b	402830 <ferror@plt+0x13a0>
  40282c:	mov	w0, #0x0                   	// #0
  402830:	ldp	x29, x30, [sp], #48
  402834:	ret
  402838:	stp	x29, x30, [sp, #-48]!
  40283c:	mov	x29, sp
  402840:	str	x0, [sp, #24]
  402844:	str	x1, [sp, #16]
  402848:	ldr	x0, [sp, #24]
  40284c:	str	x0, [sp, #40]
  402850:	b	402860 <ferror@plt+0x13d0>
  402854:	ldr	x0, [sp, #40]
  402858:	add	x0, x0, #0x1
  40285c:	str	x0, [sp, #40]
  402860:	ldr	x0, [sp, #40]
  402864:	cmp	x0, #0x0
  402868:	b.eq	4028ac <ferror@plt+0x141c>  // b.none
  40286c:	ldr	x0, [sp, #40]
  402870:	ldrsb	w0, [x0]
  402874:	cmp	w0, #0x0
  402878:	b.eq	4028ac <ferror@plt+0x141c>  // b.none
  40287c:	bl	401360 <__ctype_b_loc@plt>
  402880:	ldr	x1, [x0]
  402884:	ldr	x0, [sp, #40]
  402888:	ldrsb	w0, [x0]
  40288c:	and	w0, w0, #0xff
  402890:	and	x0, x0, #0xff
  402894:	lsl	x0, x0, #1
  402898:	add	x0, x1, x0
  40289c:	ldrh	w0, [x0]
  4028a0:	and	w0, w0, #0x1000
  4028a4:	cmp	w0, #0x0
  4028a8:	b.ne	402854 <ferror@plt+0x13c4>  // b.any
  4028ac:	ldr	x0, [sp, #16]
  4028b0:	cmp	x0, #0x0
  4028b4:	b.eq	4028c4 <ferror@plt+0x1434>  // b.none
  4028b8:	ldr	x0, [sp, #16]
  4028bc:	ldr	x1, [sp, #40]
  4028c0:	str	x1, [x0]
  4028c4:	ldr	x0, [sp, #40]
  4028c8:	cmp	x0, #0x0
  4028cc:	b.eq	4028f8 <ferror@plt+0x1468>  // b.none
  4028d0:	ldr	x1, [sp, #40]
  4028d4:	ldr	x0, [sp, #24]
  4028d8:	cmp	x1, x0
  4028dc:	b.ls	4028f8 <ferror@plt+0x1468>  // b.plast
  4028e0:	ldr	x0, [sp, #40]
  4028e4:	ldrsb	w0, [x0]
  4028e8:	cmp	w0, #0x0
  4028ec:	b.ne	4028f8 <ferror@plt+0x1468>  // b.any
  4028f0:	mov	w0, #0x1                   	// #1
  4028f4:	b	4028fc <ferror@plt+0x146c>
  4028f8:	mov	w0, #0x0                   	// #0
  4028fc:	ldp	x29, x30, [sp], #48
  402900:	ret
  402904:	stp	x29, x30, [sp, #-256]!
  402908:	mov	x29, sp
  40290c:	str	x0, [sp, #24]
  402910:	str	x1, [sp, #16]
  402914:	str	x2, [sp, #208]
  402918:	str	x3, [sp, #216]
  40291c:	str	x4, [sp, #224]
  402920:	str	x5, [sp, #232]
  402924:	str	x6, [sp, #240]
  402928:	str	x7, [sp, #248]
  40292c:	str	q0, [sp, #80]
  402930:	str	q1, [sp, #96]
  402934:	str	q2, [sp, #112]
  402938:	str	q3, [sp, #128]
  40293c:	str	q4, [sp, #144]
  402940:	str	q5, [sp, #160]
  402944:	str	q6, [sp, #176]
  402948:	str	q7, [sp, #192]
  40294c:	add	x0, sp, #0x100
  402950:	str	x0, [sp, #32]
  402954:	add	x0, sp, #0x100
  402958:	str	x0, [sp, #40]
  40295c:	add	x0, sp, #0xd0
  402960:	str	x0, [sp, #48]
  402964:	mov	w0, #0xffffffd0            	// #-48
  402968:	str	w0, [sp, #56]
  40296c:	mov	w0, #0xffffff80            	// #-128
  402970:	str	w0, [sp, #60]
  402974:	ldr	w1, [sp, #56]
  402978:	ldr	x0, [sp, #32]
  40297c:	cmp	w1, #0x0
  402980:	b.lt	402994 <ferror@plt+0x1504>  // b.tstop
  402984:	add	x1, x0, #0xf
  402988:	and	x1, x1, #0xfffffffffffffff8
  40298c:	str	x1, [sp, #32]
  402990:	b	4029c4 <ferror@plt+0x1534>
  402994:	add	w2, w1, #0x8
  402998:	str	w2, [sp, #56]
  40299c:	ldr	w2, [sp, #56]
  4029a0:	cmp	w2, #0x0
  4029a4:	b.le	4029b8 <ferror@plt+0x1528>
  4029a8:	add	x1, x0, #0xf
  4029ac:	and	x1, x1, #0xfffffffffffffff8
  4029b0:	str	x1, [sp, #32]
  4029b4:	b	4029c4 <ferror@plt+0x1534>
  4029b8:	ldr	x2, [sp, #40]
  4029bc:	sxtw	x0, w1
  4029c0:	add	x0, x2, x0
  4029c4:	ldr	x0, [x0]
  4029c8:	str	x0, [sp, #72]
  4029cc:	ldr	x0, [sp, #72]
  4029d0:	cmp	x0, #0x0
  4029d4:	b.eq	402a74 <ferror@plt+0x15e4>  // b.none
  4029d8:	ldr	w1, [sp, #56]
  4029dc:	ldr	x0, [sp, #32]
  4029e0:	cmp	w1, #0x0
  4029e4:	b.lt	4029f8 <ferror@plt+0x1568>  // b.tstop
  4029e8:	add	x1, x0, #0xf
  4029ec:	and	x1, x1, #0xfffffffffffffff8
  4029f0:	str	x1, [sp, #32]
  4029f4:	b	402a28 <ferror@plt+0x1598>
  4029f8:	add	w2, w1, #0x8
  4029fc:	str	w2, [sp, #56]
  402a00:	ldr	w2, [sp, #56]
  402a04:	cmp	w2, #0x0
  402a08:	b.le	402a1c <ferror@plt+0x158c>
  402a0c:	add	x1, x0, #0xf
  402a10:	and	x1, x1, #0xfffffffffffffff8
  402a14:	str	x1, [sp, #32]
  402a18:	b	402a28 <ferror@plt+0x1598>
  402a1c:	ldr	x2, [sp, #40]
  402a20:	sxtw	x0, w1
  402a24:	add	x0, x2, x0
  402a28:	ldr	x0, [x0]
  402a2c:	str	x0, [sp, #64]
  402a30:	ldr	x0, [sp, #64]
  402a34:	cmp	x0, #0x0
  402a38:	b.eq	402a7c <ferror@plt+0x15ec>  // b.none
  402a3c:	ldr	x1, [sp, #72]
  402a40:	ldr	x0, [sp, #24]
  402a44:	bl	401340 <strcmp@plt>
  402a48:	cmp	w0, #0x0
  402a4c:	b.ne	402a58 <ferror@plt+0x15c8>  // b.any
  402a50:	mov	w0, #0x1                   	// #1
  402a54:	b	402aa4 <ferror@plt+0x1614>
  402a58:	ldr	x1, [sp, #64]
  402a5c:	ldr	x0, [sp, #24]
  402a60:	bl	401340 <strcmp@plt>
  402a64:	cmp	w0, #0x0
  402a68:	b.ne	402974 <ferror@plt+0x14e4>  // b.any
  402a6c:	mov	w0, #0x0                   	// #0
  402a70:	b	402aa4 <ferror@plt+0x1614>
  402a74:	nop
  402a78:	b	402a80 <ferror@plt+0x15f0>
  402a7c:	nop
  402a80:	adrp	x0, 416000 <ferror@plt+0x14b70>
  402a84:	add	x0, x0, #0x1a0
  402a88:	ldr	w4, [x0]
  402a8c:	ldr	x3, [sp, #24]
  402a90:	ldr	x2, [sp, #16]
  402a94:	adrp	x0, 405000 <ferror@plt+0x3b70>
  402a98:	add	x1, x0, #0x80
  402a9c:	mov	w0, w4
  402aa0:	bl	401400 <errx@plt>
  402aa4:	ldp	x29, x30, [sp], #256
  402aa8:	ret
  402aac:	sub	sp, sp, #0x20
  402ab0:	str	x0, [sp, #24]
  402ab4:	str	x1, [sp, #16]
  402ab8:	str	w2, [sp, #12]
  402abc:	b	402aec <ferror@plt+0x165c>
  402ac0:	ldr	x0, [sp, #24]
  402ac4:	ldrsb	w1, [x0]
  402ac8:	ldr	w0, [sp, #12]
  402acc:	sxtb	w0, w0
  402ad0:	cmp	w1, w0
  402ad4:	b.ne	402ae0 <ferror@plt+0x1650>  // b.any
  402ad8:	ldr	x0, [sp, #24]
  402adc:	b	402b14 <ferror@plt+0x1684>
  402ae0:	ldr	x0, [sp, #24]
  402ae4:	add	x0, x0, #0x1
  402ae8:	str	x0, [sp, #24]
  402aec:	ldr	x0, [sp, #16]
  402af0:	sub	x1, x0, #0x1
  402af4:	str	x1, [sp, #16]
  402af8:	cmp	x0, #0x0
  402afc:	b.eq	402b10 <ferror@plt+0x1680>  // b.none
  402b00:	ldr	x0, [sp, #24]
  402b04:	ldrsb	w0, [x0]
  402b08:	cmp	w0, #0x0
  402b0c:	b.ne	402ac0 <ferror@plt+0x1630>  // b.any
  402b10:	mov	x0, #0x0                   	// #0
  402b14:	add	sp, sp, #0x20
  402b18:	ret
  402b1c:	stp	x29, x30, [sp, #-48]!
  402b20:	mov	x29, sp
  402b24:	str	x0, [sp, #24]
  402b28:	str	x1, [sp, #16]
  402b2c:	ldr	x1, [sp, #16]
  402b30:	ldr	x0, [sp, #24]
  402b34:	bl	402c70 <ferror@plt+0x17e0>
  402b38:	str	w0, [sp, #44]
  402b3c:	ldr	w0, [sp, #44]
  402b40:	cmn	w0, #0x8, lsl #12
  402b44:	b.lt	402b58 <ferror@plt+0x16c8>  // b.tstop
  402b48:	ldr	w1, [sp, #44]
  402b4c:	mov	w0, #0x7fff                	// #32767
  402b50:	cmp	w1, w0
  402b54:	b.le	402b8c <ferror@plt+0x16fc>
  402b58:	bl	401440 <__errno_location@plt>
  402b5c:	mov	x1, x0
  402b60:	mov	w0, #0x22                  	// #34
  402b64:	str	w0, [x1]
  402b68:	adrp	x0, 416000 <ferror@plt+0x14b70>
  402b6c:	add	x0, x0, #0x1a0
  402b70:	ldr	w4, [x0]
  402b74:	ldr	x3, [sp, #24]
  402b78:	ldr	x2, [sp, #16]
  402b7c:	adrp	x0, 405000 <ferror@plt+0x3b70>
  402b80:	add	x1, x0, #0x80
  402b84:	mov	w0, w4
  402b88:	bl	401470 <err@plt>
  402b8c:	ldr	w0, [sp, #44]
  402b90:	sxth	w0, w0
  402b94:	ldp	x29, x30, [sp], #48
  402b98:	ret
  402b9c:	stp	x29, x30, [sp, #-64]!
  402ba0:	mov	x29, sp
  402ba4:	str	x0, [sp, #40]
  402ba8:	str	x1, [sp, #32]
  402bac:	str	w2, [sp, #28]
  402bb0:	ldr	w2, [sp, #28]
  402bb4:	ldr	x1, [sp, #32]
  402bb8:	ldr	x0, [sp, #40]
  402bbc:	bl	402cf0 <ferror@plt+0x1860>
  402bc0:	str	w0, [sp, #60]
  402bc4:	ldr	w1, [sp, #60]
  402bc8:	mov	w0, #0xffff                	// #65535
  402bcc:	cmp	w1, w0
  402bd0:	b.ls	402c08 <ferror@plt+0x1778>  // b.plast
  402bd4:	bl	401440 <__errno_location@plt>
  402bd8:	mov	x1, x0
  402bdc:	mov	w0, #0x22                  	// #34
  402be0:	str	w0, [x1]
  402be4:	adrp	x0, 416000 <ferror@plt+0x14b70>
  402be8:	add	x0, x0, #0x1a0
  402bec:	ldr	w4, [x0]
  402bf0:	ldr	x3, [sp, #40]
  402bf4:	ldr	x2, [sp, #32]
  402bf8:	adrp	x0, 405000 <ferror@plt+0x3b70>
  402bfc:	add	x1, x0, #0x80
  402c00:	mov	w0, w4
  402c04:	bl	401470 <err@plt>
  402c08:	ldr	w0, [sp, #60]
  402c0c:	and	w0, w0, #0xffff
  402c10:	ldp	x29, x30, [sp], #64
  402c14:	ret
  402c18:	stp	x29, x30, [sp, #-32]!
  402c1c:	mov	x29, sp
  402c20:	str	x0, [sp, #24]
  402c24:	str	x1, [sp, #16]
  402c28:	mov	w2, #0xa                   	// #10
  402c2c:	ldr	x1, [sp, #16]
  402c30:	ldr	x0, [sp, #24]
  402c34:	bl	402b9c <ferror@plt+0x170c>
  402c38:	and	w0, w0, #0xffff
  402c3c:	ldp	x29, x30, [sp], #32
  402c40:	ret
  402c44:	stp	x29, x30, [sp, #-32]!
  402c48:	mov	x29, sp
  402c4c:	str	x0, [sp, #24]
  402c50:	str	x1, [sp, #16]
  402c54:	mov	w2, #0x10                  	// #16
  402c58:	ldr	x1, [sp, #16]
  402c5c:	ldr	x0, [sp, #24]
  402c60:	bl	402b9c <ferror@plt+0x170c>
  402c64:	and	w0, w0, #0xffff
  402c68:	ldp	x29, x30, [sp], #32
  402c6c:	ret
  402c70:	stp	x29, x30, [sp, #-48]!
  402c74:	mov	x29, sp
  402c78:	str	x0, [sp, #24]
  402c7c:	str	x1, [sp, #16]
  402c80:	ldr	x1, [sp, #16]
  402c84:	ldr	x0, [sp, #24]
  402c88:	bl	402db8 <ferror@plt+0x1928>
  402c8c:	str	x0, [sp, #40]
  402c90:	ldr	x1, [sp, #40]
  402c94:	mov	x0, #0xffffffff80000000    	// #-2147483648
  402c98:	cmp	x1, x0
  402c9c:	b.lt	402cb0 <ferror@plt+0x1820>  // b.tstop
  402ca0:	ldr	x1, [sp, #40]
  402ca4:	mov	x0, #0x7fffffff            	// #2147483647
  402ca8:	cmp	x1, x0
  402cac:	b.le	402ce4 <ferror@plt+0x1854>
  402cb0:	bl	401440 <__errno_location@plt>
  402cb4:	mov	x1, x0
  402cb8:	mov	w0, #0x22                  	// #34
  402cbc:	str	w0, [x1]
  402cc0:	adrp	x0, 416000 <ferror@plt+0x14b70>
  402cc4:	add	x0, x0, #0x1a0
  402cc8:	ldr	w4, [x0]
  402ccc:	ldr	x3, [sp, #24]
  402cd0:	ldr	x2, [sp, #16]
  402cd4:	adrp	x0, 405000 <ferror@plt+0x3b70>
  402cd8:	add	x1, x0, #0x80
  402cdc:	mov	w0, w4
  402ce0:	bl	401470 <err@plt>
  402ce4:	ldr	x0, [sp, #40]
  402ce8:	ldp	x29, x30, [sp], #48
  402cec:	ret
  402cf0:	stp	x29, x30, [sp, #-64]!
  402cf4:	mov	x29, sp
  402cf8:	str	x0, [sp, #40]
  402cfc:	str	x1, [sp, #32]
  402d00:	str	w2, [sp, #28]
  402d04:	ldr	w2, [sp, #28]
  402d08:	ldr	x1, [sp, #32]
  402d0c:	ldr	x0, [sp, #40]
  402d10:	bl	402eb8 <ferror@plt+0x1a28>
  402d14:	str	x0, [sp, #56]
  402d18:	ldr	x1, [sp, #56]
  402d1c:	mov	x0, #0xffffffff            	// #4294967295
  402d20:	cmp	x1, x0
  402d24:	b.ls	402d5c <ferror@plt+0x18cc>  // b.plast
  402d28:	bl	401440 <__errno_location@plt>
  402d2c:	mov	x1, x0
  402d30:	mov	w0, #0x22                  	// #34
  402d34:	str	w0, [x1]
  402d38:	adrp	x0, 416000 <ferror@plt+0x14b70>
  402d3c:	add	x0, x0, #0x1a0
  402d40:	ldr	w4, [x0]
  402d44:	ldr	x3, [sp, #40]
  402d48:	ldr	x2, [sp, #32]
  402d4c:	adrp	x0, 405000 <ferror@plt+0x3b70>
  402d50:	add	x1, x0, #0x80
  402d54:	mov	w0, w4
  402d58:	bl	401470 <err@plt>
  402d5c:	ldr	x0, [sp, #56]
  402d60:	ldp	x29, x30, [sp], #64
  402d64:	ret
  402d68:	stp	x29, x30, [sp, #-32]!
  402d6c:	mov	x29, sp
  402d70:	str	x0, [sp, #24]
  402d74:	str	x1, [sp, #16]
  402d78:	mov	w2, #0xa                   	// #10
  402d7c:	ldr	x1, [sp, #16]
  402d80:	ldr	x0, [sp, #24]
  402d84:	bl	402cf0 <ferror@plt+0x1860>
  402d88:	ldp	x29, x30, [sp], #32
  402d8c:	ret
  402d90:	stp	x29, x30, [sp, #-32]!
  402d94:	mov	x29, sp
  402d98:	str	x0, [sp, #24]
  402d9c:	str	x1, [sp, #16]
  402da0:	mov	w2, #0x10                  	// #16
  402da4:	ldr	x1, [sp, #16]
  402da8:	ldr	x0, [sp, #24]
  402dac:	bl	402cf0 <ferror@plt+0x1860>
  402db0:	ldp	x29, x30, [sp], #32
  402db4:	ret
  402db8:	stp	x29, x30, [sp, #-48]!
  402dbc:	mov	x29, sp
  402dc0:	str	x0, [sp, #24]
  402dc4:	str	x1, [sp, #16]
  402dc8:	str	xzr, [sp, #32]
  402dcc:	bl	401440 <__errno_location@plt>
  402dd0:	str	wzr, [x0]
  402dd4:	ldr	x0, [sp, #24]
  402dd8:	cmp	x0, #0x0
  402ddc:	b.eq	402e4c <ferror@plt+0x19bc>  // b.none
  402de0:	ldr	x0, [sp, #24]
  402de4:	ldrsb	w0, [x0]
  402de8:	cmp	w0, #0x0
  402dec:	b.eq	402e4c <ferror@plt+0x19bc>  // b.none
  402df0:	add	x0, sp, #0x20
  402df4:	mov	w2, #0xa                   	// #10
  402df8:	mov	x1, x0
  402dfc:	ldr	x0, [sp, #24]
  402e00:	bl	4011f0 <strtoimax@plt>
  402e04:	str	x0, [sp, #40]
  402e08:	bl	401440 <__errno_location@plt>
  402e0c:	ldr	w0, [x0]
  402e10:	cmp	w0, #0x0
  402e14:	b.ne	402e54 <ferror@plt+0x19c4>  // b.any
  402e18:	ldr	x0, [sp, #32]
  402e1c:	ldr	x1, [sp, #24]
  402e20:	cmp	x1, x0
  402e24:	b.eq	402e54 <ferror@plt+0x19c4>  // b.none
  402e28:	ldr	x0, [sp, #32]
  402e2c:	cmp	x0, #0x0
  402e30:	b.eq	402e44 <ferror@plt+0x19b4>  // b.none
  402e34:	ldr	x0, [sp, #32]
  402e38:	ldrsb	w0, [x0]
  402e3c:	cmp	w0, #0x0
  402e40:	b.ne	402e54 <ferror@plt+0x19c4>  // b.any
  402e44:	ldr	x0, [sp, #40]
  402e48:	b	402eb0 <ferror@plt+0x1a20>
  402e4c:	nop
  402e50:	b	402e58 <ferror@plt+0x19c8>
  402e54:	nop
  402e58:	bl	401440 <__errno_location@plt>
  402e5c:	ldr	w0, [x0]
  402e60:	cmp	w0, #0x22
  402e64:	b.ne	402e8c <ferror@plt+0x19fc>  // b.any
  402e68:	adrp	x0, 416000 <ferror@plt+0x14b70>
  402e6c:	add	x0, x0, #0x1a0
  402e70:	ldr	w4, [x0]
  402e74:	ldr	x3, [sp, #24]
  402e78:	ldr	x2, [sp, #16]
  402e7c:	adrp	x0, 405000 <ferror@plt+0x3b70>
  402e80:	add	x1, x0, #0x80
  402e84:	mov	w0, w4
  402e88:	bl	401470 <err@plt>
  402e8c:	adrp	x0, 416000 <ferror@plt+0x14b70>
  402e90:	add	x0, x0, #0x1a0
  402e94:	ldr	w4, [x0]
  402e98:	ldr	x3, [sp, #24]
  402e9c:	ldr	x2, [sp, #16]
  402ea0:	adrp	x0, 405000 <ferror@plt+0x3b70>
  402ea4:	add	x1, x0, #0x80
  402ea8:	mov	w0, w4
  402eac:	bl	401400 <errx@plt>
  402eb0:	ldp	x29, x30, [sp], #48
  402eb4:	ret
  402eb8:	stp	x29, x30, [sp, #-64]!
  402ebc:	mov	x29, sp
  402ec0:	str	x0, [sp, #40]
  402ec4:	str	x1, [sp, #32]
  402ec8:	str	w2, [sp, #28]
  402ecc:	str	xzr, [sp, #48]
  402ed0:	bl	401440 <__errno_location@plt>
  402ed4:	str	wzr, [x0]
  402ed8:	ldr	x0, [sp, #40]
  402edc:	cmp	x0, #0x0
  402ee0:	b.eq	402f50 <ferror@plt+0x1ac0>  // b.none
  402ee4:	ldr	x0, [sp, #40]
  402ee8:	ldrsb	w0, [x0]
  402eec:	cmp	w0, #0x0
  402ef0:	b.eq	402f50 <ferror@plt+0x1ac0>  // b.none
  402ef4:	add	x0, sp, #0x30
  402ef8:	ldr	w2, [sp, #28]
  402efc:	mov	x1, x0
  402f00:	ldr	x0, [sp, #40]
  402f04:	bl	4012f0 <strtoumax@plt>
  402f08:	str	x0, [sp, #56]
  402f0c:	bl	401440 <__errno_location@plt>
  402f10:	ldr	w0, [x0]
  402f14:	cmp	w0, #0x0
  402f18:	b.ne	402f58 <ferror@plt+0x1ac8>  // b.any
  402f1c:	ldr	x0, [sp, #48]
  402f20:	ldr	x1, [sp, #40]
  402f24:	cmp	x1, x0
  402f28:	b.eq	402f58 <ferror@plt+0x1ac8>  // b.none
  402f2c:	ldr	x0, [sp, #48]
  402f30:	cmp	x0, #0x0
  402f34:	b.eq	402f48 <ferror@plt+0x1ab8>  // b.none
  402f38:	ldr	x0, [sp, #48]
  402f3c:	ldrsb	w0, [x0]
  402f40:	cmp	w0, #0x0
  402f44:	b.ne	402f58 <ferror@plt+0x1ac8>  // b.any
  402f48:	ldr	x0, [sp, #56]
  402f4c:	b	402fb4 <ferror@plt+0x1b24>
  402f50:	nop
  402f54:	b	402f5c <ferror@plt+0x1acc>
  402f58:	nop
  402f5c:	bl	401440 <__errno_location@plt>
  402f60:	ldr	w0, [x0]
  402f64:	cmp	w0, #0x22
  402f68:	b.ne	402f90 <ferror@plt+0x1b00>  // b.any
  402f6c:	adrp	x0, 416000 <ferror@plt+0x14b70>
  402f70:	add	x0, x0, #0x1a0
  402f74:	ldr	w4, [x0]
  402f78:	ldr	x3, [sp, #40]
  402f7c:	ldr	x2, [sp, #32]
  402f80:	adrp	x0, 405000 <ferror@plt+0x3b70>
  402f84:	add	x1, x0, #0x80
  402f88:	mov	w0, w4
  402f8c:	bl	401470 <err@plt>
  402f90:	adrp	x0, 416000 <ferror@plt+0x14b70>
  402f94:	add	x0, x0, #0x1a0
  402f98:	ldr	w4, [x0]
  402f9c:	ldr	x3, [sp, #40]
  402fa0:	ldr	x2, [sp, #32]
  402fa4:	adrp	x0, 405000 <ferror@plt+0x3b70>
  402fa8:	add	x1, x0, #0x80
  402fac:	mov	w0, w4
  402fb0:	bl	401400 <errx@plt>
  402fb4:	ldp	x29, x30, [sp], #64
  402fb8:	ret
  402fbc:	stp	x29, x30, [sp, #-32]!
  402fc0:	mov	x29, sp
  402fc4:	str	x0, [sp, #24]
  402fc8:	str	x1, [sp, #16]
  402fcc:	mov	w2, #0xa                   	// #10
  402fd0:	ldr	x1, [sp, #16]
  402fd4:	ldr	x0, [sp, #24]
  402fd8:	bl	402eb8 <ferror@plt+0x1a28>
  402fdc:	ldp	x29, x30, [sp], #32
  402fe0:	ret
  402fe4:	stp	x29, x30, [sp, #-32]!
  402fe8:	mov	x29, sp
  402fec:	str	x0, [sp, #24]
  402ff0:	str	x1, [sp, #16]
  402ff4:	mov	w2, #0x10                  	// #16
  402ff8:	ldr	x1, [sp, #16]
  402ffc:	ldr	x0, [sp, #24]
  403000:	bl	402eb8 <ferror@plt+0x1a28>
  403004:	ldp	x29, x30, [sp], #32
  403008:	ret
  40300c:	stp	x29, x30, [sp, #-48]!
  403010:	mov	x29, sp
  403014:	str	x0, [sp, #24]
  403018:	str	x1, [sp, #16]
  40301c:	str	xzr, [sp, #32]
  403020:	bl	401440 <__errno_location@plt>
  403024:	str	wzr, [x0]
  403028:	ldr	x0, [sp, #24]
  40302c:	cmp	x0, #0x0
  403030:	b.eq	40309c <ferror@plt+0x1c0c>  // b.none
  403034:	ldr	x0, [sp, #24]
  403038:	ldrsb	w0, [x0]
  40303c:	cmp	w0, #0x0
  403040:	b.eq	40309c <ferror@plt+0x1c0c>  // b.none
  403044:	add	x0, sp, #0x20
  403048:	mov	x1, x0
  40304c:	ldr	x0, [sp, #24]
  403050:	bl	401200 <strtod@plt>
  403054:	str	d0, [sp, #40]
  403058:	bl	401440 <__errno_location@plt>
  40305c:	ldr	w0, [x0]
  403060:	cmp	w0, #0x0
  403064:	b.ne	4030a4 <ferror@plt+0x1c14>  // b.any
  403068:	ldr	x0, [sp, #32]
  40306c:	ldr	x1, [sp, #24]
  403070:	cmp	x1, x0
  403074:	b.eq	4030a4 <ferror@plt+0x1c14>  // b.none
  403078:	ldr	x0, [sp, #32]
  40307c:	cmp	x0, #0x0
  403080:	b.eq	403094 <ferror@plt+0x1c04>  // b.none
  403084:	ldr	x0, [sp, #32]
  403088:	ldrsb	w0, [x0]
  40308c:	cmp	w0, #0x0
  403090:	b.ne	4030a4 <ferror@plt+0x1c14>  // b.any
  403094:	ldr	d0, [sp, #40]
  403098:	b	403100 <ferror@plt+0x1c70>
  40309c:	nop
  4030a0:	b	4030a8 <ferror@plt+0x1c18>
  4030a4:	nop
  4030a8:	bl	401440 <__errno_location@plt>
  4030ac:	ldr	w0, [x0]
  4030b0:	cmp	w0, #0x22
  4030b4:	b.ne	4030dc <ferror@plt+0x1c4c>  // b.any
  4030b8:	adrp	x0, 416000 <ferror@plt+0x14b70>
  4030bc:	add	x0, x0, #0x1a0
  4030c0:	ldr	w4, [x0]
  4030c4:	ldr	x3, [sp, #24]
  4030c8:	ldr	x2, [sp, #16]
  4030cc:	adrp	x0, 405000 <ferror@plt+0x3b70>
  4030d0:	add	x1, x0, #0x80
  4030d4:	mov	w0, w4
  4030d8:	bl	401470 <err@plt>
  4030dc:	adrp	x0, 416000 <ferror@plt+0x14b70>
  4030e0:	add	x0, x0, #0x1a0
  4030e4:	ldr	w4, [x0]
  4030e8:	ldr	x3, [sp, #24]
  4030ec:	ldr	x2, [sp, #16]
  4030f0:	adrp	x0, 405000 <ferror@plt+0x3b70>
  4030f4:	add	x1, x0, #0x80
  4030f8:	mov	w0, w4
  4030fc:	bl	401400 <errx@plt>
  403100:	ldp	x29, x30, [sp], #48
  403104:	ret
  403108:	stp	x29, x30, [sp, #-48]!
  40310c:	mov	x29, sp
  403110:	str	x0, [sp, #24]
  403114:	str	x1, [sp, #16]
  403118:	str	xzr, [sp, #32]
  40311c:	bl	401440 <__errno_location@plt>
  403120:	str	wzr, [x0]
  403124:	ldr	x0, [sp, #24]
  403128:	cmp	x0, #0x0
  40312c:	b.eq	40319c <ferror@plt+0x1d0c>  // b.none
  403130:	ldr	x0, [sp, #24]
  403134:	ldrsb	w0, [x0]
  403138:	cmp	w0, #0x0
  40313c:	b.eq	40319c <ferror@plt+0x1d0c>  // b.none
  403140:	add	x0, sp, #0x20
  403144:	mov	w2, #0xa                   	// #10
  403148:	mov	x1, x0
  40314c:	ldr	x0, [sp, #24]
  403150:	bl	401370 <strtol@plt>
  403154:	str	x0, [sp, #40]
  403158:	bl	401440 <__errno_location@plt>
  40315c:	ldr	w0, [x0]
  403160:	cmp	w0, #0x0
  403164:	b.ne	4031a4 <ferror@plt+0x1d14>  // b.any
  403168:	ldr	x0, [sp, #32]
  40316c:	ldr	x1, [sp, #24]
  403170:	cmp	x1, x0
  403174:	b.eq	4031a4 <ferror@plt+0x1d14>  // b.none
  403178:	ldr	x0, [sp, #32]
  40317c:	cmp	x0, #0x0
  403180:	b.eq	403194 <ferror@plt+0x1d04>  // b.none
  403184:	ldr	x0, [sp, #32]
  403188:	ldrsb	w0, [x0]
  40318c:	cmp	w0, #0x0
  403190:	b.ne	4031a4 <ferror@plt+0x1d14>  // b.any
  403194:	ldr	x0, [sp, #40]
  403198:	b	403200 <ferror@plt+0x1d70>
  40319c:	nop
  4031a0:	b	4031a8 <ferror@plt+0x1d18>
  4031a4:	nop
  4031a8:	bl	401440 <__errno_location@plt>
  4031ac:	ldr	w0, [x0]
  4031b0:	cmp	w0, #0x22
  4031b4:	b.ne	4031dc <ferror@plt+0x1d4c>  // b.any
  4031b8:	adrp	x0, 416000 <ferror@plt+0x14b70>
  4031bc:	add	x0, x0, #0x1a0
  4031c0:	ldr	w4, [x0]
  4031c4:	ldr	x3, [sp, #24]
  4031c8:	ldr	x2, [sp, #16]
  4031cc:	adrp	x0, 405000 <ferror@plt+0x3b70>
  4031d0:	add	x1, x0, #0x80
  4031d4:	mov	w0, w4
  4031d8:	bl	401470 <err@plt>
  4031dc:	adrp	x0, 416000 <ferror@plt+0x14b70>
  4031e0:	add	x0, x0, #0x1a0
  4031e4:	ldr	w4, [x0]
  4031e8:	ldr	x3, [sp, #24]
  4031ec:	ldr	x2, [sp, #16]
  4031f0:	adrp	x0, 405000 <ferror@plt+0x3b70>
  4031f4:	add	x1, x0, #0x80
  4031f8:	mov	w0, w4
  4031fc:	bl	401400 <errx@plt>
  403200:	ldp	x29, x30, [sp], #48
  403204:	ret
  403208:	stp	x29, x30, [sp, #-48]!
  40320c:	mov	x29, sp
  403210:	str	x0, [sp, #24]
  403214:	str	x1, [sp, #16]
  403218:	str	xzr, [sp, #32]
  40321c:	bl	401440 <__errno_location@plt>
  403220:	str	wzr, [x0]
  403224:	ldr	x0, [sp, #24]
  403228:	cmp	x0, #0x0
  40322c:	b.eq	40329c <ferror@plt+0x1e0c>  // b.none
  403230:	ldr	x0, [sp, #24]
  403234:	ldrsb	w0, [x0]
  403238:	cmp	w0, #0x0
  40323c:	b.eq	40329c <ferror@plt+0x1e0c>  // b.none
  403240:	add	x0, sp, #0x20
  403244:	mov	w2, #0xa                   	// #10
  403248:	mov	x1, x0
  40324c:	ldr	x0, [sp, #24]
  403250:	bl	4011a0 <strtoul@plt>
  403254:	str	x0, [sp, #40]
  403258:	bl	401440 <__errno_location@plt>
  40325c:	ldr	w0, [x0]
  403260:	cmp	w0, #0x0
  403264:	b.ne	4032a4 <ferror@plt+0x1e14>  // b.any
  403268:	ldr	x0, [sp, #32]
  40326c:	ldr	x1, [sp, #24]
  403270:	cmp	x1, x0
  403274:	b.eq	4032a4 <ferror@plt+0x1e14>  // b.none
  403278:	ldr	x0, [sp, #32]
  40327c:	cmp	x0, #0x0
  403280:	b.eq	403294 <ferror@plt+0x1e04>  // b.none
  403284:	ldr	x0, [sp, #32]
  403288:	ldrsb	w0, [x0]
  40328c:	cmp	w0, #0x0
  403290:	b.ne	4032a4 <ferror@plt+0x1e14>  // b.any
  403294:	ldr	x0, [sp, #40]
  403298:	b	403300 <ferror@plt+0x1e70>
  40329c:	nop
  4032a0:	b	4032a8 <ferror@plt+0x1e18>
  4032a4:	nop
  4032a8:	bl	401440 <__errno_location@plt>
  4032ac:	ldr	w0, [x0]
  4032b0:	cmp	w0, #0x22
  4032b4:	b.ne	4032dc <ferror@plt+0x1e4c>  // b.any
  4032b8:	adrp	x0, 416000 <ferror@plt+0x14b70>
  4032bc:	add	x0, x0, #0x1a0
  4032c0:	ldr	w4, [x0]
  4032c4:	ldr	x3, [sp, #24]
  4032c8:	ldr	x2, [sp, #16]
  4032cc:	adrp	x0, 405000 <ferror@plt+0x3b70>
  4032d0:	add	x1, x0, #0x80
  4032d4:	mov	w0, w4
  4032d8:	bl	401470 <err@plt>
  4032dc:	adrp	x0, 416000 <ferror@plt+0x14b70>
  4032e0:	add	x0, x0, #0x1a0
  4032e4:	ldr	w4, [x0]
  4032e8:	ldr	x3, [sp, #24]
  4032ec:	ldr	x2, [sp, #16]
  4032f0:	adrp	x0, 405000 <ferror@plt+0x3b70>
  4032f4:	add	x1, x0, #0x80
  4032f8:	mov	w0, w4
  4032fc:	bl	401400 <errx@plt>
  403300:	ldp	x29, x30, [sp], #48
  403304:	ret
  403308:	stp	x29, x30, [sp, #-48]!
  40330c:	mov	x29, sp
  403310:	str	x0, [sp, #24]
  403314:	str	x1, [sp, #16]
  403318:	add	x0, sp, #0x28
  40331c:	mov	x1, x0
  403320:	ldr	x0, [sp, #24]
  403324:	bl	402744 <ferror@plt+0x12b4>
  403328:	cmp	w0, #0x0
  40332c:	b.ne	403338 <ferror@plt+0x1ea8>  // b.any
  403330:	ldr	x0, [sp, #40]
  403334:	b	403390 <ferror@plt+0x1f00>
  403338:	bl	401440 <__errno_location@plt>
  40333c:	ldr	w0, [x0]
  403340:	cmp	w0, #0x0
  403344:	b.eq	40336c <ferror@plt+0x1edc>  // b.none
  403348:	adrp	x0, 416000 <ferror@plt+0x14b70>
  40334c:	add	x0, x0, #0x1a0
  403350:	ldr	w4, [x0]
  403354:	ldr	x3, [sp, #24]
  403358:	ldr	x2, [sp, #16]
  40335c:	adrp	x0, 405000 <ferror@plt+0x3b70>
  403360:	add	x1, x0, #0x80
  403364:	mov	w0, w4
  403368:	bl	401470 <err@plt>
  40336c:	adrp	x0, 416000 <ferror@plt+0x14b70>
  403370:	add	x0, x0, #0x1a0
  403374:	ldr	w4, [x0]
  403378:	ldr	x3, [sp, #24]
  40337c:	ldr	x2, [sp, #16]
  403380:	adrp	x0, 405000 <ferror@plt+0x3b70>
  403384:	add	x1, x0, #0x80
  403388:	mov	w0, w4
  40338c:	bl	401400 <errx@plt>
  403390:	ldp	x29, x30, [sp], #48
  403394:	ret
  403398:	stp	x29, x30, [sp, #-64]!
  40339c:	mov	x29, sp
  4033a0:	str	x0, [sp, #40]
  4033a4:	str	x1, [sp, #32]
  4033a8:	str	x2, [sp, #24]
  4033ac:	ldr	x1, [sp, #24]
  4033b0:	ldr	x0, [sp, #40]
  4033b4:	bl	40300c <ferror@plt+0x1b7c>
  4033b8:	str	d0, [sp, #56]
  4033bc:	ldr	d0, [sp, #56]
  4033c0:	fcvtzs	d0, d0
  4033c4:	ldr	x0, [sp, #32]
  4033c8:	str	d0, [x0]
  4033cc:	ldr	x0, [sp, #32]
  4033d0:	ldr	d0, [x0]
  4033d4:	scvtf	d0, d0
  4033d8:	ldr	d1, [sp, #56]
  4033dc:	fsub	d0, d1, d0
  4033e0:	mov	x0, #0x848000000000        	// #145685290680320
  4033e4:	movk	x0, #0x412e, lsl #48
  4033e8:	fmov	d1, x0
  4033ec:	fmul	d0, d0, d1
  4033f0:	fcvtzs	d0, d0
  4033f4:	ldr	x0, [sp, #32]
  4033f8:	str	d0, [x0, #8]
  4033fc:	nop
  403400:	ldp	x29, x30, [sp], #64
  403404:	ret
  403408:	sub	sp, sp, #0x20
  40340c:	str	w0, [sp, #12]
  403410:	str	x1, [sp]
  403414:	strh	wzr, [sp, #30]
  403418:	ldr	w0, [sp, #12]
  40341c:	and	w0, w0, #0xf000
  403420:	cmp	w0, #0x4, lsl #12
  403424:	b.ne	40344c <ferror@plt+0x1fbc>  // b.any
  403428:	ldrh	w0, [sp, #30]
  40342c:	add	w1, w0, #0x1
  403430:	strh	w1, [sp, #30]
  403434:	and	x0, x0, #0xffff
  403438:	ldr	x1, [sp]
  40343c:	add	x0, x1, x0
  403440:	mov	w1, #0x64                  	// #100
  403444:	strb	w1, [x0]
  403448:	b	403580 <ferror@plt+0x20f0>
  40344c:	ldr	w0, [sp, #12]
  403450:	and	w0, w0, #0xf000
  403454:	cmp	w0, #0xa, lsl #12
  403458:	b.ne	403480 <ferror@plt+0x1ff0>  // b.any
  40345c:	ldrh	w0, [sp, #30]
  403460:	add	w1, w0, #0x1
  403464:	strh	w1, [sp, #30]
  403468:	and	x0, x0, #0xffff
  40346c:	ldr	x1, [sp]
  403470:	add	x0, x1, x0
  403474:	mov	w1, #0x6c                  	// #108
  403478:	strb	w1, [x0]
  40347c:	b	403580 <ferror@plt+0x20f0>
  403480:	ldr	w0, [sp, #12]
  403484:	and	w0, w0, #0xf000
  403488:	cmp	w0, #0x2, lsl #12
  40348c:	b.ne	4034b4 <ferror@plt+0x2024>  // b.any
  403490:	ldrh	w0, [sp, #30]
  403494:	add	w1, w0, #0x1
  403498:	strh	w1, [sp, #30]
  40349c:	and	x0, x0, #0xffff
  4034a0:	ldr	x1, [sp]
  4034a4:	add	x0, x1, x0
  4034a8:	mov	w1, #0x63                  	// #99
  4034ac:	strb	w1, [x0]
  4034b0:	b	403580 <ferror@plt+0x20f0>
  4034b4:	ldr	w0, [sp, #12]
  4034b8:	and	w0, w0, #0xf000
  4034bc:	cmp	w0, #0x6, lsl #12
  4034c0:	b.ne	4034e8 <ferror@plt+0x2058>  // b.any
  4034c4:	ldrh	w0, [sp, #30]
  4034c8:	add	w1, w0, #0x1
  4034cc:	strh	w1, [sp, #30]
  4034d0:	and	x0, x0, #0xffff
  4034d4:	ldr	x1, [sp]
  4034d8:	add	x0, x1, x0
  4034dc:	mov	w1, #0x62                  	// #98
  4034e0:	strb	w1, [x0]
  4034e4:	b	403580 <ferror@plt+0x20f0>
  4034e8:	ldr	w0, [sp, #12]
  4034ec:	and	w0, w0, #0xf000
  4034f0:	cmp	w0, #0xc, lsl #12
  4034f4:	b.ne	40351c <ferror@plt+0x208c>  // b.any
  4034f8:	ldrh	w0, [sp, #30]
  4034fc:	add	w1, w0, #0x1
  403500:	strh	w1, [sp, #30]
  403504:	and	x0, x0, #0xffff
  403508:	ldr	x1, [sp]
  40350c:	add	x0, x1, x0
  403510:	mov	w1, #0x73                  	// #115
  403514:	strb	w1, [x0]
  403518:	b	403580 <ferror@plt+0x20f0>
  40351c:	ldr	w0, [sp, #12]
  403520:	and	w0, w0, #0xf000
  403524:	cmp	w0, #0x1, lsl #12
  403528:	b.ne	403550 <ferror@plt+0x20c0>  // b.any
  40352c:	ldrh	w0, [sp, #30]
  403530:	add	w1, w0, #0x1
  403534:	strh	w1, [sp, #30]
  403538:	and	x0, x0, #0xffff
  40353c:	ldr	x1, [sp]
  403540:	add	x0, x1, x0
  403544:	mov	w1, #0x70                  	// #112
  403548:	strb	w1, [x0]
  40354c:	b	403580 <ferror@plt+0x20f0>
  403550:	ldr	w0, [sp, #12]
  403554:	and	w0, w0, #0xf000
  403558:	cmp	w0, #0x8, lsl #12
  40355c:	b.ne	403580 <ferror@plt+0x20f0>  // b.any
  403560:	ldrh	w0, [sp, #30]
  403564:	add	w1, w0, #0x1
  403568:	strh	w1, [sp, #30]
  40356c:	and	x0, x0, #0xffff
  403570:	ldr	x1, [sp]
  403574:	add	x0, x1, x0
  403578:	mov	w1, #0x2d                  	// #45
  40357c:	strb	w1, [x0]
  403580:	ldr	w0, [sp, #12]
  403584:	and	w0, w0, #0x100
  403588:	cmp	w0, #0x0
  40358c:	b.eq	403598 <ferror@plt+0x2108>  // b.none
  403590:	mov	w0, #0x72                  	// #114
  403594:	b	40359c <ferror@plt+0x210c>
  403598:	mov	w0, #0x2d                  	// #45
  40359c:	ldrh	w1, [sp, #30]
  4035a0:	add	w2, w1, #0x1
  4035a4:	strh	w2, [sp, #30]
  4035a8:	and	x1, x1, #0xffff
  4035ac:	ldr	x2, [sp]
  4035b0:	add	x1, x2, x1
  4035b4:	strb	w0, [x1]
  4035b8:	ldr	w0, [sp, #12]
  4035bc:	and	w0, w0, #0x80
  4035c0:	cmp	w0, #0x0
  4035c4:	b.eq	4035d0 <ferror@plt+0x2140>  // b.none
  4035c8:	mov	w0, #0x77                  	// #119
  4035cc:	b	4035d4 <ferror@plt+0x2144>
  4035d0:	mov	w0, #0x2d                  	// #45
  4035d4:	ldrh	w1, [sp, #30]
  4035d8:	add	w2, w1, #0x1
  4035dc:	strh	w2, [sp, #30]
  4035e0:	and	x1, x1, #0xffff
  4035e4:	ldr	x2, [sp]
  4035e8:	add	x1, x2, x1
  4035ec:	strb	w0, [x1]
  4035f0:	ldr	w0, [sp, #12]
  4035f4:	and	w0, w0, #0x800
  4035f8:	cmp	w0, #0x0
  4035fc:	b.eq	403620 <ferror@plt+0x2190>  // b.none
  403600:	ldr	w0, [sp, #12]
  403604:	and	w0, w0, #0x40
  403608:	cmp	w0, #0x0
  40360c:	b.eq	403618 <ferror@plt+0x2188>  // b.none
  403610:	mov	w0, #0x73                  	// #115
  403614:	b	40363c <ferror@plt+0x21ac>
  403618:	mov	w0, #0x53                  	// #83
  40361c:	b	40363c <ferror@plt+0x21ac>
  403620:	ldr	w0, [sp, #12]
  403624:	and	w0, w0, #0x40
  403628:	cmp	w0, #0x0
  40362c:	b.eq	403638 <ferror@plt+0x21a8>  // b.none
  403630:	mov	w0, #0x78                  	// #120
  403634:	b	40363c <ferror@plt+0x21ac>
  403638:	mov	w0, #0x2d                  	// #45
  40363c:	ldrh	w1, [sp, #30]
  403640:	add	w2, w1, #0x1
  403644:	strh	w2, [sp, #30]
  403648:	and	x1, x1, #0xffff
  40364c:	ldr	x2, [sp]
  403650:	add	x1, x2, x1
  403654:	strb	w0, [x1]
  403658:	ldr	w0, [sp, #12]
  40365c:	and	w0, w0, #0x20
  403660:	cmp	w0, #0x0
  403664:	b.eq	403670 <ferror@plt+0x21e0>  // b.none
  403668:	mov	w0, #0x72                  	// #114
  40366c:	b	403674 <ferror@plt+0x21e4>
  403670:	mov	w0, #0x2d                  	// #45
  403674:	ldrh	w1, [sp, #30]
  403678:	add	w2, w1, #0x1
  40367c:	strh	w2, [sp, #30]
  403680:	and	x1, x1, #0xffff
  403684:	ldr	x2, [sp]
  403688:	add	x1, x2, x1
  40368c:	strb	w0, [x1]
  403690:	ldr	w0, [sp, #12]
  403694:	and	w0, w0, #0x10
  403698:	cmp	w0, #0x0
  40369c:	b.eq	4036a8 <ferror@plt+0x2218>  // b.none
  4036a0:	mov	w0, #0x77                  	// #119
  4036a4:	b	4036ac <ferror@plt+0x221c>
  4036a8:	mov	w0, #0x2d                  	// #45
  4036ac:	ldrh	w1, [sp, #30]
  4036b0:	add	w2, w1, #0x1
  4036b4:	strh	w2, [sp, #30]
  4036b8:	and	x1, x1, #0xffff
  4036bc:	ldr	x2, [sp]
  4036c0:	add	x1, x2, x1
  4036c4:	strb	w0, [x1]
  4036c8:	ldr	w0, [sp, #12]
  4036cc:	and	w0, w0, #0x400
  4036d0:	cmp	w0, #0x0
  4036d4:	b.eq	4036f8 <ferror@plt+0x2268>  // b.none
  4036d8:	ldr	w0, [sp, #12]
  4036dc:	and	w0, w0, #0x8
  4036e0:	cmp	w0, #0x0
  4036e4:	b.eq	4036f0 <ferror@plt+0x2260>  // b.none
  4036e8:	mov	w0, #0x73                  	// #115
  4036ec:	b	403714 <ferror@plt+0x2284>
  4036f0:	mov	w0, #0x53                  	// #83
  4036f4:	b	403714 <ferror@plt+0x2284>
  4036f8:	ldr	w0, [sp, #12]
  4036fc:	and	w0, w0, #0x8
  403700:	cmp	w0, #0x0
  403704:	b.eq	403710 <ferror@plt+0x2280>  // b.none
  403708:	mov	w0, #0x78                  	// #120
  40370c:	b	403714 <ferror@plt+0x2284>
  403710:	mov	w0, #0x2d                  	// #45
  403714:	ldrh	w1, [sp, #30]
  403718:	add	w2, w1, #0x1
  40371c:	strh	w2, [sp, #30]
  403720:	and	x1, x1, #0xffff
  403724:	ldr	x2, [sp]
  403728:	add	x1, x2, x1
  40372c:	strb	w0, [x1]
  403730:	ldr	w0, [sp, #12]
  403734:	and	w0, w0, #0x4
  403738:	cmp	w0, #0x0
  40373c:	b.eq	403748 <ferror@plt+0x22b8>  // b.none
  403740:	mov	w0, #0x72                  	// #114
  403744:	b	40374c <ferror@plt+0x22bc>
  403748:	mov	w0, #0x2d                  	// #45
  40374c:	ldrh	w1, [sp, #30]
  403750:	add	w2, w1, #0x1
  403754:	strh	w2, [sp, #30]
  403758:	and	x1, x1, #0xffff
  40375c:	ldr	x2, [sp]
  403760:	add	x1, x2, x1
  403764:	strb	w0, [x1]
  403768:	ldr	w0, [sp, #12]
  40376c:	and	w0, w0, #0x2
  403770:	cmp	w0, #0x0
  403774:	b.eq	403780 <ferror@plt+0x22f0>  // b.none
  403778:	mov	w0, #0x77                  	// #119
  40377c:	b	403784 <ferror@plt+0x22f4>
  403780:	mov	w0, #0x2d                  	// #45
  403784:	ldrh	w1, [sp, #30]
  403788:	add	w2, w1, #0x1
  40378c:	strh	w2, [sp, #30]
  403790:	and	x1, x1, #0xffff
  403794:	ldr	x2, [sp]
  403798:	add	x1, x2, x1
  40379c:	strb	w0, [x1]
  4037a0:	ldr	w0, [sp, #12]
  4037a4:	and	w0, w0, #0x200
  4037a8:	cmp	w0, #0x0
  4037ac:	b.eq	4037d0 <ferror@plt+0x2340>  // b.none
  4037b0:	ldr	w0, [sp, #12]
  4037b4:	and	w0, w0, #0x1
  4037b8:	cmp	w0, #0x0
  4037bc:	b.eq	4037c8 <ferror@plt+0x2338>  // b.none
  4037c0:	mov	w0, #0x74                  	// #116
  4037c4:	b	4037ec <ferror@plt+0x235c>
  4037c8:	mov	w0, #0x54                  	// #84
  4037cc:	b	4037ec <ferror@plt+0x235c>
  4037d0:	ldr	w0, [sp, #12]
  4037d4:	and	w0, w0, #0x1
  4037d8:	cmp	w0, #0x0
  4037dc:	b.eq	4037e8 <ferror@plt+0x2358>  // b.none
  4037e0:	mov	w0, #0x78                  	// #120
  4037e4:	b	4037ec <ferror@plt+0x235c>
  4037e8:	mov	w0, #0x2d                  	// #45
  4037ec:	ldrh	w1, [sp, #30]
  4037f0:	add	w2, w1, #0x1
  4037f4:	strh	w2, [sp, #30]
  4037f8:	and	x1, x1, #0xffff
  4037fc:	ldr	x2, [sp]
  403800:	add	x1, x2, x1
  403804:	strb	w0, [x1]
  403808:	ldrh	w0, [sp, #30]
  40380c:	ldr	x1, [sp]
  403810:	add	x0, x1, x0
  403814:	strb	wzr, [x0]
  403818:	ldr	x0, [sp]
  40381c:	add	sp, sp, #0x20
  403820:	ret
  403824:	sub	sp, sp, #0x20
  403828:	str	x0, [sp, #8]
  40382c:	mov	w0, #0xa                   	// #10
  403830:	str	w0, [sp, #28]
  403834:	b	40385c <ferror@plt+0x23cc>
  403838:	ldr	w0, [sp, #28]
  40383c:	mov	x1, #0x1                   	// #1
  403840:	lsl	x0, x1, x0
  403844:	ldr	x1, [sp, #8]
  403848:	cmp	x1, x0
  40384c:	b.cc	40386c <ferror@plt+0x23dc>  // b.lo, b.ul, b.last
  403850:	ldr	w0, [sp, #28]
  403854:	add	w0, w0, #0xa
  403858:	str	w0, [sp, #28]
  40385c:	ldr	w0, [sp, #28]
  403860:	cmp	w0, #0x3c
  403864:	b.le	403838 <ferror@plt+0x23a8>
  403868:	b	403870 <ferror@plt+0x23e0>
  40386c:	nop
  403870:	ldr	w0, [sp, #28]
  403874:	sub	w0, w0, #0xa
  403878:	add	sp, sp, #0x20
  40387c:	ret
  403880:	stp	x29, x30, [sp, #-128]!
  403884:	mov	x29, sp
  403888:	str	w0, [sp, #28]
  40388c:	str	x1, [sp, #16]
  403890:	adrp	x0, 405000 <ferror@plt+0x3b70>
  403894:	add	x0, x0, #0x90
  403898:	str	x0, [sp, #88]
  40389c:	add	x0, sp, #0x20
  4038a0:	str	x0, [sp, #104]
  4038a4:	ldr	w0, [sp, #28]
  4038a8:	and	w0, w0, #0x2
  4038ac:	cmp	w0, #0x0
  4038b0:	b.eq	4038c8 <ferror@plt+0x2438>  // b.none
  4038b4:	ldr	x0, [sp, #104]
  4038b8:	add	x1, x0, #0x1
  4038bc:	str	x1, [sp, #104]
  4038c0:	mov	w1, #0x20                  	// #32
  4038c4:	strb	w1, [x0]
  4038c8:	ldr	x0, [sp, #16]
  4038cc:	bl	403824 <ferror@plt+0x2394>
  4038d0:	str	w0, [sp, #84]
  4038d4:	ldr	w0, [sp, #84]
  4038d8:	cmp	w0, #0x0
  4038dc:	b.eq	403908 <ferror@plt+0x2478>  // b.none
  4038e0:	ldr	w0, [sp, #84]
  4038e4:	mov	w1, #0x6667                	// #26215
  4038e8:	movk	w1, #0x6666, lsl #16
  4038ec:	smull	x1, w0, w1
  4038f0:	lsr	x1, x1, #32
  4038f4:	asr	w1, w1, #2
  4038f8:	asr	w0, w0, #31
  4038fc:	sub	w0, w1, w0
  403900:	sxtw	x0, w0
  403904:	b	40390c <ferror@plt+0x247c>
  403908:	mov	x0, #0x0                   	// #0
  40390c:	ldr	x1, [sp, #88]
  403910:	add	x0, x1, x0
  403914:	ldrb	w0, [x0]
  403918:	strb	w0, [sp, #83]
  40391c:	ldr	w0, [sp, #84]
  403920:	cmp	w0, #0x0
  403924:	b.eq	403938 <ferror@plt+0x24a8>  // b.none
  403928:	ldr	w0, [sp, #84]
  40392c:	ldr	x1, [sp, #16]
  403930:	lsr	x0, x1, x0
  403934:	b	40393c <ferror@plt+0x24ac>
  403938:	ldr	x0, [sp, #16]
  40393c:	str	w0, [sp, #124]
  403940:	ldr	w0, [sp, #84]
  403944:	cmp	w0, #0x0
  403948:	b.eq	403968 <ferror@plt+0x24d8>  // b.none
  40394c:	ldr	w0, [sp, #84]
  403950:	mov	x1, #0xffffffffffffffff    	// #-1
  403954:	lsl	x0, x1, x0
  403958:	mvn	x1, x0
  40395c:	ldr	x0, [sp, #16]
  403960:	and	x0, x1, x0
  403964:	b	40396c <ferror@plt+0x24dc>
  403968:	mov	x0, #0x0                   	// #0
  40396c:	str	x0, [sp, #112]
  403970:	ldr	x0, [sp, #104]
  403974:	add	x1, x0, #0x1
  403978:	str	x1, [sp, #104]
  40397c:	ldrb	w1, [sp, #83]
  403980:	strb	w1, [x0]
  403984:	ldr	w0, [sp, #28]
  403988:	and	w0, w0, #0x1
  40398c:	cmp	w0, #0x0
  403990:	b.eq	4039c8 <ferror@plt+0x2538>  // b.none
  403994:	ldrsb	w0, [sp, #83]
  403998:	cmp	w0, #0x42
  40399c:	b.eq	4039c8 <ferror@plt+0x2538>  // b.none
  4039a0:	ldr	x0, [sp, #104]
  4039a4:	add	x1, x0, #0x1
  4039a8:	str	x1, [sp, #104]
  4039ac:	mov	w1, #0x69                  	// #105
  4039b0:	strb	w1, [x0]
  4039b4:	ldr	x0, [sp, #104]
  4039b8:	add	x1, x0, #0x1
  4039bc:	str	x1, [sp, #104]
  4039c0:	mov	w1, #0x42                  	// #66
  4039c4:	strb	w1, [x0]
  4039c8:	ldr	x0, [sp, #104]
  4039cc:	strb	wzr, [x0]
  4039d0:	ldr	x0, [sp, #112]
  4039d4:	cmp	x0, #0x0
  4039d8:	b.eq	403ab0 <ferror@plt+0x2620>  // b.none
  4039dc:	ldr	w0, [sp, #28]
  4039e0:	and	w0, w0, #0x4
  4039e4:	cmp	w0, #0x0
  4039e8:	b.eq	403a60 <ferror@plt+0x25d0>  // b.none
  4039ec:	ldr	w0, [sp, #84]
  4039f0:	sub	w0, w0, #0xa
  4039f4:	ldr	x1, [sp, #112]
  4039f8:	lsr	x0, x1, x0
  4039fc:	add	x1, x0, #0x5
  403a00:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  403a04:	movk	x0, #0xcccd
  403a08:	umulh	x0, x1, x0
  403a0c:	lsr	x0, x0, #3
  403a10:	str	x0, [sp, #112]
  403a14:	ldr	x2, [sp, #112]
  403a18:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  403a1c:	movk	x0, #0xcccd
  403a20:	umulh	x0, x2, x0
  403a24:	lsr	x1, x0, #3
  403a28:	mov	x0, x1
  403a2c:	lsl	x0, x0, #2
  403a30:	add	x0, x0, x1
  403a34:	lsl	x0, x0, #1
  403a38:	sub	x1, x2, x0
  403a3c:	cmp	x1, #0x0
  403a40:	b.ne	403ab0 <ferror@plt+0x2620>  // b.any
  403a44:	ldr	x1, [sp, #112]
  403a48:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  403a4c:	movk	x0, #0xcccd
  403a50:	umulh	x0, x1, x0
  403a54:	lsr	x0, x0, #3
  403a58:	str	x0, [sp, #112]
  403a5c:	b	403ab0 <ferror@plt+0x2620>
  403a60:	ldr	w0, [sp, #84]
  403a64:	sub	w0, w0, #0xa
  403a68:	ldr	x1, [sp, #112]
  403a6c:	lsr	x0, x1, x0
  403a70:	add	x0, x0, #0x32
  403a74:	lsr	x1, x0, #2
  403a78:	mov	x0, #0xf5c3                	// #62915
  403a7c:	movk	x0, #0x5c28, lsl #16
  403a80:	movk	x0, #0xc28f, lsl #32
  403a84:	movk	x0, #0x28f5, lsl #48
  403a88:	umulh	x0, x1, x0
  403a8c:	lsr	x0, x0, #2
  403a90:	str	x0, [sp, #112]
  403a94:	ldr	x0, [sp, #112]
  403a98:	cmp	x0, #0xa
  403a9c:	b.ne	403ab0 <ferror@plt+0x2620>  // b.any
  403aa0:	ldr	w0, [sp, #124]
  403aa4:	add	w0, w0, #0x1
  403aa8:	str	w0, [sp, #124]
  403aac:	str	xzr, [sp, #112]
  403ab0:	ldr	x0, [sp, #112]
  403ab4:	cmp	x0, #0x0
  403ab8:	b.eq	403b3c <ferror@plt+0x26ac>  // b.none
  403abc:	bl	401240 <localeconv@plt>
  403ac0:	str	x0, [sp, #72]
  403ac4:	ldr	x0, [sp, #72]
  403ac8:	cmp	x0, #0x0
  403acc:	b.eq	403adc <ferror@plt+0x264c>  // b.none
  403ad0:	ldr	x0, [sp, #72]
  403ad4:	ldr	x0, [x0]
  403ad8:	b	403ae0 <ferror@plt+0x2650>
  403adc:	mov	x0, #0x0                   	// #0
  403ae0:	str	x0, [sp, #96]
  403ae4:	ldr	x0, [sp, #96]
  403ae8:	cmp	x0, #0x0
  403aec:	b.eq	403b00 <ferror@plt+0x2670>  // b.none
  403af0:	ldr	x0, [sp, #96]
  403af4:	ldrsb	w0, [x0]
  403af8:	cmp	w0, #0x0
  403afc:	b.ne	403b0c <ferror@plt+0x267c>  // b.any
  403b00:	adrp	x0, 405000 <ferror@plt+0x3b70>
  403b04:	add	x0, x0, #0x98
  403b08:	str	x0, [sp, #96]
  403b0c:	add	x0, sp, #0x20
  403b10:	add	x7, sp, #0x28
  403b14:	mov	x6, x0
  403b18:	ldr	x5, [sp, #112]
  403b1c:	ldr	x4, [sp, #96]
  403b20:	ldr	w3, [sp, #124]
  403b24:	adrp	x0, 405000 <ferror@plt+0x3b70>
  403b28:	add	x2, x0, #0xa0
  403b2c:	mov	x1, #0x20                  	// #32
  403b30:	mov	x0, x7
  403b34:	bl	401230 <snprintf@plt>
  403b38:	b	403b60 <ferror@plt+0x26d0>
  403b3c:	add	x0, sp, #0x20
  403b40:	add	x5, sp, #0x28
  403b44:	mov	x4, x0
  403b48:	ldr	w3, [sp, #124]
  403b4c:	adrp	x0, 405000 <ferror@plt+0x3b70>
  403b50:	add	x2, x0, #0xb0
  403b54:	mov	x1, #0x20                  	// #32
  403b58:	mov	x0, x5
  403b5c:	bl	401230 <snprintf@plt>
  403b60:	add	x0, sp, #0x28
  403b64:	bl	4012c0 <strdup@plt>
  403b68:	ldp	x29, x30, [sp], #128
  403b6c:	ret
  403b70:	stp	x29, x30, [sp, #-96]!
  403b74:	mov	x29, sp
  403b78:	str	x0, [sp, #40]
  403b7c:	str	x1, [sp, #32]
  403b80:	str	x2, [sp, #24]
  403b84:	str	x3, [sp, #16]
  403b88:	str	xzr, [sp, #88]
  403b8c:	str	xzr, [sp, #72]
  403b90:	ldr	x0, [sp, #40]
  403b94:	cmp	x0, #0x0
  403b98:	b.eq	403bd0 <ferror@plt+0x2740>  // b.none
  403b9c:	ldr	x0, [sp, #40]
  403ba0:	ldrsb	w0, [x0]
  403ba4:	cmp	w0, #0x0
  403ba8:	b.eq	403bd0 <ferror@plt+0x2740>  // b.none
  403bac:	ldr	x0, [sp, #32]
  403bb0:	cmp	x0, #0x0
  403bb4:	b.eq	403bd0 <ferror@plt+0x2740>  // b.none
  403bb8:	ldr	x0, [sp, #24]
  403bbc:	cmp	x0, #0x0
  403bc0:	b.eq	403bd0 <ferror@plt+0x2740>  // b.none
  403bc4:	ldr	x0, [sp, #16]
  403bc8:	cmp	x0, #0x0
  403bcc:	b.ne	403bd8 <ferror@plt+0x2748>  // b.any
  403bd0:	mov	w0, #0xffffffff            	// #-1
  403bd4:	b	403d2c <ferror@plt+0x289c>
  403bd8:	ldr	x0, [sp, #40]
  403bdc:	str	x0, [sp, #80]
  403be0:	b	403d04 <ferror@plt+0x2874>
  403be4:	str	xzr, [sp, #64]
  403be8:	ldr	x1, [sp, #72]
  403bec:	ldr	x0, [sp, #24]
  403bf0:	cmp	x1, x0
  403bf4:	b.cc	403c00 <ferror@plt+0x2770>  // b.lo, b.ul, b.last
  403bf8:	mov	w0, #0xfffffffe            	// #-2
  403bfc:	b	403d2c <ferror@plt+0x289c>
  403c00:	ldr	x0, [sp, #88]
  403c04:	cmp	x0, #0x0
  403c08:	b.ne	403c14 <ferror@plt+0x2784>  // b.any
  403c0c:	ldr	x0, [sp, #80]
  403c10:	str	x0, [sp, #88]
  403c14:	ldr	x0, [sp, #80]
  403c18:	ldrsb	w0, [x0]
  403c1c:	cmp	w0, #0x2c
  403c20:	b.ne	403c2c <ferror@plt+0x279c>  // b.any
  403c24:	ldr	x0, [sp, #80]
  403c28:	str	x0, [sp, #64]
  403c2c:	ldr	x0, [sp, #80]
  403c30:	add	x0, x0, #0x1
  403c34:	ldrsb	w0, [x0]
  403c38:	cmp	w0, #0x0
  403c3c:	b.ne	403c4c <ferror@plt+0x27bc>  // b.any
  403c40:	ldr	x0, [sp, #80]
  403c44:	add	x0, x0, #0x1
  403c48:	str	x0, [sp, #64]
  403c4c:	ldr	x0, [sp, #88]
  403c50:	cmp	x0, #0x0
  403c54:	b.eq	403cf4 <ferror@plt+0x2864>  // b.none
  403c58:	ldr	x0, [sp, #64]
  403c5c:	cmp	x0, #0x0
  403c60:	b.eq	403cf4 <ferror@plt+0x2864>  // b.none
  403c64:	ldr	x1, [sp, #64]
  403c68:	ldr	x0, [sp, #88]
  403c6c:	cmp	x1, x0
  403c70:	b.hi	403c7c <ferror@plt+0x27ec>  // b.pmore
  403c74:	mov	w0, #0xffffffff            	// #-1
  403c78:	b	403d2c <ferror@plt+0x289c>
  403c7c:	ldr	x1, [sp, #64]
  403c80:	ldr	x0, [sp, #88]
  403c84:	sub	x0, x1, x0
  403c88:	ldr	x2, [sp, #16]
  403c8c:	mov	x1, x0
  403c90:	ldr	x0, [sp, #88]
  403c94:	blr	x2
  403c98:	str	w0, [sp, #60]
  403c9c:	ldr	w0, [sp, #60]
  403ca0:	cmn	w0, #0x1
  403ca4:	b.ne	403cb0 <ferror@plt+0x2820>  // b.any
  403ca8:	mov	w0, #0xffffffff            	// #-1
  403cac:	b	403d2c <ferror@plt+0x289c>
  403cb0:	ldr	x0, [sp, #72]
  403cb4:	add	x1, x0, #0x1
  403cb8:	str	x1, [sp, #72]
  403cbc:	lsl	x0, x0, #2
  403cc0:	ldr	x1, [sp, #32]
  403cc4:	add	x0, x1, x0
  403cc8:	ldr	w1, [sp, #60]
  403ccc:	str	w1, [x0]
  403cd0:	str	xzr, [sp, #88]
  403cd4:	ldr	x0, [sp, #64]
  403cd8:	cmp	x0, #0x0
  403cdc:	b.eq	403cf8 <ferror@plt+0x2868>  // b.none
  403ce0:	ldr	x0, [sp, #64]
  403ce4:	ldrsb	w0, [x0]
  403ce8:	cmp	w0, #0x0
  403cec:	b.eq	403d24 <ferror@plt+0x2894>  // b.none
  403cf0:	b	403cf8 <ferror@plt+0x2868>
  403cf4:	nop
  403cf8:	ldr	x0, [sp, #80]
  403cfc:	add	x0, x0, #0x1
  403d00:	str	x0, [sp, #80]
  403d04:	ldr	x0, [sp, #80]
  403d08:	cmp	x0, #0x0
  403d0c:	b.eq	403d28 <ferror@plt+0x2898>  // b.none
  403d10:	ldr	x0, [sp, #80]
  403d14:	ldrsb	w0, [x0]
  403d18:	cmp	w0, #0x0
  403d1c:	b.ne	403be4 <ferror@plt+0x2754>  // b.any
  403d20:	b	403d28 <ferror@plt+0x2898>
  403d24:	nop
  403d28:	ldr	x0, [sp, #72]
  403d2c:	ldp	x29, x30, [sp], #96
  403d30:	ret
  403d34:	stp	x29, x30, [sp, #-80]!
  403d38:	mov	x29, sp
  403d3c:	str	x0, [sp, #56]
  403d40:	str	x1, [sp, #48]
  403d44:	str	x2, [sp, #40]
  403d48:	str	x3, [sp, #32]
  403d4c:	str	x4, [sp, #24]
  403d50:	ldr	x0, [sp, #56]
  403d54:	cmp	x0, #0x0
  403d58:	b.eq	403d8c <ferror@plt+0x28fc>  // b.none
  403d5c:	ldr	x0, [sp, #56]
  403d60:	ldrsb	w0, [x0]
  403d64:	cmp	w0, #0x0
  403d68:	b.eq	403d8c <ferror@plt+0x28fc>  // b.none
  403d6c:	ldr	x0, [sp, #32]
  403d70:	cmp	x0, #0x0
  403d74:	b.eq	403d8c <ferror@plt+0x28fc>  // b.none
  403d78:	ldr	x0, [sp, #32]
  403d7c:	ldr	x0, [x0]
  403d80:	ldr	x1, [sp, #40]
  403d84:	cmp	x1, x0
  403d88:	b.cs	403d94 <ferror@plt+0x2904>  // b.hs, b.nlast
  403d8c:	mov	w0, #0xffffffff            	// #-1
  403d90:	b	403e28 <ferror@plt+0x2998>
  403d94:	ldr	x0, [sp, #56]
  403d98:	ldrsb	w0, [x0]
  403d9c:	cmp	w0, #0x2b
  403da0:	b.ne	403db4 <ferror@plt+0x2924>  // b.any
  403da4:	ldr	x0, [sp, #56]
  403da8:	add	x0, x0, #0x1
  403dac:	str	x0, [sp, #72]
  403db0:	b	403dc4 <ferror@plt+0x2934>
  403db4:	ldr	x0, [sp, #56]
  403db8:	str	x0, [sp, #72]
  403dbc:	ldr	x0, [sp, #32]
  403dc0:	str	xzr, [x0]
  403dc4:	ldr	x0, [sp, #32]
  403dc8:	ldr	x0, [x0]
  403dcc:	lsl	x0, x0, #2
  403dd0:	ldr	x1, [sp, #48]
  403dd4:	add	x4, x1, x0
  403dd8:	ldr	x0, [sp, #32]
  403ddc:	ldr	x0, [x0]
  403de0:	ldr	x1, [sp, #40]
  403de4:	sub	x0, x1, x0
  403de8:	ldr	x3, [sp, #24]
  403dec:	mov	x2, x0
  403df0:	mov	x1, x4
  403df4:	ldr	x0, [sp, #72]
  403df8:	bl	403b70 <ferror@plt+0x26e0>
  403dfc:	str	w0, [sp, #68]
  403e00:	ldr	w0, [sp, #68]
  403e04:	cmp	w0, #0x0
  403e08:	b.le	403e24 <ferror@plt+0x2994>
  403e0c:	ldr	x0, [sp, #32]
  403e10:	ldr	x1, [x0]
  403e14:	ldrsw	x0, [sp, #68]
  403e18:	add	x1, x1, x0
  403e1c:	ldr	x0, [sp, #32]
  403e20:	str	x1, [x0]
  403e24:	ldr	w0, [sp, #68]
  403e28:	ldp	x29, x30, [sp], #80
  403e2c:	ret
  403e30:	stp	x29, x30, [sp, #-80]!
  403e34:	mov	x29, sp
  403e38:	str	x0, [sp, #40]
  403e3c:	str	x1, [sp, #32]
  403e40:	str	x2, [sp, #24]
  403e44:	str	xzr, [sp, #72]
  403e48:	ldr	x0, [sp, #40]
  403e4c:	cmp	x0, #0x0
  403e50:	b.eq	403e6c <ferror@plt+0x29dc>  // b.none
  403e54:	ldr	x0, [sp, #24]
  403e58:	cmp	x0, #0x0
  403e5c:	b.eq	403e6c <ferror@plt+0x29dc>  // b.none
  403e60:	ldr	x0, [sp, #32]
  403e64:	cmp	x0, #0x0
  403e68:	b.ne	403e74 <ferror@plt+0x29e4>  // b.any
  403e6c:	mov	w0, #0xffffffea            	// #-22
  403e70:	b	403ff0 <ferror@plt+0x2b60>
  403e74:	ldr	x0, [sp, #40]
  403e78:	str	x0, [sp, #64]
  403e7c:	b	403fc8 <ferror@plt+0x2b38>
  403e80:	str	xzr, [sp, #56]
  403e84:	ldr	x0, [sp, #72]
  403e88:	cmp	x0, #0x0
  403e8c:	b.ne	403e98 <ferror@plt+0x2a08>  // b.any
  403e90:	ldr	x0, [sp, #64]
  403e94:	str	x0, [sp, #72]
  403e98:	ldr	x0, [sp, #64]
  403e9c:	ldrsb	w0, [x0]
  403ea0:	cmp	w0, #0x2c
  403ea4:	b.ne	403eb0 <ferror@plt+0x2a20>  // b.any
  403ea8:	ldr	x0, [sp, #64]
  403eac:	str	x0, [sp, #56]
  403eb0:	ldr	x0, [sp, #64]
  403eb4:	add	x0, x0, #0x1
  403eb8:	ldrsb	w0, [x0]
  403ebc:	cmp	w0, #0x0
  403ec0:	b.ne	403ed0 <ferror@plt+0x2a40>  // b.any
  403ec4:	ldr	x0, [sp, #64]
  403ec8:	add	x0, x0, #0x1
  403ecc:	str	x0, [sp, #56]
  403ed0:	ldr	x0, [sp, #72]
  403ed4:	cmp	x0, #0x0
  403ed8:	b.eq	403fb8 <ferror@plt+0x2b28>  // b.none
  403edc:	ldr	x0, [sp, #56]
  403ee0:	cmp	x0, #0x0
  403ee4:	b.eq	403fb8 <ferror@plt+0x2b28>  // b.none
  403ee8:	ldr	x1, [sp, #56]
  403eec:	ldr	x0, [sp, #72]
  403ef0:	cmp	x1, x0
  403ef4:	b.hi	403f00 <ferror@plt+0x2a70>  // b.pmore
  403ef8:	mov	w0, #0xffffffff            	// #-1
  403efc:	b	403ff0 <ferror@plt+0x2b60>
  403f00:	ldr	x1, [sp, #56]
  403f04:	ldr	x0, [sp, #72]
  403f08:	sub	x0, x1, x0
  403f0c:	ldr	x2, [sp, #24]
  403f10:	mov	x1, x0
  403f14:	ldr	x0, [sp, #72]
  403f18:	blr	x2
  403f1c:	str	w0, [sp, #52]
  403f20:	ldr	w0, [sp, #52]
  403f24:	cmp	w0, #0x0
  403f28:	b.ge	403f34 <ferror@plt+0x2aa4>  // b.tcont
  403f2c:	ldr	w0, [sp, #52]
  403f30:	b	403ff0 <ferror@plt+0x2b60>
  403f34:	ldr	w0, [sp, #52]
  403f38:	add	w1, w0, #0x7
  403f3c:	cmp	w0, #0x0
  403f40:	csel	w0, w1, w0, lt  // lt = tstop
  403f44:	asr	w0, w0, #3
  403f48:	mov	w3, w0
  403f4c:	sxtw	x0, w3
  403f50:	ldr	x1, [sp, #32]
  403f54:	add	x0, x1, x0
  403f58:	ldrsb	w2, [x0]
  403f5c:	ldr	w0, [sp, #52]
  403f60:	negs	w1, w0
  403f64:	and	w0, w0, #0x7
  403f68:	and	w1, w1, #0x7
  403f6c:	csneg	w0, w0, w1, mi  // mi = first
  403f70:	mov	w1, #0x1                   	// #1
  403f74:	lsl	w0, w1, w0
  403f78:	sxtb	w1, w0
  403f7c:	sxtw	x0, w3
  403f80:	ldr	x3, [sp, #32]
  403f84:	add	x0, x3, x0
  403f88:	orr	w1, w2, w1
  403f8c:	sxtb	w1, w1
  403f90:	strb	w1, [x0]
  403f94:	str	xzr, [sp, #72]
  403f98:	ldr	x0, [sp, #56]
  403f9c:	cmp	x0, #0x0
  403fa0:	b.eq	403fbc <ferror@plt+0x2b2c>  // b.none
  403fa4:	ldr	x0, [sp, #56]
  403fa8:	ldrsb	w0, [x0]
  403fac:	cmp	w0, #0x0
  403fb0:	b.eq	403fe8 <ferror@plt+0x2b58>  // b.none
  403fb4:	b	403fbc <ferror@plt+0x2b2c>
  403fb8:	nop
  403fbc:	ldr	x0, [sp, #64]
  403fc0:	add	x0, x0, #0x1
  403fc4:	str	x0, [sp, #64]
  403fc8:	ldr	x0, [sp, #64]
  403fcc:	cmp	x0, #0x0
  403fd0:	b.eq	403fec <ferror@plt+0x2b5c>  // b.none
  403fd4:	ldr	x0, [sp, #64]
  403fd8:	ldrsb	w0, [x0]
  403fdc:	cmp	w0, #0x0
  403fe0:	b.ne	403e80 <ferror@plt+0x29f0>  // b.any
  403fe4:	b	403fec <ferror@plt+0x2b5c>
  403fe8:	nop
  403fec:	mov	w0, #0x0                   	// #0
  403ff0:	ldp	x29, x30, [sp], #80
  403ff4:	ret
  403ff8:	stp	x29, x30, [sp, #-80]!
  403ffc:	mov	x29, sp
  404000:	str	x0, [sp, #40]
  404004:	str	x1, [sp, #32]
  404008:	str	x2, [sp, #24]
  40400c:	str	xzr, [sp, #72]
  404010:	ldr	x0, [sp, #40]
  404014:	cmp	x0, #0x0
  404018:	b.eq	404034 <ferror@plt+0x2ba4>  // b.none
  40401c:	ldr	x0, [sp, #24]
  404020:	cmp	x0, #0x0
  404024:	b.eq	404034 <ferror@plt+0x2ba4>  // b.none
  404028:	ldr	x0, [sp, #32]
  40402c:	cmp	x0, #0x0
  404030:	b.ne	40403c <ferror@plt+0x2bac>  // b.any
  404034:	mov	w0, #0xffffffea            	// #-22
  404038:	b	404170 <ferror@plt+0x2ce0>
  40403c:	ldr	x0, [sp, #40]
  404040:	str	x0, [sp, #64]
  404044:	b	404148 <ferror@plt+0x2cb8>
  404048:	str	xzr, [sp, #56]
  40404c:	ldr	x0, [sp, #72]
  404050:	cmp	x0, #0x0
  404054:	b.ne	404060 <ferror@plt+0x2bd0>  // b.any
  404058:	ldr	x0, [sp, #64]
  40405c:	str	x0, [sp, #72]
  404060:	ldr	x0, [sp, #64]
  404064:	ldrsb	w0, [x0]
  404068:	cmp	w0, #0x2c
  40406c:	b.ne	404078 <ferror@plt+0x2be8>  // b.any
  404070:	ldr	x0, [sp, #64]
  404074:	str	x0, [sp, #56]
  404078:	ldr	x0, [sp, #64]
  40407c:	add	x0, x0, #0x1
  404080:	ldrsb	w0, [x0]
  404084:	cmp	w0, #0x0
  404088:	b.ne	404098 <ferror@plt+0x2c08>  // b.any
  40408c:	ldr	x0, [sp, #64]
  404090:	add	x0, x0, #0x1
  404094:	str	x0, [sp, #56]
  404098:	ldr	x0, [sp, #72]
  40409c:	cmp	x0, #0x0
  4040a0:	b.eq	404138 <ferror@plt+0x2ca8>  // b.none
  4040a4:	ldr	x0, [sp, #56]
  4040a8:	cmp	x0, #0x0
  4040ac:	b.eq	404138 <ferror@plt+0x2ca8>  // b.none
  4040b0:	ldr	x1, [sp, #56]
  4040b4:	ldr	x0, [sp, #72]
  4040b8:	cmp	x1, x0
  4040bc:	b.hi	4040c8 <ferror@plt+0x2c38>  // b.pmore
  4040c0:	mov	w0, #0xffffffff            	// #-1
  4040c4:	b	404170 <ferror@plt+0x2ce0>
  4040c8:	ldr	x1, [sp, #56]
  4040cc:	ldr	x0, [sp, #72]
  4040d0:	sub	x0, x1, x0
  4040d4:	ldr	x2, [sp, #24]
  4040d8:	mov	x1, x0
  4040dc:	ldr	x0, [sp, #72]
  4040e0:	blr	x2
  4040e4:	str	x0, [sp, #48]
  4040e8:	ldr	x0, [sp, #48]
  4040ec:	cmp	x0, #0x0
  4040f0:	b.ge	4040fc <ferror@plt+0x2c6c>  // b.tcont
  4040f4:	ldr	x0, [sp, #48]
  4040f8:	b	404170 <ferror@plt+0x2ce0>
  4040fc:	ldr	x0, [sp, #32]
  404100:	ldr	x1, [x0]
  404104:	ldr	x0, [sp, #48]
  404108:	orr	x1, x1, x0
  40410c:	ldr	x0, [sp, #32]
  404110:	str	x1, [x0]
  404114:	str	xzr, [sp, #72]
  404118:	ldr	x0, [sp, #56]
  40411c:	cmp	x0, #0x0
  404120:	b.eq	40413c <ferror@plt+0x2cac>  // b.none
  404124:	ldr	x0, [sp, #56]
  404128:	ldrsb	w0, [x0]
  40412c:	cmp	w0, #0x0
  404130:	b.eq	404168 <ferror@plt+0x2cd8>  // b.none
  404134:	b	40413c <ferror@plt+0x2cac>
  404138:	nop
  40413c:	ldr	x0, [sp, #64]
  404140:	add	x0, x0, #0x1
  404144:	str	x0, [sp, #64]
  404148:	ldr	x0, [sp, #64]
  40414c:	cmp	x0, #0x0
  404150:	b.eq	40416c <ferror@plt+0x2cdc>  // b.none
  404154:	ldr	x0, [sp, #64]
  404158:	ldrsb	w0, [x0]
  40415c:	cmp	w0, #0x0
  404160:	b.ne	404048 <ferror@plt+0x2bb8>  // b.any
  404164:	b	40416c <ferror@plt+0x2cdc>
  404168:	nop
  40416c:	mov	w0, #0x0                   	// #0
  404170:	ldp	x29, x30, [sp], #80
  404174:	ret
  404178:	stp	x29, x30, [sp, #-64]!
  40417c:	mov	x29, sp
  404180:	str	x0, [sp, #40]
  404184:	str	x1, [sp, #32]
  404188:	str	x2, [sp, #24]
  40418c:	str	w3, [sp, #20]
  404190:	str	xzr, [sp, #56]
  404194:	ldr	x0, [sp, #40]
  404198:	cmp	x0, #0x0
  40419c:	b.ne	4041a8 <ferror@plt+0x2d18>  // b.any
  4041a0:	mov	w0, #0x0                   	// #0
  4041a4:	b	404384 <ferror@plt+0x2ef4>
  4041a8:	ldr	x0, [sp, #32]
  4041ac:	ldr	w1, [sp, #20]
  4041b0:	str	w1, [x0]
  4041b4:	ldr	x0, [sp, #32]
  4041b8:	ldr	w1, [x0]
  4041bc:	ldr	x0, [sp, #24]
  4041c0:	str	w1, [x0]
  4041c4:	bl	401440 <__errno_location@plt>
  4041c8:	str	wzr, [x0]
  4041cc:	ldr	x0, [sp, #40]
  4041d0:	ldrsb	w0, [x0]
  4041d4:	cmp	w0, #0x3a
  4041d8:	b.ne	40424c <ferror@plt+0x2dbc>  // b.any
  4041dc:	ldr	x0, [sp, #40]
  4041e0:	add	x0, x0, #0x1
  4041e4:	str	x0, [sp, #40]
  4041e8:	add	x0, sp, #0x38
  4041ec:	mov	w2, #0xa                   	// #10
  4041f0:	mov	x1, x0
  4041f4:	ldr	x0, [sp, #40]
  4041f8:	bl	401370 <strtol@plt>
  4041fc:	mov	w1, w0
  404200:	ldr	x0, [sp, #24]
  404204:	str	w1, [x0]
  404208:	bl	401440 <__errno_location@plt>
  40420c:	ldr	w0, [x0]
  404210:	cmp	w0, #0x0
  404214:	b.ne	404244 <ferror@plt+0x2db4>  // b.any
  404218:	ldr	x0, [sp, #56]
  40421c:	cmp	x0, #0x0
  404220:	b.eq	404244 <ferror@plt+0x2db4>  // b.none
  404224:	ldr	x0, [sp, #56]
  404228:	ldrsb	w0, [x0]
  40422c:	cmp	w0, #0x0
  404230:	b.ne	404244 <ferror@plt+0x2db4>  // b.any
  404234:	ldr	x0, [sp, #56]
  404238:	ldr	x1, [sp, #40]
  40423c:	cmp	x1, x0
  404240:	b.ne	404380 <ferror@plt+0x2ef0>  // b.any
  404244:	mov	w0, #0xffffffff            	// #-1
  404248:	b	404384 <ferror@plt+0x2ef4>
  40424c:	add	x0, sp, #0x38
  404250:	mov	w2, #0xa                   	// #10
  404254:	mov	x1, x0
  404258:	ldr	x0, [sp, #40]
  40425c:	bl	401370 <strtol@plt>
  404260:	mov	w1, w0
  404264:	ldr	x0, [sp, #32]
  404268:	str	w1, [x0]
  40426c:	ldr	x0, [sp, #32]
  404270:	ldr	w1, [x0]
  404274:	ldr	x0, [sp, #24]
  404278:	str	w1, [x0]
  40427c:	bl	401440 <__errno_location@plt>
  404280:	ldr	w0, [x0]
  404284:	cmp	w0, #0x0
  404288:	b.ne	4042a8 <ferror@plt+0x2e18>  // b.any
  40428c:	ldr	x0, [sp, #56]
  404290:	cmp	x0, #0x0
  404294:	b.eq	4042a8 <ferror@plt+0x2e18>  // b.none
  404298:	ldr	x0, [sp, #56]
  40429c:	ldr	x1, [sp, #40]
  4042a0:	cmp	x1, x0
  4042a4:	b.ne	4042b0 <ferror@plt+0x2e20>  // b.any
  4042a8:	mov	w0, #0xffffffff            	// #-1
  4042ac:	b	404384 <ferror@plt+0x2ef4>
  4042b0:	ldr	x0, [sp, #56]
  4042b4:	ldrsb	w0, [x0]
  4042b8:	cmp	w0, #0x3a
  4042bc:	b.ne	4042e4 <ferror@plt+0x2e54>  // b.any
  4042c0:	ldr	x0, [sp, #56]
  4042c4:	add	x0, x0, #0x1
  4042c8:	ldrsb	w0, [x0]
  4042cc:	cmp	w0, #0x0
  4042d0:	b.ne	4042e4 <ferror@plt+0x2e54>  // b.any
  4042d4:	ldr	x0, [sp, #24]
  4042d8:	ldr	w1, [sp, #20]
  4042dc:	str	w1, [x0]
  4042e0:	b	404380 <ferror@plt+0x2ef0>
  4042e4:	ldr	x0, [sp, #56]
  4042e8:	ldrsb	w0, [x0]
  4042ec:	cmp	w0, #0x2d
  4042f0:	b.eq	404304 <ferror@plt+0x2e74>  // b.none
  4042f4:	ldr	x0, [sp, #56]
  4042f8:	ldrsb	w0, [x0]
  4042fc:	cmp	w0, #0x3a
  404300:	b.ne	404380 <ferror@plt+0x2ef0>  // b.any
  404304:	ldr	x0, [sp, #56]
  404308:	add	x0, x0, #0x1
  40430c:	str	x0, [sp, #40]
  404310:	str	xzr, [sp, #56]
  404314:	bl	401440 <__errno_location@plt>
  404318:	str	wzr, [x0]
  40431c:	add	x0, sp, #0x38
  404320:	mov	w2, #0xa                   	// #10
  404324:	mov	x1, x0
  404328:	ldr	x0, [sp, #40]
  40432c:	bl	401370 <strtol@plt>
  404330:	mov	w1, w0
  404334:	ldr	x0, [sp, #24]
  404338:	str	w1, [x0]
  40433c:	bl	401440 <__errno_location@plt>
  404340:	ldr	w0, [x0]
  404344:	cmp	w0, #0x0
  404348:	b.ne	404378 <ferror@plt+0x2ee8>  // b.any
  40434c:	ldr	x0, [sp, #56]
  404350:	cmp	x0, #0x0
  404354:	b.eq	404378 <ferror@plt+0x2ee8>  // b.none
  404358:	ldr	x0, [sp, #56]
  40435c:	ldrsb	w0, [x0]
  404360:	cmp	w0, #0x0
  404364:	b.ne	404378 <ferror@plt+0x2ee8>  // b.any
  404368:	ldr	x0, [sp, #56]
  40436c:	ldr	x1, [sp, #40]
  404370:	cmp	x1, x0
  404374:	b.ne	404380 <ferror@plt+0x2ef0>  // b.any
  404378:	mov	w0, #0xffffffff            	// #-1
  40437c:	b	404384 <ferror@plt+0x2ef4>
  404380:	mov	w0, #0x0                   	// #0
  404384:	ldp	x29, x30, [sp], #64
  404388:	ret
  40438c:	sub	sp, sp, #0x20
  404390:	str	x0, [sp, #8]
  404394:	str	x1, [sp]
  404398:	ldr	x0, [sp, #8]
  40439c:	str	x0, [sp, #24]
  4043a0:	ldr	x0, [sp]
  4043a4:	str	xzr, [x0]
  4043a8:	b	4043b8 <ferror@plt+0x2f28>
  4043ac:	ldr	x0, [sp, #24]
  4043b0:	add	x0, x0, #0x1
  4043b4:	str	x0, [sp, #24]
  4043b8:	ldr	x0, [sp, #24]
  4043bc:	cmp	x0, #0x0
  4043c0:	b.eq	4043e8 <ferror@plt+0x2f58>  // b.none
  4043c4:	ldr	x0, [sp, #24]
  4043c8:	ldrsb	w0, [x0]
  4043cc:	cmp	w0, #0x2f
  4043d0:	b.ne	4043e8 <ferror@plt+0x2f58>  // b.any
  4043d4:	ldr	x0, [sp, #24]
  4043d8:	add	x0, x0, #0x1
  4043dc:	ldrsb	w0, [x0]
  4043e0:	cmp	w0, #0x2f
  4043e4:	b.eq	4043ac <ferror@plt+0x2f1c>  // b.none
  4043e8:	ldr	x0, [sp, #24]
  4043ec:	cmp	x0, #0x0
  4043f0:	b.eq	404404 <ferror@plt+0x2f74>  // b.none
  4043f4:	ldr	x0, [sp, #24]
  4043f8:	ldrsb	w0, [x0]
  4043fc:	cmp	w0, #0x0
  404400:	b.ne	40440c <ferror@plt+0x2f7c>  // b.any
  404404:	mov	x0, #0x0                   	// #0
  404408:	b	40446c <ferror@plt+0x2fdc>
  40440c:	ldr	x0, [sp]
  404410:	mov	x1, #0x1                   	// #1
  404414:	str	x1, [x0]
  404418:	ldr	x0, [sp, #24]
  40441c:	add	x0, x0, #0x1
  404420:	str	x0, [sp, #16]
  404424:	b	404448 <ferror@plt+0x2fb8>
  404428:	ldr	x0, [sp]
  40442c:	ldr	x0, [x0]
  404430:	add	x1, x0, #0x1
  404434:	ldr	x0, [sp]
  404438:	str	x1, [x0]
  40443c:	ldr	x0, [sp, #16]
  404440:	add	x0, x0, #0x1
  404444:	str	x0, [sp, #16]
  404448:	ldr	x0, [sp, #16]
  40444c:	ldrsb	w0, [x0]
  404450:	cmp	w0, #0x0
  404454:	b.eq	404468 <ferror@plt+0x2fd8>  // b.none
  404458:	ldr	x0, [sp, #16]
  40445c:	ldrsb	w0, [x0]
  404460:	cmp	w0, #0x2f
  404464:	b.ne	404428 <ferror@plt+0x2f98>  // b.any
  404468:	ldr	x0, [sp, #24]
  40446c:	add	sp, sp, #0x20
  404470:	ret
  404474:	stp	x29, x30, [sp, #-64]!
  404478:	mov	x29, sp
  40447c:	str	x0, [sp, #24]
  404480:	str	x1, [sp, #16]
  404484:	b	404584 <ferror@plt+0x30f4>
  404488:	add	x0, sp, #0x28
  40448c:	mov	x1, x0
  404490:	ldr	x0, [sp, #24]
  404494:	bl	40438c <ferror@plt+0x2efc>
  404498:	str	x0, [sp, #56]
  40449c:	add	x0, sp, #0x20
  4044a0:	mov	x1, x0
  4044a4:	ldr	x0, [sp, #16]
  4044a8:	bl	40438c <ferror@plt+0x2efc>
  4044ac:	str	x0, [sp, #48]
  4044b0:	ldr	x1, [sp, #40]
  4044b4:	ldr	x0, [sp, #32]
  4044b8:	add	x0, x1, x0
  4044bc:	cmp	x0, #0x0
  4044c0:	b.ne	4044cc <ferror@plt+0x303c>  // b.any
  4044c4:	mov	w0, #0x1                   	// #1
  4044c8:	b	4045a0 <ferror@plt+0x3110>
  4044cc:	ldr	x1, [sp, #40]
  4044d0:	ldr	x0, [sp, #32]
  4044d4:	add	x0, x1, x0
  4044d8:	cmp	x0, #0x1
  4044dc:	b.ne	404520 <ferror@plt+0x3090>  // b.any
  4044e0:	ldr	x0, [sp, #56]
  4044e4:	cmp	x0, #0x0
  4044e8:	b.eq	4044fc <ferror@plt+0x306c>  // b.none
  4044ec:	ldr	x0, [sp, #56]
  4044f0:	ldrsb	w0, [x0]
  4044f4:	cmp	w0, #0x2f
  4044f8:	b.eq	404518 <ferror@plt+0x3088>  // b.none
  4044fc:	ldr	x0, [sp, #48]
  404500:	cmp	x0, #0x0
  404504:	b.eq	404520 <ferror@plt+0x3090>  // b.none
  404508:	ldr	x0, [sp, #48]
  40450c:	ldrsb	w0, [x0]
  404510:	cmp	w0, #0x2f
  404514:	b.ne	404520 <ferror@plt+0x3090>  // b.any
  404518:	mov	w0, #0x1                   	// #1
  40451c:	b	4045a0 <ferror@plt+0x3110>
  404520:	ldr	x0, [sp, #56]
  404524:	cmp	x0, #0x0
  404528:	b.eq	40459c <ferror@plt+0x310c>  // b.none
  40452c:	ldr	x0, [sp, #48]
  404530:	cmp	x0, #0x0
  404534:	b.eq	40459c <ferror@plt+0x310c>  // b.none
  404538:	ldr	x1, [sp, #40]
  40453c:	ldr	x0, [sp, #32]
  404540:	cmp	x1, x0
  404544:	b.ne	40459c <ferror@plt+0x310c>  // b.any
  404548:	ldr	x0, [sp, #40]
  40454c:	mov	x2, x0
  404550:	ldr	x1, [sp, #48]
  404554:	ldr	x0, [sp, #56]
  404558:	bl	401280 <strncmp@plt>
  40455c:	cmp	w0, #0x0
  404560:	b.ne	40459c <ferror@plt+0x310c>  // b.any
  404564:	ldr	x0, [sp, #40]
  404568:	ldr	x1, [sp, #56]
  40456c:	add	x0, x1, x0
  404570:	str	x0, [sp, #24]
  404574:	ldr	x0, [sp, #32]
  404578:	ldr	x1, [sp, #48]
  40457c:	add	x0, x1, x0
  404580:	str	x0, [sp, #16]
  404584:	ldr	x0, [sp, #24]
  404588:	cmp	x0, #0x0
  40458c:	b.eq	40459c <ferror@plt+0x310c>  // b.none
  404590:	ldr	x0, [sp, #16]
  404594:	cmp	x0, #0x0
  404598:	b.ne	404488 <ferror@plt+0x2ff8>  // b.any
  40459c:	mov	w0, #0x0                   	// #0
  4045a0:	ldp	x29, x30, [sp], #64
  4045a4:	ret
  4045a8:	stp	x29, x30, [sp, #-64]!
  4045ac:	mov	x29, sp
  4045b0:	str	x0, [sp, #40]
  4045b4:	str	x1, [sp, #32]
  4045b8:	str	x2, [sp, #24]
  4045bc:	ldr	x0, [sp, #40]
  4045c0:	cmp	x0, #0x0
  4045c4:	b.ne	4045e4 <ferror@plt+0x3154>  // b.any
  4045c8:	ldr	x0, [sp, #32]
  4045cc:	cmp	x0, #0x0
  4045d0:	b.ne	4045e4 <ferror@plt+0x3154>  // b.any
  4045d4:	adrp	x0, 405000 <ferror@plt+0x3b70>
  4045d8:	add	x0, x0, #0xb8
  4045dc:	bl	4012c0 <strdup@plt>
  4045e0:	b	404708 <ferror@plt+0x3278>
  4045e4:	ldr	x0, [sp, #40]
  4045e8:	cmp	x0, #0x0
  4045ec:	b.ne	404600 <ferror@plt+0x3170>  // b.any
  4045f0:	ldr	x1, [sp, #24]
  4045f4:	ldr	x0, [sp, #32]
  4045f8:	bl	4013a0 <strndup@plt>
  4045fc:	b	404708 <ferror@plt+0x3278>
  404600:	ldr	x0, [sp, #32]
  404604:	cmp	x0, #0x0
  404608:	b.ne	404618 <ferror@plt+0x3188>  // b.any
  40460c:	ldr	x0, [sp, #40]
  404610:	bl	4012c0 <strdup@plt>
  404614:	b	404708 <ferror@plt+0x3278>
  404618:	ldr	x0, [sp, #40]
  40461c:	cmp	x0, #0x0
  404620:	b.ne	404644 <ferror@plt+0x31b4>  // b.any
  404624:	adrp	x0, 405000 <ferror@plt+0x3b70>
  404628:	add	x3, x0, #0x118
  40462c:	mov	w2, #0x383                 	// #899
  404630:	adrp	x0, 405000 <ferror@plt+0x3b70>
  404634:	add	x1, x0, #0xc0
  404638:	adrp	x0, 405000 <ferror@plt+0x3b70>
  40463c:	add	x0, x0, #0xd0
  404640:	bl	401430 <__assert_fail@plt>
  404644:	ldr	x0, [sp, #32]
  404648:	cmp	x0, #0x0
  40464c:	b.ne	404670 <ferror@plt+0x31e0>  // b.any
  404650:	adrp	x0, 405000 <ferror@plt+0x3b70>
  404654:	add	x3, x0, #0x118
  404658:	mov	w2, #0x384                 	// #900
  40465c:	adrp	x0, 405000 <ferror@plt+0x3b70>
  404660:	add	x1, x0, #0xc0
  404664:	adrp	x0, 405000 <ferror@plt+0x3b70>
  404668:	add	x0, x0, #0xd8
  40466c:	bl	401430 <__assert_fail@plt>
  404670:	ldr	x0, [sp, #40]
  404674:	bl	4011b0 <strlen@plt>
  404678:	str	x0, [sp, #56]
  40467c:	ldr	x0, [sp, #56]
  404680:	mvn	x0, x0
  404684:	ldr	x1, [sp, #24]
  404688:	cmp	x1, x0
  40468c:	b.ls	404698 <ferror@plt+0x3208>  // b.plast
  404690:	mov	x0, #0x0                   	// #0
  404694:	b	404708 <ferror@plt+0x3278>
  404698:	ldr	x1, [sp, #56]
  40469c:	ldr	x0, [sp, #24]
  4046a0:	add	x0, x1, x0
  4046a4:	add	x0, x0, #0x1
  4046a8:	bl	401260 <malloc@plt>
  4046ac:	str	x0, [sp, #48]
  4046b0:	ldr	x0, [sp, #48]
  4046b4:	cmp	x0, #0x0
  4046b8:	b.ne	4046c4 <ferror@plt+0x3234>  // b.any
  4046bc:	mov	x0, #0x0                   	// #0
  4046c0:	b	404708 <ferror@plt+0x3278>
  4046c4:	ldr	x2, [sp, #56]
  4046c8:	ldr	x1, [sp, #40]
  4046cc:	ldr	x0, [sp, #48]
  4046d0:	bl	401180 <memcpy@plt>
  4046d4:	ldr	x1, [sp, #48]
  4046d8:	ldr	x0, [sp, #56]
  4046dc:	add	x0, x1, x0
  4046e0:	ldr	x2, [sp, #24]
  4046e4:	ldr	x1, [sp, #32]
  4046e8:	bl	401180 <memcpy@plt>
  4046ec:	ldr	x1, [sp, #56]
  4046f0:	ldr	x0, [sp, #24]
  4046f4:	add	x0, x1, x0
  4046f8:	ldr	x1, [sp, #48]
  4046fc:	add	x0, x1, x0
  404700:	strb	wzr, [x0]
  404704:	ldr	x0, [sp, #48]
  404708:	ldp	x29, x30, [sp], #64
  40470c:	ret
  404710:	stp	x29, x30, [sp, #-32]!
  404714:	mov	x29, sp
  404718:	str	x0, [sp, #24]
  40471c:	str	x1, [sp, #16]
  404720:	ldr	x0, [sp, #16]
  404724:	cmp	x0, #0x0
  404728:	b.eq	404738 <ferror@plt+0x32a8>  // b.none
  40472c:	ldr	x0, [sp, #16]
  404730:	bl	4011b0 <strlen@plt>
  404734:	b	40473c <ferror@plt+0x32ac>
  404738:	mov	x0, #0x0                   	// #0
  40473c:	mov	x2, x0
  404740:	ldr	x1, [sp, #16]
  404744:	ldr	x0, [sp, #24]
  404748:	bl	4045a8 <ferror@plt+0x3118>
  40474c:	ldp	x29, x30, [sp], #32
  404750:	ret
  404754:	stp	x29, x30, [sp, #-304]!
  404758:	mov	x29, sp
  40475c:	str	x0, [sp, #56]
  404760:	str	x1, [sp, #48]
  404764:	str	x2, [sp, #256]
  404768:	str	x3, [sp, #264]
  40476c:	str	x4, [sp, #272]
  404770:	str	x5, [sp, #280]
  404774:	str	x6, [sp, #288]
  404778:	str	x7, [sp, #296]
  40477c:	str	q0, [sp, #128]
  404780:	str	q1, [sp, #144]
  404784:	str	q2, [sp, #160]
  404788:	str	q3, [sp, #176]
  40478c:	str	q4, [sp, #192]
  404790:	str	q5, [sp, #208]
  404794:	str	q6, [sp, #224]
  404798:	str	q7, [sp, #240]
  40479c:	add	x0, sp, #0x130
  4047a0:	str	x0, [sp, #80]
  4047a4:	add	x0, sp, #0x130
  4047a8:	str	x0, [sp, #88]
  4047ac:	add	x0, sp, #0x100
  4047b0:	str	x0, [sp, #96]
  4047b4:	mov	w0, #0xffffffd0            	// #-48
  4047b8:	str	w0, [sp, #104]
  4047bc:	mov	w0, #0xffffff80            	// #-128
  4047c0:	str	w0, [sp, #108]
  4047c4:	add	x2, sp, #0x10
  4047c8:	add	x3, sp, #0x50
  4047cc:	ldp	x0, x1, [x3]
  4047d0:	stp	x0, x1, [x2]
  4047d4:	ldp	x0, x1, [x3, #16]
  4047d8:	stp	x0, x1, [x2, #16]
  4047dc:	add	x1, sp, #0x10
  4047e0:	add	x0, sp, #0x48
  4047e4:	mov	x2, x1
  4047e8:	ldr	x1, [sp, #48]
  4047ec:	bl	401390 <vasprintf@plt>
  4047f0:	str	w0, [sp, #124]
  4047f4:	ldr	w0, [sp, #124]
  4047f8:	cmp	w0, #0x0
  4047fc:	b.ge	404808 <ferror@plt+0x3378>  // b.tcont
  404800:	mov	x0, #0x0                   	// #0
  404804:	b	404830 <ferror@plt+0x33a0>
  404808:	ldr	x0, [sp, #72]
  40480c:	ldrsw	x1, [sp, #124]
  404810:	mov	x2, x1
  404814:	mov	x1, x0
  404818:	ldr	x0, [sp, #56]
  40481c:	bl	4045a8 <ferror@plt+0x3118>
  404820:	str	x0, [sp, #112]
  404824:	ldr	x0, [sp, #72]
  404828:	bl	401380 <free@plt>
  40482c:	ldr	x0, [sp, #112]
  404830:	ldp	x29, x30, [sp], #304
  404834:	ret
  404838:	stp	x29, x30, [sp, #-48]!
  40483c:	mov	x29, sp
  404840:	str	x0, [sp, #24]
  404844:	str	x1, [sp, #16]
  404848:	str	wzr, [sp, #44]
  40484c:	str	wzr, [sp, #40]
  404850:	b	4048bc <ferror@plt+0x342c>
  404854:	ldr	w0, [sp, #44]
  404858:	cmp	w0, #0x0
  40485c:	b.eq	404868 <ferror@plt+0x33d8>  // b.none
  404860:	str	wzr, [sp, #44]
  404864:	b	4048b0 <ferror@plt+0x3420>
  404868:	ldrsw	x0, [sp, #40]
  40486c:	ldr	x1, [sp, #24]
  404870:	add	x0, x1, x0
  404874:	ldrsb	w0, [x0]
  404878:	cmp	w0, #0x5c
  40487c:	b.ne	40488c <ferror@plt+0x33fc>  // b.any
  404880:	mov	w0, #0x1                   	// #1
  404884:	str	w0, [sp, #44]
  404888:	b	4048b0 <ferror@plt+0x3420>
  40488c:	ldrsw	x0, [sp, #40]
  404890:	ldr	x1, [sp, #24]
  404894:	add	x0, x1, x0
  404898:	ldrsb	w0, [x0]
  40489c:	mov	w1, w0
  4048a0:	ldr	x0, [sp, #16]
  4048a4:	bl	4013c0 <strchr@plt>
  4048a8:	cmp	x0, #0x0
  4048ac:	b.ne	4048d8 <ferror@plt+0x3448>  // b.any
  4048b0:	ldr	w0, [sp, #40]
  4048b4:	add	w0, w0, #0x1
  4048b8:	str	w0, [sp, #40]
  4048bc:	ldrsw	x0, [sp, #40]
  4048c0:	ldr	x1, [sp, #24]
  4048c4:	add	x0, x1, x0
  4048c8:	ldrsb	w0, [x0]
  4048cc:	cmp	w0, #0x0
  4048d0:	b.ne	404854 <ferror@plt+0x33c4>  // b.any
  4048d4:	b	4048dc <ferror@plt+0x344c>
  4048d8:	nop
  4048dc:	ldr	w1, [sp, #40]
  4048e0:	ldr	w0, [sp, #44]
  4048e4:	sub	w0, w1, w0
  4048e8:	sxtw	x0, w0
  4048ec:	ldp	x29, x30, [sp], #48
  4048f0:	ret
  4048f4:	stp	x29, x30, [sp, #-64]!
  4048f8:	mov	x29, sp
  4048fc:	str	x0, [sp, #40]
  404900:	str	x1, [sp, #32]
  404904:	str	x2, [sp, #24]
  404908:	str	w3, [sp, #20]
  40490c:	ldr	x0, [sp, #40]
  404910:	ldr	x0, [x0]
  404914:	str	x0, [sp, #56]
  404918:	ldr	x0, [sp, #56]
  40491c:	ldrsb	w0, [x0]
  404920:	cmp	w0, #0x0
  404924:	b.ne	404964 <ferror@plt+0x34d4>  // b.any
  404928:	ldr	x0, [sp, #40]
  40492c:	ldr	x0, [x0]
  404930:	ldrsb	w0, [x0]
  404934:	cmp	w0, #0x0
  404938:	b.eq	40495c <ferror@plt+0x34cc>  // b.none
  40493c:	adrp	x0, 405000 <ferror@plt+0x3b70>
  404940:	add	x3, x0, #0x128
  404944:	mov	w2, #0x3c6                 	// #966
  404948:	adrp	x0, 405000 <ferror@plt+0x3b70>
  40494c:	add	x1, x0, #0xc0
  404950:	adrp	x0, 405000 <ferror@plt+0x3b70>
  404954:	add	x0, x0, #0xe0
  404958:	bl	401430 <__assert_fail@plt>
  40495c:	mov	x0, #0x0                   	// #0
  404960:	b	404b94 <ferror@plt+0x3704>
  404964:	ldr	x1, [sp, #24]
  404968:	ldr	x0, [sp, #56]
  40496c:	bl	4013b0 <strspn@plt>
  404970:	mov	x1, x0
  404974:	ldr	x0, [sp, #56]
  404978:	add	x0, x0, x1
  40497c:	str	x0, [sp, #56]
  404980:	ldr	x0, [sp, #56]
  404984:	ldrsb	w0, [x0]
  404988:	cmp	w0, #0x0
  40498c:	b.ne	4049a4 <ferror@plt+0x3514>  // b.any
  404990:	ldr	x0, [sp, #40]
  404994:	ldr	x1, [sp, #56]
  404998:	str	x1, [x0]
  40499c:	mov	x0, #0x0                   	// #0
  4049a0:	b	404b94 <ferror@plt+0x3704>
  4049a4:	ldr	w0, [sp, #20]
  4049a8:	cmp	w0, #0x0
  4049ac:	b.eq	404ac8 <ferror@plt+0x3638>  // b.none
  4049b0:	ldr	x0, [sp, #56]
  4049b4:	ldrsb	w0, [x0]
  4049b8:	mov	w1, w0
  4049bc:	adrp	x0, 405000 <ferror@plt+0x3b70>
  4049c0:	add	x0, x0, #0xf0
  4049c4:	bl	4013c0 <strchr@plt>
  4049c8:	cmp	x0, #0x0
  4049cc:	b.eq	404ac8 <ferror@plt+0x3638>  // b.none
  4049d0:	ldr	x0, [sp, #56]
  4049d4:	ldrsb	w0, [x0]
  4049d8:	strb	w0, [sp, #48]
  4049dc:	strb	wzr, [sp, #49]
  4049e0:	ldr	x0, [sp, #56]
  4049e4:	add	x0, x0, #0x1
  4049e8:	add	x1, sp, #0x30
  4049ec:	bl	404838 <ferror@plt+0x33a8>
  4049f0:	mov	x1, x0
  4049f4:	ldr	x0, [sp, #32]
  4049f8:	str	x1, [x0]
  4049fc:	ldr	x0, [sp, #32]
  404a00:	ldr	x0, [x0]
  404a04:	add	x0, x0, #0x1
  404a08:	ldr	x1, [sp, #56]
  404a0c:	add	x0, x1, x0
  404a10:	ldrsb	w0, [x0]
  404a14:	cmp	w0, #0x0
  404a18:	b.eq	404a8c <ferror@plt+0x35fc>  // b.none
  404a1c:	ldr	x0, [sp, #32]
  404a20:	ldr	x0, [x0]
  404a24:	add	x0, x0, #0x1
  404a28:	ldr	x1, [sp, #56]
  404a2c:	add	x0, x1, x0
  404a30:	ldrsb	w1, [x0]
  404a34:	ldrsb	w0, [sp, #48]
  404a38:	cmp	w1, w0
  404a3c:	b.ne	404a8c <ferror@plt+0x35fc>  // b.any
  404a40:	ldr	x0, [sp, #32]
  404a44:	ldr	x0, [x0]
  404a48:	add	x0, x0, #0x2
  404a4c:	ldr	x1, [sp, #56]
  404a50:	add	x0, x1, x0
  404a54:	ldrsb	w0, [x0]
  404a58:	cmp	w0, #0x0
  404a5c:	b.eq	404aa0 <ferror@plt+0x3610>  // b.none
  404a60:	ldr	x0, [sp, #32]
  404a64:	ldr	x0, [x0]
  404a68:	add	x0, x0, #0x2
  404a6c:	ldr	x1, [sp, #56]
  404a70:	add	x0, x1, x0
  404a74:	ldrsb	w0, [x0]
  404a78:	mov	w1, w0
  404a7c:	ldr	x0, [sp, #24]
  404a80:	bl	4013c0 <strchr@plt>
  404a84:	cmp	x0, #0x0
  404a88:	b.ne	404aa0 <ferror@plt+0x3610>  // b.any
  404a8c:	ldr	x0, [sp, #40]
  404a90:	ldr	x1, [sp, #56]
  404a94:	str	x1, [x0]
  404a98:	mov	x0, #0x0                   	// #0
  404a9c:	b	404b94 <ferror@plt+0x3704>
  404aa0:	ldr	x0, [sp, #56]
  404aa4:	add	x1, x0, #0x1
  404aa8:	str	x1, [sp, #56]
  404aac:	ldr	x1, [sp, #32]
  404ab0:	ldr	x1, [x1]
  404ab4:	add	x1, x1, #0x2
  404ab8:	add	x1, x0, x1
  404abc:	ldr	x0, [sp, #40]
  404ac0:	str	x1, [x0]
  404ac4:	b	404b90 <ferror@plt+0x3700>
  404ac8:	ldr	w0, [sp, #20]
  404acc:	cmp	w0, #0x0
  404ad0:	b.eq	404b60 <ferror@plt+0x36d0>  // b.none
  404ad4:	ldr	x1, [sp, #24]
  404ad8:	ldr	x0, [sp, #56]
  404adc:	bl	404838 <ferror@plt+0x33a8>
  404ae0:	mov	x1, x0
  404ae4:	ldr	x0, [sp, #32]
  404ae8:	str	x1, [x0]
  404aec:	ldr	x0, [sp, #32]
  404af0:	ldr	x0, [x0]
  404af4:	ldr	x1, [sp, #56]
  404af8:	add	x0, x1, x0
  404afc:	ldrsb	w0, [x0]
  404b00:	cmp	w0, #0x0
  404b04:	b.eq	404b44 <ferror@plt+0x36b4>  // b.none
  404b08:	ldr	x0, [sp, #32]
  404b0c:	ldr	x0, [x0]
  404b10:	ldr	x1, [sp, #56]
  404b14:	add	x0, x1, x0
  404b18:	ldrsb	w0, [x0]
  404b1c:	mov	w1, w0
  404b20:	ldr	x0, [sp, #24]
  404b24:	bl	4013c0 <strchr@plt>
  404b28:	cmp	x0, #0x0
  404b2c:	b.ne	404b44 <ferror@plt+0x36b4>  // b.any
  404b30:	ldr	x0, [sp, #40]
  404b34:	ldr	x1, [sp, #56]
  404b38:	str	x1, [x0]
  404b3c:	mov	x0, #0x0                   	// #0
  404b40:	b	404b94 <ferror@plt+0x3704>
  404b44:	ldr	x0, [sp, #32]
  404b48:	ldr	x0, [x0]
  404b4c:	ldr	x1, [sp, #56]
  404b50:	add	x1, x1, x0
  404b54:	ldr	x0, [sp, #40]
  404b58:	str	x1, [x0]
  404b5c:	b	404b90 <ferror@plt+0x3700>
  404b60:	ldr	x1, [sp, #24]
  404b64:	ldr	x0, [sp, #56]
  404b68:	bl	401410 <strcspn@plt>
  404b6c:	mov	x1, x0
  404b70:	ldr	x0, [sp, #32]
  404b74:	str	x1, [x0]
  404b78:	ldr	x0, [sp, #32]
  404b7c:	ldr	x0, [x0]
  404b80:	ldr	x1, [sp, #56]
  404b84:	add	x1, x1, x0
  404b88:	ldr	x0, [sp, #40]
  404b8c:	str	x1, [x0]
  404b90:	ldr	x0, [sp, #56]
  404b94:	ldp	x29, x30, [sp], #64
  404b98:	ret
  404b9c:	stp	x29, x30, [sp, #-48]!
  404ba0:	mov	x29, sp
  404ba4:	str	x0, [sp, #24]
  404ba8:	ldr	x0, [sp, #24]
  404bac:	bl	4012b0 <fgetc@plt>
  404bb0:	str	w0, [sp, #44]
  404bb4:	ldr	w0, [sp, #44]
  404bb8:	cmn	w0, #0x1
  404bbc:	b.ne	404bc8 <ferror@plt+0x3738>  // b.any
  404bc0:	mov	w0, #0x1                   	// #1
  404bc4:	b	404bd8 <ferror@plt+0x3748>
  404bc8:	ldr	w0, [sp, #44]
  404bcc:	cmp	w0, #0xa
  404bd0:	b.ne	404ba8 <ferror@plt+0x3718>  // b.any
  404bd4:	mov	w0, #0x0                   	// #0
  404bd8:	ldp	x29, x30, [sp], #48
  404bdc:	ret
  404be0:	stp	x29, x30, [sp, #-64]!
  404be4:	mov	x29, sp
  404be8:	stp	x19, x20, [sp, #16]
  404bec:	adrp	x20, 415000 <ferror@plt+0x13b70>
  404bf0:	add	x20, x20, #0xdf0
  404bf4:	stp	x21, x22, [sp, #32]
  404bf8:	adrp	x21, 415000 <ferror@plt+0x13b70>
  404bfc:	add	x21, x21, #0xde8
  404c00:	sub	x20, x20, x21
  404c04:	mov	w22, w0
  404c08:	stp	x23, x24, [sp, #48]
  404c0c:	mov	x23, x1
  404c10:	mov	x24, x2
  404c14:	bl	401140 <memcpy@plt-0x40>
  404c18:	cmp	xzr, x20, asr #3
  404c1c:	b.eq	404c48 <ferror@plt+0x37b8>  // b.none
  404c20:	asr	x20, x20, #3
  404c24:	mov	x19, #0x0                   	// #0
  404c28:	ldr	x3, [x21, x19, lsl #3]
  404c2c:	mov	x2, x24
  404c30:	add	x19, x19, #0x1
  404c34:	mov	x1, x23
  404c38:	mov	w0, w22
  404c3c:	blr	x3
  404c40:	cmp	x20, x19
  404c44:	b.ne	404c28 <ferror@plt+0x3798>  // b.any
  404c48:	ldp	x19, x20, [sp, #16]
  404c4c:	ldp	x21, x22, [sp, #32]
  404c50:	ldp	x23, x24, [sp, #48]
  404c54:	ldp	x29, x30, [sp], #64
  404c58:	ret
  404c5c:	nop
  404c60:	ret
  404c64:	nop
  404c68:	adrp	x2, 416000 <ferror@plt+0x14b70>
  404c6c:	mov	x1, #0x0                   	// #0
  404c70:	ldr	x2, [x2, #408]
  404c74:	b	401210 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000404c78 <.fini>:
  404c78:	stp	x29, x30, [sp, #-16]!
  404c7c:	mov	x29, sp
  404c80:	ldp	x29, x30, [sp], #16
  404c84:	ret
