
/*******************************************************************
*
* CAUTION: This file is automatically generated by libgen.
* Version: Xilinx EDK 12.3 EDK_MS3.70d
* DO NOT EDIT.
*
* Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

* 
* Description: Driver parameters
*
*******************************************************************/

#define STDIN_BASEADDRESS 0x84000000
#define STDOUT_BASEADDRESS 0x84000000

/******************************************************************/

/* Definitions for driver GPIO */
#define XPAR_XGPIO_NUM_INSTANCES 1

/* Definitions for peripheral LEDS_8BIT */
#define XPAR_LEDS_8BIT_BASEADDR 0x81400000
#define XPAR_LEDS_8BIT_HIGHADDR 0x8140FFFF
#define XPAR_LEDS_8BIT_DEVICE_ID 0
#define XPAR_LEDS_8BIT_INTERRUPT_PRESENT 0
#define XPAR_LEDS_8BIT_IS_DUAL 0


/******************************************************************/

/* Definitions for driver MPMC */
#define XPAR_XMPMC_NUM_INSTANCES 1

/* Definitions for peripheral MPMC_0 */
#define XPAR_MPMC_0_DEVICE_ID 0
#define XPAR_MPMC_0_MPMC_CTRL_BASEADDR 0xFFFFFFFF
#define XPAR_MPMC_0_INCLUDE_ECC_SUPPORT 0
#define XPAR_MPMC_0_USE_STATIC_PHY 0
#define XPAR_MPMC_0_PM_ENABLE 0
#define XPAR_MPMC_0_NUM_PORTS 4
#define XPAR_MPMC_0_MEM_DATA_WIDTH 16
#define XPAR_MPMC_0_MEM_PART_NUM_BANK_BITS 3
#define XPAR_MPMC_0_MEM_PART_NUM_ROW_BITS 13
#define XPAR_MPMC_0_MEM_PART_NUM_COL_BITS 10
#define XPAR_MPMC_0_MEM_TYPE DDR3
#define XPAR_MPMC_0_ECC_SEC_THRESHOLD 1
#define XPAR_MPMC_0_ECC_DEC_THRESHOLD 1
#define XPAR_MPMC_0_ECC_PEC_THRESHOLD 1
#define XPAR_MPMC_0_MEM_DQS_WIDTH 2
#define XPAR_MPMC_0_MPMC_CLK0_PERIOD_PS 10000


/******************************************************************/


/* Definitions for peripheral MPMC_0 */
#define XPAR_MPMC_0_MPMC_BASEADDR 0x10000000
#define XPAR_MPMC_0_MPMC_HIGHADDR 0x17FFFFFF
#define XPAR_MPMC_0_BASEADDR_CTRL0 0x000
#define XPAR_MPMC_0_HIGHADDR_CTRL0 0x00d
#define XPAR_MPMC_0_BASEADDR_CTRL2 0x018
#define XPAR_MPMC_0_HIGHADDR_CTRL2 0x025
#define XPAR_MPMC_0_BASEADDR_CTRL3 0x026
#define XPAR_MPMC_0_HIGHADDR_CTRL3 0x02f
#define XPAR_MPMC_0_BASEADDR_CTRL4 0x030
#define XPAR_MPMC_0_HIGHADDR_CTRL4 0x03d
#define XPAR_MPMC_0_BASEADDR_CTRL5 0x03e
#define XPAR_MPMC_0_HIGHADDR_CTRL5 0x047
#define XPAR_MPMC_0_BASEADDR_CTRL6 0x048
#define XPAR_MPMC_0_HIGHADDR_CTRL6 0x05b
#define XPAR_MPMC_0_BASEADDR_CTRL7 0x05c
#define XPAR_MPMC_0_HIGHADDR_CTRL7 0x06a
#define XPAR_MPMC_0_BASEADDR_CTRL8 0x06b
#define XPAR_MPMC_0_HIGHADDR_CTRL8 0x086
#define XPAR_MPMC_0_BASEADDR_CTRL9 0x087
#define XPAR_MPMC_0_HIGHADDR_CTRL9 0x09d
#define XPAR_MPMC_0_BASEADDR_CTRL10 0x09e
#define XPAR_MPMC_0_HIGHADDR_CTRL10 0x0a5
#define XPAR_MPMC_0_BASEADDR_CTRL11 0x0a6
#define XPAR_MPMC_0_HIGHADDR_CTRL11 0x0ad
#define XPAR_MPMC_0_BASEADDR_CTRL12 0x0ae
#define XPAR_MPMC_0_HIGHADDR_CTRL12 0x0b5
#define XPAR_MPMC_0_BASEADDR_CTRL13 0x0b6
#define XPAR_MPMC_0_HIGHADDR_CTRL13 0x0bd
#define XPAR_MPMC_0_BASEADDR_CTRL14 0x0be
#define XPAR_MPMC_0_HIGHADDR_CTRL14 0x0d0
#define XPAR_MPMC_0_BASEADDR_CTRL15 0x0d1
#define XPAR_MPMC_0_HIGHADDR_CTRL15 0x0d8
#define XPAR_MPMC_0_BASEADDR_CTRL16 0x0d9
#define XPAR_MPMC_0_HIGHADDR_CTRL16 0x0da


/******************************************************************/


/******************************************************************/

/* Definitions for driver UARTLITE */
#define XPAR_XUARTLITE_NUM_INSTANCES 2

/* Definitions for peripheral MDM_0 */
#define XPAR_MDM_0_BASEADDR 0x84400000
#define XPAR_MDM_0_HIGHADDR 0x8440FFFF
#define XPAR_MDM_0_DEVICE_ID 0
#define XPAR_MDM_0_BAUDRATE 0
#define XPAR_MDM_0_USE_PARITY 0
#define XPAR_MDM_0_ODD_PARITY 0
#define XPAR_MDM_0_DATA_BITS 0


/* Definitions for peripheral RS232_UART */
#define XPAR_RS232_UART_BASEADDR 0x84000000
#define XPAR_RS232_UART_HIGHADDR 0x8400FFFF
#define XPAR_RS232_UART_DEVICE_ID 1
#define XPAR_RS232_UART_BAUDRATE 9600
#define XPAR_RS232_UART_USE_PARITY 0
#define XPAR_RS232_UART_ODD_PARITY 0
#define XPAR_RS232_UART_DATA_BITS 8


/******************************************************************/


/* Canonical definitions for peripheral MDM_0 */
#define XPAR_UARTLITE_0_DEVICE_ID XPAR_MDM_0_DEVICE_ID
#define XPAR_UARTLITE_0_BASEADDR 0x84400000
#define XPAR_UARTLITE_0_HIGHADDR 0x8440FFFF
#define XPAR_UARTLITE_0_BAUDRATE 0
#define XPAR_UARTLITE_0_USE_PARITY 0
#define XPAR_UARTLITE_0_ODD_PARITY 0
#define XPAR_UARTLITE_0_DATA_BITS 0
#define XPAR_UARTLITE_0_SIO_CHAN -1


/* Canonical definitions for peripheral RS232_UART */
#define XPAR_UARTLITE_1_DEVICE_ID XPAR_RS232_UART_DEVICE_ID
#define XPAR_UARTLITE_1_BASEADDR 0x84000000
#define XPAR_UARTLITE_1_HIGHADDR 0x8400FFFF
#define XPAR_UARTLITE_1_BAUDRATE 9600
#define XPAR_UARTLITE_1_USE_PARITY 0
#define XPAR_UARTLITE_1_ODD_PARITY 0
#define XPAR_UARTLITE_1_DATA_BITS 8
#define XPAR_UARTLITE_1_SIO_CHAN -1


/******************************************************************/

/* Definitions for driver SG_CFA_S6_PLBW */
#define XPAR_SG_CFA_S6_PLBW_NUM_INSTANCES 1

/* Definitions for peripheral CFA_PLBW_0 */
#define XPAR_CFA_PLBW_0_MEMMAP_BAYER_CTRL_N_BITS 32
#define XPAR_CFA_PLBW_0_MEMMAP_BAYER_CTRL_BIN_PT 0
#define XPAR_CFA_PLBW_0_DEVICE_ID 0
#define XPAR_CFA_PLBW_0_BASEADDR 0xC2020000


/******************************************************************/


/* Definitions (address parameters) for peripheral CFA_PLBW_0 */
#define XPAR_CFA_PLBW_0_MEMMAP_BAYER_CTRL 0xC2020800
/* software driver settings for peripheral CFA_PLBW_0 */
#define XPAR_CFA_PLBW_0_XC_VERSION   1
#define XPAR_CFA_PLBW_0_XC_CREATE    xc_sg_cfa_s6_plbw_create
#define XPAR_CFA_PLBW_0_XC_RELEASE   xc_sg_cfa_s6_plbw_release
#define XPAR_CFA_PLBW_0_XC_OPEN      xc_sg_cfa_s6_plbw_open
#define XPAR_CFA_PLBW_0_XC_CLOSE     xc_sg_cfa_s6_plbw_close
#define XPAR_CFA_PLBW_0_XC_READ      xc_sg_cfa_s6_plbw_read
#define XPAR_CFA_PLBW_0_XC_WRITE     xc_sg_cfa_s6_plbw_write
#define XPAR_CFA_PLBW_0_XC_GET_SHMEM xc_sg_cfa_s6_plbw_getshmem


/******************************************************************/


/* Definitions for peripheral DLMB_CNTLR */
#define XPAR_DLMB_CNTLR_BASEADDR 0x00000000
#define XPAR_DLMB_CNTLR_HIGHADDR 0x0000FFFF


/* Definitions for peripheral ILMB_CNTLR */
#define XPAR_ILMB_CNTLR_BASEADDR 0x00000000
#define XPAR_ILMB_CNTLR_HIGHADDR 0x0000FFFF


/******************************************************************/

/* Definitions for driver SG_GAMMA_S6_PLBW */
#define XPAR_SG_GAMMA_S6_PLBW_NUM_INSTANCES 1

/* Definitions for peripheral GAMMA_PLBW_0 */
#define XPAR_GAMMA_PLBW_0_MEMMAP_GAMMA_BUFFER_N_BITS 1
#define XPAR_GAMMA_PLBW_0_MEMMAP_GAMMA_BUFFER_BIN_PT 0
#define XPAR_GAMMA_PLBW_0_MEMMAP_GAMMA_B_N_BITS 8
#define XPAR_GAMMA_PLBW_0_MEMMAP_GAMMA_B_BIN_PT 0
#define XPAR_GAMMA_PLBW_0_MEMMAP_GAMMA_B_DEPTH 512
#define XPAR_GAMMA_PLBW_0_MEMMAP_GAMMA_G_N_BITS 8
#define XPAR_GAMMA_PLBW_0_MEMMAP_GAMMA_G_BIN_PT 0
#define XPAR_GAMMA_PLBW_0_MEMMAP_GAMMA_G_DEPTH 512
#define XPAR_GAMMA_PLBW_0_MEMMAP_GAMMA_R_N_BITS 8
#define XPAR_GAMMA_PLBW_0_MEMMAP_GAMMA_R_BIN_PT 0
#define XPAR_GAMMA_PLBW_0_MEMMAP_GAMMA_R_DEPTH 512
#define XPAR_GAMMA_PLBW_0_DEVICE_ID 0
#define XPAR_GAMMA_PLBW_0_BASEADDR 0xC2030000


/******************************************************************/


/* Definitions (address parameters) for peripheral GAMMA_PLBW_0 */
#define XPAR_GAMMA_PLBW_0_MEMMAP_GAMMA_BUFFER 0xC2034000
#define XPAR_GAMMA_PLBW_0_MEMMAP_GAMMA_B 0xC2030000
#define XPAR_GAMMA_PLBW_0_MEMMAP_GAMMA_G 0xC2030800
#define XPAR_GAMMA_PLBW_0_MEMMAP_GAMMA_R 0xC2031000
/* software driver settings for peripheral GAMMA_PLBW_0 */
#define XPAR_GAMMA_PLBW_0_XC_VERSION   1
#define XPAR_GAMMA_PLBW_0_XC_CREATE    xc_sg_gamma_s6_plbw_create
#define XPAR_GAMMA_PLBW_0_XC_RELEASE   xc_sg_gamma_s6_plbw_release
#define XPAR_GAMMA_PLBW_0_XC_OPEN      xc_sg_gamma_s6_plbw_open
#define XPAR_GAMMA_PLBW_0_XC_CLOSE     xc_sg_gamma_s6_plbw_close
#define XPAR_GAMMA_PLBW_0_XC_READ      xc_sg_gamma_s6_plbw_read
#define XPAR_GAMMA_PLBW_0_XC_WRITE     xc_sg_gamma_s6_plbw_write
#define XPAR_GAMMA_PLBW_0_XC_GET_SHMEM xc_sg_gamma_s6_plbw_getshmem


/******************************************************************/

/* Definitions for driver IVK_VIDEO_DET */
#define XPAR_IVK_VIDEO_DET_NUM_INSTANCES 1

/* Definitions for peripheral IVK_VIDEO_DET_0 */
#define XPAR_IVK_VIDEO_DET_0_DEVICE_ID 0
#define XPAR_IVK_VIDEO_DET_0_BASEADDR 0xC2000000
#define XPAR_IVK_VIDEO_DET_0_HIGHADDR 0xC200FFFF


/******************************************************************/

/* Definitions for driver IVK_VIDEO_GEN */
#define XPAR_IVK_VIDEO_GEN_NUM_INSTANCES 1

/* Definitions for peripheral IVK_VIDEO_GEN_0 */
#define XPAR_IVK_VIDEO_GEN_0_DEVICE_ID 0
#define XPAR_IVK_VIDEO_GEN_0_BASEADDR 0xC2010000
#define XPAR_IVK_VIDEO_GEN_0_HIGHADDR 0xC201FFFF


/******************************************************************/

/* Definitions for driver SG_I2C_CONTROLLER_S6_PLBW */
#define XPAR_SG_I2C_CONTROLLER_S6_PLBW_NUM_INSTANCES 1

/* Definitions for peripheral SG_I2C_CONTROLLER_PLBW_0 */
#define XPAR_SG_I2C_CONTROLLER_PLBW_0_MEMMAP_GPIO_OUT8_N_BITS 8
#define XPAR_SG_I2C_CONTROLLER_PLBW_0_MEMMAP_GPIO_OUT8_BIN_PT 0
#define XPAR_SG_I2C_CONTROLLER_PLBW_0_MEMMAP_CMD_RESPONSE_N_BITS 32
#define XPAR_SG_I2C_CONTROLLER_PLBW_0_MEMMAP_CMD_RESPONSE_BIN_PT 0
#define XPAR_SG_I2C_CONTROLLER_PLBW_0_MEMMAP_CMD_RESPONSE_DEPTH 32
#define XPAR_SG_I2C_CONTROLLER_PLBW_0_MEMMAP_CMD_REQUEST_N_BITS 32
#define XPAR_SG_I2C_CONTROLLER_PLBW_0_MEMMAP_CMD_REQUEST_BIN_PT 0
#define XPAR_SG_I2C_CONTROLLER_PLBW_0_MEMMAP_CMD_REQUEST_DEPTH 32
#define XPAR_SG_I2C_CONTROLLER_PLBW_0_DEVICE_ID 0
#define XPAR_SG_I2C_CONTROLLER_PLBW_0_BASEADDR 0x81600000


/******************************************************************/


/* Definitions (address parameters) for peripheral SG_I2C_CONTROLLER_PLBW_0 */
#define XPAR_SG_I2C_CONTROLLER_PLBW_0_MEMMAP_GPIO_OUT8 0x81600800
#define XPAR_SG_I2C_CONTROLLER_PLBW_0_MEMMAP_CMD_RESPONSE 0x81600400
#define XPAR_SG_I2C_CONTROLLER_PLBW_0_MEMMAP_CMD_RESPONSE_PERCENTFULL 0x81600404
#define XPAR_SG_I2C_CONTROLLER_PLBW_0_MEMMAP_CMD_RESPONSE_EMPTY 0x81600408
#define XPAR_SG_I2C_CONTROLLER_PLBW_0_MEMMAP_CMD_REQUEST 0x81600400
#define XPAR_SG_I2C_CONTROLLER_PLBW_0_MEMMAP_CMD_REQUEST_PERCENTFULL 0x8160040C
#define XPAR_SG_I2C_CONTROLLER_PLBW_0_MEMMAP_CMD_REQUEST_FULL 0x81600410
/* software driver settings for peripheral SG_I2C_CONTROLLER_PLBW_0 */
#define XPAR_SG_I2C_CONTROLLER_PLBW_0_XC_VERSION   1
#define XPAR_SG_I2C_CONTROLLER_PLBW_0_XC_CREATE    xc_sg_i2c_controller_s6_plbw_create
#define XPAR_SG_I2C_CONTROLLER_PLBW_0_XC_RELEASE   xc_sg_i2c_controller_s6_plbw_release
#define XPAR_SG_I2C_CONTROLLER_PLBW_0_XC_OPEN      xc_sg_i2c_controller_s6_plbw_open
#define XPAR_SG_I2C_CONTROLLER_PLBW_0_XC_CLOSE     xc_sg_i2c_controller_s6_plbw_close
#define XPAR_SG_I2C_CONTROLLER_PLBW_0_XC_READ      xc_sg_i2c_controller_s6_plbw_read
#define XPAR_SG_I2C_CONTROLLER_PLBW_0_XC_WRITE     xc_sg_i2c_controller_s6_plbw_write
#define XPAR_SG_I2C_CONTROLLER_PLBW_0_XC_GET_SHMEM xc_sg_i2c_controller_s6_plbw_getshmem


/******************************************************************/

/* Definitions for driver SG_RGB_2D_FIR_S6_PLBW */
#define XPAR_SG_RGB_2D_FIR_S6_PLBW_NUM_INSTANCES 1

/* Definitions for peripheral SG_RGB_2D_FIR_S6_PLBW_0 */
#define XPAR_SG_RGB_2D_FIR_S6_PLBW_0_MEMMAP_COEF_UPDATE_N_BITS 1
#define XPAR_SG_RGB_2D_FIR_S6_PLBW_0_MEMMAP_COEF_UPDATE_BIN_PT 0
#define XPAR_SG_RGB_2D_FIR_S6_PLBW_0_MEMMAP_COEF_GAIN_N_BITS 20
#define XPAR_SG_RGB_2D_FIR_S6_PLBW_0_MEMMAP_COEF_GAIN_BIN_PT 17
#define XPAR_SG_RGB_2D_FIR_S6_PLBW_0_MEMMAP_COEF_BUFFER_N_BITS 7
#define XPAR_SG_RGB_2D_FIR_S6_PLBW_0_MEMMAP_COEF_BUFFER_BIN_PT 0
#define XPAR_SG_RGB_2D_FIR_S6_PLBW_0_MEMMAP_COEF_BUFFER_DEPTH 32
#define XPAR_SG_RGB_2D_FIR_S6_PLBW_0_DEVICE_ID 0
#define XPAR_SG_RGB_2D_FIR_S6_PLBW_0_BASEADDR 0xC2040000


/******************************************************************/


/* Definitions (address parameters) for peripheral SG_RGB_2D_FIR_S6_PLBW_0 */
#define XPAR_SG_RGB_2D_FIR_S6_PLBW_0_MEMMAP_COEF_UPDATE 0xC2040800
#define XPAR_SG_RGB_2D_FIR_S6_PLBW_0_MEMMAP_COEF_GAIN 0xC2040804
#define XPAR_SG_RGB_2D_FIR_S6_PLBW_0_MEMMAP_COEF_BUFFER 0xC2040000
/* software driver settings for peripheral SG_RGB_2D_FIR_S6_PLBW_0 */
#define XPAR_SG_RGB_2D_FIR_S6_PLBW_0_XC_VERSION   1
#define XPAR_SG_RGB_2D_FIR_S6_PLBW_0_XC_CREATE    xc_sg_rgb_2d_fir_s6_plbw_create
#define XPAR_SG_RGB_2D_FIR_S6_PLBW_0_XC_RELEASE   xc_sg_rgb_2d_fir_s6_plbw_release
#define XPAR_SG_RGB_2D_FIR_S6_PLBW_0_XC_OPEN      xc_sg_rgb_2d_fir_s6_plbw_open
#define XPAR_SG_RGB_2D_FIR_S6_PLBW_0_XC_CLOSE     xc_sg_rgb_2d_fir_s6_plbw_close
#define XPAR_SG_RGB_2D_FIR_S6_PLBW_0_XC_READ      xc_sg_rgb_2d_fir_s6_plbw_read
#define XPAR_SG_RGB_2D_FIR_S6_PLBW_0_XC_WRITE     xc_sg_rgb_2d_fir_s6_plbw_write
#define XPAR_SG_RGB_2D_FIR_S6_PLBW_0_XC_GET_SHMEM xc_sg_rgb_2d_fir_s6_plbw_getshmem


/******************************************************************/

/* Definitions for driver VDMA */
#define XPAR_XVDMA_NUM_INSTANCES 2

/* Definitions for peripheral VDMA_0 */
#define XPAR_VDMA_0_DEVICE_ID 0
#define XPAR_VDMA_0_BASEADDR 0xCB420000
#define XPAR_VDMA_0_HIGHADDR 0xCB42FFFF
#define XPAR_VDMA_0_NUM_FSTORES 3


/* Definitions for peripheral VDMA_1 */
#define XPAR_VDMA_1_DEVICE_ID 1
#define XPAR_VDMA_1_BASEADDR 0xCB400000
#define XPAR_VDMA_1_HIGHADDR 0xCB40FFFF
#define XPAR_VDMA_1_NUM_FSTORES 3


/******************************************************************/


/******************************************************************/

/* Definitions for driver IIC */
#define XPAR_XIIC_NUM_INSTANCES 1

/* Definitions for peripheral XPS_IIC_0 */
#define XPAR_XPS_IIC_0_DEVICE_ID 0
#define XPAR_XPS_IIC_0_BASEADDR 0x81620000
#define XPAR_XPS_IIC_0_HIGHADDR 0x8162FFFF
#define XPAR_XPS_IIC_0_TEN_BIT_ADR 0
#define XPAR_XPS_IIC_0_GPO_WIDTH 3


/******************************************************************/

/* Canonical definitions for peripheral XPS_IIC_0 */
#define XPAR_IIC_0_DEVICE_ID XPAR_XPS_IIC_0_DEVICE_ID
#define XPAR_IIC_0_BASEADDR 0x81620000
#define XPAR_IIC_0_HIGHADDR 0x8162FFFF
#define XPAR_IIC_0_TEN_BIT_ADR 0
#define XPAR_IIC_0_GPO_WIDTH 3


/******************************************************************/

/* Definitions for bus frequencies */
#define XPAR_CPU_DPLB_FREQ_HZ 50000000
#define XPAR_CPU_IPLB_FREQ_HZ 50000000
/******************************************************************/

/* Canonical definitions for bus frequencies */
#define XPAR_PROC_BUS_0_FREQ_HZ 50000000
/******************************************************************/

#define XPAR_CPU_CORE_CLOCK_FREQ_HZ 50000000
#define XPAR_MICROBLAZE_CORE_CLOCK_FREQ_HZ 50000000

/******************************************************************/


/* Definitions for peripheral MICROBLAZE_0 */
#define XPAR_MICROBLAZE_0_SCO 0
#define XPAR_MICROBLAZE_0_FREQ 50000000
#define XPAR_MICROBLAZE_0_DATA_SIZE 32
#define XPAR_MICROBLAZE_0_DYNAMIC_BUS_SIZING 1
#define XPAR_MICROBLAZE_0_AREA_OPTIMIZED 0
#define XPAR_MICROBLAZE_0_OPTIMIZATION 0
#define XPAR_MICROBLAZE_0_INTERCONNECT 1
#define XPAR_MICROBLAZE_0_DPLB_DWIDTH 32
#define XPAR_MICROBLAZE_0_DPLB_NATIVE_DWIDTH 32
#define XPAR_MICROBLAZE_0_DPLB_BURST_EN 0
#define XPAR_MICROBLAZE_0_DPLB_P2P 0
#define XPAR_MICROBLAZE_0_IPLB_DWIDTH 32
#define XPAR_MICROBLAZE_0_IPLB_NATIVE_DWIDTH 32
#define XPAR_MICROBLAZE_0_IPLB_BURST_EN 0
#define XPAR_MICROBLAZE_0_IPLB_P2P 0
#define XPAR_MICROBLAZE_0_D_PLB 1
#define XPAR_MICROBLAZE_0_D_LMB 1
#define XPAR_MICROBLAZE_0_I_PLB 1
#define XPAR_MICROBLAZE_0_I_LMB 1
#define XPAR_MICROBLAZE_0_USE_MSR_INSTR 0
#define XPAR_MICROBLAZE_0_USE_PCMP_INSTR 1
#define XPAR_MICROBLAZE_0_USE_BARREL 1
#define XPAR_MICROBLAZE_0_USE_DIV 0
#define XPAR_MICROBLAZE_0_USE_HW_MUL 1
#define XPAR_MICROBLAZE_0_USE_FPU 0
#define XPAR_MICROBLAZE_0_UNALIGNED_EXCEPTIONS 0
#define XPAR_MICROBLAZE_0_ILL_OPCODE_EXCEPTION 0
#define XPAR_MICROBLAZE_0_IPLB_BUS_EXCEPTION 0
#define XPAR_MICROBLAZE_0_DPLB_BUS_EXCEPTION 0
#define XPAR_MICROBLAZE_0_DIV_ZERO_EXCEPTION 0
#define XPAR_MICROBLAZE_0_FPU_EXCEPTION 0
#define XPAR_MICROBLAZE_0_FSL_EXCEPTION 0
#define XPAR_MICROBLAZE_0_PVR 0
#define XPAR_MICROBLAZE_0_PVR_USER1 0x00
#define XPAR_MICROBLAZE_0_PVR_USER2 0x00000000
#define XPAR_MICROBLAZE_0_DEBUG_ENABLED 1
#define XPAR_MICROBLAZE_0_NUMBER_OF_PC_BRK 1
#define XPAR_MICROBLAZE_0_NUMBER_OF_RD_ADDR_BRK 0
#define XPAR_MICROBLAZE_0_NUMBER_OF_WR_ADDR_BRK 0
#define XPAR_MICROBLAZE_0_INTERRUPT_IS_EDGE 0
#define XPAR_MICROBLAZE_0_EDGE_IS_POSITIVE 1
#define XPAR_MICROBLAZE_0_RESET_MSR 0x000000A0
#define XPAR_MICROBLAZE_0_OPCODE_0X0_ILLEGAL 0
#define XPAR_MICROBLAZE_0_FSL_LINKS 0
#define XPAR_MICROBLAZE_0_FSL_DATA_SIZE 32
#define XPAR_MICROBLAZE_0_USE_EXTENDED_FSL_INSTR 0
#define XPAR_MICROBLAZE_0_ICACHE_BASEADDR 0x10000000
#define XPAR_MICROBLAZE_0_ICACHE_HIGHADDR 0x17FFFFFF
#define XPAR_MICROBLAZE_0_USE_ICACHE 1
#define XPAR_MICROBLAZE_0_ALLOW_ICACHE_WR 0
#define XPAR_MICROBLAZE_0_ADDR_TAG_BITS 16
#define XPAR_MICROBLAZE_0_CACHE_BYTE_SIZE 2048
#define XPAR_MICROBLAZE_0_ICACHE_USE_FSL 1
#define XPAR_MICROBLAZE_0_ICACHE_LINE_LEN 4
#define XPAR_MICROBLAZE_0_ICACHE_ALWAYS_USED 1
#define XPAR_MICROBLAZE_0_ICACHE_INTERFACE 0
#define XPAR_MICROBLAZE_0_ICACHE_VICTIMS 0
#define XPAR_MICROBLAZE_0_ICACHE_STREAMS 0
#define XPAR_MICROBLAZE_0_DCACHE_BASEADDR 0x10000000
#define XPAR_MICROBLAZE_0_DCACHE_HIGHADDR 0x17FFFFFF
#define XPAR_MICROBLAZE_0_USE_DCACHE 1
#define XPAR_MICROBLAZE_0_ALLOW_DCACHE_WR 1
#define XPAR_MICROBLAZE_0_DCACHE_ADDR_TAG 16
#define XPAR_MICROBLAZE_0_DCACHE_BYTE_SIZE 2048
#define XPAR_MICROBLAZE_0_DCACHE_USE_FSL 1
#define XPAR_MICROBLAZE_0_DCACHE_LINE_LEN 4
#define XPAR_MICROBLAZE_0_DCACHE_ALWAYS_USED 1
#define XPAR_MICROBLAZE_0_DCACHE_INTERFACE 0
#define XPAR_MICROBLAZE_0_DCACHE_USE_WRITEBACK 0
#define XPAR_MICROBLAZE_0_DCACHE_VICTIMS 0
#define XPAR_MICROBLAZE_0_USE_MMU 0
#define XPAR_MICROBLAZE_0_MMU_DTLB_SIZE 4
#define XPAR_MICROBLAZE_0_MMU_ITLB_SIZE 2
#define XPAR_MICROBLAZE_0_MMU_TLB_ACCESS 3
#define XPAR_MICROBLAZE_0_MMU_ZONES 16
#define XPAR_MICROBLAZE_0_USE_INTERRUPT 0
#define XPAR_MICROBLAZE_0_USE_EXT_BRK 1
#define XPAR_MICROBLAZE_0_USE_EXT_NM_BRK 1
#define XPAR_MICROBLAZE_0_USE_BRANCH_TARGET_CACHE 0
#define XPAR_MICROBLAZE_0_BRANCH_TARGET_CACHE_SIZE 0

/******************************************************************/

#define XPAR_CPU_ID 0
#define XPAR_MICROBLAZE_ID 0
#define XPAR_MICROBLAZE_SCO 0
#define XPAR_MICROBLAZE_FREQ 50000000
#define XPAR_MICROBLAZE_DATA_SIZE 32
#define XPAR_MICROBLAZE_DYNAMIC_BUS_SIZING 1
#define XPAR_MICROBLAZE_AREA_OPTIMIZED 0
#define XPAR_MICROBLAZE_OPTIMIZATION 0
#define XPAR_MICROBLAZE_INTERCONNECT 1
#define XPAR_MICROBLAZE_DPLB_DWIDTH 32
#define XPAR_MICROBLAZE_DPLB_NATIVE_DWIDTH 32
#define XPAR_MICROBLAZE_DPLB_BURST_EN 0
#define XPAR_MICROBLAZE_DPLB_P2P 0
#define XPAR_MICROBLAZE_IPLB_DWIDTH 32
#define XPAR_MICROBLAZE_IPLB_NATIVE_DWIDTH 32
#define XPAR_MICROBLAZE_IPLB_BURST_EN 0
#define XPAR_MICROBLAZE_IPLB_P2P 0
#define XPAR_MICROBLAZE_D_PLB 1
#define XPAR_MICROBLAZE_D_LMB 1
#define XPAR_MICROBLAZE_I_PLB 1
#define XPAR_MICROBLAZE_I_LMB 1
#define XPAR_MICROBLAZE_USE_MSR_INSTR 0
#define XPAR_MICROBLAZE_USE_PCMP_INSTR 1
#define XPAR_MICROBLAZE_USE_BARREL 1
#define XPAR_MICROBLAZE_USE_DIV 0
#define XPAR_MICROBLAZE_USE_HW_MUL 1
#define XPAR_MICROBLAZE_USE_FPU 0
#define XPAR_MICROBLAZE_UNALIGNED_EXCEPTIONS 0
#define XPAR_MICROBLAZE_ILL_OPCODE_EXCEPTION 0
#define XPAR_MICROBLAZE_IPLB_BUS_EXCEPTION 0
#define XPAR_MICROBLAZE_DPLB_BUS_EXCEPTION 0
#define XPAR_MICROBLAZE_DIV_ZERO_EXCEPTION 0
#define XPAR_MICROBLAZE_FPU_EXCEPTION 0
#define XPAR_MICROBLAZE_FSL_EXCEPTION 0
#define XPAR_MICROBLAZE_PVR 0
#define XPAR_MICROBLAZE_PVR_USER1 0x00
#define XPAR_MICROBLAZE_PVR_USER2 0x00000000
#define XPAR_MICROBLAZE_DEBUG_ENABLED 1
#define XPAR_MICROBLAZE_NUMBER_OF_PC_BRK 1
#define XPAR_MICROBLAZE_NUMBER_OF_RD_ADDR_BRK 0
#define XPAR_MICROBLAZE_NUMBER_OF_WR_ADDR_BRK 0
#define XPAR_MICROBLAZE_INTERRUPT_IS_EDGE 0
#define XPAR_MICROBLAZE_EDGE_IS_POSITIVE 1
#define XPAR_MICROBLAZE_RESET_MSR 0x000000A0
#define XPAR_MICROBLAZE_OPCODE_0X0_ILLEGAL 0
#define XPAR_MICROBLAZE_FSL_LINKS 0
#define XPAR_MICROBLAZE_FSL_DATA_SIZE 32
#define XPAR_MICROBLAZE_USE_EXTENDED_FSL_INSTR 0
#define XPAR_MICROBLAZE_ICACHE_BASEADDR 0x10000000
#define XPAR_MICROBLAZE_ICACHE_HIGHADDR 0x17FFFFFF
#define XPAR_MICROBLAZE_USE_ICACHE 1
#define XPAR_MICROBLAZE_ALLOW_ICACHE_WR 0
#define XPAR_MICROBLAZE_ADDR_TAG_BITS 16
#define XPAR_MICROBLAZE_CACHE_BYTE_SIZE 2048
#define XPAR_MICROBLAZE_ICACHE_USE_FSL 1
#define XPAR_MICROBLAZE_ICACHE_LINE_LEN 4
#define XPAR_MICROBLAZE_ICACHE_ALWAYS_USED 1
#define XPAR_MICROBLAZE_ICACHE_INTERFACE 0
#define XPAR_MICROBLAZE_ICACHE_VICTIMS 0
#define XPAR_MICROBLAZE_ICACHE_STREAMS 0
#define XPAR_MICROBLAZE_DCACHE_BASEADDR 0x10000000
#define XPAR_MICROBLAZE_DCACHE_HIGHADDR 0x17FFFFFF
#define XPAR_MICROBLAZE_USE_DCACHE 1
#define XPAR_MICROBLAZE_ALLOW_DCACHE_WR 1
#define XPAR_MICROBLAZE_DCACHE_ADDR_TAG 16
#define XPAR_MICROBLAZE_DCACHE_BYTE_SIZE 2048
#define XPAR_MICROBLAZE_DCACHE_USE_FSL 1
#define XPAR_MICROBLAZE_DCACHE_LINE_LEN 4
#define XPAR_MICROBLAZE_DCACHE_ALWAYS_USED 1
#define XPAR_MICROBLAZE_DCACHE_INTERFACE 0
#define XPAR_MICROBLAZE_DCACHE_USE_WRITEBACK 0
#define XPAR_MICROBLAZE_DCACHE_VICTIMS 0
#define XPAR_MICROBLAZE_USE_MMU 0
#define XPAR_MICROBLAZE_MMU_DTLB_SIZE 4
#define XPAR_MICROBLAZE_MMU_ITLB_SIZE 2
#define XPAR_MICROBLAZE_MMU_TLB_ACCESS 3
#define XPAR_MICROBLAZE_MMU_ZONES 16
#define XPAR_MICROBLAZE_USE_INTERRUPT 0
#define XPAR_MICROBLAZE_USE_EXT_BRK 1
#define XPAR_MICROBLAZE_USE_EXT_NM_BRK 1
#define XPAR_MICROBLAZE_USE_BRANCH_TARGET_CACHE 0
#define XPAR_MICROBLAZE_BRANCH_TARGET_CACHE_SIZE 0
#define XPAR_MICROBLAZE_HW_VER "7.30.b"

/******************************************************************/

