From df55721ea67fc46e13128eaa5df67797e7251a92 Mon Sep 17 00:00:00 2001
From: Han Xu <han.xu@nxp.com>
Date: Thu, 12 Oct 2017 17:15:26 -0500
Subject: [PATCH 4817/5242] MLK-16571-5: arm: dts: i.MX7ULP LPSPI IPG clock
 change

commit  4116ac9885007b6c62d499ce8f8dbe39930637e6 from
https://source.codeaurora.org/external/imx/linux-imx.git

i.MX7ULP LPSPI also use both ipg/per clock for the module, which ipg
clock was not exposed. Add one dummy clock as ipg clock to make the
lpspi code neat and clear.

Reviewed-by: Pan Gao <pandy.gao@nxp.com>
Signed-off-by: Han Xu <han.xu@nxp.com>
Signed-off-by: Meng Li <Meng.Li@windriver.com>
---
 arch/arm/boot/dts/imx7ulp.dtsi |   10 ++++++----
 1 file changed, 6 insertions(+), 4 deletions(-)

diff --git a/arch/arm/boot/dts/imx7ulp.dtsi b/arch/arm/boot/dts/imx7ulp.dtsi
index fe6c657..0730ae7 100644
--- a/arch/arm/boot/dts/imx7ulp.dtsi
+++ b/arch/arm/boot/dts/imx7ulp.dtsi
@@ -298,8 +298,9 @@
 			compatible = "fsl,imx7ulp-spi";
 			reg = <0x40290000 0x10000>;
 			interrupts = <GIC_SPI 28 IRQ_TYPE_LEVEL_HIGH>;
-			clocks = <&clks IMX7ULP_CLK_LPSPI2>;
-			clock-names = "ipg";
+			clocks = <&clks IMX7ULP_CLK_LPSPI2>,
+				 <&clks IMX7ULP_CLK_DUMMY>;
+			clock-names = "per", "ipg";
 			assigned-clocks = <&clks IMX7ULP_CLK_LPSPI2>;
 			assigned-clock-parents = <&clks IMX7ULP_CLK_FIRC_BUS_CLK>;
 			assigned-clock-rates = <48000000>;
@@ -310,8 +311,9 @@
 			compatible = "fsl,imx7ulp-spi";
 			reg = <0x402A0000 0x10000>;
 			interrupts = <GIC_SPI 29 IRQ_TYPE_LEVEL_HIGH>;
-			clocks = <&clks IMX7ULP_CLK_LPSPI3>;
-			clock-names = "ipg";
+			clocks = <&clks IMX7ULP_CLK_LPSPI3>,
+				 <&clks IMX7ULP_CLK_DUMMY>;
+			clock-names = "per", "ipg";
 			assigned-clocks = <&clks IMX7ULP_CLK_LPSPI3>;
 			assigned-clock-parents = <&clks IMX7ULP_CLK_FIRC_BUS_CLK>;
 			assigned-clock-rates = <48000000>;
-- 
1.7.9.5

