,0,1,2,3,4,5,6,7,8,9
 US8053849B2,å.,gate dielectric layer,gate dielectric material,molybdenum,polycrystalline silicon gate,metal gate electrode,best mode,various obvious respects,first polycrystalline silicon layer,other embodiments
 US8753943B2,å.,gate dielectric layer,gate dielectric material,various obvious respects,first polycrystalline silicon layer,polycrystalline silicon gate,metal gate electrode,molybdenum,transistor engineering complexity,other embodiments
 US8445975B2,å.,gate dielectric layer,polycrystalline silicon gate,gate dielectric material,metal gate electrode,various obvious respects,molybdenum,first polycrystalline silicon layer,transistor engineering complexity,other embodiments
 US8489898B2,128b/192b/256b aes,re - encrypt bitstreams,secure samu application,execution flag,- configure debugging facilities,u.s. nonprovisional application ser,samu address space,debug management,encrypted binary boot image,secure asset management unit
 US8904190B2,host processor;a,instruction cache;a data cache;a memory interface,128b/192b/256b aes,re - encrypt bitstreams,encrypted binary boot image,execution flag,secure asset management unit,debug management,- configure debugging facilities,k)-byte page size
 US8114746B2,dielectric material 221b.,respective isolation regions 208a.,first opening defines,tri - gate transistor architecture,etch selectivity,tri - gate transistor,second gate electrodes comprises,compressive strain component,second sidewall spacer element,tri - gate transistor element
 US10085017B2,* 30+(960/16)*(544/16)*(384/8)*30)/1000000=26 m byte s,variablescaling rangepicture width1920/960picture height1088/544frame size,encoder embodiments,h.264 encoder,* 30)/1000000=282 m bytes,h.264 implementation,mbs(544/16)bytes,h.264 standards,vhsic hardware description language,uv)frame rate30bit depth1/2
 US10659796B2,encoder embodiments,h.264 encoder,variablescaling rangepicture width1920/960picture height1088/544frame size,* 30+(960/16)*(544/16)*(384/8)*30)*3/1000000=79 m bytes,* 30+(960/16)*(544/16)*(384/8)*30)/1000000=26 m bytes,mbs(544/16)bytes,h.264 implementation,* 30)/1000000=282 m bytes,h.264 standards,uv)frame rate30bit depth1/2
 US11095910B2,encoder embodiments,* 30+(960/16)*(544/16)*(384/8)*30)*3/1000000=79 m bytes,h.264 encoder,* 30+(960/16)*(544/16)*(384/8)*30)/1000000=26 m bytes,variablescaling rangepicture width1920/960picture height1088/544frame size,h.264 implementation,mbs(544/16)bytes,* 30)/1000000=282 m bytes,h.264 standards,vhsic hardware description language
 US11863769B2,variablescaling rangepicture width1920/960picture height1088/544frame size,* 30+(960/16)*(544/16)*(384/8)*30)*3/1000000=79 m bytes,* 30+(960/16)*(544/16)*(384/8)*30)/1000000=26 m bytes,mbs(544/16)bytes,encoder embodiments,* 30)/1000000=282 m bytes,h.264 encoder,h.264 implementation,h.264 standards,vhsic hardware description language
 US9619428B2,particular simd lane,particular thread processor,independent associative global data,communication infrastructure,private write space corresponds,first simd processing unit,second simd processing unit,private write space,public write space,private write spaces
 US10140123B2,first single gpr file,particular simd lane,communication infrastructure,second single gpr file,independent associative global data,private write space,particular thread processor,private write spaces,private write space corresponds,communication mediums
 US7770037B2,pwrokd signal,powerok_internal_3 signal,pwrokd output,other embodiments,de - asserted transistor q5,powerok_internal_1,qualified_powerok_1 signal,powerok_internal_2 signal,particular embodiments,pwru input
 US8719598B2,pwrokd signal,powerok_internal_3 signal,pwrokd output,de - asserted transistor q5,powerok_internal_2 signal,powerok_internal_1,other embodiments,qualified_powerok_1 signal,particular embodiments,1a-1c
 US7893503B2,first active region 405a.,second active region 205b.,subsequent short etch process,semiconductor material 413b.,first active region 305a.,appropriate sidewall spacer structure,respective epitaxial growth processes,second active region 305b.,semiconductor layer 113a,semiconductor layer 413a
 US8039335B2,second active region 205b.,first active region 405a.,subsequent short etch process,semiconductor material 413b.,first active region 305a.,respective epitaxial growth processes,appropriate sidewall spacer structure,semiconductor layer 113a,semiconductor layer 413a,semiconductor alloy 207r.
 US7741167B2,second active region 205b.,first active region 405a.,subsequent short etch process,first active region 305a.,semiconductor material 413b.,respective epitaxial growth processes,second active region 305b.,appropriate sidewall spacer structure,semiconductor layer 113a,respective spacer elements
 US10025721B2,standbywfel2 interface,mem[addr]=mem[addr][0]?((mem[addr]|op1,a.k.a . xc6 state,last page table descriptor,nirqcpu[n]/nfiqcpu[n,clrcpulowpwrpre_m1[i]=(˜cpulowpwrreq[i]|srqcpuprbreq[i]|earlyintrreq[i,srqcpuprbreq[i]=((anysrqprbval_d1|srqanycpuprbrsp)&˜srqmaskprbwakeupcpu[i])|ckexittopstate_d1,cpulowpwractive[i]&˜waitclrcpulowpwr[i]&˜clrcpulowpwrfound,nb_sysdatval assertion,other xbar->mct requests
 US10223280B2,standbywfel2 interface,mem[addr]=mem[addr][0]?((mem[addr]|opt1)&op2,a.k.a . xc6 state,last page table descriptor,nirqcpu[n]/nfiqcpu[n,clrcpulowpwrpre_m1[i]=(˜cpulowpwrreq[i]|srqcpuprbreq[i]|earlyintrreq[i,srqcpuprbreq[i]=((anysrqprbval_d1|srqanycpuprbrsp)&˜srqmaskprbwakeupcpu[i])|ckexittopstate_d1,nb_sysdatval assertion,cpulowpwractive[i]&˜waitclrcpulowpwr[i]&˜clrcpulowpwrfound,other xbar->mct requests
 US8306148B2,"continuous pilot c0,0",non - pilot channel carriers,"data carrier d1,0","data carrier d2,0",sub - carriers,a)-(c,a)(iii,"scattered pilot s12,0",guard interval remover,inserts pilot symbols
 US8625715B2,non - pilot channel carriers,"continuous pilot c0,0","data carrier d1,0",sub - carriers,guard interval remover,"scattered pilot s12,0","data carrier d2,0",inserts pilot symbols,guard interval inserter,cqi transmitter
 US8576924B2,wmv9 smoothing,sub - block vertical boundary lines,sub - block horizontal boundary lines,scratch pad=(576 bytes)×(number,sub - block boundaries,wmv9 decoding,ycbcr 4:2:0,luminance blocks,sub - blocks,wmv standards
 US7517782B2,wet chemical deposition process,corresponding current flow,wet chemical deposition processes,wet chemical deposition ambient,corresponding electrolyte solution,microstructures,non - volatile reaction products,other illustrative embodiments,desorption equilibriums,particular embodiments
 US8293641B2,sidewall portion 652s,microstructure device,sub - atmospheric cvd,material residues 104c.,sidewall portions 652s,photolithography steps,respective vias 552a,photolithography systems,openings 304a,microstructure features
 US7928004B2,microstructure device,sidewall portion 652s,sub - atmospheric cvd,material residues 104c.,sidewall portions 652s,photolithography systems,photolithography steps,respective vias 552a,openings 304a,microstructural devices
 US7719035B2,low barrier height metal silicide,rt = r1+r2+r3+r4+r5,ev. suitable metals,ev. silicide,conductive gate electrode,other desirable features,hno3hcl solution,channel mos transistor structure,metal gate electrode,metal oxide semiconductor field effect transistors
 US9378560B2,bits*64=2 kb,luminance values,computer graphics system,fetch unit boundaries,new workloads,2d bitmap image,static memory,entire uncompressed block,non - transitory computer,other embodiments
 US10510164B2,bits*64=2 kb,luminance values,new workloads,fetch unit boundaries,computer graphics system,2d bitmap image,static memory,entire uncompressed block,physical address space,non - transitory computer
 US11043010B2,bits*64=2 kb,luminance values,computer graphics system,fetch unit boundaries,entire uncompressed block,shader processor array,new workloads,non - transitory computer,static memory,non - volatile memory device
 US20210312668A1,bits*64=2 kb,luminance values,computer graphics system,fetch unit boundaries,new workloads,other embodiments,2d bitmap image,shader engine,shader program,non - volatile memory device
 US8377761B2,corresponding sidewall spacer structure,respective spacer etch processes,respective sidewall spacer structures,second spacer element,respective metal silicide region,respective spacer structure,individual spacer elements,sacrificial spacer elements,respective sidewall structure,sidewall spacer structures
 US7943442B2,corresponding sidewall spacer structure,respective spacer etch processes,respective sidewall spacer structures,second spacer element,respective metal silicide region,respective spacer structure,individual spacer elements,etch techniques,sacrificial spacer elements,pre - amorphization implants
 US8730758B2,first phase interpolator,field embodiments,other embodiments,communication infrastructure,exemplary write timing diagram,non - write mode,transmits data,communication mediums,second phase interpolator,other available programming
 US9192052B2,brian e. longhenry,exemplary conductive traces,serial attached small computer system interface,other embodiments,jason r. talbert,second conductive traces,andrew w. steinbach jeff h. gruger,non - volatile storage elements,peripheral component interconnect express,first conductive traces
 US9508408B2,field embodiments,communication infrastructure,transmits data,other embodiments,exemplary write timing diagram,non - write mode,communication mediums,circuit capture tools,time write clock,nanotochnological storage devices
 US8867216B2,exemplary conductive traces,other embodiments,serial attached small computer system interface,peripheral component interconnect express,second conductive traces,non - volatile storage elements,particular embodiment,first conductive traces,serial bus communication links,readable descriptive form
 US10019365B2,other suitable execution unit,vhsic hardware description language,non - contiguous virtual address,m≤n. range coalescing,last level page translation lookaside buffer,non - speculative instruction execution,adaptive range profiler,entire value space,redundant memory mappings store translation information,readable descriptive form
 US10387315B2,exemplary non - uniform memory access processing system,direct memory access transfer completes,non - uniform memory access page placement decisions,other cache coherence mechanism,vhsic hardware description language,non - uniform memory access processing system,traffic profiler node hierarchy diagram,non - uniform memory access system,readable descriptive form,electronic design interchange format
 US7586153B2,selective anisotropic etch processes,pre - amorphized portion 221a,appropriate anisotropic etch recipes,corresponding semiconductor layer,non - strained semiconductor layer,subsequent anisotropic etch process,local dopant incorporation,selective anisotropic etch process,other embodiments,particular embodiments
 US8305380B2,other gpu(s,sub - operational power state,resource manager module,other embodiments,operational embodiments,non - transitory computer,first graphics processor comprises,sub - operational power states,more processing device,computer systems
 US9065722B2,inter - die interconnects,such inter - die interconnects,system bios,intra - die interconnects,invalidation request,routing logics,network router,interposer metal layers,inter - device link,corresponding inter - device link
 US9825843B2,inter - die interconnects,second die comprises,system bios,such inter - die interconnects,network router,intra - die interconnects,interposer metal layers,invalidation request,inter - device link,following example message traffic
 US7863171B2,different sidewall spacer element,pre - amorphization implantation,pre - amorphization implant process,second device region 250m.,pre - amorphization implantation process,device region 250m.,pre - amorphized areas,non - doping light atomic species 111b.,second device regions 250l,other soi manufacturing processes
 US7772077B2,solid phase epitaxial re - growth,second amorphous region,compressive intrinsic stress,crystalline semiconductor material,non - doping element,electrical insulation,first amorphous region,etchant,furnace annealing process,photolithography
 US7902599B2,tac. metal gate layer,polycrystalline silicon layer,bandedge threshold voltages,convenient contact point,etch stop features,conductive gate electrode,pre - oxidizing function,bandedge voltage thresholds,other desirable features,etch stop feature
 US8854381B2,i. overview embodiments,latency 3d engine 202e. multiplexer,v. example computer implementation embodiments,e. memory system memory system,scheduling shader programs,th command buffer 420n. tasks,efficient access,second background engine 202b,second application 402b,first processing task 330a
 US7723192B2,tac. metal gate layer,convenient contact point,conductive gate electrode,pre - oxidizing function,polycrystalline silicon layer,etch stop features,dopant types,particular etchant,tetra - ethyl orthosilicate,other desirable features
 US9437561B2,non - contact mask,first conductive vias,intermediary conductor structure,non - contact,particular electronic circuit board functionality,exploded pictorial view,particular electronic functionality,other storage medium,interlevel dielectric,other interconnect structures
 US11469212B2,non - contact mask,first conductive vias,intermediary conductor structure,non - contact,particular electronic circuit board functionality,exploded pictorial view,particular electronic functionality,0001]this application,other storage medium,interlevel dielectric
 US20230031099A1,non - contact mask,first conductive vias,intermediary conductor structure,non - contact,particular electronic circuit board functionality,exploded pictorial view,particular electronic functionality,other storage medium,interlevel dielectric,non - transient computer
 US8554686B2,non - transitory recordable storage medium,next boot loader device,anti - hack protection,operating system files,executes software,personal internet communication device,particular web server,particular web page,local data transport system,information management capability
 US8487943B2,display interface 54′. graphics subsystem,amd inc. umd proxy components,display driver loader 218′. loader 218′,high speed bus 20′. graphics subsystem,wdm http://msdn2.microsoft.com/en-us/library/aa490246.aspx,memory 14′. display interface,display loader module 218′,wddm umd component,graphics subsystem 40′.,display interface 74′
 US8373709B2,slave gpu 702b.,separate operation gpu0305a,non - pcie ® signals,gpu0305a ranges,relevant circuitry,normal peripheral interconnect bus,endpoints ep0406a,conventional multi - gpu systems,pcie ® x16 slot,x16 pcie ® connector
 US20180314670A1,slave gpu 702b.,separate operation gpu0 305a,non - pcie ® signals,normal peripheral interconnect bus,relevant circuitry,endpoint ep0 206a,gpu 702b.,pcie ® x16 slot,conventional multi - gpu systems,other embodiments
 US10467178B2,slave gpu 702b.,non - pcie ® signals,separate operation gpu0305a,normal peripheral interconnect bus,gpu0305a ranges,relevant circuitry,endpoints ep0406a,other similar peripheral interconnect bus,pcie lanes,other embodiments
 US8836700B2,particular gpu pipeline,typical gpu pipeline implementation,communication infrastructure,circuit capture tools,geometry shader operations,vertex shader,z - space,tessellation engine202,communication mediums,other embodiments
 US10060955B2,calibration logic modifies,calibration logic bypasses,calibration logic,calibration signal,second voltage comprises,different consumer product power supplies,scan tester,particular embodiments,t = t3,microelectromechanical systems
 US7791102B2,pf. sensing circuit,well esd protection device,vpad = vesd100+iresd100,p+-type anode region,first pn junction diode,p+ anode region,prior art esd protection device,other esd protection circuits,first esd protection device,protection devices
 US8124473B2,polycrystalline silicon layer,conductive metal nitride layer,conductive gate electrode,titanium nitride layer,conventional ild layer,oxidizing ambient,thick metal silicide layer,conventional contact plug technology,interconnect metallization,metal nitride layer
 US9535849B2,memory controller 18a-18b,processing node 60a.,processing nodes 60a-60b,memory controllers 18a-18b.,amd64 ™ instruction set architectures,tablertptr address,pml3/2 page table,pagetablertptr address,system 10a,processing node 60b.
 US8161209B2,w)+d request paths,respective host bridge buses 405a,direct memory access engine,physical local memory address.2,host pcie ® interface,gpu system,semaphore signal command)3,bif map pcie ® space addresses,host pcie ® interfaces,cpl data
 US7734873B2,second level-1 cache,first level-1 cache,additional level-2 caches,execution unit,programmable roms,other embodiments,execution,cache controller,physical memory address space,access request
 US10284861B2,destpel=∑y=0vscl_ratio⁢∑x=0hscl_ratio⁢p⁡[y]⁡[x]*xportion*yportion,p[y][x,yportion,bilinear interpolation module,local ram,other non - volatile memory device,non - transitory storage medium,second memory comprises,nearest top integer pixel,pixel mcu
 US8288756B2,first layer abuts,conventional planar gate structures,embodiment example,patterned nitride layer,particular embodiments,u.s. patent application publication no .,photoresist layer,u.s. pat,multi - gate fet,adjacent first layer
 US8815658B2,embodiment example,u.s. patent application publication no .,first layer comprises,co - pending application u.s. ser,patterned nitride layer,particular embodiments,photoresist layer,multi - gate fet,conventional planar gate structures,u.s. pat
 US9971708B2,new datatimestamp_disjointd3d10_ddi_query_data_timestamp_disjointreturn,new data ford3d11_ddi_query_data_pipeline_staticseach field,outputstructso_overflow_predicateboolor,truepipeline_statsd3d10_ddi_query_data_pipeline_statics,dgpu.handle migration,readable non - transitory medium,other detachable graphics profile solutions,new dataocclusion_predicateboolor,detachable graphics systems,gpu device
 US10503669B2,igpu.for apu,new datatimestamp_disjointd3d10_ddi_query_data_timestamp_disjointreturn,apu;}if,new gpu”.2.if,signaled.3.for dgpu,output structso_overflow_predicateboolor,query wasn'tsignaled.i,dgpu.handle migration,truepipeline_statsd3d10_ddi_query_data_pipeline_statics,readable non - transitory medium
 US11194740B2,new datatimestamp_disjointd3d10_ddi_query_data_timestamp_disjointreturn,output structso_overflow_predicateboolor,truepipeline_statsd3d10_ddi_query_data_pipeline_statics,dgpu.handle migration,readable non - transitory medium,new dataso_overflow_predicate_-stream#>= counter_device_dependdefined,other detachable graphics profile solutions,detachable graphics systems,px multi - gpu solution,gpu device
 US11726926B2,igpu.for apu,graphics scheduler contextson dgpu;if,apu;}if,output structso_overflow_predicateboolor,new datatimestamp_disjointd3d10_ddi_query_data,new dataso_overflow_predicate,query wasn'tsignaled.i,dgpu.handle migration,readable non - transitory medium,other detachable graphics profile solutions
 US20230393995A1,outputstructso_overflow_predicateboolor,new datatimestamp_disjointd3d10_ddi_query_data_time,structline_staticsso_statsd3d10_ddi_query_data_so_staticsadd,new dataso_overflow_predi,dgpu.handle migration,ihvcounter_device_de,truepipeline_statsd3d10_ddi_query_data_pipe,other detachable graphics profile solutions,readable non - transitory medium,new data forline_statics
 US8615637B2,programming model,non - transitory computer,operational embodiments,execution engine,processing environments,same address processing unit,ddr3 ram memory,gpu 104,stored information,relevant art(s
 US8264020B2,second channel sub - region 103b,conventional body contact technologies,sub - atmospheric cvd,second spacer structure,contact element 229p,illustrative semiconductor device,double channel transistor 200n.,contact element 229n,corresponding base doping,illustrative memory cell
 US8183096B2,conventional body contact technologies,sub - atmospheric cvd,contact element 229p,illustrative semiconductor device,second channel sub - region 103b,corresponding base doping,corresponding metal silicide 214a,contact element 229n,illustrative memory cell,efficient contact regime
 US9466900B1,aforementioned individual lga contacts,exploded pictorial view,other embodiments,package interconnects,sub - flanges,directions a,other footprints,b.,conventional lga socket,frame member
 US10389053B2,aforementioned individual lga contacts,exploded pictorial view,other embodiments,0001]this application,sub - flanges,package interconnects,directions a,other footprints,conventional lga socket,b.
 US9946646B2,associative caches,other non - volatile memory device,non - transitory storage medium,valid bit history associates,non - transitory computer,valid bit history,lower level caches,particular embodiments,solid state storage devices,eda
 US10289567B2,0001]the presentation application,associative caches,other non - volatile memory device,non - transitory storage medium,valid bit history associates,conventional memory sub - systems,valid bit history,non - transitory computer,particular embodiments,solid state storage devices
 US8034669B2,compressive strain component,corresponding transistor elements,uniaxial compressive strain component,illustrative semiconductor device,compressive strain level,first transistor 200a.,uniaxial tensile strain component,other illustrative embodiments,inverters 152a,crystalline semiconductor material
 US10158530B2,executes software services,x_in port,latency supercomputer interconnect,storage host bus adapters,other location identifier,f({sj,z_in port,execute software services,systemverilog hdl,more fabric interconnects
 US9679345B2,"height=""0.3ex""/>⁢0,gfxtimegpu⁢<mspace width=""0.3em","height=""0.3ex""/>⁢1,sdmatime}equation⁢<mspace",software compositing suffers micro -,"height=""0.8ex""/>⁢1","t = tbottleneck2=12⁢max⁢{gfxtimegpu⁢<mspace width=""0.3em",micro - stuttering issue,tgfx = gfxtimegpu0,cross - gpu resource transfers,several recent frames,non - present ddis
 US10013240B2,c>>1);}storetocrctable(c,i3}for(int index=0,configurable value,edram,resultvalbytej2 = j1,for(int byte=0,typical rmt systems,same global identifier,other non - volatile memory device,larger configurable values
 US7716501B2,particular embodiments,+ /−15 %,+ /−10 %,non - volatile storage,time increase offer,lower performance level,performance monitoring module,+ /−5 % clocks speed variance,actual production yield,actual yield rate
 US9934551B2,anti - aliased image rendering,anti - aliased image,respective anti - aliased samples,anti - aliased images,method300 returns,multisampled anti - aliased render target,edram,gpu memory,anti - aliased samples,multisampled samples
 US10283437B2,first interconnect pattern,wide inserts 138b.,more photolithographic sub - processes,chemical mechanical polishing procedure,first mask pattern 502′,wide inserts 162b. selection,first mask pattern 601′,particular photoresist layer,inserts 138a,second mask pattern 602′.
 US8030148B2,specified target height 103t. fig,initial height 103h. fig,strain component 103v. fig,compressive strain component,compressive stress component,tensile biaxial strain,residual layer 103r,first dielectric material 109a,active region 103a.,first process 105a
 US9025899B2,other termination conditions,solid state drive,original uncompressed data,original region,best settings,non - transitory computer,different subregions,other embodiments,other intermediary data,haptic feedback device
 US9848192B2,other termination conditions,original uncompressed data,other intermediary data,solid state drive,different subregions,original region,best settings,second selecting code segment,haptic feedback device,non - transitory computer
 US10659784B2,other termination conditions,original region,original uncompressed data,solid state drive,best settings,second selecting code segment,different subregions,sub - regions,other embodiments,non - transitory computer
 US11503295B2,other termination conditions,original region,solid state drive,best settings,original uncompressed data,second selecting code segment,other intermediary data,non - transitory computer,transformation quantization settings,other embodiments
 US20230070744A1,other termination conditions,original uncompressed data,solid state drive,original region,different subregions,second selecting code segment,best settings,non - transitory computer,other intermediary data,other embodiments
 US9792448B2,encryption module stores,other non - volatile memory device,direct memory access requests,non - secure memory access requests,non - secure memory request,secure memory access request,secure memory access requests,vm tag value,vm tag values,solid state storage devices
 US10152602B2,non - automatic exit process,processor loads hypervisor state information,non - automatic exit conditions,non - automatic exit condition,direct memory access requests,other non - volatile memory device,vm owner encrypts,secure memory access requests,particular embodiments,virtual machine control block
 US8716124B2,local interconnects 68a.,mandrel spacer widths,etch selectivity,local interconnect route,etch parameters,local interconnect layer,local interconnect 68c,local interconnects 144a,local interconnect 144c,more insulating mandrels
 US9006834B2,mandrel spacer widths,etch selectivity,local interconnects 68a.,local interconnect route,etch parameters,local interconnect 68c,local interconnects 144a,local interconnect 144c,local interconnect layer,more insulating mandrels
 US10152772B2,5× sub - pixel sampling pattern,post - processing anti - aliasing filter,post - processing anti - aliasing algorithm,4× sub - pixel sampling pattern surface,hybrid anti - aliasing scheme,shader units 205a,4× sub - pixel sampling pattern,anti - aliased image,hybrid anti - aliasing schemes,sub - pixel sampling pattern surface
 US10354365B2,5× sub - pixel sampling pattern,post - processing anti - aliasing filter,post - processing anti - aliasing comprises,post - processing anti - aliasing algorithm,4× sub - pixel sampling pattern surface,hybrid anti - aliasing scheme,4× sub - pixel sampling pattern,shader units 205a,anti - aliased image,hybrid anti - aliasing resolve operation
 US10956044B2,separate dram read operations,profiled dram timing parameters,scheduling memory accesses,dram architectures,good tcl value,dram row buffer,clock cycle t6,stored data,configurable trigger timers,profiled value trcdy=4
 US11474703B2,separate dram read operations,profiled dram timing parameters,scheduling memory accesses,dram architectures,good tcl value,systemverilog hdl,dram row buffer,clock cycle t6,configurable trigger timers,stored data
 US20230142598A1,separate dram read operations,good tcl value,profiled dram timing parameters,dram architectures,profiled value trcdy=4,pre - determined interval,scheduling memory accesses,clock cycle t6,systemverilog hdl,configurable trigger timers
 US8726139B2,following pattern:01010101,n. host system,pattern:[0034]10101010,next data dq byte,readable storage medium encoding instructions thereon,control lines,single byte,udqm pin masks data input,other embodiments,relevant art(s
