# compile vhdl design source files
vhdl xil_defaultlib  "../../../project_2.srcs/sources_1/imports/lab_2/FULL_ADDER.vhd"

# Do not sort compile order
nosort
