[04/18 22:22:46      0s] 
[04/18 22:22:46      0s] Cadence Innovus(TM) Implementation System.
[04/18 22:22:46      0s] Copyright 2018 Cadence Design Systems, Inc. All rights reserved worldwide.
[04/18 22:22:46      0s] 
[04/18 22:22:46      0s] Version:	v18.10-p002_1, built Tue May 29 19:19:55 PDT 2018
[04/18 22:22:46      0s] Options:	
[04/18 22:22:46      0s] Date:		Sun Apr 18 22:22:46 2021
[04/18 22:22:46      0s] Host:		ensc-esil-01 (x86_64 w/Linux 3.10.0-1127.el7.x86_64) (4cores*8cpus*Intel(R) Core(TM) i7-4770S CPU @ 3.10GHz 8192KB)
[04/18 22:22:46      0s] OS:		CentOS Linux release 7.8.2003 (Core)
[04/18 22:22:46      0s] 
[04/18 22:22:46      0s] License:
[04/18 22:22:47      0s] 		invs	Innovus Implementation System	18.1	checkout succeeded
[04/18 22:22:47      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[04/18 22:22:49      0s] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libddbase_sh.so: undefined symbol: _ZTIN12OpenAccess_419oaVersionedObserverINS_12oaLibDefListELj1EEE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	OA features will be disabled in this session.

@(#)CDS: Innovus v18.10-p002_1 (64bit) 05/29/2018 19:19 (Linux 2.6.18-194.el5)
[04/18 22:23:03      9s] @(#)CDS: NanoRoute 18.10-p002_1 NR180522-1057/18_10-UB (database version 2.30, 418.7.1) {superthreading v1.46}
[04/18 22:23:03      9s] @(#)CDS: AAE 18.10-p004 (64bit) 05/29/2018 (Linux 2.6.18-194.el5)
[04/18 22:23:03      9s] @(#)CDS: CTE 18.10-p003_1 () May 15 2018 10:23:07 ( )
[04/18 22:23:03      9s] @(#)CDS: SYNTECH 18.10-a012_1 () Apr 19 2018 01:27:21 ( )
[04/18 22:23:03      9s] @(#)CDS: CPE v18.10-p005
[04/18 22:23:03      9s] @(#)CDS: IQRC/TQRC 18.1.1-s118 (64bit) Fri Mar 23 17:23:45 PDT 2018 (Linux 2.6.18-194.el5)
[04/18 22:23:03      9s] @(#)CDS: OA 22.50-p083 Tue Jan  2 17:02:41 2018
[04/18 22:23:03      9s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[04/18 22:23:03      9s] @(#)CDS: RCDB 11.13
[04/18 22:23:03      9s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_1228_ensc-esil-01_escmc27_KclLlo.

[04/18 22:23:03      9s] Change the soft stacksize limit to 0.2%RAM (31 mbytes). Set global soft_stack_size_limit to change the value.
[04/18 22:23:05     10s] 
[04/18 22:23:05     10s] **INFO:  MMMC transition support version v31-84 
[04/18 22:23:05     10s] 
[04/18 22:23:05     10s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[04/18 22:23:05     10s] <CMD> suppressMessage ENCEXT-2799
[04/18 22:23:05     10s] <CMD> win
[04/18 22:23:35     12s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[04/18 22:23:35     12s] <CMD> suppressMessage ENCEXT-2799
[04/18 22:23:35     12s] <CMD> win
[04/18 22:23:35     12s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[04/18 22:23:35     12s] <CMD> set conf_qxconf_file NULL
[04/18 22:23:35     12s] <CMD> set conf_qxlib_file NULL
[04/18 22:23:35     12s] <CMD> set defHierChar /
[04/18 22:23:35     12s] <CMD> set distributed_client_message_echo 1
[04/18 22:23:35     12s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[04/18 22:23:35     12s] <CMD> set enc_enable_print_mode_command_reset_options 1
[04/18 22:23:35     12s] <CMD> set init_gnd_net VSS
[04/18 22:23:35     12s] <CMD> set init_lef_file {/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.lef ../syn_045/lib/aesbuffer.lef ../vhdl/SRAM_Lib/SRAM.lef}
[04/18 22:23:35     12s] <CMD> set init_mmmc_file ensc450.view
[04/18 22:23:35     12s] <CMD> set init_pwr_net VDD
[04/18 22:23:35     12s] <CMD> set init_top_cell ensc450
[04/18 22:23:35     12s] <CMD> set init_verilog inputs/ensc450.ref.v
[04/18 22:23:35     12s] <CMD> set latch_time_borrow_mode max_borrow
[04/18 22:23:35     12s] <CMD> set pegDefaultResScaleFactor 1
[04/18 22:23:35     12s] <CMD> set pegDetailResScaleFactor 1
[04/18 22:23:35     12s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[04/18 22:23:35     12s] <CMD> set soft_stack_size_limit 31
[04/18 22:23:35     12s] <CMD> suppressMessage -silent GLOBAL-100
[04/18 22:23:35     12s] <CMD> unsuppressMessage -silent GLOBAL-100
[04/18 22:23:35     12s] <CMD> suppressMessage -silent GLOBAL-100
[04/18 22:23:35     12s] <CMD> unsuppressMessage -silent GLOBAL-100
[04/18 22:23:35     12s] **WARN: (IMPUDM-33):	Global variable "timing_enable_default_delay_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[04/18 22:23:35     13s] <CMD> suppressMessage -silent GLOBAL-100
[04/18 22:23:35     13s] <CMD> unsuppressMessage -silent GLOBAL-100
[04/18 22:23:35     13s] **WARN: (IMPUDM-33):	Global variable "timing_enable_default_delay_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[04/18 22:23:35     13s] <CMD> suppressMessage -silent GLOBAL-100
[04/18 22:23:35     13s] <CMD> unsuppressMessage -silent GLOBAL-100
[04/18 22:23:35     13s] <CMD> set timing_enable_default_delay_arc 1
[04/18 22:23:35     13s] <CMD> init_design
[04/18 22:23:35     13s] **ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.

**ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.
#% Begin Load MMMC data ... (date=04/18 22:23:35, mem=413.0M)
[04/18 22:23:35     13s] #% End Load MMMC data ... (date=04/18 22:23:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=413.2M, current mem=413.2M)
[04/18 22:23:35     13s] 
[04/18 22:23:35     13s] Loading LEF file /CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.lef ...
[04/18 22:23:35     13s] Set DBUPerIGU to M2 pitch 380.
[04/18 22:23:35     13s] 
[04/18 22:23:35     13s] Loading LEF file ../syn_045/lib/aesbuffer.lef ...
[04/18 22:23:35     13s] 
[04/18 22:23:35     13s] Loading LEF file ../vhdl/SRAM_Lib/SRAM.lef ...
[04/18 22:23:35     13s] 
[04/18 22:23:35     13s] viaInitial starts at Sun Apr 18 22:23:35 2021
viaInitial ends at Sun Apr 18 22:23:35 2021
Loading view definition file from ensc450.view
[04/18 22:23:35     13s] Reading nangate45nm_ls timing library '/ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib' ...
[04/18 22:23:35     13s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X1' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
[04/18 22:23:35     13s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X2' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
[04/18 22:23:35     13s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X4' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
[04/18 22:23:35     13s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X1' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
[04/18 22:23:35     13s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X2' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
[04/18 22:23:35     13s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X4' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
[04/18 22:23:35     13s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X1' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
[04/18 22:23:35     13s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X2' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
[04/18 22:23:35     13s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X4' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
[04/18 22:23:35     13s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X1' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
[04/18 22:23:35     13s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X2' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
[04/18 22:23:35     13s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X4' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
[04/18 22:23:35     13s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X1' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
[04/18 22:23:35     13s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X2' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
[04/18 22:23:35     13s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X4' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
[04/18 22:23:35     13s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X1' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
[04/18 22:23:35     13s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X2' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
[04/18 22:23:35     13s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X4' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
[04/18 22:23:35     13s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X1' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
[04/18 22:23:35     13s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X2' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
[04/18 22:23:35     13s] Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[04/18 22:23:35     13s] Read 134 cells in library 'NangateOpenCellLibrary' 
[04/18 22:23:35     13s] Reading nangate45nm_ls timing library '/local-scratch/localhome/escmc27/ensc450/Project/ensc450_system/vhdl/AES_Lib/aesbuffer_slow.lib' ...
[04/18 22:23:35     13s] Read 1 cells in library 'aesbuffer' 
[04/18 22:23:35     13s] Reading nangate45nm_ls timing library '/local-scratch/localhome/escmc27/ensc450/Project/ensc450_system/vhdl/SRAM_Lib/SRAM.lib' ...
[04/18 22:23:35     13s] **WARN: (TECHLIB-1177):	'index_2' defined in 'lu_table_template' group should have at least '2' float values. This may lead to undesirable analysis results. (File /local-scratch/localhome/escmc27/ensc450/Project/ensc450_system/vhdl/SRAM_Lib/SRAM.lib, Line 37)
[04/18 22:23:35     13s] Read 1 cells in library 'SRAM' 
[04/18 22:23:35     13s] *** End library_loading (cpu=0.00min, real=0.00min, mem=20.0M, fe_cpu=0.22min, fe_real=0.82min, fe_mem=593.2M) ***
[04/18 22:23:35     13s] #% Begin Load netlist data ... (date=04/18 22:23:35, mem=427.5M)
[04/18 22:23:35     13s] *** Begin netlist parsing (mem=593.2M) ***
[04/18 22:23:35     13s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SRAM' is defined in LEF but not in the timing library.
[04/18 22:23:35     13s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SRAM' is defined in LEF but not in the timing library.
[04/18 22:23:35     13s] Created 136 new cells from 3 timing libraries.
[04/18 22:23:35     13s] Reading netlist ...
[04/18 22:23:35     13s] Backslashed names will retain backslash and a trailing blank character.
[04/18 22:23:35     13s] Reading verilog netlist 'inputs/ensc450.ref.v'
[04/18 22:23:35     13s] 
[04/18 22:23:35     13s] *** Memory Usage v#1 (Current mem = 593.242M, initial mem = 259.465M) ***
[04/18 22:23:35     13s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=593.2M) ***
[04/18 22:23:35     13s] #% End Load netlist data ... (date=04/18 22:23:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=433.8M, current mem=433.8M)
[04/18 22:23:35     13s] Set top cell to ensc450.
[04/18 22:23:36     13s] Hooked 136 DB cells to tlib cells.
[04/18 22:23:36     13s] Starting recursive module instantiation check.
[04/18 22:23:36     13s] No recursion found.
[04/18 22:23:36     13s] Building hierarchical netlist for Cell ensc450 ...
[04/18 22:23:36     13s] *** Netlist is unique.
[04/18 22:23:36     13s] Setting Std. cell height to 2800 DBU (smallest netlist inst).
[04/18 22:23:36     13s] ** info: there are 151 modules.
[04/18 22:23:36     13s] ** info: there are 3079 stdCell insts.
[04/18 22:23:36     13s] ** info: there are 2 macros.
[04/18 22:23:36     13s] 
[04/18 22:23:36     13s] *** Memory Usage v#1 (Current mem = 633.668M, initial mem = 259.465M) ***
[04/18 22:23:36     13s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[04/18 22:23:36     13s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[04/18 22:23:36     13s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[04/18 22:23:36     13s] Set Default Net Delay as 1000 ps.
[04/18 22:23:36     13s] Set Default Net Load as 0.5 pF. 
[04/18 22:23:36     13s] Set Default Input Pin Transition as 0.1 ps.
[04/18 22:23:36     13s] Extraction setup Started 
[04/18 22:23:36     13s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[04/18 22:23:36     13s] Reading Capacitance Table File /CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/captables/NCSU_FreePDK_45nm.capTbl ...
[04/18 22:23:36     13s] Cap table was created using Encounter 08.10-p004_1.
[04/18 22:23:36     13s] Process name: master_techFreePDK45.
[04/18 22:23:36     13s] Importing multi-corner RC tables ... 
[04/18 22:23:36     13s] Summary of Active RC-Corners : 
[04/18 22:23:36     13s]  
[04/18 22:23:36     13s]  Analysis View: ensc450_av
[04/18 22:23:36     13s]     RC-Corner Name        : nangate45nm_caps
[04/18 22:23:36     13s]     RC-Corner Index       : 0
[04/18 22:23:36     13s]     RC-Corner Temperature : 125 Celsius
[04/18 22:23:36     13s]     RC-Corner Cap Table   : '/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/captables/NCSU_FreePDK_45nm.capTbl'
[04/18 22:23:36     13s]     RC-Corner PreRoute Res Factor         : 1
[04/18 22:23:36     13s]     RC-Corner PreRoute Cap Factor         : 1
[04/18 22:23:36     13s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[04/18 22:23:36     13s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[04/18 22:23:36     13s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[04/18 22:23:36     13s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[04/18 22:23:36     13s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[04/18 22:23:36     13s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[04/18 22:23:36     13s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[04/18 22:23:36     13s] Updating RC grid for preRoute extraction ...
[04/18 22:23:36     13s] Initializing multi-corner capacitance tables ... 
[04/18 22:23:36     13s] Initializing multi-corner resistance tables ...
[04/18 22:23:36     13s] *Info: initialize multi-corner CTS.
[04/18 22:23:36     13s] Reading timing constraints file 'inputs/ensc450.sdc' ...
[04/18 22:23:36     13s] Current (total cpu=0:00:13.6, real=0:00:50.0, peak res=571.3M, current mem=571.1M)
[04/18 22:23:36     13s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File inputs/ensc450.sdc, Line 8).
[04/18 22:23:36     13s] 
[04/18 22:23:36     13s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File inputs/ensc450.sdc, Line 44).
[04/18 22:23:36     13s] 
[04/18 22:23:36     13s] INFO (CTE): Reading of timing constraints file inputs/ensc450.sdc completed, with 2 WARNING
[04/18 22:23:36     13s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=610.0M, current mem=610.0M)
[04/18 22:23:36     13s] Current (total cpu=0:00:13.7, real=0:00:50.0, peak res=610.0M, current mem=610.0M)
[04/18 22:23:36     13s] Creating Cell Server ...(0, 1, 1, 1)
[04/18 22:23:36     13s] Summary for sequential cells identification: 
[04/18 22:23:36     13s]   Identified SBFF number: 16
[04/18 22:23:36     13s]   Identified MBFF number: 0
[04/18 22:23:36     13s]   Identified SB Latch number: 0
[04/18 22:23:36     13s]   Identified MB Latch number: 0
[04/18 22:23:36     13s]   Not identified SBFF number: 0
[04/18 22:23:36     13s]   Not identified MBFF number: 0
[04/18 22:23:36     13s]   Not identified SB Latch number: 0
[04/18 22:23:36     13s]   Not identified MB Latch number: 0
[04/18 22:23:36     13s]   Number of sequential cells which are not FFs: 13
[04/18 22:23:36     13s] Total number of combinational cells: 99
[04/18 22:23:36     13s] Total number of sequential cells: 29
[04/18 22:23:36     13s] Total number of tristate cells: 6
[04/18 22:23:36     13s] Total number of level shifter cells: 0
[04/18 22:23:36     13s] Total number of power gating cells: 0
[04/18 22:23:36     13s] Total number of isolation cells: 0
[04/18 22:23:36     13s] Total number of power switch cells: 0
[04/18 22:23:36     13s] Total number of pulse generator cells: 0
[04/18 22:23:36     13s] Total number of always on buffers: 0
[04/18 22:23:36     13s] Total number of retention cells: 0
[04/18 22:23:36     13s] List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
[04/18 22:23:36     13s] Total number of usable buffers: 9
[04/18 22:23:36     13s] List of unusable buffers:
[04/18 22:23:36     13s] Total number of unusable buffers: 0
[04/18 22:23:36     13s] List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
[04/18 22:23:36     13s] Total number of usable inverters: 6
[04/18 22:23:36     13s] List of unusable inverters:
[04/18 22:23:36     13s] Total number of unusable inverters: 0
[04/18 22:23:36     13s] List of identified usable delay cells:
[04/18 22:23:36     13s] Total number of identified usable delay cells: 0
[04/18 22:23:36     13s] List of identified unusable delay cells:
[04/18 22:23:36     13s] Total number of identified unusable delay cells: 0
[04/18 22:23:36     13s] Creating Cell Server, finished. 
[04/18 22:23:36     13s] 
[04/18 22:23:36     13s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[04/18 22:23:36     13s] Deleting Cell Server ...
[04/18 22:23:36     13s] 
[04/18 22:23:36     13s] *** Summary of all messages that are not suppressed in this session:
[04/18 22:23:36     13s] Severity  ID               Count  Summary                                  
[04/18 22:23:36     13s] WARNING   IMPVL-159            2  Pin '%s' of cell '%s' is defined in LEF ...
[04/18 22:23:36     13s] ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
[04/18 22:23:36     13s] ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
[04/18 22:23:36     13s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[04/18 22:23:36     13s] WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
[04/18 22:23:36     13s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[04/18 22:23:36     13s] WARNING   TECHLIB-1177         1  'index_%d' defined in '%s' group should ...
[04/18 22:23:36     13s] *** Message Summary: 25 warning(s), 2 error(s)
[04/18 22:23:36     13s] 
[04/18 22:24:30     18s] <CMD> setPlaceMode -fp true
[04/18 22:24:30     18s] <CMD> place_design
[04/18 22:24:30     18s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 407, percentage of missing scan cell = 0.00% (0 / 407)
[04/18 22:24:30     18s] *** Starting placeDesign default flow ***
[04/18 22:24:30     18s] *** Start deleteBufferTree ***
[04/18 22:24:30     18s] Info: Detect buffers to remove automatically.
[04/18 22:24:30     18s] Analyzing netlist ...
[04/18 22:24:30     18s] Updating netlist
[04/18 22:24:31     18s] AAE DB initialization (MEM=854.184 CPU=0:00:00.1 REAL=0:00:01.0) 
[04/18 22:24:31     18s] siFlow : Timing analysis mode is single, using late cdB files
[04/18 22:24:31     18s] Start AAE Lib Loading. (MEM=854.184)
[04/18 22:24:31     18s] End AAE Lib Loading. (MEM=874.262 CPU=0:00:00.0 Real=0:00:00.0)
[04/18 22:24:31     18s] 
[04/18 22:24:31     18s] *summary: 39 instances (buffers/inverters) removed
[04/18 22:24:31     18s] *** Finish deleteBufferTree (0:00:00.3) ***
[04/18 22:24:31     18s] Enhanced MH flow has been turned off for floorplan mode.
[04/18 22:24:31     18s] Deleted 0 physical inst  (cell - / prefix -).
[04/18 22:24:31     18s] **WARN: (IMPSP-157):	Macro 'my_Mem' is not placed within core boundary.
[04/18 22:24:31     18s] Type 'man IMPSP-157' for more detail.
[04/18 22:24:31     18s] **WARN: (IMPSP-157):	Macro 'my_aes' is not placed within core boundary.
[04/18 22:24:31     18s] Type 'man IMPSP-157' for more detail.
[04/18 22:24:31     18s] Extracting standard cell pins and blockage ...... 
[04/18 22:24:31     18s] Pin and blockage extraction finished
[04/18 22:24:31     18s] Extracting macro/IO cell pins and blockage ...... 
[04/18 22:24:31     18s] Pin and blockage extraction finished
[04/18 22:24:31     18s] *** Starting "NanoPlace(TM) placement v#1 (mem=874.3M)" ...
[04/18 22:24:31     18s] No user-set net weight.
[04/18 22:24:31     18s] no activity file in design. spp won't run.
[04/18 22:24:31     18s] Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=fp 
[04/18 22:24:31     18s] Scan chains were not defined.
[04/18 22:24:31     18s] #std cell=3040 (0 fixed + 3040 movable) #block=2 (2 floating + 0 preplaced)
[04/18 22:24:31     18s] #ioInst=0 #net=3516 #term=11439 #term/net=3.25, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=102
[04/18 22:24:31     18s] stdCell: 3040 single + 0 double + 0 multi
[04/18 22:24:31     18s] Total standard cell length = 3.8133 (mm), area = 0.0053 (mm^2)
[04/18 22:24:31     18s] OPERPROF: Starting SiteArrayInit at level 1, MEM:874.3M
[04/18 22:24:31     18s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:874.3M
[04/18 22:24:31     18s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:874.3M
[04/18 22:24:31     18s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:874.3M
[04/18 22:24:31     18s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:874.3M
[04/18 22:24:31     18s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/18 22:24:31     18s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:874.3M
[04/18 22:24:31     18s] SiteArray: one-level site array dimensions = 188 x 1389
[04/18 22:24:31     18s] SiteArray: use 1,044,528 bytes
[04/18 22:24:31     18s] SiteArray: current memory after site array memory allocatiion 874.3M
[04/18 22:24:31     18s] SiteArray: FP blocked sites are writable
[04/18 22:24:31     18s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:874.3M
[04/18 22:24:31     18s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:874.3M
[04/18 22:24:31     18s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:874.3M
[04/18 22:24:31     18s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.000, REAL:0.002, MEM:874.3M
[04/18 22:24:31     18s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:874.3M
[04/18 22:24:31     18s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:874.3M
[04/18 22:24:31     18s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:874.3M
[04/18 22:24:31     18s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:874.3M
[04/18 22:24:31     18s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.000, REAL:0.003, MEM:874.3M
[04/18 22:24:31     18s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:874.3M
[04/18 22:24:31     18s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:874.3M
[04/18 22:24:31     18s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:874.3M
[04/18 22:24:31     18s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:874.3M
[04/18 22:24:31     18s] Estimated cell power/ground rail width = 0.175 um
[04/18 22:24:31     18s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/18 22:24:31     18s] Mark StBox On SiteArr starts
[04/18 22:24:31     18s] Mark StBox On SiteArr ends
[04/18 22:24:31     18s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.000, REAL:0.000, MEM:874.3M
[04/18 22:24:31     18s] spiAuditVddOnBottomForRows for llg="default" starts
[04/18 22:24:31     18s] spiAuditVddOnBottomForRows ends
[04/18 22:24:31     18s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.000, REAL:0.001, MEM:874.3M
[04/18 22:24:31     18s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:874.3M
[04/18 22:24:31     18s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.000, MEM:874.3M
[04/18 22:24:31     18s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.000, REAL:0.006, MEM:874.3M
[04/18 22:24:31     18s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:874.3M
[04/18 22:24:31     18s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:874.3M
[04/18 22:24:31     18s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:874.3M
[04/18 22:24:31     18s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:874.3M
[04/18 22:24:31     18s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:874.3M
[04/18 22:24:31     18s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.000, MEM:874.3M
[04/18 22:24:31     18s] OPERPROF:     Starting SiteCapAdjustOnNarrowBlockage at level 3, MEM:874.3M
[04/18 22:24:31     18s] OPERPROF:       Starting PlacementInitFenceForDensity at level 4, MEM:874.3M
[04/18 22:24:31     18s] OPERPROF:         Starting SiteArrayInitFenceEdgeBit at level 5, MEM:874.3M
[04/18 22:24:31     18s] OPERPROF:         Finished SiteArrayInitFenceEdgeBit at level 5, CPU:0.000, REAL:0.000, MEM:874.3M
[04/18 22:24:31     18s] OPERPROF:         Starting SiteArrayInitObstEdgeBit at level 5, MEM:874.3M
[04/18 22:24:31     18s] OPERPROF:         Finished SiteArrayInitObstEdgeBit at level 5, CPU:0.010, REAL:0.001, MEM:874.3M
[04/18 22:24:31     18s] OPERPROF:       Finished PlacementInitFenceForDensity at level 4, CPU:0.010, REAL:0.002, MEM:874.3M
[04/18 22:24:31     18s] OPERPROF:       Starting PlacementCleanupFence at level 4, MEM:874.3M
[04/18 22:24:31     18s] OPERPROF:       Finished PlacementCleanupFence at level 4, CPU:0.000, REAL:0.000, MEM:874.3M
[04/18 22:24:31     18s] OPERPROF:     Finished SiteCapAdjustOnNarrowBlockage at level 3, CPU:0.010, REAL:0.002, MEM:874.3M
[04/18 22:24:31     18s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.020, REAL:0.016, MEM:874.3M
[04/18 22:24:31     18s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.020, REAL:0.016, MEM:874.3M
[04/18 22:24:31     18s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:874.3M
[04/18 22:24:31     18s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:874.3M
[04/18 22:24:31     18s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:874.3M
[04/18 22:24:31     18s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:874.3M
[04/18 22:24:31     18s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.001, MEM:874.3M
[04/18 22:24:31     18s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.000, REAL:0.002, MEM:874.3M
[04/18 22:24:31     18s] Average module density = 0.698.
[04/18 22:24:31     18s] Density for the design = 0.698.
[04/18 22:24:31     18s]        = (stdcell_area 20070 sites (5339 um^2) + block_area 162185 sites (43141 um^2)) / alloc_area 261132 sites (69461 um^2).
[04/18 22:24:31     18s] Pin Density = 0.04381.
[04/18 22:24:31     18s]             = total # of pins 11439 / total area 261132.
[04/18 22:24:31     18s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:874.3M
[04/18 22:24:31     18s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:874.3M
[04/18 22:24:31     18s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:874.3M
[04/18 22:24:31     18s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:874.3M
[04/18 22:24:31     18s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:874.3M
[04/18 22:24:31     18s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:874.3M
[04/18 22:24:31     18s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.001, MEM:874.3M
[04/18 22:24:31     18s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.000, REAL:0.002, MEM:874.3M
[04/18 22:24:31     18s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:874.3M
[04/18 22:24:31     18s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:874.3M
[04/18 22:24:31     18s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:874.3M
[04/18 22:24:31     18s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:874.3M
[04/18 22:24:31     18s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:874.3M
[04/18 22:24:31     18s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:874.3M
[04/18 22:24:31     18s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.001, MEM:874.3M
[04/18 22:24:31     18s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.000, REAL:0.002, MEM:874.3M
[04/18 22:24:31     18s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:874.3M
[04/18 22:24:31     18s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.010, REAL:0.000, MEM:874.3M
[04/18 22:24:31     18s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:874.3M
[04/18 22:24:31     18s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:874.3M
[04/18 22:24:31     18s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:874.3M
[04/18 22:24:31     18s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:874.3M
[04/18 22:24:31     18s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.001, MEM:874.3M
[04/18 22:24:31     18s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.000, REAL:0.002, MEM:874.3M
[04/18 22:24:31     18s] Initial padding reaches pin density 0.146 for top
[04/18 22:24:31     18s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 0.570
[04/18 22:24:31     18s] InitPadU 0.698 -> 0.950 for top
[04/18 22:24:31     18s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:874.3M
[04/18 22:24:31     18s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:874.3M
[04/18 22:24:31     18s] OPERPROF: Starting PlacementInitFence at level 1, MEM:874.3M
[04/18 22:24:31     18s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:874.3M
[04/18 22:24:31     18s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:874.3M
[04/18 22:24:31     18s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:874.3M
[04/18 22:24:31     18s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.001, MEM:874.3M
[04/18 22:24:31     18s] OPERPROF: Finished PlacementInitFence at level 1, CPU:0.000, REAL:0.002, MEM:874.3M
[04/18 22:24:31     18s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:874.3M
[04/18 22:24:31     18s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.002, MEM:874.3M
[04/18 22:24:31     18s] === lastAutoLevel = 9 
[04/18 22:24:31     18s] 0 delay mode for cte enabled initNetWt.
[04/18 22:24:31     18s] no activity file in design. spp won't run.
[04/18 22:24:31     18s] [spp] 0
[04/18 22:24:31     18s] [adp] 0:1:0:1
[04/18 22:24:31     18s] 0 delay mode for cte disabled initNetWt.
[04/18 22:24:31     18s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[04/18 22:24:32     18s] Iteration  1: Total net bbox = 8.709e+04 (3.34e+04 5.37e+04)
[04/18 22:24:32     18s]               Est.  stn bbox = 9.174e+04 (3.48e+04 5.69e+04)
[04/18 22:24:32     18s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 887.3M
[04/18 22:24:32     18s] Iteration  2: Total net bbox = 8.709e+04 (3.34e+04 5.37e+04)
[04/18 22:24:32     18s]               Est.  stn bbox = 9.174e+04 (3.48e+04 5.69e+04)
[04/18 22:24:32     18s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 887.3M
[04/18 22:24:32     18s] exp_mt_sequential is set from setPlaceMode option to 1
[04/18 22:24:32     18s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[04/18 22:24:32     18s] place_exp_mt_interval set to default 32
[04/18 22:24:32     18s] place_exp_mt_interval_bias (first half) set to default 0.750000
[04/18 22:24:32     19s] Iteration  3: Total net bbox = 2.482e+02 (1.14e+02 1.34e+02)
[04/18 22:24:32     19s]               Est.  stn bbox = 2.846e+02 (1.29e+02 1.56e+02)
[04/18 22:24:32     19s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 905.3M
[04/18 22:24:32     19s] Iteration  4: Total net bbox = 4.168e+04 (1.99e+04 2.18e+04)
[04/18 22:24:32     19s]               Est.  stn bbox = 4.633e+04 (2.20e+04 2.44e+04)
[04/18 22:24:32     19s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 905.3M
[04/18 22:24:33     19s] Iteration  5: Total net bbox = 4.589e+04 (2.33e+04 2.26e+04)
[04/18 22:24:33     19s]               Est.  stn bbox = 5.302e+04 (2.61e+04 2.70e+04)
[04/18 22:24:33     19s]               cpu = 0:00:00.2 real = 0:00:01.0 mem = 905.3M
[04/18 22:24:33     19s] Iteration  6: Total net bbox = 4.537e+04 (2.39e+04 2.15e+04)
[04/18 22:24:33     19s]               Est.  stn bbox = 5.397e+04 (2.81e+04 2.59e+04)
[04/18 22:24:33     19s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 905.3M
[04/18 22:24:33     19s] Iteration  7: Total net bbox = 8.255e+04 (4.29e+04 3.96e+04)
[04/18 22:24:33     19s]               Est.  stn bbox = 9.200e+04 (4.76e+04 4.44e+04)
[04/18 22:24:33     19s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 905.3M
[04/18 22:24:33     19s] Iteration  8: Total net bbox = 8.255e+04 (4.29e+04 3.96e+04)
[04/18 22:24:33     19s]               Est.  stn bbox = 9.200e+04 (4.76e+04 4.44e+04)
[04/18 22:24:33     19s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 905.3M
[04/18 22:24:34     20s] Iteration  9: Total net bbox = 9.100e+04 (4.82e+04 4.28e+04)
[04/18 22:24:34     20s]               Est.  stn bbox = 1.033e+05 (5.44e+04 4.88e+04)
[04/18 22:24:34     20s]               cpu = 0:00:00.6 real = 0:00:01.0 mem = 905.3M
[04/18 22:24:34     20s] Iteration 10: Total net bbox = 9.100e+04 (4.82e+04 4.28e+04)
[04/18 22:24:34     20s]               Est.  stn bbox = 1.033e+05 (5.44e+04 4.88e+04)
[04/18 22:24:34     20s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 905.3M
[04/18 22:24:34     21s] Iteration 11: Total net bbox = 9.244e+04 (4.90e+04 4.35e+04)
[04/18 22:24:34     21s]               Est.  stn bbox = 1.050e+05 (5.53e+04 4.97e+04)
[04/18 22:24:34     21s]               cpu = 0:00:00.6 real = 0:00:00.0 mem = 906.3M
[04/18 22:24:34     21s] Iteration 12: Total net bbox = 9.244e+04 (4.90e+04 4.35e+04)
[04/18 22:24:34     21s]               Est.  stn bbox = 1.050e+05 (5.53e+04 4.97e+04)
[04/18 22:24:34     21s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 906.3M
[04/18 22:24:34     21s] Iteration 13: Total net bbox = 9.009e+04 (4.90e+04 4.11e+04)
[04/18 22:24:34     21s]               Est.  stn bbox = 1.023e+05 (5.53e+04 4.70e+04)
[04/18 22:24:34     21s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 906.3M
[04/18 22:24:34     21s] *** cost = 9.009e+04 (4.90e+04 4.11e+04) (cpu for global=0:00:02.3) real=0:00:03.0***
[04/18 22:24:34     21s] net ignore based on current view = 0
[04/18 22:24:34     21s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:906.3M
[04/18 22:24:34     21s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:906.3M
[04/18 22:24:34     21s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:906.3M
[04/18 22:24:34     21s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:906.3M
[04/18 22:24:34     21s] Solver runtime cpu: 0:00:02.0 real: 0:00:02.0
[04/18 22:24:34     21s] Core Placement runtime cpu: 0:00:02.3 real: 0:00:03.0
[04/18 22:24:34     21s] *** End of Placement (cpu=0:00:02.5, real=0:00:03.0, mem=906.3M) ***
[04/18 22:24:34     21s] Some Macros are marked as preplaced.
[04/18 22:24:34     21s] *** Finishing placeDesign default flow ***
[04/18 22:24:34     21s] **placeDesign ... cpu = 0: 0: 3, real = 0: 0: 4, mem = 896.1M **
[04/18 22:24:34     21s] INFO: Finished place_design in floorplan mode - no legalization done.
[04/18 22:24:34     21s] 
[04/18 22:24:34     21s] 
[04/18 22:24:34     21s] *** Summary of all messages that are not suppressed in this session:
[04/18 22:24:34     21s] Severity  ID               Count  Summary                                  
[04/18 22:24:34     21s] WARNING   IMPSP-157            2  Macro '%s' is not placed within core bou...
[04/18 22:24:34     21s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[04/18 22:24:34     21s] *** Message Summary: 3 warning(s), 0 error(s)
[04/18 22:24:34     21s] 
[04/18 22:24:48     22s] <CMD> zoomIn
[04/18 22:24:58     22s] <CMD> panPage 0 -1
[04/18 22:24:58     22s] <CMD> panPage 0 -1
[04/18 22:24:59     22s] <CMD> panPage 1 0
[04/18 22:24:59     23s] <CMD> panPage 1 0
[04/18 22:25:02     23s] <CMD> zoomIn
[04/18 22:25:03     23s] <CMD> zoomIn
[04/18 22:25:04     23s] <CMD> zoomIn
[04/18 22:25:05     23s] <CMD> panPage 1 0
[04/18 22:25:06     23s] <CMD> panPage 1 0
[04/18 22:25:10     23s] <CMD> panPage 0 -1
[04/18 22:25:10     23s] <CMD> panPage 0 -1
[04/18 22:25:11     23s] <CMD> panPage 0 -1
[04/18 22:25:11     23s] <CMD> panPage 0 -1
[04/18 22:25:11     23s] <CMD> panPage 1 0
[04/18 22:25:12     23s] <CMD> panPage 1 0
[04/18 22:25:15     24s] <CMD> panPage -1 0
[04/18 22:25:15     24s] <CMD> panPage -1 0
[04/18 22:25:15     24s] <CMD> panPage -1 0
[04/18 22:25:19     24s] <CMD> fit
[04/18 22:26:02     28s] <CMD> zoomIn
[04/18 22:26:04     28s] <CMD> panPage 0 -1
[04/18 22:26:04     28s] <CMD> panPage 0 -1
[04/18 22:26:04     28s] <CMD> panPage 0 -1
[04/18 22:26:04     28s] <CMD> panPage 0 -1
[04/18 22:26:08     28s] <CMD> zoomIn
[04/18 22:26:15     29s] <CMD> panPage 1 0
[04/18 22:26:18     29s] <CMD> panPage -1 0
[04/18 22:26:18     29s] <CMD> panPage -1 0
[04/18 22:26:18     29s] <CMD> panPage -1 0
[04/18 22:26:19     29s] <CMD> panPage -1 0
[04/18 22:26:23     30s] <CMD> panPage 0 -1
[04/18 22:26:28     30s] <CMD> zoomOut
[04/18 22:26:29     30s] <CMD> panPage 0 1
[04/18 22:26:30     30s] <CMD> panPage 1 0
[04/18 22:26:39     31s] <CMD> zoomOut
[04/18 22:26:42     31s] <CMD> panPage 0 1
[04/18 22:27:24     35s] <CMD> selectInst my_Mem
[04/18 22:27:25     35s] <CMD> deselectAll
[04/18 22:27:25     35s] <CMD> selectInst my_aes
[04/18 22:27:28     36s] <CMD> gui_select -rect {165.823 189.775 154.081 193.824}
[04/18 22:27:31     36s] <CMD> deselectAll
[04/18 22:27:31     36s] <CMD> selectInst my_aes
[04/18 22:27:35     36s] <CMD> gui_select -rect {125.331 220.954 77.550 239.581}
[04/18 22:27:36     36s] <CMD> gui_select -rect {156.915 192.609 63.378 225.813}
[04/18 22:27:38     36s] <CMD> gui_select -rect {154.081 187.750 12.357 217.715}
[04/18 22:27:39     36s] <CMD> gui_select -rect {149.221 182.891 18.026 209.616}
[04/18 22:27:40     36s] <CMD> deselectAll
[04/18 22:27:40     36s] <CMD> selectInst my_aes
[04/18 22:27:41     36s] <CMD> uiSetTool moveWire
[04/18 22:27:42     37s] <CMD> set layerNameNoAbbreviation 0
[04/18 22:27:42     37s] <CMD> set layerNameNoAbbreviation 1
[04/18 22:27:42     37s] <CMD> deselectAll
[04/18 22:27:42     37s] <CMD> selectInst my_aes
[04/18 22:27:43     37s] <CMD> set layerNameNoAbbreviation 0
[04/18 22:27:43     37s] <CMD> set layerNameNoAbbreviation 1
[04/18 22:27:43     37s] <CMD> deselectAll
[04/18 22:27:43     37s] <CMD> selectInst my_aes
[04/18 22:27:45     37s] <CMD> set layerNameNoAbbreviation 0
[04/18 22:27:45     37s] <CMD> set layerNameNoAbbreviation 1
[04/18 22:27:45     37s] <CMD> deselectAll
[04/18 22:27:45     37s] <CMD> selectInst my_aes
[04/18 22:27:46     37s] <CMD> set layerNameNoAbbreviation 0
[04/18 22:27:46     37s] <CMD> set layerNameNoAbbreviation 1
[04/18 22:27:46     37s] <CMD> deselectAll
[04/18 22:27:46     37s] <CMD> selectInst my_aes
[04/18 22:27:57     37s] <CMD> uiSetTool select
[04/18 22:27:58     38s] <CMD> deselectAll
[04/18 22:27:58     38s] <CMD> selectInst my_aes
[04/18 22:28:00     38s] <CMD> gui_select -rect {127.356 204.757 74.716 224.194}
[04/18 22:28:07     38s] <CMD> deselectAll
[04/18 22:28:08     38s] <CMD> selectInst My_DMA/U509
[04/18 22:28:20     39s] <CMD> deselectAll
[04/18 22:28:21     39s] <CMD> selectInst My_DMA/sub_117_S2_aco/U39
[04/18 22:28:22     39s] <CMD> deselectAll
[04/18 22:28:22     39s] <CMD> selectInst My_DMA/sub_117_S2_aco/U35
[04/18 22:28:23     40s] <CMD> deselectAll
[04/18 22:28:23     40s] <CMD> selectInst {My_DMA/count_reg_reg[19]}
[04/18 22:28:24     40s] <CMD> deselectAll
[04/18 22:30:11     50s] <CMD> setPlaceMode -fp false
[04/18 22:30:11     50s] <CMD> place_design
[04/18 22:30:11     50s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 407, percentage of missing scan cell = 0.00% (0 / 407)
[04/18 22:30:11     50s] *** Starting placeDesign default flow ***
[04/18 22:30:11     50s] *** Start deleteBufferTree ***
[04/18 22:30:11     50s] Info: Detect buffers to remove automatically.
[04/18 22:30:11     50s] Analyzing netlist ...
[04/18 22:30:11     50s] Updating netlist
[04/18 22:30:11     50s] 
[04/18 22:30:11     50s] *summary: 0 instances (buffers/inverters) removed
[04/18 22:30:11     50s] *** Finish deleteBufferTree (0:00:00.1) ***
[04/18 22:30:11     50s] **INFO: Enable pre-place timing setting for timing analysis
[04/18 22:30:11     50s] Set Using Default Delay Limit as 101.
[04/18 22:30:11     50s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[04/18 22:30:11     50s] Set Default Net Delay as 0 ps.
[04/18 22:30:11     50s] Set Default Net Load as 0 pF. 
[04/18 22:30:11     50s] **INFO: Analyzing IO path groups for slack adjustment
[04/18 22:30:11     50s] Effort level <high> specified for reg2reg_tmp.1228 path_group
[04/18 22:30:11     50s] #################################################################################
[04/18 22:30:11     50s] # Design Stage: PreRoute
[04/18 22:30:11     50s] # Design Name: ensc450
[04/18 22:30:11     50s] # Design Mode: 90nm
[04/18 22:30:11     50s] # Analysis Mode: MMMC Non-OCV 
[04/18 22:30:11     50s] # Parasitics Mode: No SPEF/RCDB
[04/18 22:30:11     50s] # Signoff Settings: SI Off 
[04/18 22:30:11     50s] #################################################################################
[04/18 22:30:11     50s] Calculate delays in Single mode...
[04/18 22:30:11     50s] Topological Sorting (REAL = 0:00:00.0, MEM = 909.9M, InitMEM = 909.9M)
[04/18 22:30:11     50s] Start delay calculation (fullDC) (1 T). (MEM=909.879)
[04/18 22:30:11     50s] End AAE Lib Interpolated Model. (MEM=926.012 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/18 22:30:11     50s] First Iteration Infinite Tw... 
[04/18 22:30:11     50s] Total number of fetched objects 3762
[04/18 22:30:11     50s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/18 22:30:11     50s] End delay calculation. (MEM=1001.25 CPU=0:00:00.3 REAL=0:00:00.0)
[04/18 22:30:11     50s] End delay calculation (fullDC). (MEM=989.707 CPU=0:00:00.4 REAL=0:00:00.0)
[04/18 22:30:11     50s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 989.7M) ***
[04/18 22:30:12     50s] **INFO: Disable pre-place timing setting for timing analysis
[04/18 22:30:12     51s] Set Using Default Delay Limit as 1000.
[04/18 22:30:12     51s] Set Default Net Delay as 1000 ps.
[04/18 22:30:12     51s] Set Default Net Load as 0.5 pF. 
[04/18 22:30:12     51s] **INFO: Pre-place timing setting for timing analysis already disabled
[04/18 22:30:12     51s] Deleted 0 physical inst  (cell - / prefix -).
[04/18 22:30:12     51s] *** Starting "NanoPlace(TM) placement v#1 (mem=975.6M)" ...
[04/18 22:30:12     51s] Wait...
[04/18 22:30:12     51s] *** Build Buffered Sizing Timing Model
[04/18 22:30:12     51s] (cpu=0:00:00.3 mem=975.6M) ***
[04/18 22:30:12     51s] *** Build Virtual Sizing Timing Model
[04/18 22:30:12     51s] (cpu=0:00:00.3 mem=975.6M) ***
[04/18 22:30:12     51s] No user-set net weight.
[04/18 22:30:12     51s] no activity file in design. spp won't run.
[04/18 22:30:12     51s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[04/18 22:30:12     51s] Scan chains were not defined.
[04/18 22:30:12     51s] #std cell=3040 (0 fixed + 3040 movable) #block=2 (0 floating + 2 preplaced)
[04/18 22:30:12     51s] #ioInst=0 #net=3516 #term=11439 #term/net=3.25, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=102
[04/18 22:30:12     51s] stdCell: 3040 single + 0 double + 0 multi
[04/18 22:30:12     51s] Total standard cell length = 3.8133 (mm), area = 0.0053 (mm^2)
[04/18 22:30:12     51s] OPERPROF: Starting SiteArrayInit at level 1, MEM:975.6M
[04/18 22:30:12     51s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:975.6M
[04/18 22:30:12     51s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:975.6M
[04/18 22:30:12     51s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:975.6M
[04/18 22:30:12     51s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:975.6M
[04/18 22:30:12     51s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/18 22:30:12     51s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:975.6M
[04/18 22:30:12     51s] SiteArray: one-level site array dimensions = 188 x 1389
[04/18 22:30:12     51s] SiteArray: use 1,044,528 bytes
[04/18 22:30:12     51s] SiteArray: current memory after site array memory allocatiion 975.6M
[04/18 22:30:12     51s] SiteArray: FP blocked sites are writable
[04/18 22:30:12     51s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:975.6M
[04/18 22:30:12     51s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:975.6M
[04/18 22:30:12     51s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:975.6M
[04/18 22:30:12     51s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.010, REAL:0.002, MEM:975.6M
[04/18 22:30:12     51s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:975.6M
[04/18 22:30:12     51s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:975.6M
[04/18 22:30:12     51s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:975.6M
[04/18 22:30:12     51s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:975.6M
[04/18 22:30:12     51s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.010, REAL:0.003, MEM:975.6M
[04/18 22:30:12     51s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:975.6M
[04/18 22:30:12     51s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:975.6M
[04/18 22:30:12     51s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:975.6M
[04/18 22:30:12     51s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:975.6M
[04/18 22:30:12     51s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/18 22:30:12     51s] Mark StBox On SiteArr starts
[04/18 22:30:12     51s] Mark StBox On SiteArr ends
[04/18 22:30:12     51s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.000, REAL:0.000, MEM:975.6M
[04/18 22:30:12     51s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.000, REAL:0.000, MEM:975.6M
[04/18 22:30:12     51s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:975.6M
[04/18 22:30:12     51s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.000, MEM:975.6M
[04/18 22:30:12     51s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.010, REAL:0.006, MEM:975.6M
[04/18 22:30:12     51s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:975.6M
[04/18 22:30:12     51s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:975.6M
[04/18 22:30:12     51s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:975.6M
[04/18 22:30:12     51s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:975.6M
[04/18 22:30:12     51s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:975.6M
[04/18 22:30:12     51s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:975.6M
[04/18 22:30:12     51s] OPERPROF:     Starting SiteCapAdjustOnNarrowBlockage at level 3, MEM:975.6M
[04/18 22:30:12     51s] OPERPROF:       Starting PlacementInitFenceForDensity at level 4, MEM:975.6M
[04/18 22:30:12     51s] OPERPROF:         Starting SiteArrayInitFenceEdgeBit at level 5, MEM:975.6M
[04/18 22:30:12     51s] OPERPROF:         Finished SiteArrayInitFenceEdgeBit at level 5, CPU:0.000, REAL:0.000, MEM:975.6M
[04/18 22:30:12     51s] OPERPROF:         Starting SiteArrayInitObstEdgeBit at level 5, MEM:975.6M
[04/18 22:30:12     51s] OPERPROF:         Finished SiteArrayInitObstEdgeBit at level 5, CPU:0.000, REAL:0.002, MEM:975.6M
[04/18 22:30:12     51s] OPERPROF:       Finished PlacementInitFenceForDensity at level 4, CPU:0.000, REAL:0.002, MEM:975.6M
[04/18 22:30:12     51s] OPERPROF:       Starting PlacementCleanupFence at level 4, MEM:975.6M
[04/18 22:30:12     51s] OPERPROF:       Finished PlacementCleanupFence at level 4, CPU:0.000, REAL:0.000, MEM:975.6M
[04/18 22:30:12     51s] OPERPROF:     Finished SiteCapAdjustOnNarrowBlockage at level 3, CPU:0.020, REAL:0.021, MEM:975.6M
[04/18 22:30:12     51s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.030, REAL:0.030, MEM:975.6M
[04/18 22:30:12     51s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.030, REAL:0.030, MEM:975.6M
[04/18 22:30:12     51s] OPERPROF: Starting pre-place ADS at level 1, MEM:975.6M
[04/18 22:30:12     51s] OPERPROF:   Starting PlacementInitFenceForDensity at level 2, MEM:975.6M
[04/18 22:30:12     51s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:975.6M
[04/18 22:30:12     51s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:975.6M
[04/18 22:30:12     51s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:975.6M
[04/18 22:30:12     51s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.000, REAL:0.002, MEM:975.6M
[04/18 22:30:12     51s] OPERPROF:   Finished PlacementInitFenceForDensity at level 2, CPU:0.000, REAL:0.002, MEM:975.6M
[04/18 22:30:12     51s] OPERPROF:   Starting PlacementCleanupFence at level 2, MEM:975.6M
[04/18 22:30:12     51s] OPERPROF:   Finished PlacementCleanupFence at level 2, CPU:0.000, REAL:0.000, MEM:975.6M
[04/18 22:30:12     51s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:975.6M
[04/18 22:30:12     51s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:975.6M
[04/18 22:30:12     51s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:975.6M
[04/18 22:30:12     51s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:975.6M
[04/18 22:30:12     51s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:975.6M
[04/18 22:30:12     51s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:975.6M
[04/18 22:30:12     51s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:975.6M
[04/18 22:30:12     51s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:975.6M
[04/18 22:30:12     51s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.001, MEM:975.6M
[04/18 22:30:12     51s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.001, MEM:975.6M
[04/18 22:30:12     51s] OPERPROF:   Starting PlacementInitFenceForDensity at level 2, MEM:975.6M
[04/18 22:30:12     51s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:975.6M
[04/18 22:30:12     51s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:975.6M
[04/18 22:30:12     51s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:975.6M
[04/18 22:30:12     51s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.000, REAL:0.002, MEM:975.6M
[04/18 22:30:12     51s] OPERPROF:   Finished PlacementInitFenceForDensity at level 2, CPU:0.000, REAL:0.002, MEM:975.6M
[04/18 22:30:12     51s] OPERPROF:   Starting PlacementCleanupFence at level 2, MEM:975.6M
[04/18 22:30:12     51s] OPERPROF:   Finished PlacementCleanupFence at level 2, CPU:0.000, REAL:0.000, MEM:975.6M
[04/18 22:30:12     51s] ADSU 0.179 -> 0.212
[04/18 22:30:12     51s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.010, REAL:0.012, MEM:975.6M
[04/18 22:30:12     51s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:975.6M
[04/18 22:30:12     51s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:975.6M
[04/18 22:30:12     51s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:975.6M
[04/18 22:30:12     51s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:975.6M
[04/18 22:30:12     51s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.010, REAL:0.002, MEM:975.6M
[04/18 22:30:12     51s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.010, REAL:0.002, MEM:975.6M
[04/18 22:30:12     51s] Average module density = 0.212.
[04/18 22:30:12     51s] Density for the design = 0.212.
[04/18 22:30:12     51s]        = stdcell_area 20070 sites (5339 um^2) / alloc_area 94733 sites (25199 um^2).
[04/18 22:30:12     51s] Pin Density = 0.04381.
[04/18 22:30:12     51s]             = total # of pins 11439 / total area 261132.
[04/18 22:30:12     51s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:975.6M
[04/18 22:30:12     51s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:975.6M
[04/18 22:30:12     51s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:975.6M
[04/18 22:30:12     51s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:975.6M
[04/18 22:30:12     51s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:975.6M
[04/18 22:30:12     51s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:975.6M
[04/18 22:30:12     51s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:975.6M
[04/18 22:30:12     51s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.000, REAL:0.002, MEM:975.6M
[04/18 22:30:12     51s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:975.6M
[04/18 22:30:12     51s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:975.6M
[04/18 22:30:12     51s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:975.6M
[04/18 22:30:12     51s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:975.6M
[04/18 22:30:12     51s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:975.6M
[04/18 22:30:12     51s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:975.6M
[04/18 22:30:12     51s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:975.6M
[04/18 22:30:12     51s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.000, REAL:0.002, MEM:975.6M
[04/18 22:30:12     51s] Initial padding reaches pin density 0.397 for top
[04/18 22:30:12     51s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 22370.000
[04/18 22:30:12     51s] InitPadU 0.212 -> 0.399 for top
[04/18 22:30:12     51s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:975.6M
[04/18 22:30:12     51s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:975.6M
[04/18 22:30:12     51s] OPERPROF: Starting PlacementInitFence at level 1, MEM:975.6M
[04/18 22:30:12     51s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:975.6M
[04/18 22:30:12     51s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:975.6M
[04/18 22:30:12     51s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:975.6M
[04/18 22:30:12     51s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.010, REAL:0.002, MEM:975.6M
[04/18 22:30:12     51s] OPERPROF: Finished PlacementInitFence at level 1, CPU:0.010, REAL:0.002, MEM:975.6M
[04/18 22:30:12     51s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:975.6M
[04/18 22:30:12     51s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.002, MEM:975.6M
[04/18 22:30:12     51s] === lastAutoLevel = 9 
[04/18 22:30:12     51s] 0 delay mode for cte enabled initNetWt.
[04/18 22:30:12     51s] no activity file in design. spp won't run.
[04/18 22:30:12     51s] [spp] 0
[04/18 22:30:12     51s] [adp] 0:1:0:1
[04/18 22:30:12     51s] 0 delay mode for cte disabled initNetWt.
[04/18 22:30:12     51s] Clock gating cells determined by native netlist tracing.
[04/18 22:30:12     51s] no activity file in design. spp won't run.
[04/18 22:30:12     51s] no activity file in design. spp won't run.
[04/18 22:30:12     51s] Effort level <high> specified for reg2reg path_group
[04/18 22:30:12     51s] Iteration  1: Total net bbox = 2.208e+04 (1.23e+04 9.77e+03)
[04/18 22:30:12     51s]               Est.  stn bbox = 2.349e+04 (1.31e+04 1.04e+04)
[04/18 22:30:12     51s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 947.0M
[04/18 22:30:12     51s] Iteration  2: Total net bbox = 2.208e+04 (1.23e+04 9.77e+03)
[04/18 22:30:12     51s]               Est.  stn bbox = 2.349e+04 (1.31e+04 1.04e+04)
[04/18 22:30:12     51s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 947.0M
[04/18 22:30:12     51s] Iteration  3: Total net bbox = 1.921e+04 (1.15e+04 7.67e+03)
[04/18 22:30:12     51s]               Est.  stn bbox = 2.164e+04 (1.31e+04 8.50e+03)
[04/18 22:30:12     51s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 964.0M
[04/18 22:30:12     51s] Total number of setup views is 1.
[04/18 22:30:12     51s] Total number of active setup views is 1.
[04/18 22:30:12     51s] Active setup views:
[04/18 22:30:12     51s]     ensc450_av
[04/18 22:30:13     52s] Iteration  4: Total net bbox = 5.476e+04 (2.59e+04 2.88e+04)
[04/18 22:30:13     52s]               Est.  stn bbox = 6.441e+04 (3.08e+04 3.36e+04)
[04/18 22:30:13     52s]               cpu = 0:00:00.5 real = 0:00:01.0 mem = 964.0M
[04/18 22:30:14     52s] Iteration  5: Total net bbox = 5.087e+04 (2.37e+04 2.71e+04)
[04/18 22:30:14     52s]               Est.  stn bbox = 6.140e+04 (2.92e+04 3.22e+04)
[04/18 22:30:14     52s]               cpu = 0:00:00.7 real = 0:00:01.0 mem = 964.0M
[04/18 22:30:14     53s] Iteration  6: Total net bbox = 5.336e+04 (2.51e+04 2.83e+04)
[04/18 22:30:14     53s]               Est.  stn bbox = 6.500e+04 (3.13e+04 3.37e+04)
[04/18 22:30:14     53s]               cpu = 0:00:00.8 real = 0:00:00.0 mem = 965.0M
[04/18 22:30:14     53s] Starting Early Global Route rough congestion estimation: mem = 965.0M
[04/18 22:30:14     53s] (I)       Reading DB...
[04/18 22:30:14     53s] (I)       Read data from FE... (mem=965.0M)
[04/18 22:30:14     53s] (I)       Read nodes and places... (mem=965.0M)
[04/18 22:30:14     53s] (I)       Done Read nodes and places (cpu=0.000s, mem=965.0M)
[04/18 22:30:14     53s] (I)       Read nets... (mem=965.0M)
[04/18 22:30:14     53s] (I)       Done Read nets (cpu=0.000s, mem=965.0M)
[04/18 22:30:14     53s] (I)       Done Read data from FE (cpu=0.000s, mem=965.0M)
[04/18 22:30:14     53s] (I)       before initializing RouteDB syMemory usage = 965.0 MB
[04/18 22:30:14     53s] (I)       congestionReportName   : 
[04/18 22:30:14     53s] (I)       layerRangeFor2DCongestion : 
[04/18 22:30:14     53s] (I)       buildTerm2TermWires    : 1
[04/18 22:30:14     53s] (I)       doTrackAssignment      : 1
[04/18 22:30:14     53s] (I)       dumpBookshelfFiles     : 0
[04/18 22:30:14     53s] (I)       numThreads             : 1
[04/18 22:30:14     53s] (I)       bufferingAwareRouting  : false
[04/18 22:30:14     53s] [NR-eGR] honorMsvRouteConstraint: false
[04/18 22:30:14     53s] (I)       honorPin               : false
[04/18 22:30:14     53s] (I)       honorPinGuide          : true
[04/18 22:30:14     53s] (I)       honorPartition         : false
[04/18 22:30:14     53s] (I)       honorPartitionAllowFeedthru: false
[04/18 22:30:14     53s] (I)       allowPartitionCrossover: false
[04/18 22:30:14     53s] (I)       honorSingleEntry       : true
[04/18 22:30:14     53s] (I)       honorSingleEntryStrong : true
[04/18 22:30:14     53s] (I)       handleViaSpacingRule   : false
[04/18 22:30:14     53s] (I)       handleEolSpacingRule   : false
[04/18 22:30:14     53s] (I)       PDConstraint           : none
[04/18 22:30:14     53s] (I)       expBetterNDRHandling   : false
[04/18 22:30:14     53s] [NR-eGR] honorClockSpecNDR      : 0
[04/18 22:30:14     53s] (I)       routingEffortLevel     : 3
[04/18 22:30:14     53s] (I)       effortLevel            : standard
[04/18 22:30:14     53s] [NR-eGR] minRouteLayer          : 2
[04/18 22:30:14     53s] [NR-eGR] maxRouteLayer          : 127
[04/18 22:30:14     53s] (I)       relaxedTopLayerCeiling : 127
[04/18 22:30:14     53s] (I)       relaxedBottomLayerFloor: 2
[04/18 22:30:14     53s] (I)       numRowsPerGCell        : 12
[04/18 22:30:14     53s] (I)       speedUpLargeDesign     : 0
[04/18 22:30:14     53s] (I)       multiThreadingTA       : 1
[04/18 22:30:14     53s] (I)       optimizationMode       : false
[04/18 22:30:14     53s] (I)       routeSecondPG          : false
[04/18 22:30:14     53s] (I)       scenicRatioForLayerRelax: 0.00
[04/18 22:30:14     53s] (I)       detourLimitForLayerRelax: 0.00
[04/18 22:30:14     53s] (I)       punchThroughDistance   : 500.00
[04/18 22:30:14     53s] (I)       scenicBound            : 1.15
[04/18 22:30:14     53s] (I)       maxScenicToAvoidBlk    : 100.00
[04/18 22:30:14     53s] (I)       source-to-sink ratio   : 0.00
[04/18 22:30:14     53s] (I)       targetCongestionRatioH : 1.00
[04/18 22:30:14     53s] (I)       targetCongestionRatioV : 1.00
[04/18 22:30:14     53s] (I)       layerCongestionRatio   : 0.70
[04/18 22:30:14     53s] (I)       m1CongestionRatio      : 0.10
[04/18 22:30:14     53s] (I)       m2m3CongestionRatio    : 0.70
[04/18 22:30:14     53s] (I)       localRouteEffort       : 1.00
[04/18 22:30:14     53s] (I)       numSitesBlockedByOneVia: 8.00
[04/18 22:30:14     53s] (I)       supplyScaleFactorH     : 1.00
[04/18 22:30:14     53s] (I)       supplyScaleFactorV     : 1.00
[04/18 22:30:14     53s] (I)       highlight3DOverflowFactor: 0.00
[04/18 22:30:14     53s] (I)       routeVias              : 
[04/18 22:30:14     53s] (I)       readTROption           : true
[04/18 22:30:14     53s] (I)       extraSpacingFactor     : 1.00
[04/18 22:30:14     53s] [NR-eGR] numTracksPerClockWire  : 0
[04/18 22:30:14     53s] (I)       routeSelectedNetsOnly  : false
[04/18 22:30:14     53s] (I)       clkNetUseMaxDemand     : false
[04/18 22:30:14     53s] (I)       extraDemandForClocks   : 0
[04/18 22:30:14     53s] (I)       steinerRemoveLayers    : false
[04/18 22:30:14     53s] (I)       demoteLayerScenicScale : 1.00
[04/18 22:30:14     53s] (I)       nonpreferLayerCostScale : 100.00
[04/18 22:30:14     53s] (I)       similarTopologyRoutingFast : false
[04/18 22:30:14     53s] (I)       spanningTreeRefinement : false
[04/18 22:30:14     53s] (I)       spanningTreeRefinementAlpha : -1.00
[04/18 22:30:14     53s] (I)       starting read tracks
[04/18 22:30:14     53s] (I)       build grid graph
[04/18 22:30:14     53s] (I)       build grid graph start
[04/18 22:30:14     53s] [NR-eGR] metal1 has no routable track
[04/18 22:30:14     53s] [NR-eGR] metal2 has single uniform track structure
[04/18 22:30:14     53s] [NR-eGR] metal3 has single uniform track structure
[04/18 22:30:14     53s] [NR-eGR] metal4 has single uniform track structure
[04/18 22:30:14     53s] [NR-eGR] metal5 has single uniform track structure
[04/18 22:30:14     53s] [NR-eGR] metal6 has single uniform track structure
[04/18 22:30:14     53s] [NR-eGR] metal7 has single uniform track structure
[04/18 22:30:14     53s] [NR-eGR] metal8 has single uniform track structure
[04/18 22:30:14     53s] [NR-eGR] metal9 has single uniform track structure
[04/18 22:30:14     53s] [NR-eGR] metal10 has single uniform track structure
[04/18 22:30:14     53s] (I)       build grid graph end
[04/18 22:30:14     53s] (I)       merge level 0
[04/18 22:30:14     53s] (I)       numViaLayers=10
[04/18 22:30:14     53s] (I)       Reading via via1_8 for layer: 0 
[04/18 22:30:14     53s] (I)       Reading via via2_8 for layer: 1 
[04/18 22:30:14     53s] (I)       Reading via via3_2 for layer: 2 
[04/18 22:30:14     53s] (I)       Reading via via4_0 for layer: 3 
[04/18 22:30:14     53s] (I)       Reading via via5_0 for layer: 4 
[04/18 22:30:14     53s] (I)       Reading via via6_0 for layer: 5 
[04/18 22:30:14     53s] (I)       Reading via via7_0 for layer: 6 
[04/18 22:30:14     53s] (I)       Reading via via8_0 for layer: 7 
[04/18 22:30:14     53s] (I)       Reading via via9_0 for layer: 8 
[04/18 22:30:14     53s] (I)       end build via table
[04/18 22:30:14     53s] [NR-eGR] Read 0 PG shapes in 0.000 seconds
[04/18 22:30:14     53s] 
[04/18 22:30:14     53s] [NR-eGR] numRoutingBlks=0 numInstBlks=230 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[04/18 22:30:14     53s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/18 22:30:14     53s] (I)       readDataFromPlaceDB
[04/18 22:30:14     53s] (I)       Read net information..
[04/18 22:30:14     53s] [NR-eGR] Read numTotalNets=3418  numIgnoredNets=0
[04/18 22:30:14     53s] (I)       Read testcase time = 0.000 seconds
[04/18 22:30:14     53s] 
[04/18 22:30:14     53s] (I)       read default dcut vias
[04/18 22:30:14     53s] (I)       Reading via via1_4 for layer: 0 
[04/18 22:30:14     53s] (I)       Reading via via2_8 for layer: 1 
[04/18 22:30:14     53s] (I)       Reading via via3_2 for layer: 2 
[04/18 22:30:14     53s] (I)       Reading via via4_0 for layer: 3 
[04/18 22:30:14     53s] (I)       Reading via via5_0 for layer: 4 
[04/18 22:30:14     53s] (I)       Reading via via6_0 for layer: 5 
[04/18 22:30:14     53s] (I)       Reading via via7_0 for layer: 6 
[04/18 22:30:14     53s] (I)       Reading via via8_0 for layer: 7 
[04/18 22:30:14     53s] (I)       Reading via via9_0 for layer: 8 
[04/18 22:30:14     53s] (I)       early_global_route_priority property id does not exist.
[04/18 22:30:14     53s] (I)       build grid graph start
[04/18 22:30:14     53s] (I)       build grid graph end
[04/18 22:30:14     53s] (I)       Model blockage into capacity
[04/18 22:30:14     53s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[04/18 22:30:14     53s] (I)       Modeling time = 0.010 seconds
[04/18 22:30:14     53s] 
[04/18 22:30:14     53s] (I)       Number of ignored nets = 0
[04/18 22:30:14     53s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/18 22:30:14     53s] (I)       Number of clock nets = 1.  Ignored: No
[04/18 22:30:14     53s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/18 22:30:14     53s] (I)       Number of special nets = 0.  Ignored: Yes
[04/18 22:30:14     53s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/18 22:30:14     53s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/18 22:30:14     53s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/18 22:30:14     53s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/18 22:30:14     53s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/18 22:30:14     53s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/18 22:30:14     53s] (I)       Before initializing earlyGlobalRoute syMemory usage = 965.0 MB
[04/18 22:30:14     53s] (I)       Ndr track 0 does not exist
[04/18 22:30:14     53s] (I)       Layer1  viaCost=200.00
[04/18 22:30:14     53s] (I)       Layer2  viaCost=200.00
[04/18 22:30:14     53s] (I)       Layer3  viaCost=100.00
[04/18 22:30:14     53s] (I)       Layer4  viaCost=100.00
[04/18 22:30:14     53s] (I)       Layer5  viaCost=100.00
[04/18 22:30:14     53s] (I)       Layer6  viaCost=100.00
[04/18 22:30:14     53s] (I)       Layer7  viaCost=100.00
[04/18 22:30:14     53s] (I)       Layer8  viaCost=100.00
[04/18 22:30:14     53s] (I)       Layer9  viaCost=100.00
[04/18 22:30:14     53s] (I)       ---------------------Grid Graph Info--------------------
[04/18 22:30:14     53s] (I)       Routing area        : (0, 0) - (528050, 526400)
[04/18 22:30:14     53s] (I)       Core area           : (0, 0) - (528050, 526400)
[04/18 22:30:14     53s] (I)       Site width          :   380  (dbu)
[04/18 22:30:14     53s] (I)       Row height          :  2800  (dbu)
[04/18 22:30:14     53s] (I)       GCell width         : 33600  (dbu)
[04/18 22:30:14     53s] (I)       GCell height        : 33600  (dbu)
[04/18 22:30:14     53s] (I)       Grid                :    16    16    10
[04/18 22:30:14     53s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/18 22:30:14     53s] (I)       Vertical capacity   :     0 33600     0 33600     0 33600     0 33600     0 33600
[04/18 22:30:14     53s] (I)       Horizontal capacity :     0     0 33600     0 33600     0 33600     0 33600     0
[04/18 22:30:14     53s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[04/18 22:30:14     53s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[04/18 22:30:14     53s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[04/18 22:30:14     53s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[04/18 22:30:14     53s] (I)       First track coord   :     0   190   140   750   700   750  1820  1870  3340  3550
[04/18 22:30:14     53s] (I)       Num tracks per GCell: 124.44 88.42 120.00 60.00 60.00 60.00 20.00 20.00 10.50 10.00
[04/18 22:30:14     53s] (I)       Total num of tracks :     0  1389  1880   942   939   942   313   313   164   156
[04/18 22:30:14     53s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/18 22:30:14     53s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/18 22:30:14     53s] (I)       --------------------------------------------------------
[04/18 22:30:14     53s] 
[04/18 22:30:14     53s] [NR-eGR] ============ Routing rule table ============
[04/18 22:30:14     53s] [NR-eGR] Rule id: 0  Nets: 3418 
[04/18 22:30:14     53s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[04/18 22:30:14     53s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[04/18 22:30:14     53s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/18 22:30:14     53s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/18 22:30:14     53s] [NR-eGR] ========================================
[04/18 22:30:14     53s] [NR-eGR] 
[04/18 22:30:14     53s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/18 22:30:14     53s] (I)       blocked tracks on layer2 : = 13678 / 22224 (61.55%)
[04/18 22:30:14     53s] (I)       blocked tracks on layer3 : = 18084 / 30080 (60.12%)
[04/18 22:30:14     53s] (I)       blocked tracks on layer4 : = 9290 / 15072 (61.64%)
[04/18 22:30:14     53s] (I)       blocked tracks on layer5 : = 6600 / 15024 (43.93%)
[04/18 22:30:14     53s] (I)       blocked tracks on layer6 : = 6622 / 15072 (43.94%)
[04/18 22:30:14     53s] (I)       blocked tracks on layer7 : = 2211 / 5008 (44.15%)
[04/18 22:30:14     53s] (I)       blocked tracks on layer8 : = 2211 / 5008 (44.15%)
[04/18 22:30:14     53s] (I)       blocked tracks on layer9 : = 1177 / 2624 (44.86%)
[04/18 22:30:14     53s] (I)       blocked tracks on layer10 : = 1140 / 2496 (45.67%)
[04/18 22:30:14     53s] (I)       After initializing earlyGlobalRoute syMemory usage = 965.0 MB
[04/18 22:30:14     53s] (I)       Loading and dumping file time : 0.01 seconds
[04/18 22:30:14     53s] (I)       ============= Initialization =============
[04/18 22:30:14     53s] (I)       numLocalWires=11747  numGlobalNetBranches=3131  numLocalNetBranches=2746
[04/18 22:30:14     53s] (I)       totalPins=11239  totalGlobalPin=3154 (28.06%)
[04/18 22:30:14     53s] (I)       total 2D Cap : 56647 = (26756 H, 29891 V)
[04/18 22:30:14     53s] (I)       ============  Phase 1a Route ============
[04/18 22:30:14     53s] (I)       Phase 1a runs 0.00 seconds
[04/18 22:30:14     53s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=9
[04/18 22:30:14     53s] (I)       Usage: 3275 = (1564 H, 1711 V) = (5.85% H, 5.72% V) = (2.628e+04um H, 2.874e+04um V)
[04/18 22:30:14     53s] (I)       
[04/18 22:30:14     53s] (I)       ============  Phase 1b Route ============
[04/18 22:30:14     53s] (I)       Phase 1b runs 0.00 seconds
[04/18 22:30:14     53s] (I)       Usage: 3275 = (1564 H, 1711 V) = (5.85% H, 5.72% V) = (2.628e+04um H, 2.874e+04um V)
[04/18 22:30:14     53s] (I)       
[04/18 22:30:14     53s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[04/18 22:30:14     53s] 
[04/18 22:30:14     53s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[04/18 22:30:14     53s] Finished Early Global Route rough congestion estimation: mem = 965.0M
[04/18 22:30:14     53s] earlyGlobalRoute rough estimation gcell size 12 row height
[04/18 22:30:14     53s] OPERPROF: Starting CDPad at level 1, MEM:965.0M
[04/18 22:30:14     53s] CDPadU 0.399 -> 0.399
[04/18 22:30:14     53s] OPERPROF: Finished CDPad at level 1, CPU:0.020, REAL:0.016, MEM:965.0M
[04/18 22:30:14     53s] Global placement CDP skipped at cutLevel 7.
[04/18 22:30:14     53s] Iteration  7: Total net bbox = 7.904e+04 (4.52e+04 3.38e+04)
[04/18 22:30:14     53s]               Est.  stn bbox = 9.094e+04 (5.16e+04 3.93e+04)
[04/18 22:30:14     53s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 967.0M
[04/18 22:30:15     54s] nrCritNet: 0.00% ( 0 / 3516 ) cutoffSlk: 214748364.7ps stdDelay: 32.9ps
[04/18 22:30:15     54s] nrCritNet: 0.00% ( 0 / 3516 ) cutoffSlk: 214748364.7ps stdDelay: 32.9ps
[04/18 22:30:15     54s] Iteration  8: Total net bbox = 7.904e+04 (4.52e+04 3.38e+04)
[04/18 22:30:15     54s]               Est.  stn bbox = 9.094e+04 (5.16e+04 3.93e+04)
[04/18 22:30:15     54s]               cpu = 0:00:00.6 real = 0:00:01.0 mem = 983.1M
[04/18 22:30:16     55s] Starting Early Global Route rough congestion estimation: mem = 987.1M
[04/18 22:30:16     55s] (I)       Reading DB...
[04/18 22:30:16     55s] (I)       Read data from FE... (mem=987.1M)
[04/18 22:30:16     55s] (I)       Read nodes and places... (mem=987.1M)
[04/18 22:30:16     55s] (I)       Done Read nodes and places (cpu=0.000s, mem=987.1M)
[04/18 22:30:16     55s] (I)       Read nets... (mem=987.1M)
[04/18 22:30:16     55s] (I)       Done Read nets (cpu=0.000s, mem=987.1M)
[04/18 22:30:16     55s] (I)       Done Read data from FE (cpu=0.000s, mem=987.1M)
[04/18 22:30:16     55s] (I)       before initializing RouteDB syMemory usage = 987.1 MB
[04/18 22:30:16     55s] (I)       congestionReportName   : 
[04/18 22:30:16     55s] (I)       layerRangeFor2DCongestion : 
[04/18 22:30:16     55s] (I)       buildTerm2TermWires    : 1
[04/18 22:30:16     55s] (I)       doTrackAssignment      : 1
[04/18 22:30:16     55s] (I)       dumpBookshelfFiles     : 0
[04/18 22:30:16     55s] (I)       numThreads             : 1
[04/18 22:30:16     55s] (I)       bufferingAwareRouting  : false
[04/18 22:30:16     55s] [NR-eGR] honorMsvRouteConstraint: false
[04/18 22:30:16     55s] (I)       honorPin               : false
[04/18 22:30:16     55s] (I)       honorPinGuide          : true
[04/18 22:30:16     55s] (I)       honorPartition         : false
[04/18 22:30:16     55s] (I)       honorPartitionAllowFeedthru: false
[04/18 22:30:16     55s] (I)       allowPartitionCrossover: false
[04/18 22:30:16     55s] (I)       honorSingleEntry       : true
[04/18 22:30:16     55s] (I)       honorSingleEntryStrong : true
[04/18 22:30:16     55s] (I)       handleViaSpacingRule   : false
[04/18 22:30:16     55s] (I)       handleEolSpacingRule   : false
[04/18 22:30:16     55s] (I)       PDConstraint           : none
[04/18 22:30:16     55s] (I)       expBetterNDRHandling   : false
[04/18 22:30:16     55s] [NR-eGR] honorClockSpecNDR      : 0
[04/18 22:30:16     55s] (I)       routingEffortLevel     : 3
[04/18 22:30:16     55s] (I)       effortLevel            : standard
[04/18 22:30:16     55s] [NR-eGR] minRouteLayer          : 2
[04/18 22:30:16     55s] [NR-eGR] maxRouteLayer          : 127
[04/18 22:30:16     55s] (I)       relaxedTopLayerCeiling : 127
[04/18 22:30:16     55s] (I)       relaxedBottomLayerFloor: 2
[04/18 22:30:16     55s] (I)       numRowsPerGCell        : 6
[04/18 22:30:16     55s] (I)       speedUpLargeDesign     : 0
[04/18 22:30:16     55s] (I)       multiThreadingTA       : 1
[04/18 22:30:16     55s] (I)       optimizationMode       : false
[04/18 22:30:16     55s] (I)       routeSecondPG          : false
[04/18 22:30:16     55s] (I)       scenicRatioForLayerRelax: 0.00
[04/18 22:30:16     55s] (I)       detourLimitForLayerRelax: 0.00
[04/18 22:30:16     55s] (I)       punchThroughDistance   : 500.00
[04/18 22:30:16     55s] (I)       scenicBound            : 1.15
[04/18 22:30:16     55s] (I)       maxScenicToAvoidBlk    : 100.00
[04/18 22:30:16     55s] (I)       source-to-sink ratio   : 0.00
[04/18 22:30:16     55s] (I)       targetCongestionRatioH : 1.00
[04/18 22:30:16     55s] (I)       targetCongestionRatioV : 1.00
[04/18 22:30:16     55s] (I)       layerCongestionRatio   : 0.70
[04/18 22:30:16     55s] (I)       m1CongestionRatio      : 0.10
[04/18 22:30:16     55s] (I)       m2m3CongestionRatio    : 0.70
[04/18 22:30:16     55s] (I)       localRouteEffort       : 1.00
[04/18 22:30:16     55s] (I)       numSitesBlockedByOneVia: 8.00
[04/18 22:30:16     55s] (I)       supplyScaleFactorH     : 1.00
[04/18 22:30:16     55s] (I)       supplyScaleFactorV     : 1.00
[04/18 22:30:16     55s] (I)       highlight3DOverflowFactor: 0.00
[04/18 22:30:16     55s] (I)       routeVias              : 
[04/18 22:30:16     55s] (I)       readTROption           : true
[04/18 22:30:16     55s] (I)       extraSpacingFactor     : 1.00
[04/18 22:30:16     55s] [NR-eGR] numTracksPerClockWire  : 0
[04/18 22:30:16     55s] (I)       routeSelectedNetsOnly  : false
[04/18 22:30:16     55s] (I)       clkNetUseMaxDemand     : false
[04/18 22:30:16     55s] (I)       extraDemandForClocks   : 0
[04/18 22:30:16     55s] (I)       steinerRemoveLayers    : false
[04/18 22:30:16     55s] (I)       demoteLayerScenicScale : 1.00
[04/18 22:30:16     55s] (I)       nonpreferLayerCostScale : 100.00
[04/18 22:30:16     55s] (I)       similarTopologyRoutingFast : false
[04/18 22:30:16     55s] (I)       spanningTreeRefinement : false
[04/18 22:30:16     55s] (I)       spanningTreeRefinementAlpha : -1.00
[04/18 22:30:16     55s] (I)       starting read tracks
[04/18 22:30:16     55s] (I)       build grid graph
[04/18 22:30:16     55s] (I)       build grid graph start
[04/18 22:30:16     55s] [NR-eGR] metal1 has no routable track
[04/18 22:30:16     55s] [NR-eGR] metal2 has single uniform track structure
[04/18 22:30:16     55s] [NR-eGR] metal3 has single uniform track structure
[04/18 22:30:16     55s] [NR-eGR] metal4 has single uniform track structure
[04/18 22:30:16     55s] [NR-eGR] metal5 has single uniform track structure
[04/18 22:30:16     55s] [NR-eGR] metal6 has single uniform track structure
[04/18 22:30:16     55s] [NR-eGR] metal7 has single uniform track structure
[04/18 22:30:16     55s] [NR-eGR] metal8 has single uniform track structure
[04/18 22:30:16     55s] [NR-eGR] metal9 has single uniform track structure
[04/18 22:30:16     55s] [NR-eGR] metal10 has single uniform track structure
[04/18 22:30:16     55s] (I)       build grid graph end
[04/18 22:30:16     55s] (I)       merge level 0
[04/18 22:30:16     55s] (I)       numViaLayers=10
[04/18 22:30:16     55s] (I)       Reading via via1_8 for layer: 0 
[04/18 22:30:16     55s] (I)       Reading via via2_8 for layer: 1 
[04/18 22:30:16     55s] (I)       Reading via via3_2 for layer: 2 
[04/18 22:30:16     55s] (I)       Reading via via4_0 for layer: 3 
[04/18 22:30:16     55s] (I)       Reading via via5_0 for layer: 4 
[04/18 22:30:16     55s] (I)       Reading via via6_0 for layer: 5 
[04/18 22:30:16     55s] (I)       Reading via via7_0 for layer: 6 
[04/18 22:30:16     55s] (I)       Reading via via8_0 for layer: 7 
[04/18 22:30:16     55s] (I)       Reading via via9_0 for layer: 8 
[04/18 22:30:16     55s] (I)       end build via table
[04/18 22:30:16     55s] [NR-eGR] Read 0 PG shapes in 0.000 seconds
[04/18 22:30:16     55s] 
[04/18 22:30:16     55s] [NR-eGR] numRoutingBlks=0 numInstBlks=230 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[04/18 22:30:16     55s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/18 22:30:16     55s] (I)       readDataFromPlaceDB
[04/18 22:30:16     55s] (I)       Read net information..
[04/18 22:30:16     55s] [NR-eGR] Read numTotalNets=3418  numIgnoredNets=0
[04/18 22:30:16     55s] (I)       Read testcase time = 0.010 seconds
[04/18 22:30:16     55s] 
[04/18 22:30:16     55s] (I)       read default dcut vias
[04/18 22:30:16     55s] (I)       Reading via via1_4 for layer: 0 
[04/18 22:30:16     55s] (I)       Reading via via2_8 for layer: 1 
[04/18 22:30:16     55s] (I)       Reading via via3_2 for layer: 2 
[04/18 22:30:16     55s] (I)       Reading via via4_0 for layer: 3 
[04/18 22:30:16     55s] (I)       Reading via via5_0 for layer: 4 
[04/18 22:30:16     55s] (I)       Reading via via6_0 for layer: 5 
[04/18 22:30:16     55s] (I)       Reading via via7_0 for layer: 6 
[04/18 22:30:16     55s] (I)       Reading via via8_0 for layer: 7 
[04/18 22:30:16     55s] (I)       Reading via via9_0 for layer: 8 
[04/18 22:30:16     55s] (I)       early_global_route_priority property id does not exist.
[04/18 22:30:16     55s] (I)       build grid graph start
[04/18 22:30:16     55s] (I)       build grid graph end
[04/18 22:30:16     55s] (I)       Model blockage into capacity
[04/18 22:30:16     55s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[04/18 22:30:16     55s] (I)       Modeling time = 0.000 seconds
[04/18 22:30:16     55s] 
[04/18 22:30:16     55s] (I)       Number of ignored nets = 0
[04/18 22:30:16     55s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/18 22:30:16     55s] (I)       Number of clock nets = 1.  Ignored: No
[04/18 22:30:16     55s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/18 22:30:16     55s] (I)       Number of special nets = 0.  Ignored: Yes
[04/18 22:30:16     55s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/18 22:30:16     55s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/18 22:30:16     55s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/18 22:30:16     55s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/18 22:30:16     55s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/18 22:30:16     55s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/18 22:30:16     55s] (I)       Before initializing earlyGlobalRoute syMemory usage = 987.1 MB
[04/18 22:30:16     55s] (I)       Ndr track 0 does not exist
[04/18 22:30:16     55s] (I)       Layer1  viaCost=200.00
[04/18 22:30:16     55s] (I)       Layer2  viaCost=200.00
[04/18 22:30:16     55s] (I)       Layer3  viaCost=100.00
[04/18 22:30:16     55s] (I)       Layer4  viaCost=100.00
[04/18 22:30:16     55s] (I)       Layer5  viaCost=100.00
[04/18 22:30:16     55s] (I)       Layer6  viaCost=100.00
[04/18 22:30:16     55s] (I)       Layer7  viaCost=100.00
[04/18 22:30:16     55s] (I)       Layer8  viaCost=100.00
[04/18 22:30:16     55s] (I)       Layer9  viaCost=100.00
[04/18 22:30:16     55s] (I)       ---------------------Grid Graph Info--------------------
[04/18 22:30:16     55s] (I)       Routing area        : (0, 0) - (528050, 526400)
[04/18 22:30:16     55s] (I)       Core area           : (0, 0) - (528050, 526400)
[04/18 22:30:16     55s] (I)       Site width          :   380  (dbu)
[04/18 22:30:16     55s] (I)       Row height          :  2800  (dbu)
[04/18 22:30:16     55s] (I)       GCell width         : 16800  (dbu)
[04/18 22:30:16     55s] (I)       GCell height        : 16800  (dbu)
[04/18 22:30:16     55s] (I)       Grid                :    32    32    10
[04/18 22:30:16     55s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/18 22:30:16     55s] (I)       Vertical capacity   :     0 16800     0 16800     0 16800     0 16800     0 16800
[04/18 22:30:16     55s] (I)       Horizontal capacity :     0     0 16800     0 16800     0 16800     0 16800     0
[04/18 22:30:16     55s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[04/18 22:30:16     55s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[04/18 22:30:16     55s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[04/18 22:30:16     55s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[04/18 22:30:16     55s] (I)       First track coord   :     0   190   140   750   700   750  1820  1870  3340  3550
[04/18 22:30:16     55s] (I)       Num tracks per GCell: 62.22 44.21 60.00 30.00 30.00 30.00 10.00 10.00  5.25  5.00
[04/18 22:30:16     55s] (I)       Total num of tracks :     0  1389  1880   942   939   942   313   313   164   156
[04/18 22:30:16     55s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/18 22:30:16     55s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/18 22:30:16     55s] (I)       --------------------------------------------------------
[04/18 22:30:16     55s] 
[04/18 22:30:16     55s] [NR-eGR] ============ Routing rule table ============
[04/18 22:30:16     55s] [NR-eGR] Rule id: 0  Nets: 3418 
[04/18 22:30:16     55s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[04/18 22:30:16     55s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[04/18 22:30:16     55s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/18 22:30:16     55s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/18 22:30:16     55s] [NR-eGR] ========================================
[04/18 22:30:16     55s] [NR-eGR] 
[04/18 22:30:16     55s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/18 22:30:16     55s] (I)       blocked tracks on layer2 : = 25926 / 44448 (58.33%)
[04/18 22:30:16     55s] (I)       blocked tracks on layer3 : = 34515 / 60160 (57.37%)
[04/18 22:30:16     55s] (I)       blocked tracks on layer4 : = 17610 / 30144 (58.42%)
[04/18 22:30:16     55s] (I)       blocked tracks on layer5 : = 12600 / 30048 (41.93%)
[04/18 22:30:16     55s] (I)       blocked tracks on layer6 : = 12642 / 30144 (41.94%)
[04/18 22:30:16     55s] (I)       blocked tracks on layer7 : = 4221 / 10016 (42.14%)
[04/18 22:30:16     55s] (I)       blocked tracks on layer8 : = 4221 / 10016 (42.14%)
[04/18 22:30:16     55s] (I)       blocked tracks on layer9 : = 2247 / 5248 (42.82%)
[04/18 22:30:16     55s] (I)       blocked tracks on layer10 : = 2160 / 4992 (43.27%)
[04/18 22:30:16     55s] (I)       After initializing earlyGlobalRoute syMemory usage = 987.1 MB
[04/18 22:30:16     55s] (I)       Loading and dumping file time : 0.01 seconds
[04/18 22:30:16     55s] (I)       ============= Initialization =============
[04/18 22:30:16     55s] (I)       numLocalWires=8846  numGlobalNetBranches=2408  numLocalNetBranches=2016
[04/18 22:30:16     55s] (I)       totalPins=11239  totalGlobalPin=5126 (45.61%)
[04/18 22:30:16     55s] (I)       total 2D Cap : 113371 = (53537 H, 59834 V)
[04/18 22:30:16     55s] (I)       ============  Phase 1a Route ============
[04/18 22:30:16     55s] (I)       Phase 1a runs 0.00 seconds
[04/18 22:30:16     55s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[04/18 22:30:16     55s] (I)       Usage: 7066 = (3203 H, 3863 V) = (5.98% H, 6.46% V) = (2.691e+04um H, 3.245e+04um V)
[04/18 22:30:16     55s] (I)       
[04/18 22:30:16     55s] (I)       ============  Phase 1b Route ============
[04/18 22:30:16     55s] (I)       Phase 1b runs 0.00 seconds
[04/18 22:30:16     55s] (I)       Usage: 7066 = (3203 H, 3863 V) = (5.98% H, 6.46% V) = (2.691e+04um H, 3.245e+04um V)
[04/18 22:30:16     55s] (I)       
[04/18 22:30:16     55s] (I)       earlyGlobalRoute overflow: 0.00% H + 3.27% V
[04/18 22:30:16     55s] 
[04/18 22:30:16     55s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 1.05% V
[04/18 22:30:16     55s] Finished Early Global Route rough congestion estimation: mem = 987.1M
[04/18 22:30:16     55s] earlyGlobalRoute rough estimation gcell size 6 row height
[04/18 22:30:16     55s] OPERPROF: Starting CDPad at level 1, MEM:987.1M
[04/18 22:30:16     55s] CDPadU 0.399 -> 0.399
[04/18 22:30:16     55s] OPERPROF: Finished CDPad at level 1, CPU:0.020, REAL:0.023, MEM:987.1M
[04/18 22:30:16     55s] Global placement CDP skipped at cutLevel 9.
[04/18 22:30:16     55s] Iteration  9: Total net bbox = 7.872e+04 (4.48e+04 3.39e+04)
[04/18 22:30:16     55s]               Est.  stn bbox = 9.070e+04 (5.11e+04 3.96e+04)
[04/18 22:30:16     55s]               cpu = 0:00:01.2 real = 0:00:01.0 mem = 987.1M
[04/18 22:30:16     56s] nrCritNet: 0.00% ( 0 / 3516 ) cutoffSlk: 214748364.7ps stdDelay: 32.9ps
[04/18 22:30:17     56s] nrCritNet: 0.00% ( 0 / 3516 ) cutoffSlk: 214748364.7ps stdDelay: 32.9ps
[04/18 22:30:17     56s] Iteration 10: Total net bbox = 7.872e+04 (4.48e+04 3.39e+04)
[04/18 22:30:17     56s]               Est.  stn bbox = 9.070e+04 (5.11e+04 3.96e+04)
[04/18 22:30:17     56s]               cpu = 0:00:00.7 real = 0:00:01.0 mem = 987.1M
[04/18 22:30:18     57s] Starting Early Global Route rough congestion estimation: mem = 987.1M
[04/18 22:30:18     57s] (I)       Reading DB...
[04/18 22:30:18     57s] (I)       Read data from FE... (mem=987.1M)
[04/18 22:30:18     57s] (I)       Read nodes and places... (mem=987.1M)
[04/18 22:30:18     57s] (I)       Done Read nodes and places (cpu=0.000s, mem=987.1M)
[04/18 22:30:18     57s] (I)       Read nets... (mem=987.1M)
[04/18 22:30:18     57s] (I)       Done Read nets (cpu=0.000s, mem=987.1M)
[04/18 22:30:18     57s] (I)       Done Read data from FE (cpu=0.000s, mem=987.1M)
[04/18 22:30:18     57s] (I)       before initializing RouteDB syMemory usage = 987.1 MB
[04/18 22:30:18     57s] (I)       congestionReportName   : 
[04/18 22:30:18     57s] (I)       layerRangeFor2DCongestion : 
[04/18 22:30:18     57s] (I)       buildTerm2TermWires    : 1
[04/18 22:30:18     57s] (I)       doTrackAssignment      : 1
[04/18 22:30:18     57s] (I)       dumpBookshelfFiles     : 0
[04/18 22:30:18     57s] (I)       numThreads             : 1
[04/18 22:30:18     57s] (I)       bufferingAwareRouting  : false
[04/18 22:30:18     57s] [NR-eGR] honorMsvRouteConstraint: false
[04/18 22:30:18     57s] (I)       honorPin               : false
[04/18 22:30:18     57s] (I)       honorPinGuide          : true
[04/18 22:30:18     57s] (I)       honorPartition         : false
[04/18 22:30:18     57s] (I)       honorPartitionAllowFeedthru: false
[04/18 22:30:18     57s] (I)       allowPartitionCrossover: false
[04/18 22:30:18     57s] (I)       honorSingleEntry       : true
[04/18 22:30:18     57s] (I)       honorSingleEntryStrong : true
[04/18 22:30:18     57s] (I)       handleViaSpacingRule   : false
[04/18 22:30:18     57s] (I)       handleEolSpacingRule   : false
[04/18 22:30:18     57s] (I)       PDConstraint           : none
[04/18 22:30:18     57s] (I)       expBetterNDRHandling   : false
[04/18 22:30:18     57s] [NR-eGR] honorClockSpecNDR      : 0
[04/18 22:30:18     57s] (I)       routingEffortLevel     : 3
[04/18 22:30:18     57s] (I)       effortLevel            : standard
[04/18 22:30:18     57s] [NR-eGR] minRouteLayer          : 2
[04/18 22:30:18     57s] [NR-eGR] maxRouteLayer          : 127
[04/18 22:30:18     57s] (I)       relaxedTopLayerCeiling : 127
[04/18 22:30:18     57s] (I)       relaxedBottomLayerFloor: 2
[04/18 22:30:18     57s] (I)       numRowsPerGCell        : 3
[04/18 22:30:18     57s] (I)       speedUpLargeDesign     : 0
[04/18 22:30:18     57s] (I)       multiThreadingTA       : 1
[04/18 22:30:18     57s] (I)       optimizationMode       : false
[04/18 22:30:18     57s] (I)       routeSecondPG          : false
[04/18 22:30:18     57s] (I)       scenicRatioForLayerRelax: 0.00
[04/18 22:30:18     57s] (I)       detourLimitForLayerRelax: 0.00
[04/18 22:30:18     57s] (I)       punchThroughDistance   : 500.00
[04/18 22:30:18     57s] (I)       scenicBound            : 1.15
[04/18 22:30:18     57s] (I)       maxScenicToAvoidBlk    : 100.00
[04/18 22:30:18     57s] (I)       source-to-sink ratio   : 0.00
[04/18 22:30:18     57s] (I)       targetCongestionRatioH : 1.00
[04/18 22:30:18     57s] (I)       targetCongestionRatioV : 1.00
[04/18 22:30:18     57s] (I)       layerCongestionRatio   : 0.70
[04/18 22:30:18     57s] (I)       m1CongestionRatio      : 0.10
[04/18 22:30:18     57s] (I)       m2m3CongestionRatio    : 0.70
[04/18 22:30:18     57s] (I)       localRouteEffort       : 1.00
[04/18 22:30:18     57s] (I)       numSitesBlockedByOneVia: 8.00
[04/18 22:30:18     57s] (I)       supplyScaleFactorH     : 1.00
[04/18 22:30:18     57s] (I)       supplyScaleFactorV     : 1.00
[04/18 22:30:18     57s] (I)       highlight3DOverflowFactor: 0.00
[04/18 22:30:18     57s] (I)       routeVias              : 
[04/18 22:30:18     57s] (I)       readTROption           : true
[04/18 22:30:18     57s] (I)       extraSpacingFactor     : 1.00
[04/18 22:30:18     57s] [NR-eGR] numTracksPerClockWire  : 0
[04/18 22:30:18     57s] (I)       routeSelectedNetsOnly  : false
[04/18 22:30:18     57s] (I)       clkNetUseMaxDemand     : false
[04/18 22:30:18     57s] (I)       extraDemandForClocks   : 0
[04/18 22:30:18     57s] (I)       steinerRemoveLayers    : false
[04/18 22:30:18     57s] (I)       demoteLayerScenicScale : 1.00
[04/18 22:30:18     57s] (I)       nonpreferLayerCostScale : 100.00
[04/18 22:30:18     57s] (I)       similarTopologyRoutingFast : false
[04/18 22:30:18     57s] (I)       spanningTreeRefinement : false
[04/18 22:30:18     57s] (I)       spanningTreeRefinementAlpha : -1.00
[04/18 22:30:18     57s] (I)       starting read tracks
[04/18 22:30:18     57s] (I)       build grid graph
[04/18 22:30:18     57s] (I)       build grid graph start
[04/18 22:30:18     57s] [NR-eGR] metal1 has no routable track
[04/18 22:30:18     57s] [NR-eGR] metal2 has single uniform track structure
[04/18 22:30:18     57s] [NR-eGR] metal3 has single uniform track structure
[04/18 22:30:18     57s] [NR-eGR] metal4 has single uniform track structure
[04/18 22:30:18     57s] [NR-eGR] metal5 has single uniform track structure
[04/18 22:30:18     57s] [NR-eGR] metal6 has single uniform track structure
[04/18 22:30:18     57s] [NR-eGR] metal7 has single uniform track structure
[04/18 22:30:18     57s] [NR-eGR] metal8 has single uniform track structure
[04/18 22:30:18     57s] [NR-eGR] metal9 has single uniform track structure
[04/18 22:30:18     57s] [NR-eGR] metal10 has single uniform track structure
[04/18 22:30:18     57s] (I)       build grid graph end
[04/18 22:30:18     57s] (I)       merge level 0
[04/18 22:30:18     57s] (I)       numViaLayers=10
[04/18 22:30:18     57s] (I)       Reading via via1_8 for layer: 0 
[04/18 22:30:18     57s] (I)       Reading via via2_8 for layer: 1 
[04/18 22:30:18     57s] (I)       Reading via via3_2 for layer: 2 
[04/18 22:30:18     57s] (I)       Reading via via4_0 for layer: 3 
[04/18 22:30:18     57s] (I)       Reading via via5_0 for layer: 4 
[04/18 22:30:18     57s] (I)       Reading via via6_0 for layer: 5 
[04/18 22:30:18     57s] (I)       Reading via via7_0 for layer: 6 
[04/18 22:30:18     57s] (I)       Reading via via8_0 for layer: 7 
[04/18 22:30:18     57s] (I)       Reading via via9_0 for layer: 8 
[04/18 22:30:18     57s] (I)       end build via table
[04/18 22:30:18     57s] [NR-eGR] Read 0 PG shapes in 0.000 seconds
[04/18 22:30:18     57s] 
[04/18 22:30:18     57s] [NR-eGR] numRoutingBlks=0 numInstBlks=230 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[04/18 22:30:18     57s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/18 22:30:18     57s] (I)       readDataFromPlaceDB
[04/18 22:30:18     57s] (I)       Read net information..
[04/18 22:30:18     57s] [NR-eGR] Read numTotalNets=3418  numIgnoredNets=0
[04/18 22:30:18     57s] (I)       Read testcase time = 0.000 seconds
[04/18 22:30:18     57s] 
[04/18 22:30:18     57s] (I)       read default dcut vias
[04/18 22:30:18     57s] (I)       Reading via via1_4 for layer: 0 
[04/18 22:30:18     57s] (I)       Reading via via2_8 for layer: 1 
[04/18 22:30:18     57s] (I)       Reading via via3_2 for layer: 2 
[04/18 22:30:18     57s] (I)       Reading via via4_0 for layer: 3 
[04/18 22:30:18     57s] (I)       Reading via via5_0 for layer: 4 
[04/18 22:30:18     57s] (I)       Reading via via6_0 for layer: 5 
[04/18 22:30:18     57s] (I)       Reading via via7_0 for layer: 6 
[04/18 22:30:18     57s] (I)       Reading via via8_0 for layer: 7 
[04/18 22:30:18     57s] (I)       Reading via via9_0 for layer: 8 
[04/18 22:30:18     57s] (I)       early_global_route_priority property id does not exist.
[04/18 22:30:18     57s] (I)       build grid graph start
[04/18 22:30:18     57s] (I)       build grid graph end
[04/18 22:30:18     57s] (I)       Model blockage into capacity
[04/18 22:30:18     57s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[04/18 22:30:18     57s] (I)       Modeling time = 0.000 seconds
[04/18 22:30:18     57s] 
[04/18 22:30:18     57s] (I)       Number of ignored nets = 0
[04/18 22:30:18     57s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/18 22:30:18     57s] (I)       Number of clock nets = 1.  Ignored: No
[04/18 22:30:18     57s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/18 22:30:18     57s] (I)       Number of special nets = 0.  Ignored: Yes
[04/18 22:30:18     57s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/18 22:30:18     57s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/18 22:30:18     57s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/18 22:30:18     57s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/18 22:30:18     57s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/18 22:30:18     57s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/18 22:30:18     57s] (I)       Before initializing earlyGlobalRoute syMemory usage = 987.1 MB
[04/18 22:30:18     57s] (I)       Ndr track 0 does not exist
[04/18 22:30:18     57s] (I)       Layer1  viaCost=200.00
[04/18 22:30:18     57s] (I)       Layer2  viaCost=200.00
[04/18 22:30:18     57s] (I)       Layer3  viaCost=100.00
[04/18 22:30:18     57s] (I)       Layer4  viaCost=100.00
[04/18 22:30:18     57s] (I)       Layer5  viaCost=100.00
[04/18 22:30:18     57s] (I)       Layer6  viaCost=100.00
[04/18 22:30:18     57s] (I)       Layer7  viaCost=100.00
[04/18 22:30:18     57s] (I)       Layer8  viaCost=100.00
[04/18 22:30:18     57s] (I)       Layer9  viaCost=100.00
[04/18 22:30:18     57s] (I)       ---------------------Grid Graph Info--------------------
[04/18 22:30:18     57s] (I)       Routing area        : (0, 0) - (528050, 526400)
[04/18 22:30:18     57s] (I)       Core area           : (0, 0) - (528050, 526400)
[04/18 22:30:18     57s] (I)       Site width          :   380  (dbu)
[04/18 22:30:18     57s] (I)       Row height          :  2800  (dbu)
[04/18 22:30:18     57s] (I)       GCell width         :  8400  (dbu)
[04/18 22:30:18     57s] (I)       GCell height        :  8400  (dbu)
[04/18 22:30:18     57s] (I)       Grid                :    63    63    10
[04/18 22:30:18     57s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/18 22:30:18     57s] (I)       Vertical capacity   :     0  8400     0  8400     0  8400     0  8400     0  8400
[04/18 22:30:18     57s] (I)       Horizontal capacity :     0     0  8400     0  8400     0  8400     0  8400     0
[04/18 22:30:18     57s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[04/18 22:30:18     57s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[04/18 22:30:18     57s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[04/18 22:30:18     57s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[04/18 22:30:18     57s] (I)       First track coord   :     0   190   140   750   700   750  1820  1870  3340  3550
[04/18 22:30:18     57s] (I)       Num tracks per GCell: 31.11 22.11 30.00 15.00 15.00 15.00  5.00  5.00  2.62  2.50
[04/18 22:30:18     57s] (I)       Total num of tracks :     0  1389  1880   942   939   942   313   313   164   156
[04/18 22:30:18     57s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/18 22:30:18     57s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/18 22:30:18     57s] (I)       --------------------------------------------------------
[04/18 22:30:18     57s] 
[04/18 22:30:18     57s] [NR-eGR] ============ Routing rule table ============
[04/18 22:30:18     57s] [NR-eGR] Rule id: 0  Nets: 3418 
[04/18 22:30:18     57s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[04/18 22:30:18     57s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[04/18 22:30:18     57s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/18 22:30:18     57s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/18 22:30:18     57s] [NR-eGR] ========================================
[04/18 22:30:18     57s] [NR-eGR] 
[04/18 22:30:18     57s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/18 22:30:18     57s] (I)       blocked tracks on layer2 : = 50051 / 87507 (57.20%)
[04/18 22:30:18     57s] (I)       blocked tracks on layer3 : = 69030 / 118440 (58.28%)
[04/18 22:30:18     57s] (I)       blocked tracks on layer4 : = 33997 / 59346 (57.29%)
[04/18 22:30:18     57s] (I)       blocked tracks on layer5 : = 25200 / 59157 (42.60%)
[04/18 22:30:18     57s] (I)       blocked tracks on layer6 : = 24682 / 59346 (41.59%)
[04/18 22:30:18     57s] (I)       blocked tracks on layer7 : = 8442 / 19719 (42.81%)
[04/18 22:30:18     57s] (I)       blocked tracks on layer8 : = 8241 / 19719 (41.79%)
[04/18 22:30:18     57s] (I)       blocked tracks on layer9 : = 4494 / 10332 (43.50%)
[04/18 22:30:18     57s] (I)       blocked tracks on layer10 : = 4200 / 9828 (42.74%)
[04/18 22:30:18     57s] (I)       After initializing earlyGlobalRoute syMemory usage = 987.1 MB
[04/18 22:30:18     57s] (I)       Loading and dumping file time : 0.01 seconds
[04/18 22:30:18     57s] (I)       ============= Initialization =============
[04/18 22:30:18     57s] (I)       numLocalWires=5505  numGlobalNetBranches=1453  numLocalNetBranches=1302
[04/18 22:30:18     57s] (I)       totalPins=11239  totalGlobalPin=7273 (64.71%)
[04/18 22:30:18     57s] (I)       total 2D Cap : 219800 = (103825 H, 115975 V)
[04/18 22:30:18     57s] (I)       ============  Phase 1a Route ============
[04/18 22:30:18     57s] (I)       Phase 1a runs 0.00 seconds
[04/18 22:30:18     57s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[04/18 22:30:18     57s] (I)       Usage: 14601 = (6732 H, 7869 V) = (6.48% H, 6.79% V) = (2.827e+04um H, 3.305e+04um V)
[04/18 22:30:18     57s] (I)       
[04/18 22:30:18     57s] (I)       ============  Phase 1b Route ============
[04/18 22:30:18     57s] (I)       Phase 1b runs 0.00 seconds
[04/18 22:30:18     57s] (I)       Usage: 14601 = (6732 H, 7869 V) = (6.48% H, 6.79% V) = (2.827e+04um H, 3.305e+04um V)
[04/18 22:30:18     57s] (I)       
[04/18 22:30:18     57s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.58% V
[04/18 22:30:18     57s] 
[04/18 22:30:18     57s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.25% V
[04/18 22:30:18     57s] Finished Early Global Route rough congestion estimation: mem = 987.1M
[04/18 22:30:18     57s] earlyGlobalRoute rough estimation gcell size 3 row height
[04/18 22:30:18     57s] OPERPROF: Starting CDPad at level 1, MEM:987.1M
[04/18 22:30:18     57s] CDPadU 0.399 -> 0.398
[04/18 22:30:18     57s] OPERPROF: Finished CDPad at level 1, CPU:0.040, REAL:0.044, MEM:987.1M
[04/18 22:30:18     57s] Global placement CDP skipped at cutLevel 11.
[04/18 22:30:18     57s] Iteration 11: Total net bbox = 7.936e+04 (4.54e+04 3.40e+04)
[04/18 22:30:18     57s]               Est.  stn bbox = 9.163e+04 (5.20e+04 3.96e+04)
[04/18 22:30:18     57s]               cpu = 0:00:01.1 real = 0:00:01.0 mem = 987.1M
[04/18 22:30:18     57s] nrCritNet: 0.00% ( 0 / 3516 ) cutoffSlk: 214748364.7ps stdDelay: 32.9ps
[04/18 22:30:19     58s] nrCritNet: 0.00% ( 0 / 3516 ) cutoffSlk: 214748364.7ps stdDelay: 32.9ps
[04/18 22:30:19     58s] Iteration 12: Total net bbox = 7.936e+04 (4.54e+04 3.40e+04)
[04/18 22:30:19     58s]               Est.  stn bbox = 9.163e+04 (5.20e+04 3.96e+04)
[04/18 22:30:19     58s]               cpu = 0:00:00.7 real = 0:00:01.0 mem = 987.1M
[04/18 22:30:21     60s] Iteration 13: Total net bbox = 8.083e+04 (4.56e+04 3.52e+04)
[04/18 22:30:21     60s]               Est.  stn bbox = 9.254e+04 (5.17e+04 4.08e+04)
[04/18 22:30:21     60s]               cpu = 0:00:02.0 real = 0:00:02.0 mem = 988.1M
[04/18 22:30:21     60s] Iteration 14: Total net bbox = 8.083e+04 (4.56e+04 3.52e+04)
[04/18 22:30:21     60s]               Est.  stn bbox = 9.254e+04 (5.17e+04 4.08e+04)
[04/18 22:30:21     60s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 988.1M
[04/18 22:30:21     60s] Iteration 15: Total net bbox = 8.083e+04 (4.56e+04 3.52e+04)
[04/18 22:30:21     60s]               Est.  stn bbox = 9.254e+04 (5.17e+04 4.08e+04)
[04/18 22:30:21     60s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 988.1M
[04/18 22:30:21     60s] *** cost = 8.083e+04 (4.56e+04 3.52e+04) (cpu for global=0:00:08.7) real=0:00:09.0***
[04/18 22:30:21     60s] Info: 0 clock gating cells identified, 0 (on average) moved 0/7
[04/18 22:30:21     60s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:988.1M
[04/18 22:30:21     60s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:988.1M
[04/18 22:30:21     60s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:988.1M
[04/18 22:30:21     60s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:988.1M
[04/18 22:30:21     60s] Solver runtime cpu: 0:00:06.1 real: 0:00:05.9
[04/18 22:30:21     60s] Core Placement runtime cpu: 0:00:06.5 real: 0:00:06.0
[04/18 22:30:21     60s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[04/18 22:30:21     60s] Type 'man IMPSP-9025' for more detail.
[04/18 22:30:21     60s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:988.1M
[04/18 22:30:21     60s] OPERPROF:   Starting DPlace-Init at level 2, MEM:988.1M
[04/18 22:30:21     60s] #spOpts: mergeVia=F 
[04/18 22:30:21     60s] OPERPROF:     Starting SiteArrayInit at level 3, MEM:988.1M
[04/18 22:30:21     60s] OPERPROF:       Starting spIGRtCostMap_init at level 4, MEM:988.1M
[04/18 22:30:21     60s] OPERPROF:       Finished spIGRtCostMap_init at level 4, CPU:0.000, REAL:0.000, MEM:988.1M
[04/18 22:30:21     60s] OPERPROF:       Starting SiteArrayMainInit_V17 at level 4, MEM:988.1M
[04/18 22:30:21     60s] OPERPROF:         Starting SiteArrayFPInit_V17 at level 5, MEM:988.1M
[04/18 22:30:21     60s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/18 22:30:21     60s] OPERPROF:           Starting Placement-Init-Site-Array-V17 at level 6, MEM:988.1M
[04/18 22:30:21     60s] SiteArray: one-level site array dimensions = 188 x 1389
[04/18 22:30:21     60s] SiteArray: use 1,044,528 bytes
[04/18 22:30:21     60s] SiteArray: current memory after site array memory allocatiion 988.1M
[04/18 22:30:21     60s] SiteArray: FP blocked sites are writable
[04/18 22:30:21     60s] OPERPROF:             Starting SiteArray/Init-VDDOnBottom at level 7, MEM:988.1M
[04/18 22:30:21     60s] OPERPROF:             Finished SiteArray/Init-VDDOnBottom at level 7, CPU:0.000, REAL:0.000, MEM:988.1M
[04/18 22:30:21     60s] OPERPROF:             Starting InitTechSitePattern at level 7, MEM:988.1M
[04/18 22:30:21     60s] OPERPROF:             Finished InitTechSitePattern at level 7, CPU:0.000, REAL:0.002, MEM:988.1M
[04/18 22:30:21     60s] OPERPROF:             Starting SiteArr/FP-Init-2 at level 7, MEM:988.1M
[04/18 22:30:21     60s] OPERPROF:             Finished SiteArr/FP-Init-2 at level 7, CPU:0.000, REAL:0.000, MEM:988.1M
[04/18 22:30:21     60s] OPERPROF:             Starting SiteArr/FP-Blockage at level 7, MEM:988.1M
[04/18 22:30:21     60s] OPERPROF:             Finished SiteArr/FP-Blockage at level 7, CPU:0.000, REAL:0.000, MEM:988.1M
[04/18 22:30:21     60s] OPERPROF:           Finished Placement-Init-Site-Array-V17 at level 6, CPU:0.000, REAL:0.003, MEM:988.1M
[04/18 22:30:21     60s] OPERPROF:           Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 6, MEM:988.1M
[04/18 22:30:21     60s] OPERPROF:           Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 6, CPU:0.000, REAL:0.000, MEM:988.1M
[04/18 22:30:21     60s] OPERPROF:           Starting Placement-Build-Follow-Pin at level 6, MEM:988.1M
[04/18 22:30:21     60s] OPERPROF:             Starting RoutingBlockageAnalysis at level 7, MEM:988.1M
[04/18 22:30:21     60s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/18 22:30:21     60s] Mark StBox On SiteArr starts
[04/18 22:30:21     60s] Mark StBox On SiteArr ends
[04/18 22:30:21     60s] OPERPROF:             Finished RoutingBlockageAnalysis at level 7, CPU:0.000, REAL:0.000, MEM:988.1M
[04/18 22:30:21     60s] OPERPROF:           Finished Placement-Build-Follow-Pin at level 6, CPU:0.000, REAL:0.000, MEM:988.1M
[04/18 22:30:21     60s] OPERPROF:           Starting SiteArary/SetupFPBlocked at level 6, MEM:988.1M
[04/18 22:30:21     60s] OPERPROF:           Finished SiteArary/SetupFPBlocked at level 6, CPU:0.000, REAL:0.000, MEM:988.1M
[04/18 22:30:21     60s] OPERPROF:         Finished SiteArrayFPInit_V17 at level 5, CPU:0.000, REAL:0.006, MEM:988.1M
[04/18 22:30:21     60s] OPERPROF:         Starting SiteArrayInitPartitionBorders at level 5, MEM:988.1M
[04/18 22:30:21     60s] OPERPROF:         Finished SiteArrayInitPartitionBorders at level 5, CPU:0.000, REAL:0.000, MEM:988.1M
[04/18 22:30:21     60s] OPERPROF:         Starting InitBlockedSiteAsBlockedInst at level 5, MEM:988.1M
[04/18 22:30:21     60s] OPERPROF:         Finished InitBlockedSiteAsBlockedInst at level 5, CPU:0.000, REAL:0.000, MEM:988.1M
[04/18 22:30:21     60s] OPERPROF:         Starting SiteArrayMarkPreplaceInsts at level 5, MEM:988.1M
[04/18 22:30:21     60s] OPERPROF:         Finished SiteArrayMarkPreplaceInsts at level 5, CPU:0.000, REAL:0.001, MEM:988.1M
[04/18 22:30:21     60s] OPERPROF:         Starting CMU at level 5, MEM:988.1M
[04/18 22:30:21     60s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:988.1M
[04/18 22:30:21     60s] OPERPROF:       Finished SiteArrayMainInit_V17 at level 4, CPU:0.010, REAL:0.009, MEM:988.1M
[04/18 22:30:21     60s] OPERPROF:     Finished SiteArrayInit at level 3, CPU:0.010, REAL:0.009, MEM:988.1M
[04/18 22:30:21     60s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:988.1M
[04/18 22:30:21     60s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:988.1M
[04/18 22:30:21     60s] OPERPROF:     Starting PlacementInitFenceForDPlace at level 3, MEM:988.1M
[04/18 22:30:21     60s] OPERPROF:       Starting SiteArrayInitFenceEdgeBit at level 4, MEM:988.1M
[04/18 22:30:21     60s] OPERPROF:       Finished SiteArrayInitFenceEdgeBit at level 4, CPU:0.000, REAL:0.000, MEM:988.1M
[04/18 22:30:21     60s] OPERPROF:       Starting SiteArrayInitObstEdgeBit at level 4, MEM:988.1M
[04/18 22:30:21     60s] OPERPROF:       Finished SiteArrayInitObstEdgeBit at level 4, CPU:0.000, REAL:0.002, MEM:988.1M
[04/18 22:30:21     60s] OPERPROF:     Finished PlacementInitFenceForDPlace at level 3, CPU:0.000, REAL:0.002, MEM:988.1M
[04/18 22:30:21     60s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=988.1MB).
[04/18 22:30:21     60s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.014, MEM:988.1M
[04/18 22:30:21     60s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.014, MEM:988.1M
[04/18 22:30:21     60s] OPERPROF: Starting RefinePlace at level 1, MEM:988.1M
[04/18 22:30:21     60s] *** Starting refinePlace (0:01:00 mem=988.1M) ***
[04/18 22:30:21     60s] Total net bbox length = 8.083e+04 (4.560e+04 3.523e+04) (ext = 2.421e+04)
[04/18 22:30:21     60s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/18 22:30:21     60s] OPERPROF:   Starting CellHaloInit at level 2, MEM:988.1M
[04/18 22:30:21     60s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:988.1M
[04/18 22:30:21     60s] OPERPROF:   Starting CellHaloInit at level 2, MEM:988.1M
[04/18 22:30:21     60s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:988.1M
[04/18 22:30:21     60s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:988.1M
[04/18 22:30:21     60s] Starting refinePlace ...
[04/18 22:30:21     60s]   Spread Effort: high, standalone mode, useDDP on.
[04/18 22:30:21     60s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=988.1MB) @(0:01:00 - 0:01:00).
[04/18 22:30:21     60s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/18 22:30:21     60s] wireLenOptFixPriorityInst 0 inst fixed
[04/18 22:30:21     60s] Placement tweakage begins.
[04/18 22:30:21     60s] wire length = 6.554e+04
[04/18 22:30:21     60s] wire length = 6.437e+04
[04/18 22:30:21     60s] Placement tweakage ends.
[04/18 22:30:21     60s] Move report: tweak moves 252 insts, mean move: 3.55 um, max move: 23.39 um
[04/18 22:30:21     60s] 	Max move on inst (My_bus/U79): (169.56, 64.12) --> (166.25, 44.03)
[04/18 22:30:21     60s] 
[04/18 22:30:21     60s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[04/18 22:30:21     60s] Move report: legalization moves 3040 insts, mean move: 0.79 um, max move: 2.76 um
[04/18 22:30:21     60s] 	Max move on inst (My_bus/U292): (63.37, 136.06) --> (61.75, 137.20)
[04/18 22:30:21     60s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=988.1MB) @(0:01:00 - 0:01:00).
[04/18 22:30:21     60s] Move report: Detail placement moves 3040 insts, mean move: 1.03 um, max move: 24.03 um
[04/18 22:30:21     60s] 	Max move on inst (My_bus/U79): (169.56, 64.12) --> (166.25, 43.40)
[04/18 22:30:21     60s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 988.1MB
[04/18 22:30:21     60s] Statistics of distance of Instance movement in refine placement:
[04/18 22:30:21     60s]   maximum (X+Y) =        24.03 um
[04/18 22:30:21     60s]   inst (My_bus/U79) with max move: (169.562, 64.1165) -> (166.25, 43.4)
[04/18 22:30:21     60s]   mean    (X+Y) =         1.03 um
[04/18 22:30:21     60s] Summary Report:
[04/18 22:30:21     60s] Instances move: 3040 (out of 3040 movable)
[04/18 22:30:21     60s] Instances flipped: 0
[04/18 22:30:21     60s] Mean displacement: 1.03 um
[04/18 22:30:21     60s] Max displacement: 24.03 um (Instance: My_bus/U79) (169.562, 64.1165) -> (166.25, 43.4)
[04/18 22:30:21     60s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NOR2_X1
[04/18 22:30:21     60s] Total instances moved : 3040
[04/18 22:30:21     60s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.140, REAL:0.134, MEM:988.1M
[04/18 22:30:21     60s] Total net bbox length = 7.982e+04 (4.456e+04 3.526e+04) (ext = 2.410e+04)
[04/18 22:30:21     60s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 988.1MB
[04/18 22:30:21     60s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=988.1MB) @(0:01:00 - 0:01:00).
[04/18 22:30:21     60s] *** Finished refinePlace (0:01:00 mem=988.1M) ***
[04/18 22:30:21     60s] OPERPROF: Finished RefinePlace at level 1, CPU:0.140, REAL:0.141, MEM:988.1M
[04/18 22:30:21     60s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:988.1M
[04/18 22:30:21     60s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:988.1M
[04/18 22:30:21     60s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:988.1M
[04/18 22:30:21     60s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:988.1M
[04/18 22:30:21     60s] *** End of Placement (cpu=0:00:09.3, real=0:00:09.0, mem=988.1M) ***
[04/18 22:30:21     60s] #spOpts: mergeVia=F 
[04/18 22:30:21     60s] OPERPROF: Starting SiteArrayInit at level 1, MEM:988.1M
[04/18 22:30:21     60s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:988.1M
[04/18 22:30:21     60s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:988.1M
[04/18 22:30:21     60s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:988.1M
[04/18 22:30:21     60s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:988.1M
[04/18 22:30:21     60s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/18 22:30:21     60s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:988.1M
[04/18 22:30:21     60s] SiteArray: one-level site array dimensions = 188 x 1389
[04/18 22:30:21     60s] SiteArray: use 1,044,528 bytes
[04/18 22:30:21     60s] SiteArray: current memory after site array memory allocatiion 988.1M
[04/18 22:30:21     60s] SiteArray: FP blocked sites are writable
[04/18 22:30:21     60s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:988.1M
[04/18 22:30:21     60s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:988.1M
[04/18 22:30:21     60s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:988.1M
[04/18 22:30:21     60s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.000, REAL:0.002, MEM:988.1M
[04/18 22:30:21     60s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:988.1M
[04/18 22:30:21     60s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:988.1M
[04/18 22:30:21     60s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:988.1M
[04/18 22:30:21     60s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:988.1M
[04/18 22:30:21     60s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.000, REAL:0.003, MEM:988.1M
[04/18 22:30:21     60s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:988.1M
[04/18 22:30:21     60s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:988.1M
[04/18 22:30:21     60s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:988.1M
[04/18 22:30:21     60s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:988.1M
[04/18 22:30:21     60s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/18 22:30:21     60s] Mark StBox On SiteArr starts
[04/18 22:30:21     60s] Mark StBox On SiteArr ends
[04/18 22:30:21     60s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.000, REAL:0.000, MEM:988.1M
[04/18 22:30:21     60s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.000, REAL:0.000, MEM:988.1M
[04/18 22:30:21     60s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:988.1M
[04/18 22:30:21     60s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.000, MEM:988.1M
[04/18 22:30:21     60s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.010, REAL:0.006, MEM:988.1M
[04/18 22:30:21     60s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:988.1M
[04/18 22:30:21     60s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:988.1M
[04/18 22:30:21     60s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:988.1M
[04/18 22:30:21     60s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:988.1M
[04/18 22:30:21     60s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:988.1M
[04/18 22:30:21     60s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:988.1M
[04/18 22:30:21     60s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.010, REAL:0.008, MEM:988.1M
[04/18 22:30:21     60s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.009, MEM:988.1M
[04/18 22:30:21     60s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:988.1M
[04/18 22:30:21     60s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:988.1M
[04/18 22:30:21     60s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:988.1M
[04/18 22:30:21     60s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:988.1M
[04/18 22:30:21     60s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:988.1M
[04/18 22:30:21     60s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.000, REAL:0.002, MEM:988.1M
[04/18 22:30:21     60s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:988.1M
[04/18 22:30:21     60s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.000, REAL:0.002, MEM:988.1M
[04/18 22:30:21     60s] default core: bins with density > 0.750 = 49.31 % ( 178 / 361 )
[04/18 22:30:21     60s] Density distribution unevenness ratio = 32.557%
[04/18 22:30:21     60s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:988.1M
[04/18 22:30:21     60s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:988.1M
[04/18 22:30:21     60s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:988.1M
[04/18 22:30:21     60s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:988.1M
[04/18 22:30:21     60s] *** Free Virtual Timing Model ...(mem=988.1M)
[04/18 22:30:21     60s] 
[04/18 22:30:21     60s] Starting congestion repair ...
[04/18 22:30:21     60s] User Input Parameters:
[04/18 22:30:21     60s] - Congestion Driven    : On
[04/18 22:30:21     60s] - Timing Driven        : Off
[04/18 22:30:21     60s] - Area-Violation Based : On
[04/18 22:30:21     60s] - Start Rollback Level : -5
[04/18 22:30:21     60s] - Legalized            : On
[04/18 22:30:21     60s] - Window Based         : Off
[04/18 22:30:21     60s] 
[04/18 22:30:21     60s] Starting Early Global Route congestion estimation: mem = 974.0M
[04/18 22:30:21     60s] (I)       Reading DB...
[04/18 22:30:21     60s] (I)       Read data from FE... (mem=974.0M)
[04/18 22:30:21     60s] (I)       Read nodes and places... (mem=974.0M)
[04/18 22:30:21     60s] (I)       Done Read nodes and places (cpu=0.000s, mem=974.0M)
[04/18 22:30:21     60s] (I)       Read nets... (mem=974.0M)
[04/18 22:30:21     60s] (I)       Done Read nets (cpu=0.000s, mem=974.0M)
[04/18 22:30:21     60s] (I)       Done Read data from FE (cpu=0.000s, mem=974.0M)
[04/18 22:30:21     60s] (I)       before initializing RouteDB syMemory usage = 974.0 MB
[04/18 22:30:21     60s] (I)       congestionReportName   : 
[04/18 22:30:21     60s] (I)       layerRangeFor2DCongestion : 
[04/18 22:30:21     60s] (I)       buildTerm2TermWires    : 1
[04/18 22:30:21     60s] (I)       doTrackAssignment      : 1
[04/18 22:30:21     60s] (I)       dumpBookshelfFiles     : 0
[04/18 22:30:21     60s] (I)       numThreads             : 1
[04/18 22:30:21     60s] (I)       bufferingAwareRouting  : false
[04/18 22:30:21     60s] [NR-eGR] honorMsvRouteConstraint: false
[04/18 22:30:21     60s] (I)       honorPin               : false
[04/18 22:30:21     60s] (I)       honorPinGuide          : true
[04/18 22:30:21     60s] (I)       honorPartition         : false
[04/18 22:30:21     60s] (I)       honorPartitionAllowFeedthru: false
[04/18 22:30:21     60s] (I)       allowPartitionCrossover: false
[04/18 22:30:21     60s] (I)       honorSingleEntry       : true
[04/18 22:30:21     60s] (I)       honorSingleEntryStrong : true
[04/18 22:30:21     60s] (I)       handleViaSpacingRule   : false
[04/18 22:30:21     60s] (I)       handleEolSpacingRule   : false
[04/18 22:30:21     60s] (I)       PDConstraint           : none
[04/18 22:30:21     60s] (I)       expBetterNDRHandling   : false
[04/18 22:30:21     60s] [NR-eGR] honorClockSpecNDR      : 0
[04/18 22:30:21     60s] (I)       routingEffortLevel     : 3
[04/18 22:30:21     60s] (I)       effortLevel            : standard
[04/18 22:30:21     60s] [NR-eGR] minRouteLayer          : 2
[04/18 22:30:21     60s] [NR-eGR] maxRouteLayer          : 127
[04/18 22:30:21     60s] (I)       relaxedTopLayerCeiling : 127
[04/18 22:30:21     60s] (I)       relaxedBottomLayerFloor: 2
[04/18 22:30:21     60s] (I)       numRowsPerGCell        : 1
[04/18 22:30:21     60s] (I)       speedUpLargeDesign     : 0
[04/18 22:30:21     60s] (I)       multiThreadingTA       : 1
[04/18 22:30:21     60s] (I)       optimizationMode       : false
[04/18 22:30:21     60s] (I)       routeSecondPG          : false
[04/18 22:30:21     60s] (I)       scenicRatioForLayerRelax: 0.00
[04/18 22:30:21     60s] (I)       detourLimitForLayerRelax: 0.00
[04/18 22:30:21     60s] (I)       punchThroughDistance   : 500.00
[04/18 22:30:21     60s] (I)       scenicBound            : 1.15
[04/18 22:30:21     60s] (I)       maxScenicToAvoidBlk    : 100.00
[04/18 22:30:21     60s] (I)       source-to-sink ratio   : 0.00
[04/18 22:30:21     60s] (I)       targetCongestionRatioH : 1.00
[04/18 22:30:21     60s] (I)       targetCongestionRatioV : 1.00
[04/18 22:30:21     60s] (I)       layerCongestionRatio   : 0.70
[04/18 22:30:21     60s] (I)       m1CongestionRatio      : 0.10
[04/18 22:30:21     60s] (I)       m2m3CongestionRatio    : 0.70
[04/18 22:30:21     60s] (I)       localRouteEffort       : 1.00
[04/18 22:30:21     60s] (I)       numSitesBlockedByOneVia: 8.00
[04/18 22:30:21     60s] (I)       supplyScaleFactorH     : 1.00
[04/18 22:30:21     60s] (I)       supplyScaleFactorV     : 1.00
[04/18 22:30:21     60s] (I)       highlight3DOverflowFactor: 0.00
[04/18 22:30:21     60s] (I)       routeVias              : 
[04/18 22:30:21     60s] (I)       readTROption           : true
[04/18 22:30:21     60s] (I)       extraSpacingFactor     : 1.00
[04/18 22:30:21     60s] [NR-eGR] numTracksPerClockWire  : 0
[04/18 22:30:21     60s] (I)       routeSelectedNetsOnly  : false
[04/18 22:30:21     60s] (I)       clkNetUseMaxDemand     : false
[04/18 22:30:21     60s] (I)       extraDemandForClocks   : 0
[04/18 22:30:21     60s] (I)       steinerRemoveLayers    : false
[04/18 22:30:21     60s] (I)       demoteLayerScenicScale : 1.00
[04/18 22:30:21     60s] (I)       nonpreferLayerCostScale : 100.00
[04/18 22:30:21     60s] (I)       similarTopologyRoutingFast : false
[04/18 22:30:21     60s] (I)       spanningTreeRefinement : false
[04/18 22:30:21     60s] (I)       spanningTreeRefinementAlpha : -1.00
[04/18 22:30:21     60s] (I)       starting read tracks
[04/18 22:30:21     60s] (I)       build grid graph
[04/18 22:30:21     60s] (I)       build grid graph start
[04/18 22:30:21     60s] [NR-eGR] metal1 has no routable track
[04/18 22:30:21     60s] [NR-eGR] metal2 has single uniform track structure
[04/18 22:30:21     60s] [NR-eGR] metal3 has single uniform track structure
[04/18 22:30:21     60s] [NR-eGR] metal4 has single uniform track structure
[04/18 22:30:21     60s] [NR-eGR] metal5 has single uniform track structure
[04/18 22:30:21     60s] [NR-eGR] metal6 has single uniform track structure
[04/18 22:30:21     60s] [NR-eGR] metal7 has single uniform track structure
[04/18 22:30:21     60s] [NR-eGR] metal8 has single uniform track structure
[04/18 22:30:21     60s] [NR-eGR] metal9 has single uniform track structure
[04/18 22:30:21     60s] [NR-eGR] metal10 has single uniform track structure
[04/18 22:30:21     60s] (I)       build grid graph end
[04/18 22:30:21     60s] (I)       merge level 0
[04/18 22:30:21     60s] (I)       numViaLayers=10
[04/18 22:30:21     60s] (I)       Reading via via1_8 for layer: 0 
[04/18 22:30:21     60s] (I)       Reading via via2_8 for layer: 1 
[04/18 22:30:21     60s] (I)       Reading via via3_2 for layer: 2 
[04/18 22:30:21     60s] (I)       Reading via via4_0 for layer: 3 
[04/18 22:30:21     60s] (I)       Reading via via5_0 for layer: 4 
[04/18 22:30:21     60s] (I)       Reading via via6_0 for layer: 5 
[04/18 22:30:21     60s] (I)       Reading via via7_0 for layer: 6 
[04/18 22:30:21     60s] (I)       Reading via via8_0 for layer: 7 
[04/18 22:30:21     60s] (I)       Reading via via9_0 for layer: 8 
[04/18 22:30:21     60s] (I)       end build via table
[04/18 22:30:21     60s] [NR-eGR] Read 0 PG shapes in 0.000 seconds
[04/18 22:30:21     60s] 
[04/18 22:30:21     60s] [NR-eGR] numRoutingBlks=0 numInstBlks=230 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[04/18 22:30:21     60s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/18 22:30:21     60s] (I)       readDataFromPlaceDB
[04/18 22:30:21     60s] (I)       Read net information..
[04/18 22:30:21     60s] [NR-eGR] Read numTotalNets=3418  numIgnoredNets=0
[04/18 22:30:21     60s] (I)       Read testcase time = 0.000 seconds
[04/18 22:30:21     60s] 
[04/18 22:30:21     60s] (I)       read default dcut vias
[04/18 22:30:21     60s] (I)       Reading via via1_4 for layer: 0 
[04/18 22:30:21     60s] (I)       Reading via via2_8 for layer: 1 
[04/18 22:30:21     60s] (I)       Reading via via3_2 for layer: 2 
[04/18 22:30:21     60s] (I)       Reading via via4_0 for layer: 3 
[04/18 22:30:21     60s] (I)       Reading via via5_0 for layer: 4 
[04/18 22:30:21     60s] (I)       Reading via via6_0 for layer: 5 
[04/18 22:30:21     60s] (I)       Reading via via7_0 for layer: 6 
[04/18 22:30:21     60s] (I)       Reading via via8_0 for layer: 7 
[04/18 22:30:21     60s] (I)       Reading via via9_0 for layer: 8 
[04/18 22:30:21     60s] (I)       early_global_route_priority property id does not exist.
[04/18 22:30:21     60s] (I)       build grid graph start
[04/18 22:30:21     60s] (I)       build grid graph end
[04/18 22:30:21     60s] (I)       Model blockage into capacity
[04/18 22:30:21     60s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[04/18 22:30:21     60s] (I)       Modeling time = 0.000 seconds
[04/18 22:30:21     60s] 
[04/18 22:30:21     60s] (I)       Number of ignored nets = 0
[04/18 22:30:21     60s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/18 22:30:21     60s] (I)       Number of clock nets = 1.  Ignored: No
[04/18 22:30:21     60s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/18 22:30:21     60s] (I)       Number of special nets = 0.  Ignored: Yes
[04/18 22:30:21     60s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/18 22:30:21     60s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/18 22:30:21     60s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/18 22:30:21     60s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/18 22:30:21     60s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/18 22:30:21     60s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/18 22:30:21     60s] (I)       Before initializing earlyGlobalRoute syMemory usage = 974.0 MB
[04/18 22:30:21     60s] (I)       Ndr track 0 does not exist
[04/18 22:30:21     60s] (I)       Layer1  viaCost=200.00
[04/18 22:30:21     60s] (I)       Layer2  viaCost=200.00
[04/18 22:30:21     60s] (I)       Layer3  viaCost=100.00
[04/18 22:30:21     60s] (I)       Layer4  viaCost=100.00
[04/18 22:30:21     60s] (I)       Layer5  viaCost=100.00
[04/18 22:30:21     60s] (I)       Layer6  viaCost=100.00
[04/18 22:30:21     60s] (I)       Layer7  viaCost=100.00
[04/18 22:30:21     60s] (I)       Layer8  viaCost=100.00
[04/18 22:30:21     60s] (I)       Layer9  viaCost=100.00
[04/18 22:30:21     60s] (I)       ---------------------Grid Graph Info--------------------
[04/18 22:30:21     60s] (I)       Routing area        : (0, 0) - (528050, 526400)
[04/18 22:30:21     60s] (I)       Core area           : (0, 0) - (528050, 526400)
[04/18 22:30:21     60s] (I)       Site width          :   380  (dbu)
[04/18 22:30:21     60s] (I)       Row height          :  2800  (dbu)
[04/18 22:30:21     60s] (I)       GCell width         :  2800  (dbu)
[04/18 22:30:21     60s] (I)       GCell height        :  2800  (dbu)
[04/18 22:30:21     60s] (I)       Grid                :   189   188    10
[04/18 22:30:21     60s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/18 22:30:21     60s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[04/18 22:30:21     60s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[04/18 22:30:21     60s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[04/18 22:30:21     60s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[04/18 22:30:21     60s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[04/18 22:30:21     60s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[04/18 22:30:21     60s] (I)       First track coord   :     0   190   140   750   700   750  1820  1870  3340  3550
[04/18 22:30:21     60s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[04/18 22:30:21     60s] (I)       Total num of tracks :     0  1389  1880   942   939   942   313   313   164   156
[04/18 22:30:21     60s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/18 22:30:21     60s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/18 22:30:21     60s] (I)       --------------------------------------------------------
[04/18 22:30:21     60s] 
[04/18 22:30:21     60s] [NR-eGR] ============ Routing rule table ============
[04/18 22:30:21     60s] [NR-eGR] Rule id: 0  Nets: 3418 
[04/18 22:30:21     60s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[04/18 22:30:21     60s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[04/18 22:30:21     60s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/18 22:30:21     60s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/18 22:30:21     60s] [NR-eGR] ========================================
[04/18 22:30:21     60s] [NR-eGR] 
[04/18 22:30:21     60s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/18 22:30:21     60s] (I)       blocked tracks on layer2 : = 149638 / 261132 (57.30%)
[04/18 22:30:21     60s] (I)       blocked tracks on layer3 : = 202257 / 355320 (56.92%)
[04/18 22:30:21     60s] (I)       blocked tracks on layer4 : = 101642 / 177096 (57.39%)
[04/18 22:30:21     60s] (I)       blocked tracks on layer5 : = 73200 / 177471 (41.25%)
[04/18 22:30:21     60s] (I)       blocked tracks on layer6 : = 73444 / 177096 (41.47%)
[04/18 22:30:21     60s] (I)       blocked tracks on layer7 : = 24522 / 59157 (41.45%)
[04/18 22:30:21     60s] (I)       blocked tracks on layer8 : = 24723 / 58844 (42.01%)
[04/18 22:30:21     60s] (I)       blocked tracks on layer9 : = 13268 / 30996 (42.81%)
[04/18 22:30:21     60s] (I)       blocked tracks on layer10 : = 12582 / 29328 (42.90%)
[04/18 22:30:21     60s] (I)       After initializing earlyGlobalRoute syMemory usage = 974.0 MB
[04/18 22:30:21     60s] (I)       Loading and dumping file time : 0.01 seconds
[04/18 22:30:21     60s] (I)       ============= Initialization =============
[04/18 22:30:21     60s] (I)       totalPins=11239  totalGlobalPin=11215 (99.79%)
[04/18 22:30:21     60s] (I)       total 2D Cap : 655641 = (311374 H, 344267 V)
[04/18 22:30:21     60s] [NR-eGR] Layer group 1: route 3418 net(s) in layer range [2, 10]
[04/18 22:30:21     60s] (I)       ============  Phase 1a Route ============
[04/18 22:30:21     60s] (I)       Phase 1a runs 0.01 seconds
[04/18 22:30:21     60s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[04/18 22:30:21     60s] (I)       Usage: 44945 = (20291 H, 24654 V) = (6.52% H, 7.16% V) = (2.841e+04um H, 3.452e+04um V)
[04/18 22:30:21     60s] (I)       
[04/18 22:30:21     60s] (I)       ============  Phase 1b Route ============
[04/18 22:30:21     60s] (I)       Phase 1b runs 0.00 seconds
[04/18 22:30:21     60s] (I)       Usage: 44957 = (20291 H, 24666 V) = (6.52% H, 7.16% V) = (2.841e+04um H, 3.453e+04um V)
[04/18 22:30:21     60s] (I)       
[04/18 22:30:21     60s] (I)       earlyGlobalRoute overflow of layer group 1: 0.02% H + 1.26% V. EstWL: 6.293980e+04um
[04/18 22:30:21     60s] (I)       ============  Phase 1c Route ============
[04/18 22:30:21     60s] (I)       Level2 Grid: 38 x 38
[04/18 22:30:21     60s] (I)       Phase 1c runs 0.01 seconds
[04/18 22:30:21     60s] (I)       Usage: 46337 = (20957 H, 25380 V) = (6.73% H, 7.37% V) = (2.934e+04um H, 3.553e+04um V)
[04/18 22:30:21     60s] (I)       
[04/18 22:30:21     60s] (I)       ============  Phase 1d Route ============
[04/18 22:30:21     60s] (I)       Phase 1d runs 0.01 seconds
[04/18 22:30:21     60s] (I)       Usage: 45907 = (20701 H, 25206 V) = (6.65% H, 7.32% V) = (2.898e+04um H, 3.529e+04um V)
[04/18 22:30:21     60s] (I)       
[04/18 22:30:21     60s] (I)       ============  Phase 1e Route ============
[04/18 22:30:21     60s] (I)       Phase 1e runs 0.00 seconds
[04/18 22:30:21     60s] (I)       Usage: 45907 = (20701 H, 25206 V) = (6.65% H, 7.32% V) = (2.898e+04um H, 3.529e+04um V)
[04/18 22:30:21     60s] (I)       
[04/18 22:30:21     60s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.05% V. EstWL: 6.426980e+04um
[04/18 22:30:21     60s] [NR-eGR] 
[04/18 22:30:21     60s] (I)       ============  Phase 1l Route ============
[04/18 22:30:21     60s] (I)       Phase 1l runs 0.02 seconds
[04/18 22:30:21     60s] (I)       
[04/18 22:30:21     60s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/18 22:30:21     60s] [NR-eGR]                        OverCon           OverCon            
[04/18 22:30:21     60s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[04/18 22:30:21     60s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[04/18 22:30:21     60s] [NR-eGR] ---------------------------------------------------------------
[04/18 22:30:21     60s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/18 22:30:21     60s] [NR-eGR]  metal2  (2)        18( 0.12%)         0( 0.00%)   ( 0.12%) 
[04/18 22:30:21     60s] [NR-eGR]  metal3  (3)        10( 0.06%)         0( 0.00%)   ( 0.06%) 
[04/18 22:30:21     60s] [NR-eGR]  metal4  (4)        33( 0.21%)         1( 0.01%)   ( 0.22%) 
[04/18 22:30:21     60s] [NR-eGR]  metal5  (5)        75( 0.36%)         0( 0.00%)   ( 0.36%) 
[04/18 22:30:21     60s] [NR-eGR]  metal6  (6)        22( 0.11%)         0( 0.00%)   ( 0.11%) 
[04/18 22:30:21     60s] [NR-eGR]  metal7  (7)         2( 0.01%)         0( 0.00%)   ( 0.01%) 
[04/18 22:30:21     60s] [NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/18 22:30:21     60s] [NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/18 22:30:21     60s] [NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/18 22:30:21     60s] [NR-eGR] ---------------------------------------------------------------
[04/18 22:30:21     60s] [NR-eGR] Total              160( 0.10%)         1( 0.00%)   ( 0.10%) 
[04/18 22:30:21     60s] [NR-eGR] 
[04/18 22:30:21     60s] (I)       Total Global Routing Runtime: 0.05 seconds
[04/18 22:30:21     60s] (I)       total 2D Cap : 656040 = (311592 H, 344448 V)
[04/18 22:30:21     60s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.06% H + 0.03% V
[04/18 22:30:21     60s] [NR-eGR] Overflow after earlyGlobalRoute 0.06% H + 0.03% V
[04/18 22:30:21     60s] Early Global Route congestion estimation runtime: 0.08 seconds, mem = 974.0M
[04/18 22:30:21     60s] [hotspot] +------------+---------------+---------------+
[04/18 22:30:21     60s] [hotspot] |            |   max hotspot | total hotspot |
[04/18 22:30:21     60s] [hotspot] +------------+---------------+---------------+
[04/18 22:30:21     60s] [hotspot] | normalized |          0.00 |          0.00 |
[04/18 22:30:21     60s] [hotspot] +------------+---------------+---------------+
[04/18 22:30:21     60s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/18 22:30:21     60s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/18 22:30:21     60s] 
[04/18 22:30:21     60s] === incrementalPlace Internal Loop 1 ===
[04/18 22:30:21     60s] Skipped repairing congestion.
[04/18 22:30:21     60s] Starting Early Global Route wiring: mem = 974.0M
[04/18 22:30:21     60s] (I)       ============= track Assignment ============
[04/18 22:30:21     60s] (I)       extract Global 3D Wires
[04/18 22:30:21     60s] (I)       Extract Global WL : time=0.00
[04/18 22:30:21     60s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[04/18 22:30:21     60s] (I)       Initialization real time=0.00 seconds
[04/18 22:30:21     60s] (I)       Run Multi-thread track assignment
[04/18 22:30:21     60s] (I)       Kernel real time=0.03 seconds
[04/18 22:30:21     60s] (I)       End Greedy Track Assignment
[04/18 22:30:21     60s] [NR-eGR] --------------------------------------------------------------------------
[04/18 22:30:21     60s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 11061
[04/18 22:30:21     60s] [NR-eGR] metal2  (2V) length: 1.578047e+04um, number of vias: 14458
[04/18 22:30:21     60s] [NR-eGR] metal3  (3H) length: 2.252527e+04um, number of vias: 5715
[04/18 22:30:21     60s] [NR-eGR] metal4  (4V) length: 1.399682e+04um, number of vias: 557
[04/18 22:30:21     60s] [NR-eGR] metal5  (5H) length: 6.259492e+03um, number of vias: 487
[04/18 22:30:21     60s] [NR-eGR] metal6  (6V) length: 6.579053e+03um, number of vias: 39
[04/18 22:30:21     60s] [NR-eGR] metal7  (7H) length: 8.568200e+02um, number of vias: 22
[04/18 22:30:21     60s] [NR-eGR] metal8  (8V) length: 5.902745e+02um, number of vias: 0
[04/18 22:30:21     60s] [NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[04/18 22:30:21     60s] [NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[04/18 22:30:21     60s] [NR-eGR] Total length: 6.658819e+04um, number of vias: 32339
[04/18 22:30:21     60s] [NR-eGR] --------------------------------------------------------------------------
[04/18 22:30:21     60s] [NR-eGR] Total eGR-routed clock nets wire length: 2.077039e+03um 
[04/18 22:30:21     60s] [NR-eGR] --------------------------------------------------------------------------
[04/18 22:30:21     60s] Early Global Route wiring runtime: 0.05 seconds, mem = 954.4M
[04/18 22:30:21     60s] End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
[04/18 22:30:21     60s] *** Finishing placeDesign default flow ***
[04/18 22:30:21     60s] **placeDesign ... cpu = 0: 0:10, real = 0: 0:10, mem = 954.4M **
[04/18 22:30:21     60s] 
[04/18 22:30:21     60s] *** Summary of all messages that are not suppressed in this session:
[04/18 22:30:21     60s] Severity  ID               Count  Summary                                  
[04/18 22:30:21     60s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[04/18 22:30:21     60s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[04/18 22:30:21     60s] *** Message Summary: 2 warning(s), 0 error(s)
[04/18 22:30:21     60s] 
[04/18 22:30:48     63s] <CMD> setPlaceMode -fp true
[04/18 22:30:48     63s] <CMD> place_design
[04/18 22:30:48     63s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 407, percentage of missing scan cell = 0.00% (0 / 407)
[04/18 22:30:48     63s] *** Starting placeDesign default flow ***
[04/18 22:30:48     63s] *** Start deleteBufferTree ***
[04/18 22:30:48     63s] Info: Detect buffers to remove automatically.
[04/18 22:30:48     63s] Analyzing netlist ...
[04/18 22:30:48     63s] Updating netlist
[04/18 22:30:48     63s] 
[04/18 22:30:49     63s] *summary: 0 instances (buffers/inverters) removed
[04/18 22:30:49     63s] *** Finish deleteBufferTree (0:00:00.1) ***
[04/18 22:30:49     63s] Deleting Cell Server ...
[04/18 22:30:49     63s] Enhanced MH flow has been turned off for floorplan mode.
[04/18 22:30:49     63s] Deleted 0 physical inst  (cell - / prefix -).
[04/18 22:30:49     63s] *** Starting "NanoPlace(TM) placement v#1 (mem=961.1M)" ...
[04/18 22:30:49     63s] No user-set net weight.
[04/18 22:30:49     63s] no activity file in design. spp won't run.
[04/18 22:30:49     63s] Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=fp 
[04/18 22:30:49     63s] Scan chains were not defined.
[04/18 22:30:49     63s] #std cell=3040 (0 fixed + 3040 movable) #block=2 (0 floating + 2 preplaced)
[04/18 22:30:49     63s] #ioInst=0 #net=3516 #term=11439 #term/net=3.25, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=102
[04/18 22:30:49     63s] stdCell: 3040 single + 0 double + 0 multi
[04/18 22:30:49     63s] Total standard cell length = 3.8133 (mm), area = 0.0053 (mm^2)
[04/18 22:30:49     63s] OPERPROF: Starting SiteArrayInit at level 1, MEM:961.1M
[04/18 22:30:49     63s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:961.1M
[04/18 22:30:49     63s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:961.1M
[04/18 22:30:49     63s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:961.1M
[04/18 22:30:49     63s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:961.1M
[04/18 22:30:49     63s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/18 22:30:49     63s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:961.1M
[04/18 22:30:49     63s] SiteArray: one-level site array dimensions = 188 x 1389
[04/18 22:30:49     63s] SiteArray: use 1,044,528 bytes
[04/18 22:30:49     63s] SiteArray: current memory after site array memory allocatiion 961.1M
[04/18 22:30:49     63s] SiteArray: FP blocked sites are writable
[04/18 22:30:49     63s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:961.1M
[04/18 22:30:49     63s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:961.1M
[04/18 22:30:49     63s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:961.1M
[04/18 22:30:49     63s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.010, REAL:0.002, MEM:961.1M
[04/18 22:30:49     63s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:961.1M
[04/18 22:30:49     63s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:961.1M
[04/18 22:30:49     63s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:961.1M
[04/18 22:30:49     63s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:961.1M
[04/18 22:30:49     63s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.010, REAL:0.003, MEM:961.1M
[04/18 22:30:49     63s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:961.1M
[04/18 22:30:49     63s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:961.1M
[04/18 22:30:49     63s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:961.1M
[04/18 22:30:49     63s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:961.1M
[04/18 22:30:49     63s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/18 22:30:49     63s] Mark StBox On SiteArr starts
[04/18 22:30:49     63s] Mark StBox On SiteArr ends
[04/18 22:30:49     63s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.000, REAL:0.000, MEM:961.1M
[04/18 22:30:49     63s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.000, REAL:0.000, MEM:961.1M
[04/18 22:30:49     63s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:961.1M
[04/18 22:30:49     63s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.000, MEM:961.1M
[04/18 22:30:49     63s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.010, REAL:0.006, MEM:961.1M
[04/18 22:30:49     63s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:961.1M
[04/18 22:30:49     63s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:961.1M
[04/18 22:30:49     63s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:961.1M
[04/18 22:30:49     63s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:961.1M
[04/18 22:30:49     63s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:961.1M
[04/18 22:30:49     63s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:961.1M
[04/18 22:30:49     63s] OPERPROF:     Starting SiteCapAdjustOnNarrowBlockage at level 3, MEM:961.1M
[04/18 22:30:49     63s] OPERPROF:       Starting PlacementInitFenceForDensity at level 4, MEM:961.1M
[04/18 22:30:49     63s] OPERPROF:         Starting SiteArrayInitFenceEdgeBit at level 5, MEM:961.1M
[04/18 22:30:49     63s] OPERPROF:         Finished SiteArrayInitFenceEdgeBit at level 5, CPU:0.000, REAL:0.000, MEM:961.1M
[04/18 22:30:49     63s] OPERPROF:         Starting SiteArrayInitObstEdgeBit at level 5, MEM:961.1M
[04/18 22:30:49     63s] OPERPROF:         Finished SiteArrayInitObstEdgeBit at level 5, CPU:0.000, REAL:0.002, MEM:961.1M
[04/18 22:30:49     63s] OPERPROF:       Finished PlacementInitFenceForDensity at level 4, CPU:0.000, REAL:0.002, MEM:961.1M
[04/18 22:30:49     63s] OPERPROF:       Starting PlacementCleanupFence at level 4, MEM:961.2M
[04/18 22:30:49     63s] OPERPROF:       Finished PlacementCleanupFence at level 4, CPU:0.000, REAL:0.000, MEM:961.2M
[04/18 22:30:49     63s] OPERPROF:     Finished SiteCapAdjustOnNarrowBlockage at level 3, CPU:0.020, REAL:0.021, MEM:961.1M
[04/18 22:30:49     63s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.030, REAL:0.029, MEM:961.1M
[04/18 22:30:49     63s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.030, REAL:0.029, MEM:961.1M
[04/18 22:30:49     63s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:961.1M
[04/18 22:30:49     63s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:961.1M
[04/18 22:30:49     63s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:961.1M
[04/18 22:30:49     63s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:961.1M
[04/18 22:30:49     63s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:961.1M
[04/18 22:30:49     63s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.000, REAL:0.002, MEM:961.1M
[04/18 22:30:49     63s] Average module density = 0.179.
[04/18 22:30:49     63s] Density for the design = 0.179.
[04/18 22:30:49     63s]        = stdcell_area 20070 sites (5339 um^2) / alloc_area 112091 sites (29816 um^2).
[04/18 22:30:49     63s] Pin Density = 0.04381.
[04/18 22:30:49     63s]             = total # of pins 11439 / total area 261132.
[04/18 22:30:49     63s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:961.1M
[04/18 22:30:49     63s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:961.1M
[04/18 22:30:49     63s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:961.1M
[04/18 22:30:49     63s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:961.1M
[04/18 22:30:49     63s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:961.1M
[04/18 22:30:49     63s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:961.1M
[04/18 22:30:49     63s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.010, REAL:0.002, MEM:961.1M
[04/18 22:30:49     63s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.010, REAL:0.002, MEM:961.1M
[04/18 22:30:49     63s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:961.1M
[04/18 22:30:49     63s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:961.1M
[04/18 22:30:49     63s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:961.1M
[04/18 22:30:49     63s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:961.1M
[04/18 22:30:49     63s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:961.1M
[04/18 22:30:49     63s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:961.1M
[04/18 22:30:49     63s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:961.1M
[04/18 22:30:49     63s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.000, REAL:0.002, MEM:961.1M
[04/18 22:30:49     63s] Initial padding reaches pin density 0.397 for top
[04/18 22:30:49     63s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 22370.000
[04/18 22:30:49     63s] InitPadU 0.179 -> 0.338 for top
[04/18 22:30:49     63s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:961.1M
[04/18 22:30:49     63s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:961.1M
[04/18 22:30:49     63s] OPERPROF: Starting PlacementInitFence at level 1, MEM:961.1M
[04/18 22:30:49     63s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:961.1M
[04/18 22:30:49     63s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:961.1M
[04/18 22:30:49     63s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:961.1M
[04/18 22:30:49     63s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:961.1M
[04/18 22:30:49     63s] OPERPROF: Finished PlacementInitFence at level 1, CPU:0.000, REAL:0.002, MEM:961.1M
[04/18 22:30:49     63s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:961.1M
[04/18 22:30:49     63s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.010, REAL:0.002, MEM:961.1M
[04/18 22:30:49     63s] === lastAutoLevel = 9 
[04/18 22:30:49     63s] 0 delay mode for cte enabled initNetWt.
[04/18 22:30:49     63s] no activity file in design. spp won't run.
[04/18 22:30:49     63s] [spp] 0
[04/18 22:30:49     63s] [adp] 0:1:0:1
[04/18 22:30:49     63s] 0 delay mode for cte disabled initNetWt.
[04/18 22:30:49     63s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[04/18 22:30:49     63s] Iteration  1: Total net bbox = 2.189e+04 (1.23e+04 9.58e+03)
[04/18 22:30:49     63s]               Est.  stn bbox = 2.329e+04 (1.31e+04 1.02e+04)
[04/18 22:30:49     63s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 961.1M
[04/18 22:30:49     63s] Iteration  2: Total net bbox = 2.189e+04 (1.23e+04 9.58e+03)
[04/18 22:30:49     63s]               Est.  stn bbox = 2.329e+04 (1.31e+04 1.02e+04)
[04/18 22:30:49     63s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 961.1M
[04/18 22:30:49     63s] Iteration  3: Total net bbox = 1.922e+04 (1.15e+04 7.68e+03)
[04/18 22:30:49     63s]               Est.  stn bbox = 2.163e+04 (1.31e+04 8.49e+03)
[04/18 22:30:49     63s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 961.1M
[04/18 22:30:49     63s] Iteration  4: Total net bbox = 3.552e+04 (1.99e+04 1.57e+04)
[04/18 22:30:49     63s]               Est.  stn bbox = 4.032e+04 (2.27e+04 1.76e+04)
[04/18 22:30:49     63s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 961.1M
[04/18 22:30:49     63s] Iteration  5: Total net bbox = 4.412e+04 (2.17e+04 2.24e+04)
[04/18 22:30:49     63s]               Est.  stn bbox = 5.243e+04 (2.60e+04 2.64e+04)
[04/18 22:30:49     63s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 961.1M
[04/18 22:30:50     64s] Iteration  6: Total net bbox = 4.607e+04 (2.25e+04 2.35e+04)
[04/18 22:30:50     64s]               Est.  stn bbox = 5.554e+04 (2.73e+04 2.82e+04)
[04/18 22:30:50     64s]               cpu = 0:00:00.3 real = 0:00:01.0 mem = 961.1M
[04/18 22:30:50     64s] Iteration  7: Total net bbox = 7.129e+04 (4.15e+04 2.98e+04)
[04/18 22:30:50     64s]               Est.  stn bbox = 8.103e+04 (4.65e+04 3.45e+04)
[04/18 22:30:50     64s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 961.1M
[04/18 22:30:50     64s] Iteration  8: Total net bbox = 7.129e+04 (4.15e+04 2.98e+04)
[04/18 22:30:50     64s]               Est.  stn bbox = 8.103e+04 (4.65e+04 3.45e+04)
[04/18 22:30:50     64s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 961.1M
[04/18 22:30:50     64s] Iteration  9: Total net bbox = 7.285e+04 (4.27e+04 3.02e+04)
[04/18 22:30:50     64s]               Est.  stn bbox = 8.275e+04 (4.80e+04 3.48e+04)
[04/18 22:30:50     64s]               cpu = 0:00:00.5 real = 0:00:00.0 mem = 961.1M
[04/18 22:30:50     64s] Iteration 10: Total net bbox = 7.285e+04 (4.27e+04 3.02e+04)
[04/18 22:30:50     64s]               Est.  stn bbox = 8.275e+04 (4.80e+04 3.48e+04)
[04/18 22:30:50     64s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 961.1M
[04/18 22:30:50     65s] Iteration 11: Total net bbox = 7.298e+04 (4.25e+04 3.05e+04)
[04/18 22:30:50     65s]               Est.  stn bbox = 8.276e+04 (4.77e+04 3.50e+04)
[04/18 22:30:50     65s]               cpu = 0:00:00.5 real = 0:00:00.0 mem = 961.1M
[04/18 22:30:50     65s] Iteration 12: Total net bbox = 7.298e+04 (4.25e+04 3.05e+04)
[04/18 22:30:50     65s]               Est.  stn bbox = 8.276e+04 (4.77e+04 3.50e+04)
[04/18 22:30:50     65s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 961.1M
[04/18 22:30:51     65s] Iteration 13: Total net bbox = 7.316e+04 (4.24e+04 3.08e+04)
[04/18 22:30:51     65s]               Est.  stn bbox = 8.271e+04 (4.75e+04 3.53e+04)
[04/18 22:30:51     65s]               cpu = 0:00:00.4 real = 0:00:01.0 mem = 961.1M
[04/18 22:30:51     65s] Iteration 14: Total net bbox = 7.316e+04 (4.24e+04 3.08e+04)
[04/18 22:30:51     65s]               Est.  stn bbox = 8.271e+04 (4.75e+04 3.53e+04)
[04/18 22:30:51     65s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 961.1M
[04/18 22:30:51     65s] *** cost = 7.316e+04 (4.24e+04 3.08e+04) (cpu for global=0:00:02.4) real=0:00:02.0***
[04/18 22:30:51     65s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:961.1M
[04/18 22:30:51     65s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:961.1M
[04/18 22:30:51     65s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:961.1M
[04/18 22:30:51     65s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:961.1M
[04/18 22:30:51     65s] Solver runtime cpu: 0:00:02.1 real: 0:00:02.0
[04/18 22:30:51     65s] Core Placement runtime cpu: 0:00:02.3 real: 0:00:02.0
[04/18 22:30:51     65s] *** End of Placement (cpu=0:00:02.4, real=0:00:02.0, mem=961.1M) ***
[04/18 22:30:51     65s] *** Finishing placeDesign default flow ***
[04/18 22:30:51     65s] **placeDesign ... cpu = 0: 0: 3, real = 0: 0: 3, mem = 955.9M **
[04/18 22:30:51     65s] INFO: Finished place_design in floorplan mode - no legalization done.
[04/18 22:30:51     65s] 
[04/18 22:30:51     65s] 
[04/18 22:30:51     65s] *** Summary of all messages that are not suppressed in this session:
[04/18 22:30:51     65s] Severity  ID               Count  Summary                                  
[04/18 22:30:51     65s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[04/18 22:30:51     65s] *** Message Summary: 1 warning(s), 0 error(s)
[04/18 22:30:51     65s] 
[04/18 22:31:04     67s] <CMD> setPlaceMode -fp true
[04/18 22:31:04     67s] <CMD> place_design
[04/18 22:31:04     67s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 407, percentage of missing scan cell = 0.00% (0 / 407)
[04/18 22:31:04     67s] *** Starting placeDesign default flow ***
[04/18 22:31:04     67s] *** Start deleteBufferTree ***
[04/18 22:31:04     67s] Info: Detect buffers to remove automatically.
[04/18 22:31:04     67s] Analyzing netlist ...
[04/18 22:31:04     67s] Updating netlist
[04/18 22:31:04     67s] 
[04/18 22:31:04     67s] *summary: 0 instances (buffers/inverters) removed
[04/18 22:31:04     67s] *** Finish deleteBufferTree (0:00:00.1) ***
[04/18 22:31:04     67s] Enhanced MH flow has been turned off for floorplan mode.
[04/18 22:31:04     67s] Deleted 0 physical inst  (cell - / prefix -).
[04/18 22:31:04     67s] *** Starting "NanoPlace(TM) placement v#1 (mem=961.2M)" ...
[04/18 22:31:04     67s] No user-set net weight.
[04/18 22:31:04     67s] no activity file in design. spp won't run.
[04/18 22:31:04     67s] Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=fp 
[04/18 22:31:04     67s] Scan chains were not defined.
[04/18 22:31:04     67s] #std cell=3040 (0 fixed + 3040 movable) #block=2 (0 floating + 2 preplaced)
[04/18 22:31:04     67s] #ioInst=0 #net=3516 #term=11439 #term/net=3.25, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=102
[04/18 22:31:04     67s] stdCell: 3040 single + 0 double + 0 multi
[04/18 22:31:04     67s] Total standard cell length = 3.8133 (mm), area = 0.0053 (mm^2)
[04/18 22:31:04     67s] OPERPROF: Starting SiteArrayInit at level 1, MEM:961.2M
[04/18 22:31:04     67s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:961.2M
[04/18 22:31:04     67s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:961.2M
[04/18 22:31:04     67s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:961.2M
[04/18 22:31:04     67s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:961.2M
[04/18 22:31:04     67s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/18 22:31:04     67s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:961.2M
[04/18 22:31:04     67s] SiteArray: one-level site array dimensions = 188 x 1389
[04/18 22:31:04     67s] SiteArray: use 1,044,528 bytes
[04/18 22:31:04     67s] SiteArray: current memory after site array memory allocatiion 961.2M
[04/18 22:31:04     67s] SiteArray: FP blocked sites are writable
[04/18 22:31:04     67s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:961.2M
[04/18 22:31:04     67s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:961.2M
[04/18 22:31:04     67s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:961.2M
[04/18 22:31:04     67s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.000, REAL:0.002, MEM:961.2M
[04/18 22:31:04     67s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:961.2M
[04/18 22:31:04     67s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:961.2M
[04/18 22:31:04     67s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:961.2M
[04/18 22:31:04     67s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:961.2M
[04/18 22:31:04     67s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.000, REAL:0.003, MEM:961.2M
[04/18 22:31:04     67s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:961.2M
[04/18 22:31:04     67s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:961.2M
[04/18 22:31:04     67s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:961.2M
[04/18 22:31:04     67s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:961.2M
[04/18 22:31:04     67s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/18 22:31:04     67s] Mark StBox On SiteArr starts
[04/18 22:31:04     67s] Mark StBox On SiteArr ends
[04/18 22:31:04     67s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.000, REAL:0.000, MEM:961.2M
[04/18 22:31:04     67s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.000, REAL:0.000, MEM:961.2M
[04/18 22:31:04     67s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:961.2M
[04/18 22:31:04     67s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.000, MEM:961.2M
[04/18 22:31:04     67s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.010, REAL:0.006, MEM:961.2M
[04/18 22:31:04     67s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:961.2M
[04/18 22:31:04     67s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:961.2M
[04/18 22:31:04     67s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:961.2M
[04/18 22:31:04     67s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:961.2M
[04/18 22:31:04     67s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:961.2M
[04/18 22:31:04     67s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:961.2M
[04/18 22:31:04     67s] OPERPROF:     Starting SiteCapAdjustOnNarrowBlockage at level 3, MEM:961.2M
[04/18 22:31:04     67s] OPERPROF:       Starting PlacementInitFenceForDensity at level 4, MEM:961.2M
[04/18 22:31:04     67s] OPERPROF:         Starting SiteArrayInitFenceEdgeBit at level 5, MEM:961.2M
[04/18 22:31:04     67s] OPERPROF:         Finished SiteArrayInitFenceEdgeBit at level 5, CPU:0.000, REAL:0.000, MEM:961.2M
[04/18 22:31:04     67s] OPERPROF:         Starting SiteArrayInitObstEdgeBit at level 5, MEM:961.2M
[04/18 22:31:04     67s] OPERPROF:         Finished SiteArrayInitObstEdgeBit at level 5, CPU:0.000, REAL:0.002, MEM:961.2M
[04/18 22:31:04     67s] OPERPROF:       Finished PlacementInitFenceForDensity at level 4, CPU:0.000, REAL:0.002, MEM:961.2M
[04/18 22:31:04     67s] OPERPROF:       Starting PlacementCleanupFence at level 4, MEM:961.2M
[04/18 22:31:04     67s] OPERPROF:       Finished PlacementCleanupFence at level 4, CPU:0.000, REAL:0.000, MEM:961.2M
[04/18 22:31:04     67s] OPERPROF:     Finished SiteCapAdjustOnNarrowBlockage at level 3, CPU:0.020, REAL:0.021, MEM:961.2M
[04/18 22:31:04     67s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.030, REAL:0.030, MEM:961.2M
[04/18 22:31:04     67s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.030, REAL:0.030, MEM:961.2M
[04/18 22:31:04     67s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:961.2M
[04/18 22:31:04     67s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:961.2M
[04/18 22:31:04     67s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:961.2M
[04/18 22:31:04     67s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:961.2M
[04/18 22:31:04     67s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:961.2M
[04/18 22:31:04     67s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.000, REAL:0.002, MEM:961.2M
[04/18 22:31:04     67s] Average module density = 0.179.
[04/18 22:31:04     67s] Density for the design = 0.179.
[04/18 22:31:04     67s]        = stdcell_area 20070 sites (5339 um^2) / alloc_area 112091 sites (29816 um^2).
[04/18 22:31:04     67s] Pin Density = 0.04381.
[04/18 22:31:04     67s]             = total # of pins 11439 / total area 261132.
[04/18 22:31:04     67s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:961.2M
[04/18 22:31:04     67s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.010, REAL:0.000, MEM:961.2M
[04/18 22:31:04     67s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:961.2M
[04/18 22:31:04     67s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:961.2M
[04/18 22:31:04     67s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:961.2M
[04/18 22:31:04     67s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:961.2M
[04/18 22:31:04     67s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:961.2M
[04/18 22:31:04     67s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.000, REAL:0.002, MEM:961.2M
[04/18 22:31:04     67s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:961.2M
[04/18 22:31:04     67s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:961.2M
[04/18 22:31:04     67s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:961.2M
[04/18 22:31:04     67s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:961.2M
[04/18 22:31:04     67s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:961.2M
[04/18 22:31:04     67s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:961.2M
[04/18 22:31:04     67s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:961.2M
[04/18 22:31:04     67s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.000, REAL:0.002, MEM:961.2M
[04/18 22:31:04     67s] Initial padding reaches pin density 0.397 for top
[04/18 22:31:04     67s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 22370.000
[04/18 22:31:04     67s] InitPadU 0.179 -> 0.338 for top
[04/18 22:31:04     67s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:961.2M
[04/18 22:31:04     67s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:961.2M
[04/18 22:31:04     67s] OPERPROF: Starting PlacementInitFence at level 1, MEM:961.2M
[04/18 22:31:04     67s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:961.2M
[04/18 22:31:04     67s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:961.2M
[04/18 22:31:04     67s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:961.2M
[04/18 22:31:04     67s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.010, REAL:0.002, MEM:961.2M
[04/18 22:31:04     67s] OPERPROF: Finished PlacementInitFence at level 1, CPU:0.010, REAL:0.002, MEM:961.2M
[04/18 22:31:04     67s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:961.2M
[04/18 22:31:04     67s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.002, MEM:961.2M
[04/18 22:31:04     67s] === lastAutoLevel = 9 
[04/18 22:31:04     67s] 0 delay mode for cte enabled initNetWt.
[04/18 22:31:04     67s] no activity file in design. spp won't run.
[04/18 22:31:04     67s] [spp] 0
[04/18 22:31:04     67s] [adp] 0:1:0:1
[04/18 22:31:04     67s] 0 delay mode for cte disabled initNetWt.
[04/18 22:31:04     67s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[04/18 22:31:04     67s] Iteration  1: Total net bbox = 2.189e+04 (1.23e+04 9.58e+03)
[04/18 22:31:04     67s]               Est.  stn bbox = 2.329e+04 (1.31e+04 1.02e+04)
[04/18 22:31:04     67s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 961.2M
[04/18 22:31:04     67s] Iteration  2: Total net bbox = 2.189e+04 (1.23e+04 9.58e+03)
[04/18 22:31:04     67s]               Est.  stn bbox = 2.329e+04 (1.31e+04 1.02e+04)
[04/18 22:31:04     67s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 961.2M
[04/18 22:31:04     67s] Iteration  3: Total net bbox = 1.922e+04 (1.15e+04 7.68e+03)
[04/18 22:31:04     67s]               Est.  stn bbox = 2.163e+04 (1.31e+04 8.49e+03)
[04/18 22:31:04     67s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 961.2M
[04/18 22:31:04     67s] Iteration  4: Total net bbox = 3.552e+04 (1.99e+04 1.57e+04)
[04/18 22:31:04     67s]               Est.  stn bbox = 4.032e+04 (2.27e+04 1.76e+04)
[04/18 22:31:04     67s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 961.2M
[04/18 22:31:04     67s] Iteration  5: Total net bbox = 4.412e+04 (2.17e+04 2.24e+04)
[04/18 22:31:04     67s]               Est.  stn bbox = 5.243e+04 (2.60e+04 2.64e+04)
[04/18 22:31:04     67s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 961.2M
[04/18 22:31:05     68s] Iteration  6: Total net bbox = 4.607e+04 (2.25e+04 2.35e+04)
[04/18 22:31:05     68s]               Est.  stn bbox = 5.554e+04 (2.73e+04 2.82e+04)
[04/18 22:31:05     68s]               cpu = 0:00:00.3 real = 0:00:01.0 mem = 961.2M
[04/18 22:31:05     68s] Iteration  7: Total net bbox = 7.129e+04 (4.15e+04 2.98e+04)
[04/18 22:31:05     68s]               Est.  stn bbox = 8.103e+04 (4.65e+04 3.45e+04)
[04/18 22:31:05     68s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 961.2M
[04/18 22:31:05     68s] Iteration  8: Total net bbox = 7.129e+04 (4.15e+04 2.98e+04)
[04/18 22:31:05     68s]               Est.  stn bbox = 8.103e+04 (4.65e+04 3.45e+04)
[04/18 22:31:05     68s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 961.2M
[04/18 22:31:05     68s] Iteration  9: Total net bbox = 7.285e+04 (4.27e+04 3.02e+04)
[04/18 22:31:05     68s]               Est.  stn bbox = 8.275e+04 (4.80e+04 3.48e+04)
[04/18 22:31:05     68s]               cpu = 0:00:00.5 real = 0:00:00.0 mem = 961.2M
[04/18 22:31:05     68s] Iteration 10: Total net bbox = 7.285e+04 (4.27e+04 3.02e+04)
[04/18 22:31:05     68s]               Est.  stn bbox = 8.275e+04 (4.80e+04 3.48e+04)
[04/18 22:31:05     68s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 961.2M
[04/18 22:31:06     69s] Iteration 11: Total net bbox = 7.298e+04 (4.25e+04 3.05e+04)
[04/18 22:31:06     69s]               Est.  stn bbox = 8.276e+04 (4.77e+04 3.50e+04)
[04/18 22:31:06     69s]               cpu = 0:00:00.5 real = 0:00:01.0 mem = 961.2M
[04/18 22:31:06     69s] Iteration 12: Total net bbox = 7.298e+04 (4.25e+04 3.05e+04)
[04/18 22:31:06     69s]               Est.  stn bbox = 8.276e+04 (4.77e+04 3.50e+04)
[04/18 22:31:06     69s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 961.2M
[04/18 22:31:06     69s] Iteration 13: Total net bbox = 7.316e+04 (4.24e+04 3.08e+04)
[04/18 22:31:06     69s]               Est.  stn bbox = 8.271e+04 (4.75e+04 3.53e+04)
[04/18 22:31:06     69s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 961.2M
[04/18 22:31:06     69s] Iteration 14: Total net bbox = 7.316e+04 (4.24e+04 3.08e+04)
[04/18 22:31:06     69s]               Est.  stn bbox = 8.271e+04 (4.75e+04 3.53e+04)
[04/18 22:31:06     69s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 961.2M
[04/18 22:31:06     69s] *** cost = 7.316e+04 (4.24e+04 3.08e+04) (cpu for global=0:00:02.3) real=0:00:02.0***
[04/18 22:31:06     69s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:961.2M
[04/18 22:31:06     69s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:961.2M
[04/18 22:31:06     69s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:961.2M
[04/18 22:31:06     69s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:961.2M
[04/18 22:31:06     69s] Solver runtime cpu: 0:00:02.1 real: 0:00:02.0
[04/18 22:31:06     69s] Core Placement runtime cpu: 0:00:02.3 real: 0:00:02.0
[04/18 22:31:06     69s] *** End of Placement (cpu=0:00:02.4, real=0:00:02.0, mem=961.2M) ***
[04/18 22:31:06     69s] *** Finishing placeDesign default flow ***
[04/18 22:31:06     69s] **placeDesign ... cpu = 0: 0: 3, real = 0: 0: 2, mem = 957.2M **
[04/18 22:31:06     69s] INFO: Finished place_design in floorplan mode - no legalization done.
[04/18 22:31:06     69s] 
[04/18 22:31:06     69s] 
[04/18 22:31:06     69s] *** Summary of all messages that are not suppressed in this session:
[04/18 22:31:06     69s] Severity  ID               Count  Summary                                  
[04/18 22:31:06     69s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[04/18 22:31:06     69s] *** Message Summary: 1 warning(s), 0 error(s)
[04/18 22:31:06     69s] 
[04/18 22:31:21     71s] <CMD> setPlaceMode -fp true
[04/18 22:31:21     71s] <CMD> place_design
[04/18 22:31:21     71s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 407, percentage of missing scan cell = 0.00% (0 / 407)
[04/18 22:31:21     71s] *** Starting placeDesign default flow ***
[04/18 22:31:21     71s] *** Start deleteBufferTree ***
[04/18 22:31:21     71s] Info: Detect buffers to remove automatically.
[04/18 22:31:21     71s] Analyzing netlist ...
[04/18 22:31:21     71s] Updating netlist
[04/18 22:31:21     71s] 
[04/18 22:31:21     71s] *summary: 0 instances (buffers/inverters) removed
[04/18 22:31:21     71s] *** Finish deleteBufferTree (0:00:00.1) ***
[04/18 22:31:21     71s] Enhanced MH flow has been turned off for floorplan mode.
[04/18 22:31:21     71s] Deleted 0 physical inst  (cell - / prefix -).
[04/18 22:31:21     71s] *** Starting "NanoPlace(TM) placement v#1 (mem=962.4M)" ...
[04/18 22:31:21     71s] No user-set net weight.
[04/18 22:31:21     71s] no activity file in design. spp won't run.
[04/18 22:31:21     71s] Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=fp 
[04/18 22:31:21     71s] Scan chains were not defined.
[04/18 22:31:21     71s] #std cell=3040 (0 fixed + 3040 movable) #block=2 (0 floating + 2 preplaced)
[04/18 22:31:21     71s] #ioInst=0 #net=3516 #term=11439 #term/net=3.25, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=102
[04/18 22:31:21     71s] stdCell: 3040 single + 0 double + 0 multi
[04/18 22:31:21     71s] Total standard cell length = 3.8133 (mm), area = 0.0053 (mm^2)
[04/18 22:31:21     71s] OPERPROF: Starting SiteArrayInit at level 1, MEM:962.4M
[04/18 22:31:21     71s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:962.4M
[04/18 22:31:21     71s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:962.4M
[04/18 22:31:21     71s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:962.4M
[04/18 22:31:21     71s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:962.4M
[04/18 22:31:21     71s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/18 22:31:21     71s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:962.4M
[04/18 22:31:21     71s] SiteArray: one-level site array dimensions = 188 x 1389
[04/18 22:31:21     71s] SiteArray: use 1,044,528 bytes
[04/18 22:31:21     71s] SiteArray: current memory after site array memory allocatiion 962.4M
[04/18 22:31:21     71s] SiteArray: FP blocked sites are writable
[04/18 22:31:21     71s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:962.4M
[04/18 22:31:21     71s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:962.4M
[04/18 22:31:21     71s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:962.4M
[04/18 22:31:21     71s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.000, REAL:0.002, MEM:962.4M
[04/18 22:31:21     71s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:962.4M
[04/18 22:31:21     71s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:962.4M
[04/18 22:31:21     71s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:962.4M
[04/18 22:31:21     71s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:962.4M
[04/18 22:31:21     71s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.000, REAL:0.003, MEM:962.4M
[04/18 22:31:21     71s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:962.4M
[04/18 22:31:21     71s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:962.4M
[04/18 22:31:21     71s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:962.4M
[04/18 22:31:21     71s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:962.4M
[04/18 22:31:21     71s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/18 22:31:21     71s] Mark StBox On SiteArr starts
[04/18 22:31:21     71s] Mark StBox On SiteArr ends
[04/18 22:31:21     71s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.000, REAL:0.000, MEM:962.4M
[04/18 22:31:21     71s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.000, REAL:0.000, MEM:962.4M
[04/18 22:31:21     71s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:962.4M
[04/18 22:31:21     71s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.000, MEM:962.4M
[04/18 22:31:21     71s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.000, REAL:0.006, MEM:962.4M
[04/18 22:31:21     71s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:962.4M
[04/18 22:31:21     71s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.010, REAL:0.000, MEM:962.4M
[04/18 22:31:21     71s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:962.4M
[04/18 22:31:21     71s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:962.4M
[04/18 22:31:21     71s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:962.4M
[04/18 22:31:21     71s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:962.4M
[04/18 22:31:21     71s] OPERPROF:     Starting SiteCapAdjustOnNarrowBlockage at level 3, MEM:962.4M
[04/18 22:31:21     71s] OPERPROF:       Starting PlacementInitFenceForDensity at level 4, MEM:962.4M
[04/18 22:31:21     71s] OPERPROF:         Starting SiteArrayInitFenceEdgeBit at level 5, MEM:962.4M
[04/18 22:31:21     71s] OPERPROF:         Finished SiteArrayInitFenceEdgeBit at level 5, CPU:0.000, REAL:0.000, MEM:962.4M
[04/18 22:31:21     71s] OPERPROF:         Starting SiteArrayInitObstEdgeBit at level 5, MEM:962.4M
[04/18 22:31:21     71s] OPERPROF:         Finished SiteArrayInitObstEdgeBit at level 5, CPU:0.000, REAL:0.002, MEM:962.4M
[04/18 22:31:21     71s] OPERPROF:       Finished PlacementInitFenceForDensity at level 4, CPU:0.000, REAL:0.002, MEM:962.4M
[04/18 22:31:21     71s] OPERPROF:       Starting PlacementCleanupFence at level 4, MEM:962.5M
[04/18 22:31:21     71s] OPERPROF:       Finished PlacementCleanupFence at level 4, CPU:0.000, REAL:0.000, MEM:962.5M
[04/18 22:31:21     71s] OPERPROF:     Finished SiteCapAdjustOnNarrowBlockage at level 3, CPU:0.020, REAL:0.021, MEM:962.4M
[04/18 22:31:21     71s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.030, REAL:0.029, MEM:962.4M
[04/18 22:31:21     71s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.030, REAL:0.029, MEM:962.4M
[04/18 22:31:21     71s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:962.4M
[04/18 22:31:21     71s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:962.4M
[04/18 22:31:21     71s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:962.4M
[04/18 22:31:21     71s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:962.4M
[04/18 22:31:21     71s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:962.4M
[04/18 22:31:21     71s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.000, REAL:0.002, MEM:962.4M
[04/18 22:31:21     71s] Average module density = 0.179.
[04/18 22:31:21     71s] Density for the design = 0.179.
[04/18 22:31:21     71s]        = stdcell_area 20070 sites (5339 um^2) / alloc_area 112091 sites (29816 um^2).
[04/18 22:31:21     71s] Pin Density = 0.04381.
[04/18 22:31:21     71s]             = total # of pins 11439 / total area 261132.
[04/18 22:31:21     71s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:962.4M
[04/18 22:31:21     71s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:962.4M
[04/18 22:31:21     71s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:962.4M
[04/18 22:31:21     71s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:962.4M
[04/18 22:31:21     71s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:962.4M
[04/18 22:31:21     71s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:962.4M
[04/18 22:31:21     71s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:962.4M
[04/18 22:31:21     71s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.000, REAL:0.002, MEM:962.4M
[04/18 22:31:21     71s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:962.4M
[04/18 22:31:21     71s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:962.4M
[04/18 22:31:21     71s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:962.4M
[04/18 22:31:21     71s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:962.4M
[04/18 22:31:21     71s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:962.4M
[04/18 22:31:21     71s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:962.4M
[04/18 22:31:21     71s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.010, REAL:0.002, MEM:962.4M
[04/18 22:31:21     71s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.010, REAL:0.002, MEM:962.4M
[04/18 22:31:21     71s] Initial padding reaches pin density 0.397 for top
[04/18 22:31:21     71s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 22370.000
[04/18 22:31:21     71s] InitPadU 0.179 -> 0.338 for top
[04/18 22:31:21     71s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:962.4M
[04/18 22:31:21     71s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:962.4M
[04/18 22:31:21     71s] OPERPROF: Starting PlacementInitFence at level 1, MEM:962.4M
[04/18 22:31:21     71s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:962.4M
[04/18 22:31:21     71s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:962.4M
[04/18 22:31:21     71s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:962.4M
[04/18 22:31:21     71s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:962.4M
[04/18 22:31:21     71s] OPERPROF: Finished PlacementInitFence at level 1, CPU:0.000, REAL:0.002, MEM:962.4M
[04/18 22:31:21     71s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:962.4M
[04/18 22:31:21     71s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.001, MEM:962.4M
[04/18 22:31:21     71s] === lastAutoLevel = 9 
[04/18 22:31:21     71s] 0 delay mode for cte enabled initNetWt.
[04/18 22:31:21     71s] no activity file in design. spp won't run.
[04/18 22:31:21     71s] [spp] 0
[04/18 22:31:21     71s] [adp] 0:1:0:1
[04/18 22:31:21     71s] 0 delay mode for cte disabled initNetWt.
[04/18 22:31:21     71s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[04/18 22:31:21     71s] Iteration  1: Total net bbox = 2.189e+04 (1.23e+04 9.58e+03)
[04/18 22:31:21     71s]               Est.  stn bbox = 2.329e+04 (1.31e+04 1.02e+04)
[04/18 22:31:21     71s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 962.9M
[04/18 22:31:21     71s] Iteration  2: Total net bbox = 2.189e+04 (1.23e+04 9.58e+03)
[04/18 22:31:21     71s]               Est.  stn bbox = 2.329e+04 (1.31e+04 1.02e+04)
[04/18 22:31:21     71s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 962.9M
[04/18 22:31:21     71s] Iteration  3: Total net bbox = 1.922e+04 (1.15e+04 7.68e+03)
[04/18 22:31:21     71s]               Est.  stn bbox = 2.163e+04 (1.31e+04 8.49e+03)
[04/18 22:31:21     71s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 962.9M
[04/18 22:31:21     71s] Iteration  4: Total net bbox = 3.552e+04 (1.99e+04 1.57e+04)
[04/18 22:31:21     71s]               Est.  stn bbox = 4.032e+04 (2.27e+04 1.76e+04)
[04/18 22:31:21     71s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 962.9M
[04/18 22:31:22     71s] Iteration  5: Total net bbox = 4.412e+04 (2.17e+04 2.24e+04)
[04/18 22:31:22     71s]               Est.  stn bbox = 5.243e+04 (2.60e+04 2.64e+04)
[04/18 22:31:22     71s]               cpu = 0:00:00.2 real = 0:00:01.0 mem = 962.9M
[04/18 22:31:22     72s] Iteration  6: Total net bbox = 4.607e+04 (2.25e+04 2.35e+04)
[04/18 22:31:22     72s]               Est.  stn bbox = 5.554e+04 (2.73e+04 2.82e+04)
[04/18 22:31:22     72s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 962.9M
[04/18 22:31:22     72s] Iteration  7: Total net bbox = 7.129e+04 (4.15e+04 2.98e+04)
[04/18 22:31:22     72s]               Est.  stn bbox = 8.103e+04 (4.65e+04 3.45e+04)
[04/18 22:31:22     72s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 962.9M
[04/18 22:31:22     72s] Iteration  8: Total net bbox = 7.129e+04 (4.15e+04 2.98e+04)
[04/18 22:31:22     72s]               Est.  stn bbox = 8.103e+04 (4.65e+04 3.45e+04)
[04/18 22:31:22     72s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 962.9M
[04/18 22:31:22     72s] Iteration  9: Total net bbox = 7.285e+04 (4.27e+04 3.02e+04)
[04/18 22:31:22     72s]               Est.  stn bbox = 8.275e+04 (4.80e+04 3.48e+04)
[04/18 22:31:22     72s]               cpu = 0:00:00.5 real = 0:00:00.0 mem = 962.9M
[04/18 22:31:22     72s] Iteration 10: Total net bbox = 7.285e+04 (4.27e+04 3.02e+04)
[04/18 22:31:22     72s]               Est.  stn bbox = 8.275e+04 (4.80e+04 3.48e+04)
[04/18 22:31:22     72s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 962.9M
[04/18 22:31:23     73s] Iteration 11: Total net bbox = 7.298e+04 (4.25e+04 3.05e+04)
[04/18 22:31:23     73s]               Est.  stn bbox = 8.276e+04 (4.77e+04 3.50e+04)
[04/18 22:31:23     73s]               cpu = 0:00:00.5 real = 0:00:01.0 mem = 962.9M
[04/18 22:31:23     73s] Iteration 12: Total net bbox = 7.298e+04 (4.25e+04 3.05e+04)
[04/18 22:31:23     73s]               Est.  stn bbox = 8.276e+04 (4.77e+04 3.50e+04)
[04/18 22:31:23     73s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 962.9M
[04/18 22:31:23     73s] Iteration 13: Total net bbox = 7.316e+04 (4.24e+04 3.08e+04)
[04/18 22:31:23     73s]               Est.  stn bbox = 8.271e+04 (4.75e+04 3.53e+04)
[04/18 22:31:23     73s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 962.9M
[04/18 22:31:23     73s] Iteration 14: Total net bbox = 7.316e+04 (4.24e+04 3.08e+04)
[04/18 22:31:23     73s]               Est.  stn bbox = 8.271e+04 (4.75e+04 3.53e+04)
[04/18 22:31:23     73s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 962.9M
[04/18 22:31:23     73s] *** cost = 7.316e+04 (4.24e+04 3.08e+04) (cpu for global=0:00:02.3) real=0:00:02.0***
[04/18 22:31:23     73s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:962.9M
[04/18 22:31:23     73s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:962.9M
[04/18 22:31:23     73s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:962.9M
[04/18 22:31:23     73s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:962.9M
[04/18 22:31:23     73s] Solver runtime cpu: 0:00:02.1 real: 0:00:02.0
[04/18 22:31:23     73s] Core Placement runtime cpu: 0:00:02.3 real: 0:00:02.0
[04/18 22:31:23     73s] *** End of Placement (cpu=0:00:02.4, real=0:00:02.0, mem=962.9M) ***
[04/18 22:31:23     73s] *** Finishing placeDesign default flow ***
[04/18 22:31:23     73s] **placeDesign ... cpu = 0: 0: 3, real = 0: 0: 2, mem = 958.9M **
[04/18 22:31:23     73s] INFO: Finished place_design in floorplan mode - no legalization done.
[04/18 22:31:23     73s] 
[04/18 22:31:23     73s] 
[04/18 22:31:23     73s] *** Summary of all messages that are not suppressed in this session:
[04/18 22:31:23     73s] Severity  ID               Count  Summary                                  
[04/18 22:31:23     73s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[04/18 22:31:23     73s] *** Message Summary: 1 warning(s), 0 error(s)
[04/18 22:31:23     73s] 
[04/18 22:35:43     99s] <CMD> uiSetTool ruler
[04/18 22:36:02    100s] <CMD> uiSetTool ruler
[04/18 22:36:06    101s] <CMD> uiSetTool ruler
[04/18 22:36:11    101s] <CMD> uiSetTool ruler
[04/18 22:38:51    115s] <CMD> getIoFlowFlag
[04/18 22:39:05    116s] <CMD> setIoFlowFlag 0
[04/18 22:39:05    116s] <CMD> floorPlan -site FreePDK45_38x28_10R_NP_162NW_34O -r 2 0.696845 0.0 0.0 0.0 0.0
[04/18 22:39:05    116s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[04/18 22:39:05    116s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[04/18 22:39:05    116s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[04/18 22:39:05    116s] **WARN: (IMPFP-316):	Not enough space for floorplan resize. No change for floorplan.
[04/18 22:39:05    116s] Un-suppress "**WARN ..." messages.
[04/18 22:39:05    116s] <CMD> uiSetTool select
[04/18 22:39:05    116s] <CMD> getIoFlowFlag
[04/18 22:39:05    116s] <CMD> fit
[04/18 22:39:32    118s] <CMD> setIoFlowFlag 0
[04/18 22:39:32    118s] <CMD> floorPlan -site FreePDK45_38x28_10R_NP_162NW_34O -d 400 400 0.0 0.0 0.0 0.0
[04/18 22:39:32    118s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[04/18 22:39:32    118s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[04/18 22:39:32    118s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[04/18 22:39:32    118s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[04/18 22:39:32    118s] <CMD> uiSetTool select
[04/18 22:39:32    118s] <CMD> getIoFlowFlag
[04/18 22:39:32    118s] <CMD> fit
[04/18 22:41:26    128s] <CMD> getIoFlowFlag
[04/18 22:41:53    130s] <CMD> floorPlan -d 400 400 50 50 50 50
[04/18 22:41:53    130s] **WARN: (IMPFP-4026):	Adjusting core to 'Left' to 49.970000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[04/18 22:41:53    130s] **WARN: (IMPFP-4026):	Adjusting core to 'Bottom' to 49.980000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[04/18 22:41:53    130s] **WARN: (IMPFP-4026):	Adjusting core to 'Right' to 49.970000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[04/18 22:41:53    130s] **WARN: (IMPFP-4026):	Adjusting core to 'Top' to 49.980000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[04/18 22:41:53    130s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[04/18 22:41:53    130s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[04/18 22:41:53    130s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[04/18 22:41:53    130s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[04/18 22:42:10    132s] <CMD> floorPlan -d 400 400 20 20 20 20
[04/18 22:42:10    132s] **WARN: (IMPFP-4026):	Adjusting core to 'Left' to 19.950000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[04/18 22:42:10    132s] **WARN: (IMPFP-4026):	Adjusting core to 'Bottom' to 20.020000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[04/18 22:42:10    132s] **WARN: (IMPFP-4026):	Adjusting core to 'Right' to 19.950000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[04/18 22:42:10    132s] **WARN: (IMPFP-4026):	Adjusting core to 'Top' to 20.020000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[04/18 22:42:10    132s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[04/18 22:42:10    132s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[04/18 22:42:10    132s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[04/18 22:42:10    132s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[04/18 22:42:32    134s] <CMD> setPlaceMode -fp true
[04/18 22:42:32    134s] <CMD> place_design
[04/18 22:42:32    134s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 407, percentage of missing scan cell = 0.00% (0 / 407)
[04/18 22:42:32    134s] *** Starting placeDesign default flow ***
[04/18 22:42:32    134s] *** Start deleteBufferTree ***
[04/18 22:42:32    135s] Info: Detect buffers to remove automatically.
[04/18 22:42:32    135s] Analyzing netlist ...
[04/18 22:42:32    135s] Updating netlist
[04/18 22:42:32    135s] 
[04/18 22:42:32    135s] *summary: 0 instances (buffers/inverters) removed
[04/18 22:42:32    135s] *** Finish deleteBufferTree (0:00:00.1) ***
[04/18 22:42:32    135s] Enhanced MH flow has been turned off for floorplan mode.
[04/18 22:42:32    135s] Deleted 0 physical inst  (cell - / prefix -).
[04/18 22:42:32    135s] *** Starting "NanoPlace(TM) placement v#1 (mem=964.9M)" ...
[04/18 22:42:32    135s] No user-set net weight.
[04/18 22:42:32    135s] no activity file in design. spp won't run.
[04/18 22:42:32    135s] Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=fp 
[04/18 22:42:32    135s] Scan chains were not defined.
[04/18 22:42:32    135s] #std cell=3040 (0 fixed + 3040 movable) #block=2 (0 floating + 2 preplaced)
[04/18 22:42:32    135s] #ioInst=0 #net=3516 #term=11439 #term/net=3.25, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=102
[04/18 22:42:32    135s] stdCell: 3040 single + 0 double + 0 multi
[04/18 22:42:32    135s] Total standard cell length = 3.8133 (mm), area = 0.0053 (mm^2)
[04/18 22:42:32    135s] OPERPROF: Starting SiteArrayInit at level 1, MEM:964.9M
[04/18 22:42:32    135s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:964.9M
[04/18 22:42:32    135s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:964.9M
[04/18 22:42:32    135s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:964.9M
[04/18 22:42:32    135s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:964.9M
[04/18 22:42:32    135s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/18 22:42:32    135s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:964.9M
[04/18 22:42:32    135s] SiteArray: one-level site array dimensions = 257 x 1895
[04/18 22:42:32    135s] SiteArray: use 1,948,060 bytes
[04/18 22:42:32    135s] SiteArray: current memory after site array memory allocatiion 964.9M
[04/18 22:42:32    135s] SiteArray: FP blocked sites are writable
[04/18 22:42:32    135s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:964.9M
[04/18 22:42:32    135s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:964.9M
[04/18 22:42:32    135s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:964.9M
[04/18 22:42:32    135s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.010, REAL:0.003, MEM:964.9M
[04/18 22:42:32    135s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:964.9M
[04/18 22:42:32    135s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:964.9M
[04/18 22:42:32    135s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:964.9M
[04/18 22:42:32    135s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:964.9M
[04/18 22:42:32    135s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.010, REAL:0.005, MEM:964.9M
[04/18 22:42:32    135s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:964.9M
[04/18 22:42:32    135s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:964.9M
[04/18 22:42:32    135s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:964.9M
[04/18 22:42:32    135s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:964.9M
[04/18 22:42:32    135s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/18 22:42:32    135s] Mark StBox On SiteArr starts
[04/18 22:42:32    135s] Mark StBox On SiteArr ends
[04/18 22:42:32    135s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.000, REAL:0.000, MEM:964.9M
[04/18 22:42:32    135s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.000, REAL:0.000, MEM:964.9M
[04/18 22:42:32    135s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:964.9M
[04/18 22:42:32    135s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.000, MEM:964.9M
[04/18 22:42:32    135s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.010, REAL:0.008, MEM:964.9M
[04/18 22:42:32    135s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:964.9M
[04/18 22:42:32    135s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:964.9M
[04/18 22:42:32    135s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:964.9M
[04/18 22:42:32    135s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:964.9M
[04/18 22:42:32    135s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:964.9M
[04/18 22:42:32    135s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:964.9M
[04/18 22:42:32    135s] OPERPROF:     Starting SiteCapAdjustOnNarrowBlockage at level 3, MEM:964.9M
[04/18 22:42:32    135s] OPERPROF:       Starting PlacementInitFenceForDensity at level 4, MEM:964.9M
[04/18 22:42:32    135s] OPERPROF:         Starting SiteArrayInitFenceEdgeBit at level 5, MEM:964.9M
[04/18 22:42:32    135s] OPERPROF:         Finished SiteArrayInitFenceEdgeBit at level 5, CPU:0.000, REAL:0.000, MEM:964.9M
[04/18 22:42:32    135s] OPERPROF:         Starting SiteArrayInitObstEdgeBit at level 5, MEM:964.9M
[04/18 22:42:32    135s] OPERPROF:         Finished SiteArrayInitObstEdgeBit at level 5, CPU:0.000, REAL:0.003, MEM:964.9M
[04/18 22:42:32    135s] OPERPROF:       Finished PlacementInitFenceForDensity at level 4, CPU:0.000, REAL:0.003, MEM:964.9M
[04/18 22:42:32    135s] OPERPROF:       Starting PlacementCleanupFence at level 4, MEM:965.0M
[04/18 22:42:32    135s] OPERPROF:       Finished PlacementCleanupFence at level 4, CPU:0.000, REAL:0.001, MEM:965.0M
[04/18 22:42:32    135s] OPERPROF:     Finished SiteCapAdjustOnNarrowBlockage at level 3, CPU:0.030, REAL:0.035, MEM:964.9M
[04/18 22:42:32    135s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.050, REAL:0.047, MEM:964.9M
[04/18 22:42:32    135s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.050, REAL:0.048, MEM:964.9M
[04/18 22:42:32    135s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:964.9M
[04/18 22:42:32    135s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:964.9M
[04/18 22:42:32    135s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:964.9M
[04/18 22:42:32    135s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:964.9M
[04/18 22:42:32    135s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.003, MEM:964.9M
[04/18 22:42:32    135s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.000, REAL:0.003, MEM:964.9M
[04/18 22:42:32    135s] Average module density = 0.059.
[04/18 22:42:32    135s] Density for the design = 0.059.
[04/18 22:42:32    135s]        = stdcell_area 20070 sites (5339 um^2) / alloc_area 339527 sites (90314 um^2).
[04/18 22:42:32    135s] Pin Density = 0.02349.
[04/18 22:42:32    135s]             = total # of pins 11439 / total area 487015.
[04/18 22:42:32    135s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:964.9M
[04/18 22:42:32    135s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:964.9M
[04/18 22:42:32    135s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:964.9M
[04/18 22:42:32    135s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:964.9M
[04/18 22:42:32    135s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:964.9M
[04/18 22:42:32    135s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:964.9M
[04/18 22:42:32    135s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.003, MEM:964.9M
[04/18 22:42:32    135s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.000, REAL:0.003, MEM:964.9M
[04/18 22:42:32    135s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:964.9M
[04/18 22:42:32    135s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:964.9M
[04/18 22:42:32    135s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:964.9M
[04/18 22:42:32    135s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:964.9M
[04/18 22:42:32    135s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:964.9M
[04/18 22:42:32    135s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:964.9M
[04/18 22:42:32    135s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.003, MEM:964.9M
[04/18 22:42:32    135s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.000, REAL:0.003, MEM:964.9M
[04/18 22:42:32    135s] Initial padding reaches pin density 0.397 for top
[04/18 22:42:32    135s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 22370.000
[04/18 22:42:32    135s] InitPadU 0.059 -> 0.111 for top
[04/18 22:42:32    135s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:964.9M
[04/18 22:42:32    135s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:964.9M
[04/18 22:42:32    135s] OPERPROF: Starting PlacementInitFence at level 1, MEM:964.9M
[04/18 22:42:32    135s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:964.9M
[04/18 22:42:32    135s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:964.9M
[04/18 22:42:32    135s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:964.9M
[04/18 22:42:32    135s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.010, REAL:0.003, MEM:964.9M
[04/18 22:42:32    135s] OPERPROF: Finished PlacementInitFence at level 1, CPU:0.010, REAL:0.004, MEM:964.9M
[04/18 22:42:32    135s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:964.9M
[04/18 22:42:32    135s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.003, MEM:964.9M
[04/18 22:42:32    135s] === lastAutoLevel = 9 
[04/18 22:42:32    135s] 0 delay mode for cte enabled initNetWt.
[04/18 22:42:32    135s] no activity file in design. spp won't run.
[04/18 22:42:32    135s] [spp] 0
[04/18 22:42:32    135s] [adp] 0:1:0:1
[04/18 22:42:32    135s] 0 delay mode for cte disabled initNetWt.
[04/18 22:42:32    135s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[04/18 22:42:32    135s] Iteration  1: Total net bbox = 2.440e+04 (1.33e+04 1.11e+04)
[04/18 22:42:32    135s]               Est.  stn bbox = 2.609e+04 (1.43e+04 1.18e+04)
[04/18 22:42:32    135s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 963.2M
[04/18 22:42:32    135s] Iteration  2: Total net bbox = 2.440e+04 (1.33e+04 1.11e+04)
[04/18 22:42:32    135s]               Est.  stn bbox = 2.609e+04 (1.43e+04 1.18e+04)
[04/18 22:42:32    135s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 963.2M
[04/18 22:42:32    135s] Iteration  3: Total net bbox = 1.979e+04 (1.20e+04 7.81e+03)
[04/18 22:42:32    135s]               Est.  stn bbox = 2.231e+04 (1.37e+04 8.66e+03)
[04/18 22:42:32    135s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 963.2M
[04/18 22:42:32    135s] Iteration  4: Total net bbox = 1.974e+04 (1.18e+04 7.93e+03)
[04/18 22:42:32    135s]               Est.  stn bbox = 2.226e+04 (1.35e+04 8.79e+03)
[04/18 22:42:32    135s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 963.2M
[04/18 22:42:32    135s] Iteration  5: Total net bbox = 3.396e+04 (1.81e+04 1.59e+04)
[04/18 22:42:32    135s]               Est.  stn bbox = 3.842e+04 (2.05e+04 1.79e+04)
[04/18 22:42:32    135s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 963.2M
[04/18 22:42:33    135s] Iteration  6: Total net bbox = 4.217e+04 (2.05e+04 2.16e+04)
[04/18 22:42:33    135s]               Est.  stn bbox = 5.020e+04 (2.46e+04 2.56e+04)
[04/18 22:42:33    135s]               cpu = 0:00:00.3 real = 0:00:01.0 mem = 963.2M
[04/18 22:42:33    135s] Iteration  7: Total net bbox = 7.751e+04 (4.36e+04 3.39e+04)
[04/18 22:42:33    135s]               Est.  stn bbox = 8.624e+04 (4.81e+04 3.82e+04)
[04/18 22:42:33    135s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 963.2M
[04/18 22:42:33    135s] Iteration  8: Total net bbox = 7.751e+04 (4.36e+04 3.39e+04)
[04/18 22:42:33    135s]               Est.  stn bbox = 8.624e+04 (4.81e+04 3.82e+04)
[04/18 22:42:33    135s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 963.2M
[04/18 22:42:33    136s] Iteration  9: Total net bbox = 7.823e+04 (4.37e+04 3.45e+04)
[04/18 22:42:33    136s]               Est.  stn bbox = 8.714e+04 (4.82e+04 3.89e+04)
[04/18 22:42:33    136s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 963.2M
[04/18 22:42:33    136s] Iteration 10: Total net bbox = 7.823e+04 (4.37e+04 3.45e+04)
[04/18 22:42:33    136s]               Est.  stn bbox = 8.714e+04 (4.82e+04 3.89e+04)
[04/18 22:42:33    136s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 963.2M
[04/18 22:42:33    136s] Iteration 11: Total net bbox = 7.862e+04 (4.41e+04 3.46e+04)
[04/18 22:42:33    136s]               Est.  stn bbox = 8.746e+04 (4.86e+04 3.89e+04)
[04/18 22:42:33    136s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 959.2M
[04/18 22:42:33    136s] Iteration 12: Total net bbox = 7.862e+04 (4.41e+04 3.46e+04)
[04/18 22:42:33    136s]               Est.  stn bbox = 8.746e+04 (4.86e+04 3.89e+04)
[04/18 22:42:33    136s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 959.2M
[04/18 22:42:34    136s] Iteration 13: Total net bbox = 7.991e+04 (4.48e+04 3.52e+04)
[04/18 22:42:34    136s]               Est.  stn bbox = 8.889e+04 (4.94e+04 3.95e+04)
[04/18 22:42:34    136s]               cpu = 0:00:00.3 real = 0:00:01.0 mem = 963.2M
[04/18 22:42:34    137s] Iteration 14: Total net bbox = 7.991e+04 (4.48e+04 3.52e+04)
[04/18 22:42:34    137s]               Est.  stn bbox = 8.889e+04 (4.94e+04 3.95e+04)
[04/18 22:42:34    137s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 963.2M
[04/18 22:42:34    137s] Iteration 15: Total net bbox = 7.991e+04 (4.48e+04 3.52e+04)
[04/18 22:42:34    137s]               Est.  stn bbox = 8.889e+04 (4.94e+04 3.95e+04)
[04/18 22:42:34    137s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 963.2M
[04/18 22:42:34    137s] *** cost = 7.991e+04 (4.48e+04 3.52e+04) (cpu for global=0:00:01.8) real=0:00:02.0***
[04/18 22:42:34    137s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:963.2M
[04/18 22:42:34    137s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:963.2M
[04/18 22:42:34    137s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:963.2M
[04/18 22:42:34    137s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:963.2M
[04/18 22:42:34    137s] Solver runtime cpu: 0:00:01.5 real: 0:00:01.5
[04/18 22:42:34    137s] Core Placement runtime cpu: 0:00:01.8 real: 0:00:02.0
[04/18 22:42:34    137s] *** End of Placement (cpu=0:00:01.9, real=0:00:02.0, mem=963.2M) ***
[04/18 22:42:34    137s] *** Finishing placeDesign default flow ***
[04/18 22:42:34    137s] **placeDesign ... cpu = 0: 0: 2, real = 0: 0: 2, mem = 959.2M **
[04/18 22:42:34    137s] INFO: Finished place_design in floorplan mode - no legalization done.
[04/18 22:42:34    137s] 
[04/18 22:42:34    137s] 
[04/18 22:42:34    137s] *** Summary of all messages that are not suppressed in this session:
[04/18 22:42:34    137s] Severity  ID               Count  Summary                                  
[04/18 22:42:34    137s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[04/18 22:42:34    137s] *** Message Summary: 1 warning(s), 0 error(s)
[04/18 22:42:34    137s] 
[04/18 22:42:52    138s] <CMD> selectInst my_aes
[04/18 22:43:02    139s] <CMD> gui_select -rect {94.442 325.830 285.202 126.455}
[04/18 22:43:05    139s] <CMD> gui_select -rect {231.666 287.062 238.435 283.370}
[04/18 22:43:11    140s] <CMD> panPage 0 1
[04/18 22:43:12    140s] <CMD> panPage 0 -1
[04/18 22:43:15    140s] <CMD> deselectAll
[04/18 22:43:16    140s] <CMD> selectInst my_aes
[04/18 22:43:26    141s] <CMD> deselectAll
[04/18 22:43:26    141s] <CMD> selectInst my_aes
[04/18 22:43:31    141s] <CMD> deselectAll
[04/18 22:43:32    141s] <CMD> selectInst my_aes
[04/18 22:43:34    141s] <CMD> deselectAll
[04/18 22:43:34    141s] <CMD> selectInst my_Mem
[04/18 22:43:42    142s] <CMD> deselectAll
[04/18 22:43:42    142s] <CMD> selectInst my_aes
[04/18 22:43:44    142s] <CMD> panPage 1 0
[04/18 22:43:44    142s] <CMD> panPage -1 0
[04/18 22:43:57    144s] <CMD> uiSetTool move
[04/18 22:44:02    144s] <CMD> setObjFPlanBox Instance my_aes 203.075 205.2615 371.225 372.9815
[04/18 22:44:14    145s] <CMD> setObjFPlanBox Instance my_aes 25.2375 26.192 193.3875 193.912
[04/18 22:44:15    145s] <CMD> deselectAll
[04/18 22:44:15    145s] <CMD> selectInst my_Mem
[04/18 22:44:21    145s] <CMD> setObjFPlanBox Instance my_Mem 198.7975 200.8355 320.7975 322.8355
[04/18 22:44:40    147s] <CMD> floorPlan -d 300 300 20 20 20 20
[04/18 22:44:40    147s] **WARN: (IMPFP-4026):	Adjusting core to 'Left' to 19.950000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[04/18 22:44:40    147s] **WARN: (IMPFP-4026):	Adjusting core to 'Bottom' to 20.020000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[04/18 22:44:40    147s] **WARN: (IMPFP-4026):	Adjusting core to 'Right' to 19.950000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[04/18 22:44:40    147s] **WARN: (IMPFP-4026):	Adjusting core to 'Top' to 20.020000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[04/18 22:44:40    147s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[04/18 22:44:40    147s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[04/18 22:44:40    147s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[04/18 22:44:40    147s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[04/18 22:44:45    147s] <CMD> setObjFPlanBox Instance my_Mem 155.8235 157.639 277.8235 279.639
[04/18 22:44:52    148s] <CMD> floorPlan -d 350 350 20 20 20 20
[04/18 22:44:52    148s] **WARN: (IMPFP-4026):	Adjusting core to 'Left' to 19.950000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[04/18 22:44:52    148s] **WARN: (IMPFP-4026):	Adjusting core to 'Bottom' to 20.020000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[04/18 22:44:52    148s] **WARN: (IMPFP-4026):	Adjusting core to 'Right' to 19.950000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[04/18 22:44:52    148s] **WARN: (IMPFP-4026):	Adjusting core to 'Top' to 20.020000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[04/18 22:44:52    148s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[04/18 22:44:52    148s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[04/18 22:44:52    148s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[04/18 22:44:52    148s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[04/18 22:44:54    148s] <CMD> deselectAll
[04/18 22:44:54    148s] <CMD> selectInst my_aes
[04/18 22:44:57    148s] <CMD> setObjFPlanBox Instance my_aes 28.2375 28.129 196.3875 195.849
[04/18 22:44:58    148s] <CMD> deselectAll
[04/18 22:44:58    148s] <CMD> selectInst my_Mem
[04/18 22:45:00    149s] <CMD> setObjFPlanBox Instance my_Mem 198.3535 200.2855 320.3535 322.2855
[04/18 22:45:09    149s] <CMD> deselectAll
[04/18 22:45:09    149s] <CMD> selectInst my_aes
[04/18 22:45:12    150s] <CMD> setObjFPlanBox Instance my_aes 27.004 26.8995 195.154 194.6195
[04/18 22:45:24    151s] <CMD> setObjFPlanBox Instance my_aes 22.6975 24.439 190.8475 192.159
[04/18 22:45:27    151s] <CMD> setObjFPlanBox Instance my_aes 25.1565 27.5165 193.3065 195.2365
[04/18 22:46:06    154s] <CMD> setObjFPlanBox Instance my_aes 25.155 157.3545 193.305 325.0745
[04/18 22:46:09    154s] <CMD> deselectAll
[04/18 22:46:09    154s] <CMD> selectInst my_Mem
[04/18 22:46:15    154s] <CMD> setObjFPlanBox Instance my_Mem 202.6625 23.6785 324.6625 145.6785
[04/18 22:46:18    155s] <CMD> setObjFPlanBox Instance my_Mem 26.0535 24.9105 148.0535 146.9105
[04/18 22:46:28    155s] <CMD> setObjFPlanBox Instance my_Mem 31.593 24.91 153.593 146.91
[04/18 22:46:34    156s] <CMD> uiSetTool select
[04/18 22:46:35    156s] <CMD> deselectAll
[04/18 22:46:42    156s] <CMD> setPlaceMode -fp true
[04/18 22:46:42    156s] <CMD> place_design
[04/18 22:46:42    156s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 407, percentage of missing scan cell = 0.00% (0 / 407)
[04/18 22:46:42    156s] *** Starting placeDesign default flow ***
[04/18 22:46:42    156s] *** Start deleteBufferTree ***
[04/18 22:46:42    156s] Info: Detect buffers to remove automatically.
[04/18 22:46:42    156s] Analyzing netlist ...
[04/18 22:46:42    156s] Updating netlist
[04/18 22:46:42    156s] 
[04/18 22:46:42    156s] *summary: 0 instances (buffers/inverters) removed
[04/18 22:46:42    156s] *** Finish deleteBufferTree (0:00:00.1) ***
[04/18 22:46:42    156s] Enhanced MH flow has been turned off for floorplan mode.
[04/18 22:46:42    156s] Deleted 0 physical inst  (cell - / prefix -).
[04/18 22:46:42    156s] *** Starting "NanoPlace(TM) placement v#1 (mem=963.9M)" ...
[04/18 22:46:42    156s] No user-set net weight.
[04/18 22:46:42    156s] no activity file in design. spp won't run.
[04/18 22:46:42    156s] Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=fp 
[04/18 22:46:42    156s] Scan chains were not defined.
[04/18 22:46:42    156s] #std cell=3040 (0 fixed + 3040 movable) #block=2 (0 floating + 2 preplaced)
[04/18 22:46:42    156s] #ioInst=0 #net=3516 #term=11439 #term/net=3.25, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=102
[04/18 22:46:42    156s] stdCell: 3040 single + 0 double + 0 multi
[04/18 22:46:42    156s] Total standard cell length = 3.8133 (mm), area = 0.0053 (mm^2)
[04/18 22:46:42    156s] OPERPROF: Starting SiteArrayInit at level 1, MEM:963.9M
[04/18 22:46:42    156s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:963.9M
[04/18 22:46:42    156s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:963.9M
[04/18 22:46:42    156s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:963.9M
[04/18 22:46:42    156s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:963.9M
[04/18 22:46:42    156s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/18 22:46:42    156s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:963.9M
[04/18 22:46:42    156s] SiteArray: one-level site array dimensions = 221 x 1632
[04/18 22:46:42    156s] SiteArray: use 1,442,688 bytes
[04/18 22:46:42    156s] SiteArray: current memory after site array memory allocatiion 963.9M
[04/18 22:46:42    156s] SiteArray: FP blocked sites are writable
[04/18 22:46:42    156s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:963.9M
[04/18 22:46:42    156s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:963.9M
[04/18 22:46:42    156s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:963.9M
[04/18 22:46:42    156s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.000, REAL:0.003, MEM:963.9M
[04/18 22:46:42    156s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:963.9M
[04/18 22:46:42    156s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:963.9M
[04/18 22:46:42    156s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:963.9M
[04/18 22:46:42    156s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:963.9M
[04/18 22:46:42    156s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.010, REAL:0.004, MEM:963.9M
[04/18 22:46:42    156s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:963.9M
[04/18 22:46:42    156s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:963.9M
[04/18 22:46:42    156s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:963.9M
[04/18 22:46:42    156s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:963.9M
[04/18 22:46:42    156s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/18 22:46:42    156s] Mark StBox On SiteArr starts
[04/18 22:46:42    156s] Mark StBox On SiteArr ends
[04/18 22:46:42    156s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.000, REAL:0.000, MEM:963.9M
[04/18 22:46:42    156s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.000, REAL:0.000, MEM:963.9M
[04/18 22:46:42    156s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:963.9M
[04/18 22:46:42    156s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.000, MEM:963.9M
[04/18 22:46:42    156s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.010, REAL:0.007, MEM:963.9M
[04/18 22:46:42    156s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:963.9M
[04/18 22:46:42    156s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:963.9M
[04/18 22:46:42    156s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:963.9M
[04/18 22:46:42    156s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:963.9M
[04/18 22:46:42    156s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:963.9M
[04/18 22:46:42    156s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:963.9M
[04/18 22:46:42    156s] OPERPROF:     Starting SiteCapAdjustOnNarrowBlockage at level 3, MEM:963.9M
[04/18 22:46:42    156s] OPERPROF:       Starting PlacementInitFenceForDensity at level 4, MEM:963.9M
[04/18 22:46:42    156s] OPERPROF:         Starting SiteArrayInitFenceEdgeBit at level 5, MEM:963.9M
[04/18 22:46:42    156s] OPERPROF:         Finished SiteArrayInitFenceEdgeBit at level 5, CPU:0.000, REAL:0.000, MEM:963.9M
[04/18 22:46:42    156s] OPERPROF:         Starting SiteArrayInitObstEdgeBit at level 5, MEM:963.9M
[04/18 22:46:42    156s] OPERPROF:         Finished SiteArrayInitObstEdgeBit at level 5, CPU:0.000, REAL:0.002, MEM:963.9M
[04/18 22:46:42    156s] OPERPROF:       Finished PlacementInitFenceForDensity at level 4, CPU:0.000, REAL:0.003, MEM:963.9M
[04/18 22:46:42    156s] OPERPROF:       Starting PlacementCleanupFence at level 4, MEM:964.0M
[04/18 22:46:42    156s] OPERPROF:       Finished PlacementCleanupFence at level 4, CPU:0.000, REAL:0.000, MEM:964.0M
[04/18 22:46:42    156s] OPERPROF:     Finished SiteCapAdjustOnNarrowBlockage at level 3, CPU:0.030, REAL:0.027, MEM:963.9M
[04/18 22:46:42    156s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.040, REAL:0.038, MEM:963.9M
[04/18 22:46:42    156s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.040, REAL:0.038, MEM:963.9M
[04/18 22:46:42    156s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:963.9M
[04/18 22:46:42    156s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:963.9M
[04/18 22:46:42    156s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:963.9M
[04/18 22:46:42    156s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:963.9M
[04/18 22:46:42    156s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:963.9M
[04/18 22:46:42    156s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.000, REAL:0.003, MEM:963.9M
[04/18 22:46:42    156s] Average module density = 0.107.
[04/18 22:46:42    156s] Density for the design = 0.107.
[04/18 22:46:42    156s]        = stdcell_area 20070 sites (5339 um^2) / alloc_area 188272 sites (50080 um^2).
[04/18 22:46:42    156s] Pin Density = 0.03172.
[04/18 22:46:42    156s]             = total # of pins 11439 / total area 360672.
[04/18 22:46:42    156s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:963.9M
[04/18 22:46:42    156s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:963.9M
[04/18 22:46:42    156s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:963.9M
[04/18 22:46:42    156s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:963.9M
[04/18 22:46:42    156s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:963.9M
[04/18 22:46:42    156s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:963.9M
[04/18 22:46:42    156s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.010, REAL:0.002, MEM:963.9M
[04/18 22:46:42    156s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.010, REAL:0.003, MEM:963.9M
[04/18 22:46:42    156s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:963.9M
[04/18 22:46:42    156s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:963.9M
[04/18 22:46:42    156s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:963.9M
[04/18 22:46:42    156s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:963.9M
[04/18 22:46:42    156s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:963.9M
[04/18 22:46:42    156s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:963.9M
[04/18 22:46:42    156s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:963.9M
[04/18 22:46:42    156s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.000, REAL:0.003, MEM:963.9M
[04/18 22:46:42    156s] Initial padding reaches pin density 0.397 for top
[04/18 22:46:42    156s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 22370.000
[04/18 22:46:42    156s] InitPadU 0.107 -> 0.201 for top
[04/18 22:46:42    156s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:963.9M
[04/18 22:46:42    156s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:963.9M
[04/18 22:46:42    156s] OPERPROF: Starting PlacementInitFence at level 1, MEM:963.9M
[04/18 22:46:42    156s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:963.9M
[04/18 22:46:42    156s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:963.9M
[04/18 22:46:42    156s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:963.9M
[04/18 22:46:42    156s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.010, REAL:0.002, MEM:963.9M
[04/18 22:46:42    156s] OPERPROF: Finished PlacementInitFence at level 1, CPU:0.010, REAL:0.003, MEM:963.9M
[04/18 22:46:42    156s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:963.9M
[04/18 22:46:42    156s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.002, MEM:963.9M
[04/18 22:46:42    156s] === lastAutoLevel = 9 
[04/18 22:46:42    156s] 0 delay mode for cte enabled initNetWt.
[04/18 22:46:42    156s] no activity file in design. spp won't run.
[04/18 22:46:42    156s] [spp] 0
[04/18 22:46:42    156s] [adp] 0:1:0:1
[04/18 22:46:42    156s] 0 delay mode for cte disabled initNetWt.
[04/18 22:46:42    156s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[04/18 22:46:42    156s] Iteration  1: Total net bbox = 3.508e+04 (2.81e+04 6.99e+03)
[04/18 22:46:42    156s]               Est.  stn bbox = 3.727e+04 (3.01e+04 7.19e+03)
[04/18 22:46:42    156s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 962.2M
[04/18 22:46:42    156s] Iteration  2: Total net bbox = 3.508e+04 (2.81e+04 6.99e+03)
[04/18 22:46:42    156s]               Est.  stn bbox = 3.727e+04 (3.01e+04 7.19e+03)
[04/18 22:46:42    156s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 962.2M
[04/18 22:46:42    156s] Iteration  3: Total net bbox = 1.563e+04 (9.24e+03 6.39e+03)
[04/18 22:46:42    156s]               Est.  stn bbox = 1.752e+04 (1.09e+04 6.65e+03)
[04/18 22:46:42    156s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 962.2M
[04/18 22:46:43    157s] Iteration  4: Total net bbox = 2.304e+04 (1.63e+04 6.70e+03)
[04/18 22:46:43    157s]               Est.  stn bbox = 2.579e+04 (1.88e+04 6.96e+03)
[04/18 22:46:43    157s]               cpu = 0:00:00.1 real = 0:00:01.0 mem = 962.2M
[04/18 22:46:43    157s] Iteration  5: Total net bbox = 3.255e+04 (1.68e+04 1.57e+04)
[04/18 22:46:43    157s]               Est.  stn bbox = 3.680e+04 (1.96e+04 1.72e+04)
[04/18 22:46:43    157s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 962.2M
[04/18 22:46:43    157s] Iteration  6: Total net bbox = 3.887e+04 (1.91e+04 1.98e+04)
[04/18 22:46:43    157s]               Est.  stn bbox = 4.653e+04 (2.35e+04 2.30e+04)
[04/18 22:46:43    157s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 962.2M
[04/18 22:46:43    157s] Iteration  7: Total net bbox = 7.228e+04 (3.84e+04 3.39e+04)
[04/18 22:46:43    157s]               Est.  stn bbox = 8.055e+04 (4.31e+04 3.75e+04)
[04/18 22:46:43    157s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 962.2M
[04/18 22:46:43    157s] Iteration  8: Total net bbox = 7.228e+04 (3.84e+04 3.39e+04)
[04/18 22:46:43    157s]               Est.  stn bbox = 8.055e+04 (4.31e+04 3.75e+04)
[04/18 22:46:43    157s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 962.2M
[04/18 22:46:44    158s] Iteration  9: Total net bbox = 7.510e+04 (4.02e+04 3.49e+04)
[04/18 22:46:44    158s]               Est.  stn bbox = 8.466e+04 (4.55e+04 3.91e+04)
[04/18 22:46:44    158s]               cpu = 0:00:00.4 real = 0:00:01.0 mem = 962.2M
[04/18 22:46:44    158s] Iteration 10: Total net bbox = 7.510e+04 (4.02e+04 3.49e+04)
[04/18 22:46:44    158s]               Est.  stn bbox = 8.466e+04 (4.55e+04 3.91e+04)
[04/18 22:46:44    158s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 962.2M
[04/18 22:46:44    158s] Iteration 11: Total net bbox = 7.606e+04 (4.07e+04 3.54e+04)
[04/18 22:46:44    158s]               Est.  stn bbox = 8.572e+04 (4.61e+04 3.96e+04)
[04/18 22:46:44    158s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 962.2M
[04/18 22:46:44    158s] Iteration 12: Total net bbox = 7.606e+04 (4.07e+04 3.54e+04)
[04/18 22:46:44    158s]               Est.  stn bbox = 8.572e+04 (4.61e+04 3.96e+04)
[04/18 22:46:44    158s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 962.2M
[04/18 22:46:45    159s] Iteration 13: Total net bbox = 7.750e+04 (4.15e+04 3.60e+04)
[04/18 22:46:45    159s]               Est.  stn bbox = 8.715e+04 (4.70e+04 4.02e+04)
[04/18 22:46:45    159s]               cpu = 0:00:00.5 real = 0:00:01.0 mem = 962.2M
[04/18 22:46:45    159s] Iteration 14: Total net bbox = 7.750e+04 (4.15e+04 3.60e+04)
[04/18 22:46:45    159s]               Est.  stn bbox = 8.715e+04 (4.70e+04 4.02e+04)
[04/18 22:46:45    159s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 962.2M
[04/18 22:46:45    159s] *** cost = 7.750e+04 (4.15e+04 3.60e+04) (cpu for global=0:00:02.2) real=0:00:03.0***
[04/18 22:46:45    159s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:962.2M
[04/18 22:46:45    159s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:962.2M
[04/18 22:46:45    159s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:962.2M
[04/18 22:46:45    159s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:962.2M
[04/18 22:46:45    159s] Solver runtime cpu: 0:00:01.9 real: 0:00:01.9
[04/18 22:46:45    159s] Core Placement runtime cpu: 0:00:02.2 real: 0:00:03.0
[04/18 22:46:45    159s] *** End of Placement (cpu=0:00:02.3, real=0:00:03.0, mem=962.2M) ***
[04/18 22:46:45    159s] *** Finishing placeDesign default flow ***
[04/18 22:46:45    159s] **placeDesign ... cpu = 0: 0: 2, real = 0: 0: 3, mem = 958.2M **
[04/18 22:46:45    159s] INFO: Finished place_design in floorplan mode - no legalization done.
[04/18 22:46:45    159s] 
[04/18 22:46:45    159s] 
[04/18 22:46:45    159s] *** Summary of all messages that are not suppressed in this session:
[04/18 22:46:45    159s] Severity  ID               Count  Summary                                  
[04/18 22:46:45    159s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[04/18 22:46:45    159s] *** Message Summary: 1 warning(s), 0 error(s)
[04/18 22:46:45    159s] 
[04/18 22:46:57    160s] <CMD> setPlaceMode -fp true
[04/18 22:46:57    160s] <CMD> place_design
[04/18 22:46:57    160s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 407, percentage of missing scan cell = 0.00% (0 / 407)
[04/18 22:46:57    160s] *** Starting placeDesign default flow ***
[04/18 22:46:57    160s] *** Start deleteBufferTree ***
[04/18 22:46:57    160s] Info: Detect buffers to remove automatically.
[04/18 22:46:57    160s] Analyzing netlist ...
[04/18 22:46:57    160s] Updating netlist
[04/18 22:46:57    160s] 
[04/18 22:46:57    160s] *summary: 0 instances (buffers/inverters) removed
[04/18 22:46:57    160s] *** Finish deleteBufferTree (0:00:00.1) ***
[04/18 22:46:57    160s] Enhanced MH flow has been turned off for floorplan mode.
[04/18 22:46:57    160s] Deleted 0 physical inst  (cell - / prefix -).
[04/18 22:46:57    160s] *** Starting "NanoPlace(TM) placement v#1 (mem=963.2M)" ...
[04/18 22:46:57    160s] No user-set net weight.
[04/18 22:46:57    160s] no activity file in design. spp won't run.
[04/18 22:46:57    160s] Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=fp 
[04/18 22:46:57    160s] Scan chains were not defined.
[04/18 22:46:57    160s] #std cell=3040 (0 fixed + 3040 movable) #block=2 (0 floating + 2 preplaced)
[04/18 22:46:57    160s] #ioInst=0 #net=3516 #term=11439 #term/net=3.25, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=102
[04/18 22:46:57    160s] stdCell: 3040 single + 0 double + 0 multi
[04/18 22:46:57    160s] Total standard cell length = 3.8133 (mm), area = 0.0053 (mm^2)
[04/18 22:46:57    160s] OPERPROF: Starting SiteArrayInit at level 1, MEM:963.2M
[04/18 22:46:57    160s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:963.2M
[04/18 22:46:57    160s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:963.2M
[04/18 22:46:57    160s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:963.2M
[04/18 22:46:57    160s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:963.2M
[04/18 22:46:57    160s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/18 22:46:57    160s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:963.2M
[04/18 22:46:57    160s] SiteArray: one-level site array dimensions = 221 x 1632
[04/18 22:46:57    160s] SiteArray: use 1,442,688 bytes
[04/18 22:46:57    160s] SiteArray: current memory after site array memory allocatiion 963.2M
[04/18 22:46:57    160s] SiteArray: FP blocked sites are writable
[04/18 22:46:57    160s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:963.2M
[04/18 22:46:57    160s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:963.2M
[04/18 22:46:57    160s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:963.2M
[04/18 22:46:57    160s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.000, REAL:0.003, MEM:963.2M
[04/18 22:46:57    160s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:963.2M
[04/18 22:46:57    160s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:963.2M
[04/18 22:46:57    160s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:963.2M
[04/18 22:46:57    160s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:963.2M
[04/18 22:46:57    160s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.000, REAL:0.004, MEM:963.2M
[04/18 22:46:57    160s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:963.2M
[04/18 22:46:57    160s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:963.2M
[04/18 22:46:57    160s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:963.2M
[04/18 22:46:57    160s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:963.2M
[04/18 22:46:57    160s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/18 22:46:57    160s] Mark StBox On SiteArr starts
[04/18 22:46:57    160s] Mark StBox On SiteArr ends
[04/18 22:46:57    160s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.000, REAL:0.000, MEM:963.2M
[04/18 22:46:57    160s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.000, REAL:0.000, MEM:963.2M
[04/18 22:46:57    160s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:963.2M
[04/18 22:46:57    160s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.000, MEM:963.2M
[04/18 22:46:57    160s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.000, REAL:0.007, MEM:963.2M
[04/18 22:46:57    160s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:963.2M
[04/18 22:46:57    160s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:963.2M
[04/18 22:46:57    160s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:963.2M
[04/18 22:46:57    160s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:963.2M
[04/18 22:46:57    160s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:963.2M
[04/18 22:46:57    160s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:963.2M
[04/18 22:46:57    160s] OPERPROF:     Starting SiteCapAdjustOnNarrowBlockage at level 3, MEM:963.2M
[04/18 22:46:57    160s] OPERPROF:       Starting PlacementInitFenceForDensity at level 4, MEM:963.2M
[04/18 22:46:57    160s] OPERPROF:         Starting SiteArrayInitFenceEdgeBit at level 5, MEM:963.2M
[04/18 22:46:57    160s] OPERPROF:         Finished SiteArrayInitFenceEdgeBit at level 5, CPU:0.000, REAL:0.000, MEM:963.2M
[04/18 22:46:57    160s] OPERPROF:         Starting SiteArrayInitObstEdgeBit at level 5, MEM:963.2M
[04/18 22:46:57    160s] OPERPROF:         Finished SiteArrayInitObstEdgeBit at level 5, CPU:0.000, REAL:0.002, MEM:963.2M
[04/18 22:46:57    160s] OPERPROF:       Finished PlacementInitFenceForDensity at level 4, CPU:0.010, REAL:0.003, MEM:963.2M
[04/18 22:46:57    160s] OPERPROF:       Starting PlacementCleanupFence at level 4, MEM:963.2M
[04/18 22:46:57    160s] OPERPROF:       Finished PlacementCleanupFence at level 4, CPU:0.000, REAL:0.000, MEM:963.2M
[04/18 22:46:57    160s] OPERPROF:     Finished SiteCapAdjustOnNarrowBlockage at level 3, CPU:0.030, REAL:0.027, MEM:963.2M
[04/18 22:46:57    160s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.030, REAL:0.037, MEM:963.2M
[04/18 22:46:57    160s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.030, REAL:0.037, MEM:963.2M
[04/18 22:46:57    160s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:963.2M
[04/18 22:46:57    160s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:963.2M
[04/18 22:46:57    160s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:963.2M
[04/18 22:46:57    160s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:963.2M
[04/18 22:46:57    160s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.010, REAL:0.002, MEM:963.2M
[04/18 22:46:57    160s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.010, REAL:0.003, MEM:963.2M
[04/18 22:46:57    160s] Average module density = 0.107.
[04/18 22:46:57    160s] Density for the design = 0.107.
[04/18 22:46:57    160s]        = stdcell_area 20070 sites (5339 um^2) / alloc_area 188272 sites (50080 um^2).
[04/18 22:46:57    160s] Pin Density = 0.03172.
[04/18 22:46:57    160s]             = total # of pins 11439 / total area 360672.
[04/18 22:46:57    160s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:963.2M
[04/18 22:46:57    160s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:963.2M
[04/18 22:46:57    160s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:963.2M
[04/18 22:46:57    160s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:963.2M
[04/18 22:46:57    160s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:963.2M
[04/18 22:46:57    160s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:963.2M
[04/18 22:46:57    160s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:963.2M
[04/18 22:46:57    160s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.000, REAL:0.003, MEM:963.2M
[04/18 22:46:57    160s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:963.2M
[04/18 22:46:57    160s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:963.2M
[04/18 22:46:57    160s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:963.2M
[04/18 22:46:57    160s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:963.2M
[04/18 22:46:57    160s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:963.2M
[04/18 22:46:57    160s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:963.2M
[04/18 22:46:57    160s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:963.2M
[04/18 22:46:57    160s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.000, REAL:0.003, MEM:963.2M
[04/18 22:46:57    160s] Initial padding reaches pin density 0.397 for top
[04/18 22:46:57    160s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 22370.000
[04/18 22:46:57    160s] InitPadU 0.107 -> 0.201 for top
[04/18 22:46:57    160s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:963.2M
[04/18 22:46:57    160s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:963.2M
[04/18 22:46:57    160s] OPERPROF: Starting PlacementInitFence at level 1, MEM:963.2M
[04/18 22:46:57    160s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:963.2M
[04/18 22:46:57    160s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:963.2M
[04/18 22:46:57    160s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:963.2M
[04/18 22:46:57    160s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:963.2M
[04/18 22:46:57    160s] OPERPROF: Finished PlacementInitFence at level 1, CPU:0.000, REAL:0.003, MEM:963.2M
[04/18 22:46:57    160s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:963.2M
[04/18 22:46:57    160s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.002, MEM:963.2M
[04/18 22:46:57    160s] === lastAutoLevel = 9 
[04/18 22:46:57    160s] 0 delay mode for cte enabled initNetWt.
[04/18 22:46:57    160s] no activity file in design. spp won't run.
[04/18 22:46:57    160s] [spp] 0
[04/18 22:46:57    160s] [adp] 0:1:0:1
[04/18 22:46:57    160s] 0 delay mode for cte disabled initNetWt.
[04/18 22:46:57    160s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[04/18 22:46:57    160s] Iteration  1: Total net bbox = 3.508e+04 (2.81e+04 6.99e+03)
[04/18 22:46:57    160s]               Est.  stn bbox = 3.727e+04 (3.01e+04 7.19e+03)
[04/18 22:46:57    160s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 963.9M
[04/18 22:46:57    160s] Iteration  2: Total net bbox = 3.508e+04 (2.81e+04 6.99e+03)
[04/18 22:46:57    160s]               Est.  stn bbox = 3.727e+04 (3.01e+04 7.19e+03)
[04/18 22:46:57    160s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 963.9M
[04/18 22:46:57    160s] Iteration  3: Total net bbox = 1.563e+04 (9.24e+03 6.39e+03)
[04/18 22:46:57    160s]               Est.  stn bbox = 1.752e+04 (1.09e+04 6.65e+03)
[04/18 22:46:57    160s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 963.9M
[04/18 22:46:58    160s] Iteration  4: Total net bbox = 2.304e+04 (1.63e+04 6.70e+03)
[04/18 22:46:58    160s]               Est.  stn bbox = 2.579e+04 (1.88e+04 6.96e+03)
[04/18 22:46:58    160s]               cpu = 0:00:00.1 real = 0:00:01.0 mem = 963.9M
[04/18 22:46:58    161s] Iteration  5: Total net bbox = 3.255e+04 (1.68e+04 1.57e+04)
[04/18 22:46:58    161s]               Est.  stn bbox = 3.680e+04 (1.96e+04 1.72e+04)
[04/18 22:46:58    161s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 963.9M
[04/18 22:46:58    161s] Iteration  6: Total net bbox = 3.887e+04 (1.91e+04 1.98e+04)
[04/18 22:46:58    161s]               Est.  stn bbox = 4.653e+04 (2.35e+04 2.30e+04)
[04/18 22:46:58    161s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 963.9M
[04/18 22:46:58    161s] Iteration  7: Total net bbox = 7.228e+04 (3.84e+04 3.39e+04)
[04/18 22:46:58    161s]               Est.  stn bbox = 8.055e+04 (4.31e+04 3.75e+04)
[04/18 22:46:58    161s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 963.9M
[04/18 22:46:58    161s] Iteration  8: Total net bbox = 7.228e+04 (3.84e+04 3.39e+04)
[04/18 22:46:58    161s]               Est.  stn bbox = 8.055e+04 (4.31e+04 3.75e+04)
[04/18 22:46:58    161s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 963.9M
[04/18 22:46:59    161s] Iteration  9: Total net bbox = 7.510e+04 (4.02e+04 3.49e+04)
[04/18 22:46:59    161s]               Est.  stn bbox = 8.466e+04 (4.55e+04 3.91e+04)
[04/18 22:46:59    161s]               cpu = 0:00:00.5 real = 0:00:01.0 mem = 963.9M
[04/18 22:46:59    161s] Iteration 10: Total net bbox = 7.510e+04 (4.02e+04 3.49e+04)
[04/18 22:46:59    161s]               Est.  stn bbox = 8.466e+04 (4.55e+04 3.91e+04)
[04/18 22:46:59    161s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 963.9M
[04/18 22:46:59    162s] Iteration 11: Total net bbox = 7.606e+04 (4.07e+04 3.54e+04)
[04/18 22:46:59    162s]               Est.  stn bbox = 8.572e+04 (4.61e+04 3.96e+04)
[04/18 22:46:59    162s]               cpu = 0:00:00.5 real = 0:00:00.0 mem = 963.9M
[04/18 22:46:59    162s] Iteration 12: Total net bbox = 7.606e+04 (4.07e+04 3.54e+04)
[04/18 22:46:59    162s]               Est.  stn bbox = 8.572e+04 (4.61e+04 3.96e+04)
[04/18 22:46:59    162s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 963.9M
[04/18 22:46:59    162s] Iteration 13: Total net bbox = 7.750e+04 (4.15e+04 3.60e+04)
[04/18 22:46:59    162s]               Est.  stn bbox = 8.715e+04 (4.70e+04 4.02e+04)
[04/18 22:46:59    162s]               cpu = 0:00:00.5 real = 0:00:00.0 mem = 963.9M
[04/18 22:46:59    162s] Iteration 14: Total net bbox = 7.750e+04 (4.15e+04 3.60e+04)
[04/18 22:46:59    162s]               Est.  stn bbox = 8.715e+04 (4.70e+04 4.02e+04)
[04/18 22:46:59    162s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 963.9M
[04/18 22:46:59    162s] *** cost = 7.750e+04 (4.15e+04 3.60e+04) (cpu for global=0:00:02.3) real=0:00:02.0***
[04/18 22:46:59    162s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:963.9M
[04/18 22:46:59    162s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:963.9M
[04/18 22:46:59    162s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:963.9M
[04/18 22:46:59    162s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:963.9M
[04/18 22:46:59    162s] Solver runtime cpu: 0:00:02.0 real: 0:00:01.9
[04/18 22:46:59    162s] Core Placement runtime cpu: 0:00:02.2 real: 0:00:02.0
[04/18 22:46:59    162s] *** End of Placement (cpu=0:00:02.3, real=0:00:02.0, mem=963.9M) ***
[04/18 22:46:59    162s] *** Finishing placeDesign default flow ***
[04/18 22:46:59    162s] **placeDesign ... cpu = 0: 0: 3, real = 0: 0: 2, mem = 959.9M **
[04/18 22:47:00    162s] INFO: Finished place_design in floorplan mode - no legalization done.
[04/18 22:47:00    162s] 
[04/18 22:47:00    162s] 
[04/18 22:47:00    162s] *** Summary of all messages that are not suppressed in this session:
[04/18 22:47:00    162s] Severity  ID               Count  Summary                                  
[04/18 22:47:00    162s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[04/18 22:47:00    162s] *** Message Summary: 1 warning(s), 0 error(s)
[04/18 22:47:00    162s] 
[04/18 22:47:25    165s] <CMD> floorPlan -d 350 350 10 10 10 10
[04/18 22:47:25    165s] **WARN: (IMPFP-4026):	Adjusting core to 'Left' to 10.070000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[04/18 22:47:25    165s] **WARN: (IMPFP-4026):	Adjusting core to 'Bottom' to 9.940000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[04/18 22:47:25    165s] **WARN: (IMPFP-4026):	Adjusting core to 'Right' to 10.070000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[04/18 22:47:25    165s] **WARN: (IMPFP-4026):	Adjusting core to 'Top' to 9.940000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[04/18 22:47:25    165s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[04/18 22:47:25    165s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[04/18 22:47:25    165s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[04/18 22:47:25    165s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[04/18 22:50:20    177s] <CMD> selectInst my_Mem
[04/18 22:50:22    177s] <CMD> uiSetTool move
[04/18 22:50:26    177s] <CMD> setObjFPlanBox Instance my_Mem 21.0735 20.0955 143.0735 142.0955
[04/18 22:50:27    177s] <CMD> deselectAll
[04/18 22:50:27    177s] <CMD> selectInst my_aes
[04/18 22:50:34    177s] <CMD> setObjFPlanBox Instance my_aes 24.585 163.3855 192.735 331.1055
[04/18 22:50:40    178s] <CMD> setObjFPlanBox Instance my_aes 20.2775 161.539 188.4275 329.259
[04/18 22:51:35    181s] <CMD> setPlaceMode -fp true
[04/18 22:51:35    181s] <CMD> place_design
[04/18 22:51:35    181s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 407, percentage of missing scan cell = 0.00% (0 / 407)
[04/18 22:51:35    181s] *** Starting placeDesign default flow ***
[04/18 22:51:35    181s] *** Start deleteBufferTree ***
[04/18 22:51:35    181s] Info: Detect buffers to remove automatically.
[04/18 22:51:35    181s] Analyzing netlist ...
[04/18 22:51:35    181s] Updating netlist
[04/18 22:51:35    181s] 
[04/18 22:51:35    181s] *summary: 0 instances (buffers/inverters) removed
[04/18 22:51:35    181s] *** Finish deleteBufferTree (0:00:00.1) ***
[04/18 22:51:35    181s] Enhanced MH flow has been turned off for floorplan mode.
[04/18 22:51:35    181s] Deleted 0 physical inst  (cell - / prefix -).
[04/18 22:51:35    181s] *** Starting "NanoPlace(TM) placement v#1 (mem=964.7M)" ...
[04/18 22:51:35    181s] No user-set net weight.
[04/18 22:51:35    181s] no activity file in design. spp won't run.
[04/18 22:51:35    181s] Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=fp 
[04/18 22:51:35    181s] Scan chains were not defined.
[04/18 22:51:35    181s] #std cell=3040 (0 fixed + 3040 movable) #block=2 (0 floating + 2 preplaced)
[04/18 22:51:35    181s] #ioInst=0 #net=3516 #term=11439 #term/net=3.25, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=102
[04/18 22:51:35    181s] stdCell: 3040 single + 0 double + 0 multi
[04/18 22:51:35    181s] Total standard cell length = 3.8133 (mm), area = 0.0053 (mm^2)
[04/18 22:51:35    181s] OPERPROF: Starting SiteArrayInit at level 1, MEM:964.7M
[04/18 22:51:35    181s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:964.7M
[04/18 22:51:35    181s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:964.7M
[04/18 22:51:35    181s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:964.7M
[04/18 22:51:35    181s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:964.7M
[04/18 22:51:35    181s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/18 22:51:35    181s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:964.7M
[04/18 22:51:35    181s] SiteArray: one-level site array dimensions = 235 x 1736
[04/18 22:51:35    181s] SiteArray: use 1,631,840 bytes
[04/18 22:51:35    181s] SiteArray: current memory after site array memory allocatiion 964.7M
[04/18 22:51:35    181s] SiteArray: FP blocked sites are writable
[04/18 22:51:35    181s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:964.7M
[04/18 22:51:35    181s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:964.7M
[04/18 22:51:35    181s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:964.7M
[04/18 22:51:35    181s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.000, REAL:0.003, MEM:964.7M
[04/18 22:51:35    181s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:964.7M
[04/18 22:51:35    181s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:964.7M
[04/18 22:51:35    181s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:964.7M
[04/18 22:51:35    181s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:964.7M
[04/18 22:51:35    181s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.000, REAL:0.004, MEM:964.7M
[04/18 22:51:35    181s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:964.7M
[04/18 22:51:35    181s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:964.7M
[04/18 22:51:35    181s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:964.7M
[04/18 22:51:35    181s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:964.7M
[04/18 22:51:35    181s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/18 22:51:35    181s] Mark StBox On SiteArr starts
[04/18 22:51:35    181s] Mark StBox On SiteArr ends
[04/18 22:51:35    181s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.000, REAL:0.000, MEM:964.7M
[04/18 22:51:35    181s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.000, REAL:0.000, MEM:964.7M
[04/18 22:51:35    181s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:964.7M
[04/18 22:51:35    181s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.000, MEM:964.7M
[04/18 22:51:35    181s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.000, REAL:0.008, MEM:964.7M
[04/18 22:51:35    181s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:964.7M
[04/18 22:51:35    181s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:964.7M
[04/18 22:51:35    181s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:964.7M
[04/18 22:51:35    181s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:964.7M
[04/18 22:51:35    181s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:964.7M
[04/18 22:51:35    181s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.010, REAL:0.001, MEM:964.7M
[04/18 22:51:35    181s] OPERPROF:     Starting SiteCapAdjustOnNarrowBlockage at level 3, MEM:964.7M
[04/18 22:51:35    181s] OPERPROF:       Starting PlacementInitFenceForDensity at level 4, MEM:964.7M
[04/18 22:51:35    181s] OPERPROF:         Starting SiteArrayInitFenceEdgeBit at level 5, MEM:964.7M
[04/18 22:51:35    181s] OPERPROF:         Finished SiteArrayInitFenceEdgeBit at level 5, CPU:0.000, REAL:0.000, MEM:964.7M
[04/18 22:51:35    181s] OPERPROF:         Starting SiteArrayInitObstEdgeBit at level 5, MEM:964.7M
[04/18 22:51:35    181s] OPERPROF:         Finished SiteArrayInitObstEdgeBit at level 5, CPU:0.000, REAL:0.002, MEM:964.7M
[04/18 22:51:35    181s] OPERPROF:       Finished PlacementInitFenceForDensity at level 4, CPU:0.000, REAL:0.003, MEM:964.7M
[04/18 22:51:35    181s] OPERPROF:       Starting PlacementCleanupFence at level 4, MEM:964.7M
[04/18 22:51:35    181s] OPERPROF:       Finished PlacementCleanupFence at level 4, CPU:0.000, REAL:0.001, MEM:964.7M
[04/18 22:51:35    181s] OPERPROF:     Finished SiteCapAdjustOnNarrowBlockage at level 3, CPU:0.030, REAL:0.033, MEM:964.7M
[04/18 22:51:35    181s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.040, REAL:0.044, MEM:964.7M
[04/18 22:51:35    181s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.040, REAL:0.045, MEM:964.7M
[04/18 22:51:35    181s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:964.7M
[04/18 22:51:35    181s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:964.7M
[04/18 22:51:35    181s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:964.7M
[04/18 22:51:35    181s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:964.7M
[04/18 22:51:35    181s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:964.7M
[04/18 22:51:35    181s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.000, REAL:0.003, MEM:964.7M
[04/18 22:51:35    181s] Average module density = 0.086.
[04/18 22:51:35    181s] Density for the design = 0.086.
[04/18 22:51:35    181s]        = stdcell_area 20070 sites (5339 um^2) / alloc_area 234288 sites (62321 um^2).
[04/18 22:51:35    181s] Pin Density = 0.02804.
[04/18 22:51:35    181s]             = total # of pins 11439 / total area 407960.
[04/18 22:51:35    181s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:964.7M
[04/18 22:51:35    181s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:964.7M
[04/18 22:51:35    181s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:964.7M
[04/18 22:51:35    181s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:964.7M
[04/18 22:51:35    181s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:964.7M
[04/18 22:51:35    181s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:964.7M
[04/18 22:51:36    181s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:964.7M
[04/18 22:51:36    181s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.010, REAL:0.003, MEM:964.7M
[04/18 22:51:36    181s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:964.7M
[04/18 22:51:36    181s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:964.7M
[04/18 22:51:36    181s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:964.7M
[04/18 22:51:36    181s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:964.7M
[04/18 22:51:36    181s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:964.7M
[04/18 22:51:36    181s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:964.7M
[04/18 22:51:36    181s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:964.7M
[04/18 22:51:36    181s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.000, REAL:0.003, MEM:964.7M
[04/18 22:51:36    181s] Initial padding reaches pin density 0.397 for top
[04/18 22:51:36    181s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 22370.000
[04/18 22:51:36    181s] InitPadU 0.086 -> 0.162 for top
[04/18 22:51:36    181s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:964.7M
[04/18 22:51:36    181s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:964.7M
[04/18 22:51:36    181s] OPERPROF: Starting PlacementInitFence at level 1, MEM:964.7M
[04/18 22:51:36    181s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:964.7M
[04/18 22:51:36    181s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:964.7M
[04/18 22:51:36    181s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:964.7M
[04/18 22:51:36    181s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.003, MEM:964.7M
[04/18 22:51:36    181s] OPERPROF: Finished PlacementInitFence at level 1, CPU:0.010, REAL:0.003, MEM:964.7M
[04/18 22:51:36    181s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:964.7M
[04/18 22:51:36    181s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.002, MEM:964.7M
[04/18 22:51:36    181s] === lastAutoLevel = 9 
[04/18 22:51:36    181s] 0 delay mode for cte enabled initNetWt.
[04/18 22:51:36    181s] no activity file in design. spp won't run.
[04/18 22:51:36    181s] [spp] 0
[04/18 22:51:36    181s] [adp] 0:1:0:1
[04/18 22:51:36    181s] 0 delay mode for cte disabled initNetWt.
[04/18 22:51:36    181s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[04/18 22:51:36    181s] Iteration  1: Total net bbox = 3.557e+04 (2.80e+04 7.52e+03)
[04/18 22:51:36    181s]               Est.  stn bbox = 3.779e+04 (3.00e+04 7.75e+03)
[04/18 22:51:36    181s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 962.4M
[04/18 22:51:36    181s] Iteration  2: Total net bbox = 3.557e+04 (2.80e+04 7.52e+03)
[04/18 22:51:36    181s]               Est.  stn bbox = 3.779e+04 (3.00e+04 7.75e+03)
[04/18 22:51:36    181s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 962.4M
[04/18 22:51:36    181s] Iteration  3: Total net bbox = 1.659e+04 (9.43e+03 7.16e+03)
[04/18 22:51:36    181s]               Est.  stn bbox = 1.857e+04 (1.11e+04 7.50e+03)
[04/18 22:51:36    181s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 962.4M
[04/18 22:51:36    181s] Iteration  4: Total net bbox = 2.011e+04 (1.27e+04 7.37e+03)
[04/18 22:51:36    181s]               Est.  stn bbox = 2.258e+04 (1.49e+04 7.69e+03)
[04/18 22:51:36    181s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 962.4M
[04/18 22:51:36    182s] Iteration  5: Total net bbox = 3.228e+04 (1.88e+04 1.35e+04)
[04/18 22:51:36    182s]               Est.  stn bbox = 3.658e+04 (2.18e+04 1.48e+04)
[04/18 22:51:36    182s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 962.4M
[04/18 22:51:36    182s] Iteration  6: Total net bbox = 3.935e+04 (1.94e+04 1.99e+04)
[04/18 22:51:36    182s]               Est.  stn bbox = 4.724e+04 (2.39e+04 2.34e+04)
[04/18 22:51:36    182s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 962.4M
[04/18 22:51:36    182s] Iteration  7: Total net bbox = 7.122e+04 (3.70e+04 3.42e+04)
[04/18 22:51:36    182s]               Est.  stn bbox = 7.967e+04 (4.16e+04 3.80e+04)
[04/18 22:51:36    182s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 962.4M
[04/18 22:51:36    182s] Iteration  8: Total net bbox = 7.122e+04 (3.70e+04 3.42e+04)
[04/18 22:51:36    182s]               Est.  stn bbox = 7.967e+04 (4.16e+04 3.80e+04)
[04/18 22:51:36    182s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 962.4M
[04/18 22:51:37    182s] Iteration  9: Total net bbox = 7.343e+04 (3.80e+04 3.54e+04)
[04/18 22:51:37    182s]               Est.  stn bbox = 8.263e+04 (4.32e+04 3.94e+04)
[04/18 22:51:37    182s]               cpu = 0:00:00.4 real = 0:00:01.0 mem = 962.4M
[04/18 22:51:37    182s] Iteration 10: Total net bbox = 7.343e+04 (3.80e+04 3.54e+04)
[04/18 22:51:37    182s]               Est.  stn bbox = 8.263e+04 (4.32e+04 3.94e+04)
[04/18 22:51:37    182s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 962.4M
[04/18 22:51:37    183s] Iteration 11: Total net bbox = 7.392e+04 (3.80e+04 3.59e+04)
[04/18 22:51:37    183s]               Est.  stn bbox = 8.327e+04 (4.33e+04 4.00e+04)
[04/18 22:51:37    183s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 962.4M
[04/18 22:51:37    183s] Iteration 12: Total net bbox = 7.392e+04 (3.80e+04 3.59e+04)
[04/18 22:51:37    183s]               Est.  stn bbox = 8.327e+04 (4.33e+04 4.00e+04)
[04/18 22:51:37    183s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 962.4M
[04/18 22:51:37    183s] Iteration 13: Total net bbox = 7.530e+04 (3.87e+04 3.66e+04)
[04/18 22:51:37    183s]               Est.  stn bbox = 8.473e+04 (4.40e+04 4.07e+04)
[04/18 22:51:37    183s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 962.4M
[04/18 22:51:37    183s] Iteration 14: Total net bbox = 7.530e+04 (3.87e+04 3.66e+04)
[04/18 22:51:37    183s]               Est.  stn bbox = 8.473e+04 (4.40e+04 4.07e+04)
[04/18 22:51:37    183s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 962.4M
[04/18 22:51:37    183s] *** cost = 7.530e+04 (3.87e+04 3.66e+04) (cpu for global=0:00:02.0) real=0:00:01.0***
[04/18 22:51:37    183s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:962.4M
[04/18 22:51:38    183s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:962.4M
[04/18 22:51:38    183s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:962.4M
[04/18 22:51:38    183s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:962.4M
[04/18 22:51:38    183s] Solver runtime cpu: 0:00:01.7 real: 0:00:01.6
[04/18 22:51:38    183s] Core Placement runtime cpu: 0:00:02.0 real: 0:00:01.0
[04/18 22:51:38    183s] *** End of Placement (cpu=0:00:02.1, real=0:00:02.0, mem=962.4M) ***
[04/18 22:51:38    183s] *** Finishing placeDesign default flow ***
[04/18 22:51:38    183s] **placeDesign ... cpu = 0: 0: 2, real = 0: 0: 3, mem = 958.4M **
[04/18 22:51:38    183s] INFO: Finished place_design in floorplan mode - no legalization done.
[04/18 22:51:38    183s] 
[04/18 22:51:38    183s] 
[04/18 22:51:38    183s] *** Summary of all messages that are not suppressed in this session:
[04/18 22:51:38    183s] Severity  ID               Count  Summary                                  
[04/18 22:51:38    183s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[04/18 22:51:38    183s] *** Message Summary: 1 warning(s), 0 error(s)
[04/18 22:51:38    183s] 
[04/18 22:58:46    217s] <CMD> man <globalNetConnect>
[04/18 23:00:40    225s] <CMD> man <globalConnect>
[04/18 23:19:13    339s] 
--------------------------------------------------------------------------------
Exiting Innovus on Sun Apr 18 23:19:13 2021
  Total CPU time:     0:05:39
  Total real time:    0:56:29
  Peak memory (main): 706.75MB

[04/18 23:19:13    339s] 
[04/18 23:19:13    339s] *** Memory Usage v#1 (Current mem = 958.406M, initial mem = 259.465M) ***
[04/18 23:19:13    339s] 
[04/18 23:19:13    339s] *** Summary of all messages that are not suppressed in this session:
[04/18 23:19:13    339s] Severity  ID               Count  Summary                                  
[04/18 23:19:13    339s] WARNING   IMPFP-316            1  Not enough space for floorplan resize. N...
[04/18 23:19:13    339s] WARNING   IMPFP-325            6  Floorplan of the design is resized. All ...
[04/18 23:19:13    339s] WARNING   IMPFP-4026          20  Adjusting core to '%s' to %f due to trac...
[04/18 23:19:13    339s] WARNING   IMPVL-159            2  Pin '%s' of cell '%s' is defined in LEF ...
[04/18 23:19:13    339s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[04/18 23:19:13    339s] WARNING   IMPSP-157            2  Macro '%s' is not placed within core bou...
[04/18 23:19:13    339s] WARNING   IMPSP-9531           8  Turning off clkGateAware when timingDriv...
[04/18 23:19:13    339s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[04/18 23:19:13    339s] ERROR     IMPOAX-142           3  %s                                       
[04/18 23:19:13    339s] ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
[04/18 23:19:13    339s] ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
[04/18 23:19:13    339s] WARNING   IMPUDM-33            2  Global variable "%s" is obsolete and wil...
[04/18 23:19:13    339s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[04/18 23:19:13    339s] WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
[04/18 23:19:13    339s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[04/18 23:19:13    339s] WARNING   TECHLIB-1177         1  'index_%d' defined in '%s' group should ...
[04/18 23:19:13    339s] *** Message Summary: 66 warning(s), 5 error(s)
[04/18 23:19:13    339s] 
[04/18 23:19:13    339s] --- Ending "Innovus" (totcpu=0:05:39, real=0:56:27, mem=958.4M) ---
