#Generated by  MIG Version 1.9
#Coregen 14.5 - Build Number P.20131013 on ÷‹»’ 12‘¬ 16 18:07:12 2018
#FPGA Part  xc7k325t-ffg900-2


IO Bank,Pin Number,Signal Name,IO Standard,Direction,Slew Rate,DiffPair Type,DiffPair Signal
34,AH4,ddr3_dq[0],SSTL15_T_DCI,INOUT,FAST,,
34,AJ4,ddr3_dq[1],SSTL15_T_DCI,INOUT,FAST,,
34,AH6,ddr3_dq[2],SSTL15_T_DCI,INOUT,FAST,,
34,AH5,ddr3_dq[3],SSTL15_T_DCI,INOUT,FAST,,
34,AJ2,ddr3_dq[4],SSTL15_T_DCI,INOUT,FAST,,
34,AJ1,ddr3_dq[5],SSTL15_T_DCI,INOUT,FAST,,
34,AK1,ddr3_dq[6],SSTL15_T_DCI,INOUT,FAST,,
34,AJ3,ddr3_dq[7],SSTL15_T_DCI,INOUT,FAST,,
34,AF7,ddr3_dq[8],SSTL15_T_DCI,INOUT,FAST,,
34,AG7,ddr3_dq[9],SSTL15_T_DCI,INOUT,FAST,,
34,AJ6,ddr3_dq[10],SSTL15_T_DCI,INOUT,FAST,,
34,AK6,ddr3_dq[11],SSTL15_T_DCI,INOUT,FAST,,
34,AJ8,ddr3_dq[12],SSTL15_T_DCI,INOUT,FAST,,
34,AK8,ddr3_dq[13],SSTL15_T_DCI,INOUT,FAST,,
34,AK5,ddr3_dq[14],SSTL15_T_DCI,INOUT,FAST,,
34,AK4,ddr3_dq[15],SSTL15_T_DCI,INOUT,FAST,,
33,AA12,ddr3_addr[14],SSTL15,OUT,FAST,,
33,AB12,ddr3_addr[13],SSTL15,OUT,FAST,,
33,AA8,ddr3_addr[12],SSTL15,OUT,FAST,,
33,AB8,ddr3_addr[11],SSTL15,OUT,FAST,,
33,Y11,ddr3_addr[10],SSTL15,OUT,FAST,,
33,Y10,ddr3_addr[9],SSTL15,OUT,FAST,,
33,AA11,ddr3_addr[8],SSTL15,OUT,FAST,,
33,AA10,ddr3_addr[7],SSTL15,OUT,FAST,,
33,AA13,ddr3_addr[6],SSTL15,OUT,FAST,,
33,AB13,ddr3_addr[5],SSTL15,OUT,FAST,,
33,AB10,ddr3_addr[4],SSTL15,OUT,FAST,,
33,AC10,ddr3_addr[3],SSTL15,OUT,FAST,,
33,AD8,ddr3_addr[2],SSTL15,OUT,FAST,,
33,AE8,ddr3_addr[1],SSTL15,OUT,FAST,,
33,AC12,ddr3_addr[0],SSTL15,OUT,FAST,,
33,AC11,ddr3_ba[2],SSTL15,OUT,FAST,,
33,AD9,ddr3_ba[1],SSTL15,OUT,FAST,,
33,AE9,ddr3_ba[0],SSTL15,OUT,FAST,,
33,AE11,ddr3_ras_n,SSTL15,OUT,FAST,,
33,AF11,ddr3_cas_n,SSTL15,OUT,FAST,,
33,AD12,ddr3_we_n,SSTL15,OUT,FAST,,
34,AG5,ddr3_reset_n,LVCMOS15,OUT,FAST,,
33,AJ9,ddr3_cke[0],SSTL15,OUT,FAST,,
33,AK9,ddr3_odt[0],SSTL15,OUT,FAST,,
33,AD11,ddr3_cs_n[0],SSTL15,OUT,FAST,,
34,AH2,ddr3_dm[0],SSTL15,OUT,FAST,,
34,AF8,ddr3_dm[1],SSTL15,OUT,FAST,,
33,AE10,sys_clk_p,DIFF_SSTL15,IN,,P,sys_clk_n
33,AF10,sys_clk_n,DIFF_SSTL15,IN,,N,sys_clk_p
34,AG2,ddr3_dqs_p[0],DIFF_SSTL15_T_DCI,INOUT,FAST,P,ddr3_dqs_n[0]
34,AH1,ddr3_dqs_n[0],DIFF_SSTL15_T_DCI,INOUT,FAST,N,ddr3_dqs_p[0]
34,AH7,ddr3_dqs_p[1],DIFF_SSTL15_T_DCI,INOUT,FAST,P,ddr3_dqs_n[1]
34,AJ7,ddr3_dqs_n[1],DIFF_SSTL15_T_DCI,INOUT,FAST,N,ddr3_dqs_p[1]
33,AB9,ddr3_ck_p[0],DIFF_SSTL15,OUT,FAST,P,ddr3_ck_n[0]
33,AC9,ddr3_ck_n[0],DIFF_SSTL15,OUT,FAST,N,ddr3_ck_p[0]
