[
    {
        "header": "Abstract",
        "images": [
            {
                "img": "https://arxiv.org/html/2512.02551/tables/emoji_github.png",
                "caption": "",
                "position": 141
            },
            {
                "img": "https://arxiv.org/html/2512.02551/x1.png",
                "caption": "",
                "position": 155
            }
        ]
    },
    {
        "header": "1Introduction",
        "images": []
    },
    {
        "header": "2Preliminaries",
        "images": []
    },
    {
        "header": "3CUDA-L2 for HGEMM",
        "images": []
    },
    {
        "header": "4Results",
        "images": [
            {
                "img": "https://arxiv.org/html/2512.02551/tables/1.png",
                "caption": "Table 1:Performance comparison of CUDA-L2 against baseline implementations (speedup ratio).\nOffline denotes that case where kernels are executed back-to-back without pauses, and server denotes kernels being executed at random intervals to simulate real-time inference.\nmax denotes comparing against the best kernel across TN and NN for each configuration.",
                "position": 546
            },
            {
                "img": "https://arxiv.org/html/2512.02551/tables/2.png",
                "caption": "Table 2:Comparingmax(CUDA-L2, baseline)against baseline, which represents a real-world situation where users have access to all kernels and can choose whichever runs faster.",
                "position": 581
            },
            {
                "img": "https://arxiv.org/html/2512.02551/x2.png",
                "caption": "Table 3:Speedup over cuBLASLt-AutoTuning-max by matrix size in offline mode.",
                "position": 596
            }
        ]
    },
    {
        "header": "5Optimization Techniques Discovered and Applied by CUDA-L2",
        "images": []
    },
    {
        "header": "6Analysis",
        "images": [
            {
                "img": "https://arxiv.org/html/2512.02551/code/para_stages_vs_k.png",
                "caption": "Table 4:Hyperparameter Selection Patterns in Optimized CUDA Matrix Multiplication Kernels",
                "position": 1153
            }
        ]
    },
    {
        "header": "7Conclusion",
        "images": []
    },
    {
        "header": "References",
        "images": []
    },
    {
        "header": "8Appendix",
        "images": []
    }
]