#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000000f533b0 .scope module, "clk_tb" "clk_tb" 2 1;
 .timescale 0 0;
v00000000000ec760_0 .var "clock", 0 0;
E_00000000000e7660 .event edge, v0000000000f536d0_0;
S_0000000000f53540 .scope module, "c1" "clk" 2 11, 3 1 0, S_0000000000f533b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
v0000000000f536d0_0 .net "clock", 0 0, v00000000000ec760_0;  1 drivers
    .scope S_0000000000f533b0;
T_0 ;
    %vpi_call 2 7 "$dumpfile", "clock.vcd" {0 0 0};
    %vpi_call 2 8 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000000f533b0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0000000000f533b0;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000000ec760_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0000000000f533b0;
T_2 ;
    %delay 40, 0;
    %load/vec4 v00000000000ec760_0;
    %inv;
    %store/vec4 v00000000000ec760_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0000000000f533b0;
T_3 ;
    %wait E_00000000000e7660;
    %delay 10, 0;
    %load/vec4 v00000000000ec760_0;
    %inv;
    %store/vec4 v00000000000ec760_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000000000f533b0;
T_4 ;
    %delay 120, 0;
    %vpi_call 2 27 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\clk_tb.v";
    ".\clk.v";
