$date
	Sun Oct 23 04:37:02 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#637100
b1101 !
1"
#637102
b1101 &
b1101 %
1$
#637103
0"
#637106
b101000 &
b101000 %
#637110
b10100 &
b10100 %
#637114
b1010 &
b1010 %
#637118
b101 &
b101 %
#637122
b10000 &
b10000 %
#637126
b1000 &
b1000 %
#637130
b100 &
b100 %
#637134
b10 &
b10 %
#637138
b1 &
b1 %
1#
#637142
b0 &
0#
b0 %
0$
#1638438
b11 &
b11 %
1$
b11 !
1"
#1638439
0"
#1638442
b1010 &
b1010 %
#1638446
b101 &
b101 %
#1638450
b10000 &
b10000 %
#1638454
b1000 &
b1000 %
#1638458
b100 &
b100 %
#1638462
b10 &
b10 %
#1638466
b1 &
b1 %
1#
#1638470
b0 &
0#
b0 %
0$
#2641062
b1100 &
b1100 %
1$
b1100 !
1"
#2641063
0"
#2641066
b110 &
b110 %
#2641070
b11 &
b11 %
#2641074
b1010 &
b1010 %
#2641078
b101 &
b101 %
#2641082
b10000 &
b10000 %
#2641086
b1000 &
b1000 %
#2641090
b100 &
b100 %
#2641094
b10 &
b10 %
#2641098
b1 &
b1 %
1#
#2641102
b0 &
0#
b0 %
0$
#4500012
