<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ChipScope_RS232Rx_Test.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="ChipScope_Rs232Rx.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ChipScope_Rs232Rx.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ChipScope_Rs232Rx.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ChipScope_Rs232Rx.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ChipScope_Rs232Rx.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="ChipScope_Rs232Rx.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ChipScope_Rs232Rx.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="ChipScope_Rs232Rx.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="ChipScope_Rs232Rx.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="ChipScope_Rs232Rx.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ChipScope_Rs232Rx.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="ChipScope_Rs232Rx.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ChipScope_Rs232Rx.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ChipScope_Rs232Rx.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="ChipScope_Rs232Rx.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="ChipScope_Rs232Rx.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="ChipScope_Rs232Rx.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="ChipScope_Rs232Rx.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="ChipScope_Rs232Rx.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ChipScope_Rs232Rx.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ChipScope_Rs232Rx_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="ChipScope_Rs232Rx_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ChipScope_Rs232Rx_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ChipScope_Rs232Rx_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ChipScope_Rs232Rx_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="ChipScope_Rs232Rx_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ChipScope_Rs232Rx_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ChipScope_Rs232Rx_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="ChipScope_Rs232Rx_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="ChipScope_Rs232Rx_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ChipScope_Rs232Rx_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ChipScope_Rs232Rx_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="ChipScope_Rs232Rx_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="ChipScope_Rs232Rx_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ChipScope_Rs232Rx_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="chipscope_rs232rx.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="chipscope_rs232rx.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="chipscope_rs232rx.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_USERDOC" xil_pn:name="ipcore_dir/ila_t_readme.txt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1744394979" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1744394979">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1744394979" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-5182044672962841500" xil_pn:start_ts="1744394979">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1744394979" xil_pn:in_ck="-3677734465182360269" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="1990371121181529780" xil_pn:start_ts="1744394979">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/icon_t.ngc"/>
      <outfile xil_pn:name="ipcore_dir/icon_t.vhd"/>
      <outfile xil_pn:name="ipcore_dir/ila_t.ngc"/>
      <outfile xil_pn:name="ipcore_dir/ila_t.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1744394979" xil_pn:in_ck="8206654791609686065" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1744394979">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1744394979" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="6115212858168296486" xil_pn:start_ts="1744394979">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1744394979" xil_pn:in_ck="8206654791609686065" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1744394979">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1744394979" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-6507321077468846274" xil_pn:start_ts="1744394979">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1744394984" xil_pn:in_ck="8431691495548857803" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="4184180037479457293" xil_pn:start_ts="1744394979">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ChipScope_Rs232Rx.lso"/>
      <outfile xil_pn:name="ChipScope_Rs232Rx.ngc"/>
      <outfile xil_pn:name="ChipScope_Rs232Rx.ngr"/>
      <outfile xil_pn:name="ChipScope_Rs232Rx.prj"/>
      <outfile xil_pn:name="ChipScope_Rs232Rx.stx"/>
      <outfile xil_pn:name="ChipScope_Rs232Rx.syr"/>
      <outfile xil_pn:name="ChipScope_Rs232Rx.xst"/>
      <outfile xil_pn:name="ChipScope_Rs232Rx_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1744394361" xil_pn:in_ck="-6206841778956421041" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8325542558247684709" xil_pn:start_ts="1744394361">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1744395170" xil_pn:in_ck="-5769887726117276153" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-8382410146786290721" xil_pn:start_ts="1744395167">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ChipScope_Rs232Rx.bld"/>
      <outfile xil_pn:name="ChipScope_Rs232Rx.ngd"/>
      <outfile xil_pn:name="ChipScope_Rs232Rx_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1744395176" xil_pn:in_ck="-6781362725562278503" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="6093601622908603872" xil_pn:start_ts="1744395170">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ChipScope_Rs232Rx.pcf"/>
      <outfile xil_pn:name="ChipScope_Rs232Rx_map.map"/>
      <outfile xil_pn:name="ChipScope_Rs232Rx_map.mrp"/>
      <outfile xil_pn:name="ChipScope_Rs232Rx_map.ncd"/>
      <outfile xil_pn:name="ChipScope_Rs232Rx_map.ngm"/>
      <outfile xil_pn:name="ChipScope_Rs232Rx_map.xrpt"/>
      <outfile xil_pn:name="ChipScope_Rs232Rx_summary.xml"/>
      <outfile xil_pn:name="ChipScope_Rs232Rx_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1744395184" xil_pn:in_ck="4099181143183777362" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="93661965788626211" xil_pn:start_ts="1744395176">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ChipScope_Rs232Rx.ncd"/>
      <outfile xil_pn:name="ChipScope_Rs232Rx.pad"/>
      <outfile xil_pn:name="ChipScope_Rs232Rx.par"/>
      <outfile xil_pn:name="ChipScope_Rs232Rx.ptwx"/>
      <outfile xil_pn:name="ChipScope_Rs232Rx.unroutes"/>
      <outfile xil_pn:name="ChipScope_Rs232Rx.xpi"/>
      <outfile xil_pn:name="ChipScope_Rs232Rx_pad.csv"/>
      <outfile xil_pn:name="ChipScope_Rs232Rx_pad.txt"/>
      <outfile xil_pn:name="ChipScope_Rs232Rx_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1744395206" xil_pn:in_ck="-6206841778956428666" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="396117104113915555" xil_pn:start_ts="1744395187">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ChipScope_Rs232Rx.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="chipscope_rs232rx.bgn"/>
      <outfile xil_pn:name="chipscope_rs232rx.bit"/>
      <outfile xil_pn:name="chipscope_rs232rx.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1744395221" xil_pn:in_ck="-2245248687194852144" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="8482462020707587906" xil_pn:start_ts="1744395219">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1744395264" xil_pn:in_ck="-2245248687194852144" xil_pn:name="TRAN_analyzeDesignUsingChipscope" xil_pn:prop_ck="-8382410146786290721" xil_pn:start_ts="1744395264">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1744395184" xil_pn:in_ck="3685331892585013909" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1744395180">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ChipScope_Rs232Rx.twr"/>
      <outfile xil_pn:name="ChipScope_Rs232Rx.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
