
---------- Begin Simulation Statistics ----------
final_tick                               537092281000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  79647                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739332                       # Number of bytes of host memory used
host_op_rate                                    79911                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7701.84                       # Real time elapsed on the host
host_tick_rate                               69735604                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   613425981                       # Number of instructions simulated
sim_ops                                     615464753                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.537092                       # Number of seconds simulated
sim_ticks                                537092281000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.518434                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               77788438                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            88882347                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         11532879                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        118442812                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          10412886                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       10454986                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           42100                       # Number of indirect misses.
system.cpu0.branchPred.lookups              151765987                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1052987                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        509416                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          7109381                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 138978039                       # Number of branches committed
system.cpu0.commit.bw_lim_events             18199911                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1532458                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       35265789                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           561812302                       # Number of instructions committed
system.cpu0.commit.committedOps             562322998                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    970176864                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.579609                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.396531                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    710777521     73.26%     73.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    150541214     15.52%     88.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     39491445      4.07%     92.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     32213662      3.32%     96.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     11022641      1.14%     97.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3735349      0.39%     97.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1574536      0.16%     97.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2620585      0.27%     98.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     18199911      1.88%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    970176864                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11672914                       # Number of function calls committed.
system.cpu0.commit.int_insts                543453201                       # Number of committed integer instructions.
system.cpu0.commit.loads                    174762381                       # Number of loads committed
system.cpu0.commit.membars                    1019978                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1019987      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       311061409     55.32%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4135934      0.74%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017777      0.18%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      175271785     31.17%     87.58% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      69816041     12.42%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        562322998                       # Class of committed instruction
system.cpu0.commit.refs                     245087861                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  561812302                       # Number of Instructions Simulated
system.cpu0.committedOps                    562322998                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.889993                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.889993                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            112198827                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4428946                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            76995900                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             615178331                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               417312520                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                440655036                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               7116242                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              9307820                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2451569                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  151765987                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                113240138                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    560437061                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2823069                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          141                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     631151484                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  74                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          236                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               23079552                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.142930                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         407756906                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          88201324                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.594405                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         979734194                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.644729                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.877567                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               522148759     53.29%     53.29% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               346013597     35.32%     88.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                67196269      6.86%     95.47% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                33351795      3.40%     98.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 6116203      0.62%     99.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 3737087      0.38%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  145361      0.01%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1021593      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3530      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           979734194                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       56                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      34                       # number of floating regfile writes
system.cpu0.idleCycles                       82087138                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             7167620                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               143985574                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.557081                       # Inst execution rate
system.cpu0.iew.exec_refs                   262737206                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  72825408                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               87378563                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            189773557                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            512993                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          4346056                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            74134290                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          597574828                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            189911798                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3244383                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            591520887                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                564648                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2736476                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               7116242                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              3931314                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       140045                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        10923160                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        29378                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         7413                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2279734                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     15011176                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      3808810                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          7413                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       797752                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       6369868                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                246958343                       # num instructions consuming a value
system.cpu0.iew.wb_count                    585845490                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.849110                       # average fanout of values written-back
system.cpu0.iew.wb_producers                209694860                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.551736                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     585890516                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               720178223                       # number of integer regfile reads
system.cpu0.int_regfile_writes              373953161                       # number of integer regfile writes
system.cpu0.ipc                              0.529102                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.529102                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1021047      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            324144377     54.50%     54.67% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4140242      0.70%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018048      0.17%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           191420135     32.18%     87.72% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           73021354     12.28%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             15      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            23      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             594765271                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     71                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                139                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           68                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                71                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     895881                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001506                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 183856     20.52%     20.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     20.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     20.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     20.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     20.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     20.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     20.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     20.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     20.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     20.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     20.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     20.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     20.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     20.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     20.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     20.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     20.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     20.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     20.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     20.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     20.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     20.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     20.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     20.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     20.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     20.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     20.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     20.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     20.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     20.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     20.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     20.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     20.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     20.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     20.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     20.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     20.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     20.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     20.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     20.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     20.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     20.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     20.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                606289     67.68%     88.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               105733     11.80%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             594640034                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2170229426                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    585845422                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        632833083                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 596041633                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                594765271                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1533195                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       35251826                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            68949                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           737                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     13540092                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    979734194                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.607068                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.807314                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          541726090     55.29%     55.29% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          314021609     32.05%     87.34% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          100156538     10.22%     97.57% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           17922933      1.83%     99.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3542337      0.36%     99.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1893626      0.19%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             326712      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              90755      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              53594      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      979734194                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.560137                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          6826979                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1410671                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           189773557                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           74134290                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1065                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      1061821332                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    12363745                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               94873396                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            357828512                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3969528                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               426738990                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               4350261                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 6451                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            742676523                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             609139621                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          390904148                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                433351021                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               9500900                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               7116242                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             17468874                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                33075631                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               56                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       742676467                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        185671                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              3217                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  7931117                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          3215                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1549552688                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1204742375                       # The number of ROB writes
system.cpu0.timesIdled                       12626090                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1021                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            80.342194                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                2989145                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             3720517                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           389513                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          4961265                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            136912                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         140475                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3563                       # Number of indirect misses.
system.cpu1.branchPred.lookups                5583778                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         8795                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        509196                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           288917                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   4420183                       # Number of branches committed
system.cpu1.commit.bw_lim_events               551427                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1528271                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        2628587                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            19247567                       # Number of instructions committed
system.cpu1.commit.committedOps              19756965                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    115031482                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.171753                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.834768                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    107093808     93.10%     93.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      3886046      3.38%     96.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1249750      1.09%     97.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1253557      1.09%     98.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       359484      0.31%     98.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       107233      0.09%     99.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       486008      0.42%     99.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        44169      0.04%     99.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       551427      0.48%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    115031482                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              227605                       # Number of function calls committed.
system.cpu1.commit.int_insts                 18556358                       # Number of committed integer instructions.
system.cpu1.commit.loads                      5320713                       # Number of loads committed
system.cpu1.commit.membars                    1018449                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1018449      5.15%      5.15% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        11648434     58.96%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        5829909     29.51%     93.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1260035      6.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         19756965                       # Class of committed instruction
system.cpu1.commit.refs                       7089956                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   19247567                       # Number of Instructions Simulated
system.cpu1.committedOps                     19756965                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.023991                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.023991                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            102114919                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               105633                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             2840062                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              23452044                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 3520688                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                  8440719                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                289418                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               249172                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1182076                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    5583778                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  3219361                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    111557369                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                46735                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           22                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      23998522                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                 780028                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.048158                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           3600412                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           3126057                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.206978                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         115547820                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.212112                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.645430                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               100589392     87.05%     87.05% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 8922101      7.72%     94.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 3536414      3.06%     97.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1747304      1.51%     99.35% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  561335      0.49%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  121371      0.11%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   69435      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     341      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     127      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           115547820                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         399347                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              311156                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 4806106                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.186392                       # Inst execution rate
system.cpu1.iew.exec_refs                     7760129                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1851048                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               87102120                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              5968351                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            510043                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           291051                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1922285                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           22380966                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              5909081                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           266669                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             21611640                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                445024                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               849868                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                289418                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              1908428                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        20814                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          146193                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         4709                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          543                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1386                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       647638                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       153042                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           543                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        94405                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        216751                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 12617735                       # num instructions consuming a value
system.cpu1.iew.wb_count                     21341908                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.845088                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 10663095                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.184066                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      21350679                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                26939093                       # number of integer regfile reads
system.cpu1.int_regfile_writes               14312862                       # number of integer regfile writes
system.cpu1.ipc                              0.166003                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.166003                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1018666      4.66%      4.66% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             13018151     59.50%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   84      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             6485143     29.64%     93.80% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1356207      6.20%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              21878309                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     618777                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.028283                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 138779     22.43%     22.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     22.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     22.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     22.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     22.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     22.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     22.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     22.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     22.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     22.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     22.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     22.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     22.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     22.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     22.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     22.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     22.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     22.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     22.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     22.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     22.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     22.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     22.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     22.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     22.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     22.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     22.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     22.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     22.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     22.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     22.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     22.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     22.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     22.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     22.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     22.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     22.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     22.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     22.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     22.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     22.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     22.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     22.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                421860     68.18%     90.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                58135      9.40%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              21478405                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         159960359                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     21341896                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         25005277                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  20852318                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 21878309                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1528648                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        2624000                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            37171                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           377                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1150744                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    115547820                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.189344                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.650701                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          102363191     88.59%     88.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            8407932      7.28%     95.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2686837      2.33%     98.19% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             967446      0.84%     99.03% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             746019      0.65%     99.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             144732      0.13%     99.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             161808      0.14%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              43059      0.04%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              26796      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      115547820                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.188692                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          3284540                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          331358                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             5968351                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1922285                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    217                       # number of misc regfile reads
system.cpu1.numCycles                       115947167                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   958230683                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               92529378                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             13168028                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3358243                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 4096185                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                558890                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 3538                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             28905176                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              23082543                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           15437263                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                  8791179                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               5784273                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                289418                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              9819538                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 2269235                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        28905164                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         22122                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               790                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  6702703                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           787                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   136864567                       # The number of ROB reads
system.cpu1.rob.rob_writes                   45288787                       # The number of ROB writes
system.cpu1.timesIdled                           8056                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            71.345215                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                2518551                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             3530091                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           432030                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          4887968                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             98981                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         143464                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           44483                       # Number of indirect misses.
system.cpu2.branchPred.lookups                5337360                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2544                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        509176                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           258200                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   3647278                       # Number of branches committed
system.cpu2.commit.bw_lim_events               495338                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        1528182                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        3935461                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            16505828                       # Number of instructions committed
system.cpu2.commit.committedOps              17015184                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    112643749                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.151053                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.787920                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    105827418     93.95%     93.95% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3332563      2.96%     96.91% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1082770      0.96%     97.87% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1100947      0.98%     98.85% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       265059      0.24%     99.08% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        82608      0.07%     99.15% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       421062      0.37%     99.53% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        35984      0.03%     99.56% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       495338      0.44%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    112643749                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              174097                       # Number of function calls committed.
system.cpu2.commit.int_insts                 15893607                       # Number of committed integer instructions.
system.cpu2.commit.loads                      4697282                       # Number of loads committed
system.cpu2.commit.membars                    1018405                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1018405      5.99%      5.99% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         9797061     57.58%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             42      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              84      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5206458     30.60%     94.16% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        993122      5.84%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         17015184                       # Class of committed instruction
system.cpu2.commit.refs                       6199592                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   16505828                       # Number of Instructions Simulated
system.cpu2.committedOps                     17015184                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.875318                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.875318                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            101290851                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               176441                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             2324723                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              22343391                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 2988333                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  7695005                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                258515                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               330540                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1067247                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    5337360                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  2813245                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    109702949                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                22335                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           19                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      24411157                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                 864690                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.047032                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           3164636                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           2617532                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.215109                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         113299951                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.222402                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.694093                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                98529792     86.96%     86.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 8567917      7.56%     94.53% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 3709369      3.27%     97.80% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1547862      1.37%     99.17% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  477306      0.42%     99.59% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  147877      0.13%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  319651      0.28%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      48      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     129      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           113299951                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         182865                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              277505                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 4163091                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.165482                       # Inst execution rate
system.cpu2.iew.exec_refs                     6689589                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   1524715                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               88050806                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              5729672                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            631792                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           293749                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1761075                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           20946406                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              5164874                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           169315                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             18779356                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                418983                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               886760                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                258515                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              1902615                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        18491                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           98486                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         3195                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          172                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads          568                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      1032390                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       258765                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           172                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       102654                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        174851                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 11050558                       # num instructions consuming a value
system.cpu2.iew.wb_count                     18586841                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.859790                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  9501155                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.163786                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      18592132                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                23299702                       # number of integer regfile reads
system.cpu2.int_regfile_writes               12496552                       # number of integer regfile writes
system.cpu2.ipc                              0.145448                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.145448                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1018619      5.38%      5.38% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             11202488     59.12%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  45      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   84      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             5706654     30.12%     94.61% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1020769      5.39%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              18948671                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     588791                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.031073                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 131202     22.28%     22.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     22.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     22.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     22.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     22.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     22.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     22.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     22.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     22.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     22.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     22.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     22.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     22.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     22.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     22.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     22.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     22.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     22.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     22.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     22.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     22.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     22.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     22.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     22.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     22.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     22.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     22.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     22.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     22.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     22.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     22.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     22.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     22.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     22.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     22.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     22.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     22.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     22.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     22.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     22.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     22.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     22.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     22.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                408897     69.45%     91.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                48689      8.27%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              18518828                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         151828398                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     18586829                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         24877732                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  19063461                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 18948671                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            1882945                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        3931221                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            42341                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved        354763                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      2373490                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    113299951                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.167243                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.621048                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          102041597     90.06%     90.06% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            7120647      6.28%     96.35% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2292367      2.02%     98.37% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             771691      0.68%     99.05% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             721830      0.64%     99.69% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             145310      0.13%     99.82% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             150441      0.13%     99.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              36843      0.03%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              19225      0.02%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      113299951                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.166974                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          3762796                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          441965                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             5729672                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1761075                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    214                       # number of misc regfile reads
system.cpu2.numCycles                       113482816                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   960694891                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               92814331                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             11442433                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               2891051                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 3571610                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                579718                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 2522                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             26789928                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              21685287                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           14632963                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  7821897                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               5190795                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                258515                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              8811021                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 3190530                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        26789916                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         22577                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               751                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  6621125                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           750                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   133097964                       # The number of ROB reads
system.cpu2.rob.rob_writes                   42557827                       # The number of ROB writes
system.cpu2.timesIdled                           3603                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            74.257834                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                2250449                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             3030588                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           394597                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          3939900                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            113388                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         202333                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           88945                       # Number of indirect misses.
system.cpu3.branchPred.lookups                4425701                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1288                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        509138                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           230113                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   3470416                       # Number of branches committed
system.cpu3.commit.bw_lim_events               414160                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        1528112                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        2550351                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            15860284                       # Number of instructions committed
system.cpu3.commit.committedOps              16369606                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    106919749                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.153102                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.784035                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    100223122     93.74%     93.74% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3337287      3.12%     96.86% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1110679      1.04%     97.90% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       988578      0.92%     98.82% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       250749      0.23%     99.06% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        78224      0.07%     99.13% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       480819      0.45%     99.58% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        36131      0.03%     99.61% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       414160      0.39%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    106919749                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              151194                       # Number of function calls committed.
system.cpu3.commit.int_insts                 15254611                       # Number of committed integer instructions.
system.cpu3.commit.loads                      4568663                       # Number of loads committed
system.cpu3.commit.membars                    1018360                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1018360      6.22%      6.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         9353431     57.14%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             42      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              84      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5077801     31.02%     94.38% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        919876      5.62%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         16369606                       # Class of committed instruction
system.cpu3.commit.refs                       5997689                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   15860284                       # Number of Instructions Simulated
system.cpu3.committedOps                     16369606                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.779412                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.779412                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             97271980                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               165267                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             2155980                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              19988285                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 2603534                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  6091482                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                230421                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               303696                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1184722                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    4425701                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  2416776                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    104320905                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                21229                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      20515673                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                 789810                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.041160                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           2666318                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           2363837                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.190802                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         107382139                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.195804                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.629496                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                94745318     88.23%     88.23% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 7414087      6.90%     95.14% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 3040177      2.83%     97.97% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1439424      1.34%     99.31% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  544072      0.51%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  157888      0.15%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   40977      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      59      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     137      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           107382139                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         141254                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              247091                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 3822979                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.168920                       # Inst execution rate
system.cpu3.iew.exec_refs                     6483415                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   1442221                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               82130013                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              5032766                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            509955                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           281525                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1459739                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           18916866                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              5041194                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           285381                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             18162829                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                400219                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents               836191                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                230421                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              1835687                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        17502                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           81364                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         2066                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          147                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads          137                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads       464103                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores        30713                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           147                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        45472                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        201619                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 10755056                       # num instructions consuming a value
system.cpu3.iew.wb_count                     17982426                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.857428                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  9221686                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.167242                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      17987796                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                22250348                       # number of integer regfile reads
system.cpu3.int_regfile_writes               12308961                       # number of integer regfile writes
system.cpu3.ipc                              0.147505                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.147505                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1018569      5.52%      5.52% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             10912760     59.15%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  45      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   84      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             5579969     30.25%     94.92% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             936771      5.08%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              18448210                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     590216                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.031993                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 133902     22.69%     22.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     22.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     22.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     22.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     22.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     22.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     22.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     22.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     22.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     22.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     22.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     22.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     22.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     22.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     22.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     22.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     22.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     22.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     22.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     22.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     22.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     22.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     22.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     22.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     22.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     22.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     22.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     22.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     22.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     22.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     22.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     22.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     22.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     22.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     22.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     22.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     22.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     22.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     22.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     22.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     22.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     22.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     22.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                406766     68.92%     91.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                49545      8.39%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              18019842                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         144930792                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     17982414                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         21464223                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  17388462                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 18448210                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            1528404                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        2547259                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            62044                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           292                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined       914064                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    107382139                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.171800                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.631867                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           96420849     89.79%     89.79% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            7003582      6.52%     96.31% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            2155073      2.01%     98.32% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             730339      0.68%     99.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             712865      0.66%     99.67% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             146826      0.14%     99.80% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             153348      0.14%     99.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              36269      0.03%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              22988      0.02%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      107382139                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.171574                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          3108618                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          299422                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             5032766                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1459739                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    209                       # number of misc regfile reads
system.cpu3.numCycles                       107523393                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   966654750                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               87520578                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             11036568                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               3331641                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 3173207                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                654762                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 1169                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             24010894                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              19508576                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           13483281                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  6373291                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               5906941                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                230421                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             10056807                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 2446713                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        24010882                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         27835                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               791                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  7217202                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           789                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   125424337                       # The number of ROB reads
system.cpu3.rob.rob_writes                   38303327                       # The number of ROB writes
system.cpu3.timesIdled                           2124                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2479573                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4916846                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       338113                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        53507                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     36002653                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2728321                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     72156521                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2781828                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 537092281000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             931460                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1616548                       # Transaction distribution
system.membus.trans_dist::CleanEvict           820616                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              874                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            525                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1546741                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1546701                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        931460                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            80                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      7395005                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7395005                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    262061376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               262061376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1319                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2479680                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2479680    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2479680                       # Request fanout histogram
system.membus.respLayer1.occupancy        13284616250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         12094420503                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                259                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          130                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    3691922715.384615                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   22303118709.258228                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          127     97.69%     97.69% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.77%     98.46% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.77%     99.23% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.77%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 219955047500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            130                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    57142328000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 479949953000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 537092281000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      2808415                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2808415                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      2808415                       # number of overall hits
system.cpu2.icache.overall_hits::total        2808415                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         4830                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          4830                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         4830                       # number of overall misses
system.cpu2.icache.overall_misses::total         4830                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    199851000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    199851000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    199851000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    199851000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      2813245                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2813245                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      2813245                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2813245                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.001717                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001717                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.001717                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001717                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 41377.018634                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 41377.018634                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 41377.018634                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 41377.018634                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          114                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          114                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         4293                       # number of writebacks
system.cpu2.icache.writebacks::total             4293                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          505                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          505                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          505                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          505                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         4325                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         4325                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         4325                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         4325                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    176965000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    176965000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    176965000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    176965000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.001537                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001537                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.001537                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001537                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 40916.763006                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 40916.763006                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 40916.763006                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 40916.763006                       # average overall mshr miss latency
system.cpu2.icache.replacements                  4293                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      2808415                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2808415                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         4830                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         4830                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    199851000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    199851000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      2813245                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2813245                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.001717                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001717                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 41377.018634                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 41377.018634                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          505                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          505                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         4325                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         4325                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    176965000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    176965000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.001537                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001537                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 40916.763006                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 40916.763006                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 537092281000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.140502                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2666103                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             4293                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           621.034941                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        401000000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.140502                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.973141                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.973141                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          5630815                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         5630815                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 537092281000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      4596417                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4596417                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      4596417                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4596417                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      1375463                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1375463                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      1375463                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1375463                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 170802744769                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 170802744769                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 170802744769                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 170802744769                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      5971880                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      5971880                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      5971880                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      5971880                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.230323                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.230323                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.230323                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.230323                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 124178.363772                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 124178.363772                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 124178.363772                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 124178.363772                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1437417                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       120938                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            18226                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           1640                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    78.866290                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    73.742683                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       549264                       # number of writebacks
system.cpu2.dcache.writebacks::total           549264                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1032077                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1032077                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1032077                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1032077                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       343386                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       343386                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       343386                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       343386                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  38179966664                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  38179966664                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  38179966664                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  38179966664                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.057500                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.057500                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.057500                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.057500                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 111186.730571                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 111186.730571                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 111186.730571                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 111186.730571                       # average overall mshr miss latency
system.cpu2.dcache.replacements                549264                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4154422                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4154422                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       824711                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       824711                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  82828874500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  82828874500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4979133                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4979133                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.165633                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.165633                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 100433.818028                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 100433.818028                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       656980                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       656980                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       167731                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       167731                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  17078457000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  17078457000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.033687                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.033687                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 101820.516184                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 101820.516184                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       441995                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        441995                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       550752                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       550752                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  87973870269                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  87973870269                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       992747                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       992747                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.554776                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.554776                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 159734.091331                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 159734.091331                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       375097                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       375097                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       175655                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       175655                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  21101509664                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  21101509664                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.176938                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.176938                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 120130.424207                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 120130.424207                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          301                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          301                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          178                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          178                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      4408000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      4408000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          479                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          479                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.371608                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.371608                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 24764.044944                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 24764.044944                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           89                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           89                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           89                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           89                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      3142500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      3142500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.185804                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.185804                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 35308.988764                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 35308.988764                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          204                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          204                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          148                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          148                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       954500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       954500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          352                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          352                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.420455                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.420455                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  6449.324324                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6449.324324                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          146                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          146                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       823500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       823500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.414773                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.414773                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5640.410959                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5640.410959                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       146500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       146500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       131500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       131500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       284547                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         284547                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       224629                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       224629                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  20916585000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  20916585000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       509176                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       509176                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.441162                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.441162                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 93116.138166                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 93116.138166                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       224629                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       224629                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  20691956000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  20691956000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.441162                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.441162                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 92116.138166                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 92116.138166                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 537092281000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           28.187975                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5448534                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           567867                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.594736                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        401011500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    28.187975                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.880874                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.880874                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         13531668                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        13531668                       # Number of data accesses
system.cpu3.numPwrStateTransitions                231                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          116                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    4163123650.862069                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   23580078539.797012                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          113     97.41%     97.41% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.86%     98.28% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.86%     99.14% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.86%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        16000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 219954472500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            116                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    54169937500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 482922343500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 537092281000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      2413657                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         2413657                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      2413657                       # number of overall hits
system.cpu3.icache.overall_hits::total        2413657                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         3119                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          3119                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         3119                       # number of overall misses
system.cpu3.icache.overall_misses::total         3119                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    156501999                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    156501999                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    156501999                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    156501999                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      2416776                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      2416776                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      2416776                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      2416776                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.001291                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001291                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.001291                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001291                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 50176.979481                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 50176.979481                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 50176.979481                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 50176.979481                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           28                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           28                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         2709                       # number of writebacks
system.cpu3.icache.writebacks::total             2709                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          378                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          378                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          378                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          378                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         2741                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2741                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         2741                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2741                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    133285000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    133285000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    133285000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    133285000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.001134                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.001134                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.001134                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001134                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 48626.413718                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 48626.413718                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 48626.413718                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 48626.413718                       # average overall mshr miss latency
system.cpu3.icache.replacements                  2709                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      2413657                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        2413657                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         3119                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         3119                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    156501999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    156501999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      2416776                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      2416776                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.001291                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001291                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 50176.979481                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 50176.979481                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          378                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          378                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         2741                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2741                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    133285000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    133285000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.001134                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.001134                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 48626.413718                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 48626.413718                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 537092281000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.140140                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            2300449                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2709                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           849.187523                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        408314000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.140140                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.973129                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.973129                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          4836293                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         4836293                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 537092281000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4457769                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4457769                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4457769                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4457769                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      1342448                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1342448                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      1342448                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1342448                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 179394815128                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 179394815128                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 179394815128                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 179394815128                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      5800217                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5800217                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      5800217                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5800217                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.231448                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.231448                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.231448                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.231448                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 133632.598900                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 133632.598900                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 133632.598900                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 133632.598900                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1431965                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       142365                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            17333                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           1774                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    82.614954                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    80.250846                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       513159                       # number of writebacks
system.cpu3.dcache.writebacks::total           513159                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1020222                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1020222                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1020222                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1020222                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       322226                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       322226                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       322226                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       322226                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  37006873781                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  37006873781                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  37006873781                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  37006873781                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.055554                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.055554                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.055554                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.055554                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 114847.572142                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 114847.572142                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 114847.572142                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 114847.572142                       # average overall mshr miss latency
system.cpu3.dcache.replacements                513159                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      4059611                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        4059611                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       821123                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       821123                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  84788745500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  84788745500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      4880734                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      4880734                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.168238                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.168238                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 103259.494010                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 103259.494010                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       658780                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       658780                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       162343                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       162343                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  17208679000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  17208679000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.033262                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.033262                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 106001.977295                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 106001.977295                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       398158                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        398158                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       521325                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       521325                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  94606069628                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  94606069628                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       919483                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       919483                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.566976                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.566976                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 181472.343793                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 181472.343793                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       361442                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       361442                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       159883                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       159883                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  19798194781                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  19798194781                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.173884                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.173884                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 123829.267533                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 123829.267533                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          321                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          321                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          183                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          183                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      4014000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      4014000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          504                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          504                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.363095                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.363095                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 21934.426230                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 21934.426230                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data           95                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           95                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           88                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           88                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      2732500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      2732500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.174603                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.174603                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 31051.136364                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 31051.136364                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          213                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          213                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          169                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          169                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data       987000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       987000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          382                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          382                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.442408                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.442408                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  5840.236686                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  5840.236686                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          164                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          164                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       838000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       838000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.429319                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.429319                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  5109.756098                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5109.756098                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       158000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       158000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       143000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       143000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       305582                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         305582                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       203556                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       203556                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  19137397000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  19137397000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       509138                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       509138                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.399805                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.399805                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 94015.391342                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 94015.391342                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       203556                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       203556                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  18933841000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  18933841000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.399805                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.399805                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 93015.391342                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 93015.391342                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 537092281000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           29.087635                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5288982                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           525586                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            10.063019                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        408325500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    29.087635                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.908989                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.908989                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         13146095                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        13146095                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 36                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           18                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    343437861.111111                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   715325372.806809                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           18    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        21500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2639674500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             18                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   530910399500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6181881500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 537092281000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     96419718                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        96419718                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     96419718                       # number of overall hits
system.cpu0.icache.overall_hits::total       96419718                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     16820419                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      16820419                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     16820419                       # number of overall misses
system.cpu0.icache.overall_misses::total     16820419                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 220229720497                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 220229720497                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 220229720497                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 220229720497                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    113240137                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    113240137                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    113240137                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    113240137                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.148538                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.148538                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.148538                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.148538                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13092.998486                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13092.998486                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13092.998486                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13092.998486                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3574                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               60                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    59.566667                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     14823417                       # number of writebacks
system.cpu0.icache.writebacks::total         14823417                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1996968                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1996968                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1996968                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1996968                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     14823451                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     14823451                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     14823451                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     14823451                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 188775599499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 188775599499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 188775599499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 188775599499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.130903                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.130903                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.130903                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.130903                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12734.929235                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12734.929235                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12734.929235                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12734.929235                       # average overall mshr miss latency
system.cpu0.icache.replacements              14823417                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     96419718                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       96419718                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     16820419                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     16820419                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 220229720497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 220229720497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    113240137                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    113240137                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.148538                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.148538                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13092.998486                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13092.998486                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1996968                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1996968                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     14823451                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     14823451                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 188775599499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 188775599499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.130903                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.130903                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12734.929235                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12734.929235                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 537092281000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999885                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          111242970                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         14823417                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.504543                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999885                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999996                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999996                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        241303723                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       241303723                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 537092281000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    219332177                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       219332177                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    219332177                       # number of overall hits
system.cpu0.dcache.overall_hits::total      219332177                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     26416070                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      26416070                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     26416070                       # number of overall misses
system.cpu0.dcache.overall_misses::total     26416070                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 688614218111                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 688614218111                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 688614218111                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 688614218111                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    245748247                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    245748247                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    245748247                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    245748247                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.107492                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.107492                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.107492                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.107492                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 26068.003988                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 26068.003988                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 26068.003988                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 26068.003988                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      7467443                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       207382                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           149400                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2791                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    49.982885                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    74.303834                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     19577568                       # number of writebacks
system.cpu0.dcache.writebacks::total         19577568                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      7008853                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      7008853                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      7008853                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      7008853                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     19407217                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     19407217                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     19407217                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     19407217                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 327608813455                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 327608813455                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 327608813455                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 327608813455                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.078972                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.078972                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.078972                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.078972                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16880.772419                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16880.772419                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 16880.772419                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16880.772419                       # average overall mshr miss latency
system.cpu0.dcache.replacements              19577568                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    155569277                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      155569277                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     20364940                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     20364940                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 433687940500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 433687940500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    175934217                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    175934217                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.115753                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.115753                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 21295.812337                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 21295.812337                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4056048                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4056048                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     16308892                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     16308892                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 239755429000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 239755429000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.092699                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.092699                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14700.902367                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14700.902367                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     63762900                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      63762900                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      6051130                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      6051130                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 254926277611                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 254926277611                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     69814030                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     69814030                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.086675                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.086675                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 42128.706144                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 42128.706144                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2952805                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2952805                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3098325                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3098325                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  87853384455                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  87853384455                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.044380                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.044380                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 28355.122350                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 28355.122350                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1317                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1317                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          806                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          806                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     55231000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     55231000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         2123                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2123                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.379651                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.379651                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 68524.813896                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 68524.813896                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          781                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          781                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           25                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           25                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1156500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1156500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.011776                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.011776                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        46260                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        46260                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1853                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1853                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          181                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          181                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1067500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1067500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2034                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2034                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.088987                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.088987                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5897.790055                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5897.790055                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          181                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          181                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       888500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       888500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.088987                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.088987                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4908.839779                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4908.839779                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        11500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        11500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         9500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         9500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       318063                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         318063                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       191353                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       191353                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  17385751500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  17385751500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       509416                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       509416                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.375632                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.375632                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 90856.958083                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 90856.958083                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       191352                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       191352                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  17194394500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  17194394500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.375630                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.375630                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 89857.406769                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 89857.406769                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 537092281000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.885765                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          239251780                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         19598346                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.207754                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.885765                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.996430                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.996430                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        512122018                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       512122018                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 537092281000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            14786751                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            18578503                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                6534                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               66355                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                2812                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               60188                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1509                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               58039                       # number of demand (read+write) hits
system.l2.demand_hits::total                 33560691                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           14786751                       # number of overall hits
system.l2.overall_hits::.cpu0.data           18578503                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               6534                       # number of overall hits
system.l2.overall_hits::.cpu1.data              66355                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               2812                       # number of overall hits
system.l2.overall_hits::.cpu2.data              60188                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1509                       # number of overall hits
system.l2.overall_hits::.cpu3.data              58039                       # number of overall hits
system.l2.overall_hits::total                33560691                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             36699                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            998802                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3052                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            494395                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              1513                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            489526                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1232                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            455314                       # number of demand (read+write) misses
system.l2.demand_misses::total                2480533                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            36699                       # number of overall misses
system.l2.overall_misses::.cpu0.data           998802                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3052                       # number of overall misses
system.l2.overall_misses::.cpu1.data           494395                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             1513                       # number of overall misses
system.l2.overall_misses::.cpu2.data           489526                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1232                       # number of overall misses
system.l2.overall_misses::.cpu3.data           455314                       # number of overall misses
system.l2.overall_misses::total               2480533                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3069112000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  99835543500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    281137500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  58296510500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    137486000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  56990830500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    111127500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  54187022500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     272908770000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3069112000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  99835543500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    281137500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  58296510500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    137486000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  56990830500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    111127500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  54187022500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    272908770000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        14823450                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        19577305                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            9586                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          560750                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            4325                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          549714                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            2741                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          513353                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             36041224                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       14823450                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       19577305                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           9586                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         560750                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           4325                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         549714                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           2741                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         513353                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            36041224                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002476                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.051018                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.318381                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.881667                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.349827                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.890510                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.449471                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.886941                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.068825                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002476                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.051018                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.318381                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.881667                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.349827                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.890510                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.449471                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.886941                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.068825                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83629.308701                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 99955.289937                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 92115.825688                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 117914.846428                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 90869.795109                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 116420.436300                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 90200.892857                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 119010.227008                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 110020.213398                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83629.308701                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 99955.289937                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 92115.825688                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 117914.846428                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 90869.795109                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 116420.436300                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 90200.892857                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 119010.227008                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 110020.213398                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1616548                       # number of writebacks
system.l2.writebacks::total                   1616548                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             45                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            339                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            345                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            412                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            310                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            366                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            210                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            344                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                2371                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            45                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           339                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           345                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           412                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           310                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           366                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           210                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           344                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               2371                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        36654                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       998463                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2707                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       493983                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1203                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       489160                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         1022                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       454970                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2478162                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        36654                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       998463                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2707                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       493983                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1203                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       489160                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         1022                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       454970                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2478162                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2700389000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  89828182500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    231068500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  53327249500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    102385000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  52072940500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst     86632500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  49614315500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 247963163000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2700389000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  89828182500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    231068500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  53327249500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    102385000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  52072940500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst     86632500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  49614315500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 247963163000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002473                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.051001                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.282391                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.880933                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.278150                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.889845                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.372857                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.886271                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.068759                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002473                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.051001                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.282391                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.880933                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.278150                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.889845                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.372857                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.886271                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.068759                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73672.423201                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 89966.460950                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 85359.623199                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 107953.612776                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 85108.063175                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 106453.799370                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 84767.612524                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 109049.641735                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 100059.303226                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73672.423201                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 89966.460950                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 85359.623199                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 107953.612776                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 85108.063175                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 106453.799370                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 84767.612524                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 109049.641735                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 100059.303226                       # average overall mshr miss latency
system.l2.replacements                        5216545                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4994201                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4994201                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4994201                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4994201                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     30922013                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         30922013                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     30922013                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     30922013                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              22                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              32                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              41                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  102                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            37                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            15                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            22                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 85                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       390000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data        65000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       484500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           44                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           33                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           47                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           63                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              187                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.840909                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.333333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.319149                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.349206                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.454545                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 10540.540541                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  4333.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  1340.909091                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total         5700                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu2.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           37                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           11                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           14                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           22                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            84                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       742500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       224000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       282500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       440500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1689500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.840909                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.333333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.297872                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.349206                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.449198                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20067.567568                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20363.636364                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20178.571429                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20022.727273                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20113.095238                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            18                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            26                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 51                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               36                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           19                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           26                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           30                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             87                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.631579                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.307692                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.133333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.413793                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           36                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       240000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       240000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       159000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data        82500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       721500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.631579                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.307692                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.133333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.413793                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        19875                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data        20625                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20041.666667                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2753414                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            28717                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            28120                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            29734                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2839985                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         520330                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         350360                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         354255                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         321755                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1546700                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  54632331000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  40756830500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  40650084500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  37656006500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  173695252500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3273744                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       379077                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       382375                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       351489                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4386685                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.158940                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.924245                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.926460                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.915406                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.352590                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 104995.543213                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 116328.435038                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 114748.089653                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 117033.166540                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 112300.544708                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       520330                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       350360                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       354255                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       321755                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1546700                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  49429031000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  37253230500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  37107534500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  34438456500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 158228252500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.158940                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.924245                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.926460                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.915406                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.352590                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 94995.543213                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 106328.435038                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 104748.089653                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 107033.166540                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 102300.544708                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      14786751                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          6534                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          2812                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1509                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           14797606                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        36699                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3052                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         1513                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1232                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            42496                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3069112000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    281137500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    137486000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    111127500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3598863000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     14823450                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         9586                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         4325                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         2741                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       14840102                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002476                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.318381                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.349827                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.449471                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002864                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83629.308701                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 92115.825688                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 90869.795109                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 90200.892857                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84687.099962                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           45                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          345                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          310                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          210                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           910                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        36654                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2707                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1203                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         1022                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        41586                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2700389000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    231068500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    102385000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst     86632500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3120475000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002473                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.282391                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.278150                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.372857                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002802                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73672.423201                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 85359.623199                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 85108.063175                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 84767.612524                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75036.670995                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     15825089                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        37638                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        32068                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        28305                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          15923100                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       478472                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       144035                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       135271                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       133559                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          891337                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  45203212500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  17539680000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  16340746000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  16531016000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  95614654500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     16303561                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       181673                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       167339                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       161864                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      16814437                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.029348                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.792826                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.808365                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.825131                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.053010                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 94474.101933                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 121773.735550                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 120800.068012                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 123773.133971                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 107271.048436                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          339                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          412                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          366                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          344                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         1461                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       478133                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       143623                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       134905                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       133215                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       889876                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  40399151500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  16074019000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  14965406000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  15175859000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  86614435500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.029327                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.790558                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.806178                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.823006                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.052923                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 84493.543637                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 111918.139852                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 110932.923168                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 113920.046541                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 97333.151473                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 3                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           70                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            6                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              80                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           73                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            6                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            83                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.958904                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.963855                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           70                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            6                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           80                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1368500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       116500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        38500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        37000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1560500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.958904                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.963855                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data        19550                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19416.666667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        19250                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        18500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19506.250000                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 537092281000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999819                       # Cycle average of tags in use
system.l2.tags.total_refs                    71955084                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5216548                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     13.793621                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.380741                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.686209                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       27.884677                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.016397                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.004313                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.004657                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.974273                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.003279                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.045272                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.459074                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.057597                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.435698                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000256                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.015692                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000073                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.015223                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000051                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.016332                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 580878980                       # Number of tag accesses
system.l2.tags.data_accesses                580878980                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 537092281000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2345792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      63901632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        173248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      31614912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         76992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      31306240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         65408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      29118080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          158602304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2345792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       173248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        76992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        65408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2661440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    103459072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       103459072                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          36653                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         998463                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2707                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         493983                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1203                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         489160                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           1022                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         454970                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2478161                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1616548                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1616548                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4367577                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        118977007                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           322567                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         58863091                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           143350                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         58288382                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           121782                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         54214296                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             295298051                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4367577                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       322567                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       143350                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       121782                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4955275                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      192628112                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            192628112                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      192628112                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4367577                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       118977007                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          322567                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        58863091                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          143350                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        58288382                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          121782                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        54214296                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            487926163                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1576739.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     36653.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    949726.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2707.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    488495.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1203.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    482935.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      1022.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    448870.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002764997250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        97385                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        97385                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5246449                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1485000                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2478161                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1616548                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2478161                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1616548                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  66550                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 39809                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            109508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            107545                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            122723                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            181285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            228335                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            175545                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            164951                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            141950                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            235785                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            171211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           154177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           132329                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           138669                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           119889                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           115673                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           112036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             72456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             68052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             67100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             66683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            111872                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            130347                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            117892                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            102328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            171983                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            135507                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           111174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            95803                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            91536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            82740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            77200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            74040                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.26                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.87                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  99902061000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                12058055000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            145119767250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     41425.45                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60175.45                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         2                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1109488                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  975170                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 46.01                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                61.85                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2478161                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1616548                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  885041                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  638591                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  408030                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  199974                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   63091                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   40629                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   38950                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   40040                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   34342                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   29872                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  15071                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   6717                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   3214                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2936                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   2751                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   2361                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  41061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  70530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  93146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 102413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 105002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 107380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 108860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 109670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 110844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 106309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 103676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 101736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  99580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  98253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 100419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   5073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   5059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   4806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   4128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   4100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   5328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      2                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1903650                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    134.084749                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    94.798342                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   177.024065                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1277355     67.10%     67.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       414616     21.78%     88.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        83592      4.39%     93.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        39144      2.06%     95.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        19937      1.05%     96.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        11784      0.62%     96.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         8197      0.43%     97.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5884      0.31%     97.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        43141      2.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1903650                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        97385                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.762807                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    206.919023                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        97380     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::63488-65535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         97385                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        97385                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.190512                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.178758                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.644620                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            88718     91.10%     91.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              941      0.97%     92.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6096      6.26%     98.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1223      1.26%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              305      0.31%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               84      0.09%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               16      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         97385                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              154343104                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 4259200                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               100909632                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               158602304                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            103459072                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       287.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       187.88                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    295.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    192.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.71                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.25                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.47                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  537092191500                       # Total gap between requests
system.mem_ctrls.avgGap                     131167.37                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2345792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     60782464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       173248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     31263680                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        76992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     30907840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        65408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     28727680                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    100909632                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4367577.198526150547                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 113169498.334309533238                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 322566.542340607615                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 58209140.413991548121                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 143349.667689601396                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 57546609.946531705558                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 121781.679450351294                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 53487419.231780029833                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 187881367.075539886951                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        36653                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       998463                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2707                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       493983                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1203                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       489160                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         1022                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       454970                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1616548                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1183575500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  48692805000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    117017000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  32706651250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     51729000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  31661885000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     43711000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  30662393500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 12895304477000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32291.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     48767.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     43227.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     66210.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     43000.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     64727.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     42770.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     67394.32                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7977062.53                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    52.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           7134595020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3792096825                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          8423550660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4384711260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     42397252560.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     106838369520                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     116274282720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       289244858565                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        538.538476                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 300966325500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  17934540000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 218191415500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6457580220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3432254925                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          8795351880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3845730600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     42397252560.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     195874128540                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      41296801440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       302099100165                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        562.471499                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 105303549750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  17934540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 413854191250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                273                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          137                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    3494345503.649635                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   21731061939.383926                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          134     97.81%     97.81% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.73%     98.54% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.73%     99.27% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.73%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        23000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 219955011500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            137                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    58366947000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 478725334000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 537092281000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3208374                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3208374                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3208374                       # number of overall hits
system.cpu1.icache.overall_hits::total        3208374                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        10987                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         10987                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        10987                       # number of overall misses
system.cpu1.icache.overall_misses::total        10987                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    426930499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    426930499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    426930499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    426930499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3219361                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3219361                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3219361                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3219361                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003413                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003413                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003413                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003413                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 38857.786384                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 38857.786384                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 38857.786384                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 38857.786384                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          270                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    67.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         9554                       # number of writebacks
system.cpu1.icache.writebacks::total             9554                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1401                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1401                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1401                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1401                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         9586                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         9586                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         9586                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         9586                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    370211500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    370211500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    370211500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    370211500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002978                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002978                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002978                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002978                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 38620.018777                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 38620.018777                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 38620.018777                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 38620.018777                       # average overall mshr miss latency
system.cpu1.icache.replacements                  9554                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3208374                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3208374                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        10987                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        10987                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    426930499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    426930499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3219361                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3219361                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003413                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003413                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 38857.786384                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 38857.786384                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1401                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1401                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         9586                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         9586                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    370211500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    370211500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002978                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002978                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 38620.018777                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 38620.018777                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 537092281000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           30.294135                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3052213                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             9554                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           319.469646                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        393447000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    30.294135                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.946692                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.946692                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          6448308                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         6448308                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 537092281000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5426409                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5426409                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5426409                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5426409                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1494375                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1494375                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1494375                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1494375                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 188540823661                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 188540823661                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 188540823661                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 188540823661                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6920784                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6920784                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6920784                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6920784                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.215926                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.215926                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.215926                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.215926                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 126167.008723                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 126167.008723                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 126167.008723                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 126167.008723                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1540161                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       106465                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            20770                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1536                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    74.153154                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    69.313151                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       561124                       # number of writebacks
system.cpu1.dcache.writebacks::total           561124                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1129208                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1129208                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1129208                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1129208                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       365167                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       365167                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       365167                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       365167                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  40627569030                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  40627569030                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  40627569030                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  40627569030                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.052764                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.052764                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.052764                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.052764                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 111257.504183                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 111257.504183                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 111257.504183                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 111257.504183                       # average overall mshr miss latency
system.cpu1.dcache.replacements                561124                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      4762183                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        4762183                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       898963                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       898963                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  90631812500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  90631812500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      5661146                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      5661146                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.158795                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.158795                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 100818.178835                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 100818.178835                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       716872                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       716872                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       182091                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       182091                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  18365905500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  18365905500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032165                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032165                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 100861.138112                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 100861.138112                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       664226                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        664226                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       595412                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       595412                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  97909011161                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  97909011161                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1259638                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1259638                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.472685                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.472685                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 164439.096224                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 164439.096224                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       412336                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       412336                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       183076                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       183076                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  22261663530                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  22261663530                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.145340                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.145340                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 121597.934901                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 121597.934901                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          302                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          302                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          220                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          220                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6006500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6006500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          522                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          522                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.421456                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.421456                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 27302.272727                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 27302.272727                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          104                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          104                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          116                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          116                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3503000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3503000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.222222                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.222222                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 30198.275862                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 30198.275862                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          210                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          210                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          138                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          138                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       886500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       886500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          348                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          348                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.396552                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.396552                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6423.913043                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6423.913043                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          135                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          135                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       769500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       769500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.387931                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.387931                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data         5700                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         5700                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       113000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       113000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        95000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        95000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       292341                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         292341                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       216855                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       216855                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  19883444000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  19883444000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       509196                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       509196                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.425877                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.425877                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 91690.041733                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 91690.041733                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       216854                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       216854                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  19666589000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  19666589000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.425875                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.425875                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 90690.459941                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 90690.459941                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 537092281000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.507652                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6299956                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           581897                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.826583                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        393458500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.507652                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.890864                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.890864                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         15443625                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        15443625                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 537092281000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          31656742                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      6610749                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     31046855                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3599997                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             977                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           576                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1553                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           50                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           50                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4457035                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4457035                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      14840102                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     16816642                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           83                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           83                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     44470316                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     58753768                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        28726                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1704205                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        12943                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1667302                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         8191                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1552650                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             108198101                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1897399424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2505911232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1224960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     71799488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       551552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     70333888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       348800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     65696512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4613265856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         5290429                       # Total snoops (count)
system.tol2bus.snoopTraffic                 108105792                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         41332010                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.081920                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.313120                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               38250608     92.54%     92.54% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2916551      7.06%     99.60% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  52961      0.13%     99.73% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  84127      0.20%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  27763      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           41332010                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        72119334464                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.4                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         852581819                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           6650570                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         789159900                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           4224203                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       29398886082                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       22253312145                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         873677710                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          14567510                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1611619325000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  59092                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740356                       # Number of bytes of host memory used
host_op_rate                                    59151                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 41807.31                       # Real time elapsed on the host
host_tick_rate                               25701893                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2470471976                       # Number of instructions simulated
sim_ops                                    2472928488                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.074527                       # Number of seconds simulated
sim_ticks                                1074527044000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.438257                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               82744280                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            83211716                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          6494370                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         93647546                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            220308                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         239496                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           19188                       # Number of indirect misses.
system.cpu0.branchPred.lookups               99101279                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        12937                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        102873                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          6474290                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  62227486                       # Number of branches committed
system.cpu0.commit.bw_lim_events             16253273                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         319847                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      126887872                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           464732105                       # Number of instructions committed
system.cpu0.commit.committedOps             464834705                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2112415674                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.220049                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.121197                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1996055639     94.49%     94.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     42515141      2.01%     96.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     10108881      0.48%     96.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      4802624      0.23%     97.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      4711594      0.22%     97.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2999451      0.14%     97.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6     20959382      0.99%     98.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     14009689      0.66%     99.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     16253273      0.77%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2112415674                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                 158614587                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls              397468                       # Number of function calls committed.
system.cpu0.commit.int_insts                381412696                       # Number of committed integer instructions.
system.cpu0.commit.loads                    123314272                       # Number of loads committed
system.cpu0.commit.membars                     201530                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       202541      0.04%      0.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       234702710     50.49%     50.54% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          14749      0.00%     50.54% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1994      0.00%     50.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd      58821251     12.65%     63.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           994      0.00%     63.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt      18275749      3.93%     67.12% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult      4174199      0.90%     68.02% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.02% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv       6071089      1.31%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc      6101347      1.31%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       70724437     15.21%     85.86% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        573687      0.12%     85.98% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead     52692708     11.34%     97.32% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     12477250      2.68%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        464834705                       # Class of committed instruction
system.cpu0.commit.refs                     136468082                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  464732105                       # Number of Instructions Simulated
system.cpu0.committedOps                    464834705                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.622378                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.622378                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           1907064448                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                20254                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            72131655                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             642421473                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                52292451                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                129917256                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               6850214                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                32917                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             36153067                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   99101279                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 40197230                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2079660158                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               827848                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          102                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     735582652                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  19                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               13740588                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.046133                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          45746863                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          82964588                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.342423                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2132277436                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.345067                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.941301                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1708635471     80.13%     80.13% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               303692895     14.24%     94.37% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                22650895      1.06%     95.44% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                65702647      3.08%     98.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 3003876      0.14%     98.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  365374      0.02%     98.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                21766026      1.02%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 6443814      0.30%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   16438      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2132277436                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                179479253                       # number of floating regfile reads
system.cpu0.fp_regfile_writes               157721647                       # number of floating regfile writes
system.cpu0.idleCycles                       15890122                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             7506515                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                73424853                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.366516                       # Inst execution rate
system.cpu0.iew.exec_refs                   417069452                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  14198783                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              864803954                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            155532688                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            179524                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          8640675                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            16779261                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          590820822                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            402870669                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          6424310                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            787337516                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               6650526                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            565456285                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               6850214                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            579029281                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     26736467                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          198744                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          363                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation       447409                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           14                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     32218416                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      3625451                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents        447409                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      3487830                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4018685                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                413601506                       # num instructions consuming a value
system.cpu0.iew.wb_count                    516527774                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.840789                       # average fanout of values written-back
system.cpu0.iew.wb_producers                347751758                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.240450                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     518642150                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               813647386                       # number of integer regfile reads
system.cpu0.int_regfile_writes              273601102                       # number of integer regfile writes
system.cpu0.ipc                              0.216339                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.216339                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           208020      0.03%      0.03% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            271047475     34.15%     34.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               15210      0.00%     34.18% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1995      0.00%     34.18% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd           62459320      7.87%     42.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp               1001      0.00%     42.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt           23927997      3.01%     45.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult           4364958      0.55%     45.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              7      0.00%     45.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv            6071089      0.76%     46.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc           6812986      0.86%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           247962343     31.24%     78.47% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             585600      0.07%     78.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead      156750370     19.75%     98.29% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      13553454      1.71%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             793761825                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses              320766533                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads          594976944                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses    171117714                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes         258637683                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   98927520                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.124631                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                3488939      3.53%      3.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     1      0.00%      3.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      3.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                29803      0.03%      3.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      3.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                30453      0.03%      3.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult               28868      0.03%      3.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      3.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv             29219060     29.54%     33.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc              111236      0.11%     33.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     33.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     33.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     33.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     33.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     33.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     33.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     33.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     33.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     33.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     33.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     33.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     33.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     33.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     33.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     33.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     33.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     33.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     33.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     33.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     33.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     33.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     33.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     33.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     33.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     33.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     33.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     33.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     33.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     33.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     33.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     33.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     33.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     33.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              48597431     49.12%     82.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                15798      0.02%     82.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead         17403606     17.59%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite            2325      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             571714792                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3225715606                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    345410060                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        458616256                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 590320164                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                793761825                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             500658                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      125986120                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          1963943                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        180811                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    103542543                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2132277436                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.372260                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.123710                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1832434868     85.94%     85.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          111372527      5.22%     91.16% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           56938300      2.67%     93.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           32823740      1.54%     95.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           53381880      2.50%     97.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           29150411      1.37%     99.24% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            7482017      0.35%     99.59% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            3679743      0.17%     99.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            5013950      0.24%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2132277436                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.369506                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          9257796                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         5568440                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           155532688                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           16779261                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads              182086882                       # number of misc regfile reads
system.cpu0.misc_regfile_writes              93444629                       # number of misc regfile writes
system.cpu0.numCycles                      2148167558                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                      886611                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             1547434304                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            389611749                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              90558481                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                69050361                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             309895648                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              4428087                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            875291446                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             619319489                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          519154151                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                141502860                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1990629                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               6850214                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            366791074                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               129542407                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups        246102858                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       629188588                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        648623                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             18314                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                222930999                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         17996                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2687819588                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1203332101                       # The number of ROB writes
system.cpu0.timesIdled                         163432                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 5472                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.581266                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               82670255                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            83017879                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          6410853                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         93288088                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            184431                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         190776                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            6345                       # Number of indirect misses.
system.cpu1.branchPred.lookups               98611065                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         2774                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        101346                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          6398913                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  62013312                       # Number of branches committed
system.cpu1.commit.bw_lim_events             16137348                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         316574                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      125974660                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           463772124                       # Number of instructions committed
system.cpu1.commit.committedOps             463877186                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   2104356609                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.220437                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.123531                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   1988918268     94.51%     94.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     41843752      1.99%     96.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      9938649      0.47%     96.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4690410      0.22%     97.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      4674722      0.22%     97.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      2972841      0.14%     97.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6     20841304      0.99%     98.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7     14339315      0.68%     99.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     16137348      0.77%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   2104356609                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                 158650637                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              322965                       # Number of function calls committed.
system.cpu1.commit.int_insts                380522516                       # Number of committed integer instructions.
system.cpu1.commit.loads                    123228580                       # Number of loads committed
system.cpu1.commit.membars                     204254                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       204254      0.04%      0.04% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       234300049     50.51%     50.55% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            530      0.00%     50.55% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             672      0.00%     50.55% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd      58903075     12.70%     63.25% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.25% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt      18181818      3.92%     67.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult      4143802      0.89%     68.06% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     68.06% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv       6071040      1.31%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc      6054848      1.31%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       70464272     15.19%     85.87% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        256772      0.06%     85.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead     52865654     11.40%     97.32% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     12430400      2.68%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        463877186                       # Class of committed instruction
system.cpu1.commit.refs                     136017098                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  463772124                       # Number of Instructions Simulated
system.cpu1.committedOps                    463877186                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.585021                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.585021                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           1902461773                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                12033                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            72076918                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             640129019                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                49171930                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                129584321                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               6770764                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                30693                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             36061916                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   98611065                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 39664566                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   2074912140                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               804653                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     732658093                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles               13565408                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.046375                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          42355850                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          82854686                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.344552                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        2124050704                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.345034                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.939845                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              1701420336     80.10%     80.10% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               303196696     14.27%     94.38% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                22416380      1.06%     95.43% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                65810221      3.10%     98.53% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2932619      0.14%     98.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  338850      0.02%     98.68% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                21567874      1.02%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 6364530      0.30%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3198      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          2124050704                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                179363336                       # number of floating regfile reads
system.cpu1.fp_regfile_writes               157752085                       # number of floating regfile writes
system.cpu1.idleCycles                        2354341                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             7419288                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                73123597                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.368932                       # Inst execution rate
system.cpu1.iew.exec_refs                   415044124                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  13829377                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              861365891                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            155213006                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            172714                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          8577840                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            16376992                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          588957043                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            401214747                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          6357454                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            784498925                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               6659304                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            568103109                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               6770764                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            581632360                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     26576302                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          188730                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          168                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation       444211                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     31984426                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      3588474                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents        444211                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      3433248                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       3986040                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                413299690                       # num instructions consuming a value
system.cpu1.iew.wb_count                    515164300                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.841196                       # average fanout of values written-back
system.cpu1.iew.wb_producers                347665948                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.242270                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     517259522                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               810636284                       # number of integer regfile reads
system.cpu1.int_regfile_writes              272808851                       # number of integer regfile writes
system.cpu1.ipc                              0.218101                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.218101                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           208100      0.03%      0.03% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            270343491     34.18%     34.21% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 534      0.00%     34.21% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  672      0.00%     34.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd           62531878      7.91%     42.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     42.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt           23797074      3.01%     45.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult           4333547      0.55%     45.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     45.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv            6071040      0.77%     46.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc           6763915      0.86%     47.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     47.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     47.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     47.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     47.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     47.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     47.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     47.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     47.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     47.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     47.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     47.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     47.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     47.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     47.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     47.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     47.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     47.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     47.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     47.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     47.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     47.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     47.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     47.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     47.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     47.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     47.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     47.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     47.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     47.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     47.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     47.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     47.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     47.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     47.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     47.30% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           246586795     31.18%     78.48% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             262484      0.03%     78.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead      156451601     19.78%     98.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      13505248      1.71%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             790856379                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses              320150549                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads          593872016                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses    171098708                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes         258055503                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                   98555272                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.124618                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                3510713      3.56%      3.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      3.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      3.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                29683      0.03%      3.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      3.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                31652      0.03%      3.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult               29098      0.03%      3.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      3.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv             29168086     29.60%     33.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc              108972      0.11%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead              48348259     49.06%     82.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   54      0.00%     82.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead         17326446     17.58%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite            2309      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             569053002                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        3212399613                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    344065592                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        456425236                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 588464998                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                790856379                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             492045                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      125079857                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          1952895                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        175471                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    102851373                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   2124050704                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.372334                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.124848                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         1825711516     85.95%     85.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          110674192      5.21%     91.16% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           56592593      2.66%     93.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           32639605      1.54%     95.37% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           53218314      2.51%     97.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           28940621      1.36%     99.23% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            7492870      0.35%     99.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            3703339      0.17%     99.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8            5077654      0.24%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     2124050704                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.371922                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          9187689                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         5525175                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           155213006                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           16376992                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads              181987959                       # number of misc regfile reads
system.cpu1.misc_regfile_writes              93354583                       # number of misc regfile writes
system.cpu1.numCycles                      2126405045                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    22514076                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles             1545827834                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            389188956                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              90477241                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                65887134                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             307421860                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              4405651                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            872606836                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             617247330                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          517826164                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                141118947                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1708728                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               6770764                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            363907230                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               128637208                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups        245522476                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       627084360                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        538795                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             14607                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                222122646                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         14560                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  2678043170                       # The number of ROB reads
system.cpu1.rob.rob_writes                 1199422535                       # The number of ROB writes
system.cpu1.timesIdled                          32449                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.610491                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               82698334                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            83021711                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          6425677                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         93399391                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            184868                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         191779                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            6911                       # Number of indirect misses.
system.cpu2.branchPred.lookups               98725646                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2767                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        101385                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          6413811                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  62046705                       # Number of branches committed
system.cpu2.commit.bw_lim_events             16150143                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         316372                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts      126283780                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts           464044015                       # Number of instructions committed
system.cpu2.commit.committedOps             464149055                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples   2102153338                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.220797                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.124191                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0   1986526916     94.50%     94.50% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     41965269      2.00%     96.50% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      9972007      0.47%     96.97% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      4753534      0.23%     97.20% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      4645157      0.22%     97.42% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5      2978852      0.14%     97.56% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6     20827082      0.99%     98.55% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7     14334378      0.68%     99.23% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8     16150143      0.77%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total   2102153338                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                 158810783                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              323406                       # Number of function calls committed.
system.cpu2.commit.int_insts                380682119                       # Number of committed integer instructions.
system.cpu2.commit.loads                    123288826                       # Number of loads committed
system.cpu2.commit.membars                     204538                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       204538      0.04%      0.04% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu       234360656     50.49%     50.54% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            522      0.00%     50.54% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             672      0.00%     50.54% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd      58953934     12.70%     63.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt      18222890      3.93%     67.16% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult      4161134      0.90%     68.06% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     68.06% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv       6071040      1.31%     69.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc      6075408      1.31%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       70514794     15.19%     85.87% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        257090      0.06%     85.93% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead     52875417     11.39%     97.32% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite     12450960      2.68%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total        464149055                       # Class of committed instruction
system.cpu2.commit.refs                     136098261                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                  464044015                       # Number of Instructions Simulated
system.cpu2.committedOps                    464149055                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              4.578105                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        4.578105                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles           1900926717                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                11926                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            72090926                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             640854639                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                49236286                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                128801310                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               6785660                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                29668                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles             36146231                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   98725646                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 39749658                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                   2072644793                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               802881                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                     733618135                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles               13595052                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.046471                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          42453875                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          82883202                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.345323                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples        2121896204                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.345836                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.941334                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0              1698937310     80.07%     80.07% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1               303405456     14.30%     94.37% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                22421585      1.06%     95.42% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                65799523      3.10%     98.52% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 2939493      0.14%     98.66% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  340276      0.02%     98.68% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                21648869      1.02%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                 6400351      0.30%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    3341      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total          2121896204                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                179592889                       # number of floating regfile reads
system.cpu2.fp_regfile_writes               157906643                       # number of floating regfile writes
system.cpu2.idleCycles                        2545953                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             7437140                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                73179965                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.369423                       # Inst execution rate
system.cpu2.iew.exec_refs                   415085742                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                  13853795                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              858428229                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts            155355671                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            173211                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          8575642                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts            16408289                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          589538321                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts            401231947                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          6368878                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts            784817330                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents               6651306                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents            568520586                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               6785660                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles            582068338                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked     26595183                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          189326                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses          123                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation       444429                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads     32066845                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      3598854                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents        444429                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect      3448577                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       3988563                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                413866499                       # num instructions consuming a value
system.cpu2.iew.wb_count                    515546819                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.841036                       # average fanout of values written-back
system.cpu2.iew.wb_producers                348076629                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.242674                       # insts written-back per cycle
system.cpu2.iew.wb_sent                     517644212                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               810877219                       # number of integer regfile reads
system.cpu2.int_regfile_writes              272960601                       # number of integer regfile writes
system.cpu2.ipc                              0.218431                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.218431                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           207977      0.03%      0.03% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu            270487347     34.19%     34.21% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 525      0.00%     34.21% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  672      0.00%     34.21% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd           62582517      7.91%     42.12% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     42.12% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt           23848460      3.01%     45.14% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult           4351531      0.55%     45.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     45.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv            6071040      0.77%     46.46% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc           6786925      0.86%     47.31% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     47.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     47.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     47.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     47.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     47.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     47.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     47.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     47.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     47.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     47.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     47.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     47.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     47.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     47.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     47.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     47.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     47.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     47.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     47.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     47.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     47.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     47.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     47.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     47.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     47.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     47.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     47.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     47.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     47.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     47.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     47.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     47.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     47.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     47.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     47.31% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead           246602668     31.17%     78.48% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             263055      0.03%     78.52% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead      156454524     19.77%     98.29% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite      13528967      1.71%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             791186208                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses              320265053                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads          594158687                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses    171277337                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes         258445107                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                   98479006                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.124470                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                3520468      3.57%      3.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%      3.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      3.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                29489      0.03%      3.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%      3.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                28374      0.03%      3.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult               29743      0.03%      3.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%      3.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv             29110434     29.56%     33.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc              108317      0.11%     33.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     33.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     33.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     33.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     33.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     33.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     33.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     33.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     33.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     33.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     33.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     33.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     33.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     33.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     33.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     33.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     33.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     33.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     33.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     33.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     33.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     33.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     33.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     33.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     33.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     33.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     33.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     33.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     33.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     33.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     33.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     33.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     33.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     33.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead              48317314     49.06%     82.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                  135      0.00%     82.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead         17332308     17.60%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite            2424      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             569192184                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads        3210550980                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses    344269482                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        456926513                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 589043521                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                791186208                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             494800                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined      125389266                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued          1962041                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved        178428                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined    103131578                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples   2121896204                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.372868                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.125576                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0         1823458164     85.94%     85.94% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1          110644116      5.21%     91.15% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           56726732      2.67%     93.82% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3           32602611      1.54%     95.36% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4           53191907      2.51%     97.87% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5           28956087      1.36%     99.23% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            7536393      0.36%     99.59% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7            3727178      0.18%     99.76% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8            5053016      0.24%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total     2121896204                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.372421                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          9219488                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         5545154                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads           155355671                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores           16408289                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads              182198829                       # number of misc regfile reads
system.cpu2.misc_regfile_writes              93484406                       # number of misc regfile writes
system.cpu2.numCycles                      2124442157                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    24477546                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles             1543674432                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps            389406499                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents              90889310                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                65939617                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents             307876143                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents              4402494                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            873517909                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             617879994                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands          518352734                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                140409285                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               1792834                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               6785660                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles            364571886                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps               128946235                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups        245915822                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       627602087                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles        515324                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             13967                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                223049577                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         13921                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                  2676411395                       # The number of ROB reads
system.cpu2.rob.rob_writes                 1200633542                       # The number of ROB writes
system.cpu2.timesIdled                          33068                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.617220                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               82703750                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            83021540                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          6414604                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         93397265                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            185166                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         191798                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            6632                       # Number of indirect misses.
system.cpu3.branchPred.lookups               98692583                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         2779                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        101444                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          6402739                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  62112857                       # Number of branches committed
system.cpu3.commit.bw_lim_events             16136745                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         316813                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts      126026737                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts           464497751                       # Number of instructions committed
system.cpu3.commit.committedOps             464602789                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples   2104771424                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.220738                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.124350                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0   1989193143     94.51%     94.51% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     41863243      1.99%     96.50% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      9957938      0.47%     96.97% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      4699514      0.22%     97.19% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      4687047      0.22%     97.42% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5      2966629      0.14%     97.56% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6     20820320      0.99%     98.55% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7     14446845      0.69%     99.23% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8     16136745      0.77%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total   2104771424                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                 158851089                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              323442                       # Number of function calls committed.
system.cpu3.commit.int_insts                381153194                       # Number of committed integer instructions.
system.cpu3.commit.loads                    123439499                       # Number of loads committed
system.cpu3.commit.membars                     204165                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       204165      0.04%      0.04% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu       234717301     50.52%     50.56% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            586      0.00%     50.56% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             672      0.00%     50.56% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd      59003559     12.70%     63.26% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.26% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt      18177988      3.91%     67.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult      4147105      0.89%     68.07% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     68.07% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv       6071040      1.31%     69.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc      6052944      1.30%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       70570986     15.19%     85.87% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        257990      0.06%     85.92% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead     52969957     11.40%     97.32% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite     12428496      2.68%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total        464602789                       # Class of committed instruction
system.cpu3.commit.refs                     136227429                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                  464497751                       # Number of Instructions Simulated
system.cpu3.committedOps                    464602789                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              4.578696                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        4.578696                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles           1902656030                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                11957                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            72133168                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             640951906                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                49143517                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                129808111                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               6774317                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                30484                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles             36090391                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   98692583                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 39569114                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                   2075393545                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               798780                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                     733456138                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles               13572364                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.046404                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          42292629                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          82888916                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.344865                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples        2124472366                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.345341                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.940167                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0              1701280640     80.08%     80.08% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1               303711454     14.30%     94.38% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                22387233      1.05%     95.43% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                65851127      3.10%     98.53% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 2935850      0.14%     98.67% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  338763      0.02%     98.68% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                21583858      1.02%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                 6380371      0.30%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    3070      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total          2124472366                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                179487568                       # number of floating regfile reads
system.cpu3.fp_regfile_writes               157900904                       # number of floating regfile writes
system.cpu3.idleCycles                        2321512                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             7423934                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                73204968                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.368996                       # Inst execution rate
system.cpu3.iew.exec_refs                   414873060                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                  13823620                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              861236524                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts            155457582                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            173341                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          8563360                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts            16369779                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          589738849                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts            401049440                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          6364583                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts            784778196                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents               6668541                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents            567920477                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               6774317                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles            581463948                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked     26539262                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          188667                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses          112                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation       443428                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads     32018083                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      3581849                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents        443428                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect      3444894                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       3979040                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                413801437                       # num instructions consuming a value
system.cpu3.iew.wb_count                    515809544                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.841301                       # average fanout of values written-back
system.cpu3.iew.wb_producers                348131630                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.242529                       # insts written-back per cycle
system.cpu3.iew.wb_sent                     517908226                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads               811086589                       # number of integer regfile reads
system.cpu3.int_regfile_writes              273234100                       # number of integer regfile writes
system.cpu3.ipc                              0.218403                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.218403                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           208131      0.03%      0.03% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu            270750510     34.22%     34.25% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 588      0.00%     34.25% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  672      0.00%     34.25% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd           62603904      7.91%     42.16% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     42.16% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt           23778312      3.01%     45.17% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult           4337232      0.55%     45.72% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     45.72% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv            6071040      0.77%     46.48% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc           6756579      0.85%     47.34% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     47.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     47.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     47.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     47.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     47.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     47.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     47.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     47.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     47.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     47.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     47.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     47.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     47.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     47.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     47.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     47.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     47.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     47.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     47.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     47.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     47.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     47.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     47.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     47.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     47.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     47.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     47.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     47.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     47.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     47.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     47.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     47.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     47.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     47.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     47.34% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead           246525473     31.16%     78.50% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             263198      0.03%     78.53% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead      156349068     19.76%     98.29% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite      13498072      1.71%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             791142779                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses              320010841                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads          593674711                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses    171240761                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes         258244437                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                   98412779                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.124393                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                3516049      3.57%      3.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%      3.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%      3.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                29095      0.03%      3.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      3.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                30540      0.03%      3.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult               29290      0.03%      3.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%      3.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv             29126156     29.60%     33.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc              107367      0.11%     33.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     33.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     33.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     33.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     33.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     33.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     33.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     33.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     33.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     33.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     33.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     33.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     33.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     33.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     33.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     33.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     33.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     33.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     33.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     33.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     33.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     33.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     33.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     33.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     33.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     33.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     33.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     33.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     33.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     33.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     33.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     33.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     33.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     33.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead              48280055     49.06%     82.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   41      0.00%     82.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead         17291806     17.57%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite            2380      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             569336586                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads        3213452198                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses    344568783                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        457073516                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 589245863                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                791142779                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             492986                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined      125136060                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued          1956206                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved        176173                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined    103040421                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples   2124472366                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.372395                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.125001                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0         1825965452     85.95%     85.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1          110813512      5.22%     91.17% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           56649916      2.67%     93.83% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3           32607863      1.53%     95.37% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4           53180591      2.50%     97.87% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5           28942926      1.36%     99.23% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            7503201      0.35%     99.59% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7            3721594      0.18%     99.76% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8            5087311      0.24%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total     2124472366                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.371988                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          9188375                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         5525003                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads           155457582                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores           16369779                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads              182115183                       # number of misc regfile reads
system.cpu3.misc_regfile_writes              93452636                       # number of misc regfile writes
system.cpu3.numCycles                      2126793878                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    22125074                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles             1545759933                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps            389816163                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents              90300093                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                65891134                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents             307062667                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents              4430972                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            873740277                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             618025251                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands          518525134                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                141335292                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               2325129                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               6774317                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles            364163620                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps               128708971                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups        245706475                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups       628033802                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles        548070                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             14849                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                222157201                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         14814                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                  2679235202                       # The number of ROB reads
system.cpu3.rob.rob_writes                 1200984596                       # The number of ROB writes
system.cpu3.timesIdled                          31725                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    125256626                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     239056190                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests     21918432                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops     11708719                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    136832269                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops    112581359                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    280156886                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops      124290078                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1074527044000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          122941876                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      4455886                       # Transaction distribution
system.membus.trans_dist::CleanEvict        109344715                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           203675                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           9268                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2100769                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2098961                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     122941877                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    364097027                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              364097027                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   8287790272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              8287790272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           196058                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         125255589                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               125255589    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           125255589                       # Request fanout histogram
system.membus.respLayer1.occupancy       644385725750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             60.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        298837076884                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              27.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               3808                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples         1905                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    6460325.721785                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   8085000.750386                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10         1905    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        11500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value     70624000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total           1905                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   1062220123500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  12306920500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1074527044000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     39712402                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        39712402                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     39712402                       # number of overall hits
system.cpu2.icache.overall_hits::total       39712402                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        37256                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         37256                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        37256                       # number of overall misses
system.cpu2.icache.overall_misses::total        37256                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   2191654000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   2191654000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   2191654000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   2191654000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     39749658                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     39749658                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     39749658                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     39749658                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000937                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000937                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000937                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000937                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 58826.873524                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 58826.873524                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 58826.873524                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 58826.873524                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1082                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               29                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    37.310345                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        35657                       # number of writebacks
system.cpu2.icache.writebacks::total            35657                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1599                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1599                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1599                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1599                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        35657                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        35657                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        35657                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        35657                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   2085501500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   2085501500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   2085501500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   2085501500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000897                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000897                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000897                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000897                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 58487.856522                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 58487.856522                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 58487.856522                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 58487.856522                       # average overall mshr miss latency
system.cpu2.icache.replacements                 35657                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     39712402                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       39712402                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        37256                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        37256                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   2191654000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   2191654000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     39749658                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     39749658                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000937                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000937                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 58826.873524                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 58826.873524                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1599                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1599                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        35657                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        35657                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   2085501500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   2085501500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000897                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000897                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 58487.856522                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 58487.856522                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1074527044000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           39894696                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            35689                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1117.842921                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         79534973                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        79534973                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1074527044000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     70424888                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        70424888                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     70424888                       # number of overall hits
system.cpu2.dcache.overall_hits::total       70424888                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data     82087184                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      82087184                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data     82087184                       # number of overall misses
system.cpu2.dcache.overall_misses::total     82087184                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 6999620693627                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 6999620693627                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 6999620693627                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 6999620693627                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data    152512072                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    152512072                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data    152512072                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    152512072                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.538234                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.538234                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.538234                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.538234                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 85270.566641                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 85270.566641                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 85270.566641                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 85270.566641                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs   1449337926                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       393351                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs         26987491                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           6048                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    53.704063                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    65.038194                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks     34832594                       # number of writebacks
system.cpu2.dcache.writebacks::total         34832594                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data     47177780                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total     47177780                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data     47177780                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total     47177780                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data     34909404                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total     34909404                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data     34909404                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total     34909404                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 3598757262059                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 3598757262059                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 3598757262059                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 3598757262059                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.228896                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.228896                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.228896                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.228896                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 103088.476161                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 103088.476161                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 103088.476161                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 103088.476161                       # average overall mshr miss latency
system.cpu2.dcache.replacements              34832583                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     62610696                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       62610696                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data     77200336                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     77200336                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 6548818652000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 6548818652000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data    139811032                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    139811032                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.552176                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.552176                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 84828.887947                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 84828.887947                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data     42924195                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total     42924195                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data     34276141                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total     34276141                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 3540800945500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 3540800945500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.245160                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.245160                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 103302.205038                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 103302.205038                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      7814192                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7814192                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      4886848                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      4886848                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 450802041627                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 450802041627                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data     12701040                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     12701040                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.384760                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.384760                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 92248.017869                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 92248.017869                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      4253585                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      4253585                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       633263                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       633263                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  57956316559                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  57956316559                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.049859                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.049859                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 91520.137066                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 91520.137066                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data         6701                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         6701                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         2343                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         2343                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     90176500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     90176500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data         9044                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         9044                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.259067                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.259067                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 38487.622706                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 38487.622706                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          582                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          582                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data         1761                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         1761                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     54447500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     54447500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.194715                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.194715                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 30918.512209                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 30918.512209                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data         3322                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         3322                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         3080                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         3080                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     25858000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     25858000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data         6402                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         6402                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.481100                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.481100                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  8395.454545                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8395.454545                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         2931                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         2931                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     23426000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     23426000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.457826                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.457826                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7992.494029                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7992.494029                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      5998000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      5998000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      5499000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      5499000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         2440                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           2440                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data        98945                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total        98945                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data   2195025500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total   2195025500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       101385                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       101385                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.975933                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.975933                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 22184.299358                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 22184.299358                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            3                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            3                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data        98942                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total        98942                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data   2096080500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total   2096080500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.975904                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.975904                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 21184.941683                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 21184.941683                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1074527044000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.886571                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          105498853                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         34957197                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             3.017944                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.886571                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.996455                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.996455                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        340214976                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       340214976                       # Number of data accesses
system.cpu3.numPwrStateTransitions               4168                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples         2085                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    5338680.095923                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   7754508.621363                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10         2085    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         9000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value     70779500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total           2085                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   1063395896000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  11131148000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1074527044000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     39530603                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        39530603                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     39530603                       # number of overall hits
system.cpu3.icache.overall_hits::total       39530603                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        38511                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         38511                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        38511                       # number of overall misses
system.cpu3.icache.overall_misses::total        38511                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   2090245499                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   2090245499                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   2090245499                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   2090245499                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     39569114                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     39569114                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     39569114                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     39569114                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000973                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000973                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000973                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000973                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 54276.583288                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 54276.583288                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 54276.583288                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 54276.583288                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          707                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               19                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    37.210526                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        36569                       # number of writebacks
system.cpu3.icache.writebacks::total            36569                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1942                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1942                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1942                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1942                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        36569                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        36569                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        36569                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        36569                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1960644500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1960644500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1960644500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1960644500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000924                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000924                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000924                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000924                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 53614.933414                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 53614.933414                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 53614.933414                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 53614.933414                       # average overall mshr miss latency
system.cpu3.icache.replacements                 36569                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     39530603                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       39530603                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        38511                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        38511                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   2090245499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   2090245499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     39569114                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     39569114                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000973                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000973                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 54276.583288                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 54276.583288                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1942                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1942                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        36569                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        36569                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1960644500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1960644500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000924                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000924                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 53614.933414                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 53614.933414                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1074527044000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           39683121                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            36601                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1084.208656                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         79174797                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        79174797                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1074527044000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     70605622                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        70605622                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     70605622                       # number of overall hits
system.cpu3.dcache.overall_hits::total       70605622                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data     82001152                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      82001152                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data     82001152                       # number of overall misses
system.cpu3.dcache.overall_misses::total     82001152                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 7052802733245                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 7052802733245                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 7052802733245                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 7052802733245                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data    152606774                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    152606774                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data    152606774                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    152606774                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.537336                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.537336                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.537336                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.537336                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 86008.581114                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 86008.581114                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 86008.581114                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 86008.581114                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs   1446583056                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       377004                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs         26929935                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           5869                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    53.716545                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    64.236497                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks     34807543                       # number of writebacks
system.cpu3.dcache.writebacks::total         34807543                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data     47115928                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total     47115928                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data     47115928                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total     47115928                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data     34885224                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total     34885224                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data     34885224                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total     34885224                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 3599754883524                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 3599754883524                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 3599754883524                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 3599754883524                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.228596                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.228596                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.228596                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.228596                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 103188.527140                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 103188.527140                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 103188.527140                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 103188.527140                       # average overall mshr miss latency
system.cpu3.dcache.replacements              34807538                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     62887273                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       62887273                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data     77040253                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     77040253                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 6582287839500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 6582287839500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data    139927526                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    139927526                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.550573                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.550573                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 85439.592722                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 85439.592722                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data     42787461                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total     42787461                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data     34252792                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total     34252792                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 3539665714000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 3539665714000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.244790                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.244790                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 103339.480005                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 103339.480005                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      7718349                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7718349                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      4960899                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      4960899                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 470514893745                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 470514893745                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data     12679248                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     12679248                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.391261                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.391261                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 94844.683140                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 94844.683140                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      4328467                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      4328467                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       632432                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       632432                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  60089169524                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  60089169524                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.049879                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.049879                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 95012.854384                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 95012.854384                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data         7350                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         7350                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         2293                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         2293                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     58010500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     58010500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data         9643                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         9643                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.237789                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.237789                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 25298.953336                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 25298.953336                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          391                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          391                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         1902                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         1902                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     44540000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     44540000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.197242                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.197242                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 23417.455310                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23417.455310                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data         3143                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         3143                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         3351                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         3351                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     26092000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     26092000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data         6494                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         6494                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.516015                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.516015                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7786.332438                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7786.332438                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         3190                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         3190                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     23474000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     23474000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.491223                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.491223                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7358.620690                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7358.620690                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      6411500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      6411500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      5839500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      5839500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         2406                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           2406                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data        99038                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total        99038                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data   2189445500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total   2189445500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       101444                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       101444                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.976282                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.976282                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 22107.125548                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 22107.125548                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data           19                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total           19                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data        99019                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total        99019                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data   2090400000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total   2090400000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.976095                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.976095                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 21111.099890                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 21111.099890                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1074527044000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.893235                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          105655501                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs         34932543                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             3.024558                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.893235                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.996664                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.996664                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        340381226                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       340381226                       # Number of data accesses
system.cpu0.numPwrStateTransitions               1610                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          805                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    551190.062112                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   475077.189225                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          805    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value         9000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value      1704000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            805                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1074083336000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    443708000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1074527044000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     40030345                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        40030345                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     40030345                       # number of overall hits
system.cpu0.icache.overall_hits::total       40030345                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       166884                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        166884                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       166884                       # number of overall misses
system.cpu0.icache.overall_misses::total       166884                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  12020142000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  12020142000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  12020142000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  12020142000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     40197229                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     40197229                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     40197229                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     40197229                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.004152                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004152                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.004152                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004152                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 72026.928885                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 72026.928885                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 72026.928885                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 72026.928885                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         9065                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              120                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    75.541667                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       153735                       # number of writebacks
system.cpu0.icache.writebacks::total           153735                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        13142                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        13142                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        13142                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        13142                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       153742                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       153742                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       153742                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       153742                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  11096367500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  11096367500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  11096367500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  11096367500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.003825                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.003825                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.003825                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.003825                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 72175.251395                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 72175.251395                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 72175.251395                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 72175.251395                       # average overall mshr miss latency
system.cpu0.icache.replacements                153735                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     40030345                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       40030345                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       166884                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       166884                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  12020142000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  12020142000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     40197229                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     40197229                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.004152                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004152                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 72026.928885                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 72026.928885                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        13142                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        13142                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       153742                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       153742                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  11096367500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  11096367500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.003825                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.003825                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 72175.251395                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 72175.251395                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1074527044000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999998                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           40184284                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           153774                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           261.320405                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999998                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         80548200                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        80548200                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1074527044000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     71377042                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        71377042                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     71377042                       # number of overall hits
system.cpu0.dcache.overall_hits::total       71377042                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     81615558                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      81615558                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     81615558                       # number of overall misses
system.cpu0.dcache.overall_misses::total     81615558                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 7051564902364                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 7051564902364                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 7051564902364                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 7051564902364                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    152992600                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    152992600                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    152992600                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    152992600                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.533461                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.533461                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.533461                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.533461                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 86399.763417                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 86399.763417                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 86399.763417                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 86399.763417                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   1452333800                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       381471                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         27123224                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           5887                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    53.545766                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    64.798879                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     34964741                       # number of writebacks
system.cpu0.dcache.writebacks::total         34964741                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     46563214                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     46563214                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     46563214                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     46563214                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     35052344                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     35052344                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     35052344                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     35052344                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 3616251074480                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 3616251074480                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 3616251074480                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 3616251074480                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.229111                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.229111                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.229111                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.229111                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 103167.168349                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 103167.168349                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 103167.168349                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 103167.168349                       # average overall mshr miss latency
system.cpu0.dcache.replacements              34964733                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     63209666                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       63209666                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     76740958                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     76740958                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 6607834008500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 6607834008500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    139950624                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    139950624                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.548343                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.548343                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 86105.701319                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 86105.701319                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     42350393                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     42350393                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     34390565                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     34390565                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 3555815056500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 3555815056500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.245734                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.245734                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 103395.075263                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 103395.075263                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      8167376                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       8167376                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      4874600                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      4874600                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 443730893864                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 443730893864                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     13041976                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     13041976                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.373762                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.373762                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 91029.190880                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 91029.190880                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      4212821                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      4212821                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       661779                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       661779                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  60436017980                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  60436017980                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.050742                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.050742                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 91323.565692                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 91323.565692                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         9220                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9220                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1470                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1470                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     60304000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     60304000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        10690                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        10690                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.137512                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.137512                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 41023.129252                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 41023.129252                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1079                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1079                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          391                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          391                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      2072500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      2072500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.036576                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.036576                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  5300.511509                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5300.511509                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         6089                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         6089                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         2794                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2794                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     18539000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     18539000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         8883                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         8883                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.314533                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.314533                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6635.289907                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6635.289907                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         2653                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2653                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     15944000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     15944000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.298660                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.298660                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  6009.800226                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6009.800226                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       980500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       980500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       922500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       922500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         4814                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           4814                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        98059                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        98059                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   2343492999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   2343492999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       102873                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       102873                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.953204                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.953204                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 23898.805811                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 23898.805811                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data           14                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total           14                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        98045                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        98045                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   2245426999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   2245426999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.953068                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.953068                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 22902.004172                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 22902.004172                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1074527044000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.929547                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          106598406                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         35097147                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             3.037238                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.929547                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.997798                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.997798                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        341327207                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       341327207                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1074527044000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               23834                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             3139315                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               16475                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             3139445                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               15161                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data             3140914                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               17362                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data             3129421                       # number of demand (read+write) hits
system.l2.demand_hits::total                 12621927                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              23834                       # number of overall hits
system.l2.overall_hits::.cpu0.data            3139315                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              16475                       # number of overall hits
system.l2.overall_hits::.cpu1.data            3139445                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              15161                       # number of overall hits
system.l2.overall_hits::.cpu2.data            3140914                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              17362                       # number of overall hits
system.l2.overall_hits::.cpu3.data            3129421                       # number of overall hits
system.l2.overall_hits::total                12621927                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            129895                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          31835877                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             19350                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          31697532                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             20496                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data          31692250                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             19207                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data          31677218                       # number of demand (read+write) misses
system.l2.demand_misses::total              127091825                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           129895                       # number of overall misses
system.l2.overall_misses::.cpu0.data         31835877                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            19350                       # number of overall misses
system.l2.overall_misses::.cpu1.data         31697532                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            20496                       # number of overall misses
system.l2.overall_misses::.cpu2.data         31692250                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            19207                       # number of overall misses
system.l2.overall_misses::.cpu3.data         31677218                       # number of overall misses
system.l2.overall_misses::total             127091825                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  10578646500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 3511384795000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1712889000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 3494571084000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1847738000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 3493908412000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1695979500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 3495079542000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     14010779086000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  10578646500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 3511384795000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1712889000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 3494571084000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1847738000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 3493908412000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1695979500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 3495079542000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    14010779086000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          153729                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        34975192                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           35825                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        34836977                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           35657                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data        34833164                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           36569                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data        34806639                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            139713752                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         153729                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       34975192                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          35825                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       34836977                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          35657                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data       34833164                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          36569                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data       34806639                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           139713752                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.844961                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.910242                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.540126                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.909882                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.574810                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.909830                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.525226                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.910091                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.909659                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.844961                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.910242                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.540126                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.909882                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.574810                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.909830                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.525226                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.910091                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.909659                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81439.982293                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 110296.468195                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 88521.395349                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 110247.418758                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 90151.151444                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 110244.883591                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 88300.072890                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 110334.169560                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 110241.387170                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81439.982293                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 110296.468195                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 88521.395349                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 110247.418758                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 90151.151444                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 110244.883591                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 88300.072890                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 110334.169560                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 110241.387170                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             4455886                       # number of writebacks
system.l2.writebacks::total                   4455886                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            749                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         505301                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           5602                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         511636                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           4892                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data         507906                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           5220                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data         509424                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             2050730                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           749                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        505301                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          5602                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        511636                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          4892                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data        507906                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          5220                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data        509424                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            2050730                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       129146                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     31330576                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        13748                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     31185896                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst        15604                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data     31184344                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst        13987                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data     31167794                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         125041095                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       129146                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     31330576                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        13748                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     31185896                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst        15604                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data     31184344                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst        13987                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data     31167794                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        125041095                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   9240774514                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 3166974008206                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1175024004                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 3151175046697                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst   1332600004                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 3150799495723                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst   1174091504                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 3151973885171                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 12633844925823                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   9240774514                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 3166974008206                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1175024004                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 3151175046697                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst   1332600004                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 3150799495723                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst   1174091504                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 3151973885171                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 12633844925823                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.840089                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.895794                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.383754                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.895195                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.437614                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.895249                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.382482                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.895455                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.894981                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.840089                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.895794                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.383754                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.895195                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.437614                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.895249                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.382482                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.895455                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.894981                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71552.928577                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 101082.533823                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 85468.723014                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 101044.877681                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 85401.179441                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 101037.863606                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 83941.624651                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 101129.193974                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 101037.542304                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71552.928577                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 101082.533823                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 85468.723014                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 101044.877681                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 85401.179441                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 101037.863606                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 83941.624651                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 101129.193974                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 101037.542304                       # average overall mshr miss latency
system.l2.replacements                      238079239                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5249972                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5249972                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5249972                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5249972                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    116175635                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        116175635                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    116175635                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    116175635                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data            7255                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            7766                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data            7838                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data            7657                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                30516                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          4324                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          4214                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data          4148                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data          4337                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              17023                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     60260500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     58291000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data     58336500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data     60248500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    237136500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        11579                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        11980                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data        11986                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data        11994                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            47539                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.373435                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.351753                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.346070                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.361597                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.358085                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 13936.285846                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 13832.700522                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data 14063.765670                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data 13891.745446                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 13930.358926                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           86                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data          103                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data          112                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data          105                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             406                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         4238                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         4111                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data         4036                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data         4232                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         16617                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     87464478                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     86138980                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     85266485                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data     88998491                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    347868434                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.366007                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.343155                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.336726                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.352843                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.349545                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20638.149599                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20953.291170                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 21126.482904                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 21029.889178                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20934.490823                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            24                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           325                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           375                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           226                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                950                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          249                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          397                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          410                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          441                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             1497                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      1264000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      1491500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      1402000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data      1342500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      5500000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          273                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          722                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          785                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          667                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           2447                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.912088                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.549861                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.522293                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.661169                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.611770                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  5076.305221                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  3756.926952                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  3419.512195                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  3044.217687                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3674.014696                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            8                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           10                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            5                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            7                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            30                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          241                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          387                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          405                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          434                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         1467                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      5282000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      8224000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      8513999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      9067999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     31087998                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.882784                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.536011                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.515924                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.650675                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.599510                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 21917.012448                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 21250.645995                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 21022.219753                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20894.006912                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 21191.546012                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            97483                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            97336                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            97962                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            96624                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                389405                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         547346                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         517770                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         517214                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         516804                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2099134                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  59440951000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  56576071000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  56752518500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  58900076000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  231669616500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       644829                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       615106                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       615176                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       613428                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2488539                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.848823                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.841757                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.840758                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.842485                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.843521                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 108598.493458                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 109268.731290                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 109727.344001                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 113969.853175                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 110364.377167                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data            3                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data            2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data            2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data            3                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               10                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       547343                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       517768                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       517212                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       516801                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2099124                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  53967456004                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  51398340503                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  51580377003                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  53732005002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 210678178512                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.848819                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.841754                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.840755                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.842480                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.843517                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 98598.969940                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 99269.055838                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 99727.726741                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 103970.396733                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 100364.808612                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         23834                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         16475                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         15161                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         17362                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              72832                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       129895                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        19350                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        20496                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        19207                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           188948                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  10578646500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1712889000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1847738000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1695979500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  15835253000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       153729                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        35825                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        35657                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        36569                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         261780                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.844961                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.540126                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.574810                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.525226                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.721782                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81439.982293                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 88521.395349                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 90151.151444                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 88300.072890                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83807.465546                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          749                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         5602                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         4892                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         5220                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         16463                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       129146                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        13748                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst        15604                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst        13987                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       172485                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   9240774514                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1175024004                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst   1332600004                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst   1174091504                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  12922490026                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.840089                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.383754                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.437614                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.382482                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.658893                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71552.928577                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 85468.723014                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 85401.179441                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 83941.624651                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74919.500397                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      3041832                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      3042109                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data      3042952                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data      3032797                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          12159690                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     31288531                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     31179762                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data     31175036                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data     31160414                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       124803743                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 3451943844000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 3437995013000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 3437155893500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 3436179466000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 13763274216500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     34330363                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     34221871                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data     34217988                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data     34193211                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     136963433                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.911395                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.911106                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.911072                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.911304                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.911219                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 110326.171721                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 110263.670807                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 110253.469908                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 110273.870752                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 110279.338469                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       505298                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       511634                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data       507904                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data       509421                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      2034257                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     30783233                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     30668128                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data     30667132                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data     30650993                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total    122769486                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 3113006552202                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 3099776706194                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 3099219118720                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 3098241880169                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 12410244257285                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.896677                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.896156                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.896228                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.896406                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.896367                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 101126.692970                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 101074.858765                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 101059.959527                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 101081.288954                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 101085.739312                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1074527044000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                   259127379                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 238079303                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.088408                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.166921                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.239680                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.271038                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.014812                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        8.095028                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.015953                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        8.090328                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.015259                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        8.090981                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.486983                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.003745                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.129235                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000231                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.126485                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000249                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.126411                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000238                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.126422                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2327594191                       # Number of tag accesses
system.l2.tags.data_accesses               2327594191                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1074527044000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       8265344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    2005152832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        879872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data    1995893376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        998656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data    1995793344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        895168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data    1994734976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         8002613568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      8265344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       879872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       998656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       895168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      11039040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    285176704                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       285176704                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         129146                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       31330513                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          13748                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       31185834                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst          15604                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data       31184271                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst          13987                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data       31167734                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           125040837                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      4455886                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            4455886                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          7692076                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1866079447                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           818846                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1857462208                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           929391                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data       1857369114                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           833081                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data       1856384153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            7447568316                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      7692076                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       818846                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       929391                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       833081                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         10273394                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      265397419                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            265397419                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      265397419                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         7692076                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1866079447                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          818846                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1857462208                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          929391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data      1857369114                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          833081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data      1856384153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           7712965735                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3410393.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    129147.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  31036156.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     13748.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  30893332.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples     15604.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples  30887574.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples     13987.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples  30879208.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002109858250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       213037                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       213037                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           173755578                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3221929                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   125040838                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4455886                       # Number of write requests accepted
system.mem_ctrls.readBursts                 125040838                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4455886                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1172082                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               1045493                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           4127016                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           4599142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           3855786                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           3814224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           3278872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           2859570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           2678329                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           2598461                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          26299590                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          18357663                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10         15227992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11         11716594                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          7894354                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          6626212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          5451474                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          4483477                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            169866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            170323                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            169608                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            252173                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            206521                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            217602                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            260007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            258366                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            272164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            213579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           233056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           214379                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           254817                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           178376                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           169758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           169796                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       8.14                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.92                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 5111410199750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               619343780000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            7433949374750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     41264.73                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60014.73                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 94763024                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3074556                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.50                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.15                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             125040838                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4455886                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  902567                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2179110                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 4579545                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 8569987                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                13780582                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                20496657                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                19561721                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                15438608                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                13228280                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                10513689                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                7406192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                4504155                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                1635303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 732752                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 257311                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  82254                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  73579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 121955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 158315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 184570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 202120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 212635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 220694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 226844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 231947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 238888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 239286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 233188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 231123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 229481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 227718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 227941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  57867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  31170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  17908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  10963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   7577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     29441571                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    276.679023                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   158.837812                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   319.970821                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     12843070     43.62%     43.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      7115497     24.17%     67.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      2407996      8.18%     75.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      1333887      4.53%     80.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       903466      3.07%     83.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       681503      2.31%     85.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       527558      1.79%     87.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       441291      1.50%     89.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      3187303     10.83%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     29441571                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       213037                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     581.442505                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    154.387263                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1767.905860                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       191504     89.89%     89.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047         8734      4.10%     93.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071         3478      1.63%     95.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095         1853      0.87%     96.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119         1104      0.52%     97.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-6143         1519      0.71%     97.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-7167          934      0.44%     98.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-8191          685      0.32%     98.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-9215          553      0.26%     98.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-10239          386      0.18%     98.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-11263          456      0.21%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-12287          488      0.23%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-13311          440      0.21%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13312-14335          181      0.08%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-15359          136      0.06%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15360-16383          187      0.09%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407          175      0.08%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::17408-18431          103      0.05%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-19455           79      0.04%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::19456-20479           37      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-21503            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        213037                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       213037                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.008445                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.007932                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.134149                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           212090     99.56%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              241      0.11%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              586      0.28%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               95      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               24      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        213037                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             7927600384                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                75013248                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               218265024                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              8002613632                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            285176704                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      7377.76                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       203.13                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   7447.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    265.40                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        59.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    57.64                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.59                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1074527110000                       # Total gap between requests
system.mem_ctrls.avgGap                       8297.72                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      8265408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   1986313984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       879872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data   1977173248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       998656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data   1976804736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       895168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data   1976269312                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    218265024                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 7692135.852841316722                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1848547223.721620798111                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 818845.840049419901                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1840040470.865989446640                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 929391.219677854795                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 1839697518.120353460312                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 833080.940120107261                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 1839199230.056791305542                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 203126599.017455697060                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       129147                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     31330513                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        13748                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     31185834                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst        15604                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data     31184271                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst        13987                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data     31167734                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4455886                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3897758750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 1864153324750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    598493750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 1854265836750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    679039500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 1853995579500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    588063000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 1855771278750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 26993296334750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30180.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     59499.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     43533.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     59458.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     43517.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     59452.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     42043.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     59541.42                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6057896.53                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.87                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         147689029320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          78498595890                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        685849521840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         8904928500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     84822163920.000366                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     487956058770                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1708019520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1495428317760.006592                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1391.708404                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    615109750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  35880780000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1038031154250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          62523751920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          33232166055                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        198573388860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         8897312520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     84822163920.000366                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     485972556240                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3378337440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       877399676955.003296                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        816.544992                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4853683250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  35880780000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1033792580750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               4122                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         2062                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5492508.486906                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   7772765.171920                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         2062    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         7500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     70841000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           2062                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   1063201491500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  11325552500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1074527044000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     39626822                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        39626822                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     39626822                       # number of overall hits
system.cpu1.icache.overall_hits::total       39626822                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        37744                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         37744                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        37744                       # number of overall misses
system.cpu1.icache.overall_misses::total        37744                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2090859500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2090859500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2090859500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2090859500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     39664566                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     39664566                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     39664566                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     39664566                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000952                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000952                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000952                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000952                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 55395.811255                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 55395.811255                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 55395.811255                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 55395.811255                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          960                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               23                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    41.739130                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        35825                       # number of writebacks
system.cpu1.icache.writebacks::total            35825                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1919                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1919                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1919                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1919                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        35825                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        35825                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        35825                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        35825                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1966536000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1966536000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1966536000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1966536000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000903                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000903                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000903                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000903                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 54892.840195                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 54892.840195                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 54892.840195                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 54892.840195                       # average overall mshr miss latency
system.cpu1.icache.replacements                 35825                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     39626822                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       39626822                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        37744                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        37744                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2090859500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2090859500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     39664566                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     39664566                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000952                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000952                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 55395.811255                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 55395.811255                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1919                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1919                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        35825                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        35825                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1966536000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1966536000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000903                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000903                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 54892.840195                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 54892.840195                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1074527044000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           39828394                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            35857                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1110.756449                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         79364957                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        79364957                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1074527044000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     70557911                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        70557911                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     70557911                       # number of overall hits
system.cpu1.dcache.overall_hits::total       70557911                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     81835753                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      81835753                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     81835753                       # number of overall misses
system.cpu1.dcache.overall_misses::total     81835753                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 7014828176727                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 7014828176727                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 7014828176727                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 7014828176727                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    152393664                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    152393664                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    152393664                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    152393664                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.537002                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.537002                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.537002                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.537002                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 85718.380043                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 85718.380043                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 85718.380043                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 85718.380043                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs   1445899873                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       365302                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         26968595                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           5827                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    53.614208                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    62.691265                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     34835978                       # number of writebacks
system.cpu1.dcache.writebacks::total         34835978                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     46921777                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     46921777                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     46921777                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     46921777                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     34913976                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     34913976                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     34913976                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     34913976                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 3599437813081                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 3599437813081                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 3599437813081                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 3599437813081                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.229104                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.229104                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.229104                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.229104                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 103094.468905                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 103094.468905                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 103094.468905                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 103094.468905                       # average overall mshr miss latency
system.cpu1.dcache.replacements              34835970                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     62744420                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       62744420                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     76969200                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     76969200                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 6574901465000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 6574901465000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    139713620                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    139713620                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.550907                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.550907                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 85422.499714                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 85422.499714                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     42688440                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     42688440                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     34280760                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     34280760                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 3541685819000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 3541685819000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.245364                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.245364                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 103314.098608                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 103314.098608                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      7813491                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7813491                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      4866553                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      4866553                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 439926711727                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 439926711727                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     12680044                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     12680044                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.383796                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.383796                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 90398.011021                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 90398.011021                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      4233337                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      4233337                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       633216                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       633216                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  57751994081                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  57751994081                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.049938                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.049938                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 91204.255864                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 91204.255864                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         7160                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         7160                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         2225                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         2225                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     63776500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     63776500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         9385                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         9385                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.237080                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.237080                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 28663.595506                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 28663.595506                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          351                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          351                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         1874                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         1874                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     48880000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     48880000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.199680                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.199680                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 26083.244397                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 26083.244397                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         3112                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         3112                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         3287                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         3287                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     25544500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     25544500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         6399                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         6399                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.513674                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.513674                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7771.372072                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7771.372072                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         3131                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         3131                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     22962500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     22962500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.489295                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.489295                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7333.918876                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7333.918876                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      6441000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      6441000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      5892000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      5892000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         2268                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           2268                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        99078                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        99078                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   2204764000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   2204764000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       101346                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       101346                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.977621                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.977621                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 22252.810917                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 22252.810917                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data           24                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total           24                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        99054                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        99054                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   2105671000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   2105671000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.977384                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.977384                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 21257.808872                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 21257.808872                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1074527044000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.895159                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          105637475                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         34961836                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             3.021508                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.895159                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.996724                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.996724                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        339983396                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       339983396                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1074527044000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         137464854                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           46                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9705858                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    134452243                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       233623353                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          234009                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         10227                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         244236                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq         1678                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp         1678                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2743856                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2743856                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        261794                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    137203107                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       461206                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    105109661                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       107475                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    104708444                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       106971                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side    104696284                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       109707                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side    104620875                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             419920623                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     19677632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4476149056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4585600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   4459061568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      4564096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side   4458601920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      4680832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side   4455301120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            17882621824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       238770172                       # Total snoops (count)
system.tol2bus.snoopTraffic                 316964416                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        378533910                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.426421                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.598633                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              235205679     62.14%     62.14% # Request fanout histogram
system.tol2bus.snoop_fanout::1              128264783     33.88%     96.02% # Request fanout histogram
system.tol2bus.snoop_fanout::2               12464809      3.29%     99.31% # Request fanout histogram
system.tol2bus.snoop_fanout::3                2174239      0.57%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 424400      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          378533910                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       279784773752                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             26.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       52772269815                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             4.9                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          55988554                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy       52736251270                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             4.9                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          57518165                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       52981753400                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         231137685                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       52781194762                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             4.9                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          56604093                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
