# Uart-protocol
Designed and developed in Verilog using FSM of idle, start, data, stop and clear bits.                        Technologies: EDA playground &amp; Aldec Riviera Pro for design module and test bench, debugging and simulation.
Technologies: EDA playground & Aldec Riviera Pro for design module and testbench, debugging and simulation.
