ARM GAS  /tmp/ccPQH6kM.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m7
   3              		.eabi_attribute 27, 1
   4              		.eabi_attribute 28, 1
   5              		.fpu fpv5-sp-d16
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 6
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.thumb
  16              		.file	"stm32f7xx_hal_sdram.c"
  17              		.text
  18              	.Ltext0:
  19              		.cfi_sections	.debug_frame
  20              		.section	.text.HAL_SDRAM_Init,"ax",%progbits
  21              		.align	2
  22              		.global	HAL_SDRAM_Init
  23              		.thumb
  24              		.thumb_func
  26              	HAL_SDRAM_Init:
  27              	.LFB135:
  28              		.file 1 "../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c"
   1:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** /**
   2:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   ******************************************************************************
   3:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @file    stm32f7xx_hal_sdram.c
   4:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @author  MCD Application Team
   5:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @version V1.1.2
   6:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @date    23-September-2016 
   7:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @brief   SDRAM HAL module driver.
   8:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   *          This file provides a generic firmware to drive SDRAM memories mounted 
   9:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   *          as external device.
  10:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   *         
  11:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   @verbatim
  12:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   ==============================================================================
  13:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****                        ##### How to use this driver #####
  14:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   ============================================================================== 
  15:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   [..]
  16:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****     This driver is a generic layered driver which contains a set of APIs used to 
  17:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****     control SDRAM memories. It uses the FMC layer functions to interface 
  18:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****     with SDRAM devices.  
  19:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****     The following sequence should be followed to configure the FMC to interface
  20:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****     with SDRAM memories: 
  21:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****       
  22:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****    (#) Declare a SDRAM_HandleTypeDef handle structure, for example:
  23:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****           SDRAM_HandleTypeDef  hdsram 
  24:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****           
  25:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****        (++) Fill the SDRAM_HandleTypeDef handle "Init" field with the allowed 
  26:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****             values of the structure member.
  27:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****             
  28:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****        (++) Fill the SDRAM_HandleTypeDef handle "Instance" field with a predefined 
  29:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****             base register instance for NOR or SDRAM device 
  30:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****              
ARM GAS  /tmp/ccPQH6kM.s 			page 2


  31:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****    (#) Declare a FMC_SDRAM_TimingTypeDef structure; for example:
  32:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****           FMC_SDRAM_TimingTypeDef  Timing;
  33:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****       and fill its fields with the allowed values of the structure member.
  34:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****       
  35:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****    (#) Initialize the SDRAM Controller by calling the function HAL_SDRAM_Init(). This function
  36:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****        performs the following sequence:
  37:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****           
  38:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****        (##) MSP hardware layer configuration using the function HAL_SDRAM_MspInit()
  39:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****        (##) Control register configuration using the FMC SDRAM interface function 
  40:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****             FMC_SDRAM_Init()
  41:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****        (##) Timing register configuration using the FMC SDRAM interface function 
  42:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****             FMC_SDRAM_Timing_Init()
  43:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****        (##) Program the SDRAM external device by applying its initialization sequence
  44:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****             according to the device plugged in your hardware. This step is mandatory
  45:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****             for accessing the SDRAM device.   
  46:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** 
  47:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****    (#) At this stage you can perform read/write accesses from/to the memory connected 
  48:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****        to the SDRAM Bank. You can perform either polling or DMA transfer using the
  49:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****        following APIs:
  50:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****        (++) HAL_SDRAM_Read()/HAL_SDRAM_Write() for polling read/write access
  51:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****        (++) HAL_SDRAM_Read_DMA()/HAL_SDRAM_Write_DMA() for DMA read/write transfer
  52:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****        
  53:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****    (#) You can also control the SDRAM device by calling the control APIs HAL_SDRAM_WriteOperation_E
  54:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****        HAL_SDRAM_WriteOperation_Disable() to respectively enable/disable the SDRAM write operation 
  55:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****        the function HAL_SDRAM_SendCommand() to send a specified command to the SDRAM
  56:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****        device. The command to be sent must be configured with the FMC_SDRAM_CommandTypeDef 
  57:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****        structure.   
  58:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****        
  59:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****    (#) You can continuously monitor the SDRAM device HAL state by calling the function
  60:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****        HAL_SDRAM_GetState()         
  61:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****       
  62:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   @endverbatim
  63:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   ******************************************************************************
  64:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @attention
  65:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   *
  66:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
  67:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   *
  68:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * Redistribution and use in source and binary forms, with or without modification,
  69:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * are permitted provided that the following conditions are met:
  70:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  71:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   *      this list of conditions and the following disclaimer.
  72:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  73:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   *      this list of conditions and the following disclaimer in the documentation
  74:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   *      and/or other materials provided with the distribution.
  75:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  76:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   *      may be used to endorse or promote products derived from this software
  77:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   *      without specific prior written permission.
  78:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   *
  79:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  80:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  81:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  82:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  83:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  84:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  85:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  86:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  87:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
ARM GAS  /tmp/ccPQH6kM.s 			page 3


  88:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  89:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   *
  90:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   ******************************************************************************
  91:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   */ 
  92:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** 
  93:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** /* Includes ------------------------------------------------------------------*/
  94:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** #include "stm32f7xx_hal.h"
  95:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** 
  96:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** /** @addtogroup STM32F7xx_HAL_Driver
  97:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @{
  98:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   */
  99:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** 
 100:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** /** @defgroup SDRAM SDRAM
 101:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @brief SDRAM driver modules
 102:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @{
 103:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   */
 104:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** #ifdef HAL_SDRAM_MODULE_ENABLED
 105:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** 
 106:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** /* Private typedef -----------------------------------------------------------*/
 107:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** /* Private define ------------------------------------------------------------*/
 108:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** /* Private macro -------------------------------------------------------------*/    
 109:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** /* Private variables ---------------------------------------------------------*/
 110:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** /* Private functions ---------------------------------------------------------*/
 111:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** /* Exported functions --------------------------------------------------------*/
 112:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** /** @defgroup SDRAM_Exported_Functions SDRAM Exported Functions
 113:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @{
 114:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   */
 115:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** 
 116:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** /** @defgroup SDRAM_Exported_Functions_Group1 Initialization and de-initialization functions 
 117:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @brief    Initialization and Configuration functions 
 118:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   *
 119:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   @verbatim    
 120:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   ==============================================================================
 121:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****            ##### SDRAM Initialization and de_initialization functions #####
 122:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   ==============================================================================
 123:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   [..]  
 124:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****     This section provides functions allowing to initialize/de-initialize
 125:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****     the SDRAM memory
 126:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   
 127:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** @endverbatim
 128:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @{
 129:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   */
 130:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****     
 131:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** /**
 132:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @brief  Performs the SDRAM device initialization sequence.
 133:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @param  hsdram: pointer to a SDRAM_HandleTypeDef structure that contains
 134:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   *                the configuration information for SDRAM module.
 135:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @param  Timing: Pointer to SDRAM control timing structure 
 136:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @retval HAL status
 137:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   */
 138:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
 139:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** {   
  29              		.loc 1 139 0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 1, uses_anonymous_args = 0
  33 0000 80B5     		push	{r7, lr}
ARM GAS  /tmp/ccPQH6kM.s 			page 4


  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 7, -8
  37              		.cfi_offset 14, -4
  38 0002 82B0     		sub	sp, sp, #8
  39              	.LCFI1:
  40              		.cfi_def_cfa_offset 16
  41 0004 00AF     		add	r7, sp, #0
  42              	.LCFI2:
  43              		.cfi_def_cfa_register 7
  44 0006 7860     		str	r0, [r7, #4]
  45 0008 3960     		str	r1, [r7]
 140:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   /* Check the SDRAM handle parameter */
 141:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   if(hsdram == NULL)
  46              		.loc 1 141 0
  47 000a 7B68     		ldr	r3, [r7, #4]
  48 000c 002B     		cmp	r3, #0
  49 000e 01D1     		bne	.L2
 142:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   {
 143:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****     return HAL_ERROR;
  50              		.loc 1 143 0
  51 0010 0123     		movs	r3, #1
  52 0012 26E0     		b	.L3
  53              	.L2:
 144:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   }
 145:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   
 146:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   if(hsdram->State == HAL_SDRAM_STATE_RESET)
  54              		.loc 1 146 0
  55 0014 7B68     		ldr	r3, [r7, #4]
  56 0016 93F82C30 		ldrb	r3, [r3, #44]
  57 001a DBB2     		uxtb	r3, r3
  58 001c 002B     		cmp	r3, #0
  59 001e 06D1     		bne	.L4
 147:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   {  
 148:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****     /* Allocate lock resource and initialize it */
 149:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****     hsdram->Lock = HAL_UNLOCKED;
  60              		.loc 1 149 0
  61 0020 7B68     		ldr	r3, [r7, #4]
  62 0022 0022     		movs	r2, #0
  63 0024 83F82D20 		strb	r2, [r3, #45]
 150:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****     /* Initialize the low level hardware (MSP) */
 151:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****     HAL_SDRAM_MspInit(hsdram);
  64              		.loc 1 151 0
  65 0028 7868     		ldr	r0, [r7, #4]
  66 002a FFF7FEFF 		bl	HAL_SDRAM_MspInit
  67              	.L4:
 152:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   }
 153:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   
 154:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   /* Initialize the SDRAM controller state */
 155:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   hsdram->State = HAL_SDRAM_STATE_BUSY;
  68              		.loc 1 155 0
  69 002e 7B68     		ldr	r3, [r7, #4]
  70 0030 0222     		movs	r2, #2
  71 0032 83F82C20 		strb	r2, [r3, #44]
 156:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   
 157:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   /* Initialize SDRAM control Interface */
 158:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
ARM GAS  /tmp/ccPQH6kM.s 			page 5


  72              		.loc 1 158 0
  73 0036 7B68     		ldr	r3, [r7, #4]
  74 0038 1A68     		ldr	r2, [r3]
  75 003a 7B68     		ldr	r3, [r7, #4]
  76 003c 0433     		adds	r3, r3, #4
  77 003e 1046     		mov	r0, r2
  78 0040 1946     		mov	r1, r3
  79 0042 FFF7FEFF 		bl	FMC_SDRAM_Init
 159:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   
 160:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   /* Initialize SDRAM timing Interface */
 161:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank); 
  80              		.loc 1 161 0
  81 0046 7B68     		ldr	r3, [r7, #4]
  82 0048 1A68     		ldr	r2, [r3]
  83 004a 7B68     		ldr	r3, [r7, #4]
  84 004c 5B68     		ldr	r3, [r3, #4]
  85 004e 1046     		mov	r0, r2
  86 0050 3968     		ldr	r1, [r7]
  87 0052 1A46     		mov	r2, r3
  88 0054 FFF7FEFF 		bl	FMC_SDRAM_Timing_Init
 162:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   
 163:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   /* Update the SDRAM controller state */
 164:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   hsdram->State = HAL_SDRAM_STATE_READY;
  89              		.loc 1 164 0
  90 0058 7B68     		ldr	r3, [r7, #4]
  91 005a 0122     		movs	r2, #1
  92 005c 83F82C20 		strb	r2, [r3, #44]
 165:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   
 166:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   return HAL_OK;
  93              		.loc 1 166 0
  94 0060 0023     		movs	r3, #0
  95              	.L3:
 167:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** }
  96              		.loc 1 167 0
  97 0062 1846     		mov	r0, r3
  98 0064 0837     		adds	r7, r7, #8
  99              	.LCFI3:
 100              		.cfi_def_cfa_offset 8
 101 0066 BD46     		mov	sp, r7
 102              	.LCFI4:
 103              		.cfi_def_cfa_register 13
 104              		@ sp needed
 105 0068 80BD     		pop	{r7, pc}
 106              		.cfi_endproc
 107              	.LFE135:
 109 006a 00BF     		.section	.text.HAL_SDRAM_DeInit,"ax",%progbits
 110              		.align	2
 111              		.global	HAL_SDRAM_DeInit
 112              		.thumb
 113              		.thumb_func
 115              	HAL_SDRAM_DeInit:
 116              	.LFB136:
 168:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** 
 169:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** /**
 170:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @brief  Perform the SDRAM device initialization sequence.
 171:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @param  hsdram: pointer to a SDRAM_HandleTypeDef structure that contains
 172:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   *                the configuration information for SDRAM module.
ARM GAS  /tmp/ccPQH6kM.s 			page 6


 173:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @retval HAL status
 174:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   */
 175:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** HAL_StatusTypeDef HAL_SDRAM_DeInit(SDRAM_HandleTypeDef *hsdram)
 176:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** {
 117              		.loc 1 176 0
 118              		.cfi_startproc
 119              		@ args = 0, pretend = 0, frame = 8
 120              		@ frame_needed = 1, uses_anonymous_args = 0
 121 0000 80B5     		push	{r7, lr}
 122              	.LCFI5:
 123              		.cfi_def_cfa_offset 8
 124              		.cfi_offset 7, -8
 125              		.cfi_offset 14, -4
 126 0002 82B0     		sub	sp, sp, #8
 127              	.LCFI6:
 128              		.cfi_def_cfa_offset 16
 129 0004 00AF     		add	r7, sp, #0
 130              	.LCFI7:
 131              		.cfi_def_cfa_register 7
 132 0006 7860     		str	r0, [r7, #4]
 177:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   /* Initialize the low level hardware (MSP) */
 178:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   HAL_SDRAM_MspDeInit(hsdram);
 133              		.loc 1 178 0
 134 0008 7868     		ldr	r0, [r7, #4]
 135 000a FFF7FEFF 		bl	HAL_SDRAM_MspDeInit
 179:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** 
 180:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   /* Configure the SDRAM registers with their reset values */
 181:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   FMC_SDRAM_DeInit(hsdram->Instance, hsdram->Init.SDBank);
 136              		.loc 1 181 0
 137 000e 7B68     		ldr	r3, [r7, #4]
 138 0010 1A68     		ldr	r2, [r3]
 139 0012 7B68     		ldr	r3, [r7, #4]
 140 0014 5B68     		ldr	r3, [r3, #4]
 141 0016 1046     		mov	r0, r2
 142 0018 1946     		mov	r1, r3
 143 001a FFF7FEFF 		bl	FMC_SDRAM_DeInit
 182:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** 
 183:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   /* Reset the SDRAM controller state */
 184:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   hsdram->State = HAL_SDRAM_STATE_RESET;
 144              		.loc 1 184 0
 145 001e 7B68     		ldr	r3, [r7, #4]
 146 0020 0022     		movs	r2, #0
 147 0022 83F82C20 		strb	r2, [r3, #44]
 185:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** 
 186:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   /* Release Lock */
 187:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   __HAL_UNLOCK(hsdram);
 148              		.loc 1 187 0
 149 0026 7B68     		ldr	r3, [r7, #4]
 150 0028 0022     		movs	r2, #0
 151 002a 83F82D20 		strb	r2, [r3, #45]
 188:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** 
 189:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   return HAL_OK;
 152              		.loc 1 189 0
 153 002e 0023     		movs	r3, #0
 190:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** }
 154              		.loc 1 190 0
 155 0030 1846     		mov	r0, r3
ARM GAS  /tmp/ccPQH6kM.s 			page 7


 156 0032 0837     		adds	r7, r7, #8
 157              	.LCFI8:
 158              		.cfi_def_cfa_offset 8
 159 0034 BD46     		mov	sp, r7
 160              	.LCFI9:
 161              		.cfi_def_cfa_register 13
 162              		@ sp needed
 163 0036 80BD     		pop	{r7, pc}
 164              		.cfi_endproc
 165              	.LFE136:
 167              		.section	.text.HAL_SDRAM_MspInit,"ax",%progbits
 168              		.align	2
 169              		.weak	HAL_SDRAM_MspInit
 170              		.thumb
 171              		.thumb_func
 173              	HAL_SDRAM_MspInit:
 174              	.LFB137:
 191:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** 
 192:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** /**
 193:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @brief  SDRAM MSP Init.
 194:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @param  hsdram: pointer to a SDRAM_HandleTypeDef structure that contains
 195:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   *                the configuration information for SDRAM module.
 196:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @retval None
 197:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   */
 198:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** __weak void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef *hsdram)
 199:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** {
 175              		.loc 1 199 0
 176              		.cfi_startproc
 177              		@ args = 0, pretend = 0, frame = 8
 178              		@ frame_needed = 1, uses_anonymous_args = 0
 179              		@ link register save eliminated.
 180 0000 80B4     		push	{r7}
 181              	.LCFI10:
 182              		.cfi_def_cfa_offset 4
 183              		.cfi_offset 7, -4
 184 0002 83B0     		sub	sp, sp, #12
 185              	.LCFI11:
 186              		.cfi_def_cfa_offset 16
 187 0004 00AF     		add	r7, sp, #0
 188              	.LCFI12:
 189              		.cfi_def_cfa_register 7
 190 0006 7860     		str	r0, [r7, #4]
 200:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   /* Prevent unused argument(s) compilation warning */
 201:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   UNUSED(hsdram);
 202:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****  
 203:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   /* NOTE: This function Should not be modified, when the callback is needed,
 204:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****             the HAL_SDRAM_MspInit could be implemented in the user file
 205:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****    */ 
 206:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** }
 191              		.loc 1 206 0
 192 0008 0C37     		adds	r7, r7, #12
 193              	.LCFI13:
 194              		.cfi_def_cfa_offset 4
 195 000a BD46     		mov	sp, r7
 196              	.LCFI14:
 197              		.cfi_def_cfa_register 13
 198              		@ sp needed
ARM GAS  /tmp/ccPQH6kM.s 			page 8


 199 000c 5DF8047B 		ldr	r7, [sp], #4
 200              	.LCFI15:
 201              		.cfi_restore 7
 202              		.cfi_def_cfa_offset 0
 203 0010 7047     		bx	lr
 204              		.cfi_endproc
 205              	.LFE137:
 207 0012 00BF     		.section	.text.HAL_SDRAM_MspDeInit,"ax",%progbits
 208              		.align	2
 209              		.weak	HAL_SDRAM_MspDeInit
 210              		.thumb
 211              		.thumb_func
 213              	HAL_SDRAM_MspDeInit:
 214              	.LFB138:
 207:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** 
 208:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** /**
 209:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @brief  SDRAM MSP DeInit.
 210:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @param  hsdram: pointer to a SDRAM_HandleTypeDef structure that contains
 211:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   *                the configuration information for SDRAM module.
 212:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @retval None
 213:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   */
 214:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** __weak void HAL_SDRAM_MspDeInit(SDRAM_HandleTypeDef *hsdram)
 215:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** {
 215              		.loc 1 215 0
 216              		.cfi_startproc
 217              		@ args = 0, pretend = 0, frame = 8
 218              		@ frame_needed = 1, uses_anonymous_args = 0
 219              		@ link register save eliminated.
 220 0000 80B4     		push	{r7}
 221              	.LCFI16:
 222              		.cfi_def_cfa_offset 4
 223              		.cfi_offset 7, -4
 224 0002 83B0     		sub	sp, sp, #12
 225              	.LCFI17:
 226              		.cfi_def_cfa_offset 16
 227 0004 00AF     		add	r7, sp, #0
 228              	.LCFI18:
 229              		.cfi_def_cfa_register 7
 230 0006 7860     		str	r0, [r7, #4]
 216:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   /* Prevent unused argument(s) compilation warning */
 217:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   UNUSED(hsdram);
 218:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****  
 219:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   /* NOTE: This function Should not be modified, when the callback is needed,
 220:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****             the HAL_SDRAM_MspDeInit could be implemented in the user file
 221:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****    */ 
 222:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** }
 231              		.loc 1 222 0
 232 0008 0C37     		adds	r7, r7, #12
 233              	.LCFI19:
 234              		.cfi_def_cfa_offset 4
 235 000a BD46     		mov	sp, r7
 236              	.LCFI20:
 237              		.cfi_def_cfa_register 13
 238              		@ sp needed
 239 000c 5DF8047B 		ldr	r7, [sp], #4
 240              	.LCFI21:
 241              		.cfi_restore 7
ARM GAS  /tmp/ccPQH6kM.s 			page 9


 242              		.cfi_def_cfa_offset 0
 243 0010 7047     		bx	lr
 244              		.cfi_endproc
 245              	.LFE138:
 247 0012 00BF     		.section	.text.HAL_SDRAM_IRQHandler,"ax",%progbits
 248              		.align	2
 249              		.global	HAL_SDRAM_IRQHandler
 250              		.thumb
 251              		.thumb_func
 253              	HAL_SDRAM_IRQHandler:
 254              	.LFB139:
 223:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** 
 224:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** /**
 225:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @brief  This function handles SDRAM refresh error interrupt request.
 226:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @param  hsdram: pointer to a SDRAM_HandleTypeDef structure that contains
 227:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   *                the configuration information for SDRAM module.
 228:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @retval HAL status
 229:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** */
 230:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** void HAL_SDRAM_IRQHandler(SDRAM_HandleTypeDef *hsdram)
 231:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** {
 255              		.loc 1 231 0
 256              		.cfi_startproc
 257              		@ args = 0, pretend = 0, frame = 8
 258              		@ frame_needed = 1, uses_anonymous_args = 0
 259 0000 80B5     		push	{r7, lr}
 260              	.LCFI22:
 261              		.cfi_def_cfa_offset 8
 262              		.cfi_offset 7, -8
 263              		.cfi_offset 14, -4
 264 0002 82B0     		sub	sp, sp, #8
 265              	.LCFI23:
 266              		.cfi_def_cfa_offset 16
 267 0004 00AF     		add	r7, sp, #0
 268              	.LCFI24:
 269              		.cfi_def_cfa_register 7
 270 0006 7860     		str	r0, [r7, #4]
 232:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   /* Check SDRAM interrupt Rising edge flag */
 233:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   if(__FMC_SDRAM_GET_FLAG(hsdram->Instance, FMC_SDRAM_FLAG_REFRESH_IT))
 271              		.loc 1 233 0
 272 0008 7B68     		ldr	r3, [r7, #4]
 273 000a 1B68     		ldr	r3, [r3]
 274 000c 9B69     		ldr	r3, [r3, #24]
 275 000e 03F00103 		and	r3, r3, #1
 276 0012 002B     		cmp	r3, #0
 277 0014 0AD0     		beq	.L9
 234:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   {
 235:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****     /* SDRAM refresh error interrupt callback */
 236:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****     HAL_SDRAM_RefreshErrorCallback(hsdram);
 278              		.loc 1 236 0
 279 0016 7868     		ldr	r0, [r7, #4]
 280 0018 FFF7FEFF 		bl	HAL_SDRAM_RefreshErrorCallback
 237:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****     
 238:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****     /* Clear SDRAM refresh error interrupt pending bit */
 239:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****     __FMC_SDRAM_CLEAR_FLAG(hsdram->Instance, FMC_SDRAM_FLAG_REFRESH_ERROR);
 281              		.loc 1 239 0
 282 001c 7B68     		ldr	r3, [r7, #4]
 283 001e 1B68     		ldr	r3, [r3]
ARM GAS  /tmp/ccPQH6kM.s 			page 10


 284 0020 7A68     		ldr	r2, [r7, #4]
 285 0022 1268     		ldr	r2, [r2]
 286 0024 5269     		ldr	r2, [r2, #20]
 287 0026 42F00102 		orr	r2, r2, #1
 288 002a 5A61     		str	r2, [r3, #20]
 289              	.L9:
 240:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   }
 241:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** }
 290              		.loc 1 241 0
 291 002c 0837     		adds	r7, r7, #8
 292              	.LCFI25:
 293              		.cfi_def_cfa_offset 8
 294 002e BD46     		mov	sp, r7
 295              	.LCFI26:
 296              		.cfi_def_cfa_register 13
 297              		@ sp needed
 298 0030 80BD     		pop	{r7, pc}
 299              		.cfi_endproc
 300              	.LFE139:
 302 0032 00BF     		.section	.text.HAL_SDRAM_RefreshErrorCallback,"ax",%progbits
 303              		.align	2
 304              		.weak	HAL_SDRAM_RefreshErrorCallback
 305              		.thumb
 306              		.thumb_func
 308              	HAL_SDRAM_RefreshErrorCallback:
 309              	.LFB140:
 242:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** 
 243:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** /**
 244:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @brief  SDRAM Refresh error callback.
 245:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @param  hsdram: pointer to a SDRAM_HandleTypeDef structure that contains
 246:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   *                the configuration information for SDRAM module. 
 247:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @retval None
 248:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   */
 249:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** __weak void HAL_SDRAM_RefreshErrorCallback(SDRAM_HandleTypeDef *hsdram)
 250:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** {
 310              		.loc 1 250 0
 311              		.cfi_startproc
 312              		@ args = 0, pretend = 0, frame = 8
 313              		@ frame_needed = 1, uses_anonymous_args = 0
 314              		@ link register save eliminated.
 315 0000 80B4     		push	{r7}
 316              	.LCFI27:
 317              		.cfi_def_cfa_offset 4
 318              		.cfi_offset 7, -4
 319 0002 83B0     		sub	sp, sp, #12
 320              	.LCFI28:
 321              		.cfi_def_cfa_offset 16
 322 0004 00AF     		add	r7, sp, #0
 323              	.LCFI29:
 324              		.cfi_def_cfa_register 7
 325 0006 7860     		str	r0, [r7, #4]
 251:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   /* Prevent unused argument(s) compilation warning */
 252:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   UNUSED(hsdram);
 253:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****  
 254:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   /* NOTE: This function Should not be modified, when the callback is needed,
 255:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****             the HAL_SDRAM_RefreshErrorCallback could be implemented in the user file
 256:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****    */ 
ARM GAS  /tmp/ccPQH6kM.s 			page 11


 257:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** }
 326              		.loc 1 257 0
 327 0008 0C37     		adds	r7, r7, #12
 328              	.LCFI30:
 329              		.cfi_def_cfa_offset 4
 330 000a BD46     		mov	sp, r7
 331              	.LCFI31:
 332              		.cfi_def_cfa_register 13
 333              		@ sp needed
 334 000c 5DF8047B 		ldr	r7, [sp], #4
 335              	.LCFI32:
 336              		.cfi_restore 7
 337              		.cfi_def_cfa_offset 0
 338 0010 7047     		bx	lr
 339              		.cfi_endproc
 340              	.LFE140:
 342 0012 00BF     		.section	.text.HAL_SDRAM_DMA_XferCpltCallback,"ax",%progbits
 343              		.align	2
 344              		.weak	HAL_SDRAM_DMA_XferCpltCallback
 345              		.thumb
 346              		.thumb_func
 348              	HAL_SDRAM_DMA_XferCpltCallback:
 349              	.LFB141:
 258:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** 
 259:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** /**
 260:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @brief  DMA transfer complete callback.
 261:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
 262:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   *                the configuration information for the specified DMA module.
 263:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @retval None
 264:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   */
 265:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** __weak void HAL_SDRAM_DMA_XferCpltCallback(DMA_HandleTypeDef *hdma)
 266:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** {
 350              		.loc 1 266 0
 351              		.cfi_startproc
 352              		@ args = 0, pretend = 0, frame = 8
 353              		@ frame_needed = 1, uses_anonymous_args = 0
 354              		@ link register save eliminated.
 355 0000 80B4     		push	{r7}
 356              	.LCFI33:
 357              		.cfi_def_cfa_offset 4
 358              		.cfi_offset 7, -4
 359 0002 83B0     		sub	sp, sp, #12
 360              	.LCFI34:
 361              		.cfi_def_cfa_offset 16
 362 0004 00AF     		add	r7, sp, #0
 363              	.LCFI35:
 364              		.cfi_def_cfa_register 7
 365 0006 7860     		str	r0, [r7, #4]
 267:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   /* Prevent unused argument(s) compilation warning */
 268:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   UNUSED(hdma);
 269:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****  
 270:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   /* NOTE: This function Should not be modified, when the callback is needed,
 271:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****             the HAL_SDRAM_DMA_XferCpltCallback could be implemented in the user file
 272:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****    */ 
 273:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** }
 366              		.loc 1 273 0
 367 0008 0C37     		adds	r7, r7, #12
ARM GAS  /tmp/ccPQH6kM.s 			page 12


 368              	.LCFI36:
 369              		.cfi_def_cfa_offset 4
 370 000a BD46     		mov	sp, r7
 371              	.LCFI37:
 372              		.cfi_def_cfa_register 13
 373              		@ sp needed
 374 000c 5DF8047B 		ldr	r7, [sp], #4
 375              	.LCFI38:
 376              		.cfi_restore 7
 377              		.cfi_def_cfa_offset 0
 378 0010 7047     		bx	lr
 379              		.cfi_endproc
 380              	.LFE141:
 382 0012 00BF     		.section	.text.HAL_SDRAM_DMA_XferErrorCallback,"ax",%progbits
 383              		.align	2
 384              		.weak	HAL_SDRAM_DMA_XferErrorCallback
 385              		.thumb
 386              		.thumb_func
 388              	HAL_SDRAM_DMA_XferErrorCallback:
 389              	.LFB142:
 274:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** 
 275:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** /**
 276:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @brief  DMA transfer complete error callback.
 277:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @param  hdma: DMA handle
 278:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @retval None
 279:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   */
 280:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** __weak void HAL_SDRAM_DMA_XferErrorCallback(DMA_HandleTypeDef *hdma)
 281:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** {
 390              		.loc 1 281 0
 391              		.cfi_startproc
 392              		@ args = 0, pretend = 0, frame = 8
 393              		@ frame_needed = 1, uses_anonymous_args = 0
 394              		@ link register save eliminated.
 395 0000 80B4     		push	{r7}
 396              	.LCFI39:
 397              		.cfi_def_cfa_offset 4
 398              		.cfi_offset 7, -4
 399 0002 83B0     		sub	sp, sp, #12
 400              	.LCFI40:
 401              		.cfi_def_cfa_offset 16
 402 0004 00AF     		add	r7, sp, #0
 403              	.LCFI41:
 404              		.cfi_def_cfa_register 7
 405 0006 7860     		str	r0, [r7, #4]
 282:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   /* Prevent unused argument(s) compilation warning */
 283:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   UNUSED(hdma);
 284:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****  
 285:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   /* NOTE: This function Should not be modified, when the callback is needed,
 286:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****             the HAL_SDRAM_DMA_XferErrorCallback could be implemented in the user file
 287:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****    */ 
 288:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** }
 406              		.loc 1 288 0
 407 0008 0C37     		adds	r7, r7, #12
 408              	.LCFI42:
 409              		.cfi_def_cfa_offset 4
 410 000a BD46     		mov	sp, r7
 411              	.LCFI43:
ARM GAS  /tmp/ccPQH6kM.s 			page 13


 412              		.cfi_def_cfa_register 13
 413              		@ sp needed
 414 000c 5DF8047B 		ldr	r7, [sp], #4
 415              	.LCFI44:
 416              		.cfi_restore 7
 417              		.cfi_def_cfa_offset 0
 418 0010 7047     		bx	lr
 419              		.cfi_endproc
 420              	.LFE142:
 422 0012 00BF     		.section	.text.HAL_SDRAM_Read_8b,"ax",%progbits
 423              		.align	2
 424              		.global	HAL_SDRAM_Read_8b
 425              		.thumb
 426              		.thumb_func
 428              	HAL_SDRAM_Read_8b:
 429              	.LFB143:
 289:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** 
 290:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** /**
 291:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @}
 292:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   */
 293:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** 
 294:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** /** @defgroup SDRAM_Exported_Functions_Group2 Input and Output functions 
 295:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @brief    Input Output and memory control functions 
 296:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   *
 297:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   @verbatim    
 298:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   ==============================================================================
 299:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****                     ##### SDRAM Input and Output functions #####
 300:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   ==============================================================================
 301:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   [..]  
 302:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****     This section provides functions allowing to use and control the SDRAM memory
 303:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   
 304:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** @endverbatim
 305:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @{
 306:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   */
 307:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** 
 308:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** /**
 309:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @brief  Reads 8-bit data buffer from the SDRAM memory.
 310:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @param  hsdram: pointer to a SDRAM_HandleTypeDef structure that contains
 311:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   *                the configuration information for SDRAM module.
 312:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @param  pAddress: Pointer to read start address
 313:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @param  pDstBuffer: Pointer to destination buffer  
 314:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @param  BufferSize: Size of the buffer to read from memory
 315:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @retval HAL status
 316:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   */
 317:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** HAL_StatusTypeDef HAL_SDRAM_Read_8b(SDRAM_HandleTypeDef *hsdram, uint32_t *pAddress, uint8_t *pDstB
 318:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** {
 430              		.loc 1 318 0
 431              		.cfi_startproc
 432              		@ args = 0, pretend = 0, frame = 24
 433              		@ frame_needed = 1, uses_anonymous_args = 0
 434              		@ link register save eliminated.
 435 0000 80B4     		push	{r7}
 436              	.LCFI45:
 437              		.cfi_def_cfa_offset 4
 438              		.cfi_offset 7, -4
 439 0002 87B0     		sub	sp, sp, #28
 440              	.LCFI46:
ARM GAS  /tmp/ccPQH6kM.s 			page 14


 441              		.cfi_def_cfa_offset 32
 442 0004 00AF     		add	r7, sp, #0
 443              	.LCFI47:
 444              		.cfi_def_cfa_register 7
 445 0006 F860     		str	r0, [r7, #12]
 446 0008 B960     		str	r1, [r7, #8]
 447 000a 7A60     		str	r2, [r7, #4]
 448 000c 3B60     		str	r3, [r7]
 319:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   __IO uint8_t *pSdramAddress = (uint8_t *)pAddress;
 449              		.loc 1 319 0
 450 000e BB68     		ldr	r3, [r7, #8]
 451 0010 7B61     		str	r3, [r7, #20]
 320:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   
 321:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   /* Process Locked */
 322:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   __HAL_LOCK(hsdram);
 452              		.loc 1 322 0
 453 0012 FB68     		ldr	r3, [r7, #12]
 454 0014 93F82D30 		ldrb	r3, [r3, #45]	@ zero_extendqisi2
 455 0018 012B     		cmp	r3, #1
 456 001a 01D1     		bne	.L15
 457              		.loc 1 322 0 is_stmt 0 discriminator 1
 458 001c 0223     		movs	r3, #2
 459 001e 2AE0     		b	.L16
 460              	.L15:
 461              		.loc 1 322 0 discriminator 2
 462 0020 FB68     		ldr	r3, [r7, #12]
 463 0022 0122     		movs	r2, #1
 464 0024 83F82D20 		strb	r2, [r3, #45]
 323:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   
 324:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   /* Check the SDRAM controller state */
 325:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 465              		.loc 1 325 0 is_stmt 1 discriminator 2
 466 0028 FB68     		ldr	r3, [r7, #12]
 467 002a 93F82C30 		ldrb	r3, [r3, #44]
 468 002e DBB2     		uxtb	r3, r3
 469 0030 022B     		cmp	r3, #2
 470 0032 01D1     		bne	.L17
 326:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   {
 327:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****     return HAL_BUSY;
 471              		.loc 1 327 0
 472 0034 0223     		movs	r3, #2
 473 0036 1EE0     		b	.L16
 474              	.L17:
 328:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   }
 329:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   else if(hsdram->State == HAL_SDRAM_STATE_PRECHARGED)
 475              		.loc 1 329 0
 476 0038 FB68     		ldr	r3, [r7, #12]
 477 003a 93F82C30 		ldrb	r3, [r3, #44]
 478 003e DBB2     		uxtb	r3, r3
 479 0040 052B     		cmp	r3, #5
 480 0042 01D1     		bne	.L18
 330:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   {
 331:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****     return  HAL_ERROR; 
 481              		.loc 1 331 0
 482 0044 0123     		movs	r3, #1
 483 0046 16E0     		b	.L16
 484              	.L18:
ARM GAS  /tmp/ccPQH6kM.s 			page 15


 332:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   }  
 333:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   
 334:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   /* Read data from source */
 335:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   for(; BufferSize != 0; BufferSize--)
 485              		.loc 1 335 0
 486 0048 0DE0     		b	.L19
 487              	.L20:
 336:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   {
 337:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****     *pDstBuffer = *(__IO uint8_t *)pSdramAddress;  
 488              		.loc 1 337 0 discriminator 2
 489 004a 7B69     		ldr	r3, [r7, #20]
 490 004c 1B78     		ldrb	r3, [r3]
 491 004e DAB2     		uxtb	r2, r3
 492 0050 7B68     		ldr	r3, [r7, #4]
 493 0052 1A70     		strb	r2, [r3]
 338:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****     pDstBuffer++;
 494              		.loc 1 338 0 discriminator 2
 495 0054 7B68     		ldr	r3, [r7, #4]
 496 0056 0133     		adds	r3, r3, #1
 497 0058 7B60     		str	r3, [r7, #4]
 339:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****     pSdramAddress++;
 498              		.loc 1 339 0 discriminator 2
 499 005a 7B69     		ldr	r3, [r7, #20]
 500 005c 0133     		adds	r3, r3, #1
 501 005e 7B61     		str	r3, [r7, #20]
 335:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   {
 502              		.loc 1 335 0 discriminator 2
 503 0060 3B68     		ldr	r3, [r7]
 504 0062 013B     		subs	r3, r3, #1
 505 0064 3B60     		str	r3, [r7]
 506              	.L19:
 335:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   {
 507              		.loc 1 335 0 is_stmt 0 discriminator 1
 508 0066 3B68     		ldr	r3, [r7]
 509 0068 002B     		cmp	r3, #0
 510 006a EED1     		bne	.L20
 340:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   }
 341:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   
 342:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   /* Process Unlocked */
 343:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   __HAL_UNLOCK(hsdram);
 511              		.loc 1 343 0 is_stmt 1
 512 006c FB68     		ldr	r3, [r7, #12]
 513 006e 0022     		movs	r2, #0
 514 0070 83F82D20 		strb	r2, [r3, #45]
 344:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   
 345:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   return HAL_OK; 
 515              		.loc 1 345 0
 516 0074 0023     		movs	r3, #0
 517              	.L16:
 346:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** }
 518              		.loc 1 346 0
 519 0076 1846     		mov	r0, r3
 520 0078 1C37     		adds	r7, r7, #28
 521              	.LCFI48:
 522              		.cfi_def_cfa_offset 4
 523 007a BD46     		mov	sp, r7
 524              	.LCFI49:
ARM GAS  /tmp/ccPQH6kM.s 			page 16


 525              		.cfi_def_cfa_register 13
 526              		@ sp needed
 527 007c 5DF8047B 		ldr	r7, [sp], #4
 528              	.LCFI50:
 529              		.cfi_restore 7
 530              		.cfi_def_cfa_offset 0
 531 0080 7047     		bx	lr
 532              		.cfi_endproc
 533              	.LFE143:
 535 0082 00BF     		.section	.text.HAL_SDRAM_Write_8b,"ax",%progbits
 536              		.align	2
 537              		.global	HAL_SDRAM_Write_8b
 538              		.thumb
 539              		.thumb_func
 541              	HAL_SDRAM_Write_8b:
 542              	.LFB144:
 347:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** 
 348:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** 
 349:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** /**
 350:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @brief  Writes 8-bit data buffer to SDRAM memory.
 351:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @param  hsdram: pointer to a SDRAM_HandleTypeDef structure that contains
 352:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   *                the configuration information for SDRAM module.
 353:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @param  pAddress: Pointer to write start address
 354:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @param  pSrcBuffer: Pointer to source buffer to write  
 355:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @param  BufferSize: Size of the buffer to write to memory
 356:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @retval HAL status
 357:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   */
 358:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** HAL_StatusTypeDef HAL_SDRAM_Write_8b(SDRAM_HandleTypeDef *hsdram, uint32_t *pAddress, uint8_t *pSrc
 359:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** {
 543              		.loc 1 359 0
 544              		.cfi_startproc
 545              		@ args = 0, pretend = 0, frame = 24
 546              		@ frame_needed = 1, uses_anonymous_args = 0
 547              		@ link register save eliminated.
 548 0000 80B4     		push	{r7}
 549              	.LCFI51:
 550              		.cfi_def_cfa_offset 4
 551              		.cfi_offset 7, -4
 552 0002 87B0     		sub	sp, sp, #28
 553              	.LCFI52:
 554              		.cfi_def_cfa_offset 32
 555 0004 00AF     		add	r7, sp, #0
 556              	.LCFI53:
 557              		.cfi_def_cfa_register 7
 558 0006 F860     		str	r0, [r7, #12]
 559 0008 B960     		str	r1, [r7, #8]
 560 000a 7A60     		str	r2, [r7, #4]
 561 000c 3B60     		str	r3, [r7]
 360:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   __IO uint8_t *pSdramAddress = (uint8_t *)pAddress;
 562              		.loc 1 360 0
 563 000e BB68     		ldr	r3, [r7, #8]
 564 0010 7B61     		str	r3, [r7, #20]
 361:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   uint32_t tmp = 0;
 565              		.loc 1 361 0
 566 0012 0023     		movs	r3, #0
 567 0014 3B61     		str	r3, [r7, #16]
 362:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   
ARM GAS  /tmp/ccPQH6kM.s 			page 17


 363:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   /* Process Locked */
 364:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   __HAL_LOCK(hsdram);
 568              		.loc 1 364 0
 569 0016 FB68     		ldr	r3, [r7, #12]
 570 0018 93F82D30 		ldrb	r3, [r3, #45]	@ zero_extendqisi2
 571 001c 012B     		cmp	r3, #1
 572 001e 01D1     		bne	.L22
 573              		.loc 1 364 0 is_stmt 0 discriminator 1
 574 0020 0223     		movs	r3, #2
 575 0022 2BE0     		b	.L23
 576              	.L22:
 577              		.loc 1 364 0 discriminator 2
 578 0024 FB68     		ldr	r3, [r7, #12]
 579 0026 0122     		movs	r2, #1
 580 0028 83F82D20 		strb	r2, [r3, #45]
 365:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   
 366:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   /* Check the SDRAM controller state */
 367:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   tmp = hsdram->State;
 581              		.loc 1 367 0 is_stmt 1 discriminator 2
 582 002c FB68     		ldr	r3, [r7, #12]
 583 002e 93F82C30 		ldrb	r3, [r3, #44]
 584 0032 DBB2     		uxtb	r3, r3
 585 0034 3B61     		str	r3, [r7, #16]
 368:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   
 369:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   if(tmp == HAL_SDRAM_STATE_BUSY)
 586              		.loc 1 369 0 discriminator 2
 587 0036 3B69     		ldr	r3, [r7, #16]
 588 0038 022B     		cmp	r3, #2
 589 003a 01D1     		bne	.L24
 370:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   {
 371:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****     return HAL_BUSY;
 590              		.loc 1 371 0
 591 003c 0223     		movs	r3, #2
 592 003e 1DE0     		b	.L23
 593              	.L24:
 372:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   }
 373:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   else if((tmp == HAL_SDRAM_STATE_PRECHARGED) || (tmp == HAL_SDRAM_STATE_WRITE_PROTECTED))
 594              		.loc 1 373 0
 595 0040 3B69     		ldr	r3, [r7, #16]
 596 0042 052B     		cmp	r3, #5
 597 0044 02D0     		beq	.L25
 598              		.loc 1 373 0 is_stmt 0 discriminator 1
 599 0046 3B69     		ldr	r3, [r7, #16]
 600 0048 042B     		cmp	r3, #4
 601 004a 01D1     		bne	.L26
 602              	.L25:
 374:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   {
 375:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****     return  HAL_ERROR; 
 603              		.loc 1 375 0 is_stmt 1
 604 004c 0123     		movs	r3, #1
 605 004e 15E0     		b	.L23
 606              	.L26:
 376:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   }
 377:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   
 378:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   /* Write data to memory */
 379:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   for(; BufferSize != 0; BufferSize--)
 607              		.loc 1 379 0
ARM GAS  /tmp/ccPQH6kM.s 			page 18


 608 0050 0CE0     		b	.L27
 609              	.L28:
 380:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   {
 381:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****     *(__IO uint8_t *)pSdramAddress = *pSrcBuffer;
 610              		.loc 1 381 0 discriminator 2
 611 0052 7B68     		ldr	r3, [r7, #4]
 612 0054 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 613 0056 7B69     		ldr	r3, [r7, #20]
 614 0058 1A70     		strb	r2, [r3]
 382:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****     pSrcBuffer++;
 615              		.loc 1 382 0 discriminator 2
 616 005a 7B68     		ldr	r3, [r7, #4]
 617 005c 0133     		adds	r3, r3, #1
 618 005e 7B60     		str	r3, [r7, #4]
 383:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****     pSdramAddress++;
 619              		.loc 1 383 0 discriminator 2
 620 0060 7B69     		ldr	r3, [r7, #20]
 621 0062 0133     		adds	r3, r3, #1
 622 0064 7B61     		str	r3, [r7, #20]
 379:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   {
 623              		.loc 1 379 0 discriminator 2
 624 0066 3B68     		ldr	r3, [r7]
 625 0068 013B     		subs	r3, r3, #1
 626 006a 3B60     		str	r3, [r7]
 627              	.L27:
 379:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   {
 628              		.loc 1 379 0 is_stmt 0 discriminator 1
 629 006c 3B68     		ldr	r3, [r7]
 630 006e 002B     		cmp	r3, #0
 631 0070 EFD1     		bne	.L28
 384:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   }
 385:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   
 386:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   /* Process Unlocked */
 387:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   __HAL_UNLOCK(hsdram);    
 632              		.loc 1 387 0 is_stmt 1
 633 0072 FB68     		ldr	r3, [r7, #12]
 634 0074 0022     		movs	r2, #0
 635 0076 83F82D20 		strb	r2, [r3, #45]
 388:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   
 389:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   return HAL_OK;   
 636              		.loc 1 389 0
 637 007a 0023     		movs	r3, #0
 638              	.L23:
 390:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** }
 639              		.loc 1 390 0
 640 007c 1846     		mov	r0, r3
 641 007e 1C37     		adds	r7, r7, #28
 642              	.LCFI54:
 643              		.cfi_def_cfa_offset 4
 644 0080 BD46     		mov	sp, r7
 645              	.LCFI55:
 646              		.cfi_def_cfa_register 13
 647              		@ sp needed
 648 0082 5DF8047B 		ldr	r7, [sp], #4
 649              	.LCFI56:
 650              		.cfi_restore 7
 651              		.cfi_def_cfa_offset 0
ARM GAS  /tmp/ccPQH6kM.s 			page 19


 652 0086 7047     		bx	lr
 653              		.cfi_endproc
 654              	.LFE144:
 656              		.section	.text.HAL_SDRAM_Read_16b,"ax",%progbits
 657              		.align	2
 658              		.global	HAL_SDRAM_Read_16b
 659              		.thumb
 660              		.thumb_func
 662              	HAL_SDRAM_Read_16b:
 663              	.LFB145:
 391:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** 
 392:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** 
 393:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** /**
 394:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @brief  Reads 16-bit data buffer from the SDRAM memory. 
 395:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @param  hsdram: pointer to a SDRAM_HandleTypeDef structure that contains
 396:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   *                the configuration information for SDRAM module.
 397:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @param  pAddress: Pointer to read start address
 398:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @param  pDstBuffer: Pointer to destination buffer  
 399:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @param  BufferSize: Size of the buffer to read from memory
 400:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @retval HAL status
 401:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   */
 402:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** HAL_StatusTypeDef HAL_SDRAM_Read_16b(SDRAM_HandleTypeDef *hsdram, uint32_t *pAddress, uint16_t *pDs
 403:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** {
 664              		.loc 1 403 0
 665              		.cfi_startproc
 666              		@ args = 0, pretend = 0, frame = 24
 667              		@ frame_needed = 1, uses_anonymous_args = 0
 668              		@ link register save eliminated.
 669 0000 80B4     		push	{r7}
 670              	.LCFI57:
 671              		.cfi_def_cfa_offset 4
 672              		.cfi_offset 7, -4
 673 0002 87B0     		sub	sp, sp, #28
 674              	.LCFI58:
 675              		.cfi_def_cfa_offset 32
 676 0004 00AF     		add	r7, sp, #0
 677              	.LCFI59:
 678              		.cfi_def_cfa_register 7
 679 0006 F860     		str	r0, [r7, #12]
 680 0008 B960     		str	r1, [r7, #8]
 681 000a 7A60     		str	r2, [r7, #4]
 682 000c 3B60     		str	r3, [r7]
 404:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   __IO uint16_t *pSdramAddress = (uint16_t *)pAddress;
 683              		.loc 1 404 0
 684 000e BB68     		ldr	r3, [r7, #8]
 685 0010 7B61     		str	r3, [r7, #20]
 405:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   
 406:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   /* Process Locked */
 407:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   __HAL_LOCK(hsdram);
 686              		.loc 1 407 0
 687 0012 FB68     		ldr	r3, [r7, #12]
 688 0014 93F82D30 		ldrb	r3, [r3, #45]	@ zero_extendqisi2
 689 0018 012B     		cmp	r3, #1
 690 001a 01D1     		bne	.L30
 691              		.loc 1 407 0 is_stmt 0 discriminator 1
 692 001c 0223     		movs	r3, #2
 693 001e 2AE0     		b	.L31
ARM GAS  /tmp/ccPQH6kM.s 			page 20


 694              	.L30:
 695              		.loc 1 407 0 discriminator 2
 696 0020 FB68     		ldr	r3, [r7, #12]
 697 0022 0122     		movs	r2, #1
 698 0024 83F82D20 		strb	r2, [r3, #45]
 408:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   
 409:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   /* Check the SDRAM controller state */
 410:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 699              		.loc 1 410 0 is_stmt 1 discriminator 2
 700 0028 FB68     		ldr	r3, [r7, #12]
 701 002a 93F82C30 		ldrb	r3, [r3, #44]
 702 002e DBB2     		uxtb	r3, r3
 703 0030 022B     		cmp	r3, #2
 704 0032 01D1     		bne	.L32
 411:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   {
 412:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****     return HAL_BUSY;
 705              		.loc 1 412 0
 706 0034 0223     		movs	r3, #2
 707 0036 1EE0     		b	.L31
 708              	.L32:
 413:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   }
 414:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   else if(hsdram->State == HAL_SDRAM_STATE_PRECHARGED)
 709              		.loc 1 414 0
 710 0038 FB68     		ldr	r3, [r7, #12]
 711 003a 93F82C30 		ldrb	r3, [r3, #44]
 712 003e DBB2     		uxtb	r3, r3
 713 0040 052B     		cmp	r3, #5
 714 0042 01D1     		bne	.L33
 415:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   {
 416:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****     return  HAL_ERROR; 
 715              		.loc 1 416 0
 716 0044 0123     		movs	r3, #1
 717 0046 16E0     		b	.L31
 718              	.L33:
 417:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   }  
 418:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   
 419:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   /* Read data from source */
 420:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   for(; BufferSize != 0; BufferSize--)
 719              		.loc 1 420 0
 720 0048 0DE0     		b	.L34
 721              	.L35:
 421:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   {
 422:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****     *pDstBuffer = *(__IO uint16_t *)pSdramAddress;  
 722              		.loc 1 422 0 discriminator 2
 723 004a 7B69     		ldr	r3, [r7, #20]
 724 004c 1B88     		ldrh	r3, [r3]	@ movhi
 725 004e 9AB2     		uxth	r2, r3
 726 0050 7B68     		ldr	r3, [r7, #4]
 727 0052 1A80     		strh	r2, [r3]	@ movhi
 423:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****     pDstBuffer++;
 728              		.loc 1 423 0 discriminator 2
 729 0054 7B68     		ldr	r3, [r7, #4]
 730 0056 0233     		adds	r3, r3, #2
 731 0058 7B60     		str	r3, [r7, #4]
 424:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****     pSdramAddress++;               
 732              		.loc 1 424 0 discriminator 2
 733 005a 7B69     		ldr	r3, [r7, #20]
ARM GAS  /tmp/ccPQH6kM.s 			page 21


 734 005c 0233     		adds	r3, r3, #2
 735 005e 7B61     		str	r3, [r7, #20]
 420:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   {
 736              		.loc 1 420 0 discriminator 2
 737 0060 3B68     		ldr	r3, [r7]
 738 0062 013B     		subs	r3, r3, #1
 739 0064 3B60     		str	r3, [r7]
 740              	.L34:
 420:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   {
 741              		.loc 1 420 0 is_stmt 0 discriminator 1
 742 0066 3B68     		ldr	r3, [r7]
 743 0068 002B     		cmp	r3, #0
 744 006a EED1     		bne	.L35
 425:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   }
 426:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   
 427:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   /* Process Unlocked */
 428:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   __HAL_UNLOCK(hsdram);       
 745              		.loc 1 428 0 is_stmt 1
 746 006c FB68     		ldr	r3, [r7, #12]
 747 006e 0022     		movs	r2, #0
 748 0070 83F82D20 		strb	r2, [r3, #45]
 429:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   
 430:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   return HAL_OK; 
 749              		.loc 1 430 0
 750 0074 0023     		movs	r3, #0
 751              	.L31:
 431:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** }
 752              		.loc 1 431 0
 753 0076 1846     		mov	r0, r3
 754 0078 1C37     		adds	r7, r7, #28
 755              	.LCFI60:
 756              		.cfi_def_cfa_offset 4
 757 007a BD46     		mov	sp, r7
 758              	.LCFI61:
 759              		.cfi_def_cfa_register 13
 760              		@ sp needed
 761 007c 5DF8047B 		ldr	r7, [sp], #4
 762              	.LCFI62:
 763              		.cfi_restore 7
 764              		.cfi_def_cfa_offset 0
 765 0080 7047     		bx	lr
 766              		.cfi_endproc
 767              	.LFE145:
 769 0082 00BF     		.section	.text.HAL_SDRAM_Write_16b,"ax",%progbits
 770              		.align	2
 771              		.global	HAL_SDRAM_Write_16b
 772              		.thumb
 773              		.thumb_func
 775              	HAL_SDRAM_Write_16b:
 776              	.LFB146:
 432:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** 
 433:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** /**
 434:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @brief  Writes 16-bit data buffer to SDRAM memory. 
 435:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @param  hsdram: pointer to a SDRAM_HandleTypeDef structure that contains
 436:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   *                the configuration information for SDRAM module.
 437:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @param  pAddress: Pointer to write start address
 438:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @param  pSrcBuffer: Pointer to source buffer to write  
ARM GAS  /tmp/ccPQH6kM.s 			page 22


 439:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @param  BufferSize: Size of the buffer to write to memory
 440:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @retval HAL status
 441:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   */
 442:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** HAL_StatusTypeDef HAL_SDRAM_Write_16b(SDRAM_HandleTypeDef *hsdram, uint32_t *pAddress, uint16_t *pS
 443:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** {
 777              		.loc 1 443 0
 778              		.cfi_startproc
 779              		@ args = 0, pretend = 0, frame = 24
 780              		@ frame_needed = 1, uses_anonymous_args = 0
 781              		@ link register save eliminated.
 782 0000 80B4     		push	{r7}
 783              	.LCFI63:
 784              		.cfi_def_cfa_offset 4
 785              		.cfi_offset 7, -4
 786 0002 87B0     		sub	sp, sp, #28
 787              	.LCFI64:
 788              		.cfi_def_cfa_offset 32
 789 0004 00AF     		add	r7, sp, #0
 790              	.LCFI65:
 791              		.cfi_def_cfa_register 7
 792 0006 F860     		str	r0, [r7, #12]
 793 0008 B960     		str	r1, [r7, #8]
 794 000a 7A60     		str	r2, [r7, #4]
 795 000c 3B60     		str	r3, [r7]
 444:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   __IO uint16_t *pSdramAddress = (uint16_t *)pAddress;
 796              		.loc 1 444 0
 797 000e BB68     		ldr	r3, [r7, #8]
 798 0010 7B61     		str	r3, [r7, #20]
 445:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   uint32_t tmp = 0;
 799              		.loc 1 445 0
 800 0012 0023     		movs	r3, #0
 801 0014 3B61     		str	r3, [r7, #16]
 446:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   
 447:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   /* Process Locked */
 448:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   __HAL_LOCK(hsdram);
 802              		.loc 1 448 0
 803 0016 FB68     		ldr	r3, [r7, #12]
 804 0018 93F82D30 		ldrb	r3, [r3, #45]	@ zero_extendqisi2
 805 001c 012B     		cmp	r3, #1
 806 001e 01D1     		bne	.L37
 807              		.loc 1 448 0 is_stmt 0 discriminator 1
 808 0020 0223     		movs	r3, #2
 809 0022 2BE0     		b	.L38
 810              	.L37:
 811              		.loc 1 448 0 discriminator 2
 812 0024 FB68     		ldr	r3, [r7, #12]
 813 0026 0122     		movs	r2, #1
 814 0028 83F82D20 		strb	r2, [r3, #45]
 449:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   
 450:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   /* Check the SDRAM controller state */
 451:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   tmp = hsdram->State;
 815              		.loc 1 451 0 is_stmt 1 discriminator 2
 816 002c FB68     		ldr	r3, [r7, #12]
 817 002e 93F82C30 		ldrb	r3, [r3, #44]
 818 0032 DBB2     		uxtb	r3, r3
 819 0034 3B61     		str	r3, [r7, #16]
 452:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   
ARM GAS  /tmp/ccPQH6kM.s 			page 23


 453:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   if(tmp == HAL_SDRAM_STATE_BUSY)
 820              		.loc 1 453 0 discriminator 2
 821 0036 3B69     		ldr	r3, [r7, #16]
 822 0038 022B     		cmp	r3, #2
 823 003a 01D1     		bne	.L39
 454:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   {
 455:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****     return HAL_BUSY;
 824              		.loc 1 455 0
 825 003c 0223     		movs	r3, #2
 826 003e 1DE0     		b	.L38
 827              	.L39:
 456:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   }
 457:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   else if((tmp == HAL_SDRAM_STATE_PRECHARGED) || (tmp == HAL_SDRAM_STATE_WRITE_PROTECTED))
 828              		.loc 1 457 0
 829 0040 3B69     		ldr	r3, [r7, #16]
 830 0042 052B     		cmp	r3, #5
 831 0044 02D0     		beq	.L40
 832              		.loc 1 457 0 is_stmt 0 discriminator 1
 833 0046 3B69     		ldr	r3, [r7, #16]
 834 0048 042B     		cmp	r3, #4
 835 004a 01D1     		bne	.L41
 836              	.L40:
 458:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   {
 459:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****     return  HAL_ERROR; 
 837              		.loc 1 459 0 is_stmt 1
 838 004c 0123     		movs	r3, #1
 839 004e 15E0     		b	.L38
 840              	.L41:
 460:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   }
 461:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   
 462:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   /* Write data to memory */
 463:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   for(; BufferSize != 0; BufferSize--)
 841              		.loc 1 463 0
 842 0050 0CE0     		b	.L42
 843              	.L43:
 464:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   {
 465:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****     *(__IO uint16_t *)pSdramAddress = *pSrcBuffer;
 844              		.loc 1 465 0 discriminator 2
 845 0052 7B68     		ldr	r3, [r7, #4]
 846 0054 1A88     		ldrh	r2, [r3]
 847 0056 7B69     		ldr	r3, [r7, #20]
 848 0058 1A80     		strh	r2, [r3]	@ movhi
 466:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****     pSrcBuffer++;
 849              		.loc 1 466 0 discriminator 2
 850 005a 7B68     		ldr	r3, [r7, #4]
 851 005c 0233     		adds	r3, r3, #2
 852 005e 7B60     		str	r3, [r7, #4]
 467:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****     pSdramAddress++;            
 853              		.loc 1 467 0 discriminator 2
 854 0060 7B69     		ldr	r3, [r7, #20]
 855 0062 0233     		adds	r3, r3, #2
 856 0064 7B61     		str	r3, [r7, #20]
 463:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   {
 857              		.loc 1 463 0 discriminator 2
 858 0066 3B68     		ldr	r3, [r7]
 859 0068 013B     		subs	r3, r3, #1
 860 006a 3B60     		str	r3, [r7]
ARM GAS  /tmp/ccPQH6kM.s 			page 24


 861              	.L42:
 463:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   {
 862              		.loc 1 463 0 is_stmt 0 discriminator 1
 863 006c 3B68     		ldr	r3, [r7]
 864 006e 002B     		cmp	r3, #0
 865 0070 EFD1     		bne	.L43
 468:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   }
 469:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   
 470:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   /* Process Unlocked */
 471:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   __HAL_UNLOCK(hsdram);    
 866              		.loc 1 471 0 is_stmt 1
 867 0072 FB68     		ldr	r3, [r7, #12]
 868 0074 0022     		movs	r2, #0
 869 0076 83F82D20 		strb	r2, [r3, #45]
 472:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   
 473:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   return HAL_OK;   
 870              		.loc 1 473 0
 871 007a 0023     		movs	r3, #0
 872              	.L38:
 474:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** }
 873              		.loc 1 474 0
 874 007c 1846     		mov	r0, r3
 875 007e 1C37     		adds	r7, r7, #28
 876              	.LCFI66:
 877              		.cfi_def_cfa_offset 4
 878 0080 BD46     		mov	sp, r7
 879              	.LCFI67:
 880              		.cfi_def_cfa_register 13
 881              		@ sp needed
 882 0082 5DF8047B 		ldr	r7, [sp], #4
 883              	.LCFI68:
 884              		.cfi_restore 7
 885              		.cfi_def_cfa_offset 0
 886 0086 7047     		bx	lr
 887              		.cfi_endproc
 888              	.LFE146:
 890              		.section	.text.HAL_SDRAM_Read_32b,"ax",%progbits
 891              		.align	2
 892              		.global	HAL_SDRAM_Read_32b
 893              		.thumb
 894              		.thumb_func
 896              	HAL_SDRAM_Read_32b:
 897              	.LFB147:
 475:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** 
 476:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** /**
 477:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @brief  Reads 32-bit data buffer from the SDRAM memory. 
 478:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @param  hsdram: pointer to a SDRAM_HandleTypeDef structure that contains
 479:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   *                the configuration information for SDRAM module.
 480:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @param  pAddress: Pointer to read start address
 481:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @param  pDstBuffer: Pointer to destination buffer  
 482:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @param  BufferSize: Size of the buffer to read from memory
 483:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @retval HAL status
 484:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   */
 485:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** HAL_StatusTypeDef HAL_SDRAM_Read_32b(SDRAM_HandleTypeDef *hsdram, uint32_t *pAddress, uint32_t *pDs
 486:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** {
 898              		.loc 1 486 0
 899              		.cfi_startproc
ARM GAS  /tmp/ccPQH6kM.s 			page 25


 900              		@ args = 0, pretend = 0, frame = 24
 901              		@ frame_needed = 1, uses_anonymous_args = 0
 902              		@ link register save eliminated.
 903 0000 80B4     		push	{r7}
 904              	.LCFI69:
 905              		.cfi_def_cfa_offset 4
 906              		.cfi_offset 7, -4
 907 0002 87B0     		sub	sp, sp, #28
 908              	.LCFI70:
 909              		.cfi_def_cfa_offset 32
 910 0004 00AF     		add	r7, sp, #0
 911              	.LCFI71:
 912              		.cfi_def_cfa_register 7
 913 0006 F860     		str	r0, [r7, #12]
 914 0008 B960     		str	r1, [r7, #8]
 915 000a 7A60     		str	r2, [r7, #4]
 916 000c 3B60     		str	r3, [r7]
 487:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   __IO uint32_t *pSdramAddress = (uint32_t *)pAddress;
 917              		.loc 1 487 0
 918 000e BB68     		ldr	r3, [r7, #8]
 919 0010 7B61     		str	r3, [r7, #20]
 488:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   
 489:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   /* Process Locked */
 490:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   __HAL_LOCK(hsdram);
 920              		.loc 1 490 0
 921 0012 FB68     		ldr	r3, [r7, #12]
 922 0014 93F82D30 		ldrb	r3, [r3, #45]	@ zero_extendqisi2
 923 0018 012B     		cmp	r3, #1
 924 001a 01D1     		bne	.L45
 925              		.loc 1 490 0 is_stmt 0 discriminator 1
 926 001c 0223     		movs	r3, #2
 927 001e 29E0     		b	.L46
 928              	.L45:
 929              		.loc 1 490 0 discriminator 2
 930 0020 FB68     		ldr	r3, [r7, #12]
 931 0022 0122     		movs	r2, #1
 932 0024 83F82D20 		strb	r2, [r3, #45]
 491:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   
 492:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   /* Check the SDRAM controller state */
 493:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 933              		.loc 1 493 0 is_stmt 1 discriminator 2
 934 0028 FB68     		ldr	r3, [r7, #12]
 935 002a 93F82C30 		ldrb	r3, [r3, #44]
 936 002e DBB2     		uxtb	r3, r3
 937 0030 022B     		cmp	r3, #2
 938 0032 01D1     		bne	.L47
 494:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   {
 495:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****     return HAL_BUSY;
 939              		.loc 1 495 0
 940 0034 0223     		movs	r3, #2
 941 0036 1DE0     		b	.L46
 942              	.L47:
 496:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   }
 497:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   else if(hsdram->State == HAL_SDRAM_STATE_PRECHARGED)
 943              		.loc 1 497 0
 944 0038 FB68     		ldr	r3, [r7, #12]
 945 003a 93F82C30 		ldrb	r3, [r3, #44]
ARM GAS  /tmp/ccPQH6kM.s 			page 26


 946 003e DBB2     		uxtb	r3, r3
 947 0040 052B     		cmp	r3, #5
 948 0042 01D1     		bne	.L48
 498:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   {
 499:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****     return  HAL_ERROR; 
 949              		.loc 1 499 0
 950 0044 0123     		movs	r3, #1
 951 0046 15E0     		b	.L46
 952              	.L48:
 500:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   }  
 501:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   
 502:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   /* Read data from source */
 503:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   for(; BufferSize != 0; BufferSize--)
 953              		.loc 1 503 0
 954 0048 0CE0     		b	.L49
 955              	.L50:
 504:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   {
 505:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****     *pDstBuffer = *(__IO uint32_t *)pSdramAddress;  
 956              		.loc 1 505 0 discriminator 2
 957 004a 7B69     		ldr	r3, [r7, #20]
 958 004c 1A68     		ldr	r2, [r3]
 959 004e 7B68     		ldr	r3, [r7, #4]
 960 0050 1A60     		str	r2, [r3]
 506:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****     pDstBuffer++;
 961              		.loc 1 506 0 discriminator 2
 962 0052 7B68     		ldr	r3, [r7, #4]
 963 0054 0433     		adds	r3, r3, #4
 964 0056 7B60     		str	r3, [r7, #4]
 507:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****     pSdramAddress++;               
 965              		.loc 1 507 0 discriminator 2
 966 0058 7B69     		ldr	r3, [r7, #20]
 967 005a 0433     		adds	r3, r3, #4
 968 005c 7B61     		str	r3, [r7, #20]
 503:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   {
 969              		.loc 1 503 0 discriminator 2
 970 005e 3B68     		ldr	r3, [r7]
 971 0060 013B     		subs	r3, r3, #1
 972 0062 3B60     		str	r3, [r7]
 973              	.L49:
 503:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   {
 974              		.loc 1 503 0 is_stmt 0 discriminator 1
 975 0064 3B68     		ldr	r3, [r7]
 976 0066 002B     		cmp	r3, #0
 977 0068 EFD1     		bne	.L50
 508:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   }
 509:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   
 510:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   /* Process Unlocked */
 511:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   __HAL_UNLOCK(hsdram);       
 978              		.loc 1 511 0 is_stmt 1
 979 006a FB68     		ldr	r3, [r7, #12]
 980 006c 0022     		movs	r2, #0
 981 006e 83F82D20 		strb	r2, [r3, #45]
 512:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   
 513:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   return HAL_OK; 
 982              		.loc 1 513 0
 983 0072 0023     		movs	r3, #0
 984              	.L46:
ARM GAS  /tmp/ccPQH6kM.s 			page 27


 514:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** }
 985              		.loc 1 514 0
 986 0074 1846     		mov	r0, r3
 987 0076 1C37     		adds	r7, r7, #28
 988              	.LCFI72:
 989              		.cfi_def_cfa_offset 4
 990 0078 BD46     		mov	sp, r7
 991              	.LCFI73:
 992              		.cfi_def_cfa_register 13
 993              		@ sp needed
 994 007a 5DF8047B 		ldr	r7, [sp], #4
 995              	.LCFI74:
 996              		.cfi_restore 7
 997              		.cfi_def_cfa_offset 0
 998 007e 7047     		bx	lr
 999              		.cfi_endproc
 1000              	.LFE147:
 1002              		.section	.text.HAL_SDRAM_Write_32b,"ax",%progbits
 1003              		.align	2
 1004              		.global	HAL_SDRAM_Write_32b
 1005              		.thumb
 1006              		.thumb_func
 1008              	HAL_SDRAM_Write_32b:
 1009              	.LFB148:
 515:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** 
 516:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** /**
 517:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @brief  Writes 32-bit data buffer to SDRAM memory. 
 518:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @param  hsdram: pointer to a SDRAM_HandleTypeDef structure that contains
 519:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   *                the configuration information for SDRAM module.
 520:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @param  pAddress: Pointer to write start address
 521:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @param  pSrcBuffer: Pointer to source buffer to write  
 522:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @param  BufferSize: Size of the buffer to write to memory
 523:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @retval HAL status
 524:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   */
 525:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** HAL_StatusTypeDef HAL_SDRAM_Write_32b(SDRAM_HandleTypeDef *hsdram, uint32_t *pAddress, uint32_t *pS
 526:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** {
 1010              		.loc 1 526 0
 1011              		.cfi_startproc
 1012              		@ args = 0, pretend = 0, frame = 24
 1013              		@ frame_needed = 1, uses_anonymous_args = 0
 1014              		@ link register save eliminated.
 1015 0000 80B4     		push	{r7}
 1016              	.LCFI75:
 1017              		.cfi_def_cfa_offset 4
 1018              		.cfi_offset 7, -4
 1019 0002 87B0     		sub	sp, sp, #28
 1020              	.LCFI76:
 1021              		.cfi_def_cfa_offset 32
 1022 0004 00AF     		add	r7, sp, #0
 1023              	.LCFI77:
 1024              		.cfi_def_cfa_register 7
 1025 0006 F860     		str	r0, [r7, #12]
 1026 0008 B960     		str	r1, [r7, #8]
 1027 000a 7A60     		str	r2, [r7, #4]
 1028 000c 3B60     		str	r3, [r7]
 527:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   __IO uint32_t *pSdramAddress = (uint32_t *)pAddress;
 1029              		.loc 1 527 0
ARM GAS  /tmp/ccPQH6kM.s 			page 28


 1030 000e BB68     		ldr	r3, [r7, #8]
 1031 0010 7B61     		str	r3, [r7, #20]
 528:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   uint32_t tmp = 0;
 1032              		.loc 1 528 0
 1033 0012 0023     		movs	r3, #0
 1034 0014 3B61     		str	r3, [r7, #16]
 529:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   
 530:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   /* Process Locked */
 531:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   __HAL_LOCK(hsdram);
 1035              		.loc 1 531 0
 1036 0016 FB68     		ldr	r3, [r7, #12]
 1037 0018 93F82D30 		ldrb	r3, [r3, #45]	@ zero_extendqisi2
 1038 001c 012B     		cmp	r3, #1
 1039 001e 01D1     		bne	.L52
 1040              		.loc 1 531 0 is_stmt 0 discriminator 1
 1041 0020 0223     		movs	r3, #2
 1042 0022 2BE0     		b	.L53
 1043              	.L52:
 1044              		.loc 1 531 0 discriminator 2
 1045 0024 FB68     		ldr	r3, [r7, #12]
 1046 0026 0122     		movs	r2, #1
 1047 0028 83F82D20 		strb	r2, [r3, #45]
 532:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   
 533:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   /* Check the SDRAM controller state */
 534:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   tmp = hsdram->State;
 1048              		.loc 1 534 0 is_stmt 1 discriminator 2
 1049 002c FB68     		ldr	r3, [r7, #12]
 1050 002e 93F82C30 		ldrb	r3, [r3, #44]
 1051 0032 DBB2     		uxtb	r3, r3
 1052 0034 3B61     		str	r3, [r7, #16]
 535:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   
 536:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   if(tmp == HAL_SDRAM_STATE_BUSY)
 1053              		.loc 1 536 0 discriminator 2
 1054 0036 3B69     		ldr	r3, [r7, #16]
 1055 0038 022B     		cmp	r3, #2
 1056 003a 01D1     		bne	.L54
 537:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   {
 538:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****     return HAL_BUSY;
 1057              		.loc 1 538 0
 1058 003c 0223     		movs	r3, #2
 1059 003e 1DE0     		b	.L53
 1060              	.L54:
 539:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   }
 540:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   else if((tmp == HAL_SDRAM_STATE_PRECHARGED) || (tmp == HAL_SDRAM_STATE_WRITE_PROTECTED))
 1061              		.loc 1 540 0
 1062 0040 3B69     		ldr	r3, [r7, #16]
 1063 0042 052B     		cmp	r3, #5
 1064 0044 02D0     		beq	.L55
 1065              		.loc 1 540 0 is_stmt 0 discriminator 1
 1066 0046 3B69     		ldr	r3, [r7, #16]
 1067 0048 042B     		cmp	r3, #4
 1068 004a 01D1     		bne	.L56
 1069              	.L55:
 541:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   {
 542:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****     return  HAL_ERROR; 
 1070              		.loc 1 542 0 is_stmt 1
 1071 004c 0123     		movs	r3, #1
ARM GAS  /tmp/ccPQH6kM.s 			page 29


 1072 004e 15E0     		b	.L53
 1073              	.L56:
 543:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   }
 544:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   
 545:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   /* Write data to memory */
 546:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   for(; BufferSize != 0; BufferSize--)
 1074              		.loc 1 546 0
 1075 0050 0CE0     		b	.L57
 1076              	.L58:
 547:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   {
 548:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****     *(__IO uint32_t *)pSdramAddress = *pSrcBuffer;
 1077              		.loc 1 548 0 discriminator 2
 1078 0052 7B68     		ldr	r3, [r7, #4]
 1079 0054 1A68     		ldr	r2, [r3]
 1080 0056 7B69     		ldr	r3, [r7, #20]
 1081 0058 1A60     		str	r2, [r3]
 549:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****     pSrcBuffer++;
 1082              		.loc 1 549 0 discriminator 2
 1083 005a 7B68     		ldr	r3, [r7, #4]
 1084 005c 0433     		adds	r3, r3, #4
 1085 005e 7B60     		str	r3, [r7, #4]
 550:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****     pSdramAddress++;          
 1086              		.loc 1 550 0 discriminator 2
 1087 0060 7B69     		ldr	r3, [r7, #20]
 1088 0062 0433     		adds	r3, r3, #4
 1089 0064 7B61     		str	r3, [r7, #20]
 546:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   {
 1090              		.loc 1 546 0 discriminator 2
 1091 0066 3B68     		ldr	r3, [r7]
 1092 0068 013B     		subs	r3, r3, #1
 1093 006a 3B60     		str	r3, [r7]
 1094              	.L57:
 546:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   {
 1095              		.loc 1 546 0 is_stmt 0 discriminator 1
 1096 006c 3B68     		ldr	r3, [r7]
 1097 006e 002B     		cmp	r3, #0
 1098 0070 EFD1     		bne	.L58
 551:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   }
 552:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   
 553:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   /* Process Unlocked */
 554:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   __HAL_UNLOCK(hsdram);    
 1099              		.loc 1 554 0 is_stmt 1
 1100 0072 FB68     		ldr	r3, [r7, #12]
 1101 0074 0022     		movs	r2, #0
 1102 0076 83F82D20 		strb	r2, [r3, #45]
 555:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   
 556:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   return HAL_OK;  
 1103              		.loc 1 556 0
 1104 007a 0023     		movs	r3, #0
 1105              	.L53:
 557:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** }
 1106              		.loc 1 557 0
 1107 007c 1846     		mov	r0, r3
 1108 007e 1C37     		adds	r7, r7, #28
 1109              	.LCFI78:
 1110              		.cfi_def_cfa_offset 4
 1111 0080 BD46     		mov	sp, r7
ARM GAS  /tmp/ccPQH6kM.s 			page 30


 1112              	.LCFI79:
 1113              		.cfi_def_cfa_register 13
 1114              		@ sp needed
 1115 0082 5DF8047B 		ldr	r7, [sp], #4
 1116              	.LCFI80:
 1117              		.cfi_restore 7
 1118              		.cfi_def_cfa_offset 0
 1119 0086 7047     		bx	lr
 1120              		.cfi_endproc
 1121              	.LFE148:
 1123              		.section	.text.HAL_SDRAM_Read_DMA,"ax",%progbits
 1124              		.align	2
 1125              		.global	HAL_SDRAM_Read_DMA
 1126              		.thumb
 1127              		.thumb_func
 1129              	HAL_SDRAM_Read_DMA:
 1130              	.LFB149:
 558:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** 
 559:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** /**
 560:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @brief  Reads a Words data from the SDRAM memory using DMA transfer. 
 561:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @param  hsdram: pointer to a SDRAM_HandleTypeDef structure that contains
 562:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   *                the configuration information for SDRAM module.
 563:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @param  pAddress: Pointer to read start address
 564:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @param  pDstBuffer: Pointer to destination buffer  
 565:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @param  BufferSize: Size of the buffer to read from memory
 566:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @retval HAL status
 567:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   */
 568:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** HAL_StatusTypeDef HAL_SDRAM_Read_DMA(SDRAM_HandleTypeDef *hsdram, uint32_t *pAddress, uint32_t *pDs
 569:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** {
 1131              		.loc 1 569 0
 1132              		.cfi_startproc
 1133              		@ args = 0, pretend = 0, frame = 24
 1134              		@ frame_needed = 1, uses_anonymous_args = 0
 1135 0000 80B5     		push	{r7, lr}
 1136              	.LCFI81:
 1137              		.cfi_def_cfa_offset 8
 1138              		.cfi_offset 7, -8
 1139              		.cfi_offset 14, -4
 1140 0002 86B0     		sub	sp, sp, #24
 1141              	.LCFI82:
 1142              		.cfi_def_cfa_offset 32
 1143 0004 00AF     		add	r7, sp, #0
 1144              	.LCFI83:
 1145              		.cfi_def_cfa_register 7
 1146 0006 F860     		str	r0, [r7, #12]
 1147 0008 B960     		str	r1, [r7, #8]
 1148 000a 7A60     		str	r2, [r7, #4]
 1149 000c 3B60     		str	r3, [r7]
 570:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   uint32_t tmp = 0;
 1150              		.loc 1 570 0
 1151 000e 0023     		movs	r3, #0
 1152 0010 7B61     		str	r3, [r7, #20]
 571:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****     
 572:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   /* Process Locked */
 573:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   __HAL_LOCK(hsdram);
 1153              		.loc 1 573 0
 1154 0012 FB68     		ldr	r3, [r7, #12]
ARM GAS  /tmp/ccPQH6kM.s 			page 31


 1155 0014 93F82D30 		ldrb	r3, [r3, #45]	@ zero_extendqisi2
 1156 0018 012B     		cmp	r3, #1
 1157 001a 01D1     		bne	.L60
 1158              		.loc 1 573 0 is_stmt 0 discriminator 1
 1159 001c 0223     		movs	r3, #2
 1160 001e 29E0     		b	.L61
 1161              	.L60:
 1162              		.loc 1 573 0 discriminator 2
 1163 0020 FB68     		ldr	r3, [r7, #12]
 1164 0022 0122     		movs	r2, #1
 1165 0024 83F82D20 		strb	r2, [r3, #45]
 574:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   
 575:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   /* Check the SDRAM controller state */  
 576:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   tmp = hsdram->State;
 1166              		.loc 1 576 0 is_stmt 1 discriminator 2
 1167 0028 FB68     		ldr	r3, [r7, #12]
 1168 002a 93F82C30 		ldrb	r3, [r3, #44]
 1169 002e DBB2     		uxtb	r3, r3
 1170 0030 7B61     		str	r3, [r7, #20]
 577:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   
 578:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   if(tmp == HAL_SDRAM_STATE_BUSY)
 1171              		.loc 1 578 0 discriminator 2
 1172 0032 7B69     		ldr	r3, [r7, #20]
 1173 0034 022B     		cmp	r3, #2
 1174 0036 01D1     		bne	.L62
 579:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   {
 580:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****     return HAL_BUSY;
 1175              		.loc 1 580 0
 1176 0038 0223     		movs	r3, #2
 1177 003a 1BE0     		b	.L61
 1178              	.L62:
 581:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   }
 582:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   else if(tmp == HAL_SDRAM_STATE_PRECHARGED)
 1179              		.loc 1 582 0
 1180 003c 7B69     		ldr	r3, [r7, #20]
 1181 003e 052B     		cmp	r3, #5
 1182 0040 01D1     		bne	.L63
 583:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   {
 584:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****     return  HAL_ERROR; 
 1183              		.loc 1 584 0
 1184 0042 0123     		movs	r3, #1
 1185 0044 16E0     		b	.L61
 1186              	.L63:
 585:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   }  
 586:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   
 587:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   /* Configure DMA user callbacks */
 588:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   hsdram->hdma->XferCpltCallback  = HAL_SDRAM_DMA_XferCpltCallback;
 1187              		.loc 1 588 0
 1188 0046 FB68     		ldr	r3, [r7, #12]
 1189 0048 1B6B     		ldr	r3, [r3, #48]
 1190 004a 0C4A     		ldr	r2, .L64
 1191 004c DA63     		str	r2, [r3, #60]
 589:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   hsdram->hdma->XferErrorCallback = HAL_SDRAM_DMA_XferErrorCallback;
 1192              		.loc 1 589 0
 1193 004e FB68     		ldr	r3, [r7, #12]
 1194 0050 1B6B     		ldr	r3, [r3, #48]
 1195 0052 0B4A     		ldr	r2, .L64+4
ARM GAS  /tmp/ccPQH6kM.s 			page 32


 1196 0054 DA64     		str	r2, [r3, #76]
 590:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   
 591:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   /* Enable the DMA Stream */
 592:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   HAL_DMA_Start_IT(hsdram->hdma, (uint32_t)pAddress, (uint32_t)pDstBuffer, (uint32_t)BufferSize);
 1197              		.loc 1 592 0
 1198 0056 FB68     		ldr	r3, [r7, #12]
 1199 0058 196B     		ldr	r1, [r3, #48]
 1200 005a BA68     		ldr	r2, [r7, #8]
 1201 005c 7B68     		ldr	r3, [r7, #4]
 1202 005e 0846     		mov	r0, r1
 1203 0060 1146     		mov	r1, r2
 1204 0062 1A46     		mov	r2, r3
 1205 0064 3B68     		ldr	r3, [r7]
 1206 0066 FFF7FEFF 		bl	HAL_DMA_Start_IT
 593:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   
 594:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   /* Process Unlocked */
 595:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   __HAL_UNLOCK(hsdram);  
 1207              		.loc 1 595 0
 1208 006a FB68     		ldr	r3, [r7, #12]
 1209 006c 0022     		movs	r2, #0
 1210 006e 83F82D20 		strb	r2, [r3, #45]
 596:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   
 597:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   return HAL_OK; 
 1211              		.loc 1 597 0
 1212 0072 0023     		movs	r3, #0
 1213              	.L61:
 598:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** }
 1214              		.loc 1 598 0
 1215 0074 1846     		mov	r0, r3
 1216 0076 1837     		adds	r7, r7, #24
 1217              	.LCFI84:
 1218              		.cfi_def_cfa_offset 8
 1219 0078 BD46     		mov	sp, r7
 1220              	.LCFI85:
 1221              		.cfi_def_cfa_register 13
 1222              		@ sp needed
 1223 007a 80BD     		pop	{r7, pc}
 1224              	.L65:
 1225              		.align	2
 1226              	.L64:
 1227 007c 00000000 		.word	HAL_SDRAM_DMA_XferCpltCallback
 1228 0080 00000000 		.word	HAL_SDRAM_DMA_XferErrorCallback
 1229              		.cfi_endproc
 1230              	.LFE149:
 1232              		.section	.text.HAL_SDRAM_Write_DMA,"ax",%progbits
 1233              		.align	2
 1234              		.global	HAL_SDRAM_Write_DMA
 1235              		.thumb
 1236              		.thumb_func
 1238              	HAL_SDRAM_Write_DMA:
 1239              	.LFB150:
 599:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** 
 600:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** /**
 601:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @brief  Writes a Words data buffer to SDRAM memory using DMA transfer.
 602:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @param  hsdram: pointer to a SDRAM_HandleTypeDef structure that contains
 603:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   *                the configuration information for SDRAM module.
 604:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @param  pAddress: Pointer to write start address
ARM GAS  /tmp/ccPQH6kM.s 			page 33


 605:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @param  pSrcBuffer: Pointer to source buffer to write  
 606:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @param  BufferSize: Size of the buffer to write to memory
 607:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @retval HAL status
 608:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   */
 609:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** HAL_StatusTypeDef HAL_SDRAM_Write_DMA(SDRAM_HandleTypeDef *hsdram, uint32_t *pAddress, uint32_t *pS
 610:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** {
 1240              		.loc 1 610 0
 1241              		.cfi_startproc
 1242              		@ args = 0, pretend = 0, frame = 24
 1243              		@ frame_needed = 1, uses_anonymous_args = 0
 1244 0000 80B5     		push	{r7, lr}
 1245              	.LCFI86:
 1246              		.cfi_def_cfa_offset 8
 1247              		.cfi_offset 7, -8
 1248              		.cfi_offset 14, -4
 1249 0002 86B0     		sub	sp, sp, #24
 1250              	.LCFI87:
 1251              		.cfi_def_cfa_offset 32
 1252 0004 00AF     		add	r7, sp, #0
 1253              	.LCFI88:
 1254              		.cfi_def_cfa_register 7
 1255 0006 F860     		str	r0, [r7, #12]
 1256 0008 B960     		str	r1, [r7, #8]
 1257 000a 7A60     		str	r2, [r7, #4]
 1258 000c 3B60     		str	r3, [r7]
 611:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   uint32_t tmp = 0;
 1259              		.loc 1 611 0
 1260 000e 0023     		movs	r3, #0
 1261 0010 7B61     		str	r3, [r7, #20]
 612:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   
 613:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   /* Process Locked */
 614:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   __HAL_LOCK(hsdram);
 1262              		.loc 1 614 0
 1263 0012 FB68     		ldr	r3, [r7, #12]
 1264 0014 93F82D30 		ldrb	r3, [r3, #45]	@ zero_extendqisi2
 1265 0018 012B     		cmp	r3, #1
 1266 001a 01D1     		bne	.L67
 1267              		.loc 1 614 0 is_stmt 0 discriminator 1
 1268 001c 0223     		movs	r3, #2
 1269 001e 2CE0     		b	.L68
 1270              	.L67:
 1271              		.loc 1 614 0 discriminator 2
 1272 0020 FB68     		ldr	r3, [r7, #12]
 1273 0022 0122     		movs	r2, #1
 1274 0024 83F82D20 		strb	r2, [r3, #45]
 615:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   
 616:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   /* Check the SDRAM controller state */  
 617:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   tmp = hsdram->State;
 1275              		.loc 1 617 0 is_stmt 1 discriminator 2
 1276 0028 FB68     		ldr	r3, [r7, #12]
 1277 002a 93F82C30 		ldrb	r3, [r3, #44]
 1278 002e DBB2     		uxtb	r3, r3
 1279 0030 7B61     		str	r3, [r7, #20]
 618:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   
 619:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   if(tmp == HAL_SDRAM_STATE_BUSY)
 1280              		.loc 1 619 0 discriminator 2
 1281 0032 7B69     		ldr	r3, [r7, #20]
ARM GAS  /tmp/ccPQH6kM.s 			page 34


 1282 0034 022B     		cmp	r3, #2
 1283 0036 01D1     		bne	.L69
 620:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   {
 621:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****     return HAL_BUSY;
 1284              		.loc 1 621 0
 1285 0038 0223     		movs	r3, #2
 1286 003a 1EE0     		b	.L68
 1287              	.L69:
 622:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   }
 623:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   else if((tmp == HAL_SDRAM_STATE_PRECHARGED) || (tmp == HAL_SDRAM_STATE_WRITE_PROTECTED))
 1288              		.loc 1 623 0
 1289 003c 7B69     		ldr	r3, [r7, #20]
 1290 003e 052B     		cmp	r3, #5
 1291 0040 02D0     		beq	.L70
 1292              		.loc 1 623 0 is_stmt 0 discriminator 1
 1293 0042 7B69     		ldr	r3, [r7, #20]
 1294 0044 042B     		cmp	r3, #4
 1295 0046 01D1     		bne	.L71
 1296              	.L70:
 624:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   {
 625:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****     return  HAL_ERROR; 
 1297              		.loc 1 625 0 is_stmt 1
 1298 0048 0123     		movs	r3, #1
 1299 004a 16E0     		b	.L68
 1300              	.L71:
 626:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   }  
 627:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   
 628:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   /* Configure DMA user callbacks */
 629:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   hsdram->hdma->XferCpltCallback  = HAL_SDRAM_DMA_XferCpltCallback;
 1301              		.loc 1 629 0
 1302 004c FB68     		ldr	r3, [r7, #12]
 1303 004e 1B6B     		ldr	r3, [r3, #48]
 1304 0050 0C4A     		ldr	r2, .L72
 1305 0052 DA63     		str	r2, [r3, #60]
 630:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   hsdram->hdma->XferErrorCallback = HAL_SDRAM_DMA_XferErrorCallback;
 1306              		.loc 1 630 0
 1307 0054 FB68     		ldr	r3, [r7, #12]
 1308 0056 1B6B     		ldr	r3, [r3, #48]
 1309 0058 0B4A     		ldr	r2, .L72+4
 1310 005a DA64     		str	r2, [r3, #76]
 631:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   
 632:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   /* Enable the DMA Stream */
 633:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   HAL_DMA_Start_IT(hsdram->hdma, (uint32_t)pSrcBuffer, (uint32_t)pAddress, (uint32_t)BufferSize);
 1311              		.loc 1 633 0
 1312 005c FB68     		ldr	r3, [r7, #12]
 1313 005e 196B     		ldr	r1, [r3, #48]
 1314 0060 7A68     		ldr	r2, [r7, #4]
 1315 0062 BB68     		ldr	r3, [r7, #8]
 1316 0064 0846     		mov	r0, r1
 1317 0066 1146     		mov	r1, r2
 1318 0068 1A46     		mov	r2, r3
 1319 006a 3B68     		ldr	r3, [r7]
 1320 006c FFF7FEFF 		bl	HAL_DMA_Start_IT
 634:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   
 635:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   /* Process Unlocked */
 636:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   __HAL_UNLOCK(hsdram);
 1321              		.loc 1 636 0
ARM GAS  /tmp/ccPQH6kM.s 			page 35


 1322 0070 FB68     		ldr	r3, [r7, #12]
 1323 0072 0022     		movs	r2, #0
 1324 0074 83F82D20 		strb	r2, [r3, #45]
 637:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   
 638:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   return HAL_OK;
 1325              		.loc 1 638 0
 1326 0078 0023     		movs	r3, #0
 1327              	.L68:
 639:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** }
 1328              		.loc 1 639 0
 1329 007a 1846     		mov	r0, r3
 1330 007c 1837     		adds	r7, r7, #24
 1331              	.LCFI89:
 1332              		.cfi_def_cfa_offset 8
 1333 007e BD46     		mov	sp, r7
 1334              	.LCFI90:
 1335              		.cfi_def_cfa_register 13
 1336              		@ sp needed
 1337 0080 80BD     		pop	{r7, pc}
 1338              	.L73:
 1339 0082 00BF     		.align	2
 1340              	.L72:
 1341 0084 00000000 		.word	HAL_SDRAM_DMA_XferCpltCallback
 1342 0088 00000000 		.word	HAL_SDRAM_DMA_XferErrorCallback
 1343              		.cfi_endproc
 1344              	.LFE150:
 1346              		.section	.text.HAL_SDRAM_WriteProtection_Enable,"ax",%progbits
 1347              		.align	2
 1348              		.global	HAL_SDRAM_WriteProtection_Enable
 1349              		.thumb
 1350              		.thumb_func
 1352              	HAL_SDRAM_WriteProtection_Enable:
 1353              	.LFB151:
 640:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** 
 641:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** /**
 642:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @}
 643:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   */
 644:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   
 645:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** /** @defgroup SDRAM_Exported_Functions_Group3 Control functions 
 646:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****  *  @brief   management functions 
 647:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****  *
 648:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** @verbatim   
 649:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   ==============================================================================
 650:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****                          ##### SDRAM Control functions #####
 651:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   ==============================================================================  
 652:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   [..]
 653:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****     This subsection provides a set of functions allowing to control dynamically
 654:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****     the SDRAM interface.
 655:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** 
 656:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** @endverbatim
 657:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @{
 658:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   */
 659:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** 
 660:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** /**
 661:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @brief  Enables dynamically SDRAM write protection.
 662:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @param  hsdram: pointer to a SDRAM_HandleTypeDef structure that contains
 663:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   *                the configuration information for SDRAM module.
ARM GAS  /tmp/ccPQH6kM.s 			page 36


 664:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @retval HAL status
 665:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   */
 666:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** HAL_StatusTypeDef HAL_SDRAM_WriteProtection_Enable(SDRAM_HandleTypeDef *hsdram)
 667:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** { 
 1354              		.loc 1 667 0
 1355              		.cfi_startproc
 1356              		@ args = 0, pretend = 0, frame = 8
 1357              		@ frame_needed = 1, uses_anonymous_args = 0
 1358 0000 80B5     		push	{r7, lr}
 1359              	.LCFI91:
 1360              		.cfi_def_cfa_offset 8
 1361              		.cfi_offset 7, -8
 1362              		.cfi_offset 14, -4
 1363 0002 82B0     		sub	sp, sp, #8
 1364              	.LCFI92:
 1365              		.cfi_def_cfa_offset 16
 1366 0004 00AF     		add	r7, sp, #0
 1367              	.LCFI93:
 1368              		.cfi_def_cfa_register 7
 1369 0006 7860     		str	r0, [r7, #4]
 668:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   /* Check the SDRAM controller state */ 
 669:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 1370              		.loc 1 669 0
 1371 0008 7B68     		ldr	r3, [r7, #4]
 1372 000a 93F82C30 		ldrb	r3, [r3, #44]
 1373 000e DBB2     		uxtb	r3, r3
 1374 0010 022B     		cmp	r3, #2
 1375 0012 01D1     		bne	.L75
 670:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   {
 671:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****     return HAL_BUSY;
 1376              		.loc 1 671 0
 1377 0014 0223     		movs	r3, #2
 1378 0016 10E0     		b	.L76
 1379              	.L75:
 672:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   }
 673:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   
 674:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   /* Update the SDRAM state */
 675:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   hsdram->State = HAL_SDRAM_STATE_BUSY;
 1380              		.loc 1 675 0
 1381 0018 7B68     		ldr	r3, [r7, #4]
 1382 001a 0222     		movs	r2, #2
 1383 001c 83F82C20 		strb	r2, [r3, #44]
 676:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   
 677:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   /* Enable write protection */
 678:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   FMC_SDRAM_WriteProtection_Enable(hsdram->Instance, hsdram->Init.SDBank);
 1384              		.loc 1 678 0
 1385 0020 7B68     		ldr	r3, [r7, #4]
 1386 0022 1A68     		ldr	r2, [r3]
 1387 0024 7B68     		ldr	r3, [r7, #4]
 1388 0026 5B68     		ldr	r3, [r3, #4]
 1389 0028 1046     		mov	r0, r2
 1390 002a 1946     		mov	r1, r3
 1391 002c FFF7FEFF 		bl	FMC_SDRAM_WriteProtection_Enable
 679:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   
 680:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   /* Update the SDRAM state */
 681:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   hsdram->State = HAL_SDRAM_STATE_WRITE_PROTECTED;
 1392              		.loc 1 681 0
ARM GAS  /tmp/ccPQH6kM.s 			page 37


 1393 0030 7B68     		ldr	r3, [r7, #4]
 1394 0032 0422     		movs	r2, #4
 1395 0034 83F82C20 		strb	r2, [r3, #44]
 682:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   
 683:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   return HAL_OK;  
 1396              		.loc 1 683 0
 1397 0038 0023     		movs	r3, #0
 1398              	.L76:
 684:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** }
 1399              		.loc 1 684 0
 1400 003a 1846     		mov	r0, r3
 1401 003c 0837     		adds	r7, r7, #8
 1402              	.LCFI94:
 1403              		.cfi_def_cfa_offset 8
 1404 003e BD46     		mov	sp, r7
 1405              	.LCFI95:
 1406              		.cfi_def_cfa_register 13
 1407              		@ sp needed
 1408 0040 80BD     		pop	{r7, pc}
 1409              		.cfi_endproc
 1410              	.LFE151:
 1412 0042 00BF     		.section	.text.HAL_SDRAM_WriteProtection_Disable,"ax",%progbits
 1413              		.align	2
 1414              		.global	HAL_SDRAM_WriteProtection_Disable
 1415              		.thumb
 1416              		.thumb_func
 1418              	HAL_SDRAM_WriteProtection_Disable:
 1419              	.LFB152:
 685:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** 
 686:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** /**
 687:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @brief  Disables dynamically SDRAM write protection.
 688:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @param  hsdram: pointer to a SDRAM_HandleTypeDef structure that contains
 689:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   *                the configuration information for SDRAM module.
 690:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @retval HAL status
 691:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   */
 692:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** HAL_StatusTypeDef HAL_SDRAM_WriteProtection_Disable(SDRAM_HandleTypeDef *hsdram)
 693:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** {
 1420              		.loc 1 693 0
 1421              		.cfi_startproc
 1422              		@ args = 0, pretend = 0, frame = 8
 1423              		@ frame_needed = 1, uses_anonymous_args = 0
 1424 0000 80B5     		push	{r7, lr}
 1425              	.LCFI96:
 1426              		.cfi_def_cfa_offset 8
 1427              		.cfi_offset 7, -8
 1428              		.cfi_offset 14, -4
 1429 0002 82B0     		sub	sp, sp, #8
 1430              	.LCFI97:
 1431              		.cfi_def_cfa_offset 16
 1432 0004 00AF     		add	r7, sp, #0
 1433              	.LCFI98:
 1434              		.cfi_def_cfa_register 7
 1435 0006 7860     		str	r0, [r7, #4]
 694:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   /* Check the SDRAM controller state */
 695:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 1436              		.loc 1 695 0
 1437 0008 7B68     		ldr	r3, [r7, #4]
ARM GAS  /tmp/ccPQH6kM.s 			page 38


 1438 000a 93F82C30 		ldrb	r3, [r3, #44]
 1439 000e DBB2     		uxtb	r3, r3
 1440 0010 022B     		cmp	r3, #2
 1441 0012 01D1     		bne	.L78
 696:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   {
 697:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****     return HAL_BUSY;
 1442              		.loc 1 697 0
 1443 0014 0223     		movs	r3, #2
 1444 0016 10E0     		b	.L79
 1445              	.L78:
 698:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   }
 699:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   
 700:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   /* Update the SDRAM state */
 701:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   hsdram->State = HAL_SDRAM_STATE_BUSY;
 1446              		.loc 1 701 0
 1447 0018 7B68     		ldr	r3, [r7, #4]
 1448 001a 0222     		movs	r2, #2
 1449 001c 83F82C20 		strb	r2, [r3, #44]
 702:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   
 703:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   /* Disable write protection */
 704:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   FMC_SDRAM_WriteProtection_Disable(hsdram->Instance, hsdram->Init.SDBank);
 1450              		.loc 1 704 0
 1451 0020 7B68     		ldr	r3, [r7, #4]
 1452 0022 1A68     		ldr	r2, [r3]
 1453 0024 7B68     		ldr	r3, [r7, #4]
 1454 0026 5B68     		ldr	r3, [r3, #4]
 1455 0028 1046     		mov	r0, r2
 1456 002a 1946     		mov	r1, r3
 1457 002c FFF7FEFF 		bl	FMC_SDRAM_WriteProtection_Disable
 705:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   
 706:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   /* Update the SDRAM state */
 707:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   hsdram->State = HAL_SDRAM_STATE_READY;
 1458              		.loc 1 707 0
 1459 0030 7B68     		ldr	r3, [r7, #4]
 1460 0032 0122     		movs	r2, #1
 1461 0034 83F82C20 		strb	r2, [r3, #44]
 708:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   
 709:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   return HAL_OK;
 1462              		.loc 1 709 0
 1463 0038 0023     		movs	r3, #0
 1464              	.L79:
 710:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** }
 1465              		.loc 1 710 0
 1466 003a 1846     		mov	r0, r3
 1467 003c 0837     		adds	r7, r7, #8
 1468              	.LCFI99:
 1469              		.cfi_def_cfa_offset 8
 1470 003e BD46     		mov	sp, r7
 1471              	.LCFI100:
 1472              		.cfi_def_cfa_register 13
 1473              		@ sp needed
 1474 0040 80BD     		pop	{r7, pc}
 1475              		.cfi_endproc
 1476              	.LFE152:
 1478 0042 00BF     		.section	.text.HAL_SDRAM_SendCommand,"ax",%progbits
 1479              		.align	2
 1480              		.global	HAL_SDRAM_SendCommand
ARM GAS  /tmp/ccPQH6kM.s 			page 39


 1481              		.thumb
 1482              		.thumb_func
 1484              	HAL_SDRAM_SendCommand:
 1485              	.LFB153:
 711:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** 
 712:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** /**
 713:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @brief  Sends Command to the SDRAM bank.
 714:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @param  hsdram: pointer to a SDRAM_HandleTypeDef structure that contains
 715:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   *                the configuration information for SDRAM module.
 716:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @param  Command: SDRAM command structure
 717:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @param  Timeout: Timeout duration
 718:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @retval HAL status
 719:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   */  
 720:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Comm
 721:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** {
 1486              		.loc 1 721 0
 1487              		.cfi_startproc
 1488              		@ args = 0, pretend = 0, frame = 16
 1489              		@ frame_needed = 1, uses_anonymous_args = 0
 1490 0000 80B5     		push	{r7, lr}
 1491              	.LCFI101:
 1492              		.cfi_def_cfa_offset 8
 1493              		.cfi_offset 7, -8
 1494              		.cfi_offset 14, -4
 1495 0002 84B0     		sub	sp, sp, #16
 1496              	.LCFI102:
 1497              		.cfi_def_cfa_offset 24
 1498 0004 00AF     		add	r7, sp, #0
 1499              	.LCFI103:
 1500              		.cfi_def_cfa_register 7
 1501 0006 F860     		str	r0, [r7, #12]
 1502 0008 B960     		str	r1, [r7, #8]
 1503 000a 7A60     		str	r2, [r7, #4]
 722:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   /* Check the SDRAM controller state */
 723:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 1504              		.loc 1 723 0
 1505 000c FB68     		ldr	r3, [r7, #12]
 1506 000e 93F82C30 		ldrb	r3, [r3, #44]
 1507 0012 DBB2     		uxtb	r3, r3
 1508 0014 022B     		cmp	r3, #2
 1509 0016 01D1     		bne	.L81
 724:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   {
 725:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****     return HAL_BUSY;
 1510              		.loc 1 725 0
 1511 0018 0223     		movs	r3, #2
 1512 001a 18E0     		b	.L82
 1513              	.L81:
 726:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   }
 727:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   
 728:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   /* Update the SDRAM state */
 729:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   hsdram->State = HAL_SDRAM_STATE_BUSY;
 1514              		.loc 1 729 0
 1515 001c FB68     		ldr	r3, [r7, #12]
 1516 001e 0222     		movs	r2, #2
 1517 0020 83F82C20 		strb	r2, [r3, #44]
 730:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   
 731:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   /* Send SDRAM command */
ARM GAS  /tmp/ccPQH6kM.s 			page 40


 732:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 1518              		.loc 1 732 0
 1519 0024 FB68     		ldr	r3, [r7, #12]
 1520 0026 1B68     		ldr	r3, [r3]
 1521 0028 1846     		mov	r0, r3
 1522 002a B968     		ldr	r1, [r7, #8]
 1523 002c 7A68     		ldr	r2, [r7, #4]
 1524 002e FFF7FEFF 		bl	FMC_SDRAM_SendCommand
 733:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   
 734:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   /* Update the SDRAM controller state state */
 735:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   if(Command->CommandMode == FMC_SDRAM_CMD_PALL)
 1525              		.loc 1 735 0
 1526 0032 BB68     		ldr	r3, [r7, #8]
 1527 0034 1B68     		ldr	r3, [r3]
 1528 0036 022B     		cmp	r3, #2
 1529 0038 04D1     		bne	.L83
 736:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   {
 737:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****     hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 1530              		.loc 1 737 0
 1531 003a FB68     		ldr	r3, [r7, #12]
 1532 003c 0522     		movs	r2, #5
 1533 003e 83F82C20 		strb	r2, [r3, #44]
 1534 0042 03E0     		b	.L84
 1535              	.L83:
 738:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   }
 739:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   else
 740:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   {
 741:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****     hsdram->State = HAL_SDRAM_STATE_READY;
 1536              		.loc 1 741 0
 1537 0044 FB68     		ldr	r3, [r7, #12]
 1538 0046 0122     		movs	r2, #1
 1539 0048 83F82C20 		strb	r2, [r3, #44]
 1540              	.L84:
 742:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   }
 743:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   
 744:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   return HAL_OK;  
 1541              		.loc 1 744 0
 1542 004c 0023     		movs	r3, #0
 1543              	.L82:
 745:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** }
 1544              		.loc 1 745 0
 1545 004e 1846     		mov	r0, r3
 1546 0050 1037     		adds	r7, r7, #16
 1547              	.LCFI104:
 1548              		.cfi_def_cfa_offset 8
 1549 0052 BD46     		mov	sp, r7
 1550              	.LCFI105:
 1551              		.cfi_def_cfa_register 13
 1552              		@ sp needed
 1553 0054 80BD     		pop	{r7, pc}
 1554              		.cfi_endproc
 1555              	.LFE153:
 1557 0056 00BF     		.section	.text.HAL_SDRAM_ProgramRefreshRate,"ax",%progbits
 1558              		.align	2
 1559              		.global	HAL_SDRAM_ProgramRefreshRate
 1560              		.thumb
 1561              		.thumb_func
ARM GAS  /tmp/ccPQH6kM.s 			page 41


 1563              	HAL_SDRAM_ProgramRefreshRate:
 1564              	.LFB154:
 746:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** 
 747:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** /**
 748:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @brief  Programs the SDRAM Memory Refresh rate.
 749:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @param  hsdram: pointer to a SDRAM_HandleTypeDef structure that contains
 750:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   *                the configuration information for SDRAM module.  
 751:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @param  RefreshRate: The SDRAM refresh rate value       
 752:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @retval HAL status
 753:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   */
 754:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
 755:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** {
 1565              		.loc 1 755 0
 1566              		.cfi_startproc
 1567              		@ args = 0, pretend = 0, frame = 8
 1568              		@ frame_needed = 1, uses_anonymous_args = 0
 1569 0000 80B5     		push	{r7, lr}
 1570              	.LCFI106:
 1571              		.cfi_def_cfa_offset 8
 1572              		.cfi_offset 7, -8
 1573              		.cfi_offset 14, -4
 1574 0002 82B0     		sub	sp, sp, #8
 1575              	.LCFI107:
 1576              		.cfi_def_cfa_offset 16
 1577 0004 00AF     		add	r7, sp, #0
 1578              	.LCFI108:
 1579              		.cfi_def_cfa_register 7
 1580 0006 7860     		str	r0, [r7, #4]
 1581 0008 3960     		str	r1, [r7]
 756:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   /* Check the SDRAM controller state */
 757:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 1582              		.loc 1 757 0
 1583 000a 7B68     		ldr	r3, [r7, #4]
 1584 000c 93F82C30 		ldrb	r3, [r3, #44]
 1585 0010 DBB2     		uxtb	r3, r3
 1586 0012 022B     		cmp	r3, #2
 1587 0014 01D1     		bne	.L86
 758:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   {
 759:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****     return HAL_BUSY;
 1588              		.loc 1 759 0
 1589 0016 0223     		movs	r3, #2
 1590 0018 0EE0     		b	.L87
 1591              	.L86:
 760:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   } 
 761:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   
 762:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   /* Update the SDRAM state */
 763:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   hsdram->State = HAL_SDRAM_STATE_BUSY;
 1592              		.loc 1 763 0
 1593 001a 7B68     		ldr	r3, [r7, #4]
 1594 001c 0222     		movs	r2, #2
 1595 001e 83F82C20 		strb	r2, [r3, #44]
 764:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   
 765:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   /* Program the refresh rate */
 766:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   FMC_SDRAM_ProgramRefreshRate(hsdram->Instance ,RefreshRate);
 1596              		.loc 1 766 0
 1597 0022 7B68     		ldr	r3, [r7, #4]
 1598 0024 1B68     		ldr	r3, [r3]
ARM GAS  /tmp/ccPQH6kM.s 			page 42


 1599 0026 1846     		mov	r0, r3
 1600 0028 3968     		ldr	r1, [r7]
 1601 002a FFF7FEFF 		bl	FMC_SDRAM_ProgramRefreshRate
 767:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   
 768:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   /* Update the SDRAM state */
 769:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   hsdram->State = HAL_SDRAM_STATE_READY;
 1602              		.loc 1 769 0
 1603 002e 7B68     		ldr	r3, [r7, #4]
 1604 0030 0122     		movs	r2, #1
 1605 0032 83F82C20 		strb	r2, [r3, #44]
 770:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   
 771:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   return HAL_OK;   
 1606              		.loc 1 771 0
 1607 0036 0023     		movs	r3, #0
 1608              	.L87:
 772:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** }
 1609              		.loc 1 772 0
 1610 0038 1846     		mov	r0, r3
 1611 003a 0837     		adds	r7, r7, #8
 1612              	.LCFI109:
 1613              		.cfi_def_cfa_offset 8
 1614 003c BD46     		mov	sp, r7
 1615              	.LCFI110:
 1616              		.cfi_def_cfa_register 13
 1617              		@ sp needed
 1618 003e 80BD     		pop	{r7, pc}
 1619              		.cfi_endproc
 1620              	.LFE154:
 1622              		.section	.text.HAL_SDRAM_SetAutoRefreshNumber,"ax",%progbits
 1623              		.align	2
 1624              		.global	HAL_SDRAM_SetAutoRefreshNumber
 1625              		.thumb
 1626              		.thumb_func
 1628              	HAL_SDRAM_SetAutoRefreshNumber:
 1629              	.LFB155:
 773:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** 
 774:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** /**
 775:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @brief  Sets the Number of consecutive SDRAM Memory auto Refresh commands.
 776:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @param  hsdram: pointer to a SDRAM_HandleTypeDef structure that contains
 777:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   *                the configuration information for SDRAM module.  
 778:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @param  AutoRefreshNumber: The SDRAM auto Refresh number       
 779:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @retval HAL status
 780:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   */
 781:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** HAL_StatusTypeDef HAL_SDRAM_SetAutoRefreshNumber(SDRAM_HandleTypeDef *hsdram, uint32_t AutoRefreshN
 782:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** {
 1630              		.loc 1 782 0
 1631              		.cfi_startproc
 1632              		@ args = 0, pretend = 0, frame = 8
 1633              		@ frame_needed = 1, uses_anonymous_args = 0
 1634 0000 80B5     		push	{r7, lr}
 1635              	.LCFI111:
 1636              		.cfi_def_cfa_offset 8
 1637              		.cfi_offset 7, -8
 1638              		.cfi_offset 14, -4
 1639 0002 82B0     		sub	sp, sp, #8
 1640              	.LCFI112:
 1641              		.cfi_def_cfa_offset 16
ARM GAS  /tmp/ccPQH6kM.s 			page 43


 1642 0004 00AF     		add	r7, sp, #0
 1643              	.LCFI113:
 1644              		.cfi_def_cfa_register 7
 1645 0006 7860     		str	r0, [r7, #4]
 1646 0008 3960     		str	r1, [r7]
 783:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   /* Check the SDRAM controller state */
 784:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 1647              		.loc 1 784 0
 1648 000a 7B68     		ldr	r3, [r7, #4]
 1649 000c 93F82C30 		ldrb	r3, [r3, #44]
 1650 0010 DBB2     		uxtb	r3, r3
 1651 0012 022B     		cmp	r3, #2
 1652 0014 01D1     		bne	.L89
 785:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   {
 786:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****     return HAL_BUSY;
 1653              		.loc 1 786 0
 1654 0016 0223     		movs	r3, #2
 1655 0018 0EE0     		b	.L90
 1656              	.L89:
 787:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   } 
 788:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   
 789:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   /* Update the SDRAM state */
 790:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   hsdram->State = HAL_SDRAM_STATE_BUSY;
 1657              		.loc 1 790 0
 1658 001a 7B68     		ldr	r3, [r7, #4]
 1659 001c 0222     		movs	r2, #2
 1660 001e 83F82C20 		strb	r2, [r3, #44]
 791:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   
 792:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   /* Set the Auto-Refresh number */
 793:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   FMC_SDRAM_SetAutoRefreshNumber(hsdram->Instance ,AutoRefreshNumber);
 1661              		.loc 1 793 0
 1662 0022 7B68     		ldr	r3, [r7, #4]
 1663 0024 1B68     		ldr	r3, [r3]
 1664 0026 1846     		mov	r0, r3
 1665 0028 3968     		ldr	r1, [r7]
 1666 002a FFF7FEFF 		bl	FMC_SDRAM_SetAutoRefreshNumber
 794:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   
 795:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   /* Update the SDRAM state */
 796:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   hsdram->State = HAL_SDRAM_STATE_READY;
 1667              		.loc 1 796 0
 1668 002e 7B68     		ldr	r3, [r7, #4]
 1669 0030 0122     		movs	r2, #1
 1670 0032 83F82C20 		strb	r2, [r3, #44]
 797:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   
 798:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   return HAL_OK;
 1671              		.loc 1 798 0
 1672 0036 0023     		movs	r3, #0
 1673              	.L90:
 799:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** }
 1674              		.loc 1 799 0
 1675 0038 1846     		mov	r0, r3
 1676 003a 0837     		adds	r7, r7, #8
 1677              	.LCFI114:
 1678              		.cfi_def_cfa_offset 8
 1679 003c BD46     		mov	sp, r7
 1680              	.LCFI115:
 1681              		.cfi_def_cfa_register 13
ARM GAS  /tmp/ccPQH6kM.s 			page 44


 1682              		@ sp needed
 1683 003e 80BD     		pop	{r7, pc}
 1684              		.cfi_endproc
 1685              	.LFE155:
 1687              		.section	.text.HAL_SDRAM_GetModeStatus,"ax",%progbits
 1688              		.align	2
 1689              		.global	HAL_SDRAM_GetModeStatus
 1690              		.thumb
 1691              		.thumb_func
 1693              	HAL_SDRAM_GetModeStatus:
 1694              	.LFB156:
 800:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** 
 801:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** /**
 802:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @brief  Returns the SDRAM memory current mode.
 803:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @param  hsdram: pointer to a SDRAM_HandleTypeDef structure that contains
 804:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   *                the configuration information for SDRAM module.
 805:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @retval The SDRAM memory mode.        
 806:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   */
 807:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** uint32_t HAL_SDRAM_GetModeStatus(SDRAM_HandleTypeDef *hsdram)
 808:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** {
 1695              		.loc 1 808 0
 1696              		.cfi_startproc
 1697              		@ args = 0, pretend = 0, frame = 8
 1698              		@ frame_needed = 1, uses_anonymous_args = 0
 1699 0000 80B5     		push	{r7, lr}
 1700              	.LCFI116:
 1701              		.cfi_def_cfa_offset 8
 1702              		.cfi_offset 7, -8
 1703              		.cfi_offset 14, -4
 1704 0002 82B0     		sub	sp, sp, #8
 1705              	.LCFI117:
 1706              		.cfi_def_cfa_offset 16
 1707 0004 00AF     		add	r7, sp, #0
 1708              	.LCFI118:
 1709              		.cfi_def_cfa_register 7
 1710 0006 7860     		str	r0, [r7, #4]
 809:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   /* Return the SDRAM memory current mode */
 810:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   return(FMC_SDRAM_GetModeStatus(hsdram->Instance, hsdram->Init.SDBank));
 1711              		.loc 1 810 0
 1712 0008 7B68     		ldr	r3, [r7, #4]
 1713 000a 1A68     		ldr	r2, [r3]
 1714 000c 7B68     		ldr	r3, [r7, #4]
 1715 000e 5B68     		ldr	r3, [r3, #4]
 1716 0010 1046     		mov	r0, r2
 1717 0012 1946     		mov	r1, r3
 1718 0014 FFF7FEFF 		bl	FMC_SDRAM_GetModeStatus
 1719 0018 0346     		mov	r3, r0
 811:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** }
 1720              		.loc 1 811 0
 1721 001a 1846     		mov	r0, r3
 1722 001c 0837     		adds	r7, r7, #8
 1723              	.LCFI119:
 1724              		.cfi_def_cfa_offset 8
 1725 001e BD46     		mov	sp, r7
 1726              	.LCFI120:
 1727              		.cfi_def_cfa_register 13
 1728              		@ sp needed
ARM GAS  /tmp/ccPQH6kM.s 			page 45


 1729 0020 80BD     		pop	{r7, pc}
 1730              		.cfi_endproc
 1731              	.LFE156:
 1733 0022 00BF     		.section	.text.HAL_SDRAM_GetState,"ax",%progbits
 1734              		.align	2
 1735              		.global	HAL_SDRAM_GetState
 1736              		.thumb
 1737              		.thumb_func
 1739              	HAL_SDRAM_GetState:
 1740              	.LFB157:
 812:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** 
 813:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** /**
 814:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @}
 815:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   */
 816:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   
 817:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** /** @defgroup SDRAM_Exported_Functions_Group4 State functions 
 818:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****  *  @brief   Peripheral State functions 
 819:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****  *
 820:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** @verbatim   
 821:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   ==============================================================================
 822:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****                       ##### SDRAM State functions #####
 823:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   ==============================================================================  
 824:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   [..]
 825:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****     This subsection permits to get in run-time the status of the SDRAM controller 
 826:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****     and the data flow.
 827:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** 
 828:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** @endverbatim
 829:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @{
 830:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   */
 831:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** 
 832:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** /**
 833:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @brief  Returns the SDRAM state.
 834:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @param  hsdram: pointer to a SDRAM_HandleTypeDef structure that contains
 835:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   *                the configuration information for SDRAM module.
 836:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   * @retval HAL state
 837:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   */
 838:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** HAL_SDRAM_StateTypeDef HAL_SDRAM_GetState(SDRAM_HandleTypeDef *hsdram)
 839:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** {
 1741              		.loc 1 839 0
 1742              		.cfi_startproc
 1743              		@ args = 0, pretend = 0, frame = 8
 1744              		@ frame_needed = 1, uses_anonymous_args = 0
 1745              		@ link register save eliminated.
 1746 0000 80B4     		push	{r7}
 1747              	.LCFI121:
 1748              		.cfi_def_cfa_offset 4
 1749              		.cfi_offset 7, -4
 1750 0002 83B0     		sub	sp, sp, #12
 1751              	.LCFI122:
 1752              		.cfi_def_cfa_offset 16
 1753 0004 00AF     		add	r7, sp, #0
 1754              	.LCFI123:
 1755              		.cfi_def_cfa_register 7
 1756 0006 7860     		str	r0, [r7, #4]
 840:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c ****   return hsdram->State;
 1757              		.loc 1 840 0
 1758 0008 7B68     		ldr	r3, [r7, #4]
ARM GAS  /tmp/ccPQH6kM.s 			page 46


 1759 000a 93F82C30 		ldrb	r3, [r3, #44]
 1760 000e DBB2     		uxtb	r3, r3
 841:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_sdram.c **** }
 1761              		.loc 1 841 0
 1762 0010 1846     		mov	r0, r3
 1763 0012 0C37     		adds	r7, r7, #12
 1764              	.LCFI124:
 1765              		.cfi_def_cfa_offset 4
 1766 0014 BD46     		mov	sp, r7
 1767              	.LCFI125:
 1768              		.cfi_def_cfa_register 13
 1769              		@ sp needed
 1770 0016 5DF8047B 		ldr	r7, [sp], #4
 1771              	.LCFI126:
 1772              		.cfi_restore 7
 1773              		.cfi_def_cfa_offset 0
 1774 001a 7047     		bx	lr
 1775              		.cfi_endproc
 1776              	.LFE157:
 1778              		.text
 1779              	.Letext0:
 1780              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 1781              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 1782              		.file 4 "../../Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f769xx.h"
 1783              		.file 5 "../../Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_def.h"
 1784              		.file 6 "../../Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_dma.h"
 1785              		.file 7 "../../Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_ll_fmc.h"
 1786              		.file 8 "../../Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_sdram.h"
 1787              		.file 9 "../../Drivers/CMSIS/Include/core_cm7.h"
ARM GAS  /tmp/ccPQH6kM.s 			page 47


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f7xx_hal_sdram.c
     /tmp/ccPQH6kM.s:21     .text.HAL_SDRAM_Init:0000000000000000 $t
     /tmp/ccPQH6kM.s:26     .text.HAL_SDRAM_Init:0000000000000000 HAL_SDRAM_Init
     /tmp/ccPQH6kM.s:173    .text.HAL_SDRAM_MspInit:0000000000000000 HAL_SDRAM_MspInit
     /tmp/ccPQH6kM.s:110    .text.HAL_SDRAM_DeInit:0000000000000000 $t
     /tmp/ccPQH6kM.s:115    .text.HAL_SDRAM_DeInit:0000000000000000 HAL_SDRAM_DeInit
     /tmp/ccPQH6kM.s:213    .text.HAL_SDRAM_MspDeInit:0000000000000000 HAL_SDRAM_MspDeInit
     /tmp/ccPQH6kM.s:168    .text.HAL_SDRAM_MspInit:0000000000000000 $t
     /tmp/ccPQH6kM.s:208    .text.HAL_SDRAM_MspDeInit:0000000000000000 $t
     /tmp/ccPQH6kM.s:248    .text.HAL_SDRAM_IRQHandler:0000000000000000 $t
     /tmp/ccPQH6kM.s:253    .text.HAL_SDRAM_IRQHandler:0000000000000000 HAL_SDRAM_IRQHandler
     /tmp/ccPQH6kM.s:308    .text.HAL_SDRAM_RefreshErrorCallback:0000000000000000 HAL_SDRAM_RefreshErrorCallback
     /tmp/ccPQH6kM.s:303    .text.HAL_SDRAM_RefreshErrorCallback:0000000000000000 $t
     /tmp/ccPQH6kM.s:343    .text.HAL_SDRAM_DMA_XferCpltCallback:0000000000000000 $t
     /tmp/ccPQH6kM.s:348    .text.HAL_SDRAM_DMA_XferCpltCallback:0000000000000000 HAL_SDRAM_DMA_XferCpltCallback
     /tmp/ccPQH6kM.s:383    .text.HAL_SDRAM_DMA_XferErrorCallback:0000000000000000 $t
     /tmp/ccPQH6kM.s:388    .text.HAL_SDRAM_DMA_XferErrorCallback:0000000000000000 HAL_SDRAM_DMA_XferErrorCallback
     /tmp/ccPQH6kM.s:423    .text.HAL_SDRAM_Read_8b:0000000000000000 $t
     /tmp/ccPQH6kM.s:428    .text.HAL_SDRAM_Read_8b:0000000000000000 HAL_SDRAM_Read_8b
     /tmp/ccPQH6kM.s:536    .text.HAL_SDRAM_Write_8b:0000000000000000 $t
     /tmp/ccPQH6kM.s:541    .text.HAL_SDRAM_Write_8b:0000000000000000 HAL_SDRAM_Write_8b
     /tmp/ccPQH6kM.s:657    .text.HAL_SDRAM_Read_16b:0000000000000000 $t
     /tmp/ccPQH6kM.s:662    .text.HAL_SDRAM_Read_16b:0000000000000000 HAL_SDRAM_Read_16b
     /tmp/ccPQH6kM.s:770    .text.HAL_SDRAM_Write_16b:0000000000000000 $t
     /tmp/ccPQH6kM.s:775    .text.HAL_SDRAM_Write_16b:0000000000000000 HAL_SDRAM_Write_16b
     /tmp/ccPQH6kM.s:891    .text.HAL_SDRAM_Read_32b:0000000000000000 $t
     /tmp/ccPQH6kM.s:896    .text.HAL_SDRAM_Read_32b:0000000000000000 HAL_SDRAM_Read_32b
     /tmp/ccPQH6kM.s:1003   .text.HAL_SDRAM_Write_32b:0000000000000000 $t
     /tmp/ccPQH6kM.s:1008   .text.HAL_SDRAM_Write_32b:0000000000000000 HAL_SDRAM_Write_32b
     /tmp/ccPQH6kM.s:1124   .text.HAL_SDRAM_Read_DMA:0000000000000000 $t
     /tmp/ccPQH6kM.s:1129   .text.HAL_SDRAM_Read_DMA:0000000000000000 HAL_SDRAM_Read_DMA
     /tmp/ccPQH6kM.s:1227   .text.HAL_SDRAM_Read_DMA:000000000000007c $d
     /tmp/ccPQH6kM.s:1233   .text.HAL_SDRAM_Write_DMA:0000000000000000 $t
     /tmp/ccPQH6kM.s:1238   .text.HAL_SDRAM_Write_DMA:0000000000000000 HAL_SDRAM_Write_DMA
     /tmp/ccPQH6kM.s:1341   .text.HAL_SDRAM_Write_DMA:0000000000000084 $d
     /tmp/ccPQH6kM.s:1347   .text.HAL_SDRAM_WriteProtection_Enable:0000000000000000 $t
     /tmp/ccPQH6kM.s:1352   .text.HAL_SDRAM_WriteProtection_Enable:0000000000000000 HAL_SDRAM_WriteProtection_Enable
     /tmp/ccPQH6kM.s:1413   .text.HAL_SDRAM_WriteProtection_Disable:0000000000000000 $t
     /tmp/ccPQH6kM.s:1418   .text.HAL_SDRAM_WriteProtection_Disable:0000000000000000 HAL_SDRAM_WriteProtection_Disable
     /tmp/ccPQH6kM.s:1479   .text.HAL_SDRAM_SendCommand:0000000000000000 $t
     /tmp/ccPQH6kM.s:1484   .text.HAL_SDRAM_SendCommand:0000000000000000 HAL_SDRAM_SendCommand
     /tmp/ccPQH6kM.s:1558   .text.HAL_SDRAM_ProgramRefreshRate:0000000000000000 $t
     /tmp/ccPQH6kM.s:1563   .text.HAL_SDRAM_ProgramRefreshRate:0000000000000000 HAL_SDRAM_ProgramRefreshRate
     /tmp/ccPQH6kM.s:1623   .text.HAL_SDRAM_SetAutoRefreshNumber:0000000000000000 $t
     /tmp/ccPQH6kM.s:1628   .text.HAL_SDRAM_SetAutoRefreshNumber:0000000000000000 HAL_SDRAM_SetAutoRefreshNumber
     /tmp/ccPQH6kM.s:1688   .text.HAL_SDRAM_GetModeStatus:0000000000000000 $t
     /tmp/ccPQH6kM.s:1693   .text.HAL_SDRAM_GetModeStatus:0000000000000000 HAL_SDRAM_GetModeStatus
     /tmp/ccPQH6kM.s:1734   .text.HAL_SDRAM_GetState:0000000000000000 $t
     /tmp/ccPQH6kM.s:1739   .text.HAL_SDRAM_GetState:0000000000000000 HAL_SDRAM_GetState
                     .debug_frame:0000000000000010 $d

UNDEFINED SYMBOLS
FMC_SDRAM_Init
FMC_SDRAM_Timing_Init
FMC_SDRAM_DeInit
HAL_DMA_Start_IT
ARM GAS  /tmp/ccPQH6kM.s 			page 48


FMC_SDRAM_WriteProtection_Enable
FMC_SDRAM_WriteProtection_Disable
FMC_SDRAM_SendCommand
FMC_SDRAM_ProgramRefreshRate
FMC_SDRAM_SetAutoRefreshNumber
FMC_SDRAM_GetModeStatus
