Analysis & Synthesis report for melodychime_top
Mon Jul 02 20:59:05 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Parameter Settings for User Entity Instance: PLL:PLL|altpll:altpll_component
 12. Parameter Settings for User Entity Instance: MELODY_CHIME:MELODY_CHIME
 13. Parameter Settings for User Entity Instance: MELODY_CHIME:MELODY_CHIME|MELODY_CHIME_SEQ:MELODY_CHIME_SEQ
 14. Parameter Settings for User Entity Instance: MELODY_CHIME:MELODY_CHIME|MELODY_CHIME_SG:gen_MELODY_CHIME_SG[0].MELODY_CHIME_SG
 15. Parameter Settings for User Entity Instance: MELODY_CHIME:MELODY_CHIME|MELODY_CHIME_SG:gen_MELODY_CHIME_SG[1].MELODY_CHIME_SG
 16. Parameter Settings for User Entity Instance: MELODY_CHIME:MELODY_CHIME|DELTA_SIGMA_1BIT_DAC:DELTA_SIGMA_1BIT_DAC
 17. altpll Parameter Settings by Entity Instance
 18. Port Connectivity Checks: "MELODY_CHIME:MELODY_CHIME|MELODY_CHIME_SG:gen_MELODY_CHIME_SG[1].MELODY_CHIME_SG"
 19. Port Connectivity Checks: "MELODY_CHIME:MELODY_CHIME|MELODY_CHIME_SG:gen_MELODY_CHIME_SG[0].MELODY_CHIME_SG"
 20. Port Connectivity Checks: "MELODY_CHIME:MELODY_CHIME"
 21. Port Connectivity Checks: "PLL:PLL"
 22. Post-Synthesis Netlist Statistics for Top Partition
 23. Elapsed Time Per Partition
 24. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Jul 02 20:59:05 2018       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; melodychime_top                             ;
; Top-level Entity Name              ; TOP                                         ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 238                                         ;
;     Total combinational functions  ; 227                                         ;
;     Dedicated logic registers      ; 145                                         ;
; Total registers                    ; 145                                         ;
; Total pins                         ; 42                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; 10M08SAE144C8G     ;                    ;
; Top-level entity name                                                      ; TOP                ; melodychime_top    ;
; Family name                                                                ; MAX 10             ; Cyclone V          ;
; HDL message level                                                          ; Level3             ; Level2             ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                    ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+
; RTL/TOP.v                        ; yes             ; User Verilog HDL File        ; D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v                  ;         ;
; IP/PLL/PLL.v                     ; yes             ; User Wizard-Generated File   ; D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/IP/PLL/PLL.v               ;         ;
; ./RTL/MELODY_CHIME_SG.v          ; yes             ; Auto-Found Verilog HDL File  ; D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME_SG.v      ;         ;
; ./RTL/MELODY_CHIME_SEQ.v         ; yes             ; Auto-Found Verilog HDL File  ; D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME_SEQ.v     ;         ;
; ./RTL/DELTA_SIGMA_1BIT_DAC.v     ; yes             ; Auto-Found Verilog HDL File  ; D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/DELTA_SIGMA_1BIT_DAC.v ;         ;
; ./RTL/MELODY_CHIME.v             ; yes             ; Auto-Found Verilog HDL File  ; D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME.v         ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf           ;         ;
; aglobal171.inc                   ; yes             ; Megafunction                 ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc       ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_pll.inc      ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratixii_pll.inc    ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/cycloneii_pll.inc    ;         ;
; db/pll_altpll.v                  ; yes             ; Auto-Generated Megafunction  ; D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/db/pll_altpll.v            ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimated Total logic elements              ; 238           ;
;                                             ;               ;
; Total combinational functions               ; 227           ;
; Logic element usage by number of LUT inputs ;               ;
;     -- 4 input functions                    ; 58            ;
;     -- 3 input functions                    ; 46            ;
;     -- <=2 input functions                  ; 123           ;
;                                             ;               ;
; Logic elements by mode                      ;               ;
;     -- normal mode                          ; 96            ;
;     -- arithmetic mode                      ; 131           ;
;                                             ;               ;
; Total registers                             ; 145           ;
;     -- Dedicated logic registers            ; 145           ;
;     -- I/O registers                        ; 0             ;
;                                             ;               ;
; I/O pins                                    ; 42            ;
;                                             ;               ;
; Embedded Multiplier 9-bit elements          ; 0             ;
;                                             ;               ;
; Maximum fan-out node                        ; CK48M_i~input ;
; Maximum fan-out                             ; 145           ;
; Total fan-out                               ; 1170          ;
; Average fan-out                             ; 2.37          ;
+---------------------------------------------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node                                     ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                   ; Entity Name          ; Library Name ;
+----------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------+----------------------+--------------+
; |TOP                                                           ; 227 (1)             ; 145 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 42   ; 0            ; 0          ; |TOP                                                                                  ; TOP                  ; work         ;
;    |MELODY_CHIME:MELODY_CHIME|                                 ; 226 (37)            ; 145 (22)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|MELODY_CHIME:MELODY_CHIME                                                        ; MELODY_CHIME         ; work         ;
;       |DELTA_SIGMA_1BIT_DAC:DELTA_SIGMA_1BIT_DAC|              ; 13 (13)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|MELODY_CHIME:MELODY_CHIME|DELTA_SIGMA_1BIT_DAC:DELTA_SIGMA_1BIT_DAC              ; DELTA_SIGMA_1BIT_DAC ; work         ;
;       |MELODY_CHIME_SEQ:MELODY_CHIME_SEQ|                      ; 62 (62)             ; 26 (26)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|MELODY_CHIME:MELODY_CHIME|MELODY_CHIME_SEQ:MELODY_CHIME_SEQ                      ; MELODY_CHIME_SEQ     ; work         ;
;       |MELODY_CHIME_SG:gen_MELODY_CHIME_SG[0].MELODY_CHIME_SG| ; 57 (57)             ; 42 (42)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|MELODY_CHIME:MELODY_CHIME|MELODY_CHIME_SG:gen_MELODY_CHIME_SG[0].MELODY_CHIME_SG ; MELODY_CHIME_SG      ; work         ;
;       |MELODY_CHIME_SG:gen_MELODY_CHIME_SG[1].MELODY_CHIME_SG| ; 57 (57)             ; 42 (42)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|MELODY_CHIME:MELODY_CHIME|MELODY_CHIME_SG:gen_MELODY_CHIME_SG[1].MELODY_CHIME_SG ; MELODY_CHIME_SG      ; work         ;
+----------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                             ;
+--------+--------------+---------+--------------+--------------+-----------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------+-----------------+
; Altera ; ALTPLL       ; 17.1    ; N/A          ; N/A          ; |TOP|PLL:PLL    ; IP/PLL/PLL.v    ;
+--------+--------------+---------+--------------+--------------+-----------------+-----------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 145   ;
; Number of registers using Synchronous Clear  ; 4     ;
; Number of registers using Synchronous Load   ; 65    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 87    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |TOP|MELODY_CHIME:MELODY_CHIME|MELODY_CHIME_SEQ:MELODY_CHIME_SEQ|SCORE_CTRs[3]                    ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |TOP|MELODY_CHIME:MELODY_CHIME|MELODY_CHIME_SG:gen_MELODY_CHIME_SG[1].MELODY_CHIME_SG|ENV_CTRs[5] ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |TOP|MELODY_CHIME:MELODY_CHIME|MELODY_CHIME_SG:gen_MELODY_CHIME_SG[0].MELODY_CHIME_SG|ENV_CTRs[6] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL:PLL|altpll:altpll_component ;
+-------------------------------+-----------------------+----------------------+
; Parameter Name                ; Value                 ; Type                 ;
+-------------------------------+-----------------------+----------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped              ;
; PLL_TYPE                      ; AUTO                  ; Untyped              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL ; Untyped              ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped              ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped              ;
; SCAN_CHAIN                    ; LONG                  ; Untyped              ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped              ;
; INCLK0_INPUT_FREQUENCY        ; 20833                 ; Signed Integer       ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped              ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped              ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped              ;
; LOCK_HIGH                     ; 1                     ; Untyped              ;
; LOCK_LOW                      ; 1                     ; Untyped              ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped              ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped              ;
; SKIP_VCO                      ; OFF                   ; Untyped              ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped              ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped              ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped              ;
; BANDWIDTH                     ; 0                     ; Untyped              ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped              ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped              ;
; DOWN_SPREAD                   ; 0                     ; Untyped              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped              ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK0_MULTIPLY_BY              ; 25                    ; Signed Integer       ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK0_DIVIDE_BY                ; 24                    ; Signed Integer       ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped              ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped              ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped              ;
; DPA_DIVIDER                   ; 0                     ; Untyped              ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped              ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped              ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped              ;
; VCO_MIN                       ; 0                     ; Untyped              ;
; VCO_MAX                       ; 0                     ; Untyped              ;
; VCO_CENTER                    ; 0                     ; Untyped              ;
; PFD_MIN                       ; 0                     ; Untyped              ;
; PFD_MAX                       ; 0                     ; Untyped              ;
; M_INITIAL                     ; 0                     ; Untyped              ;
; M                             ; 0                     ; Untyped              ;
; N                             ; 1                     ; Untyped              ;
; M2                            ; 1                     ; Untyped              ;
; N2                            ; 1                     ; Untyped              ;
; SS                            ; 1                     ; Untyped              ;
; C0_HIGH                       ; 0                     ; Untyped              ;
; C1_HIGH                       ; 0                     ; Untyped              ;
; C2_HIGH                       ; 0                     ; Untyped              ;
; C3_HIGH                       ; 0                     ; Untyped              ;
; C4_HIGH                       ; 0                     ; Untyped              ;
; C5_HIGH                       ; 0                     ; Untyped              ;
; C6_HIGH                       ; 0                     ; Untyped              ;
; C7_HIGH                       ; 0                     ; Untyped              ;
; C8_HIGH                       ; 0                     ; Untyped              ;
; C9_HIGH                       ; 0                     ; Untyped              ;
; C0_LOW                        ; 0                     ; Untyped              ;
; C1_LOW                        ; 0                     ; Untyped              ;
; C2_LOW                        ; 0                     ; Untyped              ;
; C3_LOW                        ; 0                     ; Untyped              ;
; C4_LOW                        ; 0                     ; Untyped              ;
; C5_LOW                        ; 0                     ; Untyped              ;
; C6_LOW                        ; 0                     ; Untyped              ;
; C7_LOW                        ; 0                     ; Untyped              ;
; C8_LOW                        ; 0                     ; Untyped              ;
; C9_LOW                        ; 0                     ; Untyped              ;
; C0_INITIAL                    ; 0                     ; Untyped              ;
; C1_INITIAL                    ; 0                     ; Untyped              ;
; C2_INITIAL                    ; 0                     ; Untyped              ;
; C3_INITIAL                    ; 0                     ; Untyped              ;
; C4_INITIAL                    ; 0                     ; Untyped              ;
; C5_INITIAL                    ; 0                     ; Untyped              ;
; C6_INITIAL                    ; 0                     ; Untyped              ;
; C7_INITIAL                    ; 0                     ; Untyped              ;
; C8_INITIAL                    ; 0                     ; Untyped              ;
; C9_INITIAL                    ; 0                     ; Untyped              ;
; C0_MODE                       ; BYPASS                ; Untyped              ;
; C1_MODE                       ; BYPASS                ; Untyped              ;
; C2_MODE                       ; BYPASS                ; Untyped              ;
; C3_MODE                       ; BYPASS                ; Untyped              ;
; C4_MODE                       ; BYPASS                ; Untyped              ;
; C5_MODE                       ; BYPASS                ; Untyped              ;
; C6_MODE                       ; BYPASS                ; Untyped              ;
; C7_MODE                       ; BYPASS                ; Untyped              ;
; C8_MODE                       ; BYPASS                ; Untyped              ;
; C9_MODE                       ; BYPASS                ; Untyped              ;
; C0_PH                         ; 0                     ; Untyped              ;
; C1_PH                         ; 0                     ; Untyped              ;
; C2_PH                         ; 0                     ; Untyped              ;
; C3_PH                         ; 0                     ; Untyped              ;
; C4_PH                         ; 0                     ; Untyped              ;
; C5_PH                         ; 0                     ; Untyped              ;
; C6_PH                         ; 0                     ; Untyped              ;
; C7_PH                         ; 0                     ; Untyped              ;
; C8_PH                         ; 0                     ; Untyped              ;
; C9_PH                         ; 0                     ; Untyped              ;
; L0_HIGH                       ; 1                     ; Untyped              ;
; L1_HIGH                       ; 1                     ; Untyped              ;
; G0_HIGH                       ; 1                     ; Untyped              ;
; G1_HIGH                       ; 1                     ; Untyped              ;
; G2_HIGH                       ; 1                     ; Untyped              ;
; G3_HIGH                       ; 1                     ; Untyped              ;
; E0_HIGH                       ; 1                     ; Untyped              ;
; E1_HIGH                       ; 1                     ; Untyped              ;
; E2_HIGH                       ; 1                     ; Untyped              ;
; E3_HIGH                       ; 1                     ; Untyped              ;
; L0_LOW                        ; 1                     ; Untyped              ;
; L1_LOW                        ; 1                     ; Untyped              ;
; G0_LOW                        ; 1                     ; Untyped              ;
; G1_LOW                        ; 1                     ; Untyped              ;
; G2_LOW                        ; 1                     ; Untyped              ;
; G3_LOW                        ; 1                     ; Untyped              ;
; E0_LOW                        ; 1                     ; Untyped              ;
; E1_LOW                        ; 1                     ; Untyped              ;
; E2_LOW                        ; 1                     ; Untyped              ;
; E3_LOW                        ; 1                     ; Untyped              ;
; L0_INITIAL                    ; 1                     ; Untyped              ;
; L1_INITIAL                    ; 1                     ; Untyped              ;
; G0_INITIAL                    ; 1                     ; Untyped              ;
; G1_INITIAL                    ; 1                     ; Untyped              ;
; G2_INITIAL                    ; 1                     ; Untyped              ;
; G3_INITIAL                    ; 1                     ; Untyped              ;
; E0_INITIAL                    ; 1                     ; Untyped              ;
; E1_INITIAL                    ; 1                     ; Untyped              ;
; E2_INITIAL                    ; 1                     ; Untyped              ;
; E3_INITIAL                    ; 1                     ; Untyped              ;
; L0_MODE                       ; BYPASS                ; Untyped              ;
; L1_MODE                       ; BYPASS                ; Untyped              ;
; G0_MODE                       ; BYPASS                ; Untyped              ;
; G1_MODE                       ; BYPASS                ; Untyped              ;
; G2_MODE                       ; BYPASS                ; Untyped              ;
; G3_MODE                       ; BYPASS                ; Untyped              ;
; E0_MODE                       ; BYPASS                ; Untyped              ;
; E1_MODE                       ; BYPASS                ; Untyped              ;
; E2_MODE                       ; BYPASS                ; Untyped              ;
; E3_MODE                       ; BYPASS                ; Untyped              ;
; L0_PH                         ; 0                     ; Untyped              ;
; L1_PH                         ; 0                     ; Untyped              ;
; G0_PH                         ; 0                     ; Untyped              ;
; G1_PH                         ; 0                     ; Untyped              ;
; G2_PH                         ; 0                     ; Untyped              ;
; G3_PH                         ; 0                     ; Untyped              ;
; E0_PH                         ; 0                     ; Untyped              ;
; E1_PH                         ; 0                     ; Untyped              ;
; E2_PH                         ; 0                     ; Untyped              ;
; E3_PH                         ; 0                     ; Untyped              ;
; M_PH                          ; 0                     ; Untyped              ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped              ;
; CLK0_COUNTER                  ; G0                    ; Untyped              ;
; CLK1_COUNTER                  ; G0                    ; Untyped              ;
; CLK2_COUNTER                  ; G0                    ; Untyped              ;
; CLK3_COUNTER                  ; G0                    ; Untyped              ;
; CLK4_COUNTER                  ; G0                    ; Untyped              ;
; CLK5_COUNTER                  ; G0                    ; Untyped              ;
; CLK6_COUNTER                  ; E0                    ; Untyped              ;
; CLK7_COUNTER                  ; E1                    ; Untyped              ;
; CLK8_COUNTER                  ; E2                    ; Untyped              ;
; CLK9_COUNTER                  ; E3                    ; Untyped              ;
; L0_TIME_DELAY                 ; 0                     ; Untyped              ;
; L1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G0_TIME_DELAY                 ; 0                     ; Untyped              ;
; G1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G2_TIME_DELAY                 ; 0                     ; Untyped              ;
; G3_TIME_DELAY                 ; 0                     ; Untyped              ;
; E0_TIME_DELAY                 ; 0                     ; Untyped              ;
; E1_TIME_DELAY                 ; 0                     ; Untyped              ;
; E2_TIME_DELAY                 ; 0                     ; Untyped              ;
; E3_TIME_DELAY                 ; 0                     ; Untyped              ;
; M_TIME_DELAY                  ; 0                     ; Untyped              ;
; N_TIME_DELAY                  ; 0                     ; Untyped              ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped              ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped              ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped              ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped              ;
; ENABLE0_COUNTER               ; L0                    ; Untyped              ;
; ENABLE1_COUNTER               ; L0                    ; Untyped              ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped              ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped              ;
; LOOP_FILTER_C                 ; 5                     ; Untyped              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped              ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped              ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped              ;
; VCO_POST_SCALE                ; 0                     ; Untyped              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                ; Untyped              ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK0                     ; PORT_USED             ; Untyped              ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped              ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped              ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped              ;
; PORT_ARESET                   ; PORT_USED             ; Untyped              ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped              ;
; M_TEST_SOURCE                 ; 5                     ; Untyped              ;
; C0_TEST_SOURCE                ; 5                     ; Untyped              ;
; C1_TEST_SOURCE                ; 5                     ; Untyped              ;
; C2_TEST_SOURCE                ; 5                     ; Untyped              ;
; C3_TEST_SOURCE                ; 5                     ; Untyped              ;
; C4_TEST_SOURCE                ; 5                     ; Untyped              ;
; C5_TEST_SOURCE                ; 5                     ; Untyped              ;
; C6_TEST_SOURCE                ; 5                     ; Untyped              ;
; C7_TEST_SOURCE                ; 5                     ; Untyped              ;
; C8_TEST_SOURCE                ; 5                     ; Untyped              ;
; C9_TEST_SOURCE                ; 5                     ; Untyped              ;
; CBXI_PARAMETER                ; PLL_altpll            ; Untyped              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped              ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped              ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped              ;
; DEVICE_FAMILY                 ; MAX 10                ; Untyped              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped              ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE       ;
+-------------------------------+-----------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MELODY_CHIME:MELODY_CHIME ;
+----------------+----------+--------------------------------------------+
; Parameter Name ; Value    ; Type                                       ;
+----------------+----------+--------------------------------------------+
; C_SYS_CK_FREQ  ; 48000000 ; Signed Integer                             ;
+----------------+----------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MELODY_CHIME:MELODY_CHIME|MELODY_CHIME_SEQ:MELODY_CHIME_SEQ ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; C_TEMPO_TC     ; 357   ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MELODY_CHIME:MELODY_CHIME|MELODY_CHIME_SG:gen_MELODY_CHIME_SG[0].MELODY_CHIME_SG ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; C_ENVELOPE_TC  ; 28000 ; Signed Integer                                                                                       ;
; C_ENV_CTR_W    ; 15    ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MELODY_CHIME:MELODY_CHIME|MELODY_CHIME_SG:gen_MELODY_CHIME_SG[1].MELODY_CHIME_SG ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; C_ENVELOPE_TC  ; 28000 ; Signed Integer                                                                                       ;
; C_ENV_CTR_W    ; 15    ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MELODY_CHIME:MELODY_CHIME|DELTA_SIGMA_1BIT_DAC:DELTA_SIGMA_1BIT_DAC ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; C_DAT_W        ; 10    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                    ;
+-------------------------------+---------------------------------+
; Name                          ; Value                           ;
+-------------------------------+---------------------------------+
; Number of entity instances    ; 1                               ;
; Entity Instance               ; PLL:PLL|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                          ;
;     -- PLL_TYPE               ; AUTO                            ;
;     -- PRIMARY_CLOCK          ; INCLK0                          ;
;     -- INCLK0_INPUT_FREQUENCY ; 20833                           ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                               ;
;     -- VCO_MULTIPLY_BY        ; 0                               ;
;     -- VCO_DIVIDE_BY          ; 0                               ;
+-------------------------------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MELODY_CHIME:MELODY_CHIME|MELODY_CHIME_SG:gen_MELODY_CHIME_SG[1].MELODY_CHIME_SG"            ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; WAVEs_o[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MELODY_CHIME:MELODY_CHIME|MELODY_CHIME_SG:gen_MELODY_CHIME_SG[0].MELODY_CHIME_SG"            ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; WAVEs_o[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MELODY_CHIME:MELODY_CHIME"                                                                           ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; XARST_i               ; Input  ; Info     ; Stuck at VCC                                                                        ;
; AUDIO_R_o             ; Output ; Info     ; Explicitly unconnected                                                              ;
; DB_SCORE_LEDs_o[3..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL:PLL"                                                                              ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; areset ; Input  ; Info     ; Stuck at GND                                                                        ;
; c0     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; locked ; Output ; Info     ; Explicitly unconnected                                                              ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 42                          ;
; cycloneiii_ff         ; 145                         ;
;     ENA               ; 37                          ;
;     ENA SCLR          ; 4                           ;
;     ENA SLD           ; 46                          ;
;     SLD               ; 19                          ;
;     plain             ; 39                          ;
; cycloneiii_io_obuf    ; 37                          ;
; cycloneiii_lcell_comb ; 230                         ;
;     arith             ; 131                         ;
;         2 data inputs ; 94                          ;
;         3 data inputs ; 37                          ;
;     normal            ; 99                          ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 14                          ;
;         2 data inputs ; 14                          ;
;         3 data inputs ; 9                           ;
;         4 data inputs ; 58                          ;
;                       ;                             ;
; Max LUT depth         ; 3.20                        ;
; Average LUT depth     ; 2.05                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Mon Jul 02 20:57:57 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off melodychime_top -c melodychime_top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file rtl/top.v
    Info (12023): Found entity 1: TOP File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 13
Info (12021): Found 6 design units, including 6 entities, in source file rtl/include.v
    Info (12023): Found entity 1: MELODY_CHIME_SG File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME_SG.v Line: 24
    Info (12023): Found entity 2: MELODY_CHIME_SEQ File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME_SEQ.v Line: 22
    Info (12023): Found entity 3: DELTA_SIGMA_1BIT_DAC File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/DELTA_SIGMA_1BIT_DAC.v Line: 15
    Info (12023): Found entity 4: tbDELTA_SIGMA_1BIT_DAC File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/DELTA_SIGMA_1BIT_DAC.v Line: 58
    Info (12023): Found entity 5: MELODY_CHIME File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME.v Line: 24
    Info (12023): Found entity 6: TB_MELODY_CHIME File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME.v Line: 189
Info (12021): Found 1 design units, including 1 entities, in source file ip/pll/pll.v
    Info (12023): Found entity 1: PLL File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/IP/PLL/PLL.v Line: 39
Warning (10222): Verilog HDL Parameter Declaration warning at MELODY_CHIME.v(235): Parameter Declaration in module "TB_MELODY_CHIME" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME.v Line: 235
Info (12127): Elaborating entity "TOP" for the top level hierarchy
Warning (10863): bidir port "P62" at TOP.v(21) has no fan-in File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 21
Warning (10862): bidir port "P62" at TOP.v(21) has no fan-out File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 21
Warning (10863): bidir port "P61" at TOP.v(22) has no fan-in File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 22
Warning (10862): bidir port "P61" at TOP.v(22) has no fan-out File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 22
Warning (10863): bidir port "P60" at TOP.v(23) has no fan-in File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 23
Warning (10862): bidir port "P60" at TOP.v(23) has no fan-out File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 23
Warning (10863): bidir port "P59" at TOP.v(24) has no fan-in File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 24
Warning (10862): bidir port "P59" at TOP.v(24) has no fan-out File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 24
Warning (10863): bidir port "P58" at TOP.v(25) has no fan-in File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 25
Warning (10862): bidir port "P58" at TOP.v(25) has no fan-out File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 25
Warning (10863): bidir port "P57" at TOP.v(26) has no fan-in File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 26
Warning (10862): bidir port "P57" at TOP.v(26) has no fan-out File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 26
Warning (10863): bidir port "P56" at TOP.v(27) has no fan-in File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 27
Warning (10862): bidir port "P56" at TOP.v(27) has no fan-out File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 27
Warning (10863): bidir port "P55" at TOP.v(28) has no fan-in File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 28
Warning (10862): bidir port "P55" at TOP.v(28) has no fan-out File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 28
Warning (10863): bidir port "P52" at TOP.v(29) has no fan-in File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 29
Warning (10862): bidir port "P52" at TOP.v(29) has no fan-out File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 29
Warning (10863): bidir port "P50" at TOP.v(30) has no fan-in File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 30
Warning (10862): bidir port "P50" at TOP.v(30) has no fan-out File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 30
Warning (10863): bidir port "P48" at TOP.v(31) has no fan-in File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 31
Warning (10862): bidir port "P48" at TOP.v(31) has no fan-out File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 31
Warning (10863): bidir port "P47" at TOP.v(32) has no fan-in File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 32
Warning (10862): bidir port "P47" at TOP.v(32) has no fan-out File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 32
Warning (10863): bidir port "P46" at TOP.v(33) has no fan-in File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 33
Warning (10862): bidir port "P46" at TOP.v(33) has no fan-out File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 33
Warning (10863): bidir port "P45" at TOP.v(34) has no fan-in File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 34
Warning (10862): bidir port "P45" at TOP.v(34) has no fan-out File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 34
Warning (10863): bidir port "P44" at TOP.v(35) has no fan-in File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 35
Warning (10862): bidir port "P44" at TOP.v(35) has no fan-out File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 35
Warning (10863): bidir port "P43" at TOP.v(36) has no fan-in File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 36
Warning (10862): bidir port "P43" at TOP.v(36) has no fan-out File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 36
Warning (10863): bidir port "P41" at TOP.v(37) has no fan-in File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 37
Warning (10862): bidir port "P41" at TOP.v(37) has no fan-out File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 37
Warning (10862): bidir port "P39" at TOP.v(38) has no fan-out File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 38
Warning (10862): bidir port "P38" at TOP.v(40) has no fan-out File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 40
Warning (10863): bidir port "P124" at TOP.v(41) has no fan-in File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 41
Warning (10862): bidir port "P124" at TOP.v(41) has no fan-out File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 41
Warning (10863): bidir port "P127" at TOP.v(42) has no fan-in File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 42
Warning (10862): bidir port "P127" at TOP.v(42) has no fan-out File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 42
Warning (10863): bidir port "P130" at TOP.v(43) has no fan-in File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 43
Warning (10862): bidir port "P130" at TOP.v(43) has no fan-out File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 43
Warning (10863): bidir port "P131" at TOP.v(44) has no fan-in File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 44
Warning (10862): bidir port "P131" at TOP.v(44) has no fan-out File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 44
Warning (10863): bidir port "P132" at TOP.v(45) has no fan-in File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 45
Warning (10862): bidir port "P132" at TOP.v(45) has no fan-out File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 45
Warning (10863): bidir port "P134" at TOP.v(46) has no fan-in File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 46
Warning (10862): bidir port "P134" at TOP.v(46) has no fan-out File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 46
Warning (10863): bidir port "P135" at TOP.v(47) has no fan-in File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 47
Warning (10862): bidir port "P135" at TOP.v(47) has no fan-out File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 47
Warning (10863): bidir port "P140" at TOP.v(48) has no fan-in File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 48
Warning (10862): bidir port "P140" at TOP.v(48) has no fan-out File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 48
Warning (10863): bidir port "P141" at TOP.v(50) has no fan-in File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 50
Warning (10862): bidir port "P141" at TOP.v(50) has no fan-out File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 50
Warning (10863): bidir port "P6" at TOP.v(51) has no fan-in File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 51
Warning (10862): bidir port "P6" at TOP.v(51) has no fan-out File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 51
Warning (10863): bidir port "P7" at TOP.v(52) has no fan-in File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 52
Warning (10862): bidir port "P7" at TOP.v(52) has no fan-out File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 52
Warning (10863): bidir port "P8" at TOP.v(53) has no fan-in File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 53
Warning (10862): bidir port "P8" at TOP.v(53) has no fan-out File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 53
Warning (10863): bidir port "P10" at TOP.v(54) has no fan-in File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 54
Warning (10862): bidir port "P10" at TOP.v(54) has no fan-out File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 54
Warning (10863): bidir port "P11" at TOP.v(55) has no fan-in File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 55
Warning (10862): bidir port "P11" at TOP.v(55) has no fan-out File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 55
Warning (10863): bidir port "P12" at TOP.v(56) has no fan-in File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 56
Warning (10862): bidir port "P12" at TOP.v(56) has no fan-out File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 56
Warning (10863): bidir port "P13" at TOP.v(57) has no fan-in File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 57
Warning (10862): bidir port "P13" at TOP.v(57) has no fan-out File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 57
Warning (10863): bidir port "P14" at TOP.v(58) has no fan-in File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 58
Warning (10862): bidir port "P14" at TOP.v(58) has no fan-out File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 58
Warning (10863): bidir port "P17" at TOP.v(60) has no fan-in File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 60
Warning (10862): bidir port "P17" at TOP.v(60) has no fan-out File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 60
Info (12128): Elaborating entity "PLL" for hierarchy "PLL:PLL" File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 69
Info (12128): Elaborating entity "altpll" for hierarchy "PLL:PLL|altpll:altpll_component" File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/IP/PLL/PLL.v Line: 103
Info (12130): Elaborated megafunction instantiation "PLL:PLL|altpll:altpll_component" File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/IP/PLL/PLL.v Line: 103
Info (12133): Instantiated megafunction "PLL:PLL|altpll:altpll_component" with the following parameter: File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/IP/PLL/PLL.v Line: 103
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "24"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "25"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20833"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: PLL_altpll File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/db/pll_altpll.v Line: 30
Info (12128): Elaborating entity "PLL_altpll" for hierarchy "PLL:PLL|altpll:altpll_component|PLL_altpll:auto_generated" File: d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "MELODY_CHIME" for hierarchy "MELODY_CHIME:MELODY_CHIME" File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 92
Info (10662): Verilog HDL Assignment information at MELODY_CHIME.v(82): truncated unsized constant literal with size 32 to size 9 with no loss of information File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME.v Line: 82
Info (10662): Verilog HDL Assignment information at MELODY_CHIME.v(83): truncated unsized constant literal with size 32 to size 7 with no loss of information File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME.v Line: 83
Warning (10230): Verilog HDL assignment warning at MELODY_CHIME.v(91): truncated value with size 32 to match size of target (9) File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME.v Line: 91
Info (10662): Verilog HDL Assignment information at MELODY_CHIME.v(93): truncated unsized constant literal with size 32 to size 7 with no loss of information File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME.v Line: 93
Warning (10230): Verilog HDL assignment warning at MELODY_CHIME.v(95): truncated value with size 32 to match size of target (7) File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME.v Line: 95
Warning (10230): Verilog HDL assignment warning at MELODY_CHIME.v(97): truncated value with size 32 to match size of target (9) File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME.v Line: 97
Warning (10040): Verilog HDL or VHDL arithmetic warning at MELODY_CHIME.v(168): loss of carry in addition or borrow in subtraction File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME.v Line: 168
Info (12128): Elaborating entity "MELODY_CHIME_SEQ" for hierarchy "MELODY_CHIME:MELODY_CHIME|MELODY_CHIME_SEQ:MELODY_CHIME_SEQ" File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME.v Line: 139
Info (10035): Verilog HDL or VHDL information at MELODY_CHIME_SEQ.v(85): object "SLOT_DIVs" declared but not used File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME_SEQ.v Line: 85
Info (10662): Verilog HDL Assignment information at MELODY_CHIME_SEQ.v(146): truncated unsized constant literal with size 32 to size 9 with no loss of information File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME_SEQ.v Line: 146
Info (10662): Verilog HDL Assignment information at MELODY_CHIME_SEQ.v(147): truncated unsized constant literal with size 32 to size 1 with no loss of information File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME_SEQ.v Line: 147
Warning (10230): Verilog HDL assignment warning at MELODY_CHIME_SEQ.v(152): truncated value with size 32 to match size of target (9) File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME_SEQ.v Line: 152
Warning (10230): Verilog HDL assignment warning at MELODY_CHIME_SEQ.v(154): truncated value with size 32 to match size of target (9) File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME_SEQ.v Line: 154
Info (10662): Verilog HDL Assignment information at MELODY_CHIME_SEQ.v(168): truncated unsized constant literal with size 32 to size 1 with no loss of information File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME_SEQ.v Line: 168
Info (10662): Verilog HDL Assignment information at MELODY_CHIME_SEQ.v(169): truncated unsized constant literal with size 32 to size 4 with no loss of information File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME_SEQ.v Line: 169
Info (10662): Verilog HDL Assignment information at MELODY_CHIME_SEQ.v(172): truncated unsized constant literal with size 32 to size 1 with no loss of information File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME_SEQ.v Line: 172
Info (10662): Verilog HDL Assignment information at MELODY_CHIME_SEQ.v(179): truncated unsized constant literal with size 32 to size 4 with no loss of information File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME_SEQ.v Line: 179
Warning (10230): Verilog HDL assignment warning at MELODY_CHIME_SEQ.v(183): truncated value with size 32 to match size of target (4) File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME_SEQ.v Line: 183
Info (10662): Verilog HDL Assignment information at MELODY_CHIME_SEQ.v(188): truncated unsized constant literal with size 32 to size 1 with no loss of information File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME_SEQ.v Line: 188
Info (10662): Verilog HDL Assignment information at MELODY_CHIME_SEQ.v(190): truncated unsized constant literal with size 32 to size 1 with no loss of information File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME_SEQ.v Line: 190
Warning (10230): Verilog HDL assignment warning at MELODY_CHIME_SEQ.v(192): truncated value with size 32 to match size of target (1) File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME_SEQ.v Line: 192
Warning (10230): Verilog HDL assignment warning at MELODY_CHIME_SEQ.v(195): truncated value with size 32 to match size of target (5) File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME_SEQ.v Line: 195
Info (10662): Verilog HDL Assignment information at MELODY_CHIME_SEQ.v(199): truncated unsized constant literal with size 32 to size 6 with no loss of information File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME_SEQ.v Line: 199
Warning (10271): Verilog HDL Case Statement warning at MELODY_CHIME_SEQ.v(97): size of case item expression (32) exceeds the size of the case expression (5) File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME_SEQ.v Line: 97
Warning (10271): Verilog HDL Case Statement warning at MELODY_CHIME_SEQ.v(98): size of case item expression (32) exceeds the size of the case expression (5) File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME_SEQ.v Line: 98
Warning (10271): Verilog HDL Case Statement warning at MELODY_CHIME_SEQ.v(99): size of case item expression (32) exceeds the size of the case expression (5) File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME_SEQ.v Line: 99
Warning (10271): Verilog HDL Case Statement warning at MELODY_CHIME_SEQ.v(100): size of case item expression (32) exceeds the size of the case expression (5) File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME_SEQ.v Line: 100
Warning (10271): Verilog HDL Case Statement warning at MELODY_CHIME_SEQ.v(101): size of case item expression (32) exceeds the size of the case expression (5) File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME_SEQ.v Line: 101
Warning (10271): Verilog HDL Case Statement warning at MELODY_CHIME_SEQ.v(102): size of case item expression (32) exceeds the size of the case expression (5) File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME_SEQ.v Line: 102
Warning (10271): Verilog HDL Case Statement warning at MELODY_CHIME_SEQ.v(103): size of case item expression (32) exceeds the size of the case expression (5) File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME_SEQ.v Line: 103
Warning (10271): Verilog HDL Case Statement warning at MELODY_CHIME_SEQ.v(104): size of case item expression (32) exceeds the size of the case expression (5) File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME_SEQ.v Line: 104
Warning (10271): Verilog HDL Case Statement warning at MELODY_CHIME_SEQ.v(105): size of case item expression (32) exceeds the size of the case expression (5) File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME_SEQ.v Line: 105
Warning (10271): Verilog HDL Case Statement warning at MELODY_CHIME_SEQ.v(106): size of case item expression (32) exceeds the size of the case expression (5) File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME_SEQ.v Line: 106
Warning (10271): Verilog HDL Case Statement warning at MELODY_CHIME_SEQ.v(107): size of case item expression (32) exceeds the size of the case expression (5) File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME_SEQ.v Line: 107
Warning (10271): Verilog HDL Case Statement warning at MELODY_CHIME_SEQ.v(108): size of case item expression (32) exceeds the size of the case expression (5) File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME_SEQ.v Line: 108
Warning (10271): Verilog HDL Case Statement warning at MELODY_CHIME_SEQ.v(109): size of case item expression (32) exceeds the size of the case expression (5) File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME_SEQ.v Line: 109
Warning (10271): Verilog HDL Case Statement warning at MELODY_CHIME_SEQ.v(110): size of case item expression (32) exceeds the size of the case expression (5) File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME_SEQ.v Line: 110
Warning (10271): Verilog HDL Case Statement warning at MELODY_CHIME_SEQ.v(111): size of case item expression (32) exceeds the size of the case expression (5) File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME_SEQ.v Line: 111
Warning (10271): Verilog HDL Case Statement warning at MELODY_CHIME_SEQ.v(112): size of case item expression (32) exceeds the size of the case expression (5) File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME_SEQ.v Line: 112
Warning (10271): Verilog HDL Case Statement warning at MELODY_CHIME_SEQ.v(114): size of case item expression (32) exceeds the size of the case expression (5) File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME_SEQ.v Line: 114
Warning (10271): Verilog HDL Case Statement warning at MELODY_CHIME_SEQ.v(115): size of case item expression (32) exceeds the size of the case expression (5) File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME_SEQ.v Line: 115
Warning (10271): Verilog HDL Case Statement warning at MELODY_CHIME_SEQ.v(116): size of case item expression (32) exceeds the size of the case expression (5) File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME_SEQ.v Line: 116
Warning (10271): Verilog HDL Case Statement warning at MELODY_CHIME_SEQ.v(117): size of case item expression (32) exceeds the size of the case expression (5) File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME_SEQ.v Line: 117
Warning (10271): Verilog HDL Case Statement warning at MELODY_CHIME_SEQ.v(118): size of case item expression (32) exceeds the size of the case expression (5) File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME_SEQ.v Line: 118
Warning (10271): Verilog HDL Case Statement warning at MELODY_CHIME_SEQ.v(119): size of case item expression (32) exceeds the size of the case expression (5) File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME_SEQ.v Line: 119
Warning (10271): Verilog HDL Case Statement warning at MELODY_CHIME_SEQ.v(120): size of case item expression (32) exceeds the size of the case expression (5) File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME_SEQ.v Line: 120
Warning (10271): Verilog HDL Case Statement warning at MELODY_CHIME_SEQ.v(121): size of case item expression (32) exceeds the size of the case expression (5) File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME_SEQ.v Line: 121
Warning (10271): Verilog HDL Case Statement warning at MELODY_CHIME_SEQ.v(122): size of case item expression (32) exceeds the size of the case expression (5) File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME_SEQ.v Line: 122
Warning (10271): Verilog HDL Case Statement warning at MELODY_CHIME_SEQ.v(123): size of case item expression (32) exceeds the size of the case expression (5) File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME_SEQ.v Line: 123
Warning (10271): Verilog HDL Case Statement warning at MELODY_CHIME_SEQ.v(124): size of case item expression (32) exceeds the size of the case expression (5) File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME_SEQ.v Line: 124
Warning (10271): Verilog HDL Case Statement warning at MELODY_CHIME_SEQ.v(125): size of case item expression (32) exceeds the size of the case expression (5) File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME_SEQ.v Line: 125
Warning (10271): Verilog HDL Case Statement warning at MELODY_CHIME_SEQ.v(126): size of case item expression (32) exceeds the size of the case expression (5) File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME_SEQ.v Line: 126
Warning (10271): Verilog HDL Case Statement warning at MELODY_CHIME_SEQ.v(127): size of case item expression (32) exceeds the size of the case expression (5) File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME_SEQ.v Line: 127
Warning (10271): Verilog HDL Case Statement warning at MELODY_CHIME_SEQ.v(128): size of case item expression (32) exceeds the size of the case expression (5) File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME_SEQ.v Line: 128
Warning (10271): Verilog HDL Case Statement warning at MELODY_CHIME_SEQ.v(129): size of case item expression (32) exceeds the size of the case expression (5) File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME_SEQ.v Line: 129
Info (10662): Verilog HDL Assignment information at MELODY_CHIME_SEQ.v(209): truncated unsized constant literal with size 32 to size 1 with no loss of information File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME_SEQ.v Line: 209
Warning (10230): Verilog HDL assignment warning at MELODY_CHIME_SEQ.v(223): truncated value with size 32 to match size of target (8) File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME_SEQ.v Line: 223
Warning (10230): Verilog HDL assignment warning at MELODY_CHIME_SEQ.v(224): truncated value with size 32 to match size of target (8) File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME_SEQ.v Line: 224
Warning (10230): Verilog HDL assignment warning at MELODY_CHIME_SEQ.v(225): truncated value with size 32 to match size of target (8) File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME_SEQ.v Line: 225
Warning (10230): Verilog HDL assignment warning at MELODY_CHIME_SEQ.v(226): truncated value with size 32 to match size of target (8) File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME_SEQ.v Line: 226
Warning (10230): Verilog HDL assignment warning at MELODY_CHIME_SEQ.v(227): truncated value with size 32 to match size of target (8) File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME_SEQ.v Line: 227
Warning (10230): Verilog HDL assignment warning at MELODY_CHIME_SEQ.v(228): truncated value with size 32 to match size of target (8) File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME_SEQ.v Line: 228
Warning (10230): Verilog HDL assignment warning at MELODY_CHIME_SEQ.v(229): truncated value with size 32 to match size of target (8) File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME_SEQ.v Line: 229
Warning (10230): Verilog HDL assignment warning at MELODY_CHIME_SEQ.v(230): truncated value with size 32 to match size of target (8) File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME_SEQ.v Line: 230
Warning (10230): Verilog HDL assignment warning at MELODY_CHIME_SEQ.v(231): truncated value with size 32 to match size of target (8) File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME_SEQ.v Line: 231
Warning (10230): Verilog HDL assignment warning at MELODY_CHIME_SEQ.v(232): truncated value with size 32 to match size of target (8) File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME_SEQ.v Line: 232
Warning (10230): Verilog HDL assignment warning at MELODY_CHIME_SEQ.v(233): truncated value with size 32 to match size of target (8) File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME_SEQ.v Line: 233
Warning (10230): Verilog HDL assignment warning at MELODY_CHIME_SEQ.v(234): truncated value with size 32 to match size of target (8) File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME_SEQ.v Line: 234
Warning (10230): Verilog HDL assignment warning at MELODY_CHIME_SEQ.v(235): truncated value with size 32 to match size of target (8) File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME_SEQ.v Line: 235
Warning (10230): Verilog HDL assignment warning at MELODY_CHIME_SEQ.v(236): truncated value with size 32 to match size of target (8) File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME_SEQ.v Line: 236
Warning (10230): Verilog HDL assignment warning at MELODY_CHIME_SEQ.v(237): truncated value with size 32 to match size of target (8) File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME_SEQ.v Line: 237
Warning (10230): Verilog HDL assignment warning at MELODY_CHIME_SEQ.v(238): truncated value with size 32 to match size of target (8) File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME_SEQ.v Line: 238
Warning (10230): Verilog HDL assignment warning at MELODY_CHIME_SEQ.v(239): truncated value with size 32 to match size of target (8) File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME_SEQ.v Line: 239
Warning (10230): Verilog HDL assignment warning at MELODY_CHIME_SEQ.v(240): truncated value with size 32 to match size of target (8) File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME_SEQ.v Line: 240
Warning (10230): Verilog HDL assignment warning at MELODY_CHIME_SEQ.v(241): truncated value with size 32 to match size of target (8) File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME_SEQ.v Line: 241
Warning (10230): Verilog HDL assignment warning at MELODY_CHIME_SEQ.v(242): truncated value with size 32 to match size of target (8) File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME_SEQ.v Line: 242
Warning (10230): Verilog HDL assignment warning at MELODY_CHIME_SEQ.v(243): truncated value with size 32 to match size of target (8) File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME_SEQ.v Line: 243
Warning (10230): Verilog HDL assignment warning at MELODY_CHIME_SEQ.v(244): truncated value with size 32 to match size of target (8) File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME_SEQ.v Line: 244
Warning (10230): Verilog HDL assignment warning at MELODY_CHIME_SEQ.v(245): truncated value with size 32 to match size of target (8) File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME_SEQ.v Line: 245
Warning (10230): Verilog HDL assignment warning at MELODY_CHIME_SEQ.v(246): truncated value with size 32 to match size of target (8) File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME_SEQ.v Line: 246
Warning (10230): Verilog HDL assignment warning at MELODY_CHIME_SEQ.v(247): truncated value with size 32 to match size of target (8) File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME_SEQ.v Line: 247
Warning (10230): Verilog HDL assignment warning at MELODY_CHIME_SEQ.v(248): truncated value with size 32 to match size of target (8) File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME_SEQ.v Line: 248
Warning (10230): Verilog HDL assignment warning at MELODY_CHIME_SEQ.v(249): truncated value with size 32 to match size of target (8) File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME_SEQ.v Line: 249
Warning (10230): Verilog HDL assignment warning at MELODY_CHIME_SEQ.v(250): truncated value with size 32 to match size of target (8) File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME_SEQ.v Line: 250
Warning (10230): Verilog HDL assignment warning at MELODY_CHIME_SEQ.v(251): truncated value with size 32 to match size of target (8) File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME_SEQ.v Line: 251
Warning (10230): Verilog HDL assignment warning at MELODY_CHIME_SEQ.v(252): truncated value with size 32 to match size of target (8) File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME_SEQ.v Line: 252
Warning (10230): Verilog HDL assignment warning at MELODY_CHIME_SEQ.v(253): truncated value with size 32 to match size of target (8) File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME_SEQ.v Line: 253
Warning (10230): Verilog HDL assignment warning at MELODY_CHIME_SEQ.v(254): truncated value with size 32 to match size of target (8) File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME_SEQ.v Line: 254
Info (12128): Elaborating entity "MELODY_CHIME_SG" for hierarchy "MELODY_CHIME:MELODY_CHIME|MELODY_CHIME_SG:gen_MELODY_CHIME_SG[0].MELODY_CHIME_SG" File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME.v Line: 161
Info (10662): Verilog HDL Assignment information at MELODY_CHIME_SG.v(54): truncated unsized constant literal with size 32 to size 1 with no loss of information File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME_SG.v Line: 54
Info (10662): Verilog HDL Assignment information at MELODY_CHIME_SG.v(56): truncated unsized constant literal with size 32 to size 1 with no loss of information File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME_SG.v Line: 56
Warning (10230): Verilog HDL assignment warning at MELODY_CHIME_SG.v(75): truncated value with size 32 to match size of target (8) File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME_SG.v Line: 75
Warning (10040): Verilog HDL or VHDL arithmetic warning at MELODY_CHIME_SG.v(83): loss of carry in addition or borrow in subtraction File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME_SG.v Line: 83
Warning (10230): Verilog HDL assignment warning at MELODY_CHIME_SG.v(93): truncated value with size 32 to match size of target (15) File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME_SG.v Line: 93
Info (10662): Verilog HDL Assignment information at MELODY_CHIME_SG.v(108): truncated unsized constant literal with size 32 to size 16 with no loss of information File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME_SG.v Line: 108
Info (12128): Elaborating entity "DELTA_SIGMA_1BIT_DAC" for hierarchy "MELODY_CHIME:MELODY_CHIME|DELTA_SIGMA_1BIT_DAC:DELTA_SIGMA_1BIT_DAC" File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME.v Line: 182
Warning (10040): Verilog HDL or VHDL arithmetic warning at DELTA_SIGMA_1BIT_DAC.v(40): loss of carry in addition or borrow in subtraction File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/DELTA_SIGMA_1BIT_DAC.v Line: 40
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "PLL:PLL|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0]" File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/db/pll_altpll.v Line: 92
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276013): RAM logic "MELODY_CHIME:MELODY_CHIME|MELODY_CHIME_SEQ:MELODY_CHIME_SEQ|Ram0" is uninferred because MIF is not supported for the selected family File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/MELODY_CHIME_SEQ.v Line: 222
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "P39" and its non-tri-state driver. File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 38
    Warning (13035): Inserted always-enabled tri-state buffer between "P38" and its non-tri-state driver. File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 40
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "P62" has no driver File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 21
    Warning (13040): bidirectional pin "P61" has no driver File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 22
    Warning (13040): bidirectional pin "P60" has no driver File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 23
    Warning (13040): bidirectional pin "P59" has no driver File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 24
    Warning (13040): bidirectional pin "P58" has no driver File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 25
    Warning (13040): bidirectional pin "P57" has no driver File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 26
    Warning (13040): bidirectional pin "P56" has no driver File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 27
    Warning (13040): bidirectional pin "P55" has no driver File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 28
    Warning (13040): bidirectional pin "P52" has no driver File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 29
    Warning (13040): bidirectional pin "P50" has no driver File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 30
    Warning (13040): bidirectional pin "P48" has no driver File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 31
    Warning (13040): bidirectional pin "P47" has no driver File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 32
    Warning (13040): bidirectional pin "P46" has no driver File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 33
    Warning (13040): bidirectional pin "P45" has no driver File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 34
    Warning (13040): bidirectional pin "P44" has no driver File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 35
    Warning (13040): bidirectional pin "P43" has no driver File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 36
    Warning (13040): bidirectional pin "P41" has no driver File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 37
    Warning (13040): bidirectional pin "P124" has no driver File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 41
    Warning (13040): bidirectional pin "P127" has no driver File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 42
    Warning (13040): bidirectional pin "P130" has no driver File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 43
    Warning (13040): bidirectional pin "P131" has no driver File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 44
    Warning (13040): bidirectional pin "P132" has no driver File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 45
    Warning (13040): bidirectional pin "P134" has no driver File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 46
    Warning (13040): bidirectional pin "P135" has no driver File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 47
    Warning (13040): bidirectional pin "P140" has no driver File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 48
    Warning (13040): bidirectional pin "P141" has no driver File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 50
    Warning (13040): bidirectional pin "P6" has no driver File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 51
    Warning (13040): bidirectional pin "P7" has no driver File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 52
    Warning (13040): bidirectional pin "P8" has no driver File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 53
    Warning (13040): bidirectional pin "P10" has no driver File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 54
    Warning (13040): bidirectional pin "P11" has no driver File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 55
    Warning (13040): bidirectional pin "P12" has no driver File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 56
    Warning (13040): bidirectional pin "P13" has no driver File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 57
    Warning (13040): bidirectional pin "P14" has no driver File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 58
    Warning (13040): bidirectional pin "P17" has no driver File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 60
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "P39~synth" File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 38
    Warning (13010): Node "P38~synth" File: D:/work/Verilog/Daiseikyou/CQEXT_melodychime/qsf/RTL/TOP.v Line: 40
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 290 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 3 output pins
    Info (21060): Implemented 37 bidirectional pins
    Info (21061): Implemented 248 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 196 warnings
    Info: Peak virtual memory: 4781 megabytes
    Info: Processing ended: Mon Jul 02 20:59:05 2018
    Info: Elapsed time: 00:01:08
    Info: Total CPU time (on all processors): 00:01:24


