<def f='llvm/llvm/include/llvm/CodeGen/LiveIntervals.h' l='187' ll='189' type='void llvm::LiveIntervals::extendToIndices(llvm::LiveRange &amp; LR, ArrayRef&lt;llvm::SlotIndex&gt; Indices)'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1207' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer23removePartialRedundancyERKN4llvm13CoalescerPairERNS1_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='3197' u='c' c='_ZN12_GLOBAL__N_18JoinVals17pruneSubRegValuesERN4llvm12LiveIntervalERNS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='3406' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer16joinSubRegRangesERN4llvm9LiveRangeES3_NS1_11LaneBitmaskERKNS1_13CoalescerPairE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='3550' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer12joinVirtRegsERN4llvm13CoalescerPairE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyMemIntrinsicResults.cpp' l='134' u='c' c='_ZL20replaceDominatedUsesRN4llvm17MachineBasicBlockERNS_12MachineInstrEjjRKNS_19MachineRegisterInfoERNS_20MachineDominatorTreeERNS_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/Target/X86/X86TileConfig.cpp' l='222' u='c' c='_ZN12_GLOBAL__N_113X86TileConfig10tileConfigEv'/>
