Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date             : Wed Feb 22 21:35:43 2023
| Host             : DESKTOP-V1DGMLK running 64-bit major release  (build 9200)
| Command          : report_power -file lab12_power_routed.rpt -pb lab12_power_summary_routed.pb -rpx lab12_power_routed.rpx
| Design           : lab12
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.272        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.168        |
| Device Static (W)        | 0.104        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 83.8         |
| Junction Temperature (C) | 26.2         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.006 |        5 |       --- |             --- |
| Slice Logic              |     0.006 |     3943 |       --- |             --- |
|   LUT as Logic           |     0.005 |     2027 |     63400 |            3.20 |
|   LUT as Distributed RAM |    <0.001 |       64 |     19000 |            0.34 |
|   CARRY4                 |    <0.001 |       79 |     15850 |            0.50 |
|   F7/F8 Muxes            |    <0.001 |      421 |     63400 |            0.66 |
|   BUFG                   |    <0.001 |        3 |        32 |            9.38 |
|   Register               |    <0.001 |      487 |    126800 |            0.38 |
|   Others                 |     0.000 |      431 |       --- |             --- |
| Signals                  |     0.019 |     3441 |       --- |             --- |
| Block RAM                |     0.005 |      133 |       135 |           98.52 |
| MMCM                     |     0.116 |        1 |         6 |           16.67 |
| I/O                      |     0.017 |       51 |       210 |           24.29 |
| Static Power             |     0.104 |          |           |                 |
| Total                    |     0.272 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.053 |       0.035 |      0.018 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.083 |       0.065 |      0.018 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.009 |       0.005 |      0.004 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.004 |       0.000 |      0.003 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------+----------------------------------+-----------------+
| Clock                 | Domain                           | Constraint (ns) |
+-----------------------+----------------------------------+-----------------+
| clk_out1_clk_wiz_0    | myvgaclk/inst/clk_out1_clk_wiz_0 |            40.0 |
| clkfbout_clk_wiz_0    | myvgaclk/inst/clkfbout_clk_wiz_0 |            10.0 |
| myvgaclk/inst/clk_in1 | CLK100MHZ_IBUF_BUFG              |            10.0 |
+-----------------------+----------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------+-----------+
| Name                   | Power (W) |
+------------------------+-----------+
| lab12                  |     0.168 |
|   dmem                 |     0.014 |
|     dmem               |     0.007 |
|       U0               |     0.007 |
|   imem                 |     0.003 |
|     U0                 |     0.003 |
|       inst_blk_mem_gen |     0.003 |
|   mycpu                |     0.012 |
|     myregfile          |     0.008 |
|     nextpc1            |     0.003 |
|   mykbd                |     0.001 |
|   myvgaclk             |     0.117 |
|     inst               |     0.117 |
+------------------------+-----------+


