$date
	Sun Oct 23 01:22:24 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#632955
b1000 !
1"
#632958
b1000 &
b1000 %
1$
#632959
0"
#632962
b100 &
b100 %
#632966
b10 &
b10 %
#632970
b1 &
b1 %
1#
#632974
b0 &
0#
b0 %
0$
#1662567
b10011 !
1"
#1662570
b10011 &
b10011 %
1$
#1662571
0"
#1662574
b111010 &
b111010 %
#1662578
b11101 &
b11101 %
#1662582
b1011000 &
b1011000 %
#1662586
b101100 &
b101100 %
#1662590
b10110 &
b10110 %
#1662594
b1011 &
b1011 %
#1662598
b100010 &
b100010 %
#1662602
b10001 &
b10001 %
#1662606
b110100 &
b110100 %
#1662610
b11010 &
b11010 %
#1662614
b1101 &
b1101 %
#1662618
b101000 &
b101000 %
#1662622
b10100 &
b10100 %
#1662626
b1010 &
b1010 %
#1662630
b101 &
b101 %
#1662634
b10000 &
b10000 %
#1662638
b1000 &
b1000 %
#1662642
b100 &
b100 %
#1662646
b10 &
b10 %
#1662650
b1 &
b1 %
1#
#1662654
b0 &
0#
b0 %
0$
#2676552
b10101 !
1"
#2676554
b10101 &
b10101 %
1$
#2676555
0"
#2676558
b1000000 &
b1000000 %
#2676562
b100000 &
b100000 %
#2676566
b10000 &
b10000 %
#2676570
b1000 &
b1000 %
#2676574
b100 &
b100 %
#2676578
b10 &
b10 %
#2676582
b1 &
1#
b1 %
#2676586
b0 &
b0 %
0#
0$
#4500012
