// Seed: 2998377702
module module_0;
  wire id_1;
  assign id_2 = id_1;
  assign module_1.type_3 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    output tri id_1,
    id_3,
    id_4
);
  always $display(id_3);
  or primCall (id_1, id_3, id_4);
  module_0 modCall_1 ();
  wor id_5 = id_3;
  assign id_4 = 1'b0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  id_6(
      id_3, id_2
  );
  module_0 modCall_1 ();
  always id_5 = -1;
endmodule
