

================================================================
== Vitis HLS Report for 'writeOutcome'
================================================================
* Date:           Tue Sep 27 19:10:04 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        detector_solid
* Solution:       solution2 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  5.576 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       14|  0.200 us|  0.280 us|   10|   14|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        8|        8|         1|          -|          -|     8|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     28|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     42|    -|
|Memory           |        0|    -|      64|      4|    0|
|Multiplexer      |        -|    -|       -|    206|    -|
|Register         |        -|    -|     464|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     528|    280|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------------+---------+----+---+----+-----+
    |      Instance      |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+---------------+---------+----+---+----+-----+
    |mux_84_32_1_1_U638  |mux_84_32_1_1  |        0|   0|  0|  42|    0|
    +--------------------+---------------+---------+----+---+----+-----+
    |Total               |               |        0|   0|  0|  42|    0|
    +--------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------+----------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory    |                 Module                 | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+----------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |outcome_AOV_U  |writeOutcome_outcome_AOV_RAM_AUTO_1R1W  |        0|  64|   4|    0|     8|   32|     1|          256|
    +---------------+----------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total          |                                        |        0|  64|   4|    0|     8|   32|     1|          256|
    +---------------+----------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |empty_fu_339_p2                 |         +|   0|  0|  13|           4|           1|
    |ap_block_state2                 |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op58_write_state2  |       and|   0|  0|   2|           1|           1|
    |exitcond4_i_fu_333_p2           |      icmp|   0|  0|   9|           4|           5|
    |ap_block_state1                 |        or|   0|  0|   2|           1|           1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0|  28|          11|           9|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  42|          8|    1|          8|
    |ap_done                  |   9|          2|    1|          2|
    |data_1_blk_n             |   9|          2|    1|          2|
    |data_2_blk_n             |   9|          2|    1|          2|
    |data_3_blk_n             |   9|          2|    1|          2|
    |data_4_blk_n             |   9|          2|    1|          2|
    |data_5_blk_n             |   9|          2|    1|          2|
    |data_6_blk_n             |   9|          2|    1|          2|
    |data_7_blk_n             |   9|          2|    1|          2|
    |data_blk_n               |   9|          2|    1|          2|
    |loop_index3_i_fu_116     |   9|          2|    4|          8|
    |outcomeInRam_we0         |   9|          2|   35|         70|
    |outcome_AOV_address0     |  31|          6|    3|         18|
    |outcome_AOV_address1     |  25|          5|    3|         15|
    |toScheduler_TDATA_blk_n  |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 206|         43|   56|        139|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   7|   0|    7|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |data_1_read_reg_472          |  32|   0|   32|          0|
    |data_2_read_reg_467          |  32|   0|   32|          0|
    |data_3_read_reg_462          |  32|   0|   32|          0|
    |data_4_read_reg_457          |  32|   0|   32|          0|
    |data_5_read_reg_452          |  32|   0|   32|          0|
    |data_6_read_reg_447          |  32|   0|   32|          0|
    |data_7_read_reg_442          |  32|   0|   32|          0|
    |data_read_reg_477            |  32|   0|   32|          0|
    |errorInTask1_cast_i_reg_482  |   4|   0|   64|         60|
    |loop_index3_i_fu_116         |   4|   0|    4|          0|
    |outcome_AOV_load_1_reg_510   |  32|   0|   32|          0|
    |outcome_AOV_load_2_reg_525   |  32|   0|   32|          0|
    |outcome_AOV_load_3_reg_530   |  32|   0|   32|          0|
    |outcome_AOV_load_4_reg_545   |  32|   0|   32|          0|
    |outcome_AOV_load_5_reg_550   |  32|   0|   32|          0|
    |outcome_AOV_load_reg_505     |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 464|   0|  524|         60|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  writeOutcome|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  writeOutcome|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  writeOutcome|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  writeOutcome|  return value|
|ap_continue            |   in|    1|  ap_ctrl_hs|  writeOutcome|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  writeOutcome|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  writeOutcome|  return value|
|errorInTask_address0   |  out|    4|   ap_memory|   errorInTask|         array|
|errorInTask_ce0        |  out|    1|   ap_memory|   errorInTask|         array|
|errorInTask_we0        |  out|    1|   ap_memory|   errorInTask|         array|
|errorInTask_d0         |  out|    1|   ap_memory|   errorInTask|         array|
|p_read                 |   in|    4|     ap_none|        p_read|        scalar|
|p_read1                |   in|    8|     ap_none|       p_read1|        scalar|
|p_read2                |   in|    8|     ap_none|       p_read2|        scalar|
|p_read3                |   in|   16|     ap_none|       p_read3|        scalar|
|p_read4                |   in|    1|     ap_none|       p_read4|        scalar|
|toScheduler_TDATA      |  out|    8|        axis|   toScheduler|       pointer|
|toScheduler_TVALID     |  out|    1|        axis|   toScheduler|       pointer|
|toScheduler_TREADY     |   in|    1|        axis|   toScheduler|       pointer|
|outcomeInRam_address0  |  out|    4|   ap_memory|  outcomeInRam|         array|
|outcomeInRam_ce0       |  out|    1|   ap_memory|  outcomeInRam|         array|
|outcomeInRam_we0       |  out|   36|   ap_memory|  outcomeInRam|         array|
|outcomeInRam_d0        |  out|  288|   ap_memory|  outcomeInRam|         array|
|data_dout              |   in|   32|     ap_fifo|          data|       pointer|
|data_num_data_valid    |   in|    2|     ap_fifo|          data|       pointer|
|data_fifo_cap          |   in|    2|     ap_fifo|          data|       pointer|
|data_empty_n           |   in|    1|     ap_fifo|          data|       pointer|
|data_read              |  out|    1|     ap_fifo|          data|       pointer|
|data_1_dout            |   in|   32|     ap_fifo|        data_1|       pointer|
|data_1_num_data_valid  |   in|    2|     ap_fifo|        data_1|       pointer|
|data_1_fifo_cap        |   in|    2|     ap_fifo|        data_1|       pointer|
|data_1_empty_n         |   in|    1|     ap_fifo|        data_1|       pointer|
|data_1_read            |  out|    1|     ap_fifo|        data_1|       pointer|
|data_2_dout            |   in|   32|     ap_fifo|        data_2|       pointer|
|data_2_num_data_valid  |   in|    2|     ap_fifo|        data_2|       pointer|
|data_2_fifo_cap        |   in|    2|     ap_fifo|        data_2|       pointer|
|data_2_empty_n         |   in|    1|     ap_fifo|        data_2|       pointer|
|data_2_read            |  out|    1|     ap_fifo|        data_2|       pointer|
|data_3_dout            |   in|   32|     ap_fifo|        data_3|       pointer|
|data_3_num_data_valid  |   in|    2|     ap_fifo|        data_3|       pointer|
|data_3_fifo_cap        |   in|    2|     ap_fifo|        data_3|       pointer|
|data_3_empty_n         |   in|    1|     ap_fifo|        data_3|       pointer|
|data_3_read            |  out|    1|     ap_fifo|        data_3|       pointer|
|data_4_dout            |   in|   32|     ap_fifo|        data_4|       pointer|
|data_4_num_data_valid  |   in|    2|     ap_fifo|        data_4|       pointer|
|data_4_fifo_cap        |   in|    2|     ap_fifo|        data_4|       pointer|
|data_4_empty_n         |   in|    1|     ap_fifo|        data_4|       pointer|
|data_4_read            |  out|    1|     ap_fifo|        data_4|       pointer|
|data_5_dout            |   in|   32|     ap_fifo|        data_5|       pointer|
|data_5_num_data_valid  |   in|    2|     ap_fifo|        data_5|       pointer|
|data_5_fifo_cap        |   in|    2|     ap_fifo|        data_5|       pointer|
|data_5_empty_n         |   in|    1|     ap_fifo|        data_5|       pointer|
|data_5_read            |  out|    1|     ap_fifo|        data_5|       pointer|
|data_6_dout            |   in|   32|     ap_fifo|        data_6|       pointer|
|data_6_num_data_valid  |   in|    2|     ap_fifo|        data_6|       pointer|
|data_6_fifo_cap        |   in|    2|     ap_fifo|        data_6|       pointer|
|data_6_empty_n         |   in|    1|     ap_fifo|        data_6|       pointer|
|data_6_read            |  out|    1|     ap_fifo|        data_6|       pointer|
|data_7_dout            |   in|   32|     ap_fifo|        data_7|       pointer|
|data_7_num_data_valid  |   in|    2|     ap_fifo|        data_7|       pointer|
|data_7_fifo_cap        |   in|    2|     ap_fifo|        data_7|       pointer|
|data_7_empty_n         |   in|    1|     ap_fifo|        data_7|       pointer|
|data_7_read            |  out|    1|     ap_fifo|        data_7|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 7 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%loop_index3_i = alloca i32 1"   --->   Operation 8 'alloca' 'loop_index3_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_7, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (3.63ns)   --->   "%p_read_1 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read4"   --->   Operation 10 'read' 'p_read_1' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 11 [1/1] (3.63ns)   --->   "%p_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read3"   --->   Operation 11 'read' 'p_read_2' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 12 [1/1] (3.63ns)   --->   "%p_read_3 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read2"   --->   Operation 12 'read' 'p_read_3' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 13 [1/1] (3.63ns)   --->   "%p_read_4 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read1"   --->   Operation 13 'read' 'p_read_4' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 14 [1/1] (3.63ns)   --->   "%p_read63 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %p_read"   --->   Operation 14 'read' 'p_read63' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 15 [1/1] (3.63ns)   --->   "%data_7_read = read i32 @_ssdm_op_Read.ap_fifo.floatP0A, i32 %data_7"   --->   Operation 15 'read' 'data_7_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_6, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (3.63ns)   --->   "%data_6_read = read i32 @_ssdm_op_Read.ap_fifo.floatP0A, i32 %data_6"   --->   Operation 17 'read' 'data_6_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_5, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (3.63ns)   --->   "%data_5_read = read i32 @_ssdm_op_Read.ap_fifo.floatP0A, i32 %data_5"   --->   Operation 19 'read' 'data_5_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_4, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (3.63ns)   --->   "%data_4_read = read i32 @_ssdm_op_Read.ap_fifo.floatP0A, i32 %data_4"   --->   Operation 21 'read' 'data_4_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (3.63ns)   --->   "%data_3_read = read i32 @_ssdm_op_Read.ap_fifo.floatP0A, i32 %data_3"   --->   Operation 23 'read' 'data_3_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (3.63ns)   --->   "%data_2_read = read i32 @_ssdm_op_Read.ap_fifo.floatP0A, i32 %data_2"   --->   Operation 25 'read' 'data_2_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (3.63ns)   --->   "%data_1_read = read i32 @_ssdm_op_Read.ap_fifo.floatP0A, i32 %data_1"   --->   Operation 27 'read' 'data_1_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (3.63ns)   --->   "%data_read = read i32 @_ssdm_op_Read.ap_fifo.floatP0A, i32 %data"   --->   Operation 29 'read' 'data_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 30 [1/1] (2.32ns)   --->   "%outcome_AOV = alloca i64 1" [detector_solid/abs_solid_detector.cpp:502->detector_solid/abs_solid_detector.cpp:548]   --->   Operation 30 'alloca' 'outcome_AOV' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%errorInTask1_cast_i = zext i4 %p_read63"   --->   Operation 31 'zext' 'errorInTask1_cast_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %errorInTask, i64 666, i64 207, i64 1"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i288 %outcomeInRam, i64 666, i64 207, i64 1"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %errorInTask, void @empty, i32 0, i32 0, void @empty_5, i32 1, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %outcomeInRam, void @empty, i32 0, i32 0, void @empty_5, i32 1, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %toScheduler, void @empty_8, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i288 %outcomeInRam"   --->   Operation 37 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln505 = store i4 0, i4 %loop_index3_i" [detector_solid/abs_solid_detector.cpp:505->detector_solid/abs_solid_detector.cpp:548]   --->   Operation 38 'store' 'store_ln505' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln505 = br void %load-store-loop2.i" [detector_solid/abs_solid_detector.cpp:505->detector_solid/abs_solid_detector.cpp:548]   --->   Operation 39 'br' 'br_ln505' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.62>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%loop_index3_i_load = load i4 %loop_index3_i"   --->   Operation 40 'load' 'loop_index3_i_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%loop_index3_cast_i = zext i4 %loop_index3_i_load"   --->   Operation 41 'zext' 'loop_index3_cast_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.30ns)   --->   "%exitcond4_i = icmp_eq  i4 %loop_index3_i_load, i4 8"   --->   Operation 42 'icmp' 'exitcond4_i' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 43 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.73ns)   --->   "%empty = add i4 %loop_index3_i_load, i4 1"   --->   Operation 44 'add' 'empty' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond4_i, void %load-store-loop2.split.i, void %memcpy-split1.i"   --->   Operation 45 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (2.30ns)   --->   "%tmp_i = mux i32 @_ssdm_op_Mux.ap_auto.8float.i4, i32 %data_read, i32 %data_1_read, i32 %data_2_read, i32 %data_3_read, i32 %data_4_read, i32 %data_5_read, i32 %data_6_read, i32 %data_7_read, i4 %loop_index3_i_load"   --->   Operation 46 'mux' 'tmp_i' <Predicate = (!exitcond4_i)> <Delay = 2.30> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%outcome_AOV_addr = getelementptr i32 %outcome_AOV, i64 0, i64 %loop_index3_cast_i"   --->   Operation 47 'getelementptr' 'outcome_AOV_addr' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (2.32ns)   --->   "%store_ln0 = store i32 %tmp_i, i3 %outcome_AOV_addr"   --->   Operation 48 'store' 'store_ln0' <Predicate = (!exitcond4_i)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 %empty, i4 %loop_index3_i"   --->   Operation 49 'store' 'store_ln0' <Predicate = (!exitcond4_i)> <Delay = 1.58>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop2.i"   --->   Operation 50 'br' 'br_ln0' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln508 = br i1 %p_read_1, void %writeOutcome.exit, void %if.then.i" [detector_solid/abs_solid_detector.cpp:508->detector_solid/abs_solid_detector.cpp:548]   --->   Operation 51 'br' 'br_ln508' <Predicate = (exitcond4_i)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%outcome_AOV_addr_1 = getelementptr i32 %outcome_AOV, i64 0, i64 0"   --->   Operation 52 'getelementptr' 'outcome_AOV_addr_1' <Predicate = (exitcond4_i & p_read_1)> <Delay = 0.00>
ST_2 : Operation 53 [2/2] (2.32ns)   --->   "%outcome_AOV_load = load i3 %outcome_AOV_addr_1"   --->   Operation 53 'load' 'outcome_AOV_load' <Predicate = (exitcond4_i & p_read_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%outcome_AOV_addr_2 = getelementptr i32 %outcome_AOV, i64 0, i64 1"   --->   Operation 54 'getelementptr' 'outcome_AOV_addr_2' <Predicate = (exitcond4_i & p_read_1)> <Delay = 0.00>
ST_2 : Operation 55 [2/2] (2.32ns)   --->   "%outcome_AOV_load_1 = load i3 %outcome_AOV_addr_2"   --->   Operation 55 'load' 'outcome_AOV_load_1' <Predicate = (exitcond4_i & p_read_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%errorInTask_addr = getelementptr i1 %errorInTask, i64 0, i64 %errorInTask1_cast_i" [detector_solid/abs_solid_detector.cpp:510->detector_solid/abs_solid_detector.cpp:548]   --->   Operation 56 'getelementptr' 'errorInTask_addr' <Predicate = (exitcond4_i & p_read_1)> <Delay = 0.00>
ST_2 : Operation 57 [2/2] (2.32ns)   --->   "%store_ln510 = store i1 1, i4 %errorInTask_addr" [detector_solid/abs_solid_detector.cpp:510->detector_solid/abs_solid_detector.cpp:548]   --->   Operation 57 'store' 'store_ln510' <Predicate = (exitcond4_i & p_read_1)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 1> <Depth = 16> <RAM>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %toScheduler, i8 %p_read_3" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 58 'write' 'write_ln174' <Predicate = (exitcond4_i & p_read_1)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 59 [1/2] (2.32ns)   --->   "%outcome_AOV_load = load i3 %outcome_AOV_addr_1"   --->   Operation 59 'load' 'outcome_AOV_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 60 [1/2] (2.32ns)   --->   "%outcome_AOV_load_1 = load i3 %outcome_AOV_addr_2"   --->   Operation 60 'load' 'outcome_AOV_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%outcome_AOV_addr_3 = getelementptr i32 %outcome_AOV, i64 0, i64 2"   --->   Operation 61 'getelementptr' 'outcome_AOV_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [2/2] (2.32ns)   --->   "%outcome_AOV_load_2 = load i3 %outcome_AOV_addr_3"   --->   Operation 62 'load' 'outcome_AOV_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%outcome_AOV_addr_4 = getelementptr i32 %outcome_AOV, i64 0, i64 3"   --->   Operation 63 'getelementptr' 'outcome_AOV_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [2/2] (2.32ns)   --->   "%outcome_AOV_load_3 = load i3 %outcome_AOV_addr_4"   --->   Operation 64 'load' 'outcome_AOV_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 65 [1/2] (2.32ns)   --->   "%store_ln510 = store i1 1, i4 %errorInTask_addr" [detector_solid/abs_solid_detector.cpp:510->detector_solid/abs_solid_detector.cpp:548]   --->   Operation 65 'store' 'store_ln510' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 1> <Depth = 16> <RAM>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 66 [1/2] (2.32ns)   --->   "%outcome_AOV_load_2 = load i3 %outcome_AOV_addr_3"   --->   Operation 66 'load' 'outcome_AOV_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 67 [1/2] (2.32ns)   --->   "%outcome_AOV_load_3 = load i3 %outcome_AOV_addr_4"   --->   Operation 67 'load' 'outcome_AOV_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%outcome_AOV_addr_5 = getelementptr i32 %outcome_AOV, i64 0, i64 4"   --->   Operation 68 'getelementptr' 'outcome_AOV_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [2/2] (2.32ns)   --->   "%outcome_AOV_load_4 = load i3 %outcome_AOV_addr_5"   --->   Operation 69 'load' 'outcome_AOV_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%outcome_AOV_addr_6 = getelementptr i32 %outcome_AOV, i64 0, i64 5"   --->   Operation 70 'getelementptr' 'outcome_AOV_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [2/2] (2.32ns)   --->   "%outcome_AOV_load_5 = load i3 %outcome_AOV_addr_6"   --->   Operation 71 'load' 'outcome_AOV_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 72 [1/2] (2.32ns)   --->   "%outcome_AOV_load_4 = load i3 %outcome_AOV_addr_5"   --->   Operation 72 'load' 'outcome_AOV_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 73 [1/2] (2.32ns)   --->   "%outcome_AOV_load_5 = load i3 %outcome_AOV_addr_6"   --->   Operation 73 'load' 'outcome_AOV_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%outcome_AOV_addr_7 = getelementptr i32 %outcome_AOV, i64 0, i64 6"   --->   Operation 74 'getelementptr' 'outcome_AOV_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [2/2] (2.32ns)   --->   "%outcome_AOV_load_6 = load i3 %outcome_AOV_addr_7"   --->   Operation 75 'load' 'outcome_AOV_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%outcome_AOV_addr_8 = getelementptr i32 %outcome_AOV, i64 0, i64 7"   --->   Operation 76 'getelementptr' 'outcome_AOV_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [2/2] (2.32ns)   --->   "%outcome_AOV_load_7 = load i3 %outcome_AOV_addr_8"   --->   Operation 77 'load' 'outcome_AOV_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 6 <SV = 5> <Delay = 5.57>
ST_6 : Operation 78 [1/2] (2.32ns)   --->   "%outcome_AOV_load_6 = load i3 %outcome_AOV_addr_7"   --->   Operation 78 'load' 'outcome_AOV_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 79 [1/2] (2.32ns)   --->   "%outcome_AOV_load_7 = load i3 %outcome_AOV_addr_8"   --->   Operation 79 'load' 'outcome_AOV_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%outcomeInRam_addr = getelementptr i288 %outcomeInRam, i64 0, i64 0"   --->   Operation 80 'getelementptr' 'outcomeInRam_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%empty_36 = bitcast i32 %outcome_AOV_load"   --->   Operation 81 'bitcast' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%empty_37 = bitcast i32 %outcome_AOV_load_1"   --->   Operation 82 'bitcast' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%empty_38 = bitcast i32 %outcome_AOV_load_2"   --->   Operation 83 'bitcast' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%empty_39 = bitcast i32 %outcome_AOV_load_3"   --->   Operation 84 'bitcast' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%empty_40 = bitcast i32 %outcome_AOV_load_4"   --->   Operation 85 'bitcast' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%empty_41 = bitcast i32 %outcome_AOV_load_5"   --->   Operation 86 'bitcast' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%empty_42 = bitcast i32 %outcome_AOV_load_6"   --->   Operation 87 'bitcast' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%empty_43 = bitcast i32 %outcome_AOV_load_7"   --->   Operation 88 'bitcast' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_35_i = bitconcatenate i288 @_ssdm_op_BitConcatenate.i288.i32.i32.i32.i32.i32.i32.i32.i32.i16.i8.i8, i32 %empty_43, i32 %empty_42, i32 %empty_41, i32 %empty_40, i32 %empty_39, i32 %empty_38, i32 %empty_37, i32 %empty_36, i16 %p_read_2, i8 0, i8 %p_read_4"   --->   Operation 89 'bitconcatenate' 'tmp_35_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [2/2] (3.25ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.p0L_a9i32packedL, i4 %outcomeInRam_addr, i288 %tmp_35_i, i36 68719476733"   --->   Operation 90 'store' 'store_ln0' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 288> <Depth = 16> <RAM>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 91 [1/2] (3.25ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.p0L_a9i32packedL, i4 %outcomeInRam_addr, i288 %tmp_35_i, i36 68719476733"   --->   Operation 91 'store' 'store_ln0' <Predicate = (p_read_1)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 288> <Depth = 16> <RAM>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln512 = br void %writeOutcome.exit" [detector_solid/abs_solid_detector.cpp:512->detector_solid/abs_solid_detector.cpp:548]   --->   Operation 92 'br' 'br_ln512' <Predicate = (p_read_1)> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%ret_ln548 = ret" [detector_solid/abs_solid_detector.cpp:548]   --->   Operation 93 'ret' 'ret_ln548' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ errorInTask]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ toScheduler]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outcomeInRam]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
loop_index3_i              (alloca                ) [ 01100000]
specinterface_ln0          (specinterface         ) [ 00000000]
p_read_1                   (read                  ) [ 00111111]
p_read_2                   (read                  ) [ 00111110]
p_read_3                   (read                  ) [ 00100000]
p_read_4                   (read                  ) [ 00111110]
p_read63                   (read                  ) [ 00000000]
data_7_read                (read                  ) [ 00100000]
specinterface_ln0          (specinterface         ) [ 00000000]
data_6_read                (read                  ) [ 00100000]
specinterface_ln0          (specinterface         ) [ 00000000]
data_5_read                (read                  ) [ 00100000]
specinterface_ln0          (specinterface         ) [ 00000000]
data_4_read                (read                  ) [ 00100000]
specinterface_ln0          (specinterface         ) [ 00000000]
data_3_read                (read                  ) [ 00100000]
specinterface_ln0          (specinterface         ) [ 00000000]
data_2_read                (read                  ) [ 00100000]
specinterface_ln0          (specinterface         ) [ 00000000]
data_1_read                (read                  ) [ 00100000]
specinterface_ln0          (specinterface         ) [ 00000000]
data_read                  (read                  ) [ 00100000]
outcome_AOV                (alloca                ) [ 00111100]
errorInTask1_cast_i        (zext                  ) [ 00100000]
specmemcore_ln0            (specmemcore           ) [ 00000000]
specmemcore_ln0            (specmemcore           ) [ 00000000]
specinterface_ln0          (specinterface         ) [ 00000000]
specinterface_ln0          (specinterface         ) [ 00000000]
specinterface_ln0          (specinterface         ) [ 00000000]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 00000000]
store_ln505                (store                 ) [ 00000000]
br_ln505                   (br                    ) [ 00000000]
loop_index3_i_load         (load                  ) [ 00000000]
loop_index3_cast_i         (zext                  ) [ 00000000]
exitcond4_i                (icmp                  ) [ 00100000]
speclooptripcount_ln0      (speclooptripcount     ) [ 00000000]
empty                      (add                   ) [ 00000000]
br_ln0                     (br                    ) [ 00000000]
tmp_i                      (mux                   ) [ 00000000]
outcome_AOV_addr           (getelementptr         ) [ 00000000]
store_ln0                  (store                 ) [ 00000000]
store_ln0                  (store                 ) [ 00000000]
br_ln0                     (br                    ) [ 00000000]
br_ln508                   (br                    ) [ 00000000]
outcome_AOV_addr_1         (getelementptr         ) [ 00010000]
outcome_AOV_addr_2         (getelementptr         ) [ 00010000]
errorInTask_addr           (getelementptr         ) [ 00010000]
write_ln174                (write                 ) [ 00000000]
outcome_AOV_load           (load                  ) [ 00001110]
outcome_AOV_load_1         (load                  ) [ 00001110]
outcome_AOV_addr_3         (getelementptr         ) [ 00001000]
outcome_AOV_addr_4         (getelementptr         ) [ 00001000]
store_ln510                (store                 ) [ 00000000]
outcome_AOV_load_2         (load                  ) [ 00000110]
outcome_AOV_load_3         (load                  ) [ 00000110]
outcome_AOV_addr_5         (getelementptr         ) [ 00000100]
outcome_AOV_addr_6         (getelementptr         ) [ 00000100]
outcome_AOV_load_4         (load                  ) [ 00000010]
outcome_AOV_load_5         (load                  ) [ 00000010]
outcome_AOV_addr_7         (getelementptr         ) [ 00000010]
outcome_AOV_addr_8         (getelementptr         ) [ 00000010]
outcome_AOV_load_6         (load                  ) [ 00000000]
outcome_AOV_load_7         (load                  ) [ 00000000]
outcomeInRam_addr          (getelementptr         ) [ 00000001]
empty_36                   (bitcast               ) [ 00000000]
empty_37                   (bitcast               ) [ 00000000]
empty_38                   (bitcast               ) [ 00000000]
empty_39                   (bitcast               ) [ 00000000]
empty_40                   (bitcast               ) [ 00000000]
empty_41                   (bitcast               ) [ 00000000]
empty_42                   (bitcast               ) [ 00000000]
empty_43                   (bitcast               ) [ 00000000]
tmp_35_i                   (bitconcatenate        ) [ 00000001]
store_ln0                  (store                 ) [ 00000000]
br_ln512                   (br                    ) [ 00000000]
ret_ln548                  (ret                   ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="errorInTask">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="errorInTask"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="toScheduler">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="toScheduler"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="outcomeInRam">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outcomeInRam"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="data">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="data_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="data_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="data_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="data_4">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="data_5">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_5"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="data_6">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_6"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="data_7">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_7"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8float.i4"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i8P128A"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i288.i32.i32.i32.i32.i32.i32.i32.i32.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.bram.p0L_a9i32packedL"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1004" name="loop_index3_i_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="loop_index3_i/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="outcome_AOV_alloca_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="outcome_AOV/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="p_read_1_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="p_read_2_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="16" slack="0"/>
<pin id="132" dir="0" index="1" bw="16" slack="0"/>
<pin id="133" dir="1" index="2" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="p_read_3_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="8" slack="0"/>
<pin id="138" dir="0" index="1" bw="8" slack="0"/>
<pin id="139" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="p_read_4_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="8" slack="0"/>
<pin id="144" dir="0" index="1" bw="8" slack="0"/>
<pin id="145" dir="1" index="2" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_4/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="p_read63_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="4" slack="0"/>
<pin id="150" dir="0" index="1" bw="4" slack="0"/>
<pin id="151" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read63/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="data_7_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_7_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="data_6_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_6_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="data_5_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_5_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="data_4_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_4_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="data_3_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_3_read/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="data_2_read_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_2_read/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="data_1_read_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_1_read/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="data_read_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_read/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="write_ln174_write_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="0" slack="0"/>
<pin id="204" dir="0" index="1" bw="8" slack="0"/>
<pin id="205" dir="0" index="2" bw="8" slack="1"/>
<pin id="206" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="outcome_AOV_addr_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="4" slack="0"/>
<pin id="213" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outcome_AOV_addr/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="grp_access_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="3" slack="0"/>
<pin id="217" dir="0" index="1" bw="32" slack="0"/>
<pin id="218" dir="0" index="2" bw="0" slack="0"/>
<pin id="228" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="229" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="230" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="3" bw="32" slack="0"/>
<pin id="231" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln0/2 outcome_AOV_load/2 outcome_AOV_load_1/2 outcome_AOV_load_2/3 outcome_AOV_load_3/3 outcome_AOV_load_4/4 outcome_AOV_load_5/4 outcome_AOV_load_6/5 outcome_AOV_load_7/5 "/>
</bind>
</comp>

<comp id="221" class="1004" name="outcome_AOV_addr_1_gep_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="1" slack="0"/>
<pin id="225" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outcome_AOV_addr_1/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="outcome_AOV_addr_2_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="1" slack="0"/>
<pin id="237" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outcome_AOV_addr_2/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="errorInTask_addr_gep_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="4" slack="1"/>
<pin id="245" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="errorInTask_addr/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="grp_access_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="4" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln510/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="outcome_AOV_addr_3_gep_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="0" index="2" bw="3" slack="0"/>
<pin id="259" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outcome_AOV_addr_3/3 "/>
</bind>
</comp>

<comp id="263" class="1004" name="outcome_AOV_addr_4_gep_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="0" index="2" bw="3" slack="0"/>
<pin id="267" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outcome_AOV_addr_4/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="outcome_AOV_addr_5_gep_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="0" index="2" bw="4" slack="0"/>
<pin id="275" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outcome_AOV_addr_5/4 "/>
</bind>
</comp>

<comp id="279" class="1004" name="outcome_AOV_addr_6_gep_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="0" index="2" bw="4" slack="0"/>
<pin id="283" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outcome_AOV_addr_6/4 "/>
</bind>
</comp>

<comp id="287" class="1004" name="outcome_AOV_addr_7_gep_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="0" index="2" bw="4" slack="0"/>
<pin id="291" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outcome_AOV_addr_7/5 "/>
</bind>
</comp>

<comp id="295" class="1004" name="outcome_AOV_addr_8_gep_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="0" index="2" bw="4" slack="0"/>
<pin id="299" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outcome_AOV_addr_8/5 "/>
</bind>
</comp>

<comp id="303" class="1004" name="outcomeInRam_addr_gep_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="288" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="0" index="2" bw="1" slack="0"/>
<pin id="307" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outcomeInRam_addr/6 "/>
</bind>
</comp>

<comp id="311" class="1004" name="grp_access_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="4" slack="1"/>
<pin id="313" dir="0" index="1" bw="288" slack="0"/>
<pin id="314" dir="0" index="2" bw="36" slack="2147483647"/>
<pin id="315" dir="1" index="3" bw="288" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/6 "/>
</bind>
</comp>

<comp id="316" class="1004" name="errorInTask1_cast_i_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="4" slack="0"/>
<pin id="318" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="errorInTask1_cast_i/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="store_ln505_store_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="0" index="1" bw="4" slack="0"/>
<pin id="323" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln505/1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="loop_index3_i_load_load_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="4" slack="1"/>
<pin id="327" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="loop_index3_i_load/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="loop_index3_cast_i_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="4" slack="0"/>
<pin id="330" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="loop_index3_cast_i/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="exitcond4_i_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="4" slack="0"/>
<pin id="335" dir="0" index="1" bw="4" slack="0"/>
<pin id="336" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4_i/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="empty_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="4" slack="0"/>
<pin id="341" dir="0" index="1" bw="1" slack="0"/>
<pin id="342" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="tmp_i_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="0"/>
<pin id="347" dir="0" index="1" bw="32" slack="1"/>
<pin id="348" dir="0" index="2" bw="32" slack="1"/>
<pin id="349" dir="0" index="3" bw="32" slack="1"/>
<pin id="350" dir="0" index="4" bw="32" slack="1"/>
<pin id="351" dir="0" index="5" bw="32" slack="1"/>
<pin id="352" dir="0" index="6" bw="32" slack="1"/>
<pin id="353" dir="0" index="7" bw="32" slack="1"/>
<pin id="354" dir="0" index="8" bw="32" slack="1"/>
<pin id="355" dir="0" index="9" bw="4" slack="0"/>
<pin id="356" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_i/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="store_ln0_store_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="4" slack="0"/>
<pin id="362" dir="0" index="1" bw="4" slack="1"/>
<pin id="363" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="empty_36_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="3"/>
<pin id="367" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_36/6 "/>
</bind>
</comp>

<comp id="368" class="1004" name="empty_37_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="3"/>
<pin id="370" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_37/6 "/>
</bind>
</comp>

<comp id="371" class="1004" name="empty_38_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="2"/>
<pin id="373" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_38/6 "/>
</bind>
</comp>

<comp id="374" class="1004" name="empty_39_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="2"/>
<pin id="376" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_39/6 "/>
</bind>
</comp>

<comp id="377" class="1004" name="empty_40_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="1"/>
<pin id="379" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_40/6 "/>
</bind>
</comp>

<comp id="380" class="1004" name="empty_41_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="1"/>
<pin id="382" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_41/6 "/>
</bind>
</comp>

<comp id="383" class="1004" name="empty_42_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="0"/>
<pin id="385" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_42/6 "/>
</bind>
</comp>

<comp id="387" class="1004" name="empty_43_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="0"/>
<pin id="389" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_43/6 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_35_i_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="288" slack="0"/>
<pin id="393" dir="0" index="1" bw="32" slack="0"/>
<pin id="394" dir="0" index="2" bw="32" slack="0"/>
<pin id="395" dir="0" index="3" bw="32" slack="0"/>
<pin id="396" dir="0" index="4" bw="32" slack="0"/>
<pin id="397" dir="0" index="5" bw="32" slack="0"/>
<pin id="398" dir="0" index="6" bw="32" slack="0"/>
<pin id="399" dir="0" index="7" bw="32" slack="0"/>
<pin id="400" dir="0" index="8" bw="32" slack="0"/>
<pin id="401" dir="0" index="9" bw="16" slack="5"/>
<pin id="402" dir="0" index="10" bw="1" slack="0"/>
<pin id="403" dir="0" index="11" bw="8" slack="5"/>
<pin id="404" dir="1" index="12" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_35_i/6 "/>
</bind>
</comp>

<comp id="416" class="1005" name="loop_index3_i_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="4" slack="0"/>
<pin id="418" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="loop_index3_i "/>
</bind>
</comp>

<comp id="423" class="1005" name="p_read_1_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="1"/>
<pin id="425" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_read_1 "/>
</bind>
</comp>

<comp id="427" class="1005" name="p_read_2_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="16" slack="5"/>
<pin id="429" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="p_read_2 "/>
</bind>
</comp>

<comp id="432" class="1005" name="p_read_3_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="8" slack="1"/>
<pin id="434" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_read_3 "/>
</bind>
</comp>

<comp id="437" class="1005" name="p_read_4_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="8" slack="5"/>
<pin id="439" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="p_read_4 "/>
</bind>
</comp>

<comp id="442" class="1005" name="data_7_read_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="1"/>
<pin id="444" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_7_read "/>
</bind>
</comp>

<comp id="447" class="1005" name="data_6_read_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="1"/>
<pin id="449" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_6_read "/>
</bind>
</comp>

<comp id="452" class="1005" name="data_5_read_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="1"/>
<pin id="454" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_5_read "/>
</bind>
</comp>

<comp id="457" class="1005" name="data_4_read_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="1"/>
<pin id="459" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_4_read "/>
</bind>
</comp>

<comp id="462" class="1005" name="data_3_read_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="1"/>
<pin id="464" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_3_read "/>
</bind>
</comp>

<comp id="467" class="1005" name="data_2_read_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="32" slack="1"/>
<pin id="469" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_2_read "/>
</bind>
</comp>

<comp id="472" class="1005" name="data_1_read_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="1"/>
<pin id="474" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_1_read "/>
</bind>
</comp>

<comp id="477" class="1005" name="data_read_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="32" slack="1"/>
<pin id="479" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_read "/>
</bind>
</comp>

<comp id="482" class="1005" name="errorInTask1_cast_i_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="64" slack="1"/>
<pin id="484" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="errorInTask1_cast_i "/>
</bind>
</comp>

<comp id="490" class="1005" name="outcome_AOV_addr_1_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="3" slack="1"/>
<pin id="492" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="outcome_AOV_addr_1 "/>
</bind>
</comp>

<comp id="495" class="1005" name="outcome_AOV_addr_2_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="3" slack="1"/>
<pin id="497" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="outcome_AOV_addr_2 "/>
</bind>
</comp>

<comp id="500" class="1005" name="errorInTask_addr_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="4" slack="1"/>
<pin id="502" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="errorInTask_addr "/>
</bind>
</comp>

<comp id="505" class="1005" name="outcome_AOV_load_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="32" slack="3"/>
<pin id="507" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="outcome_AOV_load "/>
</bind>
</comp>

<comp id="510" class="1005" name="outcome_AOV_load_1_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="3"/>
<pin id="512" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="outcome_AOV_load_1 "/>
</bind>
</comp>

<comp id="515" class="1005" name="outcome_AOV_addr_3_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="3" slack="1"/>
<pin id="517" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="outcome_AOV_addr_3 "/>
</bind>
</comp>

<comp id="520" class="1005" name="outcome_AOV_addr_4_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="3" slack="1"/>
<pin id="522" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="outcome_AOV_addr_4 "/>
</bind>
</comp>

<comp id="525" class="1005" name="outcome_AOV_load_2_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="32" slack="2"/>
<pin id="527" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="outcome_AOV_load_2 "/>
</bind>
</comp>

<comp id="530" class="1005" name="outcome_AOV_load_3_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="32" slack="2"/>
<pin id="532" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="outcome_AOV_load_3 "/>
</bind>
</comp>

<comp id="535" class="1005" name="outcome_AOV_addr_5_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="3" slack="1"/>
<pin id="537" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="outcome_AOV_addr_5 "/>
</bind>
</comp>

<comp id="540" class="1005" name="outcome_AOV_addr_6_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="3" slack="1"/>
<pin id="542" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="outcome_AOV_addr_6 "/>
</bind>
</comp>

<comp id="545" class="1005" name="outcome_AOV_load_4_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="32" slack="1"/>
<pin id="547" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="outcome_AOV_load_4 "/>
</bind>
</comp>

<comp id="550" class="1005" name="outcome_AOV_load_5_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="32" slack="1"/>
<pin id="552" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="outcome_AOV_load_5 "/>
</bind>
</comp>

<comp id="555" class="1005" name="outcome_AOV_addr_7_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="3" slack="1"/>
<pin id="557" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="outcome_AOV_addr_7 "/>
</bind>
</comp>

<comp id="560" class="1005" name="outcome_AOV_addr_8_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="3" slack="1"/>
<pin id="562" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="outcome_AOV_addr_8 "/>
</bind>
</comp>

<comp id="565" class="1005" name="outcomeInRam_addr_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="4" slack="1"/>
<pin id="567" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="outcomeInRam_addr "/>
</bind>
</comp>

<comp id="570" class="1005" name="tmp_35_i_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="288" slack="1"/>
<pin id="572" dir="1" index="1" bw="288" slack="1"/>
</pin_list>
<bind>
<opset="tmp_35_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="119"><net_src comp="32" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="60" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="50" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="10" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="52" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="8" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="54" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="6" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="54" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="4" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="56" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="2" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="58" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="30" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="58" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="28" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="58" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="26" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="58" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="24" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="58" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="22" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="58" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="20" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="58" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="18" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="58" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="16" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="207"><net_src comp="94" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="12" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="214"><net_src comp="90" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="220"><net_src comp="209" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="226"><net_src comp="90" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="227"><net_src comp="90" pin="0"/><net_sink comp="221" pin=2"/></net>

<net id="232"><net_src comp="221" pin="3"/><net_sink comp="215" pin=2"/></net>

<net id="238"><net_src comp="90" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="239"><net_src comp="60" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="240"><net_src comp="233" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="246"><net_src comp="0" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="90" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="253"><net_src comp="92" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="254"><net_src comp="241" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="260"><net_src comp="90" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="261"><net_src comp="96" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="262"><net_src comp="255" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="268"><net_src comp="90" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="269"><net_src comp="98" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="270"><net_src comp="263" pin="3"/><net_sink comp="215" pin=2"/></net>

<net id="276"><net_src comp="90" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="277"><net_src comp="100" pin="0"/><net_sink comp="271" pin=2"/></net>

<net id="278"><net_src comp="271" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="284"><net_src comp="90" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="285"><net_src comp="102" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="286"><net_src comp="279" pin="3"/><net_sink comp="215" pin=2"/></net>

<net id="292"><net_src comp="90" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="293"><net_src comp="104" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="294"><net_src comp="287" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="300"><net_src comp="90" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="301"><net_src comp="106" pin="0"/><net_sink comp="295" pin=2"/></net>

<net id="302"><net_src comp="295" pin="3"/><net_sink comp="215" pin=2"/></net>

<net id="308"><net_src comp="14" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="90" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="310"><net_src comp="90" pin="0"/><net_sink comp="303" pin=2"/></net>

<net id="319"><net_src comp="148" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="324"><net_src comp="78" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="331"><net_src comp="325" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="337"><net_src comp="325" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="80" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="343"><net_src comp="325" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="86" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="357"><net_src comp="88" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="358"><net_src comp="325" pin="1"/><net_sink comp="345" pin=9"/></net>

<net id="359"><net_src comp="345" pin="10"/><net_sink comp="215" pin=1"/></net>

<net id="364"><net_src comp="339" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="386"><net_src comp="215" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="390"><net_src comp="215" pin="7"/><net_sink comp="387" pin=0"/></net>

<net id="405"><net_src comp="108" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="406"><net_src comp="387" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="407"><net_src comp="383" pin="1"/><net_sink comp="391" pin=2"/></net>

<net id="408"><net_src comp="380" pin="1"/><net_sink comp="391" pin=3"/></net>

<net id="409"><net_src comp="377" pin="1"/><net_sink comp="391" pin=4"/></net>

<net id="410"><net_src comp="374" pin="1"/><net_sink comp="391" pin=5"/></net>

<net id="411"><net_src comp="371" pin="1"/><net_sink comp="391" pin=6"/></net>

<net id="412"><net_src comp="368" pin="1"/><net_sink comp="391" pin=7"/></net>

<net id="413"><net_src comp="365" pin="1"/><net_sink comp="391" pin=8"/></net>

<net id="414"><net_src comp="110" pin="0"/><net_sink comp="391" pin=10"/></net>

<net id="415"><net_src comp="391" pin="12"/><net_sink comp="311" pin=1"/></net>

<net id="419"><net_src comp="116" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="421"><net_src comp="416" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="422"><net_src comp="416" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="426"><net_src comp="124" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="430"><net_src comp="130" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="391" pin=9"/></net>

<net id="435"><net_src comp="136" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="440"><net_src comp="142" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="391" pin=11"/></net>

<net id="445"><net_src comp="154" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="345" pin=8"/></net>

<net id="450"><net_src comp="160" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="345" pin=7"/></net>

<net id="455"><net_src comp="166" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="345" pin=6"/></net>

<net id="460"><net_src comp="172" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="345" pin=5"/></net>

<net id="465"><net_src comp="178" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="345" pin=4"/></net>

<net id="470"><net_src comp="184" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="345" pin=3"/></net>

<net id="475"><net_src comp="190" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="345" pin=2"/></net>

<net id="480"><net_src comp="196" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="485"><net_src comp="316" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="493"><net_src comp="221" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="498"><net_src comp="233" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="503"><net_src comp="241" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="508"><net_src comp="215" pin="7"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="513"><net_src comp="215" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="518"><net_src comp="255" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="523"><net_src comp="263" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="528"><net_src comp="215" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="533"><net_src comp="215" pin="7"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="538"><net_src comp="271" pin="3"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="543"><net_src comp="279" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="548"><net_src comp="215" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="553"><net_src comp="215" pin="7"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="558"><net_src comp="287" pin="3"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="563"><net_src comp="295" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="568"><net_src comp="303" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="573"><net_src comp="391" pin="12"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="311" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: errorInTask | {2 3 }
	Port: toScheduler | {2 }
	Port: outcomeInRam | {6 7 }
 - Input state : 
	Port: writeOutcome : errorInTask | {}
	Port: writeOutcome : p_read | {1 }
	Port: writeOutcome : p_read1 | {1 }
	Port: writeOutcome : p_read2 | {1 }
	Port: writeOutcome : p_read3 | {1 }
	Port: writeOutcome : p_read4 | {1 }
	Port: writeOutcome : toScheduler | {}
	Port: writeOutcome : outcomeInRam | {}
	Port: writeOutcome : data | {1 }
	Port: writeOutcome : data_1 | {1 }
	Port: writeOutcome : data_2 | {1 }
	Port: writeOutcome : data_3 | {1 }
	Port: writeOutcome : data_4 | {1 }
	Port: writeOutcome : data_5 | {1 }
	Port: writeOutcome : data_6 | {1 }
	Port: writeOutcome : data_7 | {1 }
  - Chain level:
	State 1
		store_ln505 : 1
	State 2
		loop_index3_cast_i : 1
		exitcond4_i : 1
		empty : 1
		br_ln0 : 2
		tmp_i : 1
		outcome_AOV_addr : 2
		store_ln0 : 3
		store_ln0 : 2
		outcome_AOV_load : 1
		outcome_AOV_load_1 : 1
		store_ln510 : 1
	State 3
		outcome_AOV_load_2 : 1
		outcome_AOV_load_3 : 1
	State 4
		outcome_AOV_load_4 : 1
		outcome_AOV_load_5 : 1
	State 5
		outcome_AOV_load_6 : 1
		outcome_AOV_load_7 : 1
	State 6
		empty_42 : 1
		empty_43 : 1
		tmp_35_i : 2
		store_ln0 : 3
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|    mux   |        tmp_i_fu_345        |    0    |    42   |
|----------|----------------------------|---------|---------|
|    add   |        empty_fu_339        |    0    |    13   |
|----------|----------------------------|---------|---------|
|   icmp   |     exitcond4_i_fu_333     |    0    |    9    |
|----------|----------------------------|---------|---------|
|          |    p_read_1_read_fu_124    |    0    |    0    |
|          |    p_read_2_read_fu_130    |    0    |    0    |
|          |    p_read_3_read_fu_136    |    0    |    0    |
|          |    p_read_4_read_fu_142    |    0    |    0    |
|          |    p_read63_read_fu_148    |    0    |    0    |
|          |   data_7_read_read_fu_154  |    0    |    0    |
|   read   |   data_6_read_read_fu_160  |    0    |    0    |
|          |   data_5_read_read_fu_166  |    0    |    0    |
|          |   data_4_read_read_fu_172  |    0    |    0    |
|          |   data_3_read_read_fu_178  |    0    |    0    |
|          |   data_2_read_read_fu_184  |    0    |    0    |
|          |   data_1_read_read_fu_190  |    0    |    0    |
|          |    data_read_read_fu_196   |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |  write_ln174_write_fu_202  |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   | errorInTask1_cast_i_fu_316 |    0    |    0    |
|          |  loop_index3_cast_i_fu_328 |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|       tmp_35_i_fu_391      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    64   |
|----------|----------------------------|---------|---------|

Memories:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+
|outcome_AOV|    0   |   64   |    4   |    0   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   64   |    4   |    0   |
+-----------+--------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|    data_1_read_reg_472    |   32   |
|    data_2_read_reg_467    |   32   |
|    data_3_read_reg_462    |   32   |
|    data_4_read_reg_457    |   32   |
|    data_5_read_reg_452    |   32   |
|    data_6_read_reg_447    |   32   |
|    data_7_read_reg_442    |   32   |
|     data_read_reg_477     |   32   |
|errorInTask1_cast_i_reg_482|   64   |
|  errorInTask_addr_reg_500 |    4   |
|   loop_index3_i_reg_416   |    4   |
| outcomeInRam_addr_reg_565 |    4   |
| outcome_AOV_addr_1_reg_490|    3   |
| outcome_AOV_addr_2_reg_495|    3   |
| outcome_AOV_addr_3_reg_515|    3   |
| outcome_AOV_addr_4_reg_520|    3   |
| outcome_AOV_addr_5_reg_535|    3   |
| outcome_AOV_addr_6_reg_540|    3   |
| outcome_AOV_addr_7_reg_555|    3   |
| outcome_AOV_addr_8_reg_560|    3   |
| outcome_AOV_load_1_reg_510|   32   |
| outcome_AOV_load_2_reg_525|   32   |
| outcome_AOV_load_3_reg_530|   32   |
| outcome_AOV_load_4_reg_545|   32   |
| outcome_AOV_load_5_reg_550|   32   |
|  outcome_AOV_load_reg_505 |   32   |
|      p_read_1_reg_423     |    1   |
|      p_read_2_reg_427     |   16   |
|      p_read_3_reg_432     |    8   |
|      p_read_4_reg_437     |    8   |
|      tmp_35_i_reg_570     |   288  |
+---------------------------+--------+
|           Total           |   869  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_215 |  p0  |   9  |   3  |   27   ||    48   |
| grp_access_fu_215 |  p2  |   8  |   0  |    0   ||    42   |
| grp_access_fu_248 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_311 |  p1  |   2  |  288 |   576  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   611  ||  7.9029 ||   108   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   64   |    -   |
|   Memory  |    0   |    -   |   64   |    4   |    0   |
|Multiplexer|    -   |    7   |    -   |   108  |    -   |
|  Register |    -   |    -   |   869  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    7   |   933  |   176  |    0   |
+-----------+--------+--------+--------+--------+--------+
