// Seed: 3958730104
module module_0 (
    input supply0 id_0,
    input tri id_1,
    input tri id_2,
    input tri id_3,
    output wor id_4,
    input uwire id_5,
    input uwire id_6,
    input wand id_7,
    output wor id_8,
    output wand id_9,
    output wand id_10,
    input supply1 id_11,
    output supply0 id_12,
    input wand id_13,
    output wand id_14,
    input wand id_15
);
  wire id_17;
  assign module_1._id_5 = 0;
endmodule
module module_1 #(
    parameter id_5 = 32'd40
) (
    output uwire id_0,
    input tri id_1,
    output tri1 id_2,
    input wor id_3,
    input supply1 id_4
    , id_11,
    input uwire _id_5,
    output wor id_6,
    input supply1 id_7,
    input supply0 id_8,
    inout uwire id_9
);
  logic [-1 : -1 'b0] id_12 = 1;
  parameter id_13 = 1;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_8,
      id_4,
      id_6,
      id_4,
      id_4,
      id_7,
      id_6,
      id_0,
      id_0,
      id_1,
      id_2,
      id_7,
      id_2,
      id_4
  );
  logic [-1 'b0 : 1] id_14;
  parameter [id_5 : -1] id_15 = id_13[-1];
endmodule
