ISim log file
Running: C:\Users\Olivia\OneDrive\Desktop\sepehr\Patterson Fetch\PattersonProcessorFetch\Fetch_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/Olivia/OneDrive/Desktop/sepehr/Patterson Fetch/PattersonProcessorFetch/Fetch_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module Fetch.XLXI_56.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
# restart
# isim force add /Fetch/clear 1 -radix bin -value 0 -radix bin -time 5 ns -repeat 500 ns -cancel 500 ns
# isim force add /Fetch/clk 0 -radix bin -value 1 -radix bin -time 10 ns -repeat 20 ns -cancel 500 ns
# run all
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module Fetch.XLXI_56.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
# restart
# isim force add /Fetch/clear 1 -radix bin -value 0 -radix bin -time 2 ns -repeat 200 ns -cancel 200 ns
# isim force add /Fetch/clk 0 -radix bin -value 1 -radix bin -time 10 ns -repeat 20 ns -cancel 200 ns
# run all
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module Fetch.XLXI_56.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
# restart
# isim force add /Fetch/clear 1 -radix bin -value 0 -radix bin -time 1900 ps -repeat 190 ns -cancel 190 ns
# isim force add /Fetch/clk 0 -radix bin -value 1 -radix bin -time 10 ns -repeat 20 ns -cancel 190 ns
# run all
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module Fetch.XLXI_56.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
The simulator has terminated in an unexpected manner.  Please review the ISim log (isim.log) for details.
