\hypertarget{struct_s_y_s_c_f_g___type_def}{}\doxysection{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def Struct Reference}
\label{struct_s_y_s_c_f_g___type_def}\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}


Sys\+Tem Configuration.  




{\ttfamily \#include $<$stm32f070xb.\+h$>$}

\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a5e0e229c223361eee4278d585787ace1}{C\+F\+G\+R1}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a5163baa7563204840a69aee0543b76b7}{R\+E\+S\+E\+R\+V\+ED}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a66a06b3aab7ff5c8fa342f7c1994bf7d}{E\+X\+T\+I\+CR}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_aa643f1162e93489204200a465e11fd86}{C\+F\+G\+R2}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Sys\+Tem Configuration. 

\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{struct_s_y_s_c_f_g___type_def_a5e0e229c223361eee4278d585787ace1}\label{struct_s_y_s_c_f_g___type_def_a5e0e229c223361eee4278d585787ace1}} 
\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}!CFGR1@{CFGR1}}
\index{CFGR1@{CFGR1}!SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CFGR1}{CFGR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def\+::\+C\+F\+G\+R1}

S\+Y\+S\+C\+FG configuration register 1, Address offset\+: 0x00 \mbox{\Hypertarget{struct_s_y_s_c_f_g___type_def_aa643f1162e93489204200a465e11fd86}\label{struct_s_y_s_c_f_g___type_def_aa643f1162e93489204200a465e11fd86}} 
\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}!CFGR2@{CFGR2}}
\index{CFGR2@{CFGR2}!SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CFGR2}{CFGR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def\+::\+C\+F\+G\+R2}

S\+Y\+S\+C\+FG configuration register 2, Address offset\+: 0x18 \mbox{\Hypertarget{struct_s_y_s_c_f_g___type_def_a66a06b3aab7ff5c8fa342f7c1994bf7d}\label{struct_s_y_s_c_f_g___type_def_a66a06b3aab7ff5c8fa342f7c1994bf7d}} 
\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}!EXTICR@{EXTICR}}
\index{EXTICR@{EXTICR}!SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{EXTICR}{EXTICR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def\+::\+E\+X\+T\+I\+CR\mbox{[}4\mbox{]}}

S\+Y\+S\+C\+FG external interrupt configuration register, Address offset\+: 0x14-\/0x08 \mbox{\Hypertarget{struct_s_y_s_c_f_g___type_def_a5163baa7563204840a69aee0543b76b7}\label{struct_s_y_s_c_f_g___type_def_a5163baa7563204840a69aee0543b76b7}} 
\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}!RESERVED@{RESERVED}}
\index{RESERVED@{RESERVED}!SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED}{RESERVED}}
{\footnotesize\ttfamily uint32\+\_\+t S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+ED}

Reserved, 0x04 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/sxlga/git/\+Serial\+Test\+Project/\+Drivers/\+C\+M\+S\+I\+S/\+Device/\+S\+T/\+S\+T\+M32\+F0xx/\+Include/\mbox{\hyperlink{stm32f070xb_8h}{stm32f070xb.\+h}}\end{DoxyCompactItemize}
