/*#*********************************************************************************************************************/
/*
/*# Technology     : TSMC 16nm CMOS Logic FinFet Compact (FFC) Low Leakage HKMG  						*/
/*# Memory Type    : TSMC 16nm FFC High Density Single Port Single-Bank SRAM Compiler with d0734 bit cell	 				*/
/*# Library Name   : ts1n16ffcllsblvtc512x16m8s (user specify : ts1n16ffcllsblvtc512x16m8s)			*/
/*# Library Version: 130a												*/
/*# Generated Time : 2018/04/16, 00:55:04										*/
/*#*********************************************************************************************************************/
/*#															*/
/*# STATEMENT OF USE													*/
/*#															*/
/*# This information contains confidential and proprietary information of TSMC.					*/
/*# No part of this information may be reproduced, transmitted, transcribed,						*/
/*# stored in a retrieval system, or translated into any human or computer						*/
/*# language, in any form or by any means, electronic, mechanical, magnetic,						*/
/*# optical, chemical, manual, or otherwise, without the prior written permission					*/
/*# of TSMC. This information was prepared for informational purpose and is for					*/
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the					*/
/*# information at any time and without notice.									*/
/*#															*/
/*#*********************************************************************************************************************/
/* Template Version : S_03_54401                                               */
/****************************************************************************** */

library (  ts1n16ffcllsblvtc512x16m8s_ssgnp0p855vm40c ) {
    technology ( cmos) ;
    delay_model : table_lookup ;
    date : "2018/04/16, 00:55:04" ;
    comment : "Copyright TSMC" ;
    revision : v1.0 ;
    simulation : true ;
    voltage_map ( VDD, 0.855000 ) ;
    voltage_map ( VSS, 0.0) ;
    nom_process : 1 ;
    nom_temperature : -40.000000 ;
    nom_voltage : 0.855000 ;
    operating_conditions ( "ssgnp0p855vm40c" ) {
        process : 1 ;
        temperature : -40 ;
        voltage : 0.855000 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : ssgnp0p855vm40c ;
    capacitive_load_unit ( 1, pf)  ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;   
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation) ;
    library_features ( report_power_calculation) ;    
    define_cell_area ( pad_drivers,pad_driver_sites) ;
    define_cell_area ( bond_pads,pad_slots) ;
 
    default_max_fanout : 20.0 ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;

    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
  
    slew_lower_threshold_pct_rise : 10.00 ;
    slew_upper_threshold_pct_rise : 90.00 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50.00 ;
    output_threshold_pct_fall : 50.00 ;
    input_threshold_pct_rise : 50.00 ;
    output_threshold_pct_rise : 50.00 ;
    slew_lower_threshold_pct_fall : 10.00 ;
    slew_upper_threshold_pct_fall : 90.00 ;
    default_cell_leakage_power : 0.000000 ;
    default_leakage_power_density : 0.000000 ;
    k_volt_cell_leakage_power : 0.000000 ;
    k_temp_cell_leakage_power : 0.000000 ;
    k_process_cell_leakage_power : 0.000000 ;
    k_volt_internal_power : 0.000000 ;
    k_temp_internal_power : 0.000000 ;
    k_process_internal_power : 0.000000 ;

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template ( clktran_constraint_template ) {
        variable_1 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }    
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
        variable_1 : input_net_transition ;
        variable_2 : total_output_net_capacitance ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sram_load_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    }
    lu_table_template ( sig2sram_constraint_template ) {
        variable_1 : related_pin_transition ;
        variable_2 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    power_lut_template ( sram_power_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    } 
    /* LIBRARY_TEMPLATE */

    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
    }
    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
        values ( \
              "0.000000, 0.000894, 0.002968, 0.004710, 0.006466, 0.008077, 0.010390, 0.012658, 0.012963, 0.013207, 0.013395, 0.013534, 0.013687, 0.013750",\
              "0.000000, 0.004225, 0.014029, 0.022263, 0.030568, 0.038184, 0.049119, 0.059836, 0.061281, 0.062433, 0.063319, 0.063978, 0.064704, 0.065000",\
              "0.000000, 0.008694, 0.028868, 0.045811, 0.062899, 0.078571, 0.101071, 0.123123, 0.126097, 0.128468, 0.130292, 0.131648, 0.133141, 0.133750",\
              "0.000000, 0.017631, 0.058545, 0.092906, 0.127561, 0.159345, 0.204976, 0.249698, 0.255730, 0.260537, 0.264237, 0.266987, 0.270016, 0.271250",\
              "0.000000, 0.035506, 0.117900, 0.187096, 0.256886, 0.320893, 0.412785, 0.502849, 0.514996, 0.524676, 0.532127, 0.537665, 0.543764, 0.546250"\
               );
    }
    type ( A_bus_8_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 9 ;
        bit_from : 8 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( Q_bus_15_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 16 ;
        bit_from : 15 ;
        bit_to : 0 ;
        downto : true ;
    }
    type (RTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
    type (WTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
cell ( sram_512x16m4s ) {
    memory () {
        type : ram ;
        address_width : 9 ;
        word_width : 16 ;
    }
    functional_peak_current : 28118.000000;
    area : 1824.429360 ;
    interface_timing : TRUE ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;
    is_macro_cell : TRUE ;
    pg_pin ( VDD ) {
        voltage_name : VDD ;
        direction : input;
        pg_type : primary_power ;
    }    
    pg_pin ( VSS ) {
        voltage_name : VSS ;
        direction : input;
        pg_type : primary_ground ;
    }
    bus(RTSEL) {
        bus_type : RTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.003939 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.599433, 0.609745, 0.616995, 0.678125, 1.365625" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.599433, 0.609745, 0.616995, 0.678125, 1.365625" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.539489, 0.548770, 0.555296, 0.610313, 1.229063" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.539489, 0.548770, 0.555296, 0.610313, 1.229063" ) ;
            }
        }
        pin(RTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.014603" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.016758" ) ;
                }
            }
        }
    }
    bus(WTSEL) {
        bus_type : WTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.003939 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.599433, 0.609745, 0.616995, 0.678125, 1.365625" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.599433, 0.609745, 0.616995, 0.678125, 1.365625" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.539489, 0.548770, 0.555296, 0.610313, 1.229063" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.539489, 0.548770, 0.555296, 0.610313, 1.229063" ) ;
            }
        }
        pin(WTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.014603" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.016758" ) ;
                }
            }
        }
    }





    bus ( Q ) {
        bus_type : Q_bus_15_to_0 ;
        direction : output ;
        max_capacitance : 0.219700 ;
       
        memory_read () {
            address : A ;
        }
        pin ( Q[15:0] ) {
            power_down_function : "!VDD + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power (sram_power_template ) {
                    values ( "0.005344, 0.005344, 0.005344, 0.005344, 0.005344" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.005344, 0.005344, 0.005344, 0.005344, 0.005344" ) ;
                }
            }
        }
        
        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
                when : "!CEB & WEB" ;
                sdf_cond : "!CEB & WEB" ;

            retaining_fall ( sig2sram_delay_template ) {
                values ( \
              "0.333116, 0.349644, 0.364194, 0.391966, 0.447492",\
              "0.341822, 0.358350, 0.372900, 0.400672, 0.456198",\
              "0.348577, 0.365105, 0.379655, 0.407427, 0.462953",\
              "0.357396, 0.373924, 0.388474, 0.416246, 0.471772",\
              "0.369050, 0.385578, 0.400128, 0.427900, 0.483426"\
               ) ;
            }
            retaining_rise ( sig2sram_delay_template ) {
                values ( \
              "0.333116, 0.349644, 0.364194, 0.391966, 0.447492",\
              "0.341822, 0.358350, 0.372900, 0.400672, 0.456198",\
              "0.348577, 0.365105, 0.379655, 0.407427, 0.462953",\
              "0.357396, 0.373924, 0.388474, 0.416246, 0.471772",\
              "0.369050, 0.385578, 0.400128, 0.427900, 0.483426"\
               ) ;
            }      
            retain_rise_slew ( sig2sram_delay_template ) {
                values ( \
              "0.016720, 0.035071, 0.062187, 0.117571, 0.228195",\
              "0.016720, 0.035071, 0.062187, 0.117571, 0.228195",\
              "0.016720, 0.035071, 0.062187, 0.117571, 0.228195",\
              "0.016720, 0.035071, 0.062187, 0.117571, 0.228195",\
              "0.016720, 0.035071, 0.062187, 0.117571, 0.228195"\
               ) ;
            }
            retain_fall_slew ( sig2sram_delay_template ) {
                values ( \
              "0.016720, 0.035071, 0.062187, 0.117571, 0.228195",\
              "0.016720, 0.035071, 0.062187, 0.117571, 0.228195",\
              "0.016720, 0.035071, 0.062187, 0.117571, 0.228195",\
              "0.016720, 0.035071, 0.062187, 0.117571, 0.228195",\
              "0.016720, 0.035071, 0.062187, 0.117571, 0.228195"\
               ) ;
            }
            cell_rise ( sig2sram_delay_template ) {
                values ( \
              "0.384111, 0.402681, 0.420044, 0.451767, 0.513508",\
              "0.393756, 0.412326, 0.429689, 0.461413, 0.523154",\
              "0.401934, 0.420505, 0.437867, 0.469591, 0.531332",\
              "0.411793, 0.430363, 0.447726, 0.479449, 0.541191",\
              "0.425010, 0.443580, 0.460943, 0.492667, 0.554408"\
               ) ;
            }
            rise_transition(sig2sram_delay_template) {
                values ( \
              "0.012149, 0.043201, 0.073857, 0.134247, 0.258437",\
              "0.012149, 0.043201, 0.073857, 0.134247, 0.258437",\
              "0.012149, 0.043201, 0.073857, 0.134247, 0.258437",\
              "0.012149, 0.043201, 0.073857, 0.134247, 0.258437",\
              "0.012149, 0.043201, 0.073857, 0.134247, 0.258437"\
               ) ;
            }
            cell_fall ( sig2sram_delay_template ) {
                values ( \
              "0.384111, 0.402681, 0.420044, 0.451767, 0.513508",\
              "0.393756, 0.412326, 0.429689, 0.461413, 0.523154",\
              "0.401934, 0.420505, 0.437867, 0.469591, 0.531332",\
              "0.411793, 0.430363, 0.447726, 0.479449, 0.541191",\
              "0.425010, 0.443580, 0.460943, 0.492667, 0.554408"\
               ) ;
            }
            fall_transition(sig2sram_delay_template) {
                values ( \
              "0.012149, 0.043201, 0.073857, 0.134247, 0.258437",\
              "0.012149, 0.043201, 0.073857, 0.134247, 0.258437",\
              "0.012149, 0.043201, 0.073857, 0.134247, 0.258437",\
              "0.012149, 0.043201, 0.073857, 0.134247, 0.258437",\
              "0.012149, 0.043201, 0.073857, 0.134247, 0.258437"\
               ) ;
            }
        }
    }
    pin ( CLK ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.003278 ;
        clock : true ;
        pin_func_type : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.137901, 0.147823, 0.155644, 0.271250, 0.546250" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.210409, 0.221212, 0.230980, 0.271250, 0.546250" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.599433, 0.609745, 0.616995, 0.678125, 1.365625" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.599433, 0.609745, 0.616995, 0.678125, 1.365625" ) ;
            }
        }



        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & WEB" ;
            rise_power ( "scalar" ) {
                values ( "2.172418" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.086359" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB  " ;
            rise_power ( "scalar" ) {
                values ( "2.780631" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.087320" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.080695" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( CEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001713 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.030352" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.025735" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.095673, 0.106906, 0.118823, 0.136443, 0.163729",\
              "0.086274, 0.097507, 0.109424, 0.127044, 0.154331",\
              "0.078893, 0.090126, 0.102043, 0.119663, 0.146950",\
              "0.070232, 0.081465, 0.093382, 0.111002, 0.138289",\
              "0.056795, 0.068028, 0.079946, 0.097565, 0.124852"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.095673, 0.106906, 0.118823, 0.136443, 0.163729",\
              "0.086274, 0.097507, 0.109424, 0.127044, 0.154331",\
              "0.078893, 0.090126, 0.102043, 0.119663, 0.146950",\
              "0.070232, 0.081465, 0.093382, 0.111002, 0.138289",\
              "0.056795, 0.068028, 0.079946, 0.097565, 0.124852"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.099451, 0.092339, 0.087565, 0.081761, 0.074875",\
              "0.110819, 0.103706, 0.098932, 0.093128, 0.086242",\
              "0.118431, 0.111320, 0.106546, 0.100741, 0.093855",\
              "0.129221, 0.122109, 0.117335, 0.111532, 0.104646",\
              "0.143160, 0.136048, 0.131274, 0.125471, 0.118584"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.099451, 0.092339, 0.087565, 0.081761, 0.074875",\
              "0.110819, 0.103706, 0.098932, 0.093128, 0.086242",\
              "0.118431, 0.111320, 0.106546, 0.100741, 0.093855",\
              "0.129221, 0.122109, 0.117335, 0.111532, 0.104646",\
              "0.143160, 0.136048, 0.131274, 0.125471, 0.118584"\
               ) ;
            }
        }
    }
    pin ( WEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001450 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.014603" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.016758" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.061848, 0.070686, 0.079625, 0.091450, 0.113139",\
              "0.052548, 0.061386, 0.070324, 0.082149, 0.103838",\
              "0.045070, 0.053908, 0.062847, 0.074672, 0.096361",\
              "0.036440, 0.045278, 0.054217, 0.066042, 0.087731",\
              "0.022934, 0.031772, 0.040710, 0.052535, 0.074224"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.061848, 0.070686, 0.079625, 0.091450, 0.113139",\
              "0.052548, 0.061386, 0.070324, 0.082149, 0.103838",\
              "0.045070, 0.053908, 0.062847, 0.074672, 0.096361",\
              "0.036440, 0.045278, 0.054217, 0.066042, 0.087731",\
              "0.022934, 0.031772, 0.040710, 0.052535, 0.074224"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.104610, 0.096682, 0.091035, 0.084114, 0.076504",\
              "0.114878, 0.106950, 0.101303, 0.094382, 0.086772",\
              "0.123111, 0.115183, 0.109536, 0.102615, 0.095005",\
              "0.133339, 0.125411, 0.119764, 0.112843, 0.105233",\
              "0.148211, 0.140283, 0.134636, 0.127715, 0.120105"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.104610, 0.096682, 0.091035, 0.084114, 0.076504",\
              "0.114878, 0.106950, 0.101303, 0.094382, 0.086772",\
              "0.123111, 0.115183, 0.109536, 0.102615, 0.095005",\
              "0.133339, 0.125411, 0.119764, 0.112843, 0.105233",\
              "0.148211, 0.140283, 0.134636, 0.127715, 0.120105"\
               ) ;
            }
        }

    }
    bus ( A ) {
        bus_type : A_bus_8_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
        
        capacitance : 0.001496 ;
        pin (A[8:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.007994" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.008251" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.061973, 0.071899, 0.083044, 0.099528, 0.124067",\
              "0.052670, 0.062596, 0.073742, 0.090226, 0.114765",\
              "0.045139, 0.055064, 0.066210, 0.082694, 0.107233",\
              "0.036491, 0.046417, 0.057562, 0.074046, 0.098585",\
              "0.023014, 0.032939, 0.044085, 0.060569, 0.085108"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.061973, 0.071899, 0.083044, 0.099528, 0.124067",\
              "0.052670, 0.062596, 0.073742, 0.090226, 0.114765",\
              "0.045139, 0.055064, 0.066210, 0.082694, 0.107233",\
              "0.036491, 0.046417, 0.057562, 0.074046, 0.098585",\
              "0.023014, 0.032939, 0.044085, 0.060569, 0.085108"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.114217, 0.108106, 0.102991, 0.097435, 0.091715",\
              "0.124627, 0.118516, 0.113401, 0.107845, 0.102125",\
              "0.132774, 0.126663, 0.121548, 0.115992, 0.110272",\
              "0.143021, 0.136910, 0.131795, 0.126239, 0.120519",\
              "0.157544, 0.151433, 0.146318, 0.140762, 0.135042"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.114217, 0.108106, 0.102991, 0.097435, 0.091715",\
              "0.124627, 0.118516, 0.113401, 0.107845, 0.102125",\
              "0.132774, 0.126663, 0.121548, 0.115992, 0.110272",\
              "0.143021, 0.136910, 0.131795, 0.126239, 0.120519",\
              "0.157544, 0.151433, 0.146318, 0.140762, 0.135042"\
               ) ;
            }
        }
        
    }
    bus ( D ) {
        bus_type : Q_bus_15_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.001323 ;
        memory_write() {
            address : A ;
            clocked_on : CLK ;
        }
        pin ( D[15:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.004164" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.005532" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.010000, 0.011861, 0.024141, 0.042820, 0.069080",\
              "0.010000, 0.010000, 0.014603, 0.033282, 0.059542",\
              "0.010000, 0.010000, 0.010000, 0.025916, 0.052176",\
              "0.010000, 0.010000, 0.010000, 0.017439, 0.043699",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.030137"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.010000, 0.011861, 0.024141, 0.042820, 0.069080",\
              "0.010000, 0.010000, 0.014603, 0.033282, 0.059542",\
              "0.010000, 0.010000, 0.010000, 0.025916, 0.052176",\
              "0.010000, 0.010000, 0.010000, 0.017439, 0.043699",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.030137"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.139014, 0.141429, 0.147607, 0.165210, 0.207722",\
              "0.160773, 0.163188, 0.169366, 0.186969, 0.229481",\
              "0.184048, 0.186463, 0.192641, 0.210244, 0.252756",\
              "0.223747, 0.226162, 0.232340, 0.249943, 0.292455",\
              "0.299274, 0.301689, 0.307867, 0.325470, 0.367982"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.139014, 0.141429, 0.147607, 0.165210, 0.207722",\
              "0.160773, 0.163188, 0.169366, 0.186969, 0.229481",\
              "0.184048, 0.186463, 0.192641, 0.210244, 0.252756",\
              "0.223747, 0.226162, 0.232340, 0.249943, 0.292455",\
              "0.299274, 0.301689, 0.307867, 0.325470, 0.367982"\
               ) ;
            }
        }
        
   }

   leakage_power () {
        related_pg_pin : VDD ;
        value : 0.072170 ;
    }
}
}
