

================================================================
== Vitis HLS Report for 'demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop'
================================================================
* Date:           Wed Sep  4 19:39:04 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        isppipeline.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  2.394 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1928|     1928|  6.362 us|  6.362 us|  1928|  1928|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                          |                               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                 Instance                 |             Module            |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_rb_kernel_ap_uint_10_5_s_fu_571       |rb_kernel_ap_uint_10_5_s       |        3|        3|  9.900 ns|  9.900 ns|    1|    1|      yes|
        |grp_g_kernel_ap_uint_10_5_s_fu_586        |g_kernel_ap_uint_10_5_s        |        2|        2|  6.600 ns|  6.600 ns|    1|    1|      yes|
        |grp_rgb_bgr_kernel_ap_uint_10_5_s_fu_601  |rgb_bgr_kernel_ap_uint_10_5_s  |        2|        2|  6.600 ns|  6.600 ns|    1|    1|      yes|
        |grp_rgr_bgb_kernel_ap_uint_10_5_s_fu_618  |rgr_bgb_kernel_ap_uint_10_5_s  |        2|        2|  6.600 ns|  6.600 ns|    1|    1|      yes|
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Col_Loop  |     1926|     1926|         8|          1|          1|  1920|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.37>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%col = alloca i32 1"   --->   Operation 11 'alloca' 'col' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%bram_read_count = alloca i32 1"   --->   Operation 12 'alloca' 'bram_read_count' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%imgblock_V = alloca i32 1"   --->   Operation 13 'alloca' 'imgblock_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%imgblock_V_1 = alloca i32 1"   --->   Operation 14 'alloca' 'imgblock_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%imgblock_V_2 = alloca i32 1"   --->   Operation 15 'alloca' 'imgblock_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%imgblock_V_3 = alloca i32 1"   --->   Operation 16 'alloca' 'imgblock_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%imgblock_V_4 = alloca i32 1"   --->   Operation 17 'alloca' 'imgblock_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%imgblock_V_5 = alloca i32 1"   --->   Operation 18 'alloca' 'imgblock_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%ret = alloca i32 1"   --->   Operation 19 'alloca' 'ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%imgblock_V_6 = alloca i32 1"   --->   Operation 20 'alloca' 'imgblock_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%imgblock_V_7 = alloca i32 1"   --->   Operation 21 'alloca' 'imgblock_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%imgblock_V_8 = alloca i32 1"   --->   Operation 22 'alloca' 'imgblock_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%imgblock_V_9 = alloca i32 1"   --->   Operation 23 'alloca' 'imgblock_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%imgblock_V_10 = alloca i32 1"   --->   Operation 24 'alloca' 'imgblock_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i10 %linebuffer_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i10 %linebuffer_V_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i10 %linebuffer_V_2, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i10 %linebuffer_V_3, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %gain_out_data240, void @empty_36, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %demosaic_out_data241, void @empty_36, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%cmp162_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp162"   --->   Operation 31 'read' 'cmp162_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%sub219_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %sub219"   --->   Operation 32 'read' 'sub219_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%lineStore_1_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %lineStore_1_cast"   --->   Operation 33 'read' 'lineStore_1_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%line3_V_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %line3_V"   --->   Operation 34 'read' 'line3_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%line2_V_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %line2_V"   --->   Operation 35 'read' 'line2_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%line1_V_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %line1_V"   --->   Operation 36 'read' 'line1_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%line0_V_1_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %line0_V_1"   --->   Operation 37 'read' 'line0_V_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %trunc_ln"   --->   Operation 38 'read' 'trunc_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_read113 = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %p_read1"   --->   Operation 39 'read' 'p_read113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_Val2_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_Val2_s"   --->   Operation 40 'read' 'p_Val2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_Val2_19_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_Val2_19"   --->   Operation 41 'read' 'p_Val2_19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_Val2_20_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_Val2_20"   --->   Operation 42 'read' 'p_Val2_20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_Val2_22_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_Val2_22"   --->   Operation 43 'read' 'p_Val2_22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%imgblock_V_7_1_reload_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %imgblock_V_7_1_reload"   --->   Operation 44 'read' 'imgblock_V_7_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_Val2_16_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_Val2_16"   --->   Operation 45 'read' 'p_Val2_16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%imgblock_V_11_1_reload_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %imgblock_V_11_1_reload"   --->   Operation 46 'read' 'imgblock_V_11_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%imgblock_V_12_1_reload_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %imgblock_V_12_1_reload"   --->   Operation 47 'read' 'imgblock_V_12_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p_Val2_17_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_Val2_17"   --->   Operation 48 'read' 'p_Val2_17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_Val2_21_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_Val2_21"   --->   Operation 49 'read' 'p_Val2_21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%imgblock_V_17_1_reload_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %imgblock_V_17_1_reload"   --->   Operation 50 'read' 'imgblock_V_17_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%p_Val2_18_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_Val2_18"   --->   Operation 51 'read' 'p_Val2_18_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 %p_Val2_18_read, i10 %imgblock_V_10"   --->   Operation 52 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 53 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 %p_Val2_21_read, i10 %imgblock_V_9"   --->   Operation 53 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 54 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 %p_Val2_17_read, i10 %imgblock_V_8"   --->   Operation 54 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 55 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 %imgblock_V_12_1_reload_read, i10 %imgblock_V_7"   --->   Operation 55 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 56 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 %p_Val2_16_read, i10 %imgblock_V_6"   --->   Operation 56 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 57 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 %p_Val2_19_read, i10 %ret"   --->   Operation 57 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 58 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 %imgblock_V_17_1_reload_read, i10 %imgblock_V_5"   --->   Operation 58 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 59 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 %imgblock_V_11_1_reload_read, i10 %imgblock_V_4"   --->   Operation 59 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 60 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 %imgblock_V_7_1_reload_read, i10 %imgblock_V_3"   --->   Operation 60 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 61 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 %p_Val2_22_read, i10 %imgblock_V_2"   --->   Operation 61 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 62 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 %p_Val2_20_read, i10 %imgblock_V_1"   --->   Operation 62 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 63 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 %p_Val2_read, i10 %imgblock_V"   --->   Operation 63 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 64 [1/1] (0.42ns)   --->   "%store_ln0 = store i12 2, i12 %bram_read_count"   --->   Operation 64 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 65 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %col"   --->   Operation 65 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body159"   --->   Operation 66 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%col_1 = load i11 %col" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:135]   --->   Operation 67 'load' 'col_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln344_1 = zext i11 %col_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:344]   --->   Operation 68 'zext' 'zext_ln344_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.94ns)   --->   "%icmp_ln344 = icmp_eq  i11 %col_1, i11 %p_read113" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:344]   --->   Operation 69 'icmp' 'icmp_ln344' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.79ns)   --->   "%add_ln344 = add i11 %col_1, i11 1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:344]   --->   Operation 70 'add' 'add_ln344' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln344 = br i1 %icmp_ln344, void %for.body159.split, void %for.inc431.loopexit.exitStub" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:344]   --->   Operation 71 'br' 'br_ln344' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specpipeline_ln346 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_18" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:346]   --->   Operation 72 'specpipeline' 'specpipeline_ln346' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%speclooptripcount_ln348 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1920, i64 1920, i64 1920" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:348]   --->   Operation 73 'speclooptripcount' 'speclooptripcount_ln348' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specloopname_ln289 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:289]   --->   Operation 74 'specloopname' 'specloopname_ln289' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.42ns)   --->   "%br_ln352 = br i1 %cmp162_read, void %for.inc208.4, void %if.then163" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:352]   --->   Operation 75 'br' 'br_ln352' <Predicate = (!icmp_ln344)> <Delay = 0.42>
ST_1 : Operation 76 [1/1] (0.97ns)   --->   "%icmp_ln373 = icmp_slt  i12 %zext_ln344_1, i12 %sub219_read" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:373]   --->   Operation 76 'icmp' 'icmp_ln373' <Predicate = (!icmp_ln344)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln373 = br i1 %icmp_ln373, void %for.inc364, void %for.inc302" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:373]   --->   Operation 77 'br' 'br_ln373' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.44ns)   --->   "%switch_ln414 = switch i2 %lineStore_1_cast_read, void %V1.i108353.case.3, i2 0, void %V1.i108353.case.0, i2 1, void %V1.i108353.case.1, i2 2, void %V1.i108353.case.2"   --->   Operation 78 'switch' 'switch_ln414' <Predicate = (!icmp_ln344 & !icmp_ln373)> <Delay = 0.44>
ST_1 : Operation 79 [1/1] (0.42ns)   --->   "%br_ln0 = br void %for.inc424"   --->   Operation 79 'br' 'br_ln0' <Predicate = (!icmp_ln344 & !icmp_ln373)> <Delay = 0.42>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%bram_read_count_load_1 = load i12 %bram_read_count" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:344]   --->   Operation 80 'load' 'bram_read_count_load_1' <Predicate = (!icmp_ln344 & icmp_ln373)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln344_2 = zext i12 %bram_read_count_load_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:344]   --->   Operation 81 'zext' 'zext_ln344_2' <Predicate = (!icmp_ln344 & icmp_ln373)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%linebuffer_V_addr_1 = getelementptr i10 %linebuffer_V, i64 0, i64 %zext_ln344_2" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:376]   --->   Operation 82 'getelementptr' 'linebuffer_V_addr_1' <Predicate = (!icmp_ln344 & icmp_ln373)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%linebuffer_V_1_addr_1 = getelementptr i10 %linebuffer_V_1, i64 0, i64 %zext_ln344_2" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:376]   --->   Operation 83 'getelementptr' 'linebuffer_V_1_addr_1' <Predicate = (!icmp_ln344 & icmp_ln373)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%linebuffer_V_2_addr_1 = getelementptr i10 %linebuffer_V_2, i64 0, i64 %zext_ln344_2" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:376]   --->   Operation 84 'getelementptr' 'linebuffer_V_2_addr_1' <Predicate = (!icmp_ln344 & icmp_ln373)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%linebuffer_V_3_addr_1 = getelementptr i10 %linebuffer_V_3, i64 0, i64 %zext_ln344_2" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:376]   --->   Operation 85 'getelementptr' 'linebuffer_V_3_addr_1' <Predicate = (!icmp_ln344 & icmp_ln373)> <Delay = 0.00>
ST_1 : Operation 86 [2/2] (1.23ns)   --->   "%linebuffer_V_load = load i11 %linebuffer_V_addr_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:376]   --->   Operation 86 'load' 'linebuffer_V_load' <Predicate = (!icmp_ln344 & icmp_ln373)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1920> <RAM>
ST_1 : Operation 87 [2/2] (1.23ns)   --->   "%linebuffer_V_1_load = load i11 %linebuffer_V_1_addr_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:376]   --->   Operation 87 'load' 'linebuffer_V_1_load' <Predicate = (!icmp_ln344 & icmp_ln373)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1920> <RAM>
ST_1 : Operation 88 [2/2] (1.23ns)   --->   "%linebuffer_V_2_load = load i11 %linebuffer_V_2_addr_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:376]   --->   Operation 88 'load' 'linebuffer_V_2_load' <Predicate = (!icmp_ln344 & icmp_ln373)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1920> <RAM>
ST_1 : Operation 89 [2/2] (1.23ns)   --->   "%linebuffer_V_3_load = load i11 %linebuffer_V_3_addr_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:376]   --->   Operation 89 'load' 'linebuffer_V_3_load' <Predicate = (!icmp_ln344 & icmp_ln373)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1920> <RAM>
ST_1 : Operation 90 [1/1] (0.44ns)   --->   "%switch_ln389 = switch i2 %lineStore_1_cast_read, void %V1.i108353.case.357, i2 0, void %V1.i108353.case.054, i2 1, void %V1.i108353.case.155, i2 2, void %V1.i108353.case.256" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:389]   --->   Operation 90 'switch' 'switch_ln389' <Predicate = (!icmp_ln344 & icmp_ln373)> <Delay = 0.44>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%bram_read_count_load = load i12 %bram_read_count" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:406]   --->   Operation 91 'load' 'bram_read_count_load' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.80ns)   --->   "%add_ln406 = add i12 %bram_read_count_load, i12 1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:406]   --->   Operation 92 'add' 'add_ln406' <Predicate = (!icmp_ln344)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln135 = trunc i11 %col_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:135]   --->   Operation 93 'trunc' 'trunc_ln135' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln124 = br i1 %trunc_ln_read, void %if.then.i, void %if.else15.i" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:124]   --->   Operation 94 'br' 'br_ln124' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln125 = br i1 %trunc_ln135, void %if.then3.i, void %if.else.i" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:125]   --->   Operation 95 'br' 'br_ln125' <Predicate = (!icmp_ln344 & !trunc_ln_read)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln135 = br i1 %trunc_ln135, void %if.then18.i, void %if.else27.i" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:135]   --->   Operation 96 'br' 'br_ln135' <Predicate = (!icmp_ln344 & trunc_ln_read)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.42ns)   --->   "%store_ln344 = store i12 %add_ln406, i12 %bram_read_count" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:344]   --->   Operation 97 'store' 'store_ln344' <Predicate = (!icmp_ln344)> <Delay = 0.42>
ST_1 : Operation 98 [1/1] (0.42ns)   --->   "%store_ln344 = store i11 %add_ln344, i11 %col" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:344]   --->   Operation 98 'store' 'store_ln344' <Predicate = (!icmp_ln344)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 99 [1/1] (1.20ns)   --->   "%tmp_V = read i10 @_ssdm_op_Read.ap_fifo.volatile.i10P0A, i10 %gain_out_data240" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 99 'read' 'tmp_V' <Predicate = (!icmp_ln344 & cmp162_read)> <Delay = 1.20> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_2 : Operation 100 [1/1] (0.42ns)   --->   "%br_ln354 = br void %for.inc208.4" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:354]   --->   Operation 100 'br' 'br_ln354' <Predicate = (!icmp_ln344 & cmp162_read)> <Delay = 0.42>
ST_2 : Operation 101 [1/2] (1.23ns)   --->   "%linebuffer_V_load = load i11 %linebuffer_V_addr_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:376]   --->   Operation 101 'load' 'linebuffer_V_load' <Predicate = (!icmp_ln344 & icmp_ln373)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1920> <RAM>
ST_2 : Operation 102 [1/2] (1.23ns)   --->   "%linebuffer_V_1_load = load i11 %linebuffer_V_1_addr_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:376]   --->   Operation 102 'load' 'linebuffer_V_1_load' <Predicate = (!icmp_ln344 & icmp_ln373)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1920> <RAM>
ST_2 : Operation 103 [1/2] (1.23ns)   --->   "%linebuffer_V_2_load = load i11 %linebuffer_V_2_addr_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:376]   --->   Operation 103 'load' 'linebuffer_V_2_load' <Predicate = (!icmp_ln344 & icmp_ln373)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1920> <RAM>
ST_2 : Operation 104 [1/2] (1.23ns)   --->   "%linebuffer_V_3_load = load i11 %linebuffer_V_3_addr_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:376]   --->   Operation 104 'load' 'linebuffer_V_3_load' <Predicate = (!icmp_ln344 & icmp_ln373)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1920> <RAM>
ST_2 : Operation 105 [1/1] (0.52ns)   --->   "%packed_read1_V = mux i10 @_ssdm_op_Mux.ap_auto.4i10.i2, i10 %linebuffer_V_load, i10 %linebuffer_V_1_load, i10 %linebuffer_V_2_load, i10 %linebuffer_V_3_load, i2 %line0_V_1_read" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:376]   --->   Operation 105 'mux' 'packed_read1_V' <Predicate = (!icmp_ln344 & icmp_ln373)> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.52ns)   --->   "%packed_read2_V = mux i10 @_ssdm_op_Mux.ap_auto.4i10.i2, i10 %linebuffer_V_load, i10 %linebuffer_V_1_load, i10 %linebuffer_V_2_load, i10 %linebuffer_V_3_load, i2 %line1_V_read" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:377]   --->   Operation 106 'mux' 'packed_read2_V' <Predicate = (!icmp_ln344 & icmp_ln373)> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.52ns)   --->   "%packed_read3_V = mux i10 @_ssdm_op_Mux.ap_auto.4i10.i2, i10 %linebuffer_V_load, i10 %linebuffer_V_1_load, i10 %linebuffer_V_2_load, i10 %linebuffer_V_3_load, i2 %line2_V_read" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:378]   --->   Operation 107 'mux' 'packed_read3_V' <Predicate = (!icmp_ln344 & icmp_ln373)> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.52ns)   --->   "%packed_read4_V = mux i10 @_ssdm_op_Mux.ap_auto.4i10.i2, i10 %linebuffer_V_load, i10 %linebuffer_V_1_load, i10 %linebuffer_V_2_load, i10 %linebuffer_V_3_load, i2 %line3_V_read" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:379]   --->   Operation 108 'mux' 'packed_read4_V' <Predicate = (!icmp_ln344 & icmp_ln373)> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.42ns)   --->   "%br_ln391 = br void %for.inc424" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:391]   --->   Operation 109 'br' 'br_ln391' <Predicate = (!icmp_ln344 & icmp_ln373)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 2.39>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%ret_load = load i10 %ret"   --->   Operation 110 'load' 'ret_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%imgblock_V_11 = load i10 %imgblock_V_6" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:141]   --->   Operation 111 'load' 'imgblock_V_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%imgblock_V_12 = load i10 %imgblock_V_7"   --->   Operation 112 'load' 'imgblock_V_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%r_3 = load i10 %imgblock_V_8" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:124]   --->   Operation 113 'load' 'r_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%imgblock_V_14 = load i10 %imgblock_V_9" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:141]   --->   Operation 114 'load' 'imgblock_V_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%imgblock_V_15 = load i10 %imgblock_V_10" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:141]   --->   Operation 115 'load' 'imgblock_V_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln344 = zext i11 %col_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:344]   --->   Operation 116 'zext' 'zext_ln344' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%p_Val2_27 = phi i10 %tmp_V, void %if.then163, i10 0, void %for.body159.split"   --->   Operation 117 'phi' 'p_Val2_27' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%linebuffer_V_addr = getelementptr i10 %linebuffer_V, i64 0, i64 %zext_ln344" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:344]   --->   Operation 118 'getelementptr' 'linebuffer_V_addr' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%linebuffer_V_1_addr = getelementptr i10 %linebuffer_V_1, i64 0, i64 %zext_ln344" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:344]   --->   Operation 119 'getelementptr' 'linebuffer_V_1_addr' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%linebuffer_V_2_addr = getelementptr i10 %linebuffer_V_2, i64 0, i64 %zext_ln344" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:344]   --->   Operation 120 'getelementptr' 'linebuffer_V_2_addr' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%linebuffer_V_3_addr = getelementptr i10 %linebuffer_V_3, i64 0, i64 %zext_ln344" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:344]   --->   Operation 121 'getelementptr' 'linebuffer_V_3_addr' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (1.23ns)   --->   "%store_ln414 = store i10 %p_Val2_27, i11 %linebuffer_V_2_addr"   --->   Operation 122 'store' 'store_ln414' <Predicate = (!icmp_ln344 & !icmp_ln373 & lineStore_1_cast_read == 2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1920> <RAM>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln414 = br void %V1.i108353.exit"   --->   Operation 123 'br' 'br_ln414' <Predicate = (!icmp_ln344 & !icmp_ln373 & lineStore_1_cast_read == 2)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (1.23ns)   --->   "%store_ln414 = store i10 %p_Val2_27, i11 %linebuffer_V_1_addr"   --->   Operation 124 'store' 'store_ln414' <Predicate = (!icmp_ln344 & !icmp_ln373 & lineStore_1_cast_read == 1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1920> <RAM>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln414 = br void %V1.i108353.exit"   --->   Operation 125 'br' 'br_ln414' <Predicate = (!icmp_ln344 & !icmp_ln373 & lineStore_1_cast_read == 1)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (1.23ns)   --->   "%store_ln414 = store i10 %p_Val2_27, i11 %linebuffer_V_addr"   --->   Operation 126 'store' 'store_ln414' <Predicate = (!icmp_ln344 & !icmp_ln373 & lineStore_1_cast_read == 0)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1920> <RAM>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln414 = br void %V1.i108353.exit"   --->   Operation 127 'br' 'br_ln414' <Predicate = (!icmp_ln344 & !icmp_ln373 & lineStore_1_cast_read == 0)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (1.23ns)   --->   "%store_ln414 = store i10 %p_Val2_27, i11 %linebuffer_V_3_addr"   --->   Operation 128 'store' 'store_ln414' <Predicate = (!icmp_ln344 & !icmp_ln373 & lineStore_1_cast_read == 3)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1920> <RAM>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln414 = br void %V1.i108353.exit"   --->   Operation 129 'br' 'br_ln414' <Predicate = (!icmp_ln344 & !icmp_ln373 & lineStore_1_cast_read == 3)> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (1.23ns)   --->   "%store_ln389 = store i10 %p_Val2_27, i11 %linebuffer_V_2_addr" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:389]   --->   Operation 130 'store' 'store_ln389' <Predicate = (!icmp_ln344 & icmp_ln373 & lineStore_1_cast_read == 2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1920> <RAM>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln389 = br void %V1.i108353.exit53" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:389]   --->   Operation 131 'br' 'br_ln389' <Predicate = (!icmp_ln344 & icmp_ln373 & lineStore_1_cast_read == 2)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (1.23ns)   --->   "%store_ln389 = store i10 %p_Val2_27, i11 %linebuffer_V_1_addr" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:389]   --->   Operation 132 'store' 'store_ln389' <Predicate = (!icmp_ln344 & icmp_ln373 & lineStore_1_cast_read == 1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1920> <RAM>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln389 = br void %V1.i108353.exit53" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:389]   --->   Operation 133 'br' 'br_ln389' <Predicate = (!icmp_ln344 & icmp_ln373 & lineStore_1_cast_read == 1)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (1.23ns)   --->   "%store_ln389 = store i10 %p_Val2_27, i11 %linebuffer_V_addr" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:389]   --->   Operation 134 'store' 'store_ln389' <Predicate = (!icmp_ln344 & icmp_ln373 & lineStore_1_cast_read == 0)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1920> <RAM>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln389 = br void %V1.i108353.exit53" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:389]   --->   Operation 135 'br' 'br_ln389' <Predicate = (!icmp_ln344 & icmp_ln373 & lineStore_1_cast_read == 0)> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (1.23ns)   --->   "%store_ln389 = store i10 %p_Val2_27, i11 %linebuffer_V_3_addr" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:389]   --->   Operation 136 'store' 'store_ln389' <Predicate = (!icmp_ln344 & icmp_ln373 & lineStore_1_cast_read == 3)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1920> <RAM>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln389 = br void %V1.i108353.exit53" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:389]   --->   Operation 137 'br' 'br_ln389' <Predicate = (!icmp_ln344 & icmp_ln373 & lineStore_1_cast_read == 3)> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%imgblock_V_14_1 = phi i10 %packed_read3_V, void %V1.i108353.exit53, i10 0, void %V1.i108353.exit"   --->   Operation 138 'phi' 'imgblock_V_14_1' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%empty = phi i10 %packed_read4_V, void %V1.i108353.exit53, i10 0, void %V1.i108353.exit"   --->   Operation 139 'phi' 'empty' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%empty_104 = phi i10 %packed_read2_V, void %V1.i108353.exit53, i10 0, void %V1.i108353.exit"   --->   Operation 140 'phi' 'empty_104' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%empty_105 = phi i10 %packed_read1_V, void %V1.i108353.exit53, i10 0, void %V1.i108353.exit"   --->   Operation 141 'phi' 'empty_105' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%imgblock_V_load = load i10 %imgblock_V" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:142]   --->   Operation 142 'load' 'imgblock_V_load' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%imgblock_V_1_load = load i10 %imgblock_V_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:142]   --->   Operation 143 'load' 'imgblock_V_1_load' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%imgblock_V_2_load = load i10 %imgblock_V_2" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:142]   --->   Operation 144 'load' 'imgblock_V_2_load' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%imgblock_V_3_load_1 = load i10 %imgblock_V_3" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:142]   --->   Operation 145 'load' 'imgblock_V_3_load_1' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%imgblock_V_4_load = load i10 %imgblock_V_4" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:142]   --->   Operation 146 'load' 'imgblock_V_4_load' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%imgblock_V_5_load_1 = load i10 %imgblock_V_5" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:142]   --->   Operation 147 'load' 'imgblock_V_5_load_1' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_3 : Operation 148 [5/5] (1.58ns)   --->   "%b = call i13 @rb_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_3_load_1, i10 %imgblock_V_1_load, i10 %imgblock_V_4_load, i10 %r_3, i10 %imgblock_V_14_1, i10 %imgblock_V_5_load_1, i10 %imgblock_V_2_load, i10 %p_Val2_27" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:126]   --->   Operation 148 'call' 'b' <Predicate = (!icmp_ln344 & !trunc_ln_read & !trunc_ln135)> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 149 [4/4] (2.39ns)   --->   "%g = call i13 @g_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_11, i10 %imgblock_V_4_load, i10 %imgblock_V_12, i10 %r_3, i10 %imgblock_V_14, i10 %imgblock_V_14_1, i10 %imgblock_V_15, i10 %p_Val2_27" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:127]   --->   Operation 149 'call' 'g' <Predicate = (!icmp_ln344 & !trunc_ln_read & !trunc_ln135)> <Delay = 2.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 150 [4/4] (2.39ns)   --->   "%b_1 = call i13 @rgb_bgr_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_3_load_1, i10 %imgblock_V_11, i10 %imgblock_V_1_load, i10 %imgblock_V_4_load, i10 %r_3, i10 %imgblock_V_14_1, i10 %imgblock_V_5_load_1, i10 %imgblock_V_15, i10 %imgblock_V_2_load, i10 %p_Val2_27" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:130]   --->   Operation 150 'call' 'b_1' <Predicate = (!icmp_ln344 & !trunc_ln_read & trunc_ln135)> <Delay = 2.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 151 [4/4] (2.39ns)   --->   "%r = call i13 @rgr_bgb_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_3_load_1, i10 %imgblock_V_1_load, i10 %imgblock_V_4_load, i10 %imgblock_V_12, i10 %r_3, i10 %imgblock_V_14, i10 %imgblock_V_14_1, i10 %imgblock_V_5_load_1, i10 %imgblock_V_2_load, i10 %p_Val2_27" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:132]   --->   Operation 151 'call' 'r' <Predicate = (!icmp_ln344 & !trunc_ln_read & trunc_ln135)> <Delay = 2.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 152 [4/4] (2.39ns)   --->   "%b_2 = call i13 @rgr_bgb_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_3_load_1, i10 %imgblock_V_1_load, i10 %imgblock_V_4_load, i10 %imgblock_V_12, i10 %r_3, i10 %imgblock_V_14, i10 %imgblock_V_14_1, i10 %imgblock_V_5_load_1, i10 %imgblock_V_2_load, i10 %p_Val2_27" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:136]   --->   Operation 152 'call' 'b_2' <Predicate = (!icmp_ln344 & trunc_ln_read & !trunc_ln135)> <Delay = 2.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 153 [4/4] (2.39ns)   --->   "%r_1 = call i13 @rgb_bgr_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_3_load_1, i10 %imgblock_V_11, i10 %imgblock_V_1_load, i10 %imgblock_V_4_load, i10 %r_3, i10 %imgblock_V_14_1, i10 %imgblock_V_5_load_1, i10 %imgblock_V_15, i10 %imgblock_V_2_load, i10 %p_Val2_27" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:138]   --->   Operation 153 'call' 'r_1' <Predicate = (!icmp_ln344 & trunc_ln_read & !trunc_ln135)> <Delay = 2.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 154 [4/4] (2.39ns)   --->   "%g_1 = call i13 @g_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_11, i10 %imgblock_V_4_load, i10 %imgblock_V_12, i10 %r_3, i10 %imgblock_V_14, i10 %imgblock_V_14_1, i10 %imgblock_V_15, i10 %p_Val2_27" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:141]   --->   Operation 154 'call' 'g_1' <Predicate = (!icmp_ln344 & trunc_ln_read & trunc_ln135)> <Delay = 2.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 155 [5/5] (1.58ns)   --->   "%r_2 = call i13 @rb_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_3_load_1, i10 %imgblock_V_1_load, i10 %imgblock_V_4_load, i10 %r_3, i10 %imgblock_V_14_1, i10 %imgblock_V_5_load_1, i10 %imgblock_V_2_load, i10 %p_Val2_27" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:142]   --->   Operation 155 'call' 'r_2' <Predicate = (!icmp_ln344 & trunc_ln_read & trunc_ln135)> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%imgblock_V_1_load_1 = load i10 %imgblock_V_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:344]   --->   Operation 156 'load' 'imgblock_V_1_load_1' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%imgblock_V_2_load_1 = load i10 %imgblock_V_2" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:344]   --->   Operation 157 'load' 'imgblock_V_2_load_1' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (0.42ns)   --->   "%store_ln344 = store i10 %imgblock_V_2_load_1, i10 %imgblock_V_10" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:344]   --->   Operation 158 'store' 'store_ln344' <Predicate = (!icmp_ln344)> <Delay = 0.42>
ST_3 : Operation 159 [1/1] (0.42ns)   --->   "%store_ln344 = store i10 %imgblock_V_14_1, i10 %imgblock_V_9" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:344]   --->   Operation 159 'store' 'store_ln344' <Predicate = (!icmp_ln344)> <Delay = 0.42>
ST_3 : Operation 160 [1/1] (0.42ns)   --->   "%store_ln344 = store i10 %imgblock_V_14, i10 %imgblock_V_8" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:344]   --->   Operation 160 'store' 'store_ln344' <Predicate = (!icmp_ln344)> <Delay = 0.42>
ST_3 : Operation 161 [1/1] (0.42ns)   --->   "%store_ln344 = store i10 %r_3, i10 %imgblock_V_7" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:344]   --->   Operation 161 'store' 'store_ln344' <Predicate = (!icmp_ln344)> <Delay = 0.42>
ST_3 : Operation 162 [1/1] (0.42ns)   --->   "%store_ln344 = store i10 %imgblock_V_1_load_1, i10 %imgblock_V_6" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:344]   --->   Operation 162 'store' 'store_ln344' <Predicate = (!icmp_ln344)> <Delay = 0.42>
ST_3 : Operation 163 [1/1] (0.42ns)   --->   "%store_ln344 = store i10 %empty_105, i10 %ret" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:344]   --->   Operation 163 'store' 'store_ln344' <Predicate = (!icmp_ln344)> <Delay = 0.42>
ST_3 : Operation 164 [1/1] (0.42ns)   --->   "%store_ln344 = store i10 %imgblock_V_15, i10 %imgblock_V_5" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:344]   --->   Operation 164 'store' 'store_ln344' <Predicate = (!icmp_ln344)> <Delay = 0.42>
ST_3 : Operation 165 [1/1] (0.42ns)   --->   "%store_ln344 = store i10 %imgblock_V_12, i10 %imgblock_V_4" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:344]   --->   Operation 165 'store' 'store_ln344' <Predicate = (!icmp_ln344)> <Delay = 0.42>
ST_3 : Operation 166 [1/1] (0.42ns)   --->   "%store_ln344 = store i10 %imgblock_V_11, i10 %imgblock_V_3" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:344]   --->   Operation 166 'store' 'store_ln344' <Predicate = (!icmp_ln344)> <Delay = 0.42>
ST_3 : Operation 167 [1/1] (0.42ns)   --->   "%store_ln344 = store i10 %empty, i10 %imgblock_V_2" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:344]   --->   Operation 167 'store' 'store_ln344' <Predicate = (!icmp_ln344)> <Delay = 0.42>
ST_3 : Operation 168 [1/1] (0.42ns)   --->   "%store_ln344 = store i10 %empty_104, i10 %imgblock_V_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:344]   --->   Operation 168 'store' 'store_ln344' <Predicate = (!icmp_ln344)> <Delay = 0.42>
ST_3 : Operation 169 [1/1] (0.42ns)   --->   "%store_ln344 = store i10 %ret_load, i10 %imgblock_V" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:344]   --->   Operation 169 'store' 'store_ln344' <Predicate = (!icmp_ln344)> <Delay = 0.42>

State 4 <SV = 3> <Delay = 2.39>
ST_4 : Operation 170 [4/5] (1.69ns)   --->   "%b = call i13 @rb_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_3_load_1, i10 %imgblock_V_1_load, i10 %imgblock_V_4_load, i10 %r_3, i10 %imgblock_V_14_1, i10 %imgblock_V_5_load_1, i10 %imgblock_V_2_load, i10 %p_Val2_27" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:126]   --->   Operation 170 'call' 'b' <Predicate = (!icmp_ln344 & !trunc_ln_read & !trunc_ln135)> <Delay = 1.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 171 [3/4] (2.39ns)   --->   "%g = call i13 @g_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_11, i10 %imgblock_V_4_load, i10 %imgblock_V_12, i10 %r_3, i10 %imgblock_V_14, i10 %imgblock_V_14_1, i10 %imgblock_V_15, i10 %p_Val2_27" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:127]   --->   Operation 171 'call' 'g' <Predicate = (!icmp_ln344 & !trunc_ln_read & !trunc_ln135)> <Delay = 2.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 172 [3/4] (2.39ns)   --->   "%b_1 = call i13 @rgb_bgr_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_3_load_1, i10 %imgblock_V_11, i10 %imgblock_V_1_load, i10 %imgblock_V_4_load, i10 %r_3, i10 %imgblock_V_14_1, i10 %imgblock_V_5_load_1, i10 %imgblock_V_15, i10 %imgblock_V_2_load, i10 %p_Val2_27" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:130]   --->   Operation 172 'call' 'b_1' <Predicate = (!icmp_ln344 & !trunc_ln_read & trunc_ln135)> <Delay = 2.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 173 [3/4] (2.39ns)   --->   "%r = call i13 @rgr_bgb_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_3_load_1, i10 %imgblock_V_1_load, i10 %imgblock_V_4_load, i10 %imgblock_V_12, i10 %r_3, i10 %imgblock_V_14, i10 %imgblock_V_14_1, i10 %imgblock_V_5_load_1, i10 %imgblock_V_2_load, i10 %p_Val2_27" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:132]   --->   Operation 173 'call' 'r' <Predicate = (!icmp_ln344 & !trunc_ln_read & trunc_ln135)> <Delay = 2.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 174 [3/4] (2.39ns)   --->   "%b_2 = call i13 @rgr_bgb_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_3_load_1, i10 %imgblock_V_1_load, i10 %imgblock_V_4_load, i10 %imgblock_V_12, i10 %r_3, i10 %imgblock_V_14, i10 %imgblock_V_14_1, i10 %imgblock_V_5_load_1, i10 %imgblock_V_2_load, i10 %p_Val2_27" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:136]   --->   Operation 174 'call' 'b_2' <Predicate = (!icmp_ln344 & trunc_ln_read & !trunc_ln135)> <Delay = 2.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 175 [3/4] (2.39ns)   --->   "%r_1 = call i13 @rgb_bgr_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_3_load_1, i10 %imgblock_V_11, i10 %imgblock_V_1_load, i10 %imgblock_V_4_load, i10 %r_3, i10 %imgblock_V_14_1, i10 %imgblock_V_5_load_1, i10 %imgblock_V_15, i10 %imgblock_V_2_load, i10 %p_Val2_27" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:138]   --->   Operation 175 'call' 'r_1' <Predicate = (!icmp_ln344 & trunc_ln_read & !trunc_ln135)> <Delay = 2.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 176 [3/4] (2.39ns)   --->   "%g_1 = call i13 @g_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_11, i10 %imgblock_V_4_load, i10 %imgblock_V_12, i10 %r_3, i10 %imgblock_V_14, i10 %imgblock_V_14_1, i10 %imgblock_V_15, i10 %p_Val2_27" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:141]   --->   Operation 176 'call' 'g_1' <Predicate = (!icmp_ln344 & trunc_ln_read & trunc_ln135)> <Delay = 2.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 177 [4/5] (1.69ns)   --->   "%r_2 = call i13 @rb_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_3_load_1, i10 %imgblock_V_1_load, i10 %imgblock_V_4_load, i10 %r_3, i10 %imgblock_V_14_1, i10 %imgblock_V_5_load_1, i10 %imgblock_V_2_load, i10 %p_Val2_27" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:142]   --->   Operation 177 'call' 'r_2' <Predicate = (!icmp_ln344 & trunc_ln_read & trunc_ln135)> <Delay = 1.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 2.39>
ST_5 : Operation 178 [3/5] (1.69ns)   --->   "%b = call i13 @rb_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_3_load_1, i10 %imgblock_V_1_load, i10 %imgblock_V_4_load, i10 %r_3, i10 %imgblock_V_14_1, i10 %imgblock_V_5_load_1, i10 %imgblock_V_2_load, i10 %p_Val2_27" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:126]   --->   Operation 178 'call' 'b' <Predicate = (!icmp_ln344 & !trunc_ln_read & !trunc_ln135)> <Delay = 1.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 179 [2/4] (2.39ns)   --->   "%g = call i13 @g_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_11, i10 %imgblock_V_4_load, i10 %imgblock_V_12, i10 %r_3, i10 %imgblock_V_14, i10 %imgblock_V_14_1, i10 %imgblock_V_15, i10 %p_Val2_27" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:127]   --->   Operation 179 'call' 'g' <Predicate = (!icmp_ln344 & !trunc_ln_read & !trunc_ln135)> <Delay = 2.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 180 [2/4] (2.39ns)   --->   "%b_1 = call i13 @rgb_bgr_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_3_load_1, i10 %imgblock_V_11, i10 %imgblock_V_1_load, i10 %imgblock_V_4_load, i10 %r_3, i10 %imgblock_V_14_1, i10 %imgblock_V_5_load_1, i10 %imgblock_V_15, i10 %imgblock_V_2_load, i10 %p_Val2_27" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:130]   --->   Operation 180 'call' 'b_1' <Predicate = (!icmp_ln344 & !trunc_ln_read & trunc_ln135)> <Delay = 2.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 181 [2/4] (2.39ns)   --->   "%r = call i13 @rgr_bgb_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_3_load_1, i10 %imgblock_V_1_load, i10 %imgblock_V_4_load, i10 %imgblock_V_12, i10 %r_3, i10 %imgblock_V_14, i10 %imgblock_V_14_1, i10 %imgblock_V_5_load_1, i10 %imgblock_V_2_load, i10 %p_Val2_27" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:132]   --->   Operation 181 'call' 'r' <Predicate = (!icmp_ln344 & !trunc_ln_read & trunc_ln135)> <Delay = 2.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 182 [2/4] (2.39ns)   --->   "%b_2 = call i13 @rgr_bgb_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_3_load_1, i10 %imgblock_V_1_load, i10 %imgblock_V_4_load, i10 %imgblock_V_12, i10 %r_3, i10 %imgblock_V_14, i10 %imgblock_V_14_1, i10 %imgblock_V_5_load_1, i10 %imgblock_V_2_load, i10 %p_Val2_27" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:136]   --->   Operation 182 'call' 'b_2' <Predicate = (!icmp_ln344 & trunc_ln_read & !trunc_ln135)> <Delay = 2.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 183 [2/4] (2.39ns)   --->   "%r_1 = call i13 @rgb_bgr_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_3_load_1, i10 %imgblock_V_11, i10 %imgblock_V_1_load, i10 %imgblock_V_4_load, i10 %r_3, i10 %imgblock_V_14_1, i10 %imgblock_V_5_load_1, i10 %imgblock_V_15, i10 %imgblock_V_2_load, i10 %p_Val2_27" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:138]   --->   Operation 183 'call' 'r_1' <Predicate = (!icmp_ln344 & trunc_ln_read & !trunc_ln135)> <Delay = 2.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 184 [2/4] (2.39ns)   --->   "%g_1 = call i13 @g_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_11, i10 %imgblock_V_4_load, i10 %imgblock_V_12, i10 %r_3, i10 %imgblock_V_14, i10 %imgblock_V_14_1, i10 %imgblock_V_15, i10 %p_Val2_27" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:141]   --->   Operation 184 'call' 'g_1' <Predicate = (!icmp_ln344 & trunc_ln_read & trunc_ln135)> <Delay = 2.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 185 [3/5] (1.69ns)   --->   "%r_2 = call i13 @rb_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_3_load_1, i10 %imgblock_V_1_load, i10 %imgblock_V_4_load, i10 %r_3, i10 %imgblock_V_14_1, i10 %imgblock_V_5_load_1, i10 %imgblock_V_2_load, i10 %p_Val2_27" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:142]   --->   Operation 185 'call' 'r_2' <Predicate = (!icmp_ln344 & trunc_ln_read & trunc_ln135)> <Delay = 1.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 2.19>
ST_6 : Operation 186 [2/5] (1.69ns)   --->   "%b = call i13 @rb_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_3_load_1, i10 %imgblock_V_1_load, i10 %imgblock_V_4_load, i10 %r_3, i10 %imgblock_V_14_1, i10 %imgblock_V_5_load_1, i10 %imgblock_V_2_load, i10 %p_Val2_27" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:126]   --->   Operation 186 'call' 'b' <Predicate = (!icmp_ln344 & !trunc_ln_read & !trunc_ln135)> <Delay = 1.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 187 [1/4] (1.35ns)   --->   "%g = call i13 @g_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_11, i10 %imgblock_V_4_load, i10 %imgblock_V_12, i10 %r_3, i10 %imgblock_V_14, i10 %imgblock_V_14_1, i10 %imgblock_V_15, i10 %p_Val2_27" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:127]   --->   Operation 187 'call' 'g' <Predicate = (!icmp_ln344 & !trunc_ln_read & !trunc_ln135)> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 188 [1/4] (2.19ns)   --->   "%b_1 = call i13 @rgb_bgr_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_3_load_1, i10 %imgblock_V_11, i10 %imgblock_V_1_load, i10 %imgblock_V_4_load, i10 %r_3, i10 %imgblock_V_14_1, i10 %imgblock_V_5_load_1, i10 %imgblock_V_15, i10 %imgblock_V_2_load, i10 %p_Val2_27" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:130]   --->   Operation 188 'call' 'b_1' <Predicate = (!icmp_ln344 & !trunc_ln_read & trunc_ln135)> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 189 [1/4] (2.19ns)   --->   "%r = call i13 @rgr_bgb_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_3_load_1, i10 %imgblock_V_1_load, i10 %imgblock_V_4_load, i10 %imgblock_V_12, i10 %r_3, i10 %imgblock_V_14, i10 %imgblock_V_14_1, i10 %imgblock_V_5_load_1, i10 %imgblock_V_2_load, i10 %p_Val2_27" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:132]   --->   Operation 189 'call' 'r' <Predicate = (!icmp_ln344 & !trunc_ln_read & trunc_ln135)> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 190 [1/4] (2.19ns)   --->   "%b_2 = call i13 @rgr_bgb_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_3_load_1, i10 %imgblock_V_1_load, i10 %imgblock_V_4_load, i10 %imgblock_V_12, i10 %r_3, i10 %imgblock_V_14, i10 %imgblock_V_14_1, i10 %imgblock_V_5_load_1, i10 %imgblock_V_2_load, i10 %p_Val2_27" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:136]   --->   Operation 190 'call' 'b_2' <Predicate = (!icmp_ln344 & trunc_ln_read & !trunc_ln135)> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 191 [1/4] (2.19ns)   --->   "%r_1 = call i13 @rgb_bgr_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_3_load_1, i10 %imgblock_V_11, i10 %imgblock_V_1_load, i10 %imgblock_V_4_load, i10 %r_3, i10 %imgblock_V_14_1, i10 %imgblock_V_5_load_1, i10 %imgblock_V_15, i10 %imgblock_V_2_load, i10 %p_Val2_27" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:138]   --->   Operation 191 'call' 'r_1' <Predicate = (!icmp_ln344 & trunc_ln_read & !trunc_ln135)> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 192 [1/4] (1.35ns)   --->   "%g_1 = call i13 @g_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_11, i10 %imgblock_V_4_load, i10 %imgblock_V_12, i10 %r_3, i10 %imgblock_V_14, i10 %imgblock_V_14_1, i10 %imgblock_V_15, i10 %p_Val2_27" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:141]   --->   Operation 192 'call' 'g_1' <Predicate = (!icmp_ln344 & trunc_ln_read & trunc_ln135)> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 193 [2/5] (1.69ns)   --->   "%r_2 = call i13 @rb_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_3_load_1, i10 %imgblock_V_1_load, i10 %imgblock_V_4_load, i10 %r_3, i10 %imgblock_V_14_1, i10 %imgblock_V_5_load_1, i10 %imgblock_V_2_load, i10 %p_Val2_27" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:142]   --->   Operation 193 'call' 'r_2' <Predicate = (!icmp_ln344 & trunc_ln_read & trunc_ln135)> <Delay = 1.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 1.35>
ST_7 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln124 = zext i10 %r_3" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:124]   --->   Operation 194 'zext' 'zext_ln124' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_7 : Operation 195 [1/5] (1.35ns)   --->   "%b = call i13 @rb_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_3_load_1, i10 %imgblock_V_1_load, i10 %imgblock_V_4_load, i10 %r_3, i10 %imgblock_V_14_1, i10 %imgblock_V_5_load_1, i10 %imgblock_V_2_load, i10 %p_Val2_27" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:126]   --->   Operation 195 'call' 'b' <Predicate = (!icmp_ln344 & !trunc_ln_read & !trunc_ln135)> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 196 [1/1] (0.52ns)   --->   "%br_ln129 = br void %_ZN2xf2cv12Core_ProcessILi3ELi13ELi1ELi17ELi5EEEvPAT3__N8DataTypeIXT0_EXT1_EE5unameERiS7_S7_iii.exit" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:129]   --->   Operation 196 'br' 'br_ln129' <Predicate = (!icmp_ln344 & !trunc_ln_read & !trunc_ln135)> <Delay = 0.52>
ST_7 : Operation 197 [1/1] (0.52ns)   --->   "%br_ln0 = br void %_ZN2xf2cv12Core_ProcessILi3ELi13ELi1ELi17ELi5EEEvPAT3__N8DataTypeIXT0_EXT1_EE5unameERiS7_S7_iii.exit"   --->   Operation 197 'br' 'br_ln0' <Predicate = (!icmp_ln344 & !trunc_ln_read & trunc_ln135)> <Delay = 0.52>
ST_7 : Operation 198 [1/1] (0.52ns)   --->   "%br_ln139 = br void %_ZN2xf2cv12Core_ProcessILi3ELi13ELi1ELi17ELi5EEEvPAT3__N8DataTypeIXT0_EXT1_EE5unameERiS7_S7_iii.exit" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:139]   --->   Operation 198 'br' 'br_ln139' <Predicate = (!icmp_ln344 & trunc_ln_read & !trunc_ln135)> <Delay = 0.52>
ST_7 : Operation 199 [1/5] (1.35ns)   --->   "%r_2 = call i13 @rb_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_3_load_1, i10 %imgblock_V_1_load, i10 %imgblock_V_4_load, i10 %r_3, i10 %imgblock_V_14_1, i10 %imgblock_V_5_load_1, i10 %imgblock_V_2_load, i10 %p_Val2_27" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:142]   --->   Operation 199 'call' 'r_2' <Predicate = (!icmp_ln344 & trunc_ln_read & trunc_ln135)> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 200 [1/1] (0.52ns)   --->   "%br_ln0 = br void %_ZN2xf2cv12Core_ProcessILi3ELi13ELi1ELi17ELi5EEEvPAT3__N8DataTypeIXT0_EXT1_EE5unameERiS7_S7_iii.exit"   --->   Operation 200 'br' 'br_ln0' <Predicate = (!icmp_ln344 & trunc_ln_read & trunc_ln135)> <Delay = 0.52>
ST_7 : Operation 219 [1/1] (0.00ns)   --->   "%imgblock_V_3_load = load i10 %imgblock_V_3"   --->   Operation 219 'load' 'imgblock_V_3_load' <Predicate = (icmp_ln344)> <Delay = 0.00>
ST_7 : Operation 220 [1/1] (0.00ns)   --->   "%imgblock_V_4_load_1 = load i10 %imgblock_V_4"   --->   Operation 220 'load' 'imgblock_V_4_load_1' <Predicate = (icmp_ln344)> <Delay = 0.00>
ST_7 : Operation 221 [1/1] (0.00ns)   --->   "%imgblock_V_5_load = load i10 %imgblock_V_5"   --->   Operation 221 'load' 'imgblock_V_5_load' <Predicate = (icmp_ln344)> <Delay = 0.00>
ST_7 : Operation 222 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i10P0A, i10 %imgblock_V_12_out, i10 %imgblock_V_5_load"   --->   Operation 222 'write' 'write_ln0' <Predicate = (icmp_ln344)> <Delay = 0.00>
ST_7 : Operation 223 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i10P0A, i10 %imgblock_V_9_out, i10 %imgblock_V_12"   --->   Operation 223 'write' 'write_ln0' <Predicate = (icmp_ln344)> <Delay = 0.00>
ST_7 : Operation 224 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i10P0A, i10 %imgblock_V_8_out, i10 %imgblock_V_4_load_1"   --->   Operation 224 'write' 'write_ln0' <Predicate = (icmp_ln344)> <Delay = 0.00>
ST_7 : Operation 225 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i10P0A, i10 %imgblock_V_5_out, i10 %imgblock_V_3_load"   --->   Operation 225 'write' 'write_ln0' <Predicate = (icmp_ln344)> <Delay = 0.00>
ST_7 : Operation 226 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 226 'ret' 'ret_ln0' <Predicate = (icmp_ln344)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.19>
ST_8 : Operation 201 [1/1] (0.00ns)   --->   "%b_5 = phi i13 %b, void %if.then3.i, i13 %b_1, void %if.else.i, i13 %b_2, void %if.then18.i, i13 %zext_ln124, void %if.else27.i"   --->   Operation 201 'phi' 'b_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 202 [1/1] (0.00ns)   --->   "%g_4 = phi i13 %g, void %if.then3.i, i13 %zext_ln124, void %if.else.i, i13 %zext_ln124, void %if.then18.i, i13 %g_1, void %if.else27.i"   --->   Operation 202 'phi' 'g_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 203 [1/1] (0.00ns)   --->   "%r_5 = phi i13 %zext_ln124, void %if.then3.i, i13 %r, void %if.else.i, i13 %r_1, void %if.then18.i, i13 %r_2, void %if.else27.i"   --->   Operation 203 'phi' 'r_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 204 [1/1] (0.00ns)   --->   "%tmp = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %b_5, i32 10, i32 12" [../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:40]   --->   Operation 204 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 205 [1/1] (0.58ns)   --->   "%icmp_ln40 = icmp_ne  i3 %tmp, i3 0" [../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:40]   --->   Operation 205 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 206 [1/1] (0.00ns)   --->   "%trunc_ln260 = trunc i13 %b_5"   --->   Operation 206 'trunc' 'trunc_ln260' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 207 [1/1] (0.40ns)   --->   "%select_ln40 = select i1 %icmp_ln40, i10 1023, i10 %trunc_ln260" [../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:40]   --->   Operation 207 'select' 'select_ln40' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_47 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %g_4, i32 10, i32 12" [../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:40]   --->   Operation 208 'partselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 209 [1/1] (0.58ns)   --->   "%icmp_ln40_1 = icmp_ne  i3 %tmp_47, i3 0" [../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:40]   --->   Operation 209 'icmp' 'icmp_ln40_1' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 210 [1/1] (0.00ns)   --->   "%trunc_ln260_3 = trunc i13 %g_4"   --->   Operation 210 'trunc' 'trunc_ln260_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 211 [1/1] (0.40ns)   --->   "%select_ln40_1 = select i1 %icmp_ln40_1, i10 1023, i10 %trunc_ln260_3" [../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:40]   --->   Operation 211 'select' 'select_ln40_1' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_48 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %r_5, i32 10, i32 12" [../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:40]   --->   Operation 212 'partselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 213 [1/1] (0.58ns)   --->   "%icmp_ln40_2 = icmp_ne  i3 %tmp_48, i3 0" [../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:40]   --->   Operation 213 'icmp' 'icmp_ln40_2' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 214 [1/1] (0.00ns)   --->   "%trunc_ln260_4 = trunc i13 %r_5"   --->   Operation 214 'trunc' 'trunc_ln260_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 215 [1/1] (0.40ns)   --->   "%select_ln40_2 = select i1 %icmp_ln40_2, i10 1023, i10 %trunc_ln260_4" [../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:40]   --->   Operation 215 'select' 'select_ln40_2' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 216 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i10.i10.i10, i10 %select_ln40_2, i10 %select_ln40_1, i10 %select_ln40"   --->   Operation 216 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 217 [1/1] (1.20ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i30P0A, i30 %demosaic_out_data241, i30 %p_Result_s" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 217 'write' 'write_ln174' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 2> <FIFO>
ST_8 : Operation 218 [1/1] (0.00ns)   --->   "%br_ln344 = br void %for.body159" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:344]   --->   Operation 218 'br' 'br_ln344' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_Val2_18]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ imgblock_V_17_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_Val2_21]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_Val2_17]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ imgblock_V_12_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ imgblock_V_11_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_Val2_16]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ imgblock_V_7_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_Val2_22]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_Val2_20]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_Val2_19]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_Val2_s]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ demosaic_out_data241]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ trunc_ln]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ linebuffer_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ linebuffer_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ linebuffer_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ linebuffer_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ line0_V_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ line1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ line2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ line3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ lineStore_1_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub219]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp162]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gain_out_data240]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ imgblock_V_12_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ imgblock_V_9_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ imgblock_V_8_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ imgblock_V_5_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
col                         (alloca           ) [ 010000000]
bram_read_count             (alloca           ) [ 010000000]
imgblock_V                  (alloca           ) [ 011100000]
imgblock_V_1                (alloca           ) [ 011100000]
imgblock_V_2                (alloca           ) [ 011100000]
imgblock_V_3                (alloca           ) [ 011111110]
imgblock_V_4                (alloca           ) [ 011111110]
imgblock_V_5                (alloca           ) [ 011111110]
ret                         (alloca           ) [ 011100000]
imgblock_V_6                (alloca           ) [ 011100000]
imgblock_V_7                (alloca           ) [ 011100000]
imgblock_V_8                (alloca           ) [ 011100000]
imgblock_V_9                (alloca           ) [ 011100000]
imgblock_V_10               (alloca           ) [ 011100000]
specmemcore_ln0             (specmemcore      ) [ 000000000]
specmemcore_ln0             (specmemcore      ) [ 000000000]
specmemcore_ln0             (specmemcore      ) [ 000000000]
specmemcore_ln0             (specmemcore      ) [ 000000000]
specinterface_ln0           (specinterface    ) [ 000000000]
specinterface_ln0           (specinterface    ) [ 000000000]
cmp162_read                 (read             ) [ 011111111]
sub219_read                 (read             ) [ 000000000]
lineStore_1_cast_read       (read             ) [ 011100000]
line3_V_read                (read             ) [ 011000000]
line2_V_read                (read             ) [ 011000000]
line1_V_read                (read             ) [ 011000000]
line0_V_1_read              (read             ) [ 011000000]
trunc_ln_read               (read             ) [ 011111111]
p_read113                   (read             ) [ 000000000]
p_Val2_read                 (read             ) [ 000000000]
p_Val2_19_read              (read             ) [ 000000000]
p_Val2_20_read              (read             ) [ 000000000]
p_Val2_22_read              (read             ) [ 000000000]
imgblock_V_7_1_reload_read  (read             ) [ 000000000]
p_Val2_16_read              (read             ) [ 000000000]
imgblock_V_11_1_reload_read (read             ) [ 000000000]
imgblock_V_12_1_reload_read (read             ) [ 000000000]
p_Val2_17_read              (read             ) [ 000000000]
p_Val2_21_read              (read             ) [ 000000000]
imgblock_V_17_1_reload_read (read             ) [ 000000000]
p_Val2_18_read              (read             ) [ 000000000]
store_ln0                   (store            ) [ 000000000]
store_ln0                   (store            ) [ 000000000]
store_ln0                   (store            ) [ 000000000]
store_ln0                   (store            ) [ 000000000]
store_ln0                   (store            ) [ 000000000]
store_ln0                   (store            ) [ 000000000]
store_ln0                   (store            ) [ 000000000]
store_ln0                   (store            ) [ 000000000]
store_ln0                   (store            ) [ 000000000]
store_ln0                   (store            ) [ 000000000]
store_ln0                   (store            ) [ 000000000]
store_ln0                   (store            ) [ 000000000]
store_ln0                   (store            ) [ 000000000]
store_ln0                   (store            ) [ 000000000]
br_ln0                      (br               ) [ 000000000]
col_1                       (load             ) [ 011100000]
zext_ln344_1                (zext             ) [ 000000000]
icmp_ln344                  (icmp             ) [ 011111111]
add_ln344                   (add              ) [ 000000000]
br_ln344                    (br               ) [ 000000000]
specpipeline_ln346          (specpipeline     ) [ 000000000]
speclooptripcount_ln348     (speclooptripcount) [ 000000000]
specloopname_ln289          (specloopname     ) [ 000000000]
br_ln352                    (br               ) [ 011100000]
icmp_ln373                  (icmp             ) [ 011111111]
br_ln373                    (br               ) [ 000000000]
switch_ln414                (switch           ) [ 000000000]
br_ln0                      (br               ) [ 011100000]
bram_read_count_load_1      (load             ) [ 000000000]
zext_ln344_2                (zext             ) [ 000000000]
linebuffer_V_addr_1         (getelementptr    ) [ 011000000]
linebuffer_V_1_addr_1       (getelementptr    ) [ 011000000]
linebuffer_V_2_addr_1       (getelementptr    ) [ 011000000]
linebuffer_V_3_addr_1       (getelementptr    ) [ 011000000]
switch_ln389                (switch           ) [ 000000000]
bram_read_count_load        (load             ) [ 000000000]
add_ln406                   (add              ) [ 000000000]
trunc_ln135                 (trunc            ) [ 011111111]
br_ln124                    (br               ) [ 000000000]
br_ln125                    (br               ) [ 000000000]
br_ln135                    (br               ) [ 000000000]
store_ln344                 (store            ) [ 000000000]
store_ln344                 (store            ) [ 000000000]
tmp_V                       (read             ) [ 011100000]
br_ln354                    (br               ) [ 011100000]
linebuffer_V_load           (load             ) [ 000000000]
linebuffer_V_1_load         (load             ) [ 000000000]
linebuffer_V_2_load         (load             ) [ 000000000]
linebuffer_V_3_load         (load             ) [ 000000000]
packed_read1_V              (mux              ) [ 011100000]
packed_read2_V              (mux              ) [ 011100000]
packed_read3_V              (mux              ) [ 011100000]
packed_read4_V              (mux              ) [ 011100000]
br_ln391                    (br               ) [ 011100000]
ret_load                    (load             ) [ 000000000]
imgblock_V_11               (load             ) [ 010011100]
imgblock_V_12               (load             ) [ 010011110]
r_3                         (load             ) [ 010011110]
imgblock_V_14               (load             ) [ 010011100]
imgblock_V_15               (load             ) [ 010011100]
zext_ln344                  (zext             ) [ 000000000]
p_Val2_27                   (phi              ) [ 010111110]
linebuffer_V_addr           (getelementptr    ) [ 000000000]
linebuffer_V_1_addr         (getelementptr    ) [ 000000000]
linebuffer_V_2_addr         (getelementptr    ) [ 000000000]
linebuffer_V_3_addr         (getelementptr    ) [ 000000000]
store_ln414                 (store            ) [ 000000000]
br_ln414                    (br               ) [ 000000000]
store_ln414                 (store            ) [ 000000000]
br_ln414                    (br               ) [ 000000000]
store_ln414                 (store            ) [ 000000000]
br_ln414                    (br               ) [ 000000000]
store_ln414                 (store            ) [ 000000000]
br_ln414                    (br               ) [ 000000000]
store_ln389                 (store            ) [ 000000000]
br_ln389                    (br               ) [ 000000000]
store_ln389                 (store            ) [ 000000000]
br_ln389                    (br               ) [ 000000000]
store_ln389                 (store            ) [ 000000000]
br_ln389                    (br               ) [ 000000000]
store_ln389                 (store            ) [ 000000000]
br_ln389                    (br               ) [ 000000000]
imgblock_V_14_1             (phi              ) [ 010111110]
empty                       (phi              ) [ 010100000]
empty_104                   (phi              ) [ 010100000]
empty_105                   (phi              ) [ 010100000]
imgblock_V_load             (load             ) [ 010011110]
imgblock_V_1_load           (load             ) [ 010011110]
imgblock_V_2_load           (load             ) [ 010011110]
imgblock_V_3_load_1         (load             ) [ 010011110]
imgblock_V_4_load           (load             ) [ 010011110]
imgblock_V_5_load_1         (load             ) [ 010011110]
imgblock_V_1_load_1         (load             ) [ 000000000]
imgblock_V_2_load_1         (load             ) [ 000000000]
store_ln344                 (store            ) [ 000000000]
store_ln344                 (store            ) [ 000000000]
store_ln344                 (store            ) [ 000000000]
store_ln344                 (store            ) [ 000000000]
store_ln344                 (store            ) [ 000000000]
store_ln344                 (store            ) [ 000000000]
store_ln344                 (store            ) [ 000000000]
store_ln344                 (store            ) [ 000000000]
store_ln344                 (store            ) [ 000000000]
store_ln344                 (store            ) [ 000000000]
store_ln344                 (store            ) [ 000000000]
store_ln344                 (store            ) [ 000000000]
g                           (call             ) [ 010000011]
b_1                         (call             ) [ 010000011]
r                           (call             ) [ 010000011]
b_2                         (call             ) [ 010000011]
r_1                         (call             ) [ 010000011]
g_1                         (call             ) [ 010000011]
zext_ln124                  (zext             ) [ 010000011]
b                           (call             ) [ 010000011]
br_ln129                    (br               ) [ 010000011]
br_ln0                      (br               ) [ 010000011]
br_ln139                    (br               ) [ 010000011]
r_2                         (call             ) [ 010000011]
br_ln0                      (br               ) [ 010000011]
b_5                         (phi              ) [ 010000001]
g_4                         (phi              ) [ 010000001]
r_5                         (phi              ) [ 010000001]
tmp                         (partselect       ) [ 000000000]
icmp_ln40                   (icmp             ) [ 000000000]
trunc_ln260                 (trunc            ) [ 000000000]
select_ln40                 (select           ) [ 000000000]
tmp_47                      (partselect       ) [ 000000000]
icmp_ln40_1                 (icmp             ) [ 000000000]
trunc_ln260_3               (trunc            ) [ 000000000]
select_ln40_1               (select           ) [ 000000000]
tmp_48                      (partselect       ) [ 000000000]
icmp_ln40_2                 (icmp             ) [ 000000000]
trunc_ln260_4               (trunc            ) [ 000000000]
select_ln40_2               (select           ) [ 000000000]
p_Result_s                  (bitconcatenate   ) [ 000000000]
write_ln174                 (write            ) [ 000000000]
br_ln344                    (br               ) [ 000000000]
imgblock_V_3_load           (load             ) [ 000000000]
imgblock_V_4_load_1         (load             ) [ 000000000]
imgblock_V_5_load           (load             ) [ 000000000]
write_ln0                   (write            ) [ 000000000]
write_ln0                   (write            ) [ 000000000]
write_ln0                   (write            ) [ 000000000]
write_ln0                   (write            ) [ 000000000]
ret_ln0                     (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_Val2_18">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_Val2_18"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="imgblock_V_17_1_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgblock_V_17_1_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_Val2_21">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_Val2_21"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_Val2_17">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_Val2_17"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="imgblock_V_12_1_reload">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgblock_V_12_1_reload"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="imgblock_V_11_1_reload">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgblock_V_11_1_reload"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_Val2_16">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_Val2_16"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="imgblock_V_7_1_reload">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgblock_V_7_1_reload"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_Val2_22">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_Val2_22"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_Val2_20">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_Val2_20"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_Val2_19">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_Val2_19"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_Val2_s">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_read1">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="demosaic_out_data241">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="demosaic_out_data241"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="trunc_ln">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="linebuffer_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linebuffer_V"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="linebuffer_V_1">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linebuffer_V_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="linebuffer_V_2">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linebuffer_V_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="linebuffer_V_3">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linebuffer_V_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="line0_V_1">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line0_V_1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="line1_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line1_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="line2_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line2_V"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="line3_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line3_V"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="lineStore_1_cast">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lineStore_1_cast"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="sub219">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub219"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="cmp162">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp162"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="gain_out_data240">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gain_out_data240"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="imgblock_V_12_out">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgblock_V_12_out"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="imgblock_V_9_out">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgblock_V_9_out"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="imgblock_V_8_out">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgblock_V_8_out"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="imgblock_V_5_out">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgblock_V_5_out"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i10P0A"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i10.i2"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rb_kernel<ap_uint<10>, 5>"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="g_kernel<ap_uint<10>, 5>"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rgb_bgr_kernel<ap_uint<10>, 5>"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rgr_bgb_kernel<ap_uint<10>, 5>"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i30.i10.i10.i10"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i30P0A"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i10P0A"/></StgValue>
</bind>
</comp>

<comp id="148" class="1004" name="col_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="bram_read_count_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bram_read_count/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="imgblock_V_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imgblock_V/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="imgblock_V_1_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imgblock_V_1/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="imgblock_V_2_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imgblock_V_2/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="imgblock_V_3_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imgblock_V_3/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="imgblock_V_4_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imgblock_V_4/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="imgblock_V_5_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imgblock_V_5/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="ret_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ret/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="imgblock_V_6_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imgblock_V_6/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="imgblock_V_7_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imgblock_V_7/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="imgblock_V_8_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imgblock_V_8/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="imgblock_V_9_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imgblock_V_9/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="imgblock_V_10_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imgblock_V_10/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="cmp162_read_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp162_read/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="sub219_read_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="12" slack="0"/>
<pin id="212" dir="0" index="1" bw="12" slack="0"/>
<pin id="213" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub219_read/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="lineStore_1_cast_read_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="2" slack="0"/>
<pin id="218" dir="0" index="1" bw="2" slack="0"/>
<pin id="219" dir="1" index="2" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lineStore_1_cast_read/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="line3_V_read_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="2" slack="0"/>
<pin id="224" dir="0" index="1" bw="2" slack="0"/>
<pin id="225" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="line3_V_read/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="line2_V_read_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="2" slack="0"/>
<pin id="230" dir="0" index="1" bw="2" slack="0"/>
<pin id="231" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="line2_V_read/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="line1_V_read_read_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="2" slack="0"/>
<pin id="236" dir="0" index="1" bw="2" slack="0"/>
<pin id="237" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="line1_V_read/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="line0_V_1_read_read_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="2" slack="0"/>
<pin id="242" dir="0" index="1" bw="2" slack="0"/>
<pin id="243" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="line0_V_1_read/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="trunc_ln_read_read_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln_read/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="p_read113_read_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="11" slack="0"/>
<pin id="254" dir="0" index="1" bw="11" slack="0"/>
<pin id="255" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read113/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="p_Val2_read_read_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="10" slack="0"/>
<pin id="260" dir="0" index="1" bw="10" slack="0"/>
<pin id="261" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_Val2_read/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="p_Val2_19_read_read_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="10" slack="0"/>
<pin id="266" dir="0" index="1" bw="10" slack="0"/>
<pin id="267" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_Val2_19_read/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="p_Val2_20_read_read_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="10" slack="0"/>
<pin id="272" dir="0" index="1" bw="10" slack="0"/>
<pin id="273" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_Val2_20_read/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="p_Val2_22_read_read_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="10" slack="0"/>
<pin id="278" dir="0" index="1" bw="10" slack="0"/>
<pin id="279" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_Val2_22_read/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="imgblock_V_7_1_reload_read_read_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="10" slack="0"/>
<pin id="284" dir="0" index="1" bw="10" slack="0"/>
<pin id="285" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="imgblock_V_7_1_reload_read/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="p_Val2_16_read_read_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="10" slack="0"/>
<pin id="290" dir="0" index="1" bw="10" slack="0"/>
<pin id="291" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_Val2_16_read/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="imgblock_V_11_1_reload_read_read_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="10" slack="0"/>
<pin id="296" dir="0" index="1" bw="10" slack="0"/>
<pin id="297" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="imgblock_V_11_1_reload_read/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="imgblock_V_12_1_reload_read_read_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="10" slack="0"/>
<pin id="302" dir="0" index="1" bw="10" slack="0"/>
<pin id="303" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="imgblock_V_12_1_reload_read/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="p_Val2_17_read_read_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="10" slack="0"/>
<pin id="308" dir="0" index="1" bw="10" slack="0"/>
<pin id="309" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_Val2_17_read/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="p_Val2_21_read_read_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="10" slack="0"/>
<pin id="314" dir="0" index="1" bw="10" slack="0"/>
<pin id="315" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_Val2_21_read/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="imgblock_V_17_1_reload_read_read_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="10" slack="0"/>
<pin id="320" dir="0" index="1" bw="10" slack="0"/>
<pin id="321" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="imgblock_V_17_1_reload_read/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="p_Val2_18_read_read_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="10" slack="0"/>
<pin id="326" dir="0" index="1" bw="10" slack="0"/>
<pin id="327" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_Val2_18_read/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_V_read_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="10" slack="0"/>
<pin id="332" dir="0" index="1" bw="10" slack="0"/>
<pin id="333" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="write_ln174_write_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="0" slack="0"/>
<pin id="338" dir="0" index="1" bw="30" slack="0"/>
<pin id="339" dir="0" index="2" bw="30" slack="0"/>
<pin id="340" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/8 "/>
</bind>
</comp>

<comp id="343" class="1004" name="write_ln0_write_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="0" slack="0"/>
<pin id="345" dir="0" index="1" bw="10" slack="0"/>
<pin id="346" dir="0" index="2" bw="10" slack="0"/>
<pin id="347" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/7 "/>
</bind>
</comp>

<comp id="350" class="1004" name="write_ln0_write_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="0" slack="0"/>
<pin id="352" dir="0" index="1" bw="10" slack="0"/>
<pin id="353" dir="0" index="2" bw="10" slack="4"/>
<pin id="354" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/7 "/>
</bind>
</comp>

<comp id="357" class="1004" name="write_ln0_write_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="0" slack="0"/>
<pin id="359" dir="0" index="1" bw="10" slack="0"/>
<pin id="360" dir="0" index="2" bw="10" slack="0"/>
<pin id="361" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/7 "/>
</bind>
</comp>

<comp id="364" class="1004" name="write_ln0_write_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="0" slack="0"/>
<pin id="366" dir="0" index="1" bw="10" slack="0"/>
<pin id="367" dir="0" index="2" bw="10" slack="0"/>
<pin id="368" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/7 "/>
</bind>
</comp>

<comp id="371" class="1004" name="linebuffer_V_addr_1_gep_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="10" slack="0"/>
<pin id="373" dir="0" index="1" bw="1" slack="0"/>
<pin id="374" dir="0" index="2" bw="12" slack="0"/>
<pin id="375" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuffer_V_addr_1/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="linebuffer_V_1_addr_1_gep_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="10" slack="0"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="0" index="2" bw="12" slack="0"/>
<pin id="382" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuffer_V_1_addr_1/1 "/>
</bind>
</comp>

<comp id="385" class="1004" name="linebuffer_V_2_addr_1_gep_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="10" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="0" index="2" bw="12" slack="0"/>
<pin id="389" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuffer_V_2_addr_1/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="linebuffer_V_3_addr_1_gep_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="10" slack="0"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="0" index="2" bw="12" slack="0"/>
<pin id="396" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuffer_V_3_addr_1/1 "/>
</bind>
</comp>

<comp id="399" class="1004" name="grp_access_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="11" slack="0"/>
<pin id="401" dir="0" index="1" bw="10" slack="0"/>
<pin id="402" dir="0" index="2" bw="0" slack="0"/>
<pin id="404" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="405" dir="0" index="5" bw="10" slack="2147483647"/>
<pin id="406" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="403" dir="1" index="3" bw="10" slack="2147483647"/>
<pin id="407" dir="1" index="7" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="linebuffer_V_load/1 store_ln414/3 store_ln389/3 "/>
</bind>
</comp>

<comp id="409" class="1004" name="grp_access_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="11" slack="0"/>
<pin id="411" dir="0" index="1" bw="10" slack="0"/>
<pin id="412" dir="0" index="2" bw="0" slack="0"/>
<pin id="414" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="415" dir="0" index="5" bw="10" slack="2147483647"/>
<pin id="416" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="413" dir="1" index="3" bw="10" slack="2147483647"/>
<pin id="417" dir="1" index="7" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="linebuffer_V_1_load/1 store_ln414/3 store_ln389/3 "/>
</bind>
</comp>

<comp id="419" class="1004" name="grp_access_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="11" slack="0"/>
<pin id="421" dir="0" index="1" bw="10" slack="0"/>
<pin id="422" dir="0" index="2" bw="0" slack="0"/>
<pin id="424" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="425" dir="0" index="5" bw="10" slack="2147483647"/>
<pin id="426" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="423" dir="1" index="3" bw="10" slack="2147483647"/>
<pin id="427" dir="1" index="7" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="linebuffer_V_2_load/1 store_ln414/3 store_ln389/3 "/>
</bind>
</comp>

<comp id="429" class="1004" name="grp_access_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="11" slack="0"/>
<pin id="431" dir="0" index="1" bw="10" slack="0"/>
<pin id="432" dir="0" index="2" bw="0" slack="0"/>
<pin id="434" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="435" dir="0" index="5" bw="10" slack="2147483647"/>
<pin id="436" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="433" dir="1" index="3" bw="10" slack="2147483647"/>
<pin id="437" dir="1" index="7" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="linebuffer_V_3_load/1 store_ln414/3 store_ln389/3 "/>
</bind>
</comp>

<comp id="439" class="1004" name="linebuffer_V_addr_gep_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="10" slack="0"/>
<pin id="441" dir="0" index="1" bw="1" slack="0"/>
<pin id="442" dir="0" index="2" bw="11" slack="0"/>
<pin id="443" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuffer_V_addr/3 "/>
</bind>
</comp>

<comp id="446" class="1004" name="linebuffer_V_1_addr_gep_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="10" slack="0"/>
<pin id="448" dir="0" index="1" bw="1" slack="0"/>
<pin id="449" dir="0" index="2" bw="11" slack="0"/>
<pin id="450" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuffer_V_1_addr/3 "/>
</bind>
</comp>

<comp id="453" class="1004" name="linebuffer_V_2_addr_gep_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="10" slack="0"/>
<pin id="455" dir="0" index="1" bw="1" slack="0"/>
<pin id="456" dir="0" index="2" bw="11" slack="0"/>
<pin id="457" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuffer_V_2_addr/3 "/>
</bind>
</comp>

<comp id="460" class="1004" name="linebuffer_V_3_addr_gep_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="10" slack="0"/>
<pin id="462" dir="0" index="1" bw="1" slack="0"/>
<pin id="463" dir="0" index="2" bw="11" slack="0"/>
<pin id="464" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuffer_V_3_addr/3 "/>
</bind>
</comp>

<comp id="471" class="1005" name="p_Val2_27_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="10" slack="1"/>
<pin id="473" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_27 (phireg) "/>
</bind>
</comp>

<comp id="475" class="1004" name="p_Val2_27_phi_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="10" slack="1"/>
<pin id="477" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="478" dir="0" index="2" bw="1" slack="2"/>
<pin id="479" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="480" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_27/3 "/>
</bind>
</comp>

<comp id="487" class="1005" name="imgblock_V_14_1_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="10" slack="1"/>
<pin id="489" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="imgblock_V_14_1 (phireg) "/>
</bind>
</comp>

<comp id="491" class="1004" name="imgblock_V_14_1_phi_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="10" slack="1"/>
<pin id="493" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="494" dir="0" index="2" bw="1" slack="2"/>
<pin id="495" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="496" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="imgblock_V_14_1/3 "/>
</bind>
</comp>

<comp id="499" class="1005" name="empty_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="10" slack="2"/>
<pin id="501" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="503" class="1004" name="empty_phi_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="10" slack="1"/>
<pin id="505" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="506" dir="0" index="2" bw="1" slack="2"/>
<pin id="507" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="508" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="510" class="1005" name="empty_104_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="10" slack="2"/>
<pin id="512" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="empty_104 (phireg) "/>
</bind>
</comp>

<comp id="514" class="1004" name="empty_104_phi_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="10" slack="1"/>
<pin id="516" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="517" dir="0" index="2" bw="1" slack="2"/>
<pin id="518" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="519" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_104/3 "/>
</bind>
</comp>

<comp id="521" class="1005" name="empty_105_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="10" slack="2"/>
<pin id="523" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="empty_105 (phireg) "/>
</bind>
</comp>

<comp id="525" class="1004" name="empty_105_phi_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="10" slack="1"/>
<pin id="527" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="528" dir="0" index="2" bw="1" slack="2"/>
<pin id="529" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="530" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_105/3 "/>
</bind>
</comp>

<comp id="532" class="1005" name="b_5_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="13" slack="2147483647"/>
<pin id="534" dir="1" index="1" bw="13" slack="2147483647"/>
</pin_list>
<bind>
<opset="b_5 (phireg) "/>
</bind>
</comp>

<comp id="535" class="1004" name="b_5_phi_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="13" slack="1"/>
<pin id="537" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="538" dir="0" index="2" bw="13" slack="2"/>
<pin id="539" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="540" dir="0" index="4" bw="13" slack="2"/>
<pin id="541" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="542" dir="0" index="6" bw="10" slack="1"/>
<pin id="543" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="544" dir="1" index="8" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b_5/8 "/>
</bind>
</comp>

<comp id="545" class="1005" name="g_4_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="13" slack="2147483647"/>
<pin id="547" dir="1" index="1" bw="13" slack="2147483647"/>
</pin_list>
<bind>
<opset="g_4 (phireg) "/>
</bind>
</comp>

<comp id="548" class="1004" name="g_4_phi_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="13" slack="2"/>
<pin id="550" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="551" dir="0" index="2" bw="10" slack="1"/>
<pin id="552" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="553" dir="0" index="4" bw="10" slack="1"/>
<pin id="554" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="555" dir="0" index="6" bw="13" slack="2"/>
<pin id="556" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="557" dir="1" index="8" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="g_4/8 "/>
</bind>
</comp>

<comp id="558" class="1005" name="r_5_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="13" slack="2147483647"/>
<pin id="560" dir="1" index="1" bw="13" slack="2147483647"/>
</pin_list>
<bind>
<opset="r_5 (phireg) "/>
</bind>
</comp>

<comp id="561" class="1004" name="r_5_phi_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="10" slack="1"/>
<pin id="563" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="564" dir="0" index="2" bw="13" slack="2"/>
<pin id="565" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="566" dir="0" index="4" bw="13" slack="2"/>
<pin id="567" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="568" dir="0" index="6" bw="13" slack="1"/>
<pin id="569" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="570" dir="1" index="8" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_5/8 "/>
</bind>
</comp>

<comp id="571" class="1004" name="grp_rb_kernel_ap_uint_10_5_s_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="13" slack="0"/>
<pin id="573" dir="0" index="1" bw="10" slack="0"/>
<pin id="574" dir="0" index="2" bw="10" slack="0"/>
<pin id="575" dir="0" index="3" bw="10" slack="0"/>
<pin id="576" dir="0" index="4" bw="10" slack="0"/>
<pin id="577" dir="0" index="5" bw="10" slack="0"/>
<pin id="578" dir="0" index="6" bw="10" slack="0"/>
<pin id="579" dir="0" index="7" bw="10" slack="0"/>
<pin id="580" dir="0" index="8" bw="10" slack="0"/>
<pin id="581" dir="0" index="9" bw="10" slack="0"/>
<pin id="582" dir="1" index="10" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="b/3 r_2/3 "/>
</bind>
</comp>

<comp id="586" class="1004" name="grp_g_kernel_ap_uint_10_5_s_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="13" slack="0"/>
<pin id="588" dir="0" index="1" bw="10" slack="0"/>
<pin id="589" dir="0" index="2" bw="10" slack="0"/>
<pin id="590" dir="0" index="3" bw="10" slack="0"/>
<pin id="591" dir="0" index="4" bw="10" slack="0"/>
<pin id="592" dir="0" index="5" bw="10" slack="0"/>
<pin id="593" dir="0" index="6" bw="10" slack="0"/>
<pin id="594" dir="0" index="7" bw="10" slack="0"/>
<pin id="595" dir="0" index="8" bw="10" slack="0"/>
<pin id="596" dir="0" index="9" bw="10" slack="0"/>
<pin id="597" dir="1" index="10" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="g/3 g_1/3 "/>
</bind>
</comp>

<comp id="601" class="1004" name="grp_rgb_bgr_kernel_ap_uint_10_5_s_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="13" slack="0"/>
<pin id="603" dir="0" index="1" bw="10" slack="0"/>
<pin id="604" dir="0" index="2" bw="10" slack="0"/>
<pin id="605" dir="0" index="3" bw="10" slack="0"/>
<pin id="606" dir="0" index="4" bw="10" slack="0"/>
<pin id="607" dir="0" index="5" bw="10" slack="0"/>
<pin id="608" dir="0" index="6" bw="10" slack="0"/>
<pin id="609" dir="0" index="7" bw="10" slack="0"/>
<pin id="610" dir="0" index="8" bw="10" slack="0"/>
<pin id="611" dir="0" index="9" bw="10" slack="0"/>
<pin id="612" dir="0" index="10" bw="10" slack="0"/>
<pin id="613" dir="0" index="11" bw="10" slack="0"/>
<pin id="614" dir="1" index="12" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="b_1/3 r_1/3 "/>
</bind>
</comp>

<comp id="618" class="1004" name="grp_rgr_bgb_kernel_ap_uint_10_5_s_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="13" slack="0"/>
<pin id="620" dir="0" index="1" bw="10" slack="0"/>
<pin id="621" dir="0" index="2" bw="10" slack="0"/>
<pin id="622" dir="0" index="3" bw="10" slack="0"/>
<pin id="623" dir="0" index="4" bw="10" slack="0"/>
<pin id="624" dir="0" index="5" bw="10" slack="0"/>
<pin id="625" dir="0" index="6" bw="10" slack="0"/>
<pin id="626" dir="0" index="7" bw="10" slack="0"/>
<pin id="627" dir="0" index="8" bw="10" slack="0"/>
<pin id="628" dir="0" index="9" bw="10" slack="0"/>
<pin id="629" dir="0" index="10" bw="10" slack="0"/>
<pin id="630" dir="0" index="11" bw="10" slack="0"/>
<pin id="631" dir="1" index="12" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="r/3 b_2/3 "/>
</bind>
</comp>

<comp id="635" class="1005" name="reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="13" slack="2"/>
<pin id="637" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="g g_1 "/>
</bind>
</comp>

<comp id="641" class="1005" name="reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="13" slack="2"/>
<pin id="643" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="b_1 r_1 "/>
</bind>
</comp>

<comp id="647" class="1005" name="reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="13" slack="2"/>
<pin id="649" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="r b_2 "/>
</bind>
</comp>

<comp id="653" class="1005" name="reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="13" slack="1"/>
<pin id="655" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="b r_2 "/>
</bind>
</comp>

<comp id="659" class="1004" name="store_ln0_store_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="10" slack="0"/>
<pin id="661" dir="0" index="1" bw="10" slack="0"/>
<pin id="662" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="664" class="1004" name="store_ln0_store_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="10" slack="0"/>
<pin id="666" dir="0" index="1" bw="10" slack="0"/>
<pin id="667" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="669" class="1004" name="store_ln0_store_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="10" slack="0"/>
<pin id="671" dir="0" index="1" bw="10" slack="0"/>
<pin id="672" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="674" class="1004" name="store_ln0_store_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="10" slack="0"/>
<pin id="676" dir="0" index="1" bw="10" slack="0"/>
<pin id="677" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="679" class="1004" name="store_ln0_store_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="10" slack="0"/>
<pin id="681" dir="0" index="1" bw="10" slack="0"/>
<pin id="682" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="684" class="1004" name="store_ln0_store_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="10" slack="0"/>
<pin id="686" dir="0" index="1" bw="10" slack="0"/>
<pin id="687" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="689" class="1004" name="store_ln0_store_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="10" slack="0"/>
<pin id="691" dir="0" index="1" bw="10" slack="0"/>
<pin id="692" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="694" class="1004" name="store_ln0_store_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="10" slack="0"/>
<pin id="696" dir="0" index="1" bw="10" slack="0"/>
<pin id="697" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="699" class="1004" name="store_ln0_store_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="10" slack="0"/>
<pin id="701" dir="0" index="1" bw="10" slack="0"/>
<pin id="702" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="704" class="1004" name="store_ln0_store_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="10" slack="0"/>
<pin id="706" dir="0" index="1" bw="10" slack="0"/>
<pin id="707" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="709" class="1004" name="store_ln0_store_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="10" slack="0"/>
<pin id="711" dir="0" index="1" bw="10" slack="0"/>
<pin id="712" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="714" class="1004" name="store_ln0_store_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="10" slack="0"/>
<pin id="716" dir="0" index="1" bw="10" slack="0"/>
<pin id="717" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="719" class="1004" name="store_ln0_store_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="3" slack="0"/>
<pin id="721" dir="0" index="1" bw="12" slack="0"/>
<pin id="722" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="724" class="1004" name="store_ln0_store_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="1" slack="0"/>
<pin id="726" dir="0" index="1" bw="11" slack="0"/>
<pin id="727" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="729" class="1004" name="col_1_load_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="11" slack="0"/>
<pin id="731" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_1/1 "/>
</bind>
</comp>

<comp id="732" class="1004" name="zext_ln344_1_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="11" slack="0"/>
<pin id="734" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln344_1/1 "/>
</bind>
</comp>

<comp id="736" class="1004" name="icmp_ln344_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="11" slack="0"/>
<pin id="738" dir="0" index="1" bw="11" slack="0"/>
<pin id="739" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln344/1 "/>
</bind>
</comp>

<comp id="742" class="1004" name="add_ln344_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="11" slack="0"/>
<pin id="744" dir="0" index="1" bw="1" slack="0"/>
<pin id="745" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln344/1 "/>
</bind>
</comp>

<comp id="748" class="1004" name="icmp_ln373_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="11" slack="0"/>
<pin id="750" dir="0" index="1" bw="12" slack="0"/>
<pin id="751" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln373/1 "/>
</bind>
</comp>

<comp id="754" class="1004" name="bram_read_count_load_1_load_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="12" slack="0"/>
<pin id="756" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bram_read_count_load_1/1 "/>
</bind>
</comp>

<comp id="757" class="1004" name="zext_ln344_2_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="12" slack="0"/>
<pin id="759" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln344_2/1 "/>
</bind>
</comp>

<comp id="765" class="1004" name="bram_read_count_load_load_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="12" slack="0"/>
<pin id="767" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bram_read_count_load/1 "/>
</bind>
</comp>

<comp id="768" class="1004" name="add_ln406_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="12" slack="0"/>
<pin id="770" dir="0" index="1" bw="1" slack="0"/>
<pin id="771" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln406/1 "/>
</bind>
</comp>

<comp id="774" class="1004" name="trunc_ln135_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="11" slack="0"/>
<pin id="776" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln135/1 "/>
</bind>
</comp>

<comp id="778" class="1004" name="store_ln344_store_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="12" slack="0"/>
<pin id="780" dir="0" index="1" bw="12" slack="0"/>
<pin id="781" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln344/1 "/>
</bind>
</comp>

<comp id="783" class="1004" name="store_ln344_store_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="11" slack="0"/>
<pin id="785" dir="0" index="1" bw="11" slack="0"/>
<pin id="786" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln344/1 "/>
</bind>
</comp>

<comp id="788" class="1004" name="packed_read1_V_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="10" slack="0"/>
<pin id="790" dir="0" index="1" bw="10" slack="0"/>
<pin id="791" dir="0" index="2" bw="10" slack="0"/>
<pin id="792" dir="0" index="3" bw="10" slack="0"/>
<pin id="793" dir="0" index="4" bw="10" slack="0"/>
<pin id="794" dir="0" index="5" bw="2" slack="1"/>
<pin id="795" dir="1" index="6" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="packed_read1_V/2 "/>
</bind>
</comp>

<comp id="801" class="1004" name="packed_read2_V_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="10" slack="0"/>
<pin id="803" dir="0" index="1" bw="10" slack="0"/>
<pin id="804" dir="0" index="2" bw="10" slack="0"/>
<pin id="805" dir="0" index="3" bw="10" slack="0"/>
<pin id="806" dir="0" index="4" bw="10" slack="0"/>
<pin id="807" dir="0" index="5" bw="2" slack="1"/>
<pin id="808" dir="1" index="6" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="packed_read2_V/2 "/>
</bind>
</comp>

<comp id="814" class="1004" name="packed_read3_V_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="10" slack="0"/>
<pin id="816" dir="0" index="1" bw="10" slack="0"/>
<pin id="817" dir="0" index="2" bw="10" slack="0"/>
<pin id="818" dir="0" index="3" bw="10" slack="0"/>
<pin id="819" dir="0" index="4" bw="10" slack="0"/>
<pin id="820" dir="0" index="5" bw="2" slack="1"/>
<pin id="821" dir="1" index="6" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="packed_read3_V/2 "/>
</bind>
</comp>

<comp id="827" class="1004" name="packed_read4_V_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="10" slack="0"/>
<pin id="829" dir="0" index="1" bw="10" slack="0"/>
<pin id="830" dir="0" index="2" bw="10" slack="0"/>
<pin id="831" dir="0" index="3" bw="10" slack="0"/>
<pin id="832" dir="0" index="4" bw="10" slack="0"/>
<pin id="833" dir="0" index="5" bw="2" slack="1"/>
<pin id="834" dir="1" index="6" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="packed_read4_V/2 "/>
</bind>
</comp>

<comp id="840" class="1004" name="ret_load_load_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="10" slack="2"/>
<pin id="842" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ret_load/3 "/>
</bind>
</comp>

<comp id="843" class="1004" name="imgblock_V_11_load_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="10" slack="2"/>
<pin id="845" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="imgblock_V_11/3 "/>
</bind>
</comp>

<comp id="848" class="1004" name="imgblock_V_12_load_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="10" slack="2"/>
<pin id="850" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="imgblock_V_12/3 "/>
</bind>
</comp>

<comp id="853" class="1004" name="r_3_load_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="10" slack="2"/>
<pin id="855" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_3/3 "/>
</bind>
</comp>

<comp id="860" class="1004" name="imgblock_V_14_load_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="10" slack="2"/>
<pin id="862" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="imgblock_V_14/3 "/>
</bind>
</comp>

<comp id="865" class="1004" name="imgblock_V_15_load_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="10" slack="2"/>
<pin id="867" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="imgblock_V_15/3 "/>
</bind>
</comp>

<comp id="870" class="1004" name="zext_ln344_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="11" slack="2"/>
<pin id="872" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln344/3 "/>
</bind>
</comp>

<comp id="877" class="1004" name="imgblock_V_load_load_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="10" slack="2"/>
<pin id="879" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="imgblock_V_load/3 "/>
</bind>
</comp>

<comp id="884" class="1004" name="imgblock_V_1_load_load_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="10" slack="2"/>
<pin id="886" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="imgblock_V_1_load/3 "/>
</bind>
</comp>

<comp id="890" class="1004" name="imgblock_V_2_load_load_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="10" slack="2"/>
<pin id="892" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="imgblock_V_2_load/3 "/>
</bind>
</comp>

<comp id="896" class="1004" name="imgblock_V_3_load_1_load_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="10" slack="2"/>
<pin id="898" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="imgblock_V_3_load_1/3 "/>
</bind>
</comp>

<comp id="902" class="1004" name="imgblock_V_4_load_load_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="10" slack="2"/>
<pin id="904" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="imgblock_V_4_load/3 "/>
</bind>
</comp>

<comp id="909" class="1004" name="imgblock_V_5_load_1_load_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="10" slack="2"/>
<pin id="911" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="imgblock_V_5_load_1/3 "/>
</bind>
</comp>

<comp id="915" class="1004" name="imgblock_V_1_load_1_load_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="10" slack="2"/>
<pin id="917" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="imgblock_V_1_load_1/3 "/>
</bind>
</comp>

<comp id="918" class="1004" name="imgblock_V_2_load_1_load_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="10" slack="2"/>
<pin id="920" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="imgblock_V_2_load_1/3 "/>
</bind>
</comp>

<comp id="921" class="1004" name="store_ln344_store_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="10" slack="0"/>
<pin id="923" dir="0" index="1" bw="10" slack="2"/>
<pin id="924" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln344/3 "/>
</bind>
</comp>

<comp id="926" class="1004" name="store_ln344_store_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="10" slack="0"/>
<pin id="928" dir="0" index="1" bw="10" slack="2"/>
<pin id="929" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln344/3 "/>
</bind>
</comp>

<comp id="931" class="1004" name="store_ln344_store_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="10" slack="0"/>
<pin id="933" dir="0" index="1" bw="10" slack="2"/>
<pin id="934" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln344/3 "/>
</bind>
</comp>

<comp id="936" class="1004" name="store_ln344_store_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="10" slack="0"/>
<pin id="938" dir="0" index="1" bw="10" slack="2"/>
<pin id="939" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln344/3 "/>
</bind>
</comp>

<comp id="941" class="1004" name="store_ln344_store_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="10" slack="0"/>
<pin id="943" dir="0" index="1" bw="10" slack="2"/>
<pin id="944" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln344/3 "/>
</bind>
</comp>

<comp id="946" class="1004" name="store_ln344_store_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="10" slack="0"/>
<pin id="948" dir="0" index="1" bw="10" slack="2"/>
<pin id="949" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln344/3 "/>
</bind>
</comp>

<comp id="951" class="1004" name="store_ln344_store_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="10" slack="0"/>
<pin id="953" dir="0" index="1" bw="10" slack="2"/>
<pin id="954" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln344/3 "/>
</bind>
</comp>

<comp id="956" class="1004" name="store_ln344_store_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="10" slack="0"/>
<pin id="958" dir="0" index="1" bw="10" slack="2"/>
<pin id="959" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln344/3 "/>
</bind>
</comp>

<comp id="961" class="1004" name="store_ln344_store_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="10" slack="0"/>
<pin id="963" dir="0" index="1" bw="10" slack="2"/>
<pin id="964" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln344/3 "/>
</bind>
</comp>

<comp id="966" class="1004" name="store_ln344_store_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="10" slack="0"/>
<pin id="968" dir="0" index="1" bw="10" slack="2"/>
<pin id="969" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln344/3 "/>
</bind>
</comp>

<comp id="971" class="1004" name="store_ln344_store_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="10" slack="0"/>
<pin id="973" dir="0" index="1" bw="10" slack="2"/>
<pin id="974" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln344/3 "/>
</bind>
</comp>

<comp id="976" class="1004" name="store_ln344_store_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="10" slack="0"/>
<pin id="978" dir="0" index="1" bw="10" slack="2"/>
<pin id="979" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln344/3 "/>
</bind>
</comp>

<comp id="981" class="1004" name="zext_ln124_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="10" slack="4"/>
<pin id="983" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124/7 "/>
</bind>
</comp>

<comp id="984" class="1004" name="tmp_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="3" slack="0"/>
<pin id="986" dir="0" index="1" bw="13" slack="0"/>
<pin id="987" dir="0" index="2" bw="5" slack="0"/>
<pin id="988" dir="0" index="3" bw="5" slack="0"/>
<pin id="989" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/8 "/>
</bind>
</comp>

<comp id="994" class="1004" name="icmp_ln40_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="3" slack="0"/>
<pin id="996" dir="0" index="1" bw="1" slack="0"/>
<pin id="997" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/8 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="trunc_ln260_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="13" slack="0"/>
<pin id="1002" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln260/8 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="select_ln40_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="1" slack="0"/>
<pin id="1006" dir="0" index="1" bw="1" slack="0"/>
<pin id="1007" dir="0" index="2" bw="10" slack="0"/>
<pin id="1008" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln40/8 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="tmp_47_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="3" slack="0"/>
<pin id="1014" dir="0" index="1" bw="13" slack="0"/>
<pin id="1015" dir="0" index="2" bw="5" slack="0"/>
<pin id="1016" dir="0" index="3" bw="5" slack="0"/>
<pin id="1017" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_47/8 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="icmp_ln40_1_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="3" slack="0"/>
<pin id="1024" dir="0" index="1" bw="1" slack="0"/>
<pin id="1025" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40_1/8 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="trunc_ln260_3_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="13" slack="0"/>
<pin id="1030" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln260_3/8 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="select_ln40_1_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="1" slack="0"/>
<pin id="1034" dir="0" index="1" bw="1" slack="0"/>
<pin id="1035" dir="0" index="2" bw="10" slack="0"/>
<pin id="1036" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln40_1/8 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="tmp_48_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="3" slack="0"/>
<pin id="1042" dir="0" index="1" bw="13" slack="0"/>
<pin id="1043" dir="0" index="2" bw="5" slack="0"/>
<pin id="1044" dir="0" index="3" bw="5" slack="0"/>
<pin id="1045" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_48/8 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="icmp_ln40_2_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="3" slack="0"/>
<pin id="1052" dir="0" index="1" bw="1" slack="0"/>
<pin id="1053" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40_2/8 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="trunc_ln260_4_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="13" slack="0"/>
<pin id="1058" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln260_4/8 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="select_ln40_2_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="1" slack="0"/>
<pin id="1062" dir="0" index="1" bw="1" slack="0"/>
<pin id="1063" dir="0" index="2" bw="10" slack="0"/>
<pin id="1064" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln40_2/8 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="p_Result_s_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="30" slack="0"/>
<pin id="1070" dir="0" index="1" bw="10" slack="0"/>
<pin id="1071" dir="0" index="2" bw="10" slack="0"/>
<pin id="1072" dir="0" index="3" bw="10" slack="0"/>
<pin id="1073" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/8 "/>
</bind>
</comp>

<comp id="1079" class="1004" name="imgblock_V_3_load_load_fu_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="10" slack="6"/>
<pin id="1081" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="imgblock_V_3_load/7 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="imgblock_V_4_load_1_load_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="10" slack="6"/>
<pin id="1085" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="imgblock_V_4_load_1/7 "/>
</bind>
</comp>

<comp id="1087" class="1004" name="imgblock_V_5_load_load_fu_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="10" slack="6"/>
<pin id="1089" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="imgblock_V_5_load/7 "/>
</bind>
</comp>

<comp id="1091" class="1005" name="col_reg_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="11" slack="0"/>
<pin id="1093" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="col "/>
</bind>
</comp>

<comp id="1098" class="1005" name="bram_read_count_reg_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="12" slack="0"/>
<pin id="1100" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="bram_read_count "/>
</bind>
</comp>

<comp id="1106" class="1005" name="imgblock_V_reg_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="10" slack="0"/>
<pin id="1108" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="imgblock_V "/>
</bind>
</comp>

<comp id="1113" class="1005" name="imgblock_V_1_reg_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="10" slack="0"/>
<pin id="1115" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="imgblock_V_1 "/>
</bind>
</comp>

<comp id="1121" class="1005" name="imgblock_V_2_reg_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="10" slack="0"/>
<pin id="1123" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="imgblock_V_2 "/>
</bind>
</comp>

<comp id="1129" class="1005" name="imgblock_V_3_reg_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="10" slack="0"/>
<pin id="1131" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="imgblock_V_3 "/>
</bind>
</comp>

<comp id="1137" class="1005" name="imgblock_V_4_reg_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="10" slack="0"/>
<pin id="1139" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="imgblock_V_4 "/>
</bind>
</comp>

<comp id="1145" class="1005" name="imgblock_V_5_reg_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="10" slack="0"/>
<pin id="1147" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="imgblock_V_5 "/>
</bind>
</comp>

<comp id="1153" class="1005" name="ret_reg_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="10" slack="0"/>
<pin id="1155" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="ret "/>
</bind>
</comp>

<comp id="1160" class="1005" name="imgblock_V_6_reg_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="10" slack="0"/>
<pin id="1162" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="imgblock_V_6 "/>
</bind>
</comp>

<comp id="1167" class="1005" name="imgblock_V_7_reg_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="10" slack="0"/>
<pin id="1169" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="imgblock_V_7 "/>
</bind>
</comp>

<comp id="1174" class="1005" name="imgblock_V_8_reg_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="10" slack="0"/>
<pin id="1176" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="imgblock_V_8 "/>
</bind>
</comp>

<comp id="1181" class="1005" name="imgblock_V_9_reg_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="10" slack="0"/>
<pin id="1183" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="imgblock_V_9 "/>
</bind>
</comp>

<comp id="1188" class="1005" name="imgblock_V_10_reg_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="10" slack="0"/>
<pin id="1190" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="imgblock_V_10 "/>
</bind>
</comp>

<comp id="1195" class="1005" name="cmp162_read_reg_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="1" slack="1"/>
<pin id="1197" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp162_read "/>
</bind>
</comp>

<comp id="1199" class="1005" name="lineStore_1_cast_read_reg_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="2" slack="2"/>
<pin id="1201" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="lineStore_1_cast_read "/>
</bind>
</comp>

<comp id="1203" class="1005" name="line3_V_read_reg_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="2" slack="1"/>
<pin id="1205" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="line3_V_read "/>
</bind>
</comp>

<comp id="1208" class="1005" name="line2_V_read_reg_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="2" slack="1"/>
<pin id="1210" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="line2_V_read "/>
</bind>
</comp>

<comp id="1213" class="1005" name="line1_V_read_reg_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="2" slack="1"/>
<pin id="1215" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="line1_V_read "/>
</bind>
</comp>

<comp id="1218" class="1005" name="line0_V_1_read_reg_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="2" slack="1"/>
<pin id="1220" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="line0_V_1_read "/>
</bind>
</comp>

<comp id="1223" class="1005" name="trunc_ln_read_reg_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="1" slack="2"/>
<pin id="1225" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln_read "/>
</bind>
</comp>

<comp id="1227" class="1005" name="col_1_reg_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="11" slack="2"/>
<pin id="1229" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="col_1 "/>
</bind>
</comp>

<comp id="1232" class="1005" name="icmp_ln344_reg_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="1" slack="1"/>
<pin id="1234" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln344 "/>
</bind>
</comp>

<comp id="1236" class="1005" name="icmp_ln373_reg_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="1" slack="1"/>
<pin id="1238" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln373 "/>
</bind>
</comp>

<comp id="1240" class="1005" name="linebuffer_V_addr_1_reg_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="11" slack="1"/>
<pin id="1242" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="linebuffer_V_addr_1 "/>
</bind>
</comp>

<comp id="1245" class="1005" name="linebuffer_V_1_addr_1_reg_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="11" slack="1"/>
<pin id="1247" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="linebuffer_V_1_addr_1 "/>
</bind>
</comp>

<comp id="1250" class="1005" name="linebuffer_V_2_addr_1_reg_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="11" slack="1"/>
<pin id="1252" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="linebuffer_V_2_addr_1 "/>
</bind>
</comp>

<comp id="1255" class="1005" name="linebuffer_V_3_addr_1_reg_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="11" slack="1"/>
<pin id="1257" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="linebuffer_V_3_addr_1 "/>
</bind>
</comp>

<comp id="1260" class="1005" name="trunc_ln135_reg_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="1" slack="2"/>
<pin id="1262" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln135 "/>
</bind>
</comp>

<comp id="1264" class="1005" name="tmp_V_reg_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="10" slack="1"/>
<pin id="1266" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="1269" class="1005" name="packed_read1_V_reg_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="10" slack="1"/>
<pin id="1271" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="packed_read1_V "/>
</bind>
</comp>

<comp id="1274" class="1005" name="packed_read2_V_reg_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="10" slack="1"/>
<pin id="1276" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="packed_read2_V "/>
</bind>
</comp>

<comp id="1279" class="1005" name="packed_read3_V_reg_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="10" slack="1"/>
<pin id="1281" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="packed_read3_V "/>
</bind>
</comp>

<comp id="1284" class="1005" name="packed_read4_V_reg_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="10" slack="1"/>
<pin id="1286" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="packed_read4_V "/>
</bind>
</comp>

<comp id="1289" class="1005" name="imgblock_V_11_reg_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="10" slack="1"/>
<pin id="1291" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="imgblock_V_11 "/>
</bind>
</comp>

<comp id="1295" class="1005" name="imgblock_V_12_reg_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="10" slack="1"/>
<pin id="1297" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="imgblock_V_12 "/>
</bind>
</comp>

<comp id="1302" class="1005" name="r_3_reg_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="10" slack="1"/>
<pin id="1304" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="r_3 "/>
</bind>
</comp>

<comp id="1311" class="1005" name="imgblock_V_14_reg_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="10" slack="1"/>
<pin id="1313" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="imgblock_V_14 "/>
</bind>
</comp>

<comp id="1317" class="1005" name="imgblock_V_15_reg_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="10" slack="1"/>
<pin id="1319" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="imgblock_V_15 "/>
</bind>
</comp>

<comp id="1323" class="1005" name="imgblock_V_load_reg_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="10" slack="1"/>
<pin id="1325" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="imgblock_V_load "/>
</bind>
</comp>

<comp id="1331" class="1005" name="imgblock_V_1_load_reg_1331">
<pin_list>
<pin id="1332" dir="0" index="0" bw="10" slack="1"/>
<pin id="1333" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="imgblock_V_1_load "/>
</bind>
</comp>

<comp id="1338" class="1005" name="imgblock_V_2_load_reg_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="10" slack="1"/>
<pin id="1340" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="imgblock_V_2_load "/>
</bind>
</comp>

<comp id="1345" class="1005" name="imgblock_V_3_load_1_reg_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="10" slack="1"/>
<pin id="1347" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="imgblock_V_3_load_1 "/>
</bind>
</comp>

<comp id="1352" class="1005" name="imgblock_V_4_load_reg_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="10" slack="1"/>
<pin id="1354" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="imgblock_V_4_load "/>
</bind>
</comp>

<comp id="1360" class="1005" name="imgblock_V_5_load_1_reg_1360">
<pin_list>
<pin id="1361" dir="0" index="0" bw="10" slack="1"/>
<pin id="1362" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="imgblock_V_5_load_1 "/>
</bind>
</comp>

<comp id="1367" class="1005" name="zext_ln124_reg_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="13" slack="1"/>
<pin id="1369" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln124 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="151"><net_src comp="62" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="62" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="62" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="62" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="62" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="62" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="62" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="62" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="62" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="62" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="62" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="62" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="62" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="62" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="208"><net_src comp="82" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="50" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="84" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="48" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="86" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="46" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="86" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="44" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="86" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="42" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="86" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="40" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="86" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="38" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="82" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="28" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="88" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="24" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="90" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="22" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="90" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="20" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="90" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="18" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="90" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="16" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="90" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="14" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="90" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="12" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="90" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="10" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="90" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="8" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="90" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="6" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="90" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="4" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="90" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="2" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="90" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="0" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="118" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="52" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="341"><net_src comp="144" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="26" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="348"><net_src comp="146" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="54" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="355"><net_src comp="146" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="56" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="362"><net_src comp="146" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="363"><net_src comp="58" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="369"><net_src comp="146" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="370"><net_src comp="60" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="376"><net_src comp="30" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="377"><net_src comp="114" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="383"><net_src comp="32" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="114" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="390"><net_src comp="34" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="114" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="397"><net_src comp="36" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="398"><net_src comp="114" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="408"><net_src comp="371" pin="3"/><net_sink comp="399" pin=2"/></net>

<net id="418"><net_src comp="378" pin="3"/><net_sink comp="409" pin=2"/></net>

<net id="428"><net_src comp="385" pin="3"/><net_sink comp="419" pin=2"/></net>

<net id="438"><net_src comp="392" pin="3"/><net_sink comp="429" pin=2"/></net>

<net id="444"><net_src comp="30" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="445"><net_src comp="114" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="451"><net_src comp="32" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="452"><net_src comp="114" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="458"><net_src comp="34" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="459"><net_src comp="114" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="465"><net_src comp="36" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="466"><net_src comp="114" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="467"><net_src comp="453" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="468"><net_src comp="446" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="469"><net_src comp="439" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="470"><net_src comp="460" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="474"><net_src comp="122" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="481"><net_src comp="471" pin="1"/><net_sink comp="475" pin=2"/></net>

<net id="482"><net_src comp="475" pin="4"/><net_sink comp="419" pin=1"/></net>

<net id="483"><net_src comp="475" pin="4"/><net_sink comp="409" pin=1"/></net>

<net id="484"><net_src comp="475" pin="4"/><net_sink comp="399" pin=1"/></net>

<net id="485"><net_src comp="475" pin="4"/><net_sink comp="429" pin=1"/></net>

<net id="486"><net_src comp="475" pin="4"/><net_sink comp="471" pin=0"/></net>

<net id="490"><net_src comp="122" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="497"><net_src comp="487" pin="1"/><net_sink comp="491" pin=2"/></net>

<net id="498"><net_src comp="491" pin="4"/><net_sink comp="487" pin=0"/></net>

<net id="502"><net_src comp="122" pin="0"/><net_sink comp="499" pin=0"/></net>

<net id="509"><net_src comp="499" pin="1"/><net_sink comp="503" pin=2"/></net>

<net id="513"><net_src comp="122" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="520"><net_src comp="510" pin="1"/><net_sink comp="514" pin=2"/></net>

<net id="524"><net_src comp="122" pin="0"/><net_sink comp="521" pin=0"/></net>

<net id="531"><net_src comp="521" pin="1"/><net_sink comp="525" pin=2"/></net>

<net id="583"><net_src comp="124" pin="0"/><net_sink comp="571" pin=0"/></net>

<net id="584"><net_src comp="491" pin="4"/><net_sink comp="571" pin=6"/></net>

<net id="585"><net_src comp="475" pin="4"/><net_sink comp="571" pin=9"/></net>

<net id="598"><net_src comp="126" pin="0"/><net_sink comp="586" pin=0"/></net>

<net id="599"><net_src comp="491" pin="4"/><net_sink comp="586" pin=7"/></net>

<net id="600"><net_src comp="475" pin="4"/><net_sink comp="586" pin=9"/></net>

<net id="615"><net_src comp="128" pin="0"/><net_sink comp="601" pin=0"/></net>

<net id="616"><net_src comp="491" pin="4"/><net_sink comp="601" pin=7"/></net>

<net id="617"><net_src comp="475" pin="4"/><net_sink comp="601" pin=11"/></net>

<net id="632"><net_src comp="130" pin="0"/><net_sink comp="618" pin=0"/></net>

<net id="633"><net_src comp="491" pin="4"/><net_sink comp="618" pin=8"/></net>

<net id="634"><net_src comp="475" pin="4"/><net_sink comp="618" pin=11"/></net>

<net id="638"><net_src comp="586" pin="10"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="640"><net_src comp="635" pin="1"/><net_sink comp="548" pin=6"/></net>

<net id="644"><net_src comp="601" pin="12"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="535" pin=2"/></net>

<net id="646"><net_src comp="641" pin="1"/><net_sink comp="561" pin=4"/></net>

<net id="650"><net_src comp="618" pin="12"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="561" pin=2"/></net>

<net id="652"><net_src comp="647" pin="1"/><net_sink comp="535" pin=4"/></net>

<net id="656"><net_src comp="571" pin="10"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="658"><net_src comp="653" pin="1"/><net_sink comp="561" pin=6"/></net>

<net id="663"><net_src comp="324" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="668"><net_src comp="312" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="673"><net_src comp="306" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="678"><net_src comp="300" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="683"><net_src comp="288" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="688"><net_src comp="264" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="693"><net_src comp="318" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="698"><net_src comp="294" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="703"><net_src comp="282" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="708"><net_src comp="276" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="713"><net_src comp="270" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="718"><net_src comp="258" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="723"><net_src comp="92" pin="0"/><net_sink comp="719" pin=0"/></net>

<net id="728"><net_src comp="94" pin="0"/><net_sink comp="724" pin=0"/></net>

<net id="735"><net_src comp="729" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="740"><net_src comp="729" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="741"><net_src comp="252" pin="2"/><net_sink comp="736" pin=1"/></net>

<net id="746"><net_src comp="729" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="747"><net_src comp="96" pin="0"/><net_sink comp="742" pin=1"/></net>

<net id="752"><net_src comp="732" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="753"><net_src comp="210" pin="2"/><net_sink comp="748" pin=1"/></net>

<net id="760"><net_src comp="754" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="371" pin=2"/></net>

<net id="762"><net_src comp="757" pin="1"/><net_sink comp="378" pin=2"/></net>

<net id="763"><net_src comp="757" pin="1"/><net_sink comp="385" pin=2"/></net>

<net id="764"><net_src comp="757" pin="1"/><net_sink comp="392" pin=2"/></net>

<net id="772"><net_src comp="765" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="773"><net_src comp="116" pin="0"/><net_sink comp="768" pin=1"/></net>

<net id="777"><net_src comp="729" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="782"><net_src comp="768" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="787"><net_src comp="742" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="796"><net_src comp="120" pin="0"/><net_sink comp="788" pin=0"/></net>

<net id="797"><net_src comp="399" pin="7"/><net_sink comp="788" pin=1"/></net>

<net id="798"><net_src comp="409" pin="7"/><net_sink comp="788" pin=2"/></net>

<net id="799"><net_src comp="419" pin="7"/><net_sink comp="788" pin=3"/></net>

<net id="800"><net_src comp="429" pin="7"/><net_sink comp="788" pin=4"/></net>

<net id="809"><net_src comp="120" pin="0"/><net_sink comp="801" pin=0"/></net>

<net id="810"><net_src comp="399" pin="7"/><net_sink comp="801" pin=1"/></net>

<net id="811"><net_src comp="409" pin="7"/><net_sink comp="801" pin=2"/></net>

<net id="812"><net_src comp="419" pin="7"/><net_sink comp="801" pin=3"/></net>

<net id="813"><net_src comp="429" pin="7"/><net_sink comp="801" pin=4"/></net>

<net id="822"><net_src comp="120" pin="0"/><net_sink comp="814" pin=0"/></net>

<net id="823"><net_src comp="399" pin="7"/><net_sink comp="814" pin=1"/></net>

<net id="824"><net_src comp="409" pin="7"/><net_sink comp="814" pin=2"/></net>

<net id="825"><net_src comp="419" pin="7"/><net_sink comp="814" pin=3"/></net>

<net id="826"><net_src comp="429" pin="7"/><net_sink comp="814" pin=4"/></net>

<net id="835"><net_src comp="120" pin="0"/><net_sink comp="827" pin=0"/></net>

<net id="836"><net_src comp="399" pin="7"/><net_sink comp="827" pin=1"/></net>

<net id="837"><net_src comp="409" pin="7"/><net_sink comp="827" pin=2"/></net>

<net id="838"><net_src comp="419" pin="7"/><net_sink comp="827" pin=3"/></net>

<net id="839"><net_src comp="429" pin="7"/><net_sink comp="827" pin=4"/></net>

<net id="846"><net_src comp="843" pin="1"/><net_sink comp="586" pin=2"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="601" pin=3"/></net>

<net id="851"><net_src comp="848" pin="1"/><net_sink comp="586" pin=4"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="618" pin=5"/></net>

<net id="856"><net_src comp="853" pin="1"/><net_sink comp="571" pin=5"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="586" pin=5"/></net>

<net id="858"><net_src comp="853" pin="1"/><net_sink comp="601" pin=6"/></net>

<net id="859"><net_src comp="853" pin="1"/><net_sink comp="618" pin=6"/></net>

<net id="863"><net_src comp="860" pin="1"/><net_sink comp="586" pin=6"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="618" pin=7"/></net>

<net id="868"><net_src comp="865" pin="1"/><net_sink comp="586" pin=8"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="601" pin=9"/></net>

<net id="873"><net_src comp="870" pin="1"/><net_sink comp="439" pin=2"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="446" pin=2"/></net>

<net id="875"><net_src comp="870" pin="1"/><net_sink comp="453" pin=2"/></net>

<net id="876"><net_src comp="870" pin="1"/><net_sink comp="460" pin=2"/></net>

<net id="880"><net_src comp="877" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="882"><net_src comp="877" pin="1"/><net_sink comp="601" pin=1"/></net>

<net id="883"><net_src comp="877" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="887"><net_src comp="884" pin="1"/><net_sink comp="571" pin=3"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="601" pin=4"/></net>

<net id="889"><net_src comp="884" pin="1"/><net_sink comp="618" pin=3"/></net>

<net id="893"><net_src comp="890" pin="1"/><net_sink comp="571" pin=8"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="601" pin=10"/></net>

<net id="895"><net_src comp="890" pin="1"/><net_sink comp="618" pin=10"/></net>

<net id="899"><net_src comp="896" pin="1"/><net_sink comp="571" pin=2"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="601" pin=2"/></net>

<net id="901"><net_src comp="896" pin="1"/><net_sink comp="618" pin=2"/></net>

<net id="905"><net_src comp="902" pin="1"/><net_sink comp="571" pin=4"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="586" pin=3"/></net>

<net id="907"><net_src comp="902" pin="1"/><net_sink comp="601" pin=5"/></net>

<net id="908"><net_src comp="902" pin="1"/><net_sink comp="618" pin=4"/></net>

<net id="912"><net_src comp="909" pin="1"/><net_sink comp="571" pin=7"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="601" pin=8"/></net>

<net id="914"><net_src comp="909" pin="1"/><net_sink comp="618" pin=9"/></net>

<net id="925"><net_src comp="918" pin="1"/><net_sink comp="921" pin=0"/></net>

<net id="930"><net_src comp="491" pin="4"/><net_sink comp="926" pin=0"/></net>

<net id="935"><net_src comp="860" pin="1"/><net_sink comp="931" pin=0"/></net>

<net id="940"><net_src comp="853" pin="1"/><net_sink comp="936" pin=0"/></net>

<net id="945"><net_src comp="915" pin="1"/><net_sink comp="941" pin=0"/></net>

<net id="950"><net_src comp="525" pin="4"/><net_sink comp="946" pin=0"/></net>

<net id="955"><net_src comp="865" pin="1"/><net_sink comp="951" pin=0"/></net>

<net id="960"><net_src comp="848" pin="1"/><net_sink comp="956" pin=0"/></net>

<net id="965"><net_src comp="843" pin="1"/><net_sink comp="961" pin=0"/></net>

<net id="970"><net_src comp="503" pin="4"/><net_sink comp="966" pin=0"/></net>

<net id="975"><net_src comp="514" pin="4"/><net_sink comp="971" pin=0"/></net>

<net id="980"><net_src comp="840" pin="1"/><net_sink comp="976" pin=0"/></net>

<net id="990"><net_src comp="132" pin="0"/><net_sink comp="984" pin=0"/></net>

<net id="991"><net_src comp="535" pin="8"/><net_sink comp="984" pin=1"/></net>

<net id="992"><net_src comp="134" pin="0"/><net_sink comp="984" pin=2"/></net>

<net id="993"><net_src comp="136" pin="0"/><net_sink comp="984" pin=3"/></net>

<net id="998"><net_src comp="984" pin="4"/><net_sink comp="994" pin=0"/></net>

<net id="999"><net_src comp="138" pin="0"/><net_sink comp="994" pin=1"/></net>

<net id="1003"><net_src comp="535" pin="8"/><net_sink comp="1000" pin=0"/></net>

<net id="1009"><net_src comp="994" pin="2"/><net_sink comp="1004" pin=0"/></net>

<net id="1010"><net_src comp="140" pin="0"/><net_sink comp="1004" pin=1"/></net>

<net id="1011"><net_src comp="1000" pin="1"/><net_sink comp="1004" pin=2"/></net>

<net id="1018"><net_src comp="132" pin="0"/><net_sink comp="1012" pin=0"/></net>

<net id="1019"><net_src comp="548" pin="8"/><net_sink comp="1012" pin=1"/></net>

<net id="1020"><net_src comp="134" pin="0"/><net_sink comp="1012" pin=2"/></net>

<net id="1021"><net_src comp="136" pin="0"/><net_sink comp="1012" pin=3"/></net>

<net id="1026"><net_src comp="1012" pin="4"/><net_sink comp="1022" pin=0"/></net>

<net id="1027"><net_src comp="138" pin="0"/><net_sink comp="1022" pin=1"/></net>

<net id="1031"><net_src comp="548" pin="8"/><net_sink comp="1028" pin=0"/></net>

<net id="1037"><net_src comp="1022" pin="2"/><net_sink comp="1032" pin=0"/></net>

<net id="1038"><net_src comp="140" pin="0"/><net_sink comp="1032" pin=1"/></net>

<net id="1039"><net_src comp="1028" pin="1"/><net_sink comp="1032" pin=2"/></net>

<net id="1046"><net_src comp="132" pin="0"/><net_sink comp="1040" pin=0"/></net>

<net id="1047"><net_src comp="561" pin="8"/><net_sink comp="1040" pin=1"/></net>

<net id="1048"><net_src comp="134" pin="0"/><net_sink comp="1040" pin=2"/></net>

<net id="1049"><net_src comp="136" pin="0"/><net_sink comp="1040" pin=3"/></net>

<net id="1054"><net_src comp="1040" pin="4"/><net_sink comp="1050" pin=0"/></net>

<net id="1055"><net_src comp="138" pin="0"/><net_sink comp="1050" pin=1"/></net>

<net id="1059"><net_src comp="561" pin="8"/><net_sink comp="1056" pin=0"/></net>

<net id="1065"><net_src comp="1050" pin="2"/><net_sink comp="1060" pin=0"/></net>

<net id="1066"><net_src comp="140" pin="0"/><net_sink comp="1060" pin=1"/></net>

<net id="1067"><net_src comp="1056" pin="1"/><net_sink comp="1060" pin=2"/></net>

<net id="1074"><net_src comp="142" pin="0"/><net_sink comp="1068" pin=0"/></net>

<net id="1075"><net_src comp="1060" pin="3"/><net_sink comp="1068" pin=1"/></net>

<net id="1076"><net_src comp="1032" pin="3"/><net_sink comp="1068" pin=2"/></net>

<net id="1077"><net_src comp="1004" pin="3"/><net_sink comp="1068" pin=3"/></net>

<net id="1078"><net_src comp="1068" pin="4"/><net_sink comp="336" pin=2"/></net>

<net id="1082"><net_src comp="1079" pin="1"/><net_sink comp="364" pin=2"/></net>

<net id="1086"><net_src comp="1083" pin="1"/><net_sink comp="357" pin=2"/></net>

<net id="1090"><net_src comp="1087" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="1094"><net_src comp="148" pin="1"/><net_sink comp="1091" pin=0"/></net>

<net id="1095"><net_src comp="1091" pin="1"/><net_sink comp="724" pin=1"/></net>

<net id="1096"><net_src comp="1091" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="1097"><net_src comp="1091" pin="1"/><net_sink comp="783" pin=1"/></net>

<net id="1101"><net_src comp="152" pin="1"/><net_sink comp="1098" pin=0"/></net>

<net id="1102"><net_src comp="1098" pin="1"/><net_sink comp="719" pin=1"/></net>

<net id="1103"><net_src comp="1098" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="1104"><net_src comp="1098" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="1105"><net_src comp="1098" pin="1"/><net_sink comp="778" pin=1"/></net>

<net id="1109"><net_src comp="156" pin="1"/><net_sink comp="1106" pin=0"/></net>

<net id="1110"><net_src comp="1106" pin="1"/><net_sink comp="714" pin=1"/></net>

<net id="1111"><net_src comp="1106" pin="1"/><net_sink comp="877" pin=0"/></net>

<net id="1112"><net_src comp="1106" pin="1"/><net_sink comp="976" pin=1"/></net>

<net id="1116"><net_src comp="160" pin="1"/><net_sink comp="1113" pin=0"/></net>

<net id="1117"><net_src comp="1113" pin="1"/><net_sink comp="709" pin=1"/></net>

<net id="1118"><net_src comp="1113" pin="1"/><net_sink comp="884" pin=0"/></net>

<net id="1119"><net_src comp="1113" pin="1"/><net_sink comp="915" pin=0"/></net>

<net id="1120"><net_src comp="1113" pin="1"/><net_sink comp="971" pin=1"/></net>

<net id="1124"><net_src comp="164" pin="1"/><net_sink comp="1121" pin=0"/></net>

<net id="1125"><net_src comp="1121" pin="1"/><net_sink comp="704" pin=1"/></net>

<net id="1126"><net_src comp="1121" pin="1"/><net_sink comp="890" pin=0"/></net>

<net id="1127"><net_src comp="1121" pin="1"/><net_sink comp="918" pin=0"/></net>

<net id="1128"><net_src comp="1121" pin="1"/><net_sink comp="966" pin=1"/></net>

<net id="1132"><net_src comp="168" pin="1"/><net_sink comp="1129" pin=0"/></net>

<net id="1133"><net_src comp="1129" pin="1"/><net_sink comp="699" pin=1"/></net>

<net id="1134"><net_src comp="1129" pin="1"/><net_sink comp="896" pin=0"/></net>

<net id="1135"><net_src comp="1129" pin="1"/><net_sink comp="961" pin=1"/></net>

<net id="1136"><net_src comp="1129" pin="1"/><net_sink comp="1079" pin=0"/></net>

<net id="1140"><net_src comp="172" pin="1"/><net_sink comp="1137" pin=0"/></net>

<net id="1141"><net_src comp="1137" pin="1"/><net_sink comp="694" pin=1"/></net>

<net id="1142"><net_src comp="1137" pin="1"/><net_sink comp="902" pin=0"/></net>

<net id="1143"><net_src comp="1137" pin="1"/><net_sink comp="956" pin=1"/></net>

<net id="1144"><net_src comp="1137" pin="1"/><net_sink comp="1083" pin=0"/></net>

<net id="1148"><net_src comp="176" pin="1"/><net_sink comp="1145" pin=0"/></net>

<net id="1149"><net_src comp="1145" pin="1"/><net_sink comp="689" pin=1"/></net>

<net id="1150"><net_src comp="1145" pin="1"/><net_sink comp="909" pin=0"/></net>

<net id="1151"><net_src comp="1145" pin="1"/><net_sink comp="951" pin=1"/></net>

<net id="1152"><net_src comp="1145" pin="1"/><net_sink comp="1087" pin=0"/></net>

<net id="1156"><net_src comp="180" pin="1"/><net_sink comp="1153" pin=0"/></net>

<net id="1157"><net_src comp="1153" pin="1"/><net_sink comp="684" pin=1"/></net>

<net id="1158"><net_src comp="1153" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="1159"><net_src comp="1153" pin="1"/><net_sink comp="946" pin=1"/></net>

<net id="1163"><net_src comp="184" pin="1"/><net_sink comp="1160" pin=0"/></net>

<net id="1164"><net_src comp="1160" pin="1"/><net_sink comp="679" pin=1"/></net>

<net id="1165"><net_src comp="1160" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="1166"><net_src comp="1160" pin="1"/><net_sink comp="941" pin=1"/></net>

<net id="1170"><net_src comp="188" pin="1"/><net_sink comp="1167" pin=0"/></net>

<net id="1171"><net_src comp="1167" pin="1"/><net_sink comp="674" pin=1"/></net>

<net id="1172"><net_src comp="1167" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="1173"><net_src comp="1167" pin="1"/><net_sink comp="936" pin=1"/></net>

<net id="1177"><net_src comp="192" pin="1"/><net_sink comp="1174" pin=0"/></net>

<net id="1178"><net_src comp="1174" pin="1"/><net_sink comp="669" pin=1"/></net>

<net id="1179"><net_src comp="1174" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="1180"><net_src comp="1174" pin="1"/><net_sink comp="931" pin=1"/></net>

<net id="1184"><net_src comp="196" pin="1"/><net_sink comp="1181" pin=0"/></net>

<net id="1185"><net_src comp="1181" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="1186"><net_src comp="1181" pin="1"/><net_sink comp="860" pin=0"/></net>

<net id="1187"><net_src comp="1181" pin="1"/><net_sink comp="926" pin=1"/></net>

<net id="1191"><net_src comp="200" pin="1"/><net_sink comp="1188" pin=0"/></net>

<net id="1192"><net_src comp="1188" pin="1"/><net_sink comp="659" pin=1"/></net>

<net id="1193"><net_src comp="1188" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="1194"><net_src comp="1188" pin="1"/><net_sink comp="921" pin=1"/></net>

<net id="1198"><net_src comp="204" pin="2"/><net_sink comp="1195" pin=0"/></net>

<net id="1202"><net_src comp="216" pin="2"/><net_sink comp="1199" pin=0"/></net>

<net id="1206"><net_src comp="222" pin="2"/><net_sink comp="1203" pin=0"/></net>

<net id="1207"><net_src comp="1203" pin="1"/><net_sink comp="827" pin=5"/></net>

<net id="1211"><net_src comp="228" pin="2"/><net_sink comp="1208" pin=0"/></net>

<net id="1212"><net_src comp="1208" pin="1"/><net_sink comp="814" pin=5"/></net>

<net id="1216"><net_src comp="234" pin="2"/><net_sink comp="1213" pin=0"/></net>

<net id="1217"><net_src comp="1213" pin="1"/><net_sink comp="801" pin=5"/></net>

<net id="1221"><net_src comp="240" pin="2"/><net_sink comp="1218" pin=0"/></net>

<net id="1222"><net_src comp="1218" pin="1"/><net_sink comp="788" pin=5"/></net>

<net id="1226"><net_src comp="246" pin="2"/><net_sink comp="1223" pin=0"/></net>

<net id="1230"><net_src comp="729" pin="1"/><net_sink comp="1227" pin=0"/></net>

<net id="1231"><net_src comp="1227" pin="1"/><net_sink comp="870" pin=0"/></net>

<net id="1235"><net_src comp="736" pin="2"/><net_sink comp="1232" pin=0"/></net>

<net id="1239"><net_src comp="748" pin="2"/><net_sink comp="1236" pin=0"/></net>

<net id="1243"><net_src comp="371" pin="3"/><net_sink comp="1240" pin=0"/></net>

<net id="1244"><net_src comp="1240" pin="1"/><net_sink comp="399" pin=2"/></net>

<net id="1248"><net_src comp="378" pin="3"/><net_sink comp="1245" pin=0"/></net>

<net id="1249"><net_src comp="1245" pin="1"/><net_sink comp="409" pin=2"/></net>

<net id="1253"><net_src comp="385" pin="3"/><net_sink comp="1250" pin=0"/></net>

<net id="1254"><net_src comp="1250" pin="1"/><net_sink comp="419" pin=2"/></net>

<net id="1258"><net_src comp="392" pin="3"/><net_sink comp="1255" pin=0"/></net>

<net id="1259"><net_src comp="1255" pin="1"/><net_sink comp="429" pin=2"/></net>

<net id="1263"><net_src comp="774" pin="1"/><net_sink comp="1260" pin=0"/></net>

<net id="1267"><net_src comp="330" pin="2"/><net_sink comp="1264" pin=0"/></net>

<net id="1268"><net_src comp="1264" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="1272"><net_src comp="788" pin="6"/><net_sink comp="1269" pin=0"/></net>

<net id="1273"><net_src comp="1269" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="1277"><net_src comp="801" pin="6"/><net_sink comp="1274" pin=0"/></net>

<net id="1278"><net_src comp="1274" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="1282"><net_src comp="814" pin="6"/><net_sink comp="1279" pin=0"/></net>

<net id="1283"><net_src comp="1279" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="1287"><net_src comp="827" pin="6"/><net_sink comp="1284" pin=0"/></net>

<net id="1288"><net_src comp="1284" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="1292"><net_src comp="843" pin="1"/><net_sink comp="1289" pin=0"/></net>

<net id="1293"><net_src comp="1289" pin="1"/><net_sink comp="586" pin=2"/></net>

<net id="1294"><net_src comp="1289" pin="1"/><net_sink comp="601" pin=3"/></net>

<net id="1298"><net_src comp="848" pin="1"/><net_sink comp="1295" pin=0"/></net>

<net id="1299"><net_src comp="1295" pin="1"/><net_sink comp="586" pin=4"/></net>

<net id="1300"><net_src comp="1295" pin="1"/><net_sink comp="618" pin=5"/></net>

<net id="1301"><net_src comp="1295" pin="1"/><net_sink comp="350" pin=2"/></net>

<net id="1305"><net_src comp="853" pin="1"/><net_sink comp="1302" pin=0"/></net>

<net id="1306"><net_src comp="1302" pin="1"/><net_sink comp="571" pin=5"/></net>

<net id="1307"><net_src comp="1302" pin="1"/><net_sink comp="586" pin=5"/></net>

<net id="1308"><net_src comp="1302" pin="1"/><net_sink comp="601" pin=6"/></net>

<net id="1309"><net_src comp="1302" pin="1"/><net_sink comp="618" pin=6"/></net>

<net id="1310"><net_src comp="1302" pin="1"/><net_sink comp="981" pin=0"/></net>

<net id="1314"><net_src comp="860" pin="1"/><net_sink comp="1311" pin=0"/></net>

<net id="1315"><net_src comp="1311" pin="1"/><net_sink comp="586" pin=6"/></net>

<net id="1316"><net_src comp="1311" pin="1"/><net_sink comp="618" pin=7"/></net>

<net id="1320"><net_src comp="865" pin="1"/><net_sink comp="1317" pin=0"/></net>

<net id="1321"><net_src comp="1317" pin="1"/><net_sink comp="586" pin=8"/></net>

<net id="1322"><net_src comp="1317" pin="1"/><net_sink comp="601" pin=9"/></net>

<net id="1326"><net_src comp="877" pin="1"/><net_sink comp="1323" pin=0"/></net>

<net id="1327"><net_src comp="1323" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="1328"><net_src comp="1323" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="1329"><net_src comp="1323" pin="1"/><net_sink comp="601" pin=1"/></net>

<net id="1330"><net_src comp="1323" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="1334"><net_src comp="884" pin="1"/><net_sink comp="1331" pin=0"/></net>

<net id="1335"><net_src comp="1331" pin="1"/><net_sink comp="571" pin=3"/></net>

<net id="1336"><net_src comp="1331" pin="1"/><net_sink comp="601" pin=4"/></net>

<net id="1337"><net_src comp="1331" pin="1"/><net_sink comp="618" pin=3"/></net>

<net id="1341"><net_src comp="890" pin="1"/><net_sink comp="1338" pin=0"/></net>

<net id="1342"><net_src comp="1338" pin="1"/><net_sink comp="571" pin=8"/></net>

<net id="1343"><net_src comp="1338" pin="1"/><net_sink comp="601" pin=10"/></net>

<net id="1344"><net_src comp="1338" pin="1"/><net_sink comp="618" pin=10"/></net>

<net id="1348"><net_src comp="896" pin="1"/><net_sink comp="1345" pin=0"/></net>

<net id="1349"><net_src comp="1345" pin="1"/><net_sink comp="571" pin=2"/></net>

<net id="1350"><net_src comp="1345" pin="1"/><net_sink comp="601" pin=2"/></net>

<net id="1351"><net_src comp="1345" pin="1"/><net_sink comp="618" pin=2"/></net>

<net id="1355"><net_src comp="902" pin="1"/><net_sink comp="1352" pin=0"/></net>

<net id="1356"><net_src comp="1352" pin="1"/><net_sink comp="571" pin=4"/></net>

<net id="1357"><net_src comp="1352" pin="1"/><net_sink comp="586" pin=3"/></net>

<net id="1358"><net_src comp="1352" pin="1"/><net_sink comp="601" pin=5"/></net>

<net id="1359"><net_src comp="1352" pin="1"/><net_sink comp="618" pin=4"/></net>

<net id="1363"><net_src comp="909" pin="1"/><net_sink comp="1360" pin=0"/></net>

<net id="1364"><net_src comp="1360" pin="1"/><net_sink comp="571" pin=7"/></net>

<net id="1365"><net_src comp="1360" pin="1"/><net_sink comp="601" pin=8"/></net>

<net id="1366"><net_src comp="1360" pin="1"/><net_sink comp="618" pin=9"/></net>

<net id="1370"><net_src comp="981" pin="1"/><net_sink comp="1367" pin=0"/></net>

<net id="1371"><net_src comp="1367" pin="1"/><net_sink comp="535" pin=6"/></net>

<net id="1372"><net_src comp="1367" pin="1"/><net_sink comp="548" pin=2"/></net>

<net id="1373"><net_src comp="1367" pin="1"/><net_sink comp="548" pin=4"/></net>

<net id="1374"><net_src comp="1367" pin="1"/><net_sink comp="561" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: demosaic_out_data241 | {8 }
	Port: linebuffer_V | {3 }
	Port: linebuffer_V_1 | {3 }
	Port: linebuffer_V_2 | {3 }
	Port: linebuffer_V_3 | {3 }
	Port: imgblock_V_12_out | {7 }
	Port: imgblock_V_9_out | {7 }
	Port: imgblock_V_8_out | {7 }
	Port: imgblock_V_5_out | {7 }
 - Input state : 
	Port: demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Col_Loop : p_Val2_18 | {1 }
	Port: demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Col_Loop : imgblock_V_17_1_reload | {1 }
	Port: demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Col_Loop : p_Val2_21 | {1 }
	Port: demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Col_Loop : p_Val2_17 | {1 }
	Port: demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Col_Loop : imgblock_V_12_1_reload | {1 }
	Port: demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Col_Loop : imgblock_V_11_1_reload | {1 }
	Port: demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Col_Loop : p_Val2_16 | {1 }
	Port: demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Col_Loop : imgblock_V_7_1_reload | {1 }
	Port: demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Col_Loop : p_Val2_22 | {1 }
	Port: demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Col_Loop : p_Val2_20 | {1 }
	Port: demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Col_Loop : p_Val2_19 | {1 }
	Port: demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Col_Loop : p_Val2_s | {1 }
	Port: demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Col_Loop : p_read1 | {1 }
	Port: demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Col_Loop : trunc_ln | {1 }
	Port: demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Col_Loop : linebuffer_V | {1 2 }
	Port: demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Col_Loop : linebuffer_V_1 | {1 2 }
	Port: demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Col_Loop : linebuffer_V_2 | {1 2 }
	Port: demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Col_Loop : linebuffer_V_3 | {1 2 }
	Port: demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Col_Loop : line0_V_1 | {1 }
	Port: demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Col_Loop : line1_V | {1 }
	Port: demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Col_Loop : line2_V | {1 }
	Port: demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Col_Loop : line3_V | {1 }
	Port: demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Col_Loop : lineStore_1_cast | {1 }
	Port: demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Col_Loop : sub219 | {1 }
	Port: demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Col_Loop : cmp162 | {1 }
	Port: demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Col_Loop : gain_out_data240 | {2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		col_1 : 1
		zext_ln344_1 : 2
		icmp_ln344 : 2
		add_ln344 : 2
		br_ln344 : 3
		icmp_ln373 : 3
		br_ln373 : 4
		bram_read_count_load_1 : 1
		zext_ln344_2 : 2
		linebuffer_V_addr_1 : 3
		linebuffer_V_1_addr_1 : 3
		linebuffer_V_2_addr_1 : 3
		linebuffer_V_3_addr_1 : 3
		linebuffer_V_load : 4
		linebuffer_V_1_load : 4
		linebuffer_V_2_load : 4
		linebuffer_V_3_load : 4
		bram_read_count_load : 1
		add_ln406 : 2
		trunc_ln135 : 2
		br_ln125 : 3
		br_ln135 : 3
		store_ln344 : 3
		store_ln344 : 3
	State 2
		packed_read1_V : 1
		packed_read2_V : 1
		packed_read3_V : 1
		packed_read4_V : 1
	State 3
		linebuffer_V_addr : 1
		linebuffer_V_1_addr : 1
		linebuffer_V_2_addr : 1
		linebuffer_V_3_addr : 1
		store_ln414 : 2
		store_ln414 : 2
		store_ln414 : 2
		store_ln414 : 2
		store_ln389 : 2
		store_ln389 : 2
		store_ln389 : 2
		store_ln389 : 2
		b : 1
		g : 1
		b_1 : 1
		r : 1
		b_2 : 1
		r_1 : 1
		g_1 : 1
		r_2 : 1
		store_ln344 : 1
		store_ln344 : 1
		store_ln344 : 1
		store_ln344 : 1
		store_ln344 : 1
		store_ln344 : 1
		store_ln344 : 1
		store_ln344 : 1
		store_ln344 : 1
		store_ln344 : 1
		store_ln344 : 1
		store_ln344 : 1
	State 4
	State 5
	State 6
	State 7
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
	State 8
		tmp : 1
		icmp_ln40 : 2
		trunc_ln260 : 1
		select_ln40 : 3
		tmp_47 : 1
		icmp_ln40_1 : 2
		trunc_ln260_3 : 1
		select_ln40_1 : 3
		tmp_48 : 1
		icmp_ln40_2 : 2
		trunc_ln260_4 : 1
		select_ln40_2 : 3
		p_Result_s : 4
		write_ln174 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------|---------|---------|
| Operation|              Functional Unit             |    FF   |   LUT   |
|----------|------------------------------------------|---------|---------|
|          |    grp_rb_kernel_ap_uint_10_5_s_fu_571   |    76   |   257   |
|   call   |    grp_g_kernel_ap_uint_10_5_s_fu_586    |    50   |   211   |
|          | grp_rgb_bgr_kernel_ap_uint_10_5_s_fu_601 |    65   |   267   |
|          | grp_rgr_bgb_kernel_ap_uint_10_5_s_fu_618 |    65   |   267   |
|----------|------------------------------------------|---------|---------|
|          |           packed_read1_V_fu_788          |    0    |    20   |
|    mux   |           packed_read2_V_fu_801          |    0    |    20   |
|          |           packed_read3_V_fu_814          |    0    |    20   |
|          |           packed_read4_V_fu_827          |    0    |    20   |
|----------|------------------------------------------|---------|---------|
|          |             icmp_ln344_fu_736            |    0    |    11   |
|          |             icmp_ln373_fu_748            |    0    |    12   |
|   icmp   |             icmp_ln40_fu_994             |    0    |    8    |
|          |            icmp_ln40_1_fu_1022           |    0    |    8    |
|          |            icmp_ln40_2_fu_1050           |    0    |    8    |
|----------|------------------------------------------|---------|---------|
|    add   |             add_ln344_fu_742             |    0    |    18   |
|          |             add_ln406_fu_768             |    0    |    19   |
|----------|------------------------------------------|---------|---------|
|          |            select_ln40_fu_1004           |    0    |    10   |
|  select  |           select_ln40_1_fu_1032          |    0    |    10   |
|          |           select_ln40_2_fu_1060          |    0    |    10   |
|----------|------------------------------------------|---------|---------|
|          |          cmp162_read_read_fu_204         |    0    |    0    |
|          |          sub219_read_read_fu_210         |    0    |    0    |
|          |     lineStore_1_cast_read_read_fu_216    |    0    |    0    |
|          |         line3_V_read_read_fu_222         |    0    |    0    |
|          |         line2_V_read_read_fu_228         |    0    |    0    |
|          |         line1_V_read_read_fu_234         |    0    |    0    |
|          |        line0_V_1_read_read_fu_240        |    0    |    0    |
|          |         trunc_ln_read_read_fu_246        |    0    |    0    |
|          |           p_read113_read_fu_252          |    0    |    0    |
|          |          p_Val2_read_read_fu_258         |    0    |    0    |
|   read   |        p_Val2_19_read_read_fu_264        |    0    |    0    |
|          |        p_Val2_20_read_read_fu_270        |    0    |    0    |
|          |        p_Val2_22_read_read_fu_276        |    0    |    0    |
|          |  imgblock_V_7_1_reload_read_read_fu_282  |    0    |    0    |
|          |        p_Val2_16_read_read_fu_288        |    0    |    0    |
|          |  imgblock_V_11_1_reload_read_read_fu_294 |    0    |    0    |
|          |  imgblock_V_12_1_reload_read_read_fu_300 |    0    |    0    |
|          |        p_Val2_17_read_read_fu_306        |    0    |    0    |
|          |        p_Val2_21_read_read_fu_312        |    0    |    0    |
|          |  imgblock_V_17_1_reload_read_read_fu_318 |    0    |    0    |
|          |        p_Val2_18_read_read_fu_324        |    0    |    0    |
|          |             tmp_V_read_fu_330            |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|          |         write_ln174_write_fu_336         |    0    |    0    |
|          |          write_ln0_write_fu_343          |    0    |    0    |
|   write  |          write_ln0_write_fu_350          |    0    |    0    |
|          |          write_ln0_write_fu_357          |    0    |    0    |
|          |          write_ln0_write_fu_364          |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|          |            zext_ln344_1_fu_732           |    0    |    0    |
|   zext   |            zext_ln344_2_fu_757           |    0    |    0    |
|          |             zext_ln344_fu_870            |    0    |    0    |
|          |             zext_ln124_fu_981            |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|          |            trunc_ln135_fu_774            |    0    |    0    |
|   trunc  |            trunc_ln260_fu_1000           |    0    |    0    |
|          |           trunc_ln260_3_fu_1028          |    0    |    0    |
|          |           trunc_ln260_4_fu_1056          |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|          |                tmp_fu_984                |    0    |    0    |
|partselect|              tmp_47_fu_1012              |    0    |    0    |
|          |              tmp_48_fu_1040              |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|bitconcatenate|            p_Result_s_fu_1068            |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   Total  |                                          |   256   |   1196  |
|----------|------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|          b_5_reg_532         |   13   |
|   bram_read_count_reg_1098   |   12   |
|     cmp162_read_reg_1195     |    1   |
|        col_1_reg_1227        |   11   |
|         col_reg_1091         |   11   |
|       empty_104_reg_510      |   10   |
|       empty_105_reg_521      |   10   |
|         empty_reg_499        |   10   |
|          g_4_reg_545         |   13   |
|      icmp_ln344_reg_1232     |    1   |
|      icmp_ln373_reg_1236     |    1   |
|    imgblock_V_10_reg_1188    |   10   |
|    imgblock_V_11_reg_1289    |   10   |
|    imgblock_V_12_reg_1295    |   10   |
|    imgblock_V_14_1_reg_487   |   10   |
|    imgblock_V_14_reg_1311    |   10   |
|    imgblock_V_15_reg_1317    |   10   |
|  imgblock_V_1_load_reg_1331  |   10   |
|     imgblock_V_1_reg_1113    |   10   |
|  imgblock_V_2_load_reg_1338  |   10   |
|     imgblock_V_2_reg_1121    |   10   |
| imgblock_V_3_load_1_reg_1345 |   10   |
|     imgblock_V_3_reg_1129    |   10   |
|  imgblock_V_4_load_reg_1352  |   10   |
|     imgblock_V_4_reg_1137    |   10   |
| imgblock_V_5_load_1_reg_1360 |   10   |
|     imgblock_V_5_reg_1145    |   10   |
|     imgblock_V_6_reg_1160    |   10   |
|     imgblock_V_7_reg_1167    |   10   |
|     imgblock_V_8_reg_1174    |   10   |
|     imgblock_V_9_reg_1181    |   10   |
|   imgblock_V_load_reg_1323   |   10   |
|      imgblock_V_reg_1106     |   10   |
|    line0_V_1_read_reg_1218   |    2   |
|     line1_V_read_reg_1213    |    2   |
|     line2_V_read_reg_1208    |    2   |
|     line3_V_read_reg_1203    |    2   |
|lineStore_1_cast_read_reg_1199|    2   |
|linebuffer_V_1_addr_1_reg_1245|   11   |
|linebuffer_V_2_addr_1_reg_1250|   11   |
|linebuffer_V_3_addr_1_reg_1255|   11   |
| linebuffer_V_addr_1_reg_1240 |   11   |
|       p_Val2_27_reg_471      |   10   |
|    packed_read1_V_reg_1269   |   10   |
|    packed_read2_V_reg_1274   |   10   |
|    packed_read3_V_reg_1279   |   10   |
|    packed_read4_V_reg_1284   |   10   |
|         r_3_reg_1302         |   10   |
|          r_5_reg_558         |   13   |
|            reg_635           |   13   |
|            reg_641           |   13   |
|            reg_647           |   13   |
|            reg_653           |   13   |
|         ret_reg_1153         |   10   |
|        tmp_V_reg_1264        |   10   |
|     trunc_ln135_reg_1260     |    1   |
|    trunc_ln_read_reg_1223    |    1   |
|      zext_ln124_reg_1367     |   13   |
+------------------------------+--------+
|             Total            |   527  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------|------|------|------|--------||---------||---------|
|                   Comp                   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------------|------|------|------|--------||---------||---------|
|             grp_access_fu_399            |  p2  |   2  |   0  |    0   ||    9    |
|             grp_access_fu_409            |  p2  |   2  |   0  |    0   ||    9    |
|             grp_access_fu_419            |  p2  |   2  |   0  |    0   ||    9    |
|             grp_access_fu_429            |  p2  |   2  |   0  |    0   ||    9    |
|             p_Val2_27_reg_471            |  p0  |   2  |  10  |   20   ||    9    |
|          imgblock_V_14_1_reg_487         |  p0  |   2  |  10  |   20   ||    9    |
|    grp_rb_kernel_ap_uint_10_5_s_fu_571   |  p1  |   2  |  10  |   20   ||    9    |
|    grp_rb_kernel_ap_uint_10_5_s_fu_571   |  p2  |   2  |  10  |   20   ||    9    |
|    grp_rb_kernel_ap_uint_10_5_s_fu_571   |  p3  |   2  |  10  |   20   ||    9    |
|    grp_rb_kernel_ap_uint_10_5_s_fu_571   |  p4  |   2  |  10  |   20   ||    9    |
|    grp_rb_kernel_ap_uint_10_5_s_fu_571   |  p5  |   2  |  10  |   20   ||    9    |
|    grp_rb_kernel_ap_uint_10_5_s_fu_571   |  p7  |   2  |  10  |   20   ||    9    |
|    grp_rb_kernel_ap_uint_10_5_s_fu_571   |  p8  |   2  |  10  |   20   ||    9    |
|    grp_g_kernel_ap_uint_10_5_s_fu_586    |  p1  |   2  |  10  |   20   ||    9    |
|    grp_g_kernel_ap_uint_10_5_s_fu_586    |  p2  |   2  |  10  |   20   ||    9    |
|    grp_g_kernel_ap_uint_10_5_s_fu_586    |  p3  |   2  |  10  |   20   ||    9    |
|    grp_g_kernel_ap_uint_10_5_s_fu_586    |  p4  |   2  |  10  |   20   ||    9    |
|    grp_g_kernel_ap_uint_10_5_s_fu_586    |  p5  |   2  |  10  |   20   ||    9    |
|    grp_g_kernel_ap_uint_10_5_s_fu_586    |  p6  |   2  |  10  |   20   ||    9    |
|    grp_g_kernel_ap_uint_10_5_s_fu_586    |  p8  |   2  |  10  |   20   ||    9    |
| grp_rgb_bgr_kernel_ap_uint_10_5_s_fu_601 |  p1  |   2  |  10  |   20   ||    9    |
| grp_rgb_bgr_kernel_ap_uint_10_5_s_fu_601 |  p2  |   2  |  10  |   20   ||    9    |
| grp_rgb_bgr_kernel_ap_uint_10_5_s_fu_601 |  p3  |   2  |  10  |   20   ||    9    |
| grp_rgb_bgr_kernel_ap_uint_10_5_s_fu_601 |  p4  |   2  |  10  |   20   ||    9    |
| grp_rgb_bgr_kernel_ap_uint_10_5_s_fu_601 |  p5  |   2  |  10  |   20   ||    9    |
| grp_rgb_bgr_kernel_ap_uint_10_5_s_fu_601 |  p6  |   2  |  10  |   20   ||    9    |
| grp_rgb_bgr_kernel_ap_uint_10_5_s_fu_601 |  p8  |   2  |  10  |   20   ||    9    |
| grp_rgb_bgr_kernel_ap_uint_10_5_s_fu_601 |  p9  |   2  |  10  |   20   ||    9    |
| grp_rgb_bgr_kernel_ap_uint_10_5_s_fu_601 |  p10 |   2  |  10  |   20   ||    9    |
| grp_rgr_bgb_kernel_ap_uint_10_5_s_fu_618 |  p1  |   2  |  10  |   20   ||    9    |
| grp_rgr_bgb_kernel_ap_uint_10_5_s_fu_618 |  p2  |   2  |  10  |   20   ||    9    |
| grp_rgr_bgb_kernel_ap_uint_10_5_s_fu_618 |  p3  |   2  |  10  |   20   ||    9    |
| grp_rgr_bgb_kernel_ap_uint_10_5_s_fu_618 |  p4  |   2  |  10  |   20   ||    9    |
| grp_rgr_bgb_kernel_ap_uint_10_5_s_fu_618 |  p5  |   2  |  10  |   20   ||    9    |
| grp_rgr_bgb_kernel_ap_uint_10_5_s_fu_618 |  p6  |   2  |  10  |   20   ||    9    |
| grp_rgr_bgb_kernel_ap_uint_10_5_s_fu_618 |  p7  |   2  |  10  |   20   ||    9    |
| grp_rgr_bgb_kernel_ap_uint_10_5_s_fu_618 |  p9  |   2  |  10  |   20   ||    9    |
| grp_rgr_bgb_kernel_ap_uint_10_5_s_fu_618 |  p10 |   2  |  10  |   20   ||    9    |
|------------------------------------------|------|------|------|--------||---------||---------|
|                   Total                  |      |      |      |   680  ||  16.226 ||   342   |
|------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   256  |  1196  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   16   |    -   |   342  |
|  Register |    -   |   527  |    -   |
+-----------+--------+--------+--------+
|   Total   |   16   |   783  |  1538  |
+-----------+--------+--------+--------+
