* SPICE export by:      S-Edit 2020.1.4
* Export time:          Sat Nov 21 12:52:44 2020
* Design path:          /home/NIS/projects/XT018-19/A0/work/tt18-vsao/lib.defs
* Library:              my_lib
* Cell:                 my_resister
* Testbench:            Spice
* View:                 schematic
* Export as:            subcircuit definition
* Export mode:          hierarchical
* Exclude empty:        no
* Exclude .model:       no
* Exclude .hdl:         no
* Exclude .end:         no
* Expand paths:         no
* Wrap lines:           no
* Exclude simulator commands:  no
* Exclude global pins:         no
* Exclude instance locations:  no
* Control property name(s):    CDL

*************** Subcircuits ***************
.subckt my_resister t1 t2 
RR1 t1 t2 1696.58 $[rnp1] $w=2e-06 $l=1e-05 m=1 $ $x=730 $y=640 $w=60 $h=20 $r=270
.ends



