// Seed: 1184459945
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  inout wire id_15;
  output wire id_14;
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_5 = -1;
endmodule
module module_1 #(
    parameter id_8 = 32'd78
) (
    input wor id_0,
    input uwire id_1,
    input tri1 id_2,
    input wand id_3,
    input uwire id_4,
    input tri1 id_5,
    input supply1 id_6,
    input supply1 id_7,
    output tri _id_8,
    output wor id_9,
    input tri0 id_10,
    output supply1 id_11,
    output wor id_12,
    input wor id_13,
    input supply1 id_14
    , id_16
);
  wire  id_17;
  logic id_18;
  ;
  module_0 modCall_1 (
      id_18,
      id_17,
      id_18,
      id_17,
      id_16,
      id_17,
      id_16,
      id_18,
      id_17,
      id_16,
      id_17,
      id_18,
      id_18,
      id_18,
      id_16,
      id_18
  );
  assign id_17 = 1;
  xnor primCall (
      id_12,
      id_18,
      id_17,
      id_13,
      id_7,
      id_0,
      id_5,
      id_1,
      id_4,
      id_2,
      id_3,
      id_14,
      id_10,
      id_16,
      id_6
  );
  logic [id_8 : 1] id_19;
  ;
endmodule
