Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 31df04af68ac4796b02cab7591f6c27b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot check_bcd_behav xil_defaultlib.check_bcd xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 14 for port bin [C:/Users/lenovo/PROJECT-14_Seven_seg_Display_Driver/PROJECT-14_Seven_seg_Display_Driver.srcs/sources_1/imports/new/MainTopModule.v:19]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 2 for port C [C:/Users/lenovo/PROJECT-14_Seven_seg_Display_Driver/PROJECT-14_Seven_seg_Display_Driver.srcs/sources_1/imports/new/MainTopModule.v:20]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Binary_to_BCD
Compiling module xil_defaultlib.fourXone_mux
Compiling module xil_defaultlib.SlowClock
Compiling module xil_defaultlib.twobitcounter
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.binarytoSevenSeg
Compiling module xil_defaultlib.MainTopModule
Compiling module xil_defaultlib.check_bcd
Compiling module xil_defaultlib.glbl
Built simulation snapshot check_bcd_behav
