Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Jun 28 09:09:47 2023
| Host         : BIPIN-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pipo_timing_summary_routed.rpt -pb pipo_timing_summary_routed.pb -rpx pipo_timing_summary_routed.rpx -warn_on_violation
| Design       : pipo
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (8)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   16          inf        0.000                      0                   16           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.862ns  (logic 5.295ns (53.694%)  route 4.567ns (46.306%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P2                                                0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    P2                   IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sw_IBUF[7]_inst/O
                         net (fo=2, routed)           1.754     3.211    sw_IBUF[7]
    SLICE_X65Y51         LUT3 (Prop_lut3_I1_O)        0.120     3.331 r  led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.812     6.144    led_OBUF[7]
    E5                   OBUF (Prop_obuf_I_O)         3.719     9.862 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.862    led[7]
    E5                                                                r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.730ns  (logic 5.335ns (54.830%)  route 4.395ns (45.170%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           2.530     3.990    sw_IBUF[0]
    SLICE_X65Y51         LUT3 (Prop_lut3_I1_O)        0.152     4.142 r  led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.865     6.008    led_OBUF[0]
    G1                   OBUF (Prop_obuf_I_O)         3.722     9.730 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.730    led[0]
    G1                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.667ns  (logic 5.321ns (55.043%)  route 4.346ns (44.957%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T2                   IBUF (Prop_ibuf_I_O)         1.445     1.445 r  sw_IBUF[3]_inst/O
                         net (fo=2, routed)           2.280     3.725    sw_IBUF[3]
    SLICE_X64Y51         LUT3 (Prop_lut3_I1_O)        0.150     3.875 r  led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.066     5.942    led_OBUF[3]
    F2                   OBUF (Prop_obuf_I_O)         3.726     9.667 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.667    led[3]
    F2                                                                r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.546ns  (logic 5.350ns (56.049%)  route 4.196ns (43.951%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    R2                   IBUF (Prop_ibuf_I_O)         1.447     1.447 r  sw_IBUF[5]_inst/O
                         net (fo=2, routed)           1.936     3.383    sw_IBUF[5]
    SLICE_X65Y51         LUT3 (Prop_lut3_I1_O)        0.150     3.533 r  led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.260     5.793    led_OBUF[5]
    E2                   OBUF (Prop_obuf_I_O)         3.753     9.546 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.546    led[5]
    E2                                                                r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.521ns  (logic 5.099ns (53.556%)  route 4.422ns (46.444%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[2]_inst/O
                         net (fo=2, routed)           2.322     3.775    sw_IBUF[2]
    SLICE_X64Y51         LUT3 (Prop_lut3_I1_O)        0.124     3.899 r  led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.100     5.999    led_OBUF[2]
    F1                   OBUF (Prop_obuf_I_O)         3.523     9.521 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.521    led[2]
    F1                                                                r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.423ns  (logic 5.103ns (54.152%)  route 4.320ns (45.848%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R1                                                0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    R1                   IBUF (Prop_ibuf_I_O)         1.448     1.448 r  sw_IBUF[6]_inst/O
                         net (fo=2, routed)           2.062     3.510    sw_IBUF[6]
    SLICE_X65Y51         LUT3 (Prop_lut3_I1_O)        0.124     3.634 r  led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.258     5.892    led_OBUF[6]
    E3                   OBUF (Prop_obuf_I_O)         3.531     9.423 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.423    led[6]
    E3                                                                r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.262ns  (logic 5.099ns (55.055%)  route 4.163ns (44.945%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    T1                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[4]_inst/O
                         net (fo=2, routed)           1.855     3.311    sw_IBUF[4]
    SLICE_X65Y51         LUT3 (Prop_lut3_I1_O)        0.124     3.435 r  led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.308     5.742    led_OBUF[4]
    E1                   OBUF (Prop_obuf_I_O)         3.519     9.262 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.262    led[4]
    E1                                                                r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.144ns  (logic 5.098ns (55.755%)  route 4.046ns (44.245%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    U2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           2.165     3.619    sw_IBUF[1]
    SLICE_X65Y51         LUT3 (Prop_lut3_I1_O)        0.124     3.743 r  led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.881     5.624    led_OBUF[1]
    G2                   OBUF (Prop_obuf_I_O)         3.520     9.144 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.144    led[1]
    G2                                                                r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            register_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.500ns  (logic 1.453ns (41.505%)  route 2.047ns (58.495%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[2]_inst/O
                         net (fo=2, routed)           2.047     3.500    sw_IBUF[2]
    SLICE_X64Y51         FDRE                                         r  register_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            register_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.459ns  (logic 1.448ns (41.853%)  route 2.011ns (58.147%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R1                                                0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    R1                   IBUF (Prop_ibuf_I_O)         1.448     1.448 r  sw_IBUF[6]_inst/O
                         net (fo=2, routed)           2.011     3.459    sw_IBUF[6]
    SLICE_X65Y51         FDRE                                         r  register_reg[6]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            register_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.858ns  (logic 0.224ns (26.048%)  route 0.635ns (73.952%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    T1                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[4]_inst/O
                         net (fo=2, routed)           0.635     0.858    sw_IBUF[4]
    SLICE_X64Y51         FDRE                                         r  register_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            register_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.910ns  (logic 0.216ns (23.685%)  route 0.695ns (76.315%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    R2                   IBUF (Prop_ibuf_I_O)         0.216     0.216 r  sw_IBUF[5]_inst/O
                         net (fo=2, routed)           0.695     0.910    sw_IBUF[5]
    SLICE_X65Y51         FDRE                                         r  register_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            register_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.911ns  (logic 0.225ns (24.682%)  route 0.686ns (75.318%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P2                                                0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    P2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sw_IBUF[7]_inst/O
                         net (fo=2, routed)           0.686     0.911    sw_IBUF[7]
    SLICE_X65Y51         FDRE                                         r  register_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            register_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.977ns  (logic 0.222ns (22.755%)  route 0.754ns (77.245%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    U2                   IBUF (Prop_ibuf_I_O)         0.222     0.222 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           0.754     0.977    sw_IBUF[1]
    SLICE_X65Y51         FDRE                                         r  register_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            register_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.977ns  (logic 0.229ns (23.409%)  route 0.748ns (76.591%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           0.748     0.977    sw_IBUF[0]
    SLICE_X64Y51         FDRE                                         r  register_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            register_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.023ns  (logic 0.214ns (20.886%)  route 0.809ns (79.114%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T2                   IBUF (Prop_ibuf_I_O)         0.214     0.214 r  sw_IBUF[3]_inst/O
                         net (fo=2, routed)           0.809     1.023    sw_IBUF[3]
    SLICE_X64Y51         FDRE                                         r  register_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            register_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.024ns  (logic 0.216ns (21.072%)  route 0.808ns (78.928%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R1                                                0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    R1                   IBUF (Prop_ibuf_I_O)         0.216     0.216 r  sw_IBUF[6]_inst/O
                         net (fo=2, routed)           0.808     1.024    sw_IBUF[6]
    SLICE_X65Y51         FDRE                                         r  register_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            register_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.169ns  (logic 0.221ns (18.887%)  route 0.948ns (81.113%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[2]_inst/O
                         net (fo=2, routed)           0.948     1.169    sw_IBUF[2]
    SLICE_X64Y51         FDRE                                         r  register_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.985ns  (logic 1.407ns (70.870%)  route 0.578ns (29.130%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y51         FDRE                         0.000     0.000 r  register_reg[1]/C
    SLICE_X65Y51         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  register_reg[1]/Q
                         net (fo=1, routed)           0.156     0.297    register[1]
    SLICE_X65Y51         LUT3 (Prop_lut3_I0_O)        0.045     0.342 r  led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.422     0.764    led_OBUF[1]
    G2                   OBUF (Prop_obuf_I_O)         1.221     1.985 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.985    led[1]
    G2                                                                r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.998ns  (logic 1.495ns (74.850%)  route 0.502ns (25.150%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y51         FDRE                         0.000     0.000 r  register_reg[0]/C
    SLICE_X64Y51         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  register_reg[0]/Q
                         net (fo=1, routed)           0.082     0.246    register[0]
    SLICE_X65Y51         LUT3 (Prop_lut3_I0_O)        0.048     0.294 r  led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.420     0.714    led_OBUF[0]
    G1                   OBUF (Prop_obuf_I_O)         1.283     1.998 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.998    led[0]
    G1                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





