Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Oct 17 12:22:52 2024
| Host         : DESKTOP-26ONRPF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file DAC_MODULE_timing_summary_routed.rpt -pb DAC_MODULE_timing_summary_routed.pb -rpx DAC_MODULE_timing_summary_routed.rpx -warn_on_violation
| Design       : DAC_MODULE
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree        1           
TIMING-17  Critical Warning  Non-clocked sequential cell  125         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (125)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (245)
5. checking no_input_delay (16)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (125)
--------------------------
 There are 125 register/latch pins with no clock driven by root clock pin: DAC_Prescaler1/sig_CLK_TO_DDS_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (245)
--------------------------------------------------
 There are 245 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (16)
-------------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     20.486        0.000                      0                   18        0.264        0.000                      0                   18       12.000        0.000                       0                    24  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
Ext_CLK_IN            {0.000 41.666}     83.333          12.000          
  clk_out1_clk_wiz_0  {0.000 12.500}     25.000          40.000          
  clkfbout_clk_wiz_0  {0.000 41.666}     83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Ext_CLK_IN                                                                                                                                                             16.667        0.000                       0                     1  
  clk_out1_clk_wiz_0       20.486        0.000                      0                   18        0.264        0.000                      0                   18       12.000        0.000                       0                    20  
  clkfbout_clk_wiz_0                                                                                                                                                   16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Ext_CLK_IN
  To Clock:  Ext_CLK_IN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Ext_CLK_IN
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { Ext_CLK_IN }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  PLL1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  PLL1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  PLL1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  PLL1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  PLL1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  PLL1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       20.486ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.486ns  (required time - arrival time)
  Source:                 DAC_DATA_Converter1/sig_f_out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DAC_DATA_Converter1/sig_f_out_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 fall@37.500ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        3.483ns  (logic 1.473ns (42.295%)  route 2.010ns (57.705%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.296ns = ( 37.795 - 37.500 ) 
    Source Clock Delay      (SCD):    1.529ns = ( 14.028 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.718ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    13.976 f  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.209    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     8.244 f  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     9.911    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    10.007 f  PLL1/inst/clkout1_buf/O
                         net (fo=2, routed)           2.006    12.013    DAC_Prescaler1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.150    12.163 r  DAC_Prescaler1/Ext_CLK_TO_DAC_OBUF_inst_i_1/O
                         net (fo=18, routed)          1.866    14.028    DAC_DATA_Converter1/Ext_CLK_TO_DAC_OBUF
    SLICE_X53Y70         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDRE (Prop_fdre_C_Q)         0.621    14.649 r  DAC_DATA_Converter1/sig_f_out_reg[26]/Q
                         net (fo=2, routed)           1.190    15.839    DAC_DATA_Converter1/Q[10]
    SLICE_X52Y70         LUT6 (Prop_lut6_I3_O)        0.297    16.136 r  DAC_DATA_Converter1/sig_f_out[31]_i_5/O
                         net (fo=1, routed)           0.000    16.136    DAC_DATA_Converter1/sig_f_out[31]_i_5_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.512 r  DAC_DATA_Converter1/sig_f_out_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.512    DAC_DATA_Converter1/sig_f_out_reg[31]_i_2_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    16.691 r  DAC_DATA_Converter1/sig_f_out_reg[31]_i_1/CO[1]
                         net (fo=17, routed)          0.820    17.511    DAC_DATA_Converter1/sig_f_out_reg[31]_i_1_n_2
    SLICE_X51Y70         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     37.500    37.500 f  
    L17                                               0.000    37.500 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    37.500    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    38.905 f  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    40.067    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    32.846 f  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    34.433    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.524 f  PLL1/inst/clkout1_buf/O
                         net (fo=2, routed)           1.800    36.324    DAC_Prescaler1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.121    36.445 r  DAC_Prescaler1/Ext_CLK_TO_DAC_OBUF_inst_i_1/O
                         net (fo=18, routed)          1.350    37.795    DAC_DATA_Converter1/Ext_CLK_TO_DAC_OBUF
    SLICE_X51Y70         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[20]/C
                         clock pessimism              0.718    38.513    
                         clock uncertainty           -0.266    38.247    
    SLICE_X51Y70         FDRE (Setup_fdre_C_CE)      -0.250    37.997    DAC_DATA_Converter1/sig_f_out_reg[20]
  -------------------------------------------------------------------
                         required time                         37.997    
                         arrival time                         -17.511    
  -------------------------------------------------------------------
                         slack                                 20.486    

Slack (MET) :             20.486ns  (required time - arrival time)
  Source:                 DAC_DATA_Converter1/sig_f_out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DAC_DATA_Converter1/sig_f_out_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 fall@37.500ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        3.483ns  (logic 1.473ns (42.295%)  route 2.010ns (57.705%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.296ns = ( 37.795 - 37.500 ) 
    Source Clock Delay      (SCD):    1.529ns = ( 14.028 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.718ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    13.976 f  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.209    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     8.244 f  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     9.911    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    10.007 f  PLL1/inst/clkout1_buf/O
                         net (fo=2, routed)           2.006    12.013    DAC_Prescaler1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.150    12.163 r  DAC_Prescaler1/Ext_CLK_TO_DAC_OBUF_inst_i_1/O
                         net (fo=18, routed)          1.866    14.028    DAC_DATA_Converter1/Ext_CLK_TO_DAC_OBUF
    SLICE_X53Y70         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDRE (Prop_fdre_C_Q)         0.621    14.649 r  DAC_DATA_Converter1/sig_f_out_reg[26]/Q
                         net (fo=2, routed)           1.190    15.839    DAC_DATA_Converter1/Q[10]
    SLICE_X52Y70         LUT6 (Prop_lut6_I3_O)        0.297    16.136 r  DAC_DATA_Converter1/sig_f_out[31]_i_5/O
                         net (fo=1, routed)           0.000    16.136    DAC_DATA_Converter1/sig_f_out[31]_i_5_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.512 r  DAC_DATA_Converter1/sig_f_out_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.512    DAC_DATA_Converter1/sig_f_out_reg[31]_i_2_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    16.691 r  DAC_DATA_Converter1/sig_f_out_reg[31]_i_1/CO[1]
                         net (fo=17, routed)          0.820    17.511    DAC_DATA_Converter1/sig_f_out_reg[31]_i_1_n_2
    SLICE_X51Y70         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     37.500    37.500 f  
    L17                                               0.000    37.500 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    37.500    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    38.905 f  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    40.067    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    32.846 f  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    34.433    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.524 f  PLL1/inst/clkout1_buf/O
                         net (fo=2, routed)           1.800    36.324    DAC_Prescaler1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.121    36.445 r  DAC_Prescaler1/Ext_CLK_TO_DAC_OBUF_inst_i_1/O
                         net (fo=18, routed)          1.350    37.795    DAC_DATA_Converter1/Ext_CLK_TO_DAC_OBUF
    SLICE_X51Y70         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[22]/C
                         clock pessimism              0.718    38.513    
                         clock uncertainty           -0.266    38.247    
    SLICE_X51Y70         FDRE (Setup_fdre_C_CE)      -0.250    37.997    DAC_DATA_Converter1/sig_f_out_reg[22]
  -------------------------------------------------------------------
                         required time                         37.997    
                         arrival time                         -17.511    
  -------------------------------------------------------------------
                         slack                                 20.486    

Slack (MET) :             20.486ns  (required time - arrival time)
  Source:                 DAC_DATA_Converter1/sig_f_out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DAC_DATA_Converter1/sig_f_out_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 fall@37.500ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        3.483ns  (logic 1.473ns (42.295%)  route 2.010ns (57.705%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.296ns = ( 37.795 - 37.500 ) 
    Source Clock Delay      (SCD):    1.529ns = ( 14.028 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.718ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    13.976 f  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.209    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     8.244 f  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     9.911    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    10.007 f  PLL1/inst/clkout1_buf/O
                         net (fo=2, routed)           2.006    12.013    DAC_Prescaler1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.150    12.163 r  DAC_Prescaler1/Ext_CLK_TO_DAC_OBUF_inst_i_1/O
                         net (fo=18, routed)          1.866    14.028    DAC_DATA_Converter1/Ext_CLK_TO_DAC_OBUF
    SLICE_X53Y70         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDRE (Prop_fdre_C_Q)         0.621    14.649 r  DAC_DATA_Converter1/sig_f_out_reg[26]/Q
                         net (fo=2, routed)           1.190    15.839    DAC_DATA_Converter1/Q[10]
    SLICE_X52Y70         LUT6 (Prop_lut6_I3_O)        0.297    16.136 r  DAC_DATA_Converter1/sig_f_out[31]_i_5/O
                         net (fo=1, routed)           0.000    16.136    DAC_DATA_Converter1/sig_f_out[31]_i_5_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.512 r  DAC_DATA_Converter1/sig_f_out_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.512    DAC_DATA_Converter1/sig_f_out_reg[31]_i_2_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    16.691 r  DAC_DATA_Converter1/sig_f_out_reg[31]_i_1/CO[1]
                         net (fo=17, routed)          0.820    17.511    DAC_DATA_Converter1/sig_f_out_reg[31]_i_1_n_2
    SLICE_X51Y70         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     37.500    37.500 f  
    L17                                               0.000    37.500 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    37.500    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    38.905 f  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    40.067    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    32.846 f  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    34.433    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.524 f  PLL1/inst/clkout1_buf/O
                         net (fo=2, routed)           1.800    36.324    DAC_Prescaler1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.121    36.445 r  DAC_Prescaler1/Ext_CLK_TO_DAC_OBUF_inst_i_1/O
                         net (fo=18, routed)          1.350    37.795    DAC_DATA_Converter1/Ext_CLK_TO_DAC_OBUF
    SLICE_X51Y70         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[23]/C
                         clock pessimism              0.718    38.513    
                         clock uncertainty           -0.266    38.247    
    SLICE_X51Y70         FDRE (Setup_fdre_C_CE)      -0.250    37.997    DAC_DATA_Converter1/sig_f_out_reg[23]
  -------------------------------------------------------------------
                         required time                         37.997    
                         arrival time                         -17.511    
  -------------------------------------------------------------------
                         slack                                 20.486    

Slack (MET) :             21.005ns  (required time - arrival time)
  Source:                 DAC_DATA_Converter1/sig_f_out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DAC_DATA_Converter1/sig_f_out_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 fall@37.500ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        3.286ns  (logic 1.473ns (44.821%)  route 1.813ns (55.179%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.427ns = ( 37.927 - 37.500 ) 
    Source Clock Delay      (SCD):    1.529ns = ( 14.028 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.909ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    13.976 f  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.209    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     8.244 f  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     9.911    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    10.007 f  PLL1/inst/clkout1_buf/O
                         net (fo=2, routed)           2.006    12.013    DAC_Prescaler1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.150    12.163 r  DAC_Prescaler1/Ext_CLK_TO_DAC_OBUF_inst_i_1/O
                         net (fo=18, routed)          1.866    14.028    DAC_DATA_Converter1/Ext_CLK_TO_DAC_OBUF
    SLICE_X53Y70         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDRE (Prop_fdre_C_Q)         0.621    14.649 r  DAC_DATA_Converter1/sig_f_out_reg[26]/Q
                         net (fo=2, routed)           1.190    15.839    DAC_DATA_Converter1/Q[10]
    SLICE_X52Y70         LUT6 (Prop_lut6_I3_O)        0.297    16.136 r  DAC_DATA_Converter1/sig_f_out[31]_i_5/O
                         net (fo=1, routed)           0.000    16.136    DAC_DATA_Converter1/sig_f_out[31]_i_5_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.512 r  DAC_DATA_Converter1/sig_f_out_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.512    DAC_DATA_Converter1/sig_f_out_reg[31]_i_2_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    16.691 r  DAC_DATA_Converter1/sig_f_out_reg[31]_i_1/CO[1]
                         net (fo=17, routed)          0.624    17.315    DAC_DATA_Converter1/sig_f_out_reg[31]_i_1_n_2
    SLICE_X53Y71         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     37.500    37.500 f  
    L17                                               0.000    37.500 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    37.500    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    38.905 f  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    40.067    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    32.846 f  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    34.433    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.524 f  PLL1/inst/clkout1_buf/O
                         net (fo=2, routed)           1.800    36.324    DAC_Prescaler1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.121    36.445 r  DAC_Prescaler1/Ext_CLK_TO_DAC_OBUF_inst_i_1/O
                         net (fo=18, routed)          1.482    37.927    DAC_DATA_Converter1/Ext_CLK_TO_DAC_OBUF
    SLICE_X53Y71         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[27]/C
                         clock pessimism              0.909    38.836    
                         clock uncertainty           -0.266    38.570    
    SLICE_X53Y71         FDRE (Setup_fdre_C_CE)      -0.250    38.320    DAC_DATA_Converter1/sig_f_out_reg[27]
  -------------------------------------------------------------------
                         required time                         38.320    
                         arrival time                         -17.315    
  -------------------------------------------------------------------
                         slack                                 21.005    

Slack (MET) :             21.005ns  (required time - arrival time)
  Source:                 DAC_DATA_Converter1/sig_f_out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DAC_DATA_Converter1/sig_f_out_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 fall@37.500ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        3.286ns  (logic 1.473ns (44.821%)  route 1.813ns (55.179%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.427ns = ( 37.927 - 37.500 ) 
    Source Clock Delay      (SCD):    1.529ns = ( 14.028 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.909ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    13.976 f  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.209    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     8.244 f  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     9.911    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    10.007 f  PLL1/inst/clkout1_buf/O
                         net (fo=2, routed)           2.006    12.013    DAC_Prescaler1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.150    12.163 r  DAC_Prescaler1/Ext_CLK_TO_DAC_OBUF_inst_i_1/O
                         net (fo=18, routed)          1.866    14.028    DAC_DATA_Converter1/Ext_CLK_TO_DAC_OBUF
    SLICE_X53Y70         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDRE (Prop_fdre_C_Q)         0.621    14.649 r  DAC_DATA_Converter1/sig_f_out_reg[26]/Q
                         net (fo=2, routed)           1.190    15.839    DAC_DATA_Converter1/Q[10]
    SLICE_X52Y70         LUT6 (Prop_lut6_I3_O)        0.297    16.136 r  DAC_DATA_Converter1/sig_f_out[31]_i_5/O
                         net (fo=1, routed)           0.000    16.136    DAC_DATA_Converter1/sig_f_out[31]_i_5_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.512 r  DAC_DATA_Converter1/sig_f_out_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.512    DAC_DATA_Converter1/sig_f_out_reg[31]_i_2_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    16.691 r  DAC_DATA_Converter1/sig_f_out_reg[31]_i_1/CO[1]
                         net (fo=17, routed)          0.624    17.315    DAC_DATA_Converter1/sig_f_out_reg[31]_i_1_n_2
    SLICE_X53Y71         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     37.500    37.500 f  
    L17                                               0.000    37.500 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    37.500    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    38.905 f  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    40.067    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    32.846 f  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    34.433    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.524 f  PLL1/inst/clkout1_buf/O
                         net (fo=2, routed)           1.800    36.324    DAC_Prescaler1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.121    36.445 r  DAC_Prescaler1/Ext_CLK_TO_DAC_OBUF_inst_i_1/O
                         net (fo=18, routed)          1.482    37.927    DAC_DATA_Converter1/Ext_CLK_TO_DAC_OBUF
    SLICE_X53Y71         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[28]/C
                         clock pessimism              0.909    38.836    
                         clock uncertainty           -0.266    38.570    
    SLICE_X53Y71         FDRE (Setup_fdre_C_CE)      -0.250    38.320    DAC_DATA_Converter1/sig_f_out_reg[28]
  -------------------------------------------------------------------
                         required time                         38.320    
                         arrival time                         -17.315    
  -------------------------------------------------------------------
                         slack                                 21.005    

Slack (MET) :             21.005ns  (required time - arrival time)
  Source:                 DAC_DATA_Converter1/sig_f_out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DAC_DATA_Converter1/sig_f_out_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 fall@37.500ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        3.286ns  (logic 1.473ns (44.821%)  route 1.813ns (55.179%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.427ns = ( 37.927 - 37.500 ) 
    Source Clock Delay      (SCD):    1.529ns = ( 14.028 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.909ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    13.976 f  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.209    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     8.244 f  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     9.911    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    10.007 f  PLL1/inst/clkout1_buf/O
                         net (fo=2, routed)           2.006    12.013    DAC_Prescaler1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.150    12.163 r  DAC_Prescaler1/Ext_CLK_TO_DAC_OBUF_inst_i_1/O
                         net (fo=18, routed)          1.866    14.028    DAC_DATA_Converter1/Ext_CLK_TO_DAC_OBUF
    SLICE_X53Y70         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDRE (Prop_fdre_C_Q)         0.621    14.649 r  DAC_DATA_Converter1/sig_f_out_reg[26]/Q
                         net (fo=2, routed)           1.190    15.839    DAC_DATA_Converter1/Q[10]
    SLICE_X52Y70         LUT6 (Prop_lut6_I3_O)        0.297    16.136 r  DAC_DATA_Converter1/sig_f_out[31]_i_5/O
                         net (fo=1, routed)           0.000    16.136    DAC_DATA_Converter1/sig_f_out[31]_i_5_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.512 r  DAC_DATA_Converter1/sig_f_out_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.512    DAC_DATA_Converter1/sig_f_out_reg[31]_i_2_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    16.691 r  DAC_DATA_Converter1/sig_f_out_reg[31]_i_1/CO[1]
                         net (fo=17, routed)          0.624    17.315    DAC_DATA_Converter1/sig_f_out_reg[31]_i_1_n_2
    SLICE_X53Y71         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     37.500    37.500 f  
    L17                                               0.000    37.500 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    37.500    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    38.905 f  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    40.067    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    32.846 f  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    34.433    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.524 f  PLL1/inst/clkout1_buf/O
                         net (fo=2, routed)           1.800    36.324    DAC_Prescaler1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.121    36.445 r  DAC_Prescaler1/Ext_CLK_TO_DAC_OBUF_inst_i_1/O
                         net (fo=18, routed)          1.482    37.927    DAC_DATA_Converter1/Ext_CLK_TO_DAC_OBUF
    SLICE_X53Y71         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[29]/C
                         clock pessimism              0.909    38.836    
                         clock uncertainty           -0.266    38.570    
    SLICE_X53Y71         FDRE (Setup_fdre_C_CE)      -0.250    38.320    DAC_DATA_Converter1/sig_f_out_reg[29]
  -------------------------------------------------------------------
                         required time                         38.320    
                         arrival time                         -17.315    
  -------------------------------------------------------------------
                         slack                                 21.005    

Slack (MET) :             21.005ns  (required time - arrival time)
  Source:                 DAC_DATA_Converter1/sig_f_out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DAC_DATA_Converter1/sig_f_out_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 fall@37.500ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        3.286ns  (logic 1.473ns (44.821%)  route 1.813ns (55.179%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.427ns = ( 37.927 - 37.500 ) 
    Source Clock Delay      (SCD):    1.529ns = ( 14.028 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.909ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    13.976 f  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.209    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     8.244 f  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     9.911    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    10.007 f  PLL1/inst/clkout1_buf/O
                         net (fo=2, routed)           2.006    12.013    DAC_Prescaler1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.150    12.163 r  DAC_Prescaler1/Ext_CLK_TO_DAC_OBUF_inst_i_1/O
                         net (fo=18, routed)          1.866    14.028    DAC_DATA_Converter1/Ext_CLK_TO_DAC_OBUF
    SLICE_X53Y70         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDRE (Prop_fdre_C_Q)         0.621    14.649 r  DAC_DATA_Converter1/sig_f_out_reg[26]/Q
                         net (fo=2, routed)           1.190    15.839    DAC_DATA_Converter1/Q[10]
    SLICE_X52Y70         LUT6 (Prop_lut6_I3_O)        0.297    16.136 r  DAC_DATA_Converter1/sig_f_out[31]_i_5/O
                         net (fo=1, routed)           0.000    16.136    DAC_DATA_Converter1/sig_f_out[31]_i_5_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.512 r  DAC_DATA_Converter1/sig_f_out_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.512    DAC_DATA_Converter1/sig_f_out_reg[31]_i_2_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    16.691 r  DAC_DATA_Converter1/sig_f_out_reg[31]_i_1/CO[1]
                         net (fo=17, routed)          0.624    17.315    DAC_DATA_Converter1/sig_f_out_reg[31]_i_1_n_2
    SLICE_X53Y71         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     37.500    37.500 f  
    L17                                               0.000    37.500 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    37.500    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    38.905 f  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    40.067    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    32.846 f  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    34.433    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.524 f  PLL1/inst/clkout1_buf/O
                         net (fo=2, routed)           1.800    36.324    DAC_Prescaler1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.121    36.445 r  DAC_Prescaler1/Ext_CLK_TO_DAC_OBUF_inst_i_1/O
                         net (fo=18, routed)          1.482    37.927    DAC_DATA_Converter1/Ext_CLK_TO_DAC_OBUF
    SLICE_X53Y71         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[30]/C
                         clock pessimism              0.909    38.836    
                         clock uncertainty           -0.266    38.570    
    SLICE_X53Y71         FDRE (Setup_fdre_C_CE)      -0.250    38.320    DAC_DATA_Converter1/sig_f_out_reg[30]
  -------------------------------------------------------------------
                         required time                         38.320    
                         arrival time                         -17.315    
  -------------------------------------------------------------------
                         slack                                 21.005    

Slack (MET) :             21.005ns  (required time - arrival time)
  Source:                 DAC_DATA_Converter1/sig_f_out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DAC_DATA_Converter1/sig_f_out_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 fall@37.500ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        3.286ns  (logic 1.473ns (44.821%)  route 1.813ns (55.179%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.427ns = ( 37.927 - 37.500 ) 
    Source Clock Delay      (SCD):    1.529ns = ( 14.028 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.909ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    13.976 f  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.209    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     8.244 f  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     9.911    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    10.007 f  PLL1/inst/clkout1_buf/O
                         net (fo=2, routed)           2.006    12.013    DAC_Prescaler1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.150    12.163 r  DAC_Prescaler1/Ext_CLK_TO_DAC_OBUF_inst_i_1/O
                         net (fo=18, routed)          1.866    14.028    DAC_DATA_Converter1/Ext_CLK_TO_DAC_OBUF
    SLICE_X53Y70         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDRE (Prop_fdre_C_Q)         0.621    14.649 r  DAC_DATA_Converter1/sig_f_out_reg[26]/Q
                         net (fo=2, routed)           1.190    15.839    DAC_DATA_Converter1/Q[10]
    SLICE_X52Y70         LUT6 (Prop_lut6_I3_O)        0.297    16.136 r  DAC_DATA_Converter1/sig_f_out[31]_i_5/O
                         net (fo=1, routed)           0.000    16.136    DAC_DATA_Converter1/sig_f_out[31]_i_5_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.512 r  DAC_DATA_Converter1/sig_f_out_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.512    DAC_DATA_Converter1/sig_f_out_reg[31]_i_2_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    16.691 r  DAC_DATA_Converter1/sig_f_out_reg[31]_i_1/CO[1]
                         net (fo=17, routed)          0.624    17.315    DAC_DATA_Converter1/sig_f_out_reg[31]_i_1_n_2
    SLICE_X53Y71         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     37.500    37.500 f  
    L17                                               0.000    37.500 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    37.500    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    38.905 f  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    40.067    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    32.846 f  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    34.433    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.524 f  PLL1/inst/clkout1_buf/O
                         net (fo=2, routed)           1.800    36.324    DAC_Prescaler1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.121    36.445 r  DAC_Prescaler1/Ext_CLK_TO_DAC_OBUF_inst_i_1/O
                         net (fo=18, routed)          1.482    37.927    DAC_DATA_Converter1/Ext_CLK_TO_DAC_OBUF
    SLICE_X53Y71         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[31]/C
                         clock pessimism              0.909    38.836    
                         clock uncertainty           -0.266    38.570    
    SLICE_X53Y71         FDRE (Setup_fdre_C_CE)      -0.250    38.320    DAC_DATA_Converter1/sig_f_out_reg[31]
  -------------------------------------------------------------------
                         required time                         38.320    
                         arrival time                         -17.315    
  -------------------------------------------------------------------
                         slack                                 21.005    

Slack (MET) :             21.058ns  (required time - arrival time)
  Source:                 DAC_DATA_Converter1/sig_f_out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DAC_DATA_Converter1/sig_f_out_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 fall@37.500ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        3.426ns  (logic 1.473ns (42.991%)  route 1.953ns (57.009%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.544ns = ( 38.044 - 37.500 ) 
    Source Clock Delay      (SCD):    1.529ns = ( 14.028 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.985ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    13.976 f  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.209    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     8.244 f  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     9.911    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    10.007 f  PLL1/inst/clkout1_buf/O
                         net (fo=2, routed)           2.006    12.013    DAC_Prescaler1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.150    12.163 r  DAC_Prescaler1/Ext_CLK_TO_DAC_OBUF_inst_i_1/O
                         net (fo=18, routed)          1.866    14.028    DAC_DATA_Converter1/Ext_CLK_TO_DAC_OBUF
    SLICE_X53Y70         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDRE (Prop_fdre_C_Q)         0.621    14.649 r  DAC_DATA_Converter1/sig_f_out_reg[26]/Q
                         net (fo=2, routed)           1.190    15.839    DAC_DATA_Converter1/Q[10]
    SLICE_X52Y70         LUT6 (Prop_lut6_I3_O)        0.297    16.136 r  DAC_DATA_Converter1/sig_f_out[31]_i_5/O
                         net (fo=1, routed)           0.000    16.136    DAC_DATA_Converter1/sig_f_out[31]_i_5_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.512 r  DAC_DATA_Converter1/sig_f_out_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.512    DAC_DATA_Converter1/sig_f_out_reg[31]_i_2_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    16.691 r  DAC_DATA_Converter1/sig_f_out_reg[31]_i_1/CO[1]
                         net (fo=17, routed)          0.763    17.455    DAC_DATA_Converter1/sig_f_out_reg[31]_i_1_n_2
    SLICE_X53Y70         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     37.500    37.500 f  
    L17                                               0.000    37.500 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    37.500    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    38.905 f  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    40.067    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    32.846 f  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    34.433    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.524 f  PLL1/inst/clkout1_buf/O
                         net (fo=2, routed)           1.800    36.324    DAC_Prescaler1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.121    36.445 r  DAC_Prescaler1/Ext_CLK_TO_DAC_OBUF_inst_i_1/O
                         net (fo=18, routed)          1.599    38.044    DAC_DATA_Converter1/Ext_CLK_TO_DAC_OBUF
    SLICE_X53Y70         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[16]/C
                         clock pessimism              0.985    39.028    
                         clock uncertainty           -0.266    38.763    
    SLICE_X53Y70         FDRE (Setup_fdre_C_CE)      -0.250    38.513    DAC_DATA_Converter1/sig_f_out_reg[16]
  -------------------------------------------------------------------
                         required time                         38.513    
                         arrival time                         -17.455    
  -------------------------------------------------------------------
                         slack                                 21.058    

Slack (MET) :             21.058ns  (required time - arrival time)
  Source:                 DAC_DATA_Converter1/sig_f_out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DAC_DATA_Converter1/sig_f_out_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 fall@37.500ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        3.426ns  (logic 1.473ns (42.991%)  route 1.953ns (57.009%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.544ns = ( 38.044 - 37.500 ) 
    Source Clock Delay      (SCD):    1.529ns = ( 14.028 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.985ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    13.976 f  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.209    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     8.244 f  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     9.911    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    10.007 f  PLL1/inst/clkout1_buf/O
                         net (fo=2, routed)           2.006    12.013    DAC_Prescaler1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.150    12.163 r  DAC_Prescaler1/Ext_CLK_TO_DAC_OBUF_inst_i_1/O
                         net (fo=18, routed)          1.866    14.028    DAC_DATA_Converter1/Ext_CLK_TO_DAC_OBUF
    SLICE_X53Y70         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDRE (Prop_fdre_C_Q)         0.621    14.649 r  DAC_DATA_Converter1/sig_f_out_reg[26]/Q
                         net (fo=2, routed)           1.190    15.839    DAC_DATA_Converter1/Q[10]
    SLICE_X52Y70         LUT6 (Prop_lut6_I3_O)        0.297    16.136 r  DAC_DATA_Converter1/sig_f_out[31]_i_5/O
                         net (fo=1, routed)           0.000    16.136    DAC_DATA_Converter1/sig_f_out[31]_i_5_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.512 r  DAC_DATA_Converter1/sig_f_out_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.512    DAC_DATA_Converter1/sig_f_out_reg[31]_i_2_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    16.691 r  DAC_DATA_Converter1/sig_f_out_reg[31]_i_1/CO[1]
                         net (fo=17, routed)          0.763    17.455    DAC_DATA_Converter1/sig_f_out_reg[31]_i_1_n_2
    SLICE_X53Y70         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     37.500    37.500 f  
    L17                                               0.000    37.500 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    37.500    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    38.905 f  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    40.067    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    32.846 f  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    34.433    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.524 f  PLL1/inst/clkout1_buf/O
                         net (fo=2, routed)           1.800    36.324    DAC_Prescaler1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.121    36.445 r  DAC_Prescaler1/Ext_CLK_TO_DAC_OBUF_inst_i_1/O
                         net (fo=18, routed)          1.599    38.044    DAC_DATA_Converter1/Ext_CLK_TO_DAC_OBUF
    SLICE_X53Y70         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[17]/C
                         clock pessimism              0.985    39.028    
                         clock uncertainty           -0.266    38.763    
    SLICE_X53Y70         FDRE (Setup_fdre_C_CE)      -0.250    38.513    DAC_DATA_Converter1/sig_f_out_reg[17]
  -------------------------------------------------------------------
                         required time                         38.513    
                         arrival time                         -17.455    
  -------------------------------------------------------------------
                         slack                                 21.058    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 DAC_DATA_Converter1/sig_f_out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DAC_DATA_Converter1/sig_update_f_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        0.475ns  (logic 0.376ns (79.118%)  route 0.099ns (20.882%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.256ns = ( 12.756 - 12.500 ) 
    Source Clock Delay      (SCD):    0.352ns = ( 12.852 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244    12.744 f  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.184    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    10.822 f  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    11.310    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    11.336 f  PLL1/inst/clkout1_buf/O
                         net (fo=2, routed)           0.711    12.048    DAC_Prescaler1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.046    12.094 r  DAC_Prescaler1/Ext_CLK_TO_DAC_OBUF_inst_i_1/O
                         net (fo=18, routed)          0.758    12.852    DAC_DATA_Converter1/Ext_CLK_TO_DAC_OBUF
    SLICE_X53Y71         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.203    13.055 r  DAC_DATA_Converter1/sig_f_out_reg[27]/Q
                         net (fo=2, routed)           0.099    13.154    DAC_DATA_Converter1/Q[11]
    SLICE_X52Y71         LUT6 (Prop_lut6_I0_O)        0.045    13.199 r  DAC_DATA_Converter1/sig_f_out[31]_i_4/O
                         net (fo=1, routed)           0.000    13.199    DAC_DATA_Converter1/sig_f_out[31]_i_4_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128    13.327 r  DAC_DATA_Converter1/sig_f_out_reg[31]_i_1/CO[1]
                         net (fo=17, routed)          0.000    13.327    DAC_DATA_Converter1/sig_f_out_reg[31]_i_1_n_2
    SLICE_X52Y71         FDRE                                         r  DAC_DATA_Converter1/sig_update_f_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    12.932 f  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.412    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    10.267 f  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    10.800    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    10.829 f  PLL1/inst/clkout1_buf/O
                         net (fo=2, routed)           1.010    11.840    DAC_Prescaler1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.057    11.897 r  DAC_Prescaler1/Ext_CLK_TO_DAC_OBUF_inst_i_1/O
                         net (fo=18, routed)          0.860    12.756    DAC_DATA_Converter1/Ext_CLK_TO_DAC_OBUF
    SLICE_X52Y71         FDRE                                         r  DAC_DATA_Converter1/sig_update_f_reg/C
                         clock pessimism              0.108    12.865    
    SLICE_X52Y71         FDRE (Hold_fdre_C_D)         0.198    13.063    DAC_DATA_Converter1/sig_update_f_reg
  -------------------------------------------------------------------
                         required time                        -13.063    
                         arrival time                          13.327    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 DAC_DATA_Converter1/sig_f_out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DAC_DATA_Converter1/sig_f_out_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        0.755ns  (logic 0.376ns (49.826%)  route 0.379ns (50.174%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.319ns = ( 12.819 - 12.500 ) 
    Source Clock Delay      (SCD):    0.352ns = ( 12.852 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244    12.744 f  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.184    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    10.822 f  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    11.310    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    11.336 f  PLL1/inst/clkout1_buf/O
                         net (fo=2, routed)           0.711    12.048    DAC_Prescaler1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.046    12.094 r  DAC_Prescaler1/Ext_CLK_TO_DAC_OBUF_inst_i_1/O
                         net (fo=18, routed)          0.758    12.852    DAC_DATA_Converter1/Ext_CLK_TO_DAC_OBUF
    SLICE_X53Y71         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.203    13.055 r  DAC_DATA_Converter1/sig_f_out_reg[27]/Q
                         net (fo=2, routed)           0.099    13.154    DAC_DATA_Converter1/Q[11]
    SLICE_X52Y71         LUT6 (Prop_lut6_I0_O)        0.045    13.199 r  DAC_DATA_Converter1/sig_f_out[31]_i_4/O
                         net (fo=1, routed)           0.000    13.199    DAC_DATA_Converter1/sig_f_out[31]_i_4_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128    13.327 r  DAC_DATA_Converter1/sig_f_out_reg[31]_i_1/CO[1]
                         net (fo=17, routed)          0.279    13.606    DAC_DATA_Converter1/sig_f_out_reg[31]_i_1_n_2
    SLICE_X52Y70         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    12.932 f  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.412    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    10.267 f  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    10.800    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    10.829 f  PLL1/inst/clkout1_buf/O
                         net (fo=2, routed)           1.010    11.840    DAC_Prescaler1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.057    11.897 r  DAC_Prescaler1/Ext_CLK_TO_DAC_OBUF_inst_i_1/O
                         net (fo=18, routed)          0.923    12.819    DAC_DATA_Converter1/Ext_CLK_TO_DAC_OBUF
    SLICE_X52Y70         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[18]/C
                         clock pessimism              0.118    12.937    
    SLICE_X52Y70         FDRE (Hold_fdre_C_CE)       -0.009    12.928    DAC_DATA_Converter1/sig_f_out_reg[18]
  -------------------------------------------------------------------
                         required time                        -12.928    
                         arrival time                          13.606    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 DAC_DATA_Converter1/sig_f_out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DAC_DATA_Converter1/sig_f_out_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        0.755ns  (logic 0.376ns (49.826%)  route 0.379ns (50.174%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.319ns = ( 12.819 - 12.500 ) 
    Source Clock Delay      (SCD):    0.352ns = ( 12.852 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244    12.744 f  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.184    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    10.822 f  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    11.310    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    11.336 f  PLL1/inst/clkout1_buf/O
                         net (fo=2, routed)           0.711    12.048    DAC_Prescaler1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.046    12.094 r  DAC_Prescaler1/Ext_CLK_TO_DAC_OBUF_inst_i_1/O
                         net (fo=18, routed)          0.758    12.852    DAC_DATA_Converter1/Ext_CLK_TO_DAC_OBUF
    SLICE_X53Y71         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.203    13.055 r  DAC_DATA_Converter1/sig_f_out_reg[27]/Q
                         net (fo=2, routed)           0.099    13.154    DAC_DATA_Converter1/Q[11]
    SLICE_X52Y71         LUT6 (Prop_lut6_I0_O)        0.045    13.199 r  DAC_DATA_Converter1/sig_f_out[31]_i_4/O
                         net (fo=1, routed)           0.000    13.199    DAC_DATA_Converter1/sig_f_out[31]_i_4_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128    13.327 r  DAC_DATA_Converter1/sig_f_out_reg[31]_i_1/CO[1]
                         net (fo=17, routed)          0.279    13.606    DAC_DATA_Converter1/sig_f_out_reg[31]_i_1_n_2
    SLICE_X53Y70         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    12.932 f  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.412    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    10.267 f  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    10.800    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    10.829 f  PLL1/inst/clkout1_buf/O
                         net (fo=2, routed)           1.010    11.840    DAC_Prescaler1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.057    11.897 r  DAC_Prescaler1/Ext_CLK_TO_DAC_OBUF_inst_i_1/O
                         net (fo=18, routed)          0.923    12.819    DAC_DATA_Converter1/Ext_CLK_TO_DAC_OBUF
    SLICE_X53Y70         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[16]/C
                         clock pessimism              0.118    12.937    
    SLICE_X53Y70         FDRE (Hold_fdre_C_CE)       -0.032    12.905    DAC_DATA_Converter1/sig_f_out_reg[16]
  -------------------------------------------------------------------
                         required time                        -12.905    
                         arrival time                          13.606    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 DAC_DATA_Converter1/sig_f_out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DAC_DATA_Converter1/sig_f_out_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        0.755ns  (logic 0.376ns (49.826%)  route 0.379ns (50.174%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.319ns = ( 12.819 - 12.500 ) 
    Source Clock Delay      (SCD):    0.352ns = ( 12.852 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244    12.744 f  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.184    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    10.822 f  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    11.310    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    11.336 f  PLL1/inst/clkout1_buf/O
                         net (fo=2, routed)           0.711    12.048    DAC_Prescaler1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.046    12.094 r  DAC_Prescaler1/Ext_CLK_TO_DAC_OBUF_inst_i_1/O
                         net (fo=18, routed)          0.758    12.852    DAC_DATA_Converter1/Ext_CLK_TO_DAC_OBUF
    SLICE_X53Y71         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.203    13.055 r  DAC_DATA_Converter1/sig_f_out_reg[27]/Q
                         net (fo=2, routed)           0.099    13.154    DAC_DATA_Converter1/Q[11]
    SLICE_X52Y71         LUT6 (Prop_lut6_I0_O)        0.045    13.199 r  DAC_DATA_Converter1/sig_f_out[31]_i_4/O
                         net (fo=1, routed)           0.000    13.199    DAC_DATA_Converter1/sig_f_out[31]_i_4_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128    13.327 r  DAC_DATA_Converter1/sig_f_out_reg[31]_i_1/CO[1]
                         net (fo=17, routed)          0.279    13.606    DAC_DATA_Converter1/sig_f_out_reg[31]_i_1_n_2
    SLICE_X53Y70         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    12.932 f  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.412    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    10.267 f  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    10.800    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    10.829 f  PLL1/inst/clkout1_buf/O
                         net (fo=2, routed)           1.010    11.840    DAC_Prescaler1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.057    11.897 r  DAC_Prescaler1/Ext_CLK_TO_DAC_OBUF_inst_i_1/O
                         net (fo=18, routed)          0.923    12.819    DAC_DATA_Converter1/Ext_CLK_TO_DAC_OBUF
    SLICE_X53Y70         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[17]/C
                         clock pessimism              0.118    12.937    
    SLICE_X53Y70         FDRE (Hold_fdre_C_CE)       -0.032    12.905    DAC_DATA_Converter1/sig_f_out_reg[17]
  -------------------------------------------------------------------
                         required time                        -12.905    
                         arrival time                          13.606    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 DAC_DATA_Converter1/sig_f_out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DAC_DATA_Converter1/sig_f_out_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        0.755ns  (logic 0.376ns (49.826%)  route 0.379ns (50.174%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.319ns = ( 12.819 - 12.500 ) 
    Source Clock Delay      (SCD):    0.352ns = ( 12.852 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244    12.744 f  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.184    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    10.822 f  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    11.310    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    11.336 f  PLL1/inst/clkout1_buf/O
                         net (fo=2, routed)           0.711    12.048    DAC_Prescaler1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.046    12.094 r  DAC_Prescaler1/Ext_CLK_TO_DAC_OBUF_inst_i_1/O
                         net (fo=18, routed)          0.758    12.852    DAC_DATA_Converter1/Ext_CLK_TO_DAC_OBUF
    SLICE_X53Y71         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.203    13.055 r  DAC_DATA_Converter1/sig_f_out_reg[27]/Q
                         net (fo=2, routed)           0.099    13.154    DAC_DATA_Converter1/Q[11]
    SLICE_X52Y71         LUT6 (Prop_lut6_I0_O)        0.045    13.199 r  DAC_DATA_Converter1/sig_f_out[31]_i_4/O
                         net (fo=1, routed)           0.000    13.199    DAC_DATA_Converter1/sig_f_out[31]_i_4_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128    13.327 r  DAC_DATA_Converter1/sig_f_out_reg[31]_i_1/CO[1]
                         net (fo=17, routed)          0.279    13.606    DAC_DATA_Converter1/sig_f_out_reg[31]_i_1_n_2
    SLICE_X53Y70         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    12.932 f  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.412    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    10.267 f  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    10.800    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    10.829 f  PLL1/inst/clkout1_buf/O
                         net (fo=2, routed)           1.010    11.840    DAC_Prescaler1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.057    11.897 r  DAC_Prescaler1/Ext_CLK_TO_DAC_OBUF_inst_i_1/O
                         net (fo=18, routed)          0.923    12.819    DAC_DATA_Converter1/Ext_CLK_TO_DAC_OBUF
    SLICE_X53Y70         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[19]/C
                         clock pessimism              0.118    12.937    
    SLICE_X53Y70         FDRE (Hold_fdre_C_CE)       -0.032    12.905    DAC_DATA_Converter1/sig_f_out_reg[19]
  -------------------------------------------------------------------
                         required time                        -12.905    
                         arrival time                          13.606    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 DAC_DATA_Converter1/sig_f_out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DAC_DATA_Converter1/sig_f_out_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        0.755ns  (logic 0.376ns (49.826%)  route 0.379ns (50.174%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.319ns = ( 12.819 - 12.500 ) 
    Source Clock Delay      (SCD):    0.352ns = ( 12.852 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244    12.744 f  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.184    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    10.822 f  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    11.310    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    11.336 f  PLL1/inst/clkout1_buf/O
                         net (fo=2, routed)           0.711    12.048    DAC_Prescaler1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.046    12.094 r  DAC_Prescaler1/Ext_CLK_TO_DAC_OBUF_inst_i_1/O
                         net (fo=18, routed)          0.758    12.852    DAC_DATA_Converter1/Ext_CLK_TO_DAC_OBUF
    SLICE_X53Y71         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.203    13.055 r  DAC_DATA_Converter1/sig_f_out_reg[27]/Q
                         net (fo=2, routed)           0.099    13.154    DAC_DATA_Converter1/Q[11]
    SLICE_X52Y71         LUT6 (Prop_lut6_I0_O)        0.045    13.199 r  DAC_DATA_Converter1/sig_f_out[31]_i_4/O
                         net (fo=1, routed)           0.000    13.199    DAC_DATA_Converter1/sig_f_out[31]_i_4_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128    13.327 r  DAC_DATA_Converter1/sig_f_out_reg[31]_i_1/CO[1]
                         net (fo=17, routed)          0.279    13.606    DAC_DATA_Converter1/sig_f_out_reg[31]_i_1_n_2
    SLICE_X53Y70         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    12.932 f  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.412    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    10.267 f  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    10.800    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    10.829 f  PLL1/inst/clkout1_buf/O
                         net (fo=2, routed)           1.010    11.840    DAC_Prescaler1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.057    11.897 r  DAC_Prescaler1/Ext_CLK_TO_DAC_OBUF_inst_i_1/O
                         net (fo=18, routed)          0.923    12.819    DAC_DATA_Converter1/Ext_CLK_TO_DAC_OBUF
    SLICE_X53Y70         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[21]/C
                         clock pessimism              0.118    12.937    
    SLICE_X53Y70         FDRE (Hold_fdre_C_CE)       -0.032    12.905    DAC_DATA_Converter1/sig_f_out_reg[21]
  -------------------------------------------------------------------
                         required time                        -12.905    
                         arrival time                          13.606    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 DAC_DATA_Converter1/sig_f_out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DAC_DATA_Converter1/sig_f_out_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        0.755ns  (logic 0.376ns (49.826%)  route 0.379ns (50.174%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.319ns = ( 12.819 - 12.500 ) 
    Source Clock Delay      (SCD):    0.352ns = ( 12.852 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244    12.744 f  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.184    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    10.822 f  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    11.310    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    11.336 f  PLL1/inst/clkout1_buf/O
                         net (fo=2, routed)           0.711    12.048    DAC_Prescaler1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.046    12.094 r  DAC_Prescaler1/Ext_CLK_TO_DAC_OBUF_inst_i_1/O
                         net (fo=18, routed)          0.758    12.852    DAC_DATA_Converter1/Ext_CLK_TO_DAC_OBUF
    SLICE_X53Y71         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.203    13.055 r  DAC_DATA_Converter1/sig_f_out_reg[27]/Q
                         net (fo=2, routed)           0.099    13.154    DAC_DATA_Converter1/Q[11]
    SLICE_X52Y71         LUT6 (Prop_lut6_I0_O)        0.045    13.199 r  DAC_DATA_Converter1/sig_f_out[31]_i_4/O
                         net (fo=1, routed)           0.000    13.199    DAC_DATA_Converter1/sig_f_out[31]_i_4_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128    13.327 r  DAC_DATA_Converter1/sig_f_out_reg[31]_i_1/CO[1]
                         net (fo=17, routed)          0.279    13.606    DAC_DATA_Converter1/sig_f_out_reg[31]_i_1_n_2
    SLICE_X53Y70         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    12.932 f  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.412    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    10.267 f  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    10.800    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    10.829 f  PLL1/inst/clkout1_buf/O
                         net (fo=2, routed)           1.010    11.840    DAC_Prescaler1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.057    11.897 r  DAC_Prescaler1/Ext_CLK_TO_DAC_OBUF_inst_i_1/O
                         net (fo=18, routed)          0.923    12.819    DAC_DATA_Converter1/Ext_CLK_TO_DAC_OBUF
    SLICE_X53Y70         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[24]/C
                         clock pessimism              0.118    12.937    
    SLICE_X53Y70         FDRE (Hold_fdre_C_CE)       -0.032    12.905    DAC_DATA_Converter1/sig_f_out_reg[24]
  -------------------------------------------------------------------
                         required time                        -12.905    
                         arrival time                          13.606    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 DAC_DATA_Converter1/sig_f_out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DAC_DATA_Converter1/sig_f_out_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        0.755ns  (logic 0.376ns (49.826%)  route 0.379ns (50.174%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.319ns = ( 12.819 - 12.500 ) 
    Source Clock Delay      (SCD):    0.352ns = ( 12.852 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244    12.744 f  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.184    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    10.822 f  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    11.310    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    11.336 f  PLL1/inst/clkout1_buf/O
                         net (fo=2, routed)           0.711    12.048    DAC_Prescaler1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.046    12.094 r  DAC_Prescaler1/Ext_CLK_TO_DAC_OBUF_inst_i_1/O
                         net (fo=18, routed)          0.758    12.852    DAC_DATA_Converter1/Ext_CLK_TO_DAC_OBUF
    SLICE_X53Y71         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.203    13.055 r  DAC_DATA_Converter1/sig_f_out_reg[27]/Q
                         net (fo=2, routed)           0.099    13.154    DAC_DATA_Converter1/Q[11]
    SLICE_X52Y71         LUT6 (Prop_lut6_I0_O)        0.045    13.199 r  DAC_DATA_Converter1/sig_f_out[31]_i_4/O
                         net (fo=1, routed)           0.000    13.199    DAC_DATA_Converter1/sig_f_out[31]_i_4_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128    13.327 r  DAC_DATA_Converter1/sig_f_out_reg[31]_i_1/CO[1]
                         net (fo=17, routed)          0.279    13.606    DAC_DATA_Converter1/sig_f_out_reg[31]_i_1_n_2
    SLICE_X53Y70         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    12.932 f  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.412    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    10.267 f  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    10.800    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    10.829 f  PLL1/inst/clkout1_buf/O
                         net (fo=2, routed)           1.010    11.840    DAC_Prescaler1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.057    11.897 r  DAC_Prescaler1/Ext_CLK_TO_DAC_OBUF_inst_i_1/O
                         net (fo=18, routed)          0.923    12.819    DAC_DATA_Converter1/Ext_CLK_TO_DAC_OBUF
    SLICE_X53Y70         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[25]/C
                         clock pessimism              0.118    12.937    
    SLICE_X53Y70         FDRE (Hold_fdre_C_CE)       -0.032    12.905    DAC_DATA_Converter1/sig_f_out_reg[25]
  -------------------------------------------------------------------
                         required time                        -12.905    
                         arrival time                          13.606    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 DAC_DATA_Converter1/sig_f_out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DAC_DATA_Converter1/sig_f_out_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        0.755ns  (logic 0.376ns (49.826%)  route 0.379ns (50.174%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.319ns = ( 12.819 - 12.500 ) 
    Source Clock Delay      (SCD):    0.352ns = ( 12.852 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244    12.744 f  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.184    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    10.822 f  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    11.310    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    11.336 f  PLL1/inst/clkout1_buf/O
                         net (fo=2, routed)           0.711    12.048    DAC_Prescaler1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.046    12.094 r  DAC_Prescaler1/Ext_CLK_TO_DAC_OBUF_inst_i_1/O
                         net (fo=18, routed)          0.758    12.852    DAC_DATA_Converter1/Ext_CLK_TO_DAC_OBUF
    SLICE_X53Y71         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.203    13.055 r  DAC_DATA_Converter1/sig_f_out_reg[27]/Q
                         net (fo=2, routed)           0.099    13.154    DAC_DATA_Converter1/Q[11]
    SLICE_X52Y71         LUT6 (Prop_lut6_I0_O)        0.045    13.199 r  DAC_DATA_Converter1/sig_f_out[31]_i_4/O
                         net (fo=1, routed)           0.000    13.199    DAC_DATA_Converter1/sig_f_out[31]_i_4_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128    13.327 r  DAC_DATA_Converter1/sig_f_out_reg[31]_i_1/CO[1]
                         net (fo=17, routed)          0.279    13.606    DAC_DATA_Converter1/sig_f_out_reg[31]_i_1_n_2
    SLICE_X53Y70         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    12.932 f  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.412    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    10.267 f  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    10.800    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    10.829 f  PLL1/inst/clkout1_buf/O
                         net (fo=2, routed)           1.010    11.840    DAC_Prescaler1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.057    11.897 r  DAC_Prescaler1/Ext_CLK_TO_DAC_OBUF_inst_i_1/O
                         net (fo=18, routed)          0.923    12.819    DAC_DATA_Converter1/Ext_CLK_TO_DAC_OBUF
    SLICE_X53Y70         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[26]/C
                         clock pessimism              0.118    12.937    
    SLICE_X53Y70         FDRE (Hold_fdre_C_CE)       -0.032    12.905    DAC_DATA_Converter1/sig_f_out_reg[26]
  -------------------------------------------------------------------
                         required time                        -12.905    
                         arrival time                          13.606    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.723ns  (arrival time - required time)
  Source:                 DAC_DATA_Converter1/sig_f_out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DAC_DATA_Converter1/sig_f_out_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        0.874ns  (logic 0.445ns (50.918%)  route 0.429ns (49.082%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.256ns = ( 12.756 - 12.500 ) 
    Source Clock Delay      (SCD):    0.270ns = ( 12.770 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244    12.744 f  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.184    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    10.822 f  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    11.310    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    11.336 f  PLL1/inst/clkout1_buf/O
                         net (fo=2, routed)           0.711    12.048    DAC_Prescaler1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.046    12.094 r  DAC_Prescaler1/Ext_CLK_TO_DAC_OBUF_inst_i_1/O
                         net (fo=18, routed)          0.676    12.770    DAC_DATA_Converter1/Ext_CLK_TO_DAC_OBUF
    SLICE_X51Y70         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y70         FDRE (Prop_fdre_C_Q)         0.203    12.973 r  DAC_DATA_Converter1/sig_f_out_reg[20]/Q
                         net (fo=2, routed)           0.202    13.176    DAC_DATA_Converter1/Q[4]
    SLICE_X52Y70         LUT6 (Prop_lut6_I3_O)        0.045    13.221 r  DAC_DATA_Converter1/sig_f_out[31]_i_7/O
                         net (fo=1, routed)           0.000    13.221    DAC_DATA_Converter1/sig_f_out[31]_i_7_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.152    13.373 r  DAC_DATA_Converter1/sig_f_out_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.373    DAC_DATA_Converter1/sig_f_out_reg[31]_i_2_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045    13.418 r  DAC_DATA_Converter1/sig_f_out_reg[31]_i_1/CO[1]
                         net (fo=17, routed)          0.227    13.644    DAC_DATA_Converter1/sig_f_out_reg[31]_i_1_n_2
    SLICE_X53Y71         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    12.932 f  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.412    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    10.267 f  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    10.800    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    10.829 f  PLL1/inst/clkout1_buf/O
                         net (fo=2, routed)           1.010    11.840    DAC_Prescaler1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.057    11.897 r  DAC_Prescaler1/Ext_CLK_TO_DAC_OBUF_inst_i_1/O
                         net (fo=18, routed)          0.860    12.756    DAC_DATA_Converter1/Ext_CLK_TO_DAC_OBUF
    SLICE_X53Y71         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[27]/C
                         clock pessimism              0.197    12.954    
    SLICE_X53Y71         FDRE (Hold_fdre_C_CE)       -0.032    12.922    DAC_DATA_Converter1/sig_f_out_reg[27]
  -------------------------------------------------------------------
                         required time                        -12.922    
                         arrival time                          13.644    
  -------------------------------------------------------------------
                         slack                                  0.723    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { PLL1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y1    PLL1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         25.000      23.751     MMCME2_ADV_X0Y0  PLL1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X53Y70     DAC_DATA_Converter1/sig_f_out_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X53Y70     DAC_DATA_Converter1/sig_f_out_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X52Y70     DAC_DATA_Converter1/sig_f_out_reg[18]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X53Y70     DAC_DATA_Converter1/sig_f_out_reg[19]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X51Y70     DAC_DATA_Converter1/sig_f_out_reg[20]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X53Y70     DAC_DATA_Converter1/sig_f_out_reg[21]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X51Y70     DAC_DATA_Converter1/sig_f_out_reg[22]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X51Y70     DAC_DATA_Converter1/sig_f_out_reg[23]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y0  PLL1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X53Y70     DAC_DATA_Converter1/sig_f_out_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X53Y70     DAC_DATA_Converter1/sig_f_out_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X53Y70     DAC_DATA_Converter1/sig_f_out_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X53Y70     DAC_DATA_Converter1/sig_f_out_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X52Y70     DAC_DATA_Converter1/sig_f_out_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X52Y70     DAC_DATA_Converter1/sig_f_out_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X53Y70     DAC_DATA_Converter1/sig_f_out_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X53Y70     DAC_DATA_Converter1/sig_f_out_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X51Y70     DAC_DATA_Converter1/sig_f_out_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X51Y70     DAC_DATA_Converter1/sig_f_out_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X53Y70     DAC_DATA_Converter1/sig_f_out_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X53Y70     DAC_DATA_Converter1/sig_f_out_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X53Y70     DAC_DATA_Converter1/sig_f_out_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X53Y70     DAC_DATA_Converter1/sig_f_out_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X52Y70     DAC_DATA_Converter1/sig_f_out_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X52Y70     DAC_DATA_Converter1/sig_f_out_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X53Y70     DAC_DATA_Converter1/sig_f_out_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X53Y70     DAC_DATA_Converter1/sig_f_out_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X51Y70     DAC_DATA_Converter1/sig_f_out_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X51Y70     DAC_DATA_Converter1/sig_f_out_reg[20]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { PLL1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y2    PLL1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  PLL1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  PLL1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  PLL1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  PLL1/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           225 Endpoints
Min Delay           225 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Ext_DAC_DATA[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.324ns  (logic 4.235ns (50.876%)  route 4.089ns (49.124%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y67         FDRE                         0.000     0.000 r  DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[7]/C
    SLICE_X58Y67         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[7]/Q
                         net (fo=1, routed)           0.824     1.243    sig_dds_data_to_DAC[15]
    SLICE_X58Y65         LUT1 (Prop_lut1_I0_O)        0.296     1.539 r  Ext_DAC_DATA_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           3.265     4.804    Ext_DAC_DATA_OBUF[15]
    U5                   OBUF (Prop_obuf_I_O)         3.520     8.324 r  Ext_DAC_DATA_OBUF[15]_inst/O
                         net (fo=0)                   0.000     8.324    Ext_DAC_DATA[15]
    U5                                                                r  Ext_DAC_DATA[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Ext_DAC_DATA[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.360ns  (logic 4.031ns (54.772%)  route 3.329ns (45.228%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y64         FDRE                         0.000     0.000 r  DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[2]/C
    SLICE_X56Y64         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=1, routed)           3.329     3.847    Ext_DAC_DATA_OBUF[10]
    W5                   OBUF (Prop_obuf_I_O)         3.513     7.360 r  Ext_DAC_DATA_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.360    Ext_DAC_DATA[10]
    W5                                                                r  Ext_DAC_DATA[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Ext_DAC_DATA[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.329ns  (logic 3.960ns (54.034%)  route 3.369ns (45.966%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y67         FDRE                         0.000     0.000 r  DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[5]/C
    SLICE_X58Y67         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=1, routed)           3.369     3.825    Ext_DAC_DATA_OBUF[13]
    V5                   OBUF (Prop_obuf_I_O)         3.504     7.329 r  Ext_DAC_DATA_OBUF[13]_inst/O
                         net (fo=0)                   0.000     7.329    Ext_DAC_DATA[13]
    V5                                                                r  Ext_DAC_DATA[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Ext_DAC_DATA[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.208ns  (logic 4.175ns (57.919%)  route 3.033ns (42.081%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y64         FDRE                         0.000     0.000 r  DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[3]/C
    SLICE_X56Y64         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=1, routed)           3.033     3.511    Ext_DAC_DATA_OBUF[11]
    V4                   OBUF (Prop_obuf_I_O)         3.697     7.208 r  Ext_DAC_DATA_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.208    Ext_DAC_DATA[11]
    V4                                                                r  Ext_DAC_DATA[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Ext_DAC_DATA[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.088ns  (logic 3.966ns (55.960%)  route 3.121ns (44.040%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y67         FDRE                         0.000     0.000 r  DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[6]/C
    SLICE_X58Y67         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=1, routed)           3.121     3.577    Ext_DAC_DATA_OBUF[14]
    W4                   OBUF (Prop_obuf_I_O)         3.510     7.088 r  Ext_DAC_DATA_OBUF[14]_inst/O
                         net (fo=0)                   0.000     7.088    Ext_DAC_DATA[14]
    W4                                                                r  Ext_DAC_DATA[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Ext_DAC_DATA[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.032ns  (logic 4.017ns (57.126%)  route 3.015ns (42.874%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y64         FDRE                         0.000     0.000 r  DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[4]/C
    SLICE_X56Y64         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=1, routed)           3.015     3.533    Ext_DAC_DATA_OBUF[12]
    U4                   OBUF (Prop_obuf_I_O)         3.499     7.032 r  Ext_DAC_DATA_OBUF[12]_inst/O
                         net (fo=0)                   0.000     7.032    Ext_DAC_DATA[12]
    U4                                                                r  Ext_DAC_DATA[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Ext_DAC_DATA[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.961ns  (logic 4.043ns (58.085%)  route 2.918ns (41.915%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y64         FDRE                         0.000     0.000 r  DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[0]/C
    SLICE_X56Y64         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           2.918     3.436    Ext_DAC_DATA_OBUF[8]
    W3                   OBUF (Prop_obuf_I_O)         3.525     6.961 r  Ext_DAC_DATA_OBUF[8]_inst/O
                         net (fo=0)                   0.000     6.961    Ext_DAC_DATA[8]
    W3                                                                r  Ext_DAC_DATA[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Ext_DAC_DATA[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.927ns  (logic 4.158ns (60.026%)  route 2.769ns (39.974%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y64         FDRE                         0.000     0.000 r  DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[1]/C
    SLICE_X56Y64         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           2.769     3.247    Ext_DAC_DATA_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.680     6.927 r  Ext_DAC_DATA_OBUF[9]_inst/O
                         net (fo=0)                   0.000     6.927    Ext_DAC_DATA[9]
    V3                                                                r  Ext_DAC_DATA[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Ext_DAC_DATA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.809ns  (logic 4.041ns (59.354%)  route 2.768ns (40.646%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y61         FDRE                         0.000     0.000 r  DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q_reg[6]/C
    SLICE_X52Y61         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=1, routed)           2.768     3.286    Ext_DAC_DATA_OBUF[6]
    W2                   OBUF (Prop_obuf_I_O)         3.523     6.809 r  Ext_DAC_DATA_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.809    Ext_DAC_DATA[6]
    W2                                                                r  Ext_DAC_DATA[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Ext_DAC_DATA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.722ns  (logic 4.028ns (59.919%)  route 2.694ns (40.081%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y63         FDRE                         0.000     0.000 r  DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q_reg[3]/C
    SLICE_X54Y63         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=1, routed)           2.694     3.212    Ext_DAC_DATA_OBUF[3]
    T1                   OBUF (Prop_obuf_I_O)         3.510     6.722 r  Ext_DAC_DATA_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.722    Ext_DAC_DATA[3]
    T1                                                                r  Ext_DAC_DATA[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y68         FDRE                         0.000     0.000 r  DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.first_q_reg[1]/C
    SLICE_X50Y68         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.101     0.265    DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.first_q[1]
    SLICE_X52Y68         SRL16E                                       r  DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DDS1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.first_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.141ns (51.660%)  route 0.132ns (48.340%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68         FDRE                         0.000     0.000 r  DDS1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]/C
    SLICE_X51Y68         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DDS1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]/Q
                         net (fo=3, routed)           0.132     0.273    DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.first_q_reg[1]_0[1]
    SLICE_X50Y68         FDRE                                         r  DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y64         FDRE                         0.000     0.000 r  DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/opt_has_pipe.first_q_reg[2]/C
    SLICE_X52Y64         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=1, routed)           0.116     0.280    DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/D[2]
    SLICE_X52Y62         FDRE                                         r  DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/opt_has_pipe.first_q_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ms/opt_has_pipe.first_q_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y69         FDRE                         0.000     0.000 r  DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/opt_has_pipe.first_q_reg[12]/C
    SLICE_X59Y69         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/opt_has_pipe.first_q_reg[12]/Q
                         net (fo=1, routed)           0.097     0.238    DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.first_q_reg[6][4]
    SLICE_X58Y69         LUT2 (Prop_lut2_I1_O)        0.045     0.283 r  DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.first_q[4]_i_1__1/O
                         net (fo=1, routed)           0.000     0.283    DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ms/D[4]
    SLICE_X58Y69         FDRE                                         r  DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ms/opt_has_pipe.first_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DDS1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (63.028%)  route 0.109ns (36.972%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDRE                         0.000     0.000 r  DDS1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[16]/C
    SLICE_X51Y65         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DDS1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[16]/Q
                         net (fo=3, routed)           0.109     0.250    DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/out[0]
    SLICE_X50Y65         LUT2 (Prop_lut2_I1_O)        0.045     0.295 r  DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr[0]_i_1/O
                         net (fo=1, routed)           0.000     0.295    DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/asyn_mod_sin_addr[0]
    SLICE_X50Y65         FDRE                                         r  DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DDS1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (63.028%)  route 0.109ns (36.972%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68         FDRE                         0.000     0.000 r  DDS1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[28]/C
    SLICE_X51Y68         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DDS1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[28]/Q
                         net (fo=3, routed)           0.109     0.250    DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/out[12]
    SLICE_X50Y68         LUT2 (Prop_lut2_I1_O)        0.045     0.295 r  DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr[12]_i_1/O
                         net (fo=1, routed)           0.000     0.295    DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/asyn_mod_sin_addr[12]
    SLICE_X50Y68         FDRE                                         r  DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DDS1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (63.028%)  route 0.109ns (36.972%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDRE                         0.000     0.000 r  DDS1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[20]/C
    SLICE_X51Y66         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DDS1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[20]/Q
                         net (fo=3, routed)           0.109     0.250    DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/out[4]
    SLICE_X50Y66         LUT2 (Prop_lut2_I1_O)        0.045     0.295 r  DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr[4]_i_1/O
                         net (fo=1, routed)           0.000     0.295    DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/asyn_mod_sin_addr[4]
    SLICE_X50Y66         FDRE                                         r  DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DDS1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.186ns (62.185%)  route 0.113ns (37.815%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDRE                         0.000     0.000 r  DDS1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[24]/C
    SLICE_X51Y67         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DDS1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[24]/Q
                         net (fo=3, routed)           0.113     0.254    DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/out[8]
    SLICE_X50Y67         LUT2 (Prop_lut2_I1_O)        0.045     0.299 r  DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr[8]_i_1/O
                         net (fo=1, routed)           0.000     0.299    DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/asyn_mod_sin_addr[8]
    SLICE_X50Y67         FDRE                                         r  DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.164ns (53.396%)  route 0.143ns (46.604%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y64         FDRE                         0.000     0.000 r  DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/opt_has_pipe.first_q_reg[1]/C
    SLICE_X56Y64         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.143     0.307    DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/D[1]
    SLICE_X56Y63         FDRE                                         r  DDS1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DDS1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DDS1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.268ns (82.742%)  route 0.056ns (17.258%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y62         FDRE                         0.000     0.000 r  DDS1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[6]/C
    SLICE_X51Y62         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DDS1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=2, routed)           0.056     0.197    DDS1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q[6]
    SLICE_X51Y62         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.324 r  DDS1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.324    DDS1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_i_1_n_4
    SLICE_X51Y62         FDRE                                         r  DDS1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            37 Endpoints
Min Delay            37 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLL1/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ext_CLK_TO_DAC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.251ns  (logic 3.951ns (35.117%)  route 7.300ns (64.883%))
  Logic Levels:           3  (BUFG=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.939ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    13.976 f  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.209    PLL1/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     8.244 f  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     9.911    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    10.007 f  PLL1/inst/clkout1_buf/O
                         net (fo=2, routed)           2.006    12.013    DAC_Prescaler1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.150    12.163 r  DAC_Prescaler1/Ext_CLK_TO_DAC_OBUF_inst_i_1/O
                         net (fo=18, routed)          3.627    15.790    Ext_CLK_TO_DAC_OBUF
    U2                   OBUF (Prop_obuf_I_O)         3.705    19.495 r  Ext_CLK_TO_DAC_OBUF_inst/O
                         net (fo=0)                   0.000    19.495    Ext_CLK_TO_DAC
    U2                                                                r  Ext_CLK_TO_DAC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DAC_DATA_Converter1/sig_update_f_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DDS1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.160ns  (logic 0.720ns (33.327%)  route 1.440ns (66.673%))
  Logic Levels:           0  
  Clock Uncertainty:      0.939ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    13.976 f  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.209    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     8.244 f  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     9.911    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    10.007 f  PLL1/inst/clkout1_buf/O
                         net (fo=2, routed)           2.006    12.013    DAC_Prescaler1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.150    12.163 r  DAC_Prescaler1/Ext_CLK_TO_DAC_OBUF_inst_i_1/O
                         net (fo=18, routed)          1.726    13.889    DAC_DATA_Converter1/Ext_CLK_TO_DAC_OBUF
    SLICE_X52Y71         FDRE                                         r  DAC_DATA_Converter1/sig_update_f_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y71         FDRE (Prop_fdre_C_Q)         0.720    14.609 r  DAC_DATA_Converter1/sig_update_f_reg/Q
                         net (fo=20, routed)          1.440    16.049    DDS1/U0/i_synth/s_axis_config_tvalid
    SLICE_X50Y62         FDRE                                         r  DDS1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DAC_DATA_Converter1/sig_update_f_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DDS1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.837ns  (logic 0.720ns (39.192%)  route 1.117ns (60.808%))
  Logic Levels:           0  
  Clock Uncertainty:      0.939ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    13.976 f  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.209    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     8.244 f  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     9.911    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    10.007 f  PLL1/inst/clkout1_buf/O
                         net (fo=2, routed)           2.006    12.013    DAC_Prescaler1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.150    12.163 r  DAC_Prescaler1/Ext_CLK_TO_DAC_OBUF_inst_i_1/O
                         net (fo=18, routed)          1.726    13.889    DAC_DATA_Converter1/Ext_CLK_TO_DAC_OBUF
    SLICE_X52Y71         FDRE                                         r  DAC_DATA_Converter1/sig_update_f_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y71         FDRE (Prop_fdre_C_Q)         0.720    14.609 r  DAC_DATA_Converter1/sig_update_f_reg/Q
                         net (fo=20, routed)          1.117    15.726    DDS1/U0/i_synth/s_axis_config_tvalid
    SLICE_X50Y61         FDRE                                         r  DDS1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DAC_DATA_Converter1/sig_update_f_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DDS1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.684ns  (logic 0.720ns (42.756%)  route 0.964ns (57.244%))
  Logic Levels:           0  
  Clock Uncertainty:      0.939ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    13.976 f  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.209    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     8.244 f  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     9.911    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    10.007 f  PLL1/inst/clkout1_buf/O
                         net (fo=2, routed)           2.006    12.013    DAC_Prescaler1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.150    12.163 r  DAC_Prescaler1/Ext_CLK_TO_DAC_OBUF_inst_i_1/O
                         net (fo=18, routed)          1.726    13.889    DAC_DATA_Converter1/Ext_CLK_TO_DAC_OBUF
    SLICE_X52Y71         FDRE                                         r  DAC_DATA_Converter1/sig_update_f_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y71         FDRE (Prop_fdre_C_Q)         0.720    14.609 r  DAC_DATA_Converter1/sig_update_f_reg/Q
                         net (fo=20, routed)          0.964    15.573    DDS1/U0/i_synth/s_axis_config_tvalid
    SLICE_X50Y63         FDRE                                         r  DDS1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DAC_DATA_Converter1/sig_update_f_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DDS1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[9]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.684ns  (logic 0.720ns (42.756%)  route 0.964ns (57.244%))
  Logic Levels:           0  
  Clock Uncertainty:      0.939ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    13.976 f  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.209    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     8.244 f  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     9.911    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    10.007 f  PLL1/inst/clkout1_buf/O
                         net (fo=2, routed)           2.006    12.013    DAC_Prescaler1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.150    12.163 r  DAC_Prescaler1/Ext_CLK_TO_DAC_OBUF_inst_i_1/O
                         net (fo=18, routed)          1.726    13.889    DAC_DATA_Converter1/Ext_CLK_TO_DAC_OBUF
    SLICE_X52Y71         FDRE                                         r  DAC_DATA_Converter1/sig_update_f_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y71         FDRE (Prop_fdre_C_Q)         0.720    14.609 r  DAC_DATA_Converter1/sig_update_f_reg/Q
                         net (fo=20, routed)          0.964    15.573    DDS1/U0/i_synth/s_axis_config_tvalid
    SLICE_X50Y63         FDRE                                         r  DDS1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[9]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DAC_DATA_Converter1/sig_f_out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DDS1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.623ns  (logic 0.658ns (40.533%)  route 0.965ns (59.467%))
  Logic Levels:           0  
  Clock Uncertainty:      0.939ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    13.976 f  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.209    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     8.244 f  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     9.911    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    10.007 f  PLL1/inst/clkout1_buf/O
                         net (fo=2, routed)           2.006    12.013    DAC_Prescaler1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.150    12.163 r  DAC_Prescaler1/Ext_CLK_TO_DAC_OBUF_inst_i_1/O
                         net (fo=18, routed)          1.726    13.889    DAC_DATA_Converter1/Ext_CLK_TO_DAC_OBUF
    SLICE_X53Y71         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.658    14.547 r  DAC_DATA_Converter1/sig_f_out_reg[29]/Q
                         net (fo=2, routed)           0.965    15.512    DDS1/U0/i_synth/s_axis_config_tdata[29]
    SLICE_X52Y69         FDRE                                         r  DDS1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DAC_DATA_Converter1/sig_f_out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DDS1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.388ns  (logic 0.658ns (47.398%)  route 0.730ns (52.602%))
  Logic Levels:           0  
  Clock Uncertainty:      0.939ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    13.976 f  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.209    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     8.244 f  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     9.911    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    10.007 f  PLL1/inst/clkout1_buf/O
                         net (fo=2, routed)           2.006    12.013    DAC_Prescaler1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.150    12.163 r  DAC_Prescaler1/Ext_CLK_TO_DAC_OBUF_inst_i_1/O
                         net (fo=18, routed)          1.866    14.028    DAC_DATA_Converter1/Ext_CLK_TO_DAC_OBUF
    SLICE_X53Y70         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDRE (Prop_fdre_C_Q)         0.658    14.686 r  DAC_DATA_Converter1/sig_f_out_reg[17]/Q
                         net (fo=2, routed)           0.730    15.417    DDS1/U0/i_synth/s_axis_config_tdata[17]
    SLICE_X52Y65         FDRE                                         r  DDS1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DAC_DATA_Converter1/sig_f_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DDS1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.374ns  (logic 0.658ns (47.904%)  route 0.716ns (52.096%))
  Logic Levels:           0  
  Clock Uncertainty:      0.939ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    13.976 f  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.209    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     8.244 f  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     9.911    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    10.007 f  PLL1/inst/clkout1_buf/O
                         net (fo=2, routed)           2.006    12.013    DAC_Prescaler1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.150    12.163 r  DAC_Prescaler1/Ext_CLK_TO_DAC_OBUF_inst_i_1/O
                         net (fo=18, routed)          1.866    14.028    DAC_DATA_Converter1/Ext_CLK_TO_DAC_OBUF
    SLICE_X53Y70         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDRE (Prop_fdre_C_Q)         0.658    14.686 r  DAC_DATA_Converter1/sig_f_out_reg[19]/Q
                         net (fo=2, routed)           0.716    15.402    DDS1/U0/i_synth/s_axis_config_tdata[19]
    SLICE_X52Y65         FDRE                                         r  DDS1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DAC_DATA_Converter1/sig_f_out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DDS1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.342ns  (logic 0.658ns (49.021%)  route 0.684ns (50.980%))
  Logic Levels:           0  
  Clock Uncertainty:      0.939ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    13.976 f  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.209    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     8.244 f  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     9.911    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    10.007 f  PLL1/inst/clkout1_buf/O
                         net (fo=2, routed)           2.006    12.013    DAC_Prescaler1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.150    12.163 r  DAC_Prescaler1/Ext_CLK_TO_DAC_OBUF_inst_i_1/O
                         net (fo=18, routed)          1.866    14.028    DAC_DATA_Converter1/Ext_CLK_TO_DAC_OBUF
    SLICE_X53Y70         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDRE (Prop_fdre_C_Q)         0.658    14.686 r  DAC_DATA_Converter1/sig_f_out_reg[21]/Q
                         net (fo=2, routed)           0.684    15.371    DDS1/U0/i_synth/s_axis_config_tdata[21]
    SLICE_X53Y67         FDRE                                         r  DDS1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DAC_DATA_Converter1/sig_f_out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DDS1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.293ns  (logic 0.621ns (48.023%)  route 0.672ns (51.977%))
  Logic Levels:           0  
  Clock Uncertainty:      0.939ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    13.976 f  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.209    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     8.244 f  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     9.911    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    10.007 f  PLL1/inst/clkout1_buf/O
                         net (fo=2, routed)           2.006    12.013    DAC_Prescaler1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.150    12.163 r  DAC_Prescaler1/Ext_CLK_TO_DAC_OBUF_inst_i_1/O
                         net (fo=18, routed)          1.866    14.028    DAC_DATA_Converter1/Ext_CLK_TO_DAC_OBUF
    SLICE_X53Y70         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDRE (Prop_fdre_C_Q)         0.621    14.649 r  DAC_DATA_Converter1/sig_f_out_reg[26]/Q
                         net (fo=2, routed)           0.672    15.322    DDS1/U0/i_synth/s_axis_config_tdata[26]
    SLICE_X53Y67         FDRE                                         r  DDS1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[26]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLL1/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ext_CLK_TO_DAC
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.815ns  (logic 1.338ns (35.070%)  route 2.477ns (64.930%))
  Logic Levels:           3  (BUFG=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.939ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL1/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL1/inst/clkout1_buf/O
                         net (fo=2, routed)           0.711    -0.452    DAC_Prescaler1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.046    -0.406 f  DAC_Prescaler1/Ext_CLK_TO_DAC_OBUF_inst_i_1/O
                         net (fo=18, routed)          1.277     0.871    Ext_CLK_TO_DAC_OBUF
    U2                   OBUF (Prop_obuf_I_O)         1.266     2.137 f  Ext_CLK_TO_DAC_OBUF_inst/O
                         net (fo=0)                   0.000     2.137    Ext_CLK_TO_DAC
    U2                                                                f  Ext_CLK_TO_DAC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DAC_DATA_Converter1/sig_f_out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DDS1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.203ns (62.293%)  route 0.123ns (37.707%))
  Logic Levels:           0  
  Clock Uncertainty:      0.939ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244    12.744 f  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.184    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    10.822 f  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    11.310    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    11.336 f  PLL1/inst/clkout1_buf/O
                         net (fo=2, routed)           0.711    12.048    DAC_Prescaler1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.046    12.094 r  DAC_Prescaler1/Ext_CLK_TO_DAC_OBUF_inst_i_1/O
                         net (fo=18, routed)          0.676    12.770    DAC_DATA_Converter1/Ext_CLK_TO_DAC_OBUF
    SLICE_X51Y70         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y70         FDRE (Prop_fdre_C_Q)         0.203    12.973 r  DAC_DATA_Converter1/sig_f_out_reg[23]/Q
                         net (fo=2, routed)           0.123    13.096    DDS1/U0/i_synth/s_axis_config_tdata[23]
    SLICE_X51Y69         FDRE                                         r  DDS1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DAC_DATA_Converter1/sig_f_out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DDS1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.203ns (62.041%)  route 0.124ns (37.959%))
  Logic Levels:           0  
  Clock Uncertainty:      0.939ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244    12.744 f  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.184    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    10.822 f  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    11.310    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    11.336 f  PLL1/inst/clkout1_buf/O
                         net (fo=2, routed)           0.711    12.048    DAC_Prescaler1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.046    12.094 r  DAC_Prescaler1/Ext_CLK_TO_DAC_OBUF_inst_i_1/O
                         net (fo=18, routed)          0.676    12.770    DAC_DATA_Converter1/Ext_CLK_TO_DAC_OBUF
    SLICE_X51Y70         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y70         FDRE (Prop_fdre_C_Q)         0.203    12.973 r  DAC_DATA_Converter1/sig_f_out_reg[20]/Q
                         net (fo=2, routed)           0.124    13.097    DDS1/U0/i_synth/s_axis_config_tdata[20]
    SLICE_X51Y69         FDRE                                         r  DDS1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DAC_DATA_Converter1/sig_f_out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DDS1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.203ns (51.361%)  route 0.192ns (48.638%))
  Logic Levels:           0  
  Clock Uncertainty:      0.939ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244    12.744 f  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.184    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    10.822 f  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    11.310    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    11.336 f  PLL1/inst/clkout1_buf/O
                         net (fo=2, routed)           0.711    12.048    DAC_Prescaler1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.046    12.094 r  DAC_Prescaler1/Ext_CLK_TO_DAC_OBUF_inst_i_1/O
                         net (fo=18, routed)          0.676    12.770    DAC_DATA_Converter1/Ext_CLK_TO_DAC_OBUF
    SLICE_X51Y70         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y70         FDRE (Prop_fdre_C_Q)         0.203    12.973 r  DAC_DATA_Converter1/sig_f_out_reg[22]/Q
                         net (fo=2, routed)           0.192    13.165    DDS1/U0/i_synth/s_axis_config_tdata[22]
    SLICE_X51Y69         FDRE                                         r  DDS1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DAC_DATA_Converter1/sig_f_out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DDS1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.190ns (51.417%)  route 0.180ns (48.583%))
  Logic Levels:           0  
  Clock Uncertainty:      0.939ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244    12.744 f  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.184    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    10.822 f  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    11.310    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    11.336 f  PLL1/inst/clkout1_buf/O
                         net (fo=2, routed)           0.711    12.048    DAC_Prescaler1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.046    12.094 r  DAC_Prescaler1/Ext_CLK_TO_DAC_OBUF_inst_i_1/O
                         net (fo=18, routed)          0.758    12.852    DAC_DATA_Converter1/Ext_CLK_TO_DAC_OBUF
    SLICE_X53Y71         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.190    13.042 r  DAC_DATA_Converter1/sig_f_out_reg[31]/Q
                         net (fo=2, routed)           0.180    13.221    DDS1/U0/i_synth/s_axis_config_tdata[31]
    SLICE_X52Y69         FDRE                                         r  DDS1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DAC_DATA_Converter1/sig_update_f_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DDS1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[25]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.226ns (60.491%)  route 0.148ns (39.509%))
  Logic Levels:           0  
  Clock Uncertainty:      0.939ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244    12.744 f  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.184    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    10.822 f  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    11.310    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    11.336 f  PLL1/inst/clkout1_buf/O
                         net (fo=2, routed)           0.711    12.048    DAC_Prescaler1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.046    12.094 r  DAC_Prescaler1/Ext_CLK_TO_DAC_OBUF_inst_i_1/O
                         net (fo=18, routed)          0.758    12.852    DAC_DATA_Converter1/Ext_CLK_TO_DAC_OBUF
    SLICE_X52Y71         FDRE                                         r  DAC_DATA_Converter1/sig_update_f_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y71         FDRE (Prop_fdre_C_Q)         0.226    13.078 r  DAC_DATA_Converter1/sig_update_f_reg/Q
                         net (fo=20, routed)          0.148    13.225    DDS1/U0/i_synth/s_axis_config_tvalid
    SLICE_X53Y69         FDRE                                         r  DDS1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[25]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DAC_DATA_Converter1/sig_update_f_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DDS1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[27]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.226ns (60.491%)  route 0.148ns (39.509%))
  Logic Levels:           0  
  Clock Uncertainty:      0.939ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244    12.744 f  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.184    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    10.822 f  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    11.310    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    11.336 f  PLL1/inst/clkout1_buf/O
                         net (fo=2, routed)           0.711    12.048    DAC_Prescaler1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.046    12.094 r  DAC_Prescaler1/Ext_CLK_TO_DAC_OBUF_inst_i_1/O
                         net (fo=18, routed)          0.758    12.852    DAC_DATA_Converter1/Ext_CLK_TO_DAC_OBUF
    SLICE_X52Y71         FDRE                                         r  DAC_DATA_Converter1/sig_update_f_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y71         FDRE (Prop_fdre_C_Q)         0.226    13.078 r  DAC_DATA_Converter1/sig_update_f_reg/Q
                         net (fo=20, routed)          0.148    13.225    DDS1/U0/i_synth/s_axis_config_tvalid
    SLICE_X53Y69         FDRE                                         r  DDS1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[27]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DAC_DATA_Converter1/sig_update_f_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DDS1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[28]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.226ns (60.491%)  route 0.148ns (39.509%))
  Logic Levels:           0  
  Clock Uncertainty:      0.939ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244    12.744 f  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.184    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    10.822 f  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    11.310    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    11.336 f  PLL1/inst/clkout1_buf/O
                         net (fo=2, routed)           0.711    12.048    DAC_Prescaler1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.046    12.094 r  DAC_Prescaler1/Ext_CLK_TO_DAC_OBUF_inst_i_1/O
                         net (fo=18, routed)          0.758    12.852    DAC_DATA_Converter1/Ext_CLK_TO_DAC_OBUF
    SLICE_X52Y71         FDRE                                         r  DAC_DATA_Converter1/sig_update_f_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y71         FDRE (Prop_fdre_C_Q)         0.226    13.078 r  DAC_DATA_Converter1/sig_update_f_reg/Q
                         net (fo=20, routed)          0.148    13.225    DDS1/U0/i_synth/s_axis_config_tvalid
    SLICE_X52Y69         FDRE                                         r  DDS1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[28]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DAC_DATA_Converter1/sig_update_f_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DDS1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[29]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.226ns (60.491%)  route 0.148ns (39.509%))
  Logic Levels:           0  
  Clock Uncertainty:      0.939ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244    12.744 f  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.184    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    10.822 f  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    11.310    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    11.336 f  PLL1/inst/clkout1_buf/O
                         net (fo=2, routed)           0.711    12.048    DAC_Prescaler1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.046    12.094 r  DAC_Prescaler1/Ext_CLK_TO_DAC_OBUF_inst_i_1/O
                         net (fo=18, routed)          0.758    12.852    DAC_DATA_Converter1/Ext_CLK_TO_DAC_OBUF
    SLICE_X52Y71         FDRE                                         r  DAC_DATA_Converter1/sig_update_f_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y71         FDRE (Prop_fdre_C_Q)         0.226    13.078 r  DAC_DATA_Converter1/sig_update_f_reg/Q
                         net (fo=20, routed)          0.148    13.225    DDS1/U0/i_synth/s_axis_config_tvalid
    SLICE_X52Y69         FDRE                                         r  DDS1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[29]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DAC_DATA_Converter1/sig_update_f_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DDS1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[30]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.226ns (60.491%)  route 0.148ns (39.509%))
  Logic Levels:           0  
  Clock Uncertainty:      0.939ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244    12.744 f  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.184    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    10.822 f  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    11.310    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    11.336 f  PLL1/inst/clkout1_buf/O
                         net (fo=2, routed)           0.711    12.048    DAC_Prescaler1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.046    12.094 r  DAC_Prescaler1/Ext_CLK_TO_DAC_OBUF_inst_i_1/O
                         net (fo=18, routed)          0.758    12.852    DAC_DATA_Converter1/Ext_CLK_TO_DAC_OBUF
    SLICE_X52Y71         FDRE                                         r  DAC_DATA_Converter1/sig_update_f_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y71         FDRE (Prop_fdre_C_Q)         0.226    13.078 r  DAC_DATA_Converter1/sig_update_f_reg/Q
                         net (fo=20, routed)          0.148    13.225    DDS1/U0/i_synth/s_axis_config_tvalid
    SLICE_X52Y69         FDRE                                         r  DDS1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[30]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLL1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PLL1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.862ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.098 f  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.578    PLL1/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145    39.433 f  PLL1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    39.967    PLL1/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    39.996 f  PLL1/inst/clkf_buf/O
                         net (fo=1, routed)           0.816    40.811    PLL1/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  PLL1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLL1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PLL1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.862ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL1/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.654 r  PLL1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.067    PLL1/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL1/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.521    PLL1/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  PLL1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Ext_SET_F_IN[18]
                            (input port)
  Destination:            DAC_DATA_Converter1/sig_f_out_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.695ns  (logic 2.293ns (29.798%)  route 5.402ns (70.202%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT6=1)
  Clock Path Skew:        0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.296ns = ( 12.795 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.939ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  Ext_SET_F_IN[18] (IN)
                         net (fo=0)                   0.000     0.000    Ext_SET_F_IN[18]
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  Ext_SET_F_IN_IBUF[18]_inst/O
                         net (fo=2, routed)           4.582     6.039    DAC_DATA_Converter1/D[2]
    SLICE_X52Y70         LUT6 (Prop_lut6_I1_O)        0.124     6.163 r  DAC_DATA_Converter1/sig_f_out[31]_i_7/O
                         net (fo=1, routed)           0.000     6.163    DAC_DATA_Converter1/sig_f_out[31]_i_7_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.696 r  DAC_DATA_Converter1/sig_f_out_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.696    DAC_DATA_Converter1/sig_f_out_reg[31]_i_2_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     6.875 r  DAC_DATA_Converter1/sig_f_out_reg[31]_i_1/CO[1]
                         net (fo=17, routed)          0.820     7.695    DAC_DATA_Converter1/sig_f_out_reg[31]_i_1_n_2
    SLICE_X51Y70         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    13.905 f  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.067    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.846 f  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.433    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.524 f  PLL1/inst/clkout1_buf/O
                         net (fo=2, routed)           1.800    11.324    DAC_Prescaler1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.121    11.445 r  DAC_Prescaler1/Ext_CLK_TO_DAC_OBUF_inst_i_1/O
                         net (fo=18, routed)          1.350    12.795    DAC_DATA_Converter1/Ext_CLK_TO_DAC_OBUF
    SLICE_X51Y70         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[20]/C

Slack:                    inf
  Source:                 Ext_SET_F_IN[18]
                            (input port)
  Destination:            DAC_DATA_Converter1/sig_f_out_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.695ns  (logic 2.293ns (29.798%)  route 5.402ns (70.202%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT6=1)
  Clock Path Skew:        0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.296ns = ( 12.795 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.939ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  Ext_SET_F_IN[18] (IN)
                         net (fo=0)                   0.000     0.000    Ext_SET_F_IN[18]
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  Ext_SET_F_IN_IBUF[18]_inst/O
                         net (fo=2, routed)           4.582     6.039    DAC_DATA_Converter1/D[2]
    SLICE_X52Y70         LUT6 (Prop_lut6_I1_O)        0.124     6.163 r  DAC_DATA_Converter1/sig_f_out[31]_i_7/O
                         net (fo=1, routed)           0.000     6.163    DAC_DATA_Converter1/sig_f_out[31]_i_7_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.696 r  DAC_DATA_Converter1/sig_f_out_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.696    DAC_DATA_Converter1/sig_f_out_reg[31]_i_2_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     6.875 r  DAC_DATA_Converter1/sig_f_out_reg[31]_i_1/CO[1]
                         net (fo=17, routed)          0.820     7.695    DAC_DATA_Converter1/sig_f_out_reg[31]_i_1_n_2
    SLICE_X51Y70         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    13.905 f  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.067    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.846 f  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.433    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.524 f  PLL1/inst/clkout1_buf/O
                         net (fo=2, routed)           1.800    11.324    DAC_Prescaler1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.121    11.445 r  DAC_Prescaler1/Ext_CLK_TO_DAC_OBUF_inst_i_1/O
                         net (fo=18, routed)          1.350    12.795    DAC_DATA_Converter1/Ext_CLK_TO_DAC_OBUF
    SLICE_X51Y70         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[22]/C

Slack:                    inf
  Source:                 Ext_SET_F_IN[18]
                            (input port)
  Destination:            DAC_DATA_Converter1/sig_f_out_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.695ns  (logic 2.293ns (29.798%)  route 5.402ns (70.202%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT6=1)
  Clock Path Skew:        0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.296ns = ( 12.795 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.939ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  Ext_SET_F_IN[18] (IN)
                         net (fo=0)                   0.000     0.000    Ext_SET_F_IN[18]
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  Ext_SET_F_IN_IBUF[18]_inst/O
                         net (fo=2, routed)           4.582     6.039    DAC_DATA_Converter1/D[2]
    SLICE_X52Y70         LUT6 (Prop_lut6_I1_O)        0.124     6.163 r  DAC_DATA_Converter1/sig_f_out[31]_i_7/O
                         net (fo=1, routed)           0.000     6.163    DAC_DATA_Converter1/sig_f_out[31]_i_7_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.696 r  DAC_DATA_Converter1/sig_f_out_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.696    DAC_DATA_Converter1/sig_f_out_reg[31]_i_2_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     6.875 r  DAC_DATA_Converter1/sig_f_out_reg[31]_i_1/CO[1]
                         net (fo=17, routed)          0.820     7.695    DAC_DATA_Converter1/sig_f_out_reg[31]_i_1_n_2
    SLICE_X51Y70         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    13.905 f  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.067    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.846 f  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.433    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.524 f  PLL1/inst/clkout1_buf/O
                         net (fo=2, routed)           1.800    11.324    DAC_Prescaler1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.121    11.445 r  DAC_Prescaler1/Ext_CLK_TO_DAC_OBUF_inst_i_1/O
                         net (fo=18, routed)          1.350    12.795    DAC_DATA_Converter1/Ext_CLK_TO_DAC_OBUF
    SLICE_X51Y70         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[23]/C

Slack:                    inf
  Source:                 Ext_SET_F_IN[18]
                            (input port)
  Destination:            DAC_DATA_Converter1/sig_f_out_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.638ns  (logic 2.293ns (30.018%)  route 5.345ns (69.982%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT6=1)
  Clock Path Skew:        0.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.544ns = ( 13.044 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.939ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  Ext_SET_F_IN[18] (IN)
                         net (fo=0)                   0.000     0.000    Ext_SET_F_IN[18]
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  Ext_SET_F_IN_IBUF[18]_inst/O
                         net (fo=2, routed)           4.582     6.039    DAC_DATA_Converter1/D[2]
    SLICE_X52Y70         LUT6 (Prop_lut6_I1_O)        0.124     6.163 r  DAC_DATA_Converter1/sig_f_out[31]_i_7/O
                         net (fo=1, routed)           0.000     6.163    DAC_DATA_Converter1/sig_f_out[31]_i_7_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.696 r  DAC_DATA_Converter1/sig_f_out_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.696    DAC_DATA_Converter1/sig_f_out_reg[31]_i_2_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     6.875 r  DAC_DATA_Converter1/sig_f_out_reg[31]_i_1/CO[1]
                         net (fo=17, routed)          0.763     7.638    DAC_DATA_Converter1/sig_f_out_reg[31]_i_1_n_2
    SLICE_X53Y70         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    13.905 f  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.067    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.846 f  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.433    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.524 f  PLL1/inst/clkout1_buf/O
                         net (fo=2, routed)           1.800    11.324    DAC_Prescaler1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.121    11.445 r  DAC_Prescaler1/Ext_CLK_TO_DAC_OBUF_inst_i_1/O
                         net (fo=18, routed)          1.599    13.044    DAC_DATA_Converter1/Ext_CLK_TO_DAC_OBUF
    SLICE_X53Y70         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[16]/C

Slack:                    inf
  Source:                 Ext_SET_F_IN[18]
                            (input port)
  Destination:            DAC_DATA_Converter1/sig_f_out_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.638ns  (logic 2.293ns (30.018%)  route 5.345ns (69.982%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT6=1)
  Clock Path Skew:        0.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.544ns = ( 13.044 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.939ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  Ext_SET_F_IN[18] (IN)
                         net (fo=0)                   0.000     0.000    Ext_SET_F_IN[18]
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  Ext_SET_F_IN_IBUF[18]_inst/O
                         net (fo=2, routed)           4.582     6.039    DAC_DATA_Converter1/D[2]
    SLICE_X52Y70         LUT6 (Prop_lut6_I1_O)        0.124     6.163 r  DAC_DATA_Converter1/sig_f_out[31]_i_7/O
                         net (fo=1, routed)           0.000     6.163    DAC_DATA_Converter1/sig_f_out[31]_i_7_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.696 r  DAC_DATA_Converter1/sig_f_out_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.696    DAC_DATA_Converter1/sig_f_out_reg[31]_i_2_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     6.875 r  DAC_DATA_Converter1/sig_f_out_reg[31]_i_1/CO[1]
                         net (fo=17, routed)          0.763     7.638    DAC_DATA_Converter1/sig_f_out_reg[31]_i_1_n_2
    SLICE_X53Y70         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    13.905 f  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.067    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.846 f  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.433    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.524 f  PLL1/inst/clkout1_buf/O
                         net (fo=2, routed)           1.800    11.324    DAC_Prescaler1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.121    11.445 r  DAC_Prescaler1/Ext_CLK_TO_DAC_OBUF_inst_i_1/O
                         net (fo=18, routed)          1.599    13.044    DAC_DATA_Converter1/Ext_CLK_TO_DAC_OBUF
    SLICE_X53Y70         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[17]/C

Slack:                    inf
  Source:                 Ext_SET_F_IN[18]
                            (input port)
  Destination:            DAC_DATA_Converter1/sig_f_out_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.638ns  (logic 2.293ns (30.018%)  route 5.345ns (69.982%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT6=1)
  Clock Path Skew:        0.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.544ns = ( 13.044 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.939ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  Ext_SET_F_IN[18] (IN)
                         net (fo=0)                   0.000     0.000    Ext_SET_F_IN[18]
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  Ext_SET_F_IN_IBUF[18]_inst/O
                         net (fo=2, routed)           4.582     6.039    DAC_DATA_Converter1/D[2]
    SLICE_X52Y70         LUT6 (Prop_lut6_I1_O)        0.124     6.163 r  DAC_DATA_Converter1/sig_f_out[31]_i_7/O
                         net (fo=1, routed)           0.000     6.163    DAC_DATA_Converter1/sig_f_out[31]_i_7_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.696 r  DAC_DATA_Converter1/sig_f_out_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.696    DAC_DATA_Converter1/sig_f_out_reg[31]_i_2_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     6.875 r  DAC_DATA_Converter1/sig_f_out_reg[31]_i_1/CO[1]
                         net (fo=17, routed)          0.763     7.638    DAC_DATA_Converter1/sig_f_out_reg[31]_i_1_n_2
    SLICE_X52Y70         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    13.905 f  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.067    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.846 f  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.433    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.524 f  PLL1/inst/clkout1_buf/O
                         net (fo=2, routed)           1.800    11.324    DAC_Prescaler1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.121    11.445 r  DAC_Prescaler1/Ext_CLK_TO_DAC_OBUF_inst_i_1/O
                         net (fo=18, routed)          1.599    13.044    DAC_DATA_Converter1/Ext_CLK_TO_DAC_OBUF
    SLICE_X52Y70         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[18]/C

Slack:                    inf
  Source:                 Ext_SET_F_IN[18]
                            (input port)
  Destination:            DAC_DATA_Converter1/sig_f_out_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.638ns  (logic 2.293ns (30.018%)  route 5.345ns (69.982%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT6=1)
  Clock Path Skew:        0.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.544ns = ( 13.044 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.939ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  Ext_SET_F_IN[18] (IN)
                         net (fo=0)                   0.000     0.000    Ext_SET_F_IN[18]
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  Ext_SET_F_IN_IBUF[18]_inst/O
                         net (fo=2, routed)           4.582     6.039    DAC_DATA_Converter1/D[2]
    SLICE_X52Y70         LUT6 (Prop_lut6_I1_O)        0.124     6.163 r  DAC_DATA_Converter1/sig_f_out[31]_i_7/O
                         net (fo=1, routed)           0.000     6.163    DAC_DATA_Converter1/sig_f_out[31]_i_7_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.696 r  DAC_DATA_Converter1/sig_f_out_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.696    DAC_DATA_Converter1/sig_f_out_reg[31]_i_2_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     6.875 r  DAC_DATA_Converter1/sig_f_out_reg[31]_i_1/CO[1]
                         net (fo=17, routed)          0.763     7.638    DAC_DATA_Converter1/sig_f_out_reg[31]_i_1_n_2
    SLICE_X53Y70         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    13.905 f  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.067    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.846 f  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.433    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.524 f  PLL1/inst/clkout1_buf/O
                         net (fo=2, routed)           1.800    11.324    DAC_Prescaler1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.121    11.445 r  DAC_Prescaler1/Ext_CLK_TO_DAC_OBUF_inst_i_1/O
                         net (fo=18, routed)          1.599    13.044    DAC_DATA_Converter1/Ext_CLK_TO_DAC_OBUF
    SLICE_X53Y70         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[19]/C

Slack:                    inf
  Source:                 Ext_SET_F_IN[18]
                            (input port)
  Destination:            DAC_DATA_Converter1/sig_f_out_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.638ns  (logic 2.293ns (30.018%)  route 5.345ns (69.982%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT6=1)
  Clock Path Skew:        0.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.544ns = ( 13.044 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.939ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  Ext_SET_F_IN[18] (IN)
                         net (fo=0)                   0.000     0.000    Ext_SET_F_IN[18]
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  Ext_SET_F_IN_IBUF[18]_inst/O
                         net (fo=2, routed)           4.582     6.039    DAC_DATA_Converter1/D[2]
    SLICE_X52Y70         LUT6 (Prop_lut6_I1_O)        0.124     6.163 r  DAC_DATA_Converter1/sig_f_out[31]_i_7/O
                         net (fo=1, routed)           0.000     6.163    DAC_DATA_Converter1/sig_f_out[31]_i_7_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.696 r  DAC_DATA_Converter1/sig_f_out_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.696    DAC_DATA_Converter1/sig_f_out_reg[31]_i_2_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     6.875 r  DAC_DATA_Converter1/sig_f_out_reg[31]_i_1/CO[1]
                         net (fo=17, routed)          0.763     7.638    DAC_DATA_Converter1/sig_f_out_reg[31]_i_1_n_2
    SLICE_X53Y70         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    13.905 f  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.067    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.846 f  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.433    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.524 f  PLL1/inst/clkout1_buf/O
                         net (fo=2, routed)           1.800    11.324    DAC_Prescaler1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.121    11.445 r  DAC_Prescaler1/Ext_CLK_TO_DAC_OBUF_inst_i_1/O
                         net (fo=18, routed)          1.599    13.044    DAC_DATA_Converter1/Ext_CLK_TO_DAC_OBUF
    SLICE_X53Y70         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[21]/C

Slack:                    inf
  Source:                 Ext_SET_F_IN[18]
                            (input port)
  Destination:            DAC_DATA_Converter1/sig_f_out_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.638ns  (logic 2.293ns (30.018%)  route 5.345ns (69.982%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT6=1)
  Clock Path Skew:        0.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.544ns = ( 13.044 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.939ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  Ext_SET_F_IN[18] (IN)
                         net (fo=0)                   0.000     0.000    Ext_SET_F_IN[18]
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  Ext_SET_F_IN_IBUF[18]_inst/O
                         net (fo=2, routed)           4.582     6.039    DAC_DATA_Converter1/D[2]
    SLICE_X52Y70         LUT6 (Prop_lut6_I1_O)        0.124     6.163 r  DAC_DATA_Converter1/sig_f_out[31]_i_7/O
                         net (fo=1, routed)           0.000     6.163    DAC_DATA_Converter1/sig_f_out[31]_i_7_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.696 r  DAC_DATA_Converter1/sig_f_out_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.696    DAC_DATA_Converter1/sig_f_out_reg[31]_i_2_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     6.875 r  DAC_DATA_Converter1/sig_f_out_reg[31]_i_1/CO[1]
                         net (fo=17, routed)          0.763     7.638    DAC_DATA_Converter1/sig_f_out_reg[31]_i_1_n_2
    SLICE_X53Y70         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    13.905 f  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.067    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.846 f  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.433    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.524 f  PLL1/inst/clkout1_buf/O
                         net (fo=2, routed)           1.800    11.324    DAC_Prescaler1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.121    11.445 r  DAC_Prescaler1/Ext_CLK_TO_DAC_OBUF_inst_i_1/O
                         net (fo=18, routed)          1.599    13.044    DAC_DATA_Converter1/Ext_CLK_TO_DAC_OBUF
    SLICE_X53Y70         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[24]/C

Slack:                    inf
  Source:                 Ext_SET_F_IN[18]
                            (input port)
  Destination:            DAC_DATA_Converter1/sig_f_out_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.638ns  (logic 2.293ns (30.018%)  route 5.345ns (69.982%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT6=1)
  Clock Path Skew:        0.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.544ns = ( 13.044 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.939ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  Ext_SET_F_IN[18] (IN)
                         net (fo=0)                   0.000     0.000    Ext_SET_F_IN[18]
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  Ext_SET_F_IN_IBUF[18]_inst/O
                         net (fo=2, routed)           4.582     6.039    DAC_DATA_Converter1/D[2]
    SLICE_X52Y70         LUT6 (Prop_lut6_I1_O)        0.124     6.163 r  DAC_DATA_Converter1/sig_f_out[31]_i_7/O
                         net (fo=1, routed)           0.000     6.163    DAC_DATA_Converter1/sig_f_out[31]_i_7_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.696 r  DAC_DATA_Converter1/sig_f_out_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.696    DAC_DATA_Converter1/sig_f_out_reg[31]_i_2_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     6.875 r  DAC_DATA_Converter1/sig_f_out_reg[31]_i_1/CO[1]
                         net (fo=17, routed)          0.763     7.638    DAC_DATA_Converter1/sig_f_out_reg[31]_i_1_n_2
    SLICE_X53Y70         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    13.905 f  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.067    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.846 f  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.433    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.524 f  PLL1/inst/clkout1_buf/O
                         net (fo=2, routed)           1.800    11.324    DAC_Prescaler1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.121    11.445 r  DAC_Prescaler1/Ext_CLK_TO_DAC_OBUF_inst_i_1/O
                         net (fo=18, routed)          1.599    13.044    DAC_DATA_Converter1/Ext_CLK_TO_DAC_OBUF
    SLICE_X53Y70         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[25]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Ext_SET_F_IN[30]
                            (input port)
  Destination:            DAC_DATA_Converter1/sig_f_out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.902ns  (logic 0.231ns (25.646%)  route 0.671ns (74.354%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.256ns = ( 12.756 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P3                                                0.000     0.000 r  Ext_SET_F_IN[30] (IN)
                         net (fo=0)                   0.000     0.000    Ext_SET_F_IN[30]
    P3                   IBUF (Prop_ibuf_I_O)         0.231     0.231 r  Ext_SET_F_IN_IBUF[30]_inst/O
                         net (fo=2, routed)           0.671     0.902    DAC_DATA_Converter1/D[14]
    SLICE_X53Y71         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    12.932 f  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.412    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    10.267 f  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    10.800    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    10.829 f  PLL1/inst/clkout1_buf/O
                         net (fo=2, routed)           1.010    11.840    DAC_Prescaler1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.057    11.897 r  DAC_Prescaler1/Ext_CLK_TO_DAC_OBUF_inst_i_1/O
                         net (fo=18, routed)          0.860    12.756    DAC_DATA_Converter1/Ext_CLK_TO_DAC_OBUF
    SLICE_X53Y71         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[30]/C

Slack:                    inf
  Source:                 Ext_SET_F_IN[29]
                            (input port)
  Destination:            DAC_DATA_Converter1/sig_f_out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.942ns  (logic 0.221ns (23.431%)  route 0.721ns (76.569%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.256ns = ( 12.756 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N3                                                0.000     0.000 r  Ext_SET_F_IN[29] (IN)
                         net (fo=0)                   0.000     0.000    Ext_SET_F_IN[29]
    N3                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  Ext_SET_F_IN_IBUF[29]_inst/O
                         net (fo=2, routed)           0.721     0.942    DAC_DATA_Converter1/D[13]
    SLICE_X53Y71         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    12.932 f  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.412    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    10.267 f  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    10.800    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    10.829 f  PLL1/inst/clkout1_buf/O
                         net (fo=2, routed)           1.010    11.840    DAC_Prescaler1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.057    11.897 r  DAC_Prescaler1/Ext_CLK_TO_DAC_OBUF_inst_i_1/O
                         net (fo=18, routed)          0.860    12.756    DAC_DATA_Converter1/Ext_CLK_TO_DAC_OBUF
    SLICE_X53Y71         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[29]/C

Slack:                    inf
  Source:                 Ext_SET_F_IN[28]
                            (input port)
  Destination:            DAC_DATA_Converter1/sig_f_out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.012ns  (logic 0.225ns (22.191%)  route 0.787ns (77.809%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.256ns = ( 12.756 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M1                                                0.000     0.000 r  Ext_SET_F_IN[28] (IN)
                         net (fo=0)                   0.000     0.000    Ext_SET_F_IN[28]
    M1                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  Ext_SET_F_IN_IBUF[28]_inst/O
                         net (fo=2, routed)           0.787     1.012    DAC_DATA_Converter1/D[12]
    SLICE_X53Y71         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    12.932 f  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.412    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    10.267 f  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    10.800    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    10.829 f  PLL1/inst/clkout1_buf/O
                         net (fo=2, routed)           1.010    11.840    DAC_Prescaler1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.057    11.897 r  DAC_Prescaler1/Ext_CLK_TO_DAC_OBUF_inst_i_1/O
                         net (fo=18, routed)          0.860    12.756    DAC_DATA_Converter1/Ext_CLK_TO_DAC_OBUF
    SLICE_X53Y71         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[28]/C

Slack:                    inf
  Source:                 Ext_SET_F_IN[31]
                            (input port)
  Destination:            DAC_DATA_Converter1/sig_f_out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.020ns  (logic 0.225ns (22.018%)  route 0.796ns (77.982%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.256ns = ( 12.756 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  Ext_SET_F_IN[31] (IN)
                         net (fo=0)                   0.000     0.000    Ext_SET_F_IN[31]
    M2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  Ext_SET_F_IN_IBUF[31]_inst/O
                         net (fo=2, routed)           0.796     1.020    DAC_DATA_Converter1/D[15]
    SLICE_X53Y71         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    12.932 f  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.412    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    10.267 f  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    10.800    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    10.829 f  PLL1/inst/clkout1_buf/O
                         net (fo=2, routed)           1.010    11.840    DAC_Prescaler1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.057    11.897 r  DAC_Prescaler1/Ext_CLK_TO_DAC_OBUF_inst_i_1/O
                         net (fo=18, routed)          0.860    12.756    DAC_DATA_Converter1/Ext_CLK_TO_DAC_OBUF
    SLICE_X53Y71         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[31]/C

Slack:                    inf
  Source:                 Ext_SET_F_IN[16]
                            (input port)
  Destination:            DAC_DATA_Converter1/sig_f_out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.060ns  (logic 0.225ns (21.273%)  route 0.834ns (78.727%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.319ns = ( 12.819 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 r  Ext_SET_F_IN[16] (IN)
                         net (fo=0)                   0.000     0.000    Ext_SET_F_IN[16]
    M3                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  Ext_SET_F_IN_IBUF[16]_inst/O
                         net (fo=2, routed)           0.834     1.060    DAC_DATA_Converter1/D[0]
    SLICE_X53Y70         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    12.932 f  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.412    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    10.267 f  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    10.800    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    10.829 f  PLL1/inst/clkout1_buf/O
                         net (fo=2, routed)           1.010    11.840    DAC_Prescaler1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.057    11.897 r  DAC_Prescaler1/Ext_CLK_TO_DAC_OBUF_inst_i_1/O
                         net (fo=18, routed)          0.923    12.819    DAC_DATA_Converter1/Ext_CLK_TO_DAC_OBUF
    SLICE_X53Y70         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[16]/C

Slack:                    inf
  Source:                 Ext_SET_F_IN[26]
                            (input port)
  Destination:            DAC_DATA_Converter1/sig_f_out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.064ns  (logic 0.235ns (22.047%)  route 0.829ns (77.953%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.319ns = ( 12.819 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L1                                                0.000     0.000 r  Ext_SET_F_IN[26] (IN)
                         net (fo=0)                   0.000     0.000    Ext_SET_F_IN[26]
    L1                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  Ext_SET_F_IN_IBUF[26]_inst/O
                         net (fo=2, routed)           0.829     1.064    DAC_DATA_Converter1/D[10]
    SLICE_X53Y70         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    12.932 f  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.412    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    10.267 f  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    10.800    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    10.829 f  PLL1/inst/clkout1_buf/O
                         net (fo=2, routed)           1.010    11.840    DAC_Prescaler1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.057    11.897 r  DAC_Prescaler1/Ext_CLK_TO_DAC_OBUF_inst_i_1/O
                         net (fo=18, routed)          0.923    12.819    DAC_DATA_Converter1/Ext_CLK_TO_DAC_OBUF
    SLICE_X53Y70         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[26]/C

Slack:                    inf
  Source:                 Ext_SET_F_IN[17]
                            (input port)
  Destination:            DAC_DATA_Converter1/sig_f_out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.076ns  (logic 0.217ns (20.142%)  route 0.859ns (79.858%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.319ns = ( 12.819 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  Ext_SET_F_IN[17] (IN)
                         net (fo=0)                   0.000     0.000    Ext_SET_F_IN[17]
    L3                   IBUF (Prop_ibuf_I_O)         0.217     0.217 r  Ext_SET_F_IN_IBUF[17]_inst/O
                         net (fo=2, routed)           0.859     1.076    DAC_DATA_Converter1/D[1]
    SLICE_X53Y70         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    12.932 f  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.412    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    10.267 f  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    10.800    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    10.829 f  PLL1/inst/clkout1_buf/O
                         net (fo=2, routed)           1.010    11.840    DAC_Prescaler1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.057    11.897 r  DAC_Prescaler1/Ext_CLK_TO_DAC_OBUF_inst_i_1/O
                         net (fo=18, routed)          0.923    12.819    DAC_DATA_Converter1/Ext_CLK_TO_DAC_OBUF
    SLICE_X53Y70         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[17]/C

Slack:                    inf
  Source:                 Ext_SET_F_IN[25]
                            (input port)
  Destination:            DAC_DATA_Converter1/sig_f_out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.111ns  (logic 0.220ns (19.811%)  route 0.891ns (80.189%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.319ns = ( 12.819 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  Ext_SET_F_IN[25] (IN)
                         net (fo=0)                   0.000     0.000    Ext_SET_F_IN[25]
    K2                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  Ext_SET_F_IN_IBUF[25]_inst/O
                         net (fo=2, routed)           0.891     1.111    DAC_DATA_Converter1/D[9]
    SLICE_X53Y70         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    12.932 f  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.412    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    10.267 f  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    10.800    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    10.829 f  PLL1/inst/clkout1_buf/O
                         net (fo=2, routed)           1.010    11.840    DAC_Prescaler1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.057    11.897 r  DAC_Prescaler1/Ext_CLK_TO_DAC_OBUF_inst_i_1/O
                         net (fo=18, routed)          0.923    12.819    DAC_DATA_Converter1/Ext_CLK_TO_DAC_OBUF
    SLICE_X53Y70         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[25]/C

Slack:                    inf
  Source:                 Ext_SET_F_IN[31]
                            (input port)
  Destination:            DAC_DATA_Converter1/sig_update_f_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.138ns  (logic 0.405ns (35.556%)  route 0.733ns (64.444%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT4=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.256ns = ( 12.756 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  Ext_SET_F_IN[31] (IN)
                         net (fo=0)                   0.000     0.000    Ext_SET_F_IN[31]
    M2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  Ext_SET_F_IN_IBUF[31]_inst/O
                         net (fo=2, routed)           0.733     0.958    DAC_DATA_Converter1/D[15]
    SLICE_X52Y71         LUT4 (Prop_lut4_I3_O)        0.045     1.003 r  DAC_DATA_Converter1/sig_f_out[31]_i_3/O
                         net (fo=1, routed)           0.000     1.003    DAC_DATA_Converter1/sig_f_out[31]_i_3_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     1.138 r  DAC_DATA_Converter1/sig_f_out_reg[31]_i_1/CO[1]
                         net (fo=17, routed)          0.000     1.138    DAC_DATA_Converter1/sig_f_out_reg[31]_i_1_n_2
    SLICE_X52Y71         FDRE                                         r  DAC_DATA_Converter1/sig_update_f_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    12.932 f  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.412    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    10.267 f  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    10.800    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    10.829 f  PLL1/inst/clkout1_buf/O
                         net (fo=2, routed)           1.010    11.840    DAC_Prescaler1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.057    11.897 r  DAC_Prescaler1/Ext_CLK_TO_DAC_OBUF_inst_i_1/O
                         net (fo=18, routed)          0.860    12.756    DAC_DATA_Converter1/Ext_CLK_TO_DAC_OBUF
    SLICE_X52Y71         FDRE                                         r  DAC_DATA_Converter1/sig_update_f_reg/C

Slack:                    inf
  Source:                 Ext_SET_F_IN[24]
                            (input port)
  Destination:            DAC_DATA_Converter1/sig_f_out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.168ns  (logic 0.218ns (18.697%)  route 0.949ns (81.303%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.319ns = ( 12.819 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  Ext_SET_F_IN[24] (IN)
                         net (fo=0)                   0.000     0.000    Ext_SET_F_IN[24]
    J1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  Ext_SET_F_IN_IBUF[24]_inst/O
                         net (fo=2, routed)           0.949     1.168    DAC_DATA_Converter1/D[8]
    SLICE_X53Y70         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    12.932 f  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.412    PLL1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    10.267 f  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    10.800    PLL1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    10.829 f  PLL1/inst/clkout1_buf/O
                         net (fo=2, routed)           1.010    11.840    DAC_Prescaler1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.057    11.897 r  DAC_Prescaler1/Ext_CLK_TO_DAC_OBUF_inst_i_1/O
                         net (fo=18, routed)          0.923    12.819    DAC_DATA_Converter1/Ext_CLK_TO_DAC_OBUF
    SLICE_X53Y70         FDRE                                         r  DAC_DATA_Converter1/sig_f_out_reg[24]/C





