<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>TP_Automatique_doxygen: C:/Users/alixh/STM32CubeIDE/workspace_1.10.1/TP_Automatique/Drivers/CMSIS/Include/core_armv81mml.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">TP_Automatique_doxygen
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_bc84256498dc5614be2bf6f96d0ea448.html">STM32CubeIDE</a></li><li class="navelem"><a class="el" href="dir_dfb55194c2c68444493bdef932c181da.html">workspace_1.10.1</a></li><li class="navelem"><a class="el" href="dir_e453fc251c165cd57d57d4c5aa782d8d.html">TP_Automatique</a></li><li class="navelem"><a class="el" href="dir_6038fdb97950583bb209d690d2021192.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_0656fc2134ae1aac2c1402f189e6c3bc.html">CMSIS</a></li><li class="navelem"><a class="el" href="dir_cc33876d6f0aedd5365def720107ccdf.html">Include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">core_armv81mml.h</div></div>
</div><!--header-->
<div class="contents">
<a href="core__armv81mml_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/**************************************************************************/</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">/*</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment"> * Copyright (c) 2018-2019 Arm Limited. All rights reserved.</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment"> *</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment"> * SPDX-License-Identifier: Apache-2.0</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment"> *</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment"> * Licensed under the Apache License, Version 2.0 (the License); you may</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment"> * not use this file except in compliance with the License.</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment"> * You may obtain a copy of the License at</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment"> *</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment"> * www.apache.org/licenses/LICENSE-2.0</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment"> *</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment"> * Unless required by applicable law or agreed to in writing, software</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment"> * distributed under the License is distributed on an AS IS BASIS, WITHOUT</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment"> * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment"> * See the License for the specific language governing permissions and</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment"> * limitations under the License.</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment"> */</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span> </div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="preprocessor">#if   defined ( __ICCARM__ )</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="preprocessor">  #pragma system_include         </span><span class="comment">/* treat file as system include file for MISRA check */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="preprocessor">#elif defined (__clang__)</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="preprocessor">  #pragma clang system_header   </span><span class="comment">/* treat file as system include file */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span> </div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="preprocessor">#ifndef __CORE_ARMV81MML_H_GENERIC</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="preprocessor">#define __CORE_ARMV81MML_H_GENERIC</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span> </div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="preprocessor">#include &lt;stdint.h&gt;</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span> </div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span> <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span> </div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment">/*******************************************************************************</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment"> *                 CMSIS definitions</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment"> ******************************************************************************/</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="preprocessor">#include &quot;<a class="code" href="cmsis__version_8h.html">cmsis_version.h</a>&quot;</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span> </div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="preprocessor">#define __ARM_ARCH_8M_MAIN__    1  </span><span class="comment">// patching for now</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="comment">/*  CMSIS ARMV81MML definitions */</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="core__armv81mml_8h.html#a822b00ede8572d38f1e8a58e61dfb5dc">   67</a></span><span class="preprocessor">#define __ARMv81MML_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)                   </span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="core__armv81mml_8h.html#ab2bdf37bdd6a170d2951d9ffe29ad19e">   68</a></span><span class="preprocessor">#define __ARMv81MML_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)                    </span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="preprocessor">#define __ARMv81MML_CMSIS_VERSION       ((__ARMv81MML_CMSIS_VERSION_MAIN &lt;&lt; 16U) | \</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="core__armv81mml_8h.html#a43e1dc3e23f446a89cdf488b34fcc44d">   70</a></span><span class="preprocessor">                                         __ARMv81MML_CMSIS_VERSION_SUB           )  </span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="core__armv81mml_8h.html#a63ea62503c88acab19fcf3d5743009e3">   72</a></span><span class="preprocessor">#define __CORTEX_M                     (81U)                                       </span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="preprocessor">#if defined ( __CC_ARM )</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="preprocessor">  #if defined __TARGET_FPU_VFP</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="preprocessor">    #if defined (__FPU_PRESENT) &amp;&amp; (__FPU_PRESENT == 1U)</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="preprocessor">      #define __FPU_USED       1U</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="preprocessor">    #else</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="preprocessor">      #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="preprocessor">      #define __FPU_USED       0U</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="preprocessor">    #endif</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="preprocessor">  #else</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="preprocessor">    #define __FPU_USED         0U</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span> </div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="preprocessor">  #if defined(__ARM_FEATURE_DSP)</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="preprocessor">    #if defined(__DSP_PRESENT) &amp;&amp; (__DSP_PRESENT == 1U)</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="preprocessor">      #define __DSP_USED       1U</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="preprocessor">    #else</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="preprocessor">      #error &quot;Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)&quot;</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="preprocessor">      #define __DSP_USED         0U    </span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="preprocessor">    #endif</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="preprocessor">  #else</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="preprocessor">    #define __DSP_USED         0U</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span>  </div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="preprocessor">#elif defined (__ARMCC_VERSION) &amp;&amp; (__ARMCC_VERSION &gt;= 6010050)</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="preprocessor">  #if defined __ARM_FP</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="preprocessor">    #if defined (__FPU_PRESENT) &amp;&amp; (__FPU_PRESENT == 1U)</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="preprocessor">      #define __FPU_USED       1U</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="preprocessor">    #else</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="preprocessor">      #warning &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="preprocessor">      #define __FPU_USED       0U</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="preprocessor">    #endif</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="preprocessor">  #else</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="preprocessor">    #define __FPU_USED         0U</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span> </div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="preprocessor">  #if defined(__ARM_FEATURE_DSP)</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="preprocessor">    #if defined(__DSP_PRESENT) &amp;&amp; (__DSP_PRESENT == 1U)</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="preprocessor">      #define __DSP_USED       1U</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="preprocessor">    #else</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="preprocessor">      #error &quot;Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)&quot;</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="preprocessor">      #define __DSP_USED         0U    </span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="preprocessor">    #endif</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="preprocessor">  #else</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="preprocessor">    #define __DSP_USED         0U</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span> </div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="preprocessor">#elif defined ( __GNUC__ )</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="preprocessor">  #if defined (__VFP_FP__) &amp;&amp; !defined(__SOFTFP__)</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="preprocessor">    #if defined (__FPU_PRESENT) &amp;&amp; (__FPU_PRESENT == 1U)</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="preprocessor">      #define __FPU_USED       1U</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="preprocessor">    #else</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="preprocessor">      #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="preprocessor">      #define __FPU_USED       0U</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="preprocessor">    #endif</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="preprocessor">  #else</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="preprocessor">    #define __FPU_USED         0U</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span>  </div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="preprocessor">  #if defined(__ARM_FEATURE_DSP)</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="preprocessor">    #if defined(__DSP_PRESENT) &amp;&amp; (__DSP_PRESENT == 1U)</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="preprocessor">      #define __DSP_USED       1U</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="preprocessor">    #else</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="preprocessor">      #error &quot;Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)&quot;</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="preprocessor">      #define __DSP_USED         0U    </span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="preprocessor">    #endif</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="preprocessor">  #else</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="preprocessor">    #define __DSP_USED         0U</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span>  </div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="preprocessor">#elif defined ( __ICCARM__ )</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="preprocessor">  #if defined __ARMVFP__</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="preprocessor">    #if defined (__FPU_PRESENT) &amp;&amp; (__FPU_PRESENT == 1U)</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="preprocessor">      #define __FPU_USED       1U</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="preprocessor">    #else</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="preprocessor">      #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="preprocessor">      #define __FPU_USED       0U</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="preprocessor">    #endif</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="preprocessor">  #else</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="preprocessor">    #define __FPU_USED         0U</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span> </div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="preprocessor">  #if defined(__ARM_FEATURE_DSP)</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="preprocessor">    #if defined(__DSP_PRESENT) &amp;&amp; (__DSP_PRESENT == 1U)</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="preprocessor">      #define __DSP_USED       1U</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="preprocessor">    #else</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="preprocessor">      #error &quot;Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)&quot;</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="preprocessor">      #define __DSP_USED         0U    </span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="preprocessor">    #endif</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="preprocessor">  #else</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="preprocessor">    #define __DSP_USED         0U</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span>  </div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="preprocessor">#elif defined ( __TI_ARM__ )</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="preprocessor">  #if defined __TI_VFP_SUPPORT__</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="preprocessor">    #if defined (__FPU_PRESENT) &amp;&amp; (__FPU_PRESENT == 1U)</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="preprocessor">      #define __FPU_USED       1U</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="preprocessor">    #else</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="preprocessor">      #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="preprocessor">      #define __FPU_USED       0U</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="preprocessor">    #endif</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="preprocessor">  #else</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="preprocessor">    #define __FPU_USED         0U</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span> </div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="preprocessor">#elif defined ( __TASKING__ )</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="preprocessor">  #if defined __FPU_VFP__</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="preprocessor">    #if defined (__FPU_PRESENT) &amp;&amp; (__FPU_PRESENT == 1U)</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="preprocessor">      #define __FPU_USED       1U</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="preprocessor">    #else</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="preprocessor">      #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="preprocessor">      #define __FPU_USED       0U</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="preprocessor">    #endif</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="preprocessor">  #else</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="preprocessor">    #define __FPU_USED         0U</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span> </div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="preprocessor">#elif defined ( __CSMC__ )</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="preprocessor">  #if ( __CSMC__ &amp; 0x400U)</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="preprocessor">    #if defined (__FPU_PRESENT) &amp;&amp; (__FPU_PRESENT == 1U)</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="preprocessor">      #define __FPU_USED       1U</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="preprocessor">    #else</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="preprocessor">      #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span><span class="preprocessor">      #define __FPU_USED       0U</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="preprocessor">    #endif</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="preprocessor">  #else</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="preprocessor">    #define __FPU_USED         0U</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span> </div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span> </div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="preprocessor">#include &quot;<a class="code" href="cmsis__compiler_8h.html">cmsis_compiler.h</a>&quot;</span>               <span class="comment">/* CMSIS compiler specific defines */</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span> </div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span> </div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span>}</div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span> </div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="preprocessor">#endif </span><span class="comment">/* __CORE_ARMV81MML_H_GENERIC */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span> </div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="preprocessor">#ifndef __CMSIS_GENERIC</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span> </div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="preprocessor">#ifndef __CORE_ARMV81MML_H_DEPENDANT</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno"><a class="line" href="core__armv81mml_8h.html#a8668eedf7876133b34c8722c7cd8f254">  219</a></span><span class="preprocessor">#define __CORE_ARMV81MML_H_DEPENDANT</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span> </div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span> <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span> </div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="comment">/* check device defines and use defaults */</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span><span class="preprocessor">#if defined __CHECK_DEVICE_DEFINES</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="preprocessor">  #ifndef __ARMv81MML_REV</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="preprocessor">    #define __ARMv81MML_REV               0x0000U</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="preprocessor">    #warning &quot;__ARMv81MML_REV not defined in device header file; using default!&quot;</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span> </div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="preprocessor">  #ifndef __FPU_PRESENT</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="preprocessor">    #define __FPU_PRESENT             0U</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="preprocessor">    #warning &quot;__FPU_PRESENT not defined in device header file; using default!&quot;</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span> </div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="preprocessor">  #ifndef __MPU_PRESENT</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="preprocessor">    #define __MPU_PRESENT             0U</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="preprocessor">    #warning &quot;__MPU_PRESENT not defined in device header file; using default!&quot;</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span> </div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="preprocessor">  #ifndef __SAUREGION_PRESENT</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="preprocessor">    #define __SAUREGION_PRESENT       0U</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="preprocessor">    #warning &quot;__SAUREGION_PRESENT not defined in device header file; using default!&quot;</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span> </div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span><span class="preprocessor">  #ifndef __DSP_PRESENT</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><span class="preprocessor">    #define __DSP_PRESENT             0U</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span><span class="preprocessor">    #warning &quot;__DSP_PRESENT not defined in device header file; using default!&quot;</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span> </div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="preprocessor">  #ifndef __NVIC_PRIO_BITS</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="preprocessor">    #define __NVIC_PRIO_BITS          3U</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span><span class="preprocessor">    #warning &quot;__NVIC_PRIO_BITS not defined in device header file; using default!&quot;</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span> </div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="preprocessor">  #ifndef __Vendor_SysTickConfig</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="preprocessor">    #define __Vendor_SysTickConfig    0U</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span><span class="preprocessor">    #warning &quot;__Vendor_SysTickConfig not defined in device header file; using default!&quot;</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span> </div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><span class="comment">/* IO definitions (access restrictions to peripheral registers) */</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span><span class="preprocessor">  #define   __I     volatile             </span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno"><a class="line" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">  274</a></span><span class="preprocessor">  #define   __I     volatile const       </span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno"><a class="line" href="core__armv81mml_8h.html#a7e25d9380f9ef903923964322e71f2f6">  276</a></span><span class="preprocessor">#define     __O     volatile             </span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno"><a class="line" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">  277</a></span><span class="preprocessor">#define     __IO    volatile             </span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><span class="comment">/* following defines should be used for structure members */</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span><span class="preprocessor">#define     __IM     volatile const      </span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="preprocessor">#define     __OM     volatile            </span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span><span class="preprocessor">#define     __IOM    volatile            </span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span><span class="comment">/*******************************************************************************</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><span class="comment"> *                 Register Abstraction</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span><span class="comment">  Core Register contain:</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span><span class="comment">  - Core Register</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><span class="comment">  - Core NVIC Register</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span><span class="comment">  - Core SCB Register</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span><span class="comment">  - Core SysTick Register</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span><span class="comment">  - Core Debug Register</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span><span class="comment">  - Core MPU Register</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span><span class="comment">  - Core SAU Register</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span><span class="comment">  - Core FPU Register</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span><span class="comment"> ******************************************************************************/</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno"><a class="line" href="union_a_p_s_r___type.html">  315</a></span><span class="keyword">typedef</span> <span class="keyword">union</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span>{</div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span>  <span class="keyword">struct</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span>  {</div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gafbce95646fd514c10aa85ec0a33db728">  319</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gafbce95646fd514c10aa85ec0a33db728">_reserved0</a>:16;              </div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gadcb98a5b9c93b0cb69cdb7af5638f32e">  320</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gadcb98a5b9c93b0cb69cdb7af5638f32e">GE</a>:4;                       </div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gac681f266e20b3b3591b961e13633ae13">  321</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gac681f266e20b3b3591b961e13633ae13">_reserved1</a>:7;               </div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga22d10913489d24ab08bd83457daa88de">  322</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga22d10913489d24ab08bd83457daa88de">Q</a>:1;                        </div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga8004d224aacb78ca37774c35f9156e7e">  323</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga8004d224aacb78ca37774c35f9156e7e">V</a>:1;                        </div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga86e2c5b891ecef1ab55b1edac0da79a6">  324</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga86e2c5b891ecef1ab55b1edac0da79a6">C</a>:1;                        </div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga3b04d58738b66a28ff13f23d8b0ba7e5">  325</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga3b04d58738b66a28ff13f23d8b0ba7e5">Z</a>:1;                        </div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga7e7bbba9b00b0bb3283dc07f1abe37e0">  326</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga7e7bbba9b00b0bb3283dc07f1abe37e0">N</a>:1;                        </div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gaa0cafff627df6271eda96e47245ed644">  327</a></span>  } b;                                   </div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gae4c2ef8c9430d7b7bef5cbfbbaed3a94">  328</a></span>  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gae4c2ef8c9430d7b7bef5cbfbbaed3a94">w</a>;                            </div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span>} <a class="code hl_union" href="union_a_p_s_r___type.html">APSR_Type</a>;</div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span> </div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span><span class="comment">/* APSR Register Definitions */</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac469528d210043c7bd3f12f0e6824766">  332</a></span><span class="preprocessor">#define APSR_N_Pos                         31U                                            </span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gadbc2cf55a026f661b53fadfcf822cef1">  333</a></span><span class="preprocessor">#define APSR_N_Msk                         (1UL &lt;&lt; APSR_N_Pos)                            </span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga3661286d108b1aca308d7445685eae3a">  335</a></span><span class="preprocessor">#define APSR_Z_Pos                         30U                                            </span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga1deb4d1aa72bb83d1f79329406f15711">  336</a></span><span class="preprocessor">#define APSR_Z_Msk                         (1UL &lt;&lt; APSR_Z_Pos)                            </span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga6cf72aa6f09a168f9e5beda1a4a887b9">  338</a></span><span class="preprocessor">#define APSR_C_Pos                         29U                                            </span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga6d47803fbad455bc10bd1ce59f2f335d">  339</a></span><span class="preprocessor">#define APSR_C_Msk                         (1UL &lt;&lt; APSR_C_Pos)                            </span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac62830f67679ccd11658c4172c3e6ea7">  341</a></span><span class="preprocessor">#define APSR_V_Pos                         28U                                            </span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga33305d6701356bff6890b315fe8b5489">  342</a></span><span class="preprocessor">#define APSR_V_Msk                         (1UL &lt;&lt; APSR_V_Pos)                            </span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga298749e176f12827328bb7b92a6b2411">  344</a></span><span class="preprocessor">#define APSR_Q_Pos                         27U                                            </span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga90ffd4ec4149c2f5dd7747c1533fb002">  345</a></span><span class="preprocessor">#define APSR_Q_Msk                         (1UL &lt;&lt; APSR_Q_Pos)                            </span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga722cb42b5c75af3e8909fac6fd40dfdc">  347</a></span><span class="preprocessor">#define APSR_GE_Pos                        16U                                            </span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga8a3ecbc0ea2029462b0f4ce50e227db1">  348</a></span><span class="preprocessor">#define APSR_GE_Msk                        (0xFUL &lt;&lt; APSR_GE_Pos)                         </span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno"><a class="line" href="union_i_p_s_r___type.html">  354</a></span><span class="keyword">typedef</span> <span class="keyword">union</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span>{</div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span>  <span class="keyword">struct</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span>  {</div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gab46e5f1b2f4d17cfb9aca4fffcbb2fa5">  358</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gab46e5f1b2f4d17cfb9aca4fffcbb2fa5">ISR</a>:9;                      </div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gad2eb0a06de4f03f58874a727716aa9aa">  359</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gad2eb0a06de4f03f58874a727716aa9aa">_reserved0</a>:23;              </div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gab07241188bb7bb7ef83ee13224f8cece">  360</a></span>  } b;                                   </div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga4adca999d3a0bc1ae682d73ea7cfa879">  361</a></span>  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga4adca999d3a0bc1ae682d73ea7cfa879">w</a>;                            </div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span>} <a class="code hl_union" href="union_i_p_s_r___type.html">IPSR_Type</a>;</div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span> </div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span><span class="comment">/* IPSR Register Definitions */</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga0e34027584d02c43811ae908a5ca9adf">  365</a></span><span class="preprocessor">#define IPSR_ISR_Pos                        0U                                            </span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaf013a4579a64d1f21f56ea9f1b33ab56">  366</a></span><span class="preprocessor">#define IPSR_ISR_Msk                       (0x1FFUL </span><span class="comment">/*&lt;&lt; IPSR_ISR_Pos*/</span><span class="preprocessor">)                  </span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno"><a class="line" href="unionx_p_s_r___type.html">  372</a></span><span class="keyword">typedef</span> <span class="keyword">union</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span>{</div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span>  <span class="keyword">struct</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span>  {</div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga3e9120dcf1a829fc8d2302b4d0673970">  376</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga3e9120dcf1a829fc8d2302b4d0673970">ISR</a>:9;                      </div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gaf438e0f407357e914a70b5bd4d6a97c5">  377</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gaf438e0f407357e914a70b5bd4d6a97c5">_reserved0</a>:7;               </div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga2d0ec4ccae337c1df5658f8cf4632e76">  378</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga2d0ec4ccae337c1df5658f8cf4632e76">GE</a>:4;                       </div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga790056bb6f20ea16cecc784b0dd19ad6">  379</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga790056bb6f20ea16cecc784b0dd19ad6">_reserved1</a>:4;               </div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga7eed9fe24ae8d354cd76ae1c1110a658">  380</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga7eed9fe24ae8d354cd76ae1c1110a658">T</a>:1;                        </div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga3200966922a194d84425e2807a7f1328">  381</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga3200966922a194d84425e2807a7f1328">IT</a>:2;                       </div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gadd7cbd2b0abd8954d62cd7831796ac7c">  382</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gadd7cbd2b0abd8954d62cd7831796ac7c">Q</a>:1;                        </div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gaf14df16ea0690070c45b95f2116b7a0a">  383</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gaf14df16ea0690070c45b95f2116b7a0a">V</a>:1;                        </div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga40213a6b5620410cac83b0d89564609d">  384</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga40213a6b5620410cac83b0d89564609d">C</a>:1;                        </div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga1e5d9801013d5146f2e02d9b7b3da562">  385</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga1e5d9801013d5146f2e02d9b7b3da562">Z</a>:1;                        </div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga2db9a52f6d42809627d1a7a607c5dbc5">  386</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga2db9a52f6d42809627d1a7a607c5dbc5">N</a>:1;                        </div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga924ad54b9be3a9450ec64014adcb3300">  387</a></span>  } b;                                   </div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga1a47176768f45f79076c4f5b1b534bc2">  388</a></span>  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga1a47176768f45f79076c4f5b1b534bc2">w</a>;                            </div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span>} <a class="code hl_union" href="unionx_p_s_r___type.html">xPSR_Type</a>;</div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span> </div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span><span class="comment">/* xPSR Register Definitions */</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga031eb1b8ebcdb3d602d0b9f2ec82a7ae">  392</a></span><span class="preprocessor">#define xPSR_N_Pos                         31U                                            </span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaf600f4ff41b62cf2f3b0a59b6d2e93d6">  393</a></span><span class="preprocessor">#define xPSR_N_Msk                         (1UL &lt;&lt; xPSR_N_Pos)                            </span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga5869dd608eea73c80f0567d781d2230b">  395</a></span><span class="preprocessor">#define xPSR_Z_Pos                         30U                                            </span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga907599209fba99f579778e662021c4f2">  396</a></span><span class="preprocessor">#define xPSR_Z_Msk                         (1UL &lt;&lt; xPSR_Z_Pos)                            </span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga14adb79b91f6634b351a1b57394e2db6">  398</a></span><span class="preprocessor">#define xPSR_C_Pos                         29U                                            </span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga21e2497255d380f956ca0f48d11d0775">  399</a></span><span class="preprocessor">#define xPSR_C_Msk                         (1UL &lt;&lt; xPSR_C_Pos)                            </span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gae0cfbb394490db402623d97e6a979e00">  401</a></span><span class="preprocessor">#define xPSR_V_Pos                         28U                                            </span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gab07f94ed3b6ee695f5af719dc27995c2">  402</a></span><span class="preprocessor">#define xPSR_V_Msk                         (1UL &lt;&lt; xPSR_V_Pos)                            </span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaabb4178d50676a8f19cf8f727f38ace8">  404</a></span><span class="preprocessor">#define xPSR_Q_Pos                         27U                                            </span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga133ac393c38559ae43ac36383e731dd4">  405</a></span><span class="preprocessor">#define xPSR_Q_Msk                         (1UL &lt;&lt; xPSR_Q_Pos)                            </span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac5be1db1343f776ecd00f0a4ebe70a46">  407</a></span><span class="preprocessor">#define xPSR_IT_Pos                        25U                                            </span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga6dc177aab488851bb3b98cf4b420141a">  408</a></span><span class="preprocessor">#define xPSR_IT_Msk                        (3UL &lt;&lt; xPSR_IT_Pos)                           </span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga98d801da9a49cda944f52aeae104dd38">  410</a></span><span class="preprocessor">#define xPSR_T_Pos                         24U                                            </span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga30ae2111816e82d47636a8d4577eb6ee">  411</a></span><span class="preprocessor">#define xPSR_T_Msk                         (1UL &lt;&lt; xPSR_T_Pos)                            </span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gae2b0f3def0f378e9f1d10a4c727a064b">  413</a></span><span class="preprocessor">#define xPSR_GE_Pos                        16U                                            </span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga967634e605d013e9b07002eca31f7903">  414</a></span><span class="preprocessor">#define xPSR_GE_Msk                        (0xFUL &lt;&lt; xPSR_GE_Pos)                         </span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga21bff245fb1aef9683f693d9d7bb2233">  416</a></span><span class="preprocessor">#define xPSR_ISR_Pos                        0U                                            </span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gadf8eed87e0081dfe1ef1c78a0ea91afd">  417</a></span><span class="preprocessor">#define xPSR_ISR_Msk                       (0x1FFUL </span><span class="comment">/*&lt;&lt; xPSR_ISR_Pos*/</span><span class="preprocessor">)                  </span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno"><a class="line" href="union_c_o_n_t_r_o_l___type.html">  423</a></span><span class="keyword">typedef</span> <span class="keyword">union</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span>{</div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span>  <span class="keyword">struct</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span>  {</div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga35c1732cf153b7b5c4bd321cf1de9605">  427</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga35c1732cf153b7b5c4bd321cf1de9605">nPRIV</a>:1;                    </div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga8cc085fea1c50a8bd9adea63931ee8e2">  428</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga8cc085fea1c50a8bd9adea63931ee8e2">SPSEL</a>:1;                    </div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gac62cfff08e6f055e0101785bad7094cd">  429</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gac62cfff08e6f055e0101785bad7094cd">FPCA</a>:1;                     </div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gadab539fdfb991718401475bf6853669c">  430</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gadab539fdfb991718401475bf6853669c">SFPA</a>:1;                     </div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gaa7a5662079a447f801034d108f80ce49">  431</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gaa7a5662079a447f801034d108f80ce49">_reserved1</a>:28;              </div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga88e1d44994e57cf101a7871cb2c8cf42">  432</a></span>  } b;                                   </div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga6b642cca3d96da660b1198c133ca2a1f">  433</a></span>  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga6b642cca3d96da660b1198c133ca2a1f">w</a>;                            </div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span>} <a class="code hl_union" href="union_c_o_n_t_r_o_l___type.html">CONTROL_Type</a>;</div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span> </div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span><span class="comment">/* CONTROL Register Definitions */</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac4eb493f7e00c0b286f6663b2554d5f1">  437</a></span><span class="preprocessor">#define CONTROL_SFPA_Pos                    3U                                            </span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gae1af7c6a3a6482a32ae290b66db3a3f8">  438</a></span><span class="preprocessor">#define CONTROL_SFPA_Msk                   (1UL &lt;&lt; CONTROL_SFPA_Pos)                      </span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac7018b59b07134c5363b33eb94918a58">  440</a></span><span class="preprocessor">#define CONTROL_FPCA_Pos                    2U                                            </span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gad20bb0212b2e1864f24af38d93587c79">  441</a></span><span class="preprocessor">#define CONTROL_FPCA_Msk                   (1UL &lt;&lt; CONTROL_FPCA_Pos)                      </span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga07eafc53e609895342c6a530e9d01310">  443</a></span><span class="preprocessor">#define CONTROL_SPSEL_Pos                   1U                                            </span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga70b29840969b06909da21369b0b05b53">  444</a></span><span class="preprocessor">#define CONTROL_SPSEL_Msk                  (1UL &lt;&lt; CONTROL_SPSEL_Pos)                     </span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga51b95bc03ec0d815b459bde0b14a5908">  446</a></span><span class="preprocessor">#define CONTROL_nPRIV_Pos                   0U                                            </span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaef3b20d77acb213338f89ce5e7bc36b0">  447</a></span><span class="preprocessor">#define CONTROL_nPRIV_Msk                  (1UL </span><span class="comment">/*&lt;&lt; CONTROL_nPRIV_Pos*/</span><span class="preprocessor">)                 </span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno"><a class="line" href="struct_n_v_i_c___type.html">  462</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span>{</div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga06726c729c5557701defc4d6b5d8f9f6">  464</a></span>  __IOM uint32_t ISER[16U];              </div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span>        uint32_t RESERVED0[16U];</div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gaed882e10ea8ee6a915007af71643d7da">  466</a></span>  __IOM uint32_t ICER[16U];              </div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span>        uint32_t RSERVED1[16U];</div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga288bc5e8b844a531a6ecdcc8dbcb8050">  468</a></span>  __IOM uint32_t ISPR[16U];              </div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span>        uint32_t RESERVED2[16U];</div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gaa056e3f59e88845ee47db4a43635b3a2">  470</a></span>  __IOM uint32_t ICPR[16U];              </div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span>        uint32_t RESERVED3[16U];</div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga6e42ca3d9a1e12e75463cef68785d533">  472</a></span>  __IOM uint32_t IABR[16U];              </div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span>        uint32_t RESERVED4[16U];</div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga4940c96f11d1c95d95a28e388f04d6d6">  474</a></span>  __IOM uint32_t ITNS[16U];              </div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span>        uint32_t RESERVED5[16U];</div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga5db2c8af1dc93f6cb3a3929d325cd08c">  476</a></span>  __IOM uint8_t  IPR[496U];              </div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span>        uint32_t RESERVED6[580U];</div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga37de89637466e007171c6b135299bc75">  478</a></span>  __OM  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga37de89637466e007171c6b135299bc75">STIR</a>;                   </div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span>}  <a class="code hl_struct" href="struct_n_v_i_c___type.html">NVIC_Type</a>;</div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span> </div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span><span class="comment">/* Software Triggered Interrupt Register Definitions */</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___n_v_i_c.html#ga9eebe495e2e48d302211108837a2b3e8">  482</a></span><span class="preprocessor">#define NVIC_STIR_INTID_Pos                 0U                                         </span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___n_v_i_c.html#gae4060c4dfcebb08871ca4244176ce752">  483</a></span><span class="preprocessor">#define NVIC_STIR_INTID_Msk                (0x1FFUL </span><span class="comment">/*&lt;&lt; NVIC_STIR_INTID_Pos*/</span><span class="preprocessor">)        </span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.html">  498</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span>{</div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga21e08d546d8b641bee298a459ea73e46">  500</a></span>  __IM  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga21e08d546d8b641bee298a459ea73e46">CPUID</a>;                  </div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga0ca18ef984d132c6bf4d9b61cd00f05a">  501</a></span>  __IOM uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga0ca18ef984d132c6bf4d9b61cd00f05a">ICSR</a>;                   </div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga187a4578e920544ed967f98020fb8170">  502</a></span>  __IOM uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga187a4578e920544ed967f98020fb8170">VTOR</a>;                   </div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gad3e5b8934c647eb1b7383c1894f01380">  503</a></span>  __IOM uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gad3e5b8934c647eb1b7383c1894f01380">AIRCR</a>;                  </div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga3a4840c6fa4d1ee75544f4032c88ec34">  504</a></span>  __IOM uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga3a4840c6fa4d1ee75544f4032c88ec34">SCR</a>;                    </div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga2d6653b0b70faac936046a02809b577f">  505</a></span>  __IOM uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga2d6653b0b70faac936046a02809b577f">CCR</a>;                    </div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga9a442e7582573585ee0489267450dedb">  506</a></span>  __IOM uint8_t  SHPR[12U];              </div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga7b5ae9741a99808043394c4743b635c4">  507</a></span>  __IOM uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga7b5ae9741a99808043394c4743b635c4">SHCSR</a>;                  </div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga0cda9e061b42373383418663092ad19a">  508</a></span>  __IOM uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga0cda9e061b42373383418663092ad19a">CFSR</a>;                   </div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga14ad254659362b9752c69afe3fd80934">  509</a></span>  __IOM uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga14ad254659362b9752c69afe3fd80934">HFSR</a>;                   </div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga191579bde0d21ff51d30a714fd887033">  510</a></span>  __IOM uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga191579bde0d21ff51d30a714fd887033">DFSR</a>;                   </div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga2d03d0b7cec2254f39eb1c46c7445e80">  511</a></span>  __IOM uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga2d03d0b7cec2254f39eb1c46c7445e80">MMFAR</a>;                  </div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga3f8e7e58be4e41c88dfa78f54589271c">  512</a></span>  __IOM uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga3f8e7e58be4e41c88dfa78f54589271c">BFAR</a>;                   </div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gab65372404ce64b0f0b35e2709429404e">  513</a></span>  __IOM uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gab65372404ce64b0f0b35e2709429404e">AFSR</a>;                   </div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga7a23d21186bc6aa71855a68666202984">  514</a></span>  __IM  uint32_t ID_PFR[2U];             </div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gada1d3119c020983fdc949c2ccd406caa">  515</a></span>  __IM  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gada1d3119c020983fdc949c2ccd406caa">ID_DFR</a>;                 </div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gaa5c5a6ccc7042927ce3feadc41872aa4">  516</a></span>  __IM  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gaa5c5a6ccc7042927ce3feadc41872aa4">ID_ADR</a>;                 </div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gad3ce108b65d07e91c4a1054d50e4bd8a">  517</a></span>  __IM  uint32_t ID_MMFR[4U];            </div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga5be03d185d9bde32c5b9028f792f8e1e">  518</a></span>  __IM  uint32_t ID_ISAR[6U];            </div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gad9899f5775251cf5ef0cb0845527afc2">  519</a></span>  __IM  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gad9899f5775251cf5ef0cb0845527afc2">CLIDR</a>;                  </div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gaf3fe705fef8762763b6d61dbdf0ccc3d">  520</a></span>  __IM  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gaf3fe705fef8762763b6d61dbdf0ccc3d">CTR</a>;                    </div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gafd063c9297a1a3b67e6d1d5e179e6a0e">  521</a></span>  __IM  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gafd063c9297a1a3b67e6d1d5e179e6a0e">CCSIDR</a>;                 </div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gad3884e8b6504ec63c1eaa8742e94df3d">  522</a></span>  __IOM uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gad3884e8b6504ec63c1eaa8742e94df3d">CSSELR</a>;                 </div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gac6a860c1b8d8154a1f00d99d23b67764">  523</a></span>  __IOM uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gac6a860c1b8d8154a1f00d99d23b67764">CPACR</a>;                  </div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga525790dfb9d9e3dd8eb126cdfebcd472">  524</a></span>  __IOM uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga525790dfb9d9e3dd8eb126cdfebcd472">NSACR</a>;                  </div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span>        uint32_t RESERVED3[92U];</div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gad70825dd0869b7ccd07fb2b8680fcdb6">  526</a></span>  __OM  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gad70825dd0869b7ccd07fb2b8680fcdb6">STIR</a>;                   </div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span>        uint32_t RESERVED4[15U];</div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga7a1ba0f875c0e97c1673882b1106e66b">  528</a></span>  __IM  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga7a1ba0f875c0e97c1673882b1106e66b">MVFR0</a>;                  </div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga75d6299150fdcbbcb765e22ff27c432e">  529</a></span>  __IM  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga75d6299150fdcbbcb765e22ff27c432e">MVFR1</a>;                  </div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga280ef961518ecee3ed43a86404853c3d">  530</a></span>  __IM  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga280ef961518ecee3ed43a86404853c3d">MVFR2</a>;                  </div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span>        uint32_t RESERVED5[1U];</div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga573260e7836dbc43707df97dd475a0c8">  532</a></span>  __OM  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga573260e7836dbc43707df97dd475a0c8">ICIALLU</a>;                </div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span>        uint32_t RESERVED6[1U];</div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga5eca5a3e5aedd89a9655df8f5798e2b0">  534</a></span>  __OM  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga5eca5a3e5aedd89a9655df8f5798e2b0">ICIMVAU</a>;                </div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga4be79491ab1ed14f3b0237ba7e69063c">  535</a></span>  __OM  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga4be79491ab1ed14f3b0237ba7e69063c">DCIMVAC</a>;                </div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga22bcfd7e1bffebdbe98cdbc8d77a2f42">  536</a></span>  __OM  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga22bcfd7e1bffebdbe98cdbc8d77a2f42">DCISW</a>;                  </div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gaae3caeea159ab54859ea11397f942cfa">  537</a></span>  __OM  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gaae3caeea159ab54859ea11397f942cfa">DCCMVAU</a>;                </div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga042e3622c98de4e908cfda4f70d1f097">  538</a></span>  __OM  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga042e3622c98de4e908cfda4f70d1f097">DCCMVAC</a>;                </div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gab95cc818be9fa7d25ae516f3fe6b7788">  539</a></span>  __OM  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gab95cc818be9fa7d25ae516f3fe6b7788">DCCSW</a>;                  </div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga4f59813582b53feb5f1afbbad3db2022">  540</a></span>  __OM  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga4f59813582b53feb5f1afbbad3db2022">DCCIMVAC</a>;               </div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gaf50f7a0a9574fe0e24a68bb4eca75140">  541</a></span>  __OM  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gaf50f7a0a9574fe0e24a68bb4eca75140">DCCISW</a>;                 </div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span>        uint32_t RESERVED7[6U];</div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gaba8abbd3db06a07b50f56547501983f9">  543</a></span>  __IOM uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gaba8abbd3db06a07b50f56547501983f9">ITCMCR</a>;                 </div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga2836e932734240076ce91cf4484cdf43">  544</a></span>  __IOM uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga2836e932734240076ce91cf4484cdf43">DTCMCR</a>;                 </div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga0d53bcea294422b5b4ecfdcd9cdc1773">  545</a></span>  __IOM uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga0d53bcea294422b5b4ecfdcd9cdc1773">AHBPCR</a>;                 </div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga51f9bd107a4e1d46ba647384e5c825b5">  546</a></span>  __IOM uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga51f9bd107a4e1d46ba647384e5c825b5">CACR</a>;                   </div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga8c9d9eac30594dd061d34cfaacd5e4bb">  547</a></span>  __IOM uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga8c9d9eac30594dd061d34cfaacd5e4bb">AHBSCR</a>;                 </div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span>        uint32_t RESERVED8[1U];</div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga35a95c9a21f43a569a7ac212acb4cee7">  549</a></span>  __IOM uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga35a95c9a21f43a569a7ac212acb4cee7">ABFSR</a>;                  </div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span>} <a class="code hl_struct" href="struct_s_c_b___type.html">SCB_Type</a>;</div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span> </div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span><span class="comment">/* SCB CPUID Register Definitions */</span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga58686b88f94f789d4e6f429fe1ff58cf">  553</a></span><span class="preprocessor">#define SCB_CPUID_IMPLEMENTER_Pos          24U                                            </span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga0932b31faafd47656a03ced75a31d99b">  554</a></span><span class="preprocessor">#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL &lt;&lt; SCB_CPUID_IMPLEMENTER_Pos)          </span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga104462bd0815391b4044a70bd15d3a71">  556</a></span><span class="preprocessor">#define SCB_CPUID_VARIANT_Pos              20U                                            </span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gad358dfbd04300afc1824329d128b99e8">  557</a></span><span class="preprocessor">#define SCB_CPUID_VARIANT_Msk              (0xFUL &lt;&lt; SCB_CPUID_VARIANT_Pos)               </span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaf8b3236b08fb8e840efb682645fb0e98">  559</a></span><span class="preprocessor">#define SCB_CPUID_ARCHITECTURE_Pos         16U                                            </span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gafae4a1f27a927338ae9dc51a0e146213">  560</a></span><span class="preprocessor">#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL &lt;&lt; SCB_CPUID_ARCHITECTURE_Pos)          </span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga705f68eaa9afb042ca2407dc4e4629ac">  562</a></span><span class="preprocessor">#define SCB_CPUID_PARTNO_Pos                4U                                            </span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga98e581423ca016680c238c469aba546d">  563</a></span><span class="preprocessor">#define SCB_CPUID_PARTNO_Msk               (0xFFFUL &lt;&lt; SCB_CPUID_PARTNO_Pos)              </span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga3c3d9071e574de11fb27ba57034838b1">  565</a></span><span class="preprocessor">#define SCB_CPUID_REVISION_Pos              0U                                            </span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga2ec0448b6483f77e7f5d08b4b81d85df">  566</a></span><span class="preprocessor">#define SCB_CPUID_REVISION_Msk             (0xFUL </span><span class="comment">/*&lt;&lt; SCB_CPUID_REVISION_Pos*/</span><span class="preprocessor">)          </span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span><span class="comment">/* SCB Interrupt Control State Register Definitions */</span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gac180386fac3a5701e6060084dacd003a">  569</a></span><span class="preprocessor">#define SCB_ICSR_PENDNMISET_Pos            31U                                            </span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gadb4dbf66078026dedc24e8cb9a21b2b1">  570</a></span><span class="preprocessor">#define SCB_ICSR_PENDNMISET_Msk            (1UL &lt;&lt; SCB_ICSR_PENDNMISET_Pos)               </span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga750d4b52624a46d71356db4ea769573b">  572</a></span><span class="preprocessor">#define SCB_ICSR_NMIPENDSET_Pos            SCB_ICSR_PENDNMISET_Pos                        </span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga340e3f79e9c3607dee9f2c048b6b22e8">  573</a></span><span class="preprocessor">#define SCB_ICSR_NMIPENDSET_Msk            SCB_ICSR_PENDNMISET_Msk                        </span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gad4c1ddde49ff0d3ed1b843d14d38ebf1">  575</a></span><span class="preprocessor">#define SCB_ICSR_PENDNMICLR_Pos            30U                                            </span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gace870429ae27601613da7c6f6e53a18f">  576</a></span><span class="preprocessor">#define SCB_ICSR_PENDNMICLR_Msk            (1UL &lt;&lt; SCB_ICSR_PENDNMICLR_Pos)               </span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gab5ded23d2ab1d5ff7cc7ce746205e9fe">  578</a></span><span class="preprocessor">#define SCB_ICSR_PENDSVSET_Pos             28U                                            </span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga1e40d93efb402763c8c00ddcc56724ff">  579</a></span><span class="preprocessor">#define SCB_ICSR_PENDSVSET_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSVSET_Pos)                </span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gae218d9022288f89faf57187c4d542ecd">  581</a></span><span class="preprocessor">#define SCB_ICSR_PENDSVCLR_Pos             27U                                            </span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga4a901ace381d3c1c74ac82b22fae2e1e">  582</a></span><span class="preprocessor">#define SCB_ICSR_PENDSVCLR_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSVCLR_Pos)                </span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga9dbb3358c6167c9c3f85661b90fb2794">  584</a></span><span class="preprocessor">#define SCB_ICSR_PENDSTSET_Pos             26U                                            </span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga7325b61ea0ec323ef2d5c893b112e546">  585</a></span><span class="preprocessor">#define SCB_ICSR_PENDSTSET_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSTSET_Pos)                </span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gadbe25e4b333ece1341beb1a740168fdc">  587</a></span><span class="preprocessor">#define SCB_ICSR_PENDSTCLR_Pos             25U                                            </span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gab241827d2a793269d8cd99b9b28c2157">  588</a></span><span class="preprocessor">#define SCB_ICSR_PENDSTCLR_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSTCLR_Pos)                </span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga021591700b2d6a6e332d932efaece42b">  590</a></span><span class="preprocessor">#define SCB_ICSR_STTNS_Pos                 24U                                            </span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga70404175bcf7f329758829a9888e48c4">  591</a></span><span class="preprocessor">#define SCB_ICSR_STTNS_Msk                 (1UL &lt;&lt; SCB_ICSR_STTNS_Pos)                    </span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga11cb5b1f9ce167b81f31787a77e575df">  593</a></span><span class="preprocessor">#define SCB_ICSR_ISRPREEMPT_Pos            23U                                            </span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaa966600396290808d596fe96e92ca2b5">  594</a></span><span class="preprocessor">#define SCB_ICSR_ISRPREEMPT_Msk            (1UL &lt;&lt; SCB_ICSR_ISRPREEMPT_Pos)               </span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga10749d92b9b744094b845c2eb46d4319">  596</a></span><span class="preprocessor">#define SCB_ICSR_ISRPENDING_Pos            22U                                            </span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga056d74fd538e5d36d3be1f28d399c877">  597</a></span><span class="preprocessor">#define SCB_ICSR_ISRPENDING_Msk            (1UL &lt;&lt; SCB_ICSR_ISRPENDING_Pos)               </span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gada60c92bf88d6fd21a8f49efa4a127b8">  599</a></span><span class="preprocessor">#define SCB_ICSR_VECTPENDING_Pos           12U                                            </span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gacb6992e7c7ddc27a370f62878a21ef72">  600</a></span><span class="preprocessor">#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL &lt;&lt; SCB_ICSR_VECTPENDING_Pos)          </span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga403d154200242629e6d2764bfc12a7ec">  602</a></span><span class="preprocessor">#define SCB_ICSR_RETTOBASE_Pos             11U                                            </span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaca6fc3f79bb550f64fd7df782ed4a5f6">  603</a></span><span class="preprocessor">#define SCB_ICSR_RETTOBASE_Msk             (1UL &lt;&lt; SCB_ICSR_RETTOBASE_Pos)                </span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gae4f602c7c5c895d5fb687b71b0979fc3">  605</a></span><span class="preprocessor">#define SCB_ICSR_VECTACTIVE_Pos             0U                                            </span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga5533791a4ecf1b9301c883047b3e8396">  606</a></span><span class="preprocessor">#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL </span><span class="comment">/*&lt;&lt; SCB_ICSR_VECTACTIVE_Pos*/</span><span class="preprocessor">)       </span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span><span class="comment">/* SCB Vector Table Offset Register Definitions */</span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gac6a55451ddd38bffcff5a211d29cea78">  609</a></span><span class="preprocessor">#define SCB_VTOR_TBLOFF_Pos                 7U                                            </span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga75e395ed74042923e8c93edf50f0996c">  610</a></span><span class="preprocessor">#define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL &lt;&lt; SCB_VTOR_TBLOFF_Pos)           </span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span><span class="comment">/* SCB Application Interrupt and Reset Control Register Definitions */</span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaaa27c0ba600bf82c3da08c748845b640">  613</a></span><span class="preprocessor">#define SCB_AIRCR_VECTKEY_Pos              16U                                            </span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga90c7cf0c490e7ae55f9503a7fda1dd22">  614</a></span><span class="preprocessor">#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL &lt;&lt; SCB_AIRCR_VECTKEY_Pos)            </span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaec404750ff5ca07f499a3c06b62051ef">  616</a></span><span class="preprocessor">#define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            </span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gabacedaefeefc73d666bbe59ece904493">  617</a></span><span class="preprocessor">#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL &lt;&lt; SCB_AIRCR_VECTKEYSTAT_Pos)        </span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gad31dec98fbc0d33ace63cb1f1a927923">  619</a></span><span class="preprocessor">#define SCB_AIRCR_ENDIANESS_Pos            15U                                            </span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga2f571f93d3d4a6eac9a3040756d3d951">  620</a></span><span class="preprocessor">#define SCB_AIRCR_ENDIANESS_Msk            (1UL &lt;&lt; SCB_AIRCR_ENDIANESS_Pos)               </span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga2590e227eedb35a41044d8fb7feb9037">  622</a></span><span class="preprocessor">#define SCB_AIRCR_PRIS_Pos                 14U                                            </span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga0032bb51f38e103fc34c2a57e59ada6f">  623</a></span><span class="preprocessor">#define SCB_AIRCR_PRIS_Msk                 (1UL &lt;&lt; SCB_AIRCR_PRIS_Pos)                    </span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga94e2fc10be4f6065dcb5a7276b40d933">  625</a></span><span class="preprocessor">#define SCB_AIRCR_BFHFNMINS_Pos            13U                                            </span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gabc24019f3b54b8d2acd23016b2e0c7b9">  626</a></span><span class="preprocessor">#define SCB_AIRCR_BFHFNMINS_Msk            (1UL &lt;&lt; SCB_AIRCR_BFHFNMINS_Pos)               </span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaca155deccdeca0f2c76b8100d24196c8">  628</a></span><span class="preprocessor">#define SCB_AIRCR_PRIGROUP_Pos              8U                                            </span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga8be60fff03f48d0d345868060dc6dae7">  629</a></span><span class="preprocessor">#define SCB_AIRCR_PRIGROUP_Msk             (7UL &lt;&lt; SCB_AIRCR_PRIGROUP_Pos)                </span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga7e6b3da07caee0726c5aab97ecebc2a5">  631</a></span><span class="preprocessor">#define SCB_AIRCR_SYSRESETREQS_Pos          3U                                            </span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaf4b7fe06aaa2e87cdaf25a720dd282a1">  632</a></span><span class="preprocessor">#define SCB_AIRCR_SYSRESETREQS_Msk         (1UL &lt;&lt; SCB_AIRCR_SYSRESETREQS_Pos)            </span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaffb2737eca1eac0fc1c282a76a40953c">  634</a></span><span class="preprocessor">#define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            </span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaae1181119559a5bd36e62afa373fa720">  635</a></span><span class="preprocessor">#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL &lt;&lt; SCB_AIRCR_SYSRESETREQ_Pos)             </span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaa30a12e892bb696e61626d71359a9029">  637</a></span><span class="preprocessor">#define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            </span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga212c5ab1c1c82c807d30d2307aa8d218">  638</a></span><span class="preprocessor">#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL &lt;&lt; SCB_AIRCR_VECTCLRACTIVE_Pos)           </span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span><span class="comment">/* SCB System Control Register Definitions */</span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga3bddcec40aeaf3d3a998446100fa0e44">  641</a></span><span class="preprocessor">#define SCB_SCR_SEVONPEND_Pos               4U                                            </span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gafb98656644a14342e467505f69a997c9">  642</a></span><span class="preprocessor">#define SCB_SCR_SEVONPEND_Msk              (1UL &lt;&lt; SCB_SCR_SEVONPEND_Pos)                 </span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga28a2c6524329e68f073b64d4fbfaba39">  644</a></span><span class="preprocessor">#define SCB_SCR_SLEEPDEEPS_Pos              3U                                            </span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga7bcfa50d03c2b059ea8661f31d46fa06">  645</a></span><span class="preprocessor">#define SCB_SCR_SLEEPDEEPS_Msk             (1UL &lt;&lt; SCB_SCR_SLEEPDEEPS_Pos)                </span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gab304f6258ec03bd9a6e7a360515c3cfe">  647</a></span><span class="preprocessor">#define SCB_SCR_SLEEPDEEP_Pos               2U                                            </span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga77c06a69c63f4b3f6ec1032e911e18e7">  648</a></span><span class="preprocessor">#define SCB_SCR_SLEEPDEEP_Msk              (1UL &lt;&lt; SCB_SCR_SLEEPDEEP_Pos)                 </span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga3680a15114d7fdc1e25043b881308fe9">  650</a></span><span class="preprocessor">#define SCB_SCR_SLEEPONEXIT_Pos             1U                                            </span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga50a243e317b9a70781b02758d45b05ee">  651</a></span><span class="preprocessor">#define SCB_SCR_SLEEPONEXIT_Msk            (1UL &lt;&lt; SCB_SCR_SLEEPONEXIT_Pos)               </span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span><span class="comment">/* SCB Configuration Control Register Definitions */</span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga2a729c850e865d602bbf25852c7d44fe">  654</a></span><span class="preprocessor">#define SCB_CCR_BP_Pos                     18U                                            </span></div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga7fac248cabee94546aa9530d27217772">  655</a></span><span class="preprocessor">#define SCB_CCR_BP_Msk                     (1UL &lt;&lt; SCB_CCR_BP_Pos)                        </span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga33f0f2a0818b2570f3e00b7e79501448">  657</a></span><span class="preprocessor">#define SCB_CCR_IC_Pos                     17U                                            </span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaf2ff8f5957edac919e28b536aa6c0a59">  658</a></span><span class="preprocessor">#define SCB_CCR_IC_Msk                     (1UL &lt;&lt; SCB_CCR_IC_Pos)                        </span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaa1896a99252649cfb96139b56ba87d9b">  660</a></span><span class="preprocessor">#define SCB_CCR_DC_Pos                     16U                                            </span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga57b3909dff40a9c28ec50991e4202678">  661</a></span><span class="preprocessor">#define SCB_CCR_DC_Msk                     (1UL &lt;&lt; SCB_CCR_DC_Pos)                        </span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga98372e0d55ce8573350ce36c500e0555">  663</a></span><span class="preprocessor">#define SCB_CCR_STKOFHFNMIGN_Pos           10U                                            </span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaf7004d71376738038e912def01c31fe8">  664</a></span><span class="preprocessor">#define SCB_CCR_STKOFHFNMIGN_Msk           (1UL &lt;&lt; SCB_CCR_STKOFHFNMIGN_Pos)              </span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga4010a4f9e2a745af1b58abe1f791ebbf">  666</a></span><span class="preprocessor">#define SCB_CCR_BFHFNMIGN_Pos               8U                                            </span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga89a28cc31cfc7d52d9d7a8fcc69c7eac">  667</a></span><span class="preprocessor">#define SCB_CCR_BFHFNMIGN_Msk              (1UL &lt;&lt; SCB_CCR_BFHFNMIGN_Pos)                 </span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gac8d512998bb8cd9333fb7627ddf59bba">  669</a></span><span class="preprocessor">#define SCB_CCR_DIV_0_TRP_Pos               4U                                            </span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gabb9aeac71b3abd8586d0297070f61dcb">  670</a></span><span class="preprocessor">#define SCB_CCR_DIV_0_TRP_Msk              (1UL &lt;&lt; SCB_CCR_DIV_0_TRP_Pos)                 </span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gac4e4928b864ea10fc24dbbc57d976229">  672</a></span><span class="preprocessor">#define SCB_CCR_UNALIGN_TRP_Pos             3U                                            </span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga68c96ad594af70c007923979085c99e0">  673</a></span><span class="preprocessor">#define SCB_CCR_UNALIGN_TRP_Msk            (1UL &lt;&lt; SCB_CCR_UNALIGN_TRP_Pos)               </span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga789e41f45f59a8cd455fd59fa7652e5e">  675</a></span><span class="preprocessor">#define SCB_CCR_USERSETMPEND_Pos            1U                                            </span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga4cf59b6343ca962c80e1885710da90aa">  676</a></span><span class="preprocessor">#define SCB_CCR_USERSETMPEND_Msk           (1UL &lt;&lt; SCB_CCR_USERSETMPEND_Pos)              </span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span><span class="comment">/* SCB System Handler Control and State Register Definitions */</span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga2e86fa5b7279235de3a62839e3f147cb">  679</a></span><span class="preprocessor">#define SCB_SHCSR_HARDFAULTPENDED_Pos      21U                                            </span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gad72747c81f58f73f0610760529697297">  680</a></span><span class="preprocessor">#define SCB_SHCSR_HARDFAULTPENDED_Msk      (1UL &lt;&lt; SCB_SHCSR_HARDFAULTPENDED_Pos)         </span></div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga39d60110521af453e9ae55f1a29d2ab4">  682</a></span><span class="preprocessor">#define SCB_SHCSR_SECUREFAULTPENDED_Pos    20U                                            </span></div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga504f2af763a6f491acaba1912d5fe702">  683</a></span><span class="preprocessor">#define SCB_SHCSR_SECUREFAULTPENDED_Msk    (1UL &lt;&lt; SCB_SHCSR_SECUREFAULTPENDED_Pos)       </span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gafccb0c2b386b439ce03fb25ce3392ffc">  685</a></span><span class="preprocessor">#define SCB_SHCSR_SECUREFAULTENA_Pos       19U                                            </span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga2bb1374f777b18501bb0c7b7b1a775aa">  686</a></span><span class="preprocessor">#define SCB_SHCSR_SECUREFAULTENA_Msk       (1UL &lt;&lt; SCB_SHCSR_SECUREFAULTENA_Pos)          </span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gae71949507636fda388ec11d5c2d30b52">  688</a></span><span class="preprocessor">#define SCB_SHCSR_USGFAULTENA_Pos          18U                                            </span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga056fb6be590857bbc029bed48b21dd79">  689</a></span><span class="preprocessor">#define SCB_SHCSR_USGFAULTENA_Msk          (1UL &lt;&lt; SCB_SHCSR_USGFAULTENA_Pos)             </span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga3d32edbe4a5c0335f808cfc19ec7e844">  691</a></span><span class="preprocessor">#define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            </span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga43e8cbe619c9980e0d1aacc85d9b9e47">  692</a></span><span class="preprocessor">#define SCB_SHCSR_BUSFAULTENA_Msk          (1UL &lt;&lt; SCB_SHCSR_BUSFAULTENA_Pos)             </span></div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga685b4564a8760b4506f14ec4307b7251">  694</a></span><span class="preprocessor">#define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            </span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaf084424fa1f69bea36a1c44899d83d17">  695</a></span><span class="preprocessor">#define SCB_SHCSR_MEMFAULTENA_Msk          (1UL &lt;&lt; SCB_SHCSR_MEMFAULTENA_Pos)             </span></div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga2f93ec9b243f94cdd3e94b8f0bf43641">  697</a></span><span class="preprocessor">#define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            </span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga6095a7acfbad66f52822b1392be88652">  698</a></span><span class="preprocessor">#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL &lt;&lt; SCB_SHCSR_SVCALLPENDED_Pos)            </span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaa22551e24a72b65f1e817f7ab462203b">  700</a></span><span class="preprocessor">#define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            </span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga677c23749c4d348f30fb471d1223e783">  701</a></span><span class="preprocessor">#define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL &lt;&lt; SCB_SHCSR_BUSFAULTPENDED_Pos)          </span></div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaceb60fe2d8a8cb17fcd1c1f6b5aa924f">  703</a></span><span class="preprocessor">#define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            </span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga9abc6c2e395f9e5af4ce05fc420fb04c">  704</a></span><span class="preprocessor">#define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL &lt;&lt; SCB_SHCSR_MEMFAULTPENDED_Pos)          </span></div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga3cf03acf1fdc2edc3b047ddd47ebbf87">  706</a></span><span class="preprocessor">#define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            </span></div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga122b4f732732010895e438803a29d3cc">  707</a></span><span class="preprocessor">#define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL &lt;&lt; SCB_SHCSR_USGFAULTPENDED_Pos)          </span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaec9ca3b1213c49e2442373445e1697de">  709</a></span><span class="preprocessor">#define SCB_SHCSR_SYSTICKACT_Pos           11U                                            </span></div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gafef530088dc6d6bfc9f1893d52853684">  710</a></span><span class="preprocessor">#define SCB_SHCSR_SYSTICKACT_Msk           (1UL &lt;&lt; SCB_SHCSR_SYSTICKACT_Pos)              </span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga9b9fa69ce4c5ce7fe0861dbccfb15939">  712</a></span><span class="preprocessor">#define SCB_SHCSR_PENDSVACT_Pos            10U                                            </span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gae0e837241a515d4cbadaaae1faa8e039">  713</a></span><span class="preprocessor">#define SCB_SHCSR_PENDSVACT_Msk            (1UL &lt;&lt; SCB_SHCSR_PENDSVACT_Pos)               </span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga8b71cf4c61803752a41c96deb00d26af">  715</a></span><span class="preprocessor">#define SCB_SHCSR_MONITORACT_Pos            8U                                            </span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaad09b4bc36e9bccccc2e110d20b16e1a">  716</a></span><span class="preprocessor">#define SCB_SHCSR_MONITORACT_Msk           (1UL &lt;&lt; SCB_SHCSR_MONITORACT_Pos)              </span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga977f5176be2bc8b123873861b38bc02f">  718</a></span><span class="preprocessor">#define SCB_SHCSR_SVCALLACT_Pos             7U                                            </span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga634c0f69a233475289023ae5cb158fdf">  719</a></span><span class="preprocessor">#define SCB_SHCSR_SVCALLACT_Msk            (1UL &lt;&lt; SCB_SHCSR_SVCALLACT_Pos)               </span></div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gabab1177d5e9a6ef204b9fd88551b7e53">  721</a></span><span class="preprocessor">#define SCB_SHCSR_NMIACT_Pos                5U                                            </span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gae5bb28ebc1feed160c9fff1e163d0ee0">  722</a></span><span class="preprocessor">#define SCB_SHCSR_NMIACT_Msk               (1UL &lt;&lt; SCB_SHCSR_NMIACT_Pos)                  </span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga9c27422acd12822bd6854bcdf0890179">  724</a></span><span class="preprocessor">#define SCB_SHCSR_SECUREFAULTACT_Pos        4U                                            </span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga15864bcf00ceff971f7b8c173673dbbf">  725</a></span><span class="preprocessor">#define SCB_SHCSR_SECUREFAULTACT_Msk       (1UL &lt;&lt; SCB_SHCSR_SECUREFAULTACT_Pos)          </span></div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gae06f54f5081f01ed3f6824e451ad3656">  727</a></span><span class="preprocessor">#define SCB_SHCSR_USGFAULTACT_Pos           3U                                            </span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gab3166103b5a5f7931d0df90949c47dfe">  728</a></span><span class="preprocessor">#define SCB_SHCSR_USGFAULTACT_Msk          (1UL &lt;&lt; SCB_SHCSR_USGFAULTACT_Pos)             </span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga499ec47414b2f668c32ebb28b5889e2c">  730</a></span><span class="preprocessor">#define SCB_SHCSR_HARDFAULTACT_Pos          2U                                            </span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga5ae1ba2f88b11967bc8ca980fe411b44">  731</a></span><span class="preprocessor">#define SCB_SHCSR_HARDFAULTACT_Msk         (1UL &lt;&lt; SCB_SHCSR_HARDFAULTACT_Pos)            </span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaf272760f2df9ecdd8a5fbbd65c0b767a">  733</a></span><span class="preprocessor">#define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            </span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga9d7a8b1054b655ad08d85c3c535d4f73">  734</a></span><span class="preprocessor">#define SCB_SHCSR_BUSFAULTACT_Msk          (1UL &lt;&lt; SCB_SHCSR_BUSFAULTACT_Pos)             </span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga7c856f79a75dcc1d1517b19a67691803">  736</a></span><span class="preprocessor">#define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            </span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga9147fd4e1b12394ae26eadf900a023a3">  737</a></span><span class="preprocessor">#define SCB_SHCSR_MEMFAULTACT_Msk          (1UL </span><span class="comment">/*&lt;&lt; SCB_SHCSR_MEMFAULTACT_Pos*/</span><span class="preprocessor">)         </span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span><span class="comment">/* SCB Configurable Fault Status Register Definitions */</span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gac8e4197b295c8560e68e2d71285c7879">  740</a></span><span class="preprocessor">#define SCB_CFSR_USGFAULTSR_Pos            16U                                            </span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga565807b1a3f31891f1f967d0fa30d03f">  741</a></span><span class="preprocessor">#define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL &lt;&lt; SCB_CFSR_USGFAULTSR_Pos)          </span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga555a24f4f57d199f91d1d1ab7c8c3c8a">  743</a></span><span class="preprocessor">#define SCB_CFSR_BUSFAULTSR_Pos             8U                                            </span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga26dc1ddfdc37a6b92597a6f7e498c1d6">  744</a></span><span class="preprocessor">#define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL &lt;&lt; SCB_CFSR_BUSFAULTSR_Pos)            </span></div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga91f41491cec5b5acca3fbc94efbd799e">  746</a></span><span class="preprocessor">#define SCB_CFSR_MEMFAULTSR_Pos             0U                                            </span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gad46716159a3808c9e7da22067d6bec98">  747</a></span><span class="preprocessor">#define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL </span><span class="comment">/*&lt;&lt; SCB_CFSR_MEMFAULTSR_Pos*/</span><span class="preprocessor">)        </span></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span><span class="comment">/* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */</span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaf9a595a3a8e0171473d486b490669165">  750</a></span><span class="preprocessor">#define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               </span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga33f17b24b05b0405de908ce185bef5c3">  751</a></span><span class="preprocessor">#define SCB_CFSR_MMARVALID_Msk             (1UL &lt;&lt; SCB_CFSR_MMARVALID_Pos)                </span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga1390a486a538d1bb8e9661b678e88e39">  753</a></span><span class="preprocessor">#define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               </span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gac0602ef4ef443ef6ccb1f24d6886661a">  754</a></span><span class="preprocessor">#define SCB_CFSR_MLSPERR_Msk               (1UL &lt;&lt; SCB_CFSR_MLSPERR_Pos)                  </span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga76517c60f54396e7cf075876e8af7a62">  756</a></span><span class="preprocessor">#define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               </span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga30331822fa13db8ee288173cfbcbbf72">  757</a></span><span class="preprocessor">#define SCB_CFSR_MSTKERR_Msk               (1UL &lt;&lt; SCB_CFSR_MSTKERR_Pos)                  </span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga9e5bd9bcd654e271a3e78c5c0a39444d">  759</a></span><span class="preprocessor">#define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               </span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga2d77850270c5ca96e63e456315609876">  760</a></span><span class="preprocessor">#define SCB_CFSR_MUNSTKERR_Msk             (1UL &lt;&lt; SCB_CFSR_MUNSTKERR_Pos)                </span></div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaa9c22daf6e72e64259673b55ae095725">  762</a></span><span class="preprocessor">#define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               </span></div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gacd585d5b620c175f80dd99aecbe42bcf">  763</a></span><span class="preprocessor">#define SCB_CFSR_DACCVIOL_Msk              (1UL &lt;&lt; SCB_CFSR_DACCVIOL_Pos)                 </span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga964f0465dfaca775e31db26e50f395d5">  765</a></span><span class="preprocessor">#define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               </span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gac0a8e6525cd6c610f05d99640b40e6b7">  766</a></span><span class="preprocessor">#define SCB_CFSR_IACCVIOL_Msk              (1UL </span><span class="comment">/*&lt;&lt; SCB_CFSR_IACCVIOL_Pos*/</span><span class="preprocessor">)             </span></div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span><span class="comment">/* BusFault Status Register (part of SCB Configurable Fault Status Register) */</span></div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga1cdff62f1f5730c14c809fef9009bfbb">  769</a></span><span class="preprocessor">#define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  </span></div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga56dd2218996bebbf2a38180ae6f9fcf7">  770</a></span><span class="preprocessor">#define SCB_CFSR_BFARVALID_Msk            (1UL &lt;&lt; SCB_CFSR_BFARVALID_Pos)                 </span></div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaf9b4a695a4f8d14a17be613423ef30e1">  772</a></span><span class="preprocessor">#define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  </span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga8af8c68915f63358325fb4ebc5d7acc1">  773</a></span><span class="preprocessor">#define SCB_CFSR_LSPERR_Msk               (1UL &lt;&lt; SCB_CFSR_LSPERR_Pos)                    </span></div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga62a8fe875fb6cc28e0e36ddf27d81a8f">  775</a></span><span class="preprocessor">#define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  </span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga77076fdfa5941327d4d8f0cb99653872">  776</a></span><span class="preprocessor">#define SCB_CFSR_STKERR_Msk               (1UL &lt;&lt; SCB_CFSR_STKERR_Pos)                    </span></div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga7f70b590d3d8f11145e4ff20f7c9f3e8">  778</a></span><span class="preprocessor">#define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  </span></div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga2dfce5c289681884651f92377d09380e">  779</a></span><span class="preprocessor">#define SCB_CFSR_UNSTKERR_Msk             (1UL &lt;&lt; SCB_CFSR_UNSTKERR_Pos)                  </span></div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaec426f59eb8d75acd48b32953ac154f5">  781</a></span><span class="preprocessor">#define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  </span></div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga6e6b3b643e1c2e14c96f10b42d59fc64">  782</a></span><span class="preprocessor">#define SCB_CFSR_IMPRECISERR_Msk          (1UL &lt;&lt; SCB_CFSR_IMPRECISERR_Pos)               </span></div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaf4744e87d7f6eddbff803977901d6ad0">  784</a></span><span class="preprocessor">#define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  </span></div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gad8fc0d1f80364470e52d3dcf941f38cc">  785</a></span><span class="preprocessor">#define SCB_CFSR_PRECISERR_Msk            (1UL &lt;&lt; SCB_CFSR_PRECISERR_Pos)                 </span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gad01f4e7c1daa67e2ca8eb4411fd80df4">  787</a></span><span class="preprocessor">#define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  </span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga2a0907c95aabc4b9d77c3e28d14a717f">  788</a></span><span class="preprocessor">#define SCB_CFSR_IBUSERR_Msk              (1UL &lt;&lt; SCB_CFSR_IBUSERR_Pos)                   </span></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span><span class="comment">/* UsageFault Status Register (part of SCB Configurable Fault Status Register) */</span></div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaa8fc61d57be3e94db000367f521aa1fc">  791</a></span><span class="preprocessor">#define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  </span></div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga9d91a0850b4962ad1335b2eadac6777e">  792</a></span><span class="preprocessor">#define SCB_CFSR_DIVBYZERO_Msk            (1UL &lt;&lt; SCB_CFSR_DIVBYZERO_Pos)                 </span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga8836da99a7e569d7a5a79ab4eaa85690">  794</a></span><span class="preprocessor">#define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  </span></div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gac7d2aa508a08a2cab97aa8683c87d125">  795</a></span><span class="preprocessor">#define SCB_CFSR_UNALIGNED_Msk            (1UL &lt;&lt; SCB_CFSR_UNALIGNED_Pos)                 </span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga35d4221dbc3b9ec07aa5eb66d3497d7f">  797</a></span><span class="preprocessor">#define SCB_CFSR_STKOF_Pos                (SCB_CFSR_USGFAULTSR_Pos + 4U)                  </span></div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gae0b3bb3653d904169486e2d4efe4c566">  798</a></span><span class="preprocessor">#define SCB_CFSR_STKOF_Msk                (1UL &lt;&lt; SCB_CFSR_STKOF_Pos)                     </span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga769b841a38d4e7b8c5e7e74cf0455754">  800</a></span><span class="preprocessor">#define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  </span></div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga6cbafe22a9550ca20427cd7e2f2bed7f">  801</a></span><span class="preprocessor">#define SCB_CFSR_NOCP_Msk                 (1UL &lt;&lt; SCB_CFSR_NOCP_Pos)                      </span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga526d3cebe0e96962941e5e3a729307c2">  803</a></span><span class="preprocessor">#define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  </span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gafd7f0192bfedbde5d313fe7e637f55f1">  804</a></span><span class="preprocessor">#define SCB_CFSR_INVPC_Msk                (1UL &lt;&lt; SCB_CFSR_INVPC_Pos)                     </span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga85ecc14a387d790129e9a3fb1312407a">  806</a></span><span class="preprocessor">#define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  </span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga8088a459ac3900a43a54f5cd4252484d">  807</a></span><span class="preprocessor">#define SCB_CFSR_INVSTATE_Msk             (1UL &lt;&lt; SCB_CFSR_INVSTATE_Pos)                  </span></div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga28219a6a1ae6b6118ffd1682c362c63d">  809</a></span><span class="preprocessor">#define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  </span></div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga96e201c8da2bd76df35e184f31b89f1e">  810</a></span><span class="preprocessor">#define SCB_CFSR_UNDEFINSTR_Msk           (1UL &lt;&lt; SCB_CFSR_UNDEFINSTR_Pos)                </span></div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span><span class="comment">/* SCB Hard Fault Status Register Definitions */</span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga300c90cfb7b35c82b4d44ad16c757ffb">  813</a></span><span class="preprocessor">#define SCB_HFSR_DEBUGEVT_Pos              31U                                            </span></div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gababd60e94756bb33929d5e6f25d8dba3">  814</a></span><span class="preprocessor">#define SCB_HFSR_DEBUGEVT_Msk              (1UL &lt;&lt; SCB_HFSR_DEBUGEVT_Pos)                 </span></div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gab361e54183a378474cb419ae2a55d6f4">  816</a></span><span class="preprocessor">#define SCB_HFSR_FORCED_Pos                30U                                            </span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga6560d97ed043bc01152a7247bafa3157">  817</a></span><span class="preprocessor">#define SCB_HFSR_FORCED_Msk                (1UL &lt;&lt; SCB_HFSR_FORCED_Pos)                   </span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga77993da8de35adea7bda6a4475f036ab">  819</a></span><span class="preprocessor">#define SCB_HFSR_VECTTBL_Pos                1U                                            </span></div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaac5e289211d0a63fe879a9691cb9e1a9">  820</a></span><span class="preprocessor">#define SCB_HFSR_VECTTBL_Msk               (1UL &lt;&lt; SCB_HFSR_VECTTBL_Pos)                  </span></div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span><span class="comment">/* SCB Debug Fault Status Register Definitions */</span></div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga13f502fb5ac673df9c287488c40b0c1d">  823</a></span><span class="preprocessor">#define SCB_DFSR_EXTERNAL_Pos               4U                                            </span></div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga3cba2ec1f588ce0b10b191d6b0d23399">  824</a></span><span class="preprocessor">#define SCB_DFSR_EXTERNAL_Msk              (1UL &lt;&lt; SCB_DFSR_EXTERNAL_Pos)                 </span></div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gad02d3eaf062ac184c18a7889c9b6de57">  826</a></span><span class="preprocessor">#define SCB_DFSR_VCATCH_Pos                 3U                                            </span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gacbb931575c07b324ec793775b7c44d05">  827</a></span><span class="preprocessor">#define SCB_DFSR_VCATCH_Msk                (1UL &lt;&lt; SCB_DFSR_VCATCH_Pos)                   </span></div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaccf82364c6d0ed7206f1084277b7cc61">  829</a></span><span class="preprocessor">#define SCB_DFSR_DWTTRAP_Pos                2U                                            </span></div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga3f7384b8a761704655fd45396a305663">  830</a></span><span class="preprocessor">#define SCB_DFSR_DWTTRAP_Msk               (1UL &lt;&lt; SCB_DFSR_DWTTRAP_Pos)                  </span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaf28fdce48655f0dcefb383aebf26b050">  832</a></span><span class="preprocessor">#define SCB_DFSR_BKPT_Pos                   1U                                            </span></div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga609edf8f50bc49adb51ae28bcecefe1f">  833</a></span><span class="preprocessor">#define SCB_DFSR_BKPT_Msk                  (1UL &lt;&lt; SCB_DFSR_BKPT_Pos)                     </span></div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaef4ec28427f9f88ac70a13ae4e541378">  835</a></span><span class="preprocessor">#define SCB_DFSR_HALTED_Pos                 0U                                            </span></div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga200bcf918d57443b5e29e8ce552e4bdf">  836</a></span><span class="preprocessor">#define SCB_DFSR_HALTED_Msk                (1UL </span><span class="comment">/*&lt;&lt; SCB_DFSR_HALTED_Pos*/</span><span class="preprocessor">)               </span></div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span><span class="comment">/* SCB Non-Secure Access Control Register Definitions */</span></div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaa759ff8b4b16e6a7becf00b1a6005f65">  839</a></span><span class="preprocessor">#define SCB_NSACR_CP11_Pos                 11U                                            </span></div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gac025b32fd79c75b8d0ca578af1818241">  840</a></span><span class="preprocessor">#define SCB_NSACR_CP11_Msk                 (1UL &lt;&lt; SCB_NSACR_CP11_Pos)                    </span></div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gafb8add9ee956ce7e68254dd17631770c">  842</a></span><span class="preprocessor">#define SCB_NSACR_CP10_Pos                 10U                                            </span></div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga3dc791e9d4bc647f3267dbb20bd531f7">  843</a></span><span class="preprocessor">#define SCB_NSACR_CP10_Msk                 (1UL &lt;&lt; SCB_NSACR_CP10_Pos)                    </span></div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga48465bf3063f7673197c8c77ac5a591e">  845</a></span><span class="preprocessor">#define SCB_NSACR_CPn_Pos                   0U                                            </span></div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaf7bfd6e61300b561f4e0a3da8c7c4175">  846</a></span><span class="preprocessor">#define SCB_NSACR_CPn_Msk                  (1UL </span><span class="comment">/*&lt;&lt; SCB_NSACR_CPn_Pos*/</span><span class="preprocessor">)                 </span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span><span class="comment">/* SCB Cache Level ID Register Definitions */</span></div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga384f04641b96d74495e023cca27ed72f">  849</a></span><span class="preprocessor">#define SCB_CLIDR_LOUU_Pos                 27U                                            </span></div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga4a2124def29e03f85d8ab6b455f5a174">  850</a></span><span class="preprocessor">#define SCB_CLIDR_LOUU_Msk                 (7UL &lt;&lt; SCB_CLIDR_LOUU_Pos)                    </span></div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gad723f01984bb639c77acc9529fa35ea8">  852</a></span><span class="preprocessor">#define SCB_CLIDR_LOC_Pos                  24U                                            </span></div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga3accaa1c94b1d7b920a48ffa1b47443b">  853</a></span><span class="preprocessor">#define SCB_CLIDR_LOC_Msk                  (7UL &lt;&lt; SCB_CLIDR_LOC_Pos)                     </span></div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno">  855</span><span class="comment">/* SCB Cache Type Register Definitions */</span></div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gab3c7f12bf78e1049eeb477a1d48b144f">  856</a></span><span class="preprocessor">#define SCB_CTR_FORMAT_Pos                 29U                                            </span></div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaf0303349e35d3777aa3aceae268f1651">  857</a></span><span class="preprocessor">#define SCB_CTR_FORMAT_Msk                 (7UL &lt;&lt; SCB_CTR_FORMAT_Pos)                    </span></div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga96ba2dac3d22d7892eabb851c052a286">  859</a></span><span class="preprocessor">#define SCB_CTR_CWG_Pos                    24U                                            </span></div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga341c1fe0efc63e26a2affebda136da6c">  860</a></span><span class="preprocessor">#define SCB_CTR_CWG_Msk                    (0xFUL &lt;&lt; SCB_CTR_CWG_Pos)                     </span></div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga7692042fbaab5852ca60f6c2d659f724">  862</a></span><span class="preprocessor">#define SCB_CTR_ERG_Pos                    20U                                            </span></div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga02bb1ed5199a32e0ebad001e1b64ac35">  863</a></span><span class="preprocessor">#define SCB_CTR_ERG_Msk                    (0xFUL &lt;&lt; SCB_CTR_ERG_Pos)                     </span></div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gae25b69e6ea66c125f703870adabb0d65">  865</a></span><span class="preprocessor">#define SCB_CTR_DMINLINE_Pos               16U                                            </span></div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga634bb0b270954a68757c86c517de948b">  866</a></span><span class="preprocessor">#define SCB_CTR_DMINLINE_Msk               (0xFUL &lt;&lt; SCB_CTR_DMINLINE_Pos)                </span></div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga5be00464e6789da9619947d67d2a1529">  868</a></span><span class="preprocessor">#define SCB_CTR_IMINLINE_Pos                0U                                            </span></div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gac62440e20c39b8022279a4a706ef9aa3">  869</a></span><span class="preprocessor">#define SCB_CTR_IMINLINE_Msk               (0xFUL </span><span class="comment">/*&lt;&lt; SCB_CTR_IMINLINE_Pos*/</span><span class="preprocessor">)            </span></div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span><span class="comment">/* SCB Cache Size ID Register Definitions */</span></div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga4eaf5ef29d920023de2cf53b25d0d56c">  872</a></span><span class="preprocessor">#define SCB_CCSIDR_WT_Pos                  31U                                            </span></div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga9089551a75985fa7cf051062ed2d62b9">  873</a></span><span class="preprocessor">#define SCB_CCSIDR_WT_Msk                  (1UL &lt;&lt; SCB_CCSIDR_WT_Pos)                     </span></div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga4a32c31034cf30f6fe4dfaa9d0d6a6af">  875</a></span><span class="preprocessor">#define SCB_CCSIDR_WB_Pos                  30U                                            </span></div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaa9c0516faf8b9c7ab4151823c48f39b6">  876</a></span><span class="preprocessor">#define SCB_CCSIDR_WB_Msk                  (1UL &lt;&lt; SCB_CCSIDR_WB_Pos)                     </span></div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga379743eea011cede0032ecb7812b51e1">  878</a></span><span class="preprocessor">#define SCB_CCSIDR_RA_Pos                  29U                                            </span></div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaa77f28cbf94b44c1114a66e05cc43255">  879</a></span><span class="preprocessor">#define SCB_CCSIDR_RA_Msk                  (1UL &lt;&lt; SCB_CCSIDR_RA_Pos)                     </span></div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gade432ae0a64858e92fa35c2983fb47a4">  881</a></span><span class="preprocessor">#define SCB_CCSIDR_WA_Pos                  28U                                            </span></div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga519ebde5ad64be2098f586bddbc8e898">  882</a></span><span class="preprocessor">#define SCB_CCSIDR_WA_Msk                  (1UL &lt;&lt; SCB_CCSIDR_WA_Pos)                     </span></div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga1028d2c238f74d2aa021f53ffbe8d7ab">  884</a></span><span class="preprocessor">#define SCB_CCSIDR_NUMSETS_Pos             13U                                            </span></div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga47d1f01185d7a039334031008386c5a8">  885</a></span><span class="preprocessor">#define SCB_CCSIDR_NUMSETS_Msk             (0x7FFFUL &lt;&lt; SCB_CCSIDR_NUMSETS_Pos)           </span></div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gae67f2f83976b819fb3039fc35cfef0fb">  887</a></span><span class="preprocessor">#define SCB_CCSIDR_ASSOCIATIVITY_Pos        3U                                            </span></div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gae093c4c635dad43845967512fa87173a">  888</a></span><span class="preprocessor">#define SCB_CCSIDR_ASSOCIATIVITY_Msk       (0x3FFUL &lt;&lt; SCB_CCSIDR_ASSOCIATIVITY_Pos)      </span></div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga750388e1509b36d35568a68a7a1e1ff7">  890</a></span><span class="preprocessor">#define SCB_CCSIDR_LINESIZE_Pos             0U                                            </span></div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga07b3bdffe4c289b9c19c70cf698499da">  891</a></span><span class="preprocessor">#define SCB_CCSIDR_LINESIZE_Msk            (7UL </span><span class="comment">/*&lt;&lt; SCB_CCSIDR_LINESIZE_Pos*/</span><span class="preprocessor">)           </span></div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span><span class="comment">/* SCB Cache Size Selection Register Definitions */</span></div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga8c014c9678bc9072f10459a1e14b973c">  894</a></span><span class="preprocessor">#define SCB_CSSELR_LEVEL_Pos                1U                                            </span></div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaa24e3a6d6960acff3d6949e416046cf0">  895</a></span><span class="preprocessor">#define SCB_CSSELR_LEVEL_Msk               (7UL &lt;&lt; SCB_CSSELR_LEVEL_Pos)                  </span></div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga70e80783c3bd7b11504c63b052b0c0b9">  897</a></span><span class="preprocessor">#define SCB_CSSELR_IND_Pos                  0U                                            </span></div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga4e5d98f4d43366cadcc5c3d7ac37228c">  898</a></span><span class="preprocessor">#define SCB_CSSELR_IND_Msk                 (1UL </span><span class="comment">/*&lt;&lt; SCB_CSSELR_IND_Pos*/</span><span class="preprocessor">)                </span></div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span><span class="comment">/* SCB Software Triggered Interrupt Register Definitions */</span></div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaeb4a916d84d967c1bab8e88800a28984">  901</a></span><span class="preprocessor">#define SCB_STIR_INTID_Pos                  0U                                            </span></div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga7b67f900eb9c63b04e67f8fa6ddcd8ed">  902</a></span><span class="preprocessor">#define SCB_STIR_INTID_Msk                 (0x1FFUL </span><span class="comment">/*&lt;&lt; SCB_STIR_INTID_Pos*/</span><span class="preprocessor">)            </span></div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span><span class="comment">/* SCB D-Cache Invalidate by Set-way Register Definitions */</span></div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaa6a2a5e1707c9ef277e67dacd4e247fd">  905</a></span><span class="preprocessor">#define SCB_DCISW_WAY_Pos                  30U                                            </span></div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gabfe6096a36807e0b7e1d09a06ef1d750">  906</a></span><span class="preprocessor">#define SCB_DCISW_WAY_Msk                  (3UL &lt;&lt; SCB_DCISW_WAY_Pos)                     </span></div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaea6bd5b7d1c47c7db06afdecc6e49281">  908</a></span><span class="preprocessor">#define SCB_DCISW_SET_Pos                   5U                                            </span></div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gab08fbef94f7d068a7c0217e074c697f9">  909</a></span><span class="preprocessor">#define SCB_DCISW_SET_Msk                  (0x1FFUL &lt;&lt; SCB_DCISW_SET_Pos)                 </span></div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span><span class="comment">/* SCB D-Cache Clean by Set-way Register Definitions */</span></div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga6cac2d69791e13af276d8306c796925f">  912</a></span><span class="preprocessor">#define SCB_DCCSW_WAY_Pos                  30U                                            </span></div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga8374e67655ac524284c9bb59eb2efa23">  913</a></span><span class="preprocessor">#define SCB_DCCSW_WAY_Msk                  (3UL &lt;&lt; SCB_DCCSW_WAY_Pos)                     </span></div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gae93985adc38a127bc8dc909ac58e8fea">  915</a></span><span class="preprocessor">#define SCB_DCCSW_SET_Pos                   5U                                            </span></div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga669e16d98c8ea0e66afb04641971d98c">  916</a></span><span class="preprocessor">#define SCB_DCCSW_SET_Msk                  (0x1FFUL &lt;&lt; SCB_DCCSW_SET_Pos)                 </span></div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno">  918</span><span class="comment">/* SCB D-Cache Clean and Invalidate by Set-way Register Definitions */</span></div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaa90bd0b36679219d6a2144eba6eb96cd">  919</a></span><span class="preprocessor">#define SCB_DCCISW_WAY_Pos                 30U                                            </span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaf2269bbe0bc7705e1da8f5ee0f581054">  920</a></span><span class="preprocessor">#define SCB_DCCISW_WAY_Msk                 (3UL &lt;&lt; SCB_DCCISW_WAY_Pos)                    </span></div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga525f1bb9849e89b3eafbd53dcd51e296">  922</a></span><span class="preprocessor">#define SCB_DCCISW_SET_Pos                  5U                                            </span></div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaf1b0bea5ab77d4ad7d5c21e77ca463ad">  923</a></span><span class="preprocessor">#define SCB_DCCISW_SET_Msk                 (0x1FFUL &lt;&lt; SCB_DCCISW_SET_Pos)                </span></div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span><span class="comment">/* Instruction Tightly-Coupled Memory Control Register Definitions */</span></div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga86b58242b8286aba9318e2062d88f341">  926</a></span><span class="preprocessor">#define SCB_ITCMCR_SZ_Pos                   3U                                            </span></div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga2aca0f00fd91071567dfa596eaa136de">  927</a></span><span class="preprocessor">#define SCB_ITCMCR_SZ_Msk                  (0xFUL &lt;&lt; SCB_ITCMCR_SZ_Pos)                   </span></div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga1094e5655c0e9572ecd562fa4a7d5f21">  929</a></span><span class="preprocessor">#define SCB_ITCMCR_RETEN_Pos                2U                                            </span></div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga6f7d14ca4c78b7fd64157d9f8110f188">  930</a></span><span class="preprocessor">#define SCB_ITCMCR_RETEN_Msk               (1UL &lt;&lt; SCB_ITCMCR_RETEN_Pos)                  </span></div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga33901f7f35fe403c82a9641a0d35ae92">  932</a></span><span class="preprocessor">#define SCB_ITCMCR_RMW_Pos                  1U                                            </span></div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga0e3b9b0855837e95e4b0fc6d36cd604b">  933</a></span><span class="preprocessor">#define SCB_ITCMCR_RMW_Msk                 (1UL &lt;&lt; SCB_ITCMCR_RMW_Pos)                    </span></div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga5d2fc7c04a8aaedff19bd4ff6de187eb">  935</a></span><span class="preprocessor">#define SCB_ITCMCR_EN_Pos                   0U                                            </span></div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga4d1c57f26a03910ab0549efecd2a602c">  936</a></span><span class="preprocessor">#define SCB_ITCMCR_EN_Msk                  (1UL </span><span class="comment">/*&lt;&lt; SCB_ITCMCR_EN_Pos*/</span><span class="preprocessor">)                 </span></div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span><span class="comment">/* Data Tightly-Coupled Memory Control Register Definitions */</span></div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga3cacd7498eb3c022ecc7e21a3dfc3c13">  939</a></span><span class="preprocessor">#define SCB_DTCMCR_SZ_Pos                   3U                                            </span></div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga35b381dd367cd1533f5c2b2c88720b72">  940</a></span><span class="preprocessor">#define SCB_DTCMCR_SZ_Msk                  (0xFUL &lt;&lt; SCB_DTCMCR_SZ_Pos)                   </span></div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga8b72fb208ee772734e580911a8e522ce">  942</a></span><span class="preprocessor">#define SCB_DTCMCR_RETEN_Pos                2U                                            </span></div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaa69bbf5b17808383d88f23a424c1b62e">  943</a></span><span class="preprocessor">#define SCB_DTCMCR_RETEN_Msk               (1UL &lt;&lt; SCB_DTCMCR_RETEN_Pos)                   </span></div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga11c115ca21511be7e56e997a8bde567a">  945</a></span><span class="preprocessor">#define SCB_DTCMCR_RMW_Pos                  1U                                            </span></div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga79b099c3a4365b434aaf55ebbd534420">  946</a></span><span class="preprocessor">#define SCB_DTCMCR_RMW_Msk                 (1UL &lt;&lt; SCB_DTCMCR_RMW_Pos)                    </span></div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaf3ba6873b9288121146a6432db53540f">  948</a></span><span class="preprocessor">#define SCB_DTCMCR_EN_Pos                   0U                                            </span></div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gafd9689d338f30fa434c7629083f29608">  949</a></span><span class="preprocessor">#define SCB_DTCMCR_EN_Msk                  (1UL </span><span class="comment">/*&lt;&lt; SCB_DTCMCR_EN_Pos*/</span><span class="preprocessor">)                 </span></div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span><span class="comment">/* AHBP Control Register Definitions */</span></div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga0f5d024d0d233713c33c5ba1a936d8d2">  952</a></span><span class="preprocessor">#define SCB_AHBPCR_SZ_Pos                   1U                                            </span></div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga9a22251ee32265508a9aa7bcff3e317a">  953</a></span><span class="preprocessor">#define SCB_AHBPCR_SZ_Msk                  (7UL &lt;&lt; SCB_AHBPCR_SZ_Pos)                     </span></div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga1048eb341b71c712a1a8aedf4eedffe0">  955</a></span><span class="preprocessor">#define SCB_AHBPCR_EN_Pos                   0U                                            </span></div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga770da9a88e66adb62645f625b0a095cb">  956</a></span><span class="preprocessor">#define SCB_AHBPCR_EN_Msk                  (1UL </span><span class="comment">/*&lt;&lt; SCB_AHBPCR_EN_Pos*/</span><span class="preprocessor">)                 </span></div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span><span class="comment">/* L1 Cache Control Register Definitions */</span></div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga9f1abd30b202418a920255dcd1d87d5f">  959</a></span><span class="preprocessor">#define SCB_CACR_FORCEWT_Pos                2U                                            </span></div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga0fd9cfb1ef8f44e3edc66fd52309fa7f">  960</a></span><span class="preprocessor">#define SCB_CACR_FORCEWT_Msk               (1UL &lt;&lt; SCB_CACR_FORCEWT_Pos)                  </span></div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga76ce5adcbed2d2d8d425214a1e5d0579">  962</a></span><span class="preprocessor">#define SCB_CACR_ECCEN_Pos                  1U                                            </span></div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga7456a0b93710e8b9fa2b94c946e96c5c">  963</a></span><span class="preprocessor">#define SCB_CACR_ECCEN_Msk                 (1UL &lt;&lt; SCB_CACR_ECCEN_Pos)                    </span></div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gafda198ad429d0a5c865e75d42afa12a2">  965</a></span><span class="preprocessor">#define SCB_CACR_SIWT_Pos                   0U                                            </span></div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga00625442f92069da7604a420bafdbd23">  966</a></span><span class="preprocessor">#define SCB_CACR_SIWT_Msk                  (1UL </span><span class="comment">/*&lt;&lt; SCB_CACR_SIWT_Pos*/</span><span class="preprocessor">)                 </span></div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno">  968</span><span class="comment">/* AHBS Control Register Definitions */</span></div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga47f55c7d1b161535caff50e7a35dc734">  969</a></span><span class="preprocessor">#define SCB_AHBSCR_INITCOUNT_Pos           11U                                            </span></div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gabb766ac9d99ea8272387b6946e80ce43">  970</a></span><span class="preprocessor">#define SCB_AHBSCR_INITCOUNT_Msk           (0x1FUL &lt;&lt; SCB_AHBPCR_INITCOUNT_Pos)           </span></div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gabf98193e45e8bcb57caa28e8dc6df199">  972</a></span><span class="preprocessor">#define SCB_AHBSCR_TPRI_Pos                 2U                                            </span></div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gab5303ca99ab56df4b6cd6298dc0e1c32">  973</a></span><span class="preprocessor">#define SCB_AHBSCR_TPRI_Msk                (0x1FFUL &lt;&lt; SCB_AHBPCR_TPRI_Pos)               </span></div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gabfdcfa4029b1249d45a649ff37c04d65">  975</a></span><span class="preprocessor">#define SCB_AHBSCR_CTL_Pos                  0U                                            </span></div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gab2aa81692dfec47f8b69a3f425ca1022">  976</a></span><span class="preprocessor">#define SCB_AHBSCR_CTL_Msk                 (3UL </span><span class="comment">/*&lt;&lt; SCB_AHBPCR_CTL_Pos*/</span><span class="preprocessor">)                </span></div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno">  978</span><span class="comment">/* Auxiliary Bus Fault Status Register Definitions */</span></div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gad89888a5399f2a229270d6dc9a8eaa85">  979</a></span><span class="preprocessor">#define SCB_ABFSR_AXIMTYPE_Pos              8U                                            </span></div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga91783597f0721644a1ab1919755bb6ee">  980</a></span><span class="preprocessor">#define SCB_ABFSR_AXIMTYPE_Msk             (3UL &lt;&lt; SCB_ABFSR_AXIMTYPE_Pos)                </span></div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga2d943581f93e2425e0a22a0d45b9f0a6">  982</a></span><span class="preprocessor">#define SCB_ABFSR_EPPB_Pos                  4U                                            </span></div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gac7bbc98af76d3de2713a0eb0c6c2e613">  983</a></span><span class="preprocessor">#define SCB_ABFSR_EPPB_Msk                 (1UL &lt;&lt; SCB_ABFSR_EPPB_Pos)                    </span></div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga48c7a6de20e2823c0dc74d78c5ef7992">  985</a></span><span class="preprocessor">#define SCB_ABFSR_AXIM_Pos                  3U                                            </span></div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gac24348e5ec8392f4a076c7ba690aae48">  986</a></span><span class="preprocessor">#define SCB_ABFSR_AXIM_Msk                 (1UL &lt;&lt; SCB_ABFSR_AXIM_Pos)                    </span></div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga5c97d4cc05972dc80963e74eb2332841">  988</a></span><span class="preprocessor">#define SCB_ABFSR_AHBP_Pos                  2U                                            </span></div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gabfc67aa93bca5ddd4b0f0a47b372383e">  989</a></span><span class="preprocessor">#define SCB_ABFSR_AHBP_Msk                 (1UL &lt;&lt; SCB_ABFSR_AHBP_Pos)                    </span></div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga46e22bfb92f4344807714dfa987b7cf3">  991</a></span><span class="preprocessor">#define SCB_ABFSR_DTCM_Pos                  1U                                            </span></div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga0f48b9b3b5e79c83383ff9506a75f423">  992</a></span><span class="preprocessor">#define SCB_ABFSR_DTCM_Msk                 (1UL &lt;&lt; SCB_ABFSR_DTCM_Pos)                    </span></div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaf7c22a977aed73cd51317c25286e81c6">  994</a></span><span class="preprocessor">#define SCB_ABFSR_ITCM_Pos                  0U                                            </span></div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaa8cd31cf3adbe7445c733c0a0a4779da">  995</a></span><span class="preprocessor">#define SCB_ABFSR_ITCM_Msk                 (1UL </span><span class="comment">/*&lt;&lt; SCB_ABFSR_ITCM_Pos*/</span><span class="preprocessor">)                </span></div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"><a class="line" href="struct_s_cn_s_c_b___type.html"> 1010</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"> 1011</span>{</div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span>        uint32_t RESERVED0[1U];</div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga34ec1d771245eb9bd0e3ec9336949762"> 1013</a></span>  __IM  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga34ec1d771245eb9bd0e3ec9336949762">ICTR</a>;                   </div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga13af9b718dde7481f1c0344f00593c23"> 1014</a></span>  __IOM uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga13af9b718dde7481f1c0344f00593c23">ACTLR</a>;                  </div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga356efebfcbdaecaf1176e6cd86a60bf1"> 1015</a></span>  __IOM uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga356efebfcbdaecaf1176e6cd86a60bf1">CPPWR</a>;                  </div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span>} <a class="code hl_struct" href="struct_s_cn_s_c_b___type.html">SCnSCB_Type</a>;</div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"> 1017</span> </div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"> 1018</span><span class="comment">/* Interrupt Controller Type Register Definitions */</span></div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_cn_s_c_b.html#ga0777ddf379af50f9ca41d40573bfffc5"> 1019</a></span><span class="preprocessor">#define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         </span></div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_cn_s_c_b.html#ga3efa0f5210051464e1034b19fc7b33c7"> 1020</a></span><span class="preprocessor">#define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL </span><span class="comment">/*&lt;&lt; SCnSCB_ICTR_INTLINESNUM_Pos*/</span><span class="preprocessor">)  </span></div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"><a class="line" href="struct_sys_tick___type.html"> 1035</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"> 1036</span>{</div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga875e7afa5c4fd43997fb544a4ac6e37e"> 1037</a></span>  __IOM uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga875e7afa5c4fd43997fb544a4ac6e37e">CTRL</a>;                   </div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga4780a489256bb9f54d0ba8ed4de191cd"> 1038</a></span>  __IOM uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga4780a489256bb9f54d0ba8ed4de191cd">LOAD</a>;                   </div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga9b5420d17e8e43104ddd4ae5a610af93"> 1039</a></span>  __IOM uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga9b5420d17e8e43104ddd4ae5a610af93">VAL</a>;                    </div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gafcadb0c6d35b21cdc0018658a13942de"> 1040</a></span>  __IM  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gafcadb0c6d35b21cdc0018658a13942de">CALIB</a>;                  </div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"> 1041</span>} <a class="code hl_struct" href="struct_sys_tick___type.html">SysTick_Type</a>;</div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"> 1042</span> </div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"> 1043</span><span class="comment">/* SysTick Control / Status Register Definitions */</span></div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#gadbb65d4a815759649db41df216ed4d60"> 1044</a></span><span class="preprocessor">#define SysTick_CTRL_COUNTFLAG_Pos         16U                                            </span></div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga1bf3033ecccf200f59baefe15dbb367c"> 1045</a></span><span class="preprocessor">#define SysTick_CTRL_COUNTFLAG_Msk         (1UL &lt;&lt; SysTick_CTRL_COUNTFLAG_Pos)            </span></div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga24fbc69a5f0b78d67fda2300257baff1"> 1047</a></span><span class="preprocessor">#define SysTick_CTRL_CLKSOURCE_Pos          2U                                            </span></div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#gaa41d06039797423a46596bd313d57373"> 1048</a></span><span class="preprocessor">#define SysTick_CTRL_CLKSOURCE_Msk         (1UL &lt;&lt; SysTick_CTRL_CLKSOURCE_Pos)            </span></div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga88f45bbb89ce8df3cd2b2613c7b48214"> 1050</a></span><span class="preprocessor">#define SysTick_CTRL_TICKINT_Pos            1U                                            </span></div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga95bb984266ca764024836a870238a027"> 1051</a></span><span class="preprocessor">#define SysTick_CTRL_TICKINT_Msk           (1UL &lt;&lt; SysTick_CTRL_TICKINT_Pos)              </span></div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga0b48cc1e36d92a92e4bf632890314810"> 1053</a></span><span class="preprocessor">#define SysTick_CTRL_ENABLE_Pos             0U                                            </span></div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga16c9fee0ed0235524bdeb38af328fd1f"> 1054</a></span><span class="preprocessor">#define SysTick_CTRL_ENABLE_Msk            (1UL </span><span class="comment">/*&lt;&lt; SysTick_CTRL_ENABLE_Pos*/</span><span class="preprocessor">)           </span></div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"> 1056</span><span class="comment">/* SysTick Reload Register Definitions */</span></div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#gaf44d10df359dc5bf5752b0894ae3bad2"> 1057</a></span><span class="preprocessor">#define SysTick_LOAD_RELOAD_Pos             0U                                            </span></div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga265912a7962f0e1abd170336e579b1b1"> 1058</a></span><span class="preprocessor">#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL </span><span class="comment">/*&lt;&lt; SysTick_LOAD_RELOAD_Pos*/</span><span class="preprocessor">)    </span></div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"> 1060</span><span class="comment">/* SysTick Current Register Definitions */</span></div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga3208104c3b019b5de35ae8c21d5c34dd"> 1061</a></span><span class="preprocessor">#define SysTick_VAL_CURRENT_Pos             0U                                            </span></div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#gafc77b56d568930b49a2474debc75ab45"> 1062</a></span><span class="preprocessor">#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL </span><span class="comment">/*&lt;&lt; SysTick_VAL_CURRENT_Pos*/</span><span class="preprocessor">)    </span></div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"> 1064</span><span class="comment">/* SysTick Calibration Register Definitions */</span></div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga534dbe414e7a46a6ce4c1eca1fbff409"> 1065</a></span><span class="preprocessor">#define SysTick_CALIB_NOREF_Pos            31U                                            </span></div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga3af0d891fdd99bcc8d8912d37830edb6"> 1066</a></span><span class="preprocessor">#define SysTick_CALIB_NOREF_Msk            (1UL &lt;&lt; SysTick_CALIB_NOREF_Pos)               </span></div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#gadd0c9cd6641b9f6a0c618e7982954860"> 1068</a></span><span class="preprocessor">#define SysTick_CALIB_SKEW_Pos             30U                                            </span></div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga8a6a85a87334776f33d77fd147587431"> 1069</a></span><span class="preprocessor">#define SysTick_CALIB_SKEW_Msk             (1UL &lt;&lt; SysTick_CALIB_SKEW_Pos)                </span></div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#gacae558f6e75a0bed5d826f606d8e695e"> 1071</a></span><span class="preprocessor">#define SysTick_CALIB_TENMS_Pos             0U                                            </span></div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#gaf1e68865c5aece2ad58971225bd3e95e"> 1072</a></span><span class="preprocessor">#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL </span><span class="comment">/*&lt;&lt; SysTick_CALIB_TENMS_Pos*/</span><span class="preprocessor">)    </span></div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"><a class="line" href="struct_i_t_m___type.html"> 1087</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"> 1088</span>{</div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"> 1089</span>  __OM  <span class="keyword">union</span></div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"> 1090</span>  {</div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gae773bf9f9dac64e6c28b14aa39f74275"> 1091</a></span>    __OM  uint8_t    <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gae773bf9f9dac64e6c28b14aa39f74275">u8</a>;                 </div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga962a970dfd286cad7f8a8577e87d4ad3"> 1092</a></span>    __OM  uint16_t   <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga962a970dfd286cad7f8a8577e87d4ad3">u16</a>;                </div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga5834885903a557674f078f3b71fa8bc8"> 1093</a></span>    __OM  uint32_t   <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga5834885903a557674f078f3b71fa8bc8">u32</a>;                </div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga9e10e79a6a287ebb2439153e27a4e15d"> 1094</a></span>  }  PORT [32U];                         </div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"> 1095</span>        uint32_t RESERVED0[864U];</div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gacd03c6858f7b678dab6a6121462e7807"> 1096</a></span>  __IOM uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gacd03c6858f7b678dab6a6121462e7807">TER</a>;                    </div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"> 1097</span>        uint32_t RESERVED1[15U];</div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gae907229ba50538bf370fbdfd54c099a2"> 1098</a></span>  __IOM uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gae907229ba50538bf370fbdfd54c099a2">TPR</a>;                    </div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"> 1099</span>        uint32_t RESERVED2[15U];</div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga04b9fbc83759cb818dfa161d39628426"> 1100</a></span>  __IOM uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga04b9fbc83759cb818dfa161d39628426">TCR</a>;                    </div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"> 1101</span>        uint32_t RESERVED3[29U];</div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gaa9da04891e48d1a2f054de186e9c4c94"> 1102</a></span>  __OM  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gaa9da04891e48d1a2f054de186e9c4c94">IWR</a>;                    </div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga66eb82a070953f09909f39b8e516fb91"> 1103</a></span>  __IM  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga66eb82a070953f09909f39b8e516fb91">IRR</a>;                    </div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gae2ce4d3a54df2fd11a197ccac4406cd0"> 1104</a></span>  __IOM uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gae2ce4d3a54df2fd11a197ccac4406cd0">IMCR</a>;                   </div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"> 1105</span>        uint32_t RESERVED4[43U];</div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga7f9c2a2113a11c7f3e98915f95b669d5"> 1106</a></span>  __OM  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga7f9c2a2113a11c7f3e98915f95b669d5">LAR</a>;                    </div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga3861c67933a24dd6632288c4ed0b80c8"> 1107</a></span>  __IM  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga3861c67933a24dd6632288c4ed0b80c8">LSR</a>;                    </div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"> 1108</span>        uint32_t RESERVED5[1U];</div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga2372a4ebb63e36d1eb3fcf83a74fd537"> 1109</a></span>  __IM  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga2372a4ebb63e36d1eb3fcf83a74fd537">DEVARCH</a>;                </div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"> 1110</span>        uint32_t RESERVED6[4U];</div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gaad5e11dd4baf6d941bd6c7450f60a158"> 1111</a></span>  __IM  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gaad5e11dd4baf6d941bd6c7450f60a158">PID4</a>;                   </div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gaf9085648bf18f69b5f9d1136d45e1d37"> 1112</a></span>  __IM  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gaf9085648bf18f69b5f9d1136d45e1d37">PID5</a>;                   </div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gad34dbe6b1072c77d36281049c8b169f6"> 1113</a></span>  __IM  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gad34dbe6b1072c77d36281049c8b169f6">PID6</a>;                   </div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga2bcec6803f28f30d5baf5e20e3517d3d"> 1114</a></span>  __IM  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga2bcec6803f28f30d5baf5e20e3517d3d">PID7</a>;                   </div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gab4a4cc97ad658e9c46cf17490daffb8a"> 1115</a></span>  __IM  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gab4a4cc97ad658e9c46cf17490daffb8a">PID0</a>;                   </div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga89ea1d805a668d6589b22d8e678eb6a4"> 1116</a></span>  __IM  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga89ea1d805a668d6589b22d8e678eb6a4">PID1</a>;                   </div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga8471c4d77b7107cf580587509da69f38"> 1117</a></span>  __IM  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga8471c4d77b7107cf580587509da69f38">PID2</a>;                   </div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gaf317d5e2d946d70e6fb67c02b92cc8a3"> 1118</a></span>  __IM  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gaf317d5e2d946d70e6fb67c02b92cc8a3">PID3</a>;                   </div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga30bb2b166b1723867da4a708935677ba"> 1119</a></span>  __IM  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga30bb2b166b1723867da4a708935677ba">CID0</a>;                   </div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gac40df2c3a6cef02f90b4e82c8204756f"> 1120</a></span>  __IM  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gac40df2c3a6cef02f90b4e82c8204756f">CID1</a>;                   </div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga8000b92e4e528ae7ac4cb8b8d9f6757d"> 1121</a></span>  __IM  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga8000b92e4e528ae7ac4cb8b8d9f6757d">CID2</a>;                   </div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga43451f43f514108d9eaed5b017f8d921"> 1122</a></span>  __IM  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga43451f43f514108d9eaed5b017f8d921">CID3</a>;                   </div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"> 1123</span>} <a class="code hl_struct" href="struct_i_t_m___type.html">ITM_Type</a>;</div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"> 1124</span> </div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"> 1125</span><span class="comment">/* ITM Stimulus Port Register Definitions */</span></div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#gafd9ed85f36233685f182cc249621e025"> 1126</a></span><span class="preprocessor">#define ITM_STIM_DISABLED_Pos               1U                                            </span></div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga9d8f821bdad48c7b4a02f11ebf2c8852"> 1127</a></span><span class="preprocessor">#define ITM_STIM_DISABLED_Msk              (0x1UL &lt;&lt; ITM_STIM_DISABLED_Pos)               </span></div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#gaa79f3a59d15d810d48d924c0ca4ae0b9"> 1129</a></span><span class="preprocessor">#define ITM_STIM_FIFOREADY_Pos              0U                                            </span></div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga73dc88e3338b4ef9a81e53a1d2c5ae83"> 1130</a></span><span class="preprocessor">#define ITM_STIM_FIFOREADY_Msk             (0x1UL </span><span class="comment">/*&lt;&lt; ITM_STIM_FIFOREADY_Pos*/</span><span class="preprocessor">)          </span></div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"> 1132</span><span class="comment">/* ITM Trace Privilege Register Definitions */</span></div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga7abe5e590d1611599df87a1884a352e8"> 1133</a></span><span class="preprocessor">#define ITM_TPR_PRIVMASK_Pos                0U                                            </span></div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga168e089d882df325a387aab3a802a46b"> 1134</a></span><span class="preprocessor">#define ITM_TPR_PRIVMASK_Msk               (0xFUL </span><span class="comment">/*&lt;&lt; ITM_TPR_PRIVMASK_Pos*/</span><span class="preprocessor">)            </span></div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"> 1136</span><span class="comment">/* ITM Trace Control Register Definitions */</span></div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga9174ad4a36052c377cef4e6aba2ed484"> 1137</a></span><span class="preprocessor">#define ITM_TCR_BUSY_Pos                   23U                                            </span></div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga43ad7cf33de12f2ef3a412d4f354c60f"> 1138</a></span><span class="preprocessor">#define ITM_TCR_BUSY_Msk                   (1UL &lt;&lt; ITM_TCR_BUSY_Pos)                      </span></div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga113bf41ed31584360ad7d865e5e0ace7"> 1140</a></span><span class="preprocessor">#define ITM_TCR_TRACEBUSID_Pos             16U                                            </span></div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#gac014c7345304ed245b642eb9d6e9a302"> 1141</a></span><span class="preprocessor">#define ITM_TCR_TRACEBUSID_Msk             (0x7FUL &lt;&lt; ITM_TCR_TRACEBUSID_Pos)             </span></div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga96c7c7cbc0d98426c408090b41f583f1"> 1143</a></span><span class="preprocessor">#define ITM_TCR_GTSFREQ_Pos                10U                                            </span></div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#gade862cf009827f7f6748fc44c541b067"> 1144</a></span><span class="preprocessor">#define ITM_TCR_GTSFREQ_Msk                (3UL &lt;&lt; ITM_TCR_GTSFREQ_Pos)                   </span></div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#gaa39e93e22d56e5e9edaf866b1171ac4f"> 1146</a></span><span class="preprocessor">#define ITM_TCR_TSPRESCALE_Pos              8U                                            </span></div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga3e8651ecde89295bcc6e248a1b7393d6"> 1147</a></span><span class="preprocessor">#define ITM_TCR_TSPRESCALE_Msk             (3UL &lt;&lt; ITM_TCR_TSPRESCALE_Pos)                </span></div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#gad74ca6140644b572eadbf21e870d24b9"> 1149</a></span><span class="preprocessor">#define ITM_TCR_STALLENA_Pos                5U                                            </span></div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga724f0560593042670b49e2f9a6483b6f"> 1150</a></span><span class="preprocessor">#define ITM_TCR_STALLENA_Msk               (1UL &lt;&lt; ITM_TCR_STALLENA_Pos)                  </span></div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga7a380f0c8078f6560051406583ecd6a5"> 1152</a></span><span class="preprocessor">#define ITM_TCR_SWOENA_Pos                  4U                                            </span></div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga97476cb65bab16a328b35f81fd02010a"> 1153</a></span><span class="preprocessor">#define ITM_TCR_SWOENA_Msk                 (1UL &lt;&lt; ITM_TCR_SWOENA_Pos)                    </span></div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga30e83ebb33aa766070fe3d1f27ae820e"> 1155</a></span><span class="preprocessor">#define ITM_TCR_DWTENA_Pos                  3U                                            </span></div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga98ea1c596d43d3633a202f9ee746cf70"> 1156</a></span><span class="preprocessor">#define ITM_TCR_DWTENA_Msk                 (1UL &lt;&lt; ITM_TCR_DWTENA_Pos)                    </span></div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#gaa93a1147a39fc63980d299231252a30e"> 1158</a></span><span class="preprocessor">#define ITM_TCR_SYNCENA_Pos                 2U                                            </span></div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#gac89b74a78701c25b442105d7fe2bbefb"> 1159</a></span><span class="preprocessor">#define ITM_TCR_SYNCENA_Msk                (1UL &lt;&lt; ITM_TCR_SYNCENA_Pos)                   </span></div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga5aa381845f810114ab519b90753922a1"> 1161</a></span><span class="preprocessor">#define ITM_TCR_TSENA_Pos                   1U                                            </span></div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga436b2e8fa24328f48f2da31c00fc9e65"> 1162</a></span><span class="preprocessor">#define ITM_TCR_TSENA_Msk                  (1UL &lt;&lt; ITM_TCR_TSENA_Pos)                     </span></div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga3286b86004bce7ffe17ee269f87f8d9d"> 1164</a></span><span class="preprocessor">#define ITM_TCR_ITMENA_Pos                  0U                                            </span></div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga7dd53e3bff24ac09d94e61cb595cb2d9"> 1165</a></span><span class="preprocessor">#define ITM_TCR_ITMENA_Msk                 (1UL </span><span class="comment">/*&lt;&lt; ITM_TCR_ITMENA_Pos*/</span><span class="preprocessor">)                </span></div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"> 1167</span><span class="comment">/* ITM Integration Write Register Definitions */</span></div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga04d3f842ad48f6a9127b4cecc963e1d7"> 1168</a></span><span class="preprocessor">#define ITM_IWR_ATVALIDM_Pos                0U                                            </span></div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga67b969f8f04ed15886727788f0e2ffd7"> 1169</a></span><span class="preprocessor">#define ITM_IWR_ATVALIDM_Msk               (1UL </span><span class="comment">/*&lt;&lt; ITM_IWR_ATVALIDM_Pos*/</span><span class="preprocessor">)              </span></div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"> 1171</span><span class="comment">/* ITM Integration Read Register Definitions */</span></div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga259edfd1d2e877a62e06d7a240df97f4"> 1172</a></span><span class="preprocessor">#define ITM_IRR_ATREADYM_Pos                0U                                            </span></div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga3dbc3e15f5bde2669cd8121a1fe419b9"> 1173</a></span><span class="preprocessor">#define ITM_IRR_ATREADYM_Msk               (1UL </span><span class="comment">/*&lt;&lt; ITM_IRR_ATREADYM_Pos*/</span><span class="preprocessor">)              </span></div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"> 1175</span><span class="comment">/* ITM Integration Mode Control Register Definitions */</span></div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga08de02bf32caf48aaa29f7c68ff5d755"> 1176</a></span><span class="preprocessor">#define ITM_IMCR_INTEGRATION_Pos            0U                                            </span></div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga8838bd3dd04c1a6be97cd946364a3fd2"> 1177</a></span><span class="preprocessor">#define ITM_IMCR_INTEGRATION_Msk           (1UL </span><span class="comment">/*&lt;&lt; ITM_IMCR_INTEGRATION_Pos*/</span><span class="preprocessor">)          </span></div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"> 1179</span><span class="comment">/* ITM Lock Status Register Definitions */</span></div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#gabfae3e570edc8759597311ed6dfb478e"> 1180</a></span><span class="preprocessor">#define ITM_LSR_ByteAcc_Pos                 2U                                            </span></div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga91f492b2891bb8b7eac5b58de7b220f4"> 1181</a></span><span class="preprocessor">#define ITM_LSR_ByteAcc_Msk                (1UL &lt;&lt; ITM_LSR_ByteAcc_Pos)                   </span></div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga144a49e12b83ad9809fdd2769094fdc0"> 1183</a></span><span class="preprocessor">#define ITM_LSR_Access_Pos                  1U                                            </span></div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#gac8ae69f11c0311da226c0c8ec40b3d37"> 1184</a></span><span class="preprocessor">#define ITM_LSR_Access_Msk                 (1UL &lt;&lt; ITM_LSR_Access_Pos)                    </span></div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#gaf5740689cf14564d3f3fd91299b6c88d"> 1186</a></span><span class="preprocessor">#define ITM_LSR_Present_Pos                 0U                                            </span></div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#gaa5bc2a7f5f1d69ff819531f5508bb017"> 1187</a></span><span class="preprocessor">#define ITM_LSR_Present_Msk                (1UL </span><span class="comment">/*&lt;&lt; ITM_LSR_Present_Pos*/</span><span class="preprocessor">)                </span><span class="comment">/* end of group CMSIS_ITM */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"> 1190</span> </div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"> 1191</span> </div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"><a class="line" href="struct_d_w_t___type.html"> 1202</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"> 1203</span>{</div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gadd790c53410023b3b581919bb681fe2a"> 1204</a></span>  __IOM uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gadd790c53410023b3b581919bb681fe2a">CTRL</a>;                   </div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga102eaa529d9098242851cb57c52b42d9"> 1205</a></span>  __IOM uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga102eaa529d9098242851cb57c52b42d9">CYCCNT</a>;                 </div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga2c08096c82abe245c0fa97badc458154"> 1206</a></span>  __IOM uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga2c08096c82abe245c0fa97badc458154">CPICNT</a>;                 </div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga9fe20c16c5167ca61486caf6832686d1"> 1207</a></span>  __IOM uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga9fe20c16c5167ca61486caf6832686d1">EXCCNT</a>;                 </div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga416a54e2084ce66e5ca74f152a5ecc70"> 1208</a></span>  __IOM uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga416a54e2084ce66e5ca74f152a5ecc70">SLEEPCNT</a>;               </div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gacc05d89bdb1b4fe2fa499920ec02d0b1"> 1209</a></span>  __IOM uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gacc05d89bdb1b4fe2fa499920ec02d0b1">LSUCNT</a>;                 </div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga1cfc48384ebd8fd8fb7e5d955aae6c97"> 1210</a></span>  __IOM uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga1cfc48384ebd8fd8fb7e5d955aae6c97">FOLDCNT</a>;                </div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga6353ca1d1ad9bc1be05d3b5632960113"> 1211</a></span>  __IM  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga6353ca1d1ad9bc1be05d3b5632960113">PCSR</a>;                   </div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga61c2965af5bc0643f9af65620b0e67c9"> 1212</a></span>  __IOM uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga61c2965af5bc0643f9af65620b0e67c9">COMP0</a>;                  </div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"> 1213</span>        uint32_t RESERVED1[1U];</div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga579ae082f58a0317b7ef029b20f52889"> 1214</a></span>  __IOM uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga579ae082f58a0317b7ef029b20f52889">FUNCTION0</a>;              </div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"> 1215</span>        uint32_t RESERVED2[1U];</div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga38714af6b7fa7c64d68f5e1efbe7a931"> 1216</a></span>  __IOM uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga38714af6b7fa7c64d68f5e1efbe7a931">COMP1</a>;                  </div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"> 1217</span>        uint32_t RESERVED3[1U];</div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga8dfcf25675f9606aa305c46e85182e4e"> 1218</a></span>  __IOM uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga8dfcf25675f9606aa305c46e85182e4e">FUNCTION1</a>;              </div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"> 1219</span>        uint32_t RESERVED4[1U];</div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga5ae6dde39989f27bae90afc2347deb46"> 1220</a></span>  __IOM uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga5ae6dde39989f27bae90afc2347deb46">COMP2</a>;                  </div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"> 1221</span>        uint32_t RESERVED5[1U];</div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gab1b60d6600c38abae515bab8e86a188f"> 1222</a></span>  __IOM uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gab1b60d6600c38abae515bab8e86a188f">FUNCTION2</a>;              </div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"> 1223</span>        uint32_t RESERVED6[1U];</div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga85eb73d1848ac3f82d39d6c3e8910847"> 1224</a></span>  __IOM uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga85eb73d1848ac3f82d39d6c3e8910847">COMP3</a>;                  </div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"> 1225</span>        uint32_t RESERVED7[1U];</div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga52d4ff278fae6f9216c63b74ce328841"> 1226</a></span>  __IOM uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga52d4ff278fae6f9216c63b74ce328841">FUNCTION3</a>;              </div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"> 1227</span>        uint32_t RESERVED8[1U];</div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga86bc7f4ad425a05b29978a6f97563783"> 1228</a></span>  __IOM uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga86bc7f4ad425a05b29978a6f97563783">COMP4</a>;                  </div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"> 1229</span>        uint32_t RESERVED9[1U];</div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga2fa7fd33c3fae711e0d0e683f29b5b6d"> 1230</a></span>  __IOM uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga2fa7fd33c3fae711e0d0e683f29b5b6d">FUNCTION4</a>;              </div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"> 1231</span>        uint32_t RESERVED10[1U];</div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga07667ec9dd833ecab52bf2cf802d9acb"> 1232</a></span>  __IOM uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga07667ec9dd833ecab52bf2cf802d9acb">COMP5</a>;                  </div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"> 1233</span>        uint32_t RESERVED11[1U];</div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga2f33ef0ce606e4850ecde8d044f7bb5b"> 1234</a></span>  __IOM uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga2f33ef0ce606e4850ecde8d044f7bb5b">FUNCTION5</a>;              </div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"> 1235</span>        uint32_t RESERVED12[1U];</div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga1256ac92acb94add255ff31aca31070d"> 1236</a></span>  __IOM uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga1256ac92acb94add255ff31aca31070d">COMP6</a>;                  </div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"> 1237</span>        uint32_t RESERVED13[1U];</div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gaa8f49a707a5d85cf554b9bef54c19380"> 1238</a></span>  __IOM uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gaa8f49a707a5d85cf554b9bef54c19380">FUNCTION6</a>;              </div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"> 1239</span>        uint32_t RESERVED14[1U];</div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga46db6f5289d840f0b9886ae598352452"> 1240</a></span>  __IOM uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga46db6f5289d840f0b9886ae598352452">COMP7</a>;                  </div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"> 1241</span>        uint32_t RESERVED15[1U];</div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gababf5d870650c4a480302b65bdb66741"> 1242</a></span>  __IOM uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gababf5d870650c4a480302b65bdb66741">FUNCTION7</a>;              </div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"> 1243</span>        uint32_t RESERVED16[1U];</div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gaee138bc70746585e4ccf62557954c07f"> 1244</a></span>  __IOM uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gaee138bc70746585e4ccf62557954c07f">COMP8</a>;                  </div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"> 1245</span>        uint32_t RESERVED17[1U];</div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gacdd6b87ea4bc95345687074c53098e75"> 1246</a></span>  __IOM uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gacdd6b87ea4bc95345687074c53098e75">FUNCTION8</a>;              </div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"> 1247</span>        uint32_t RESERVED18[1U];</div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gabf79b853fc2d25de9c03bdb183e4aee0"> 1248</a></span>  __IOM uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gabf79b853fc2d25de9c03bdb183e4aee0">COMP9</a>;                  </div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"> 1249</span>        uint32_t RESERVED19[1U];</div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga379b5b8f7d40003b7bdabd535e0378a1"> 1250</a></span>  __IOM uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga379b5b8f7d40003b7bdabd535e0378a1">FUNCTION9</a>;              </div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"> 1251</span>        uint32_t RESERVED20[1U];</div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gacf26842434e5cd1487a49812ec842d03"> 1252</a></span>  __IOM uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gacf26842434e5cd1487a49812ec842d03">COMP10</a>;                 </div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"> 1253</span>        uint32_t RESERVED21[1U];</div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga63c72c28fd46b22230894366a8d9cdda"> 1254</a></span>  __IOM uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga63c72c28fd46b22230894366a8d9cdda">FUNCTION10</a>;             </div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"> 1255</span>        uint32_t RESERVED22[1U];</div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gaa199b91c854edd21ded38b8922d1e2a7"> 1256</a></span>  __IOM uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gaa199b91c854edd21ded38b8922d1e2a7">COMP11</a>;                 </div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"> 1257</span>        uint32_t RESERVED23[1U];</div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga214f7478184150e43175c05aecad6c96"> 1258</a></span>  __IOM uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga214f7478184150e43175c05aecad6c96">FUNCTION11</a>;             </div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"> 1259</span>        uint32_t RESERVED24[1U];</div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga9115fd187d8cbcb9d6ec5eba938b81ea"> 1260</a></span>  __IOM uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga9115fd187d8cbcb9d6ec5eba938b81ea">COMP12</a>;                 </div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"> 1261</span>        uint32_t RESERVED25[1U];</div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga521771b3dfe2ea48463e1e91d01448b6"> 1262</a></span>  __IOM uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga521771b3dfe2ea48463e1e91d01448b6">FUNCTION12</a>;             </div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"> 1263</span>        uint32_t RESERVED26[1U];</div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gabc29ac14df61ec3f8f3d28ca92892d8a"> 1264</a></span>  __IOM uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gabc29ac14df61ec3f8f3d28ca92892d8a">COMP13</a>;                 </div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"> 1265</span>        uint32_t RESERVED27[1U];</div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gaf9ea0b56769614c5c5699003b3df39f0"> 1266</a></span>  __IOM uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gaf9ea0b56769614c5c5699003b3df39f0">FUNCTION13</a>;             </div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"> 1267</span>        uint32_t RESERVED28[1U];</div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga85368a4ec78f4074e5f9cbba92ae1eb9"> 1268</a></span>  __IOM uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga85368a4ec78f4074e5f9cbba92ae1eb9">COMP14</a>;                 </div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"> 1269</span>        uint32_t RESERVED29[1U];</div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga85138a411459f923ea8e05312d70af71"> 1270</a></span>  __IOM uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga85138a411459f923ea8e05312d70af71">FUNCTION14</a>;             </div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"> 1271</span>        uint32_t RESERVED30[1U];</div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gaa46b44e5aacd3ca3937741f423ab480f"> 1272</a></span>  __IOM uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gaa46b44e5aacd3ca3937741f423ab480f">COMP15</a>;                 </div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"> 1273</span>        uint32_t RESERVED31[1U];</div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga6e5fda09de44dfcd3e177c16028ceb74"> 1274</a></span>  __IOM uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga6e5fda09de44dfcd3e177c16028ceb74">FUNCTION15</a>;             </div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"> 1275</span>        uint32_t RESERVED32[934U];</div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga4281befcc19ee69afdd50801cb1c9bcf"> 1276</a></span>  __IM  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga4281befcc19ee69afdd50801cb1c9bcf">LSR</a>;                    </div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"> 1277</span>        uint32_t RESERVED33[1U];</div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gae60dbff3143d15cd04ac984084d8fbc7"> 1278</a></span>  __IM  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gae60dbff3143d15cd04ac984084d8fbc7">DEVARCH</a>;                </div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"> 1279</span>} <a class="code hl_struct" href="struct_d_w_t___type.html">DWT_Type</a>;</div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"> 1280</span> </div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"> 1281</span><span class="comment">/* DWT Control Register Definitions */</span></div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gaac44b9b7d5391a7ffef129b7f6c84cd7"> 1282</a></span><span class="preprocessor">#define DWT_CTRL_NUMCOMP_Pos               28U                                         </span></div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gaa3d37d68c2ba73f2026265584c2815e7"> 1283</a></span><span class="preprocessor">#define DWT_CTRL_NUMCOMP_Msk               (0xFUL &lt;&lt; DWT_CTRL_NUMCOMP_Pos)             </span></div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gaa82840323a2628e7f4a2b09b74fa73fd"> 1285</a></span><span class="preprocessor">#define DWT_CTRL_NOTRCPKT_Pos              27U                                         </span></div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga04d8bb0a065ca38e2e5f13a97e1f7073"> 1286</a></span><span class="preprocessor">#define DWT_CTRL_NOTRCPKT_Msk              (0x1UL &lt;&lt; DWT_CTRL_NOTRCPKT_Pos)            </span></div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gad997b9026715d5609b5a3b144eca42d0"> 1288</a></span><span class="preprocessor">#define DWT_CTRL_NOEXTTRIG_Pos             26U                                         </span></div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gacc7d15edf7a27147c422099ab475953e"> 1289</a></span><span class="preprocessor">#define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL &lt;&lt; DWT_CTRL_NOEXTTRIG_Pos)           </span></div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga337f6167d960f57f12aa382ffecce522"> 1291</a></span><span class="preprocessor">#define DWT_CTRL_NOCYCCNT_Pos              25U                                         </span></div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gaf40c8d7a4fd978034c137e90f714c143"> 1292</a></span><span class="preprocessor">#define DWT_CTRL_NOCYCCNT_Msk              (0x1UL &lt;&lt; DWT_CTRL_NOCYCCNT_Pos)            </span></div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gad52a0e5be84363ab166cc17beca0d048"> 1294</a></span><span class="preprocessor">#define DWT_CTRL_NOPRFCNT_Pos              24U                                         </span></div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gafd8448d7db4bc51f27f202e6e1f27823"> 1295</a></span><span class="preprocessor">#define DWT_CTRL_NOPRFCNT_Msk              (0x1UL &lt;&lt; DWT_CTRL_NOPRFCNT_Pos)            </span></div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga555f3a6b0510368a2bba4f0e06e559c3"> 1297</a></span><span class="preprocessor">#define DWT_CTRL_CYCDISS_Pos               23U                                         </span></div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga688a3b9ecd2a044f2da3280367476271"> 1298</a></span><span class="preprocessor">#define DWT_CTRL_CYCDISS_Msk               (0x1UL &lt;&lt; DWT_CTRL_CYCDISS_Pos)             </span></div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga0cb0640aaeb18a626d7823570d5c3cb6"> 1300</a></span><span class="preprocessor">#define DWT_CTRL_CYCEVTENA_Pos             22U                                         </span></div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga40554bd81460e39abf08810f45fac1a2"> 1301</a></span><span class="preprocessor">#define DWT_CTRL_CYCEVTENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_CYCEVTENA_Pos)           </span></div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga5602b0707f446ce78d88ff2a3a82bfff"> 1303</a></span><span class="preprocessor">#define DWT_CTRL_FOLDEVTENA_Pos            21U                                         </span></div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga717e679d775562ae09185a3776b1582f"> 1304</a></span><span class="preprocessor">#define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL &lt;&lt; DWT_CTRL_FOLDEVTENA_Pos)          </span></div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gaea5d1ee72188dc1d57b54c60a9f5233e"> 1306</a></span><span class="preprocessor">#define DWT_CTRL_LSUEVTENA_Pos             20U                                         </span></div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gac47427f455fbc29d4b6f8a479169f2b2"> 1307</a></span><span class="preprocessor">#define DWT_CTRL_LSUEVTENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_LSUEVTENA_Pos)           </span></div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga9c6d62d121164013a8e3ee372f17f3e5"> 1309</a></span><span class="preprocessor">#define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         </span></div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga2f431b3734fb840daf5b361034856da9"> 1310</a></span><span class="preprocessor">#define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL &lt;&lt; DWT_CTRL_SLEEPEVTENA_Pos)         </span></div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gaf4e73f548ae3e945ef8b1d9ff1281544"> 1312</a></span><span class="preprocessor">#define DWT_CTRL_EXCEVTENA_Pos             18U                                         </span></div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gab7ee0def33423b5859ca4030dff63b58"> 1313</a></span><span class="preprocessor">#define DWT_CTRL_EXCEVTENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_EXCEVTENA_Pos)           </span></div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga9fff0b71fb0be1499f5180c6bce1fc8f"> 1315</a></span><span class="preprocessor">#define DWT_CTRL_CPIEVTENA_Pos             17U                                         </span></div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga189089c30aade60b983df17ad2412f6f"> 1316</a></span><span class="preprocessor">#define DWT_CTRL_CPIEVTENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_CPIEVTENA_Pos)           </span></div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga05f13b547a9a1e63e003ee0bc6446d0d"> 1318</a></span><span class="preprocessor">#define DWT_CTRL_EXCTRCENA_Pos             16U                                         </span></div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gaf4fbb509ab3cbb768f16484c660a24c3"> 1319</a></span><span class="preprocessor">#define DWT_CTRL_EXCTRCENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_EXCTRCENA_Pos)           </span></div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga1e14afc7790fcb424fcf619e192554c9"> 1321</a></span><span class="preprocessor">#define DWT_CTRL_PCSAMPLENA_Pos            12U                                         </span></div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gafdcf1c86f43fbeaf2780ce797c9ef3d6"> 1322</a></span><span class="preprocessor">#define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL &lt;&lt; DWT_CTRL_PCSAMPLENA_Pos)          </span></div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga678ef08786edcbef964479217efb9284"> 1324</a></span><span class="preprocessor">#define DWT_CTRL_SYNCTAP_Pos               10U                                         </span></div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gaf1e6c3729d56ecadeb6eeff4d225968c"> 1325</a></span><span class="preprocessor">#define DWT_CTRL_SYNCTAP_Msk               (0x3UL &lt;&lt; DWT_CTRL_SYNCTAP_Pos)             </span></div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gaf70b80936c7db60bf84fb6dadb8a3559"> 1327</a></span><span class="preprocessor">#define DWT_CTRL_CYCTAP_Pos                 9U                                         </span></div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga6c12e2868b8989a69445646698b8c331"> 1328</a></span><span class="preprocessor">#define DWT_CTRL_CYCTAP_Msk                (0x1UL &lt;&lt; DWT_CTRL_CYCTAP_Pos)              </span></div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga2868c0b28eb13be930afb819f55f6f25"> 1330</a></span><span class="preprocessor">#define DWT_CTRL_POSTINIT_Pos               5U                                         </span></div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gab8cbbee1e1d94d09f9a1f86379a08ee8"> 1331</a></span><span class="preprocessor">#define DWT_CTRL_POSTINIT_Msk              (0xFUL &lt;&lt; DWT_CTRL_POSTINIT_Pos)            </span></div>
<div class="line"><a id="l01333" name="l01333"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga129bc152febfddd67a0c20c6814cba69"> 1333</a></span><span class="preprocessor">#define DWT_CTRL_POSTPRESET_Pos             1U                                         </span></div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga11d9e1e2a758fdd2657aa68ce61b9c9d"> 1334</a></span><span class="preprocessor">#define DWT_CTRL_POSTPRESET_Msk            (0xFUL &lt;&lt; DWT_CTRL_POSTPRESET_Pos)          </span></div>
<div class="line"><a id="l01336" name="l01336"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gaa4509f5f8514a7200be61691f0e01f10"> 1336</a></span><span class="preprocessor">#define DWT_CTRL_CYCCNTENA_Pos              0U                                         </span></div>
<div class="line"><a id="l01337" name="l01337"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga4a9d209dc2a81ea6bfa0ea21331769d3"> 1337</a></span><span class="preprocessor">#define DWT_CTRL_CYCCNTENA_Msk             (0x1UL </span><span class="comment">/*&lt;&lt; DWT_CTRL_CYCCNTENA_Pos*/</span><span class="preprocessor">)       </span></div>
<div class="line"><a id="l01339" name="l01339"></a><span class="lineno"> 1339</span><span class="comment">/* DWT CPI Count Register Definitions */</span></div>
<div class="line"><a id="l01340" name="l01340"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga80e9ad8f6a9e2344af8a3cf989bebe3d"> 1340</a></span><span class="preprocessor">#define DWT_CPICNT_CPICNT_Pos               0U                                         </span></div>
<div class="line"><a id="l01341" name="l01341"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga76f39e7bca3fa86a4dbf7b8f6adb7217"> 1341</a></span><span class="preprocessor">#define DWT_CPICNT_CPICNT_Msk              (0xFFUL </span><span class="comment">/*&lt;&lt; DWT_CPICNT_CPICNT_Pos*/</span><span class="preprocessor">)       </span></div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"> 1343</span><span class="comment">/* DWT Exception Overhead Count Register Definitions */</span></div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga031c693654030d4cba398b45d2925b1d"> 1344</a></span><span class="preprocessor">#define DWT_EXCCNT_EXCCNT_Pos               0U                                         </span></div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga057fa604a107b58a198bbbadb47e69c9"> 1345</a></span><span class="preprocessor">#define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL </span><span class="comment">/*&lt;&lt; DWT_EXCCNT_EXCCNT_Pos*/</span><span class="preprocessor">)       </span></div>
<div class="line"><a id="l01347" name="l01347"></a><span class="lineno"> 1347</span><span class="comment">/* DWT Sleep Count Register Definitions */</span></div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga0371a84a7996dc5852c56afb2676ba1c"> 1348</a></span><span class="preprocessor">#define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         </span></div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga1e340751d71413fef400a0a1d76cc828"> 1349</a></span><span class="preprocessor">#define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL </span><span class="comment">/*&lt;&lt; DWT_SLEEPCNT_SLEEPCNT_Pos*/</span><span class="preprocessor">)   </span></div>
<div class="line"><a id="l01351" name="l01351"></a><span class="lineno"> 1351</span><span class="comment">/* DWT LSU Count Register Definitions */</span></div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gab9394c7911b0b4312a096dad91d53a3d"> 1352</a></span><span class="preprocessor">#define DWT_LSUCNT_LSUCNT_Pos               0U                                         </span></div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga2186d7fc9317e20bad61336ee2925615"> 1353</a></span><span class="preprocessor">#define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL </span><span class="comment">/*&lt;&lt; DWT_LSUCNT_LSUCNT_Pos*/</span><span class="preprocessor">)       </span></div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"> 1355</span><span class="comment">/* DWT Folded-instruction Count Register Definitions */</span></div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga7f8af5ac12d178ba31a516f6ed141455"> 1356</a></span><span class="preprocessor">#define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         </span></div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga9cb73d0342d38b14e41027d3c5c02647"> 1357</a></span><span class="preprocessor">#define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL </span><span class="comment">/*&lt;&lt; DWT_FOLDCNT_FOLDCNT_Pos*/</span><span class="preprocessor">)     </span></div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"> 1359</span><span class="comment">/* DWT Comparator Function Register Definitions */</span></div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gae5dfe4049c2291e413f8713d7bd2bb1b"> 1360</a></span><span class="preprocessor">#define DWT_FUNCTION_ID_Pos                27U                                         </span></div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga6bc2e15fcc300f511f64dad561c97582"> 1361</a></span><span class="preprocessor">#define DWT_FUNCTION_ID_Msk                (0x1FUL &lt;&lt; DWT_FUNCTION_ID_Pos)             </span></div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga22c5787493f74a6bacf6ffb103a190ba"> 1363</a></span><span class="preprocessor">#define DWT_FUNCTION_MATCHED_Pos           24U                                         </span></div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gac8b1a655947490280709037808eec8ac"> 1364</a></span><span class="preprocessor">#define DWT_FUNCTION_MATCHED_Msk           (0x1UL &lt;&lt; DWT_FUNCTION_MATCHED_Pos)         </span></div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga0517a186d4d448aa6416440f40fe7a4d"> 1366</a></span><span class="preprocessor">#define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         </span></div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gaab42cbc1e6084c44d5de70971613ea76"> 1367</a></span><span class="preprocessor">#define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL &lt;&lt; DWT_FUNCTION_DATAVSIZE_Pos)       </span></div>
<div class="line"><a id="l01369" name="l01369"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga00893dd43b824ca5be80e0235a237485"> 1369</a></span><span class="preprocessor">#define DWT_FUNCTION_ACTION_Pos             4U                                         </span></div>
<div class="line"><a id="l01370" name="l01370"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga4d104412bbadbbfbde1c6da0f9b0fc3e"> 1370</a></span><span class="preprocessor">#define DWT_FUNCTION_ACTION_Msk            (0x1UL &lt;&lt; DWT_FUNCTION_ACTION_Pos)          </span></div>
<div class="line"><a id="l01372" name="l01372"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga4108994a9eb6b2cd8d8289b1b7824fe5"> 1372</a></span><span class="preprocessor">#define DWT_FUNCTION_MATCH_Pos              0U                                         </span></div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gac2fb3e387e405a4b33fc5ba0bea5b21c"> 1373</a></span><span class="preprocessor">#define DWT_FUNCTION_MATCH_Msk             (0xFUL </span><span class="comment">/*&lt;&lt; DWT_FUNCTION_MATCH_Pos*/</span><span class="preprocessor">)        </span><span class="comment">/* end of group CMSIS_DWT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"> 1376</span> </div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"> 1377</span> </div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"><a class="line" href="struct_t_p_i___type.html"> 1388</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"> 1389</span>{</div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga037901d7cb870199ac51d9ad0ef9fd1a"> 1390</a></span>  __IM  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga037901d7cb870199ac51d9ad0ef9fd1a">SSPSR</a>;                  </div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga8826aa84e5806053395a742d38d59d0f"> 1391</a></span>  __IOM uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga8826aa84e5806053395a742d38d59d0f">CSPSR</a>;                  </div>
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"> 1392</span>        uint32_t RESERVED0[2U];</div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga9e5e4421ef9c3d5b7ff8b24abd4e99b3"> 1393</a></span>  __IOM uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga9e5e4421ef9c3d5b7ff8b24abd4e99b3">ACPR</a>;                   </div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"> 1394</span>        uint32_t RESERVED1[55U];</div>
<div class="line"><a id="l01395" name="l01395"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga12f79d4e3ddc69893ba8bff890d04cc5"> 1395</a></span>  __IOM uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga12f79d4e3ddc69893ba8bff890d04cc5">SPPR</a>;                   </div>
<div class="line"><a id="l01396" name="l01396"></a><span class="lineno"> 1396</span>        uint32_t RESERVED2[131U];</div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga6c47a0b4c7ffc66093ef993d36bb441c"> 1397</a></span>  __IM  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga6c47a0b4c7ffc66093ef993d36bb441c">FFSR</a>;                   </div>
<div class="line"><a id="l01398" name="l01398"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga3f68b6e73561b4849ebf953a894df8d2"> 1398</a></span>  __IOM uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga3f68b6e73561b4849ebf953a894df8d2">FFCR</a>;                   </div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gad6901bfd8a0089ca7e8a20475cf494a8"> 1399</a></span>  __IM  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gad6901bfd8a0089ca7e8a20475cf494a8">FSCR</a>;                   </div>
<div class="line"><a id="l01400" name="l01400"></a><span class="lineno"> 1400</span>        uint32_t RESERVED3[759U];</div>
<div class="line"><a id="l01401" name="l01401"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga4d4cd2357f72333a82a1313228287bbd"> 1401</a></span>  __IM  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga4d4cd2357f72333a82a1313228287bbd">TRIGGER</a>;                </div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gaa4d7b5cf39dff9f53bf7f69bc287a814"> 1402</a></span>  __IM  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gaa4d7b5cf39dff9f53bf7f69bc287a814">FIFO0</a>;                  </div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gab358319b969d3fed0f89bbe33e9f1652"> 1403</a></span>  __IM  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gab358319b969d3fed0f89bbe33e9f1652">ITATBCTR2</a>;              </div>
<div class="line"><a id="l01404" name="l01404"></a><span class="lineno"> 1404</span>        uint32_t RESERVED4[1U];</div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gaaa573b2e073e76e93c51ecec79c616d0"> 1405</a></span>  __IM  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gaaa573b2e073e76e93c51ecec79c616d0">ITATBCTR0</a>;              </div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga061372fcd72f1eea871e2d9c1be849bc"> 1406</a></span>  __IM  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga061372fcd72f1eea871e2d9c1be849bc">FIFO1</a>;                  </div>
<div class="line"><a id="l01407" name="l01407"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gaaa4c823c10f115f7517c82ef86a5a68d"> 1407</a></span>  __IOM uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gaaa4c823c10f115f7517c82ef86a5a68d">ITCTRL</a>;                 </div>
<div class="line"><a id="l01408" name="l01408"></a><span class="lineno"> 1408</span>        uint32_t RESERVED5[39U];</div>
<div class="line"><a id="l01409" name="l01409"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gaf8b7d15fa5252b733dd4b11fa1b5730a"> 1409</a></span>  __IOM uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gaf8b7d15fa5252b733dd4b11fa1b5730a">CLAIMSET</a>;               </div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga0e10e292cb019a832b03ddd055b2f6ac"> 1410</a></span>  __IOM uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga0e10e292cb019a832b03ddd055b2f6ac">CLAIMCLR</a>;               </div>
<div class="line"><a id="l01411" name="l01411"></a><span class="lineno"> 1411</span>        uint32_t RESERVED7[8U];</div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gabc0ecda8a5446bc754080276bad77514"> 1412</a></span>  __IM  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gabc0ecda8a5446bc754080276bad77514">DEVID</a>;                  </div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gad98855854a719bbea33061e71529a472"> 1413</a></span>  __IM  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gad98855854a719bbea33061e71529a472">DEVTYPE</a>;                </div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"> 1414</span>} <a class="code hl_struct" href="struct_t_p_i___type.html">TPI_Type</a>;</div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"> 1415</span> </div>
<div class="line"><a id="l01416" name="l01416"></a><span class="lineno"> 1416</span><span class="comment">/* TPI Asynchronous Clock Prescaler Register Definitions */</span></div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga5a82d274eb2df8b0c92dd4ed63535928"> 1417</a></span><span class="preprocessor">#define TPI_ACPR_PRESCALER_Pos              0U                                         </span></div>
<div class="line"><a id="l01418" name="l01418"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga4fcacd27208419929921aec8457a8c13"> 1418</a></span><span class="preprocessor">#define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL </span><span class="comment">/*&lt;&lt; TPI_ACPR_PRESCALER_Pos*/</span><span class="preprocessor">)    </span></div>
<div class="line"><a id="l01420" name="l01420"></a><span class="lineno"> 1420</span><span class="comment">/* TPI Selected Pin Protocol Register Definitions */</span></div>
<div class="line"><a id="l01421" name="l01421"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga0f302797b94bb2da24052082ab630858"> 1421</a></span><span class="preprocessor">#define TPI_SPPR_TXMODE_Pos                 0U                                         </span></div>
<div class="line"><a id="l01422" name="l01422"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gaca085c8a954393d70dbd7240bb02cc1f"> 1422</a></span><span class="preprocessor">#define TPI_SPPR_TXMODE_Msk                (0x3UL </span><span class="comment">/*&lt;&lt; TPI_SPPR_TXMODE_Pos*/</span><span class="preprocessor">)          </span></div>
<div class="line"><a id="l01424" name="l01424"></a><span class="lineno"> 1424</span><span class="comment">/* TPI Formatter and Flush Status Register Definitions */</span></div>
<div class="line"><a id="l01425" name="l01425"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga9537b8a660cc8803f57cbbee320b2fc8"> 1425</a></span><span class="preprocessor">#define TPI_FFSR_FtNonStop_Pos              3U                                         </span></div>
<div class="line"><a id="l01426" name="l01426"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gaaa313f980974a8cfc7dac68c4d805ab1"> 1426</a></span><span class="preprocessor">#define TPI_FFSR_FtNonStop_Msk             (0x1UL &lt;&lt; TPI_FFSR_FtNonStop_Pos)           </span></div>
<div class="line"><a id="l01428" name="l01428"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gad30fde0c058da2ffb2b0a213be7a1b5c"> 1428</a></span><span class="preprocessor">#define TPI_FFSR_TCPresent_Pos              2U                                         </span></div>
<div class="line"><a id="l01429" name="l01429"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga0d6bfd263ff2fdec72d6ec9415fb1135"> 1429</a></span><span class="preprocessor">#define TPI_FFSR_TCPresent_Msk             (0x1UL &lt;&lt; TPI_FFSR_TCPresent_Pos)           </span></div>
<div class="line"><a id="l01431" name="l01431"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gaedf31fd453a878021b542b644e2869d2"> 1431</a></span><span class="preprocessor">#define TPI_FFSR_FtStopped_Pos              1U                                         </span></div>
<div class="line"><a id="l01432" name="l01432"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga1ab6c3abe1cf6311ee07e7c479ce5f78"> 1432</a></span><span class="preprocessor">#define TPI_FFSR_FtStopped_Msk             (0x1UL &lt;&lt; TPI_FFSR_FtStopped_Pos)           </span></div>
<div class="line"><a id="l01434" name="l01434"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga542ca74a081588273e6d5275ba5da6bf"> 1434</a></span><span class="preprocessor">#define TPI_FFSR_FlInProg_Pos               0U                                         </span></div>
<div class="line"><a id="l01435" name="l01435"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga63dfb09259893958962914fc3a9e3824"> 1435</a></span><span class="preprocessor">#define TPI_FFSR_FlInProg_Msk              (0x1UL </span><span class="comment">/*&lt;&lt; TPI_FFSR_FlInProg_Pos*/</span><span class="preprocessor">)        </span></div>
<div class="line"><a id="l01437" name="l01437"></a><span class="lineno"> 1437</span><span class="comment">/* TPI Formatter and Flush Control Register Definitions */</span></div>
<div class="line"><a id="l01438" name="l01438"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gaa7ea11ba6ea75b541cd82e185c725b5b"> 1438</a></span><span class="preprocessor">#define TPI_FFCR_TrigIn_Pos                 8U                                         </span></div>
<div class="line"><a id="l01439" name="l01439"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga360b413bc5da61f751546a7133c3e4dd"> 1439</a></span><span class="preprocessor">#define TPI_FFCR_TrigIn_Msk                (0x1UL &lt;&lt; TPI_FFCR_TrigIn_Pos)              </span></div>
<div class="line"><a id="l01441" name="l01441"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga99e58a0960b275a773b245e2b69b9a64"> 1441</a></span><span class="preprocessor">#define TPI_FFCR_EnFCont_Pos                1U                                         </span></div>
<div class="line"><a id="l01442" name="l01442"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga27d1ecf2e0ff496df03457a2a97cb2c9"> 1442</a></span><span class="preprocessor">#define TPI_FFCR_EnFCont_Msk               (0x1UL &lt;&lt; TPI_FFCR_EnFCont_Pos)             </span></div>
<div class="line"><a id="l01444" name="l01444"></a><span class="lineno"> 1444</span><span class="comment">/* TPI TRIGGER Register Definitions */</span></div>
<div class="line"><a id="l01445" name="l01445"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga5517fa2ced64efbbd413720329c50b99"> 1445</a></span><span class="preprocessor">#define TPI_TRIGGER_TRIGGER_Pos             0U                                         </span></div>
<div class="line"><a id="l01446" name="l01446"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga814227af2b2665a0687bb49345e21110"> 1446</a></span><span class="preprocessor">#define TPI_TRIGGER_TRIGGER_Msk            (0x1UL </span><span class="comment">/*&lt;&lt; TPI_TRIGGER_TRIGGER_Pos*/</span><span class="preprocessor">)      </span></div>
<div class="line"><a id="l01448" name="l01448"></a><span class="lineno"> 1448</span><span class="comment">/* TPI Integration ETM Data Register Definitions (FIFO0) */</span></div>
<div class="line"><a id="l01449" name="l01449"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gaa7e050e9eb6528241ebc6835783b6bae"> 1449</a></span><span class="preprocessor">#define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         </span></div>
<div class="line"><a id="l01450" name="l01450"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga94cb2493ed35d2dab7bd4092b88a05bc"> 1450</a></span><span class="preprocessor">#define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL &lt;&lt; TPI_FIFO0_ITM_ATVALID_Pos)        </span></div>
<div class="line"><a id="l01452" name="l01452"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gac2b6f7f13a2fa0be4aa7645a47dcac52"> 1452</a></span><span class="preprocessor">#define TPI_FIFO0_ITM_bytecount_Pos        27U                                         </span></div>
<div class="line"><a id="l01453" name="l01453"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga07bafa971b8daf0d63b3f92b9ae7fa16"> 1453</a></span><span class="preprocessor">#define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL &lt;&lt; TPI_FIFO0_ITM_bytecount_Pos)      </span></div>
<div class="line"><a id="l01455" name="l01455"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga7fdeb3e465ca4aa9e3b2f424ab3bbd1d"> 1455</a></span><span class="preprocessor">#define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         </span></div>
<div class="line"><a id="l01456" name="l01456"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga4f0005dc420b28f2369179a935b9a9d3"> 1456</a></span><span class="preprocessor">#define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL &lt;&lt; TPI_FIFO0_ETM_ATVALID_Pos)        </span></div>
<div class="line"><a id="l01458" name="l01458"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga2f738e45386ebf58c4d406f578e7ddaf"> 1458</a></span><span class="preprocessor">#define TPI_FIFO0_ETM_bytecount_Pos        24U                                         </span></div>
<div class="line"><a id="l01459" name="l01459"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gad2536b3a935361c68453cd068640af92"> 1459</a></span><span class="preprocessor">#define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL &lt;&lt; TPI_FIFO0_ETM_bytecount_Pos)      </span></div>
<div class="line"><a id="l01461" name="l01461"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga5f0037cc80c65e86d9e94e5005077a48"> 1461</a></span><span class="preprocessor">#define TPI_FIFO0_ETM2_Pos                 16U                                         </span></div>
<div class="line"><a id="l01462" name="l01462"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gaa82a7b9b99c990fb12eafb3c84b68254"> 1462</a></span><span class="preprocessor">#define TPI_FIFO0_ETM2_Msk                 (0xFFUL &lt;&lt; TPI_FIFO0_ETM2_Pos)              </span></div>
<div class="line"><a id="l01464" name="l01464"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gac5a2ef4b7f811d1f3d81ec919d794413"> 1464</a></span><span class="preprocessor">#define TPI_FIFO0_ETM1_Pos                  8U                                         </span></div>
<div class="line"><a id="l01465" name="l01465"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gaad9c1a6ed34a70905005a0cc14d5f01b"> 1465</a></span><span class="preprocessor">#define TPI_FIFO0_ETM1_Msk                 (0xFFUL &lt;&lt; TPI_FIFO0_ETM1_Pos)              </span></div>
<div class="line"><a id="l01467" name="l01467"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga48783ce3c695d8c06b1352a526110a87"> 1467</a></span><span class="preprocessor">#define TPI_FIFO0_ETM0_Pos                  0U                                         </span></div>
<div class="line"><a id="l01468" name="l01468"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gaf924f7d1662f3f6c1da12052390cb118"> 1468</a></span><span class="preprocessor">#define TPI_FIFO0_ETM0_Msk                 (0xFFUL </span><span class="comment">/*&lt;&lt; TPI_FIFO0_ETM0_Pos*/</span><span class="preprocessor">)          </span></div>
<div class="line"><a id="l01470" name="l01470"></a><span class="lineno"> 1470</span><span class="comment">/* TPI ITATBCTR2 Register Definitions */</span></div>
<div class="line"><a id="l01471" name="l01471"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga6959f73d7db4a87ae9ad9cfc99844526"> 1471</a></span><span class="preprocessor">#define TPI_ITATBCTR2_ATREADY_Pos           0U                                         </span></div>
<div class="line"><a id="l01472" name="l01472"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga1859502749709a2e5ead9a2599d998db"> 1472</a></span><span class="preprocessor">#define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL </span><span class="comment">/*&lt;&lt; TPI_ITATBCTR2_ATREADY_Pos*/</span><span class="preprocessor">)    </span></div>
<div class="line"><a id="l01474" name="l01474"></a><span class="lineno"> 1474</span><span class="comment">/* TPI Integration ITM Data Register Definitions (FIFO1) */</span></div>
<div class="line"><a id="l01475" name="l01475"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga08edfc862b2c8c415854cc4ae2067dfb"> 1475</a></span><span class="preprocessor">#define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         </span></div>
<div class="line"><a id="l01476" name="l01476"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gabc1f6a3b6cac0099d7c01ca949b4dd08"> 1476</a></span><span class="preprocessor">#define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL &lt;&lt; TPI_FIFO1_ITM_ATVALID_Pos)        </span></div>
<div class="line"><a id="l01478" name="l01478"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gaa22ebf7c86e4f4b2c98cfd0b5981375a"> 1478</a></span><span class="preprocessor">#define TPI_FIFO1_ITM_bytecount_Pos        27U                                         </span></div>
<div class="line"><a id="l01479" name="l01479"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gacba2edfc0499828019550141356b0dcb"> 1479</a></span><span class="preprocessor">#define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL &lt;&lt; TPI_FIFO1_ITM_bytecount_Pos)      </span></div>
<div class="line"><a id="l01481" name="l01481"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga3177b8d815cf4a707a2d3d3d5499315d"> 1481</a></span><span class="preprocessor">#define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         </span></div>
<div class="line"><a id="l01482" name="l01482"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga0e8f29a1e9378d1ceb0708035edbb86d"> 1482</a></span><span class="preprocessor">#define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL &lt;&lt; TPI_FIFO1_ETM_ATVALID_Pos)        </span></div>
<div class="line"><a id="l01484" name="l01484"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gaab31238152b5691af633a7475eaf1f06"> 1484</a></span><span class="preprocessor">#define TPI_FIFO1_ETM_bytecount_Pos        24U                                         </span></div>
<div class="line"><a id="l01485" name="l01485"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gab554305459953b80554fdb1908b73291"> 1485</a></span><span class="preprocessor">#define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL &lt;&lt; TPI_FIFO1_ETM_bytecount_Pos)      </span></div>
<div class="line"><a id="l01487" name="l01487"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga1828c228f3940005f48fb8dd88ada35b"> 1487</a></span><span class="preprocessor">#define TPI_FIFO1_ITM2_Pos                 16U                                         </span></div>
<div class="line"><a id="l01488" name="l01488"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gae54512f926ebc00f2e056232aa21d335"> 1488</a></span><span class="preprocessor">#define TPI_FIFO1_ITM2_Msk                 (0xFFUL &lt;&lt; TPI_FIFO1_ITM2_Pos)              </span></div>
<div class="line"><a id="l01490" name="l01490"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gaece86ab513bc3d0e0a9dbd82258af49f"> 1490</a></span><span class="preprocessor">#define TPI_FIFO1_ITM1_Pos                  8U                                         </span></div>
<div class="line"><a id="l01491" name="l01491"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga3347f42828920dfe56e3130ad319a9e6"> 1491</a></span><span class="preprocessor">#define TPI_FIFO1_ITM1_Msk                 (0xFFUL &lt;&lt; TPI_FIFO1_ITM1_Pos)              </span></div>
<div class="line"><a id="l01493" name="l01493"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga2188671488417a52abb075bcd4d73440"> 1493</a></span><span class="preprocessor">#define TPI_FIFO1_ITM0_Pos                  0U                                         </span></div>
<div class="line"><a id="l01494" name="l01494"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga8ae09f544fc1a428797e2a150f14a4c9"> 1494</a></span><span class="preprocessor">#define TPI_FIFO1_ITM0_Msk                 (0xFFUL </span><span class="comment">/*&lt;&lt; TPI_FIFO1_ITM0_Pos*/</span><span class="preprocessor">)          </span></div>
<div class="line"><a id="l01496" name="l01496"></a><span class="lineno"> 1496</span><span class="comment">/* TPI ITATBCTR0 Register Definitions */</span></div>
<div class="line"><a id="l01497" name="l01497"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gab1eb6866c65f02fa9c83696b49b0f346"> 1497</a></span><span class="preprocessor">#define TPI_ITATBCTR0_ATREADY_Pos           0U                                         </span></div>
<div class="line"><a id="l01498" name="l01498"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gaee320b3c60f9575aa96a8742c4ff9356"> 1498</a></span><span class="preprocessor">#define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL </span><span class="comment">/*&lt;&lt; TPI_ITATBCTR0_ATREADY_Pos*/</span><span class="preprocessor">)    </span></div>
<div class="line"><a id="l01500" name="l01500"></a><span class="lineno"> 1500</span><span class="comment">/* TPI Integration Mode Control Register Definitions */</span></div>
<div class="line"><a id="l01501" name="l01501"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gaa847adb71a1bc811d2e3190528f495f0"> 1501</a></span><span class="preprocessor">#define TPI_ITCTRL_Mode_Pos                 0U                                         </span></div>
<div class="line"><a id="l01502" name="l01502"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gad6f87550b468ad0920d5f405bfd3f017"> 1502</a></span><span class="preprocessor">#define TPI_ITCTRL_Mode_Msk                (0x1UL </span><span class="comment">/*&lt;&lt; TPI_ITCTRL_Mode_Pos*/</span><span class="preprocessor">)          </span></div>
<div class="line"><a id="l01504" name="l01504"></a><span class="lineno"> 1504</span><span class="comment">/* TPI DEVID Register Definitions */</span></div>
<div class="line"><a id="l01505" name="l01505"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga9f46cf1a1708575f56d6b827766277f4"> 1505</a></span><span class="preprocessor">#define TPI_DEVID_NRZVALID_Pos             11U                                         </span></div>
<div class="line"><a id="l01506" name="l01506"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gacecc8710a8f6a23a7d1d4f5674daf02a"> 1506</a></span><span class="preprocessor">#define TPI_DEVID_NRZVALID_Msk             (0x1UL &lt;&lt; TPI_DEVID_NRZVALID_Pos)           </span></div>
<div class="line"><a id="l01508" name="l01508"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga675534579d9e25477bb38970e3ef973c"> 1508</a></span><span class="preprocessor">#define TPI_DEVID_MANCVALID_Pos            10U                                         </span></div>
<div class="line"><a id="l01509" name="l01509"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga4c3ee4b1a34ad1960a6b2d6e7e0ff942"> 1509</a></span><span class="preprocessor">#define TPI_DEVID_MANCVALID_Msk            (0x1UL &lt;&lt; TPI_DEVID_MANCVALID_Pos)          </span></div>
<div class="line"><a id="l01511" name="l01511"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga974cccf4c958b4a45cb71c7b5de39b7b"> 1511</a></span><span class="preprocessor">#define TPI_DEVID_PTINVALID_Pos             9U                                         </span></div>
<div class="line"><a id="l01512" name="l01512"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga1ca84d62243e475836bba02516ba6b97"> 1512</a></span><span class="preprocessor">#define TPI_DEVID_PTINVALID_Msk            (0x1UL &lt;&lt; TPI_DEVID_PTINVALID_Pos)          </span></div>
<div class="line"><a id="l01514" name="l01514"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga3f7da5de2a34be41a092e5eddd22ac4d"> 1514</a></span><span class="preprocessor">#define TPI_DEVID_MinBufSz_Pos              6U                                         </span></div>
<div class="line"><a id="l01515" name="l01515"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga939e068ff3f1a65b35187ab34a342cd8"> 1515</a></span><span class="preprocessor">#define TPI_DEVID_MinBufSz_Msk             (0x7UL &lt;&lt; TPI_DEVID_MinBufSz_Pos)           </span></div>
<div class="line"><a id="l01517" name="l01517"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gab382b1296b5efd057be606eb8f768df8"> 1517</a></span><span class="preprocessor">#define TPI_DEVID_AsynClkIn_Pos             5U                                         </span></div>
<div class="line"><a id="l01518" name="l01518"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gab67830557d2d10be882284275025a2d3"> 1518</a></span><span class="preprocessor">#define TPI_DEVID_AsynClkIn_Msk            (0x1UL &lt;&lt; TPI_DEVID_AsynClkIn_Pos)          </span></div>
<div class="line"><a id="l01520" name="l01520"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga80ecae7fec479e80e583f545996868ed"> 1520</a></span><span class="preprocessor">#define TPI_DEVID_NrTraceInput_Pos          0U                                         </span></div>
<div class="line"><a id="l01521" name="l01521"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gabed454418d2140043cd65ec899abd97f"> 1521</a></span><span class="preprocessor">#define TPI_DEVID_NrTraceInput_Msk         (0x1FUL </span><span class="comment">/*&lt;&lt; TPI_DEVID_NrTraceInput_Pos*/</span><span class="preprocessor">)  </span></div>
<div class="line"><a id="l01523" name="l01523"></a><span class="lineno"> 1523</span><span class="comment">/* TPI DEVTYPE Register Definitions */</span></div>
<div class="line"><a id="l01524" name="l01524"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga69c4892d332755a9f64c1680497cebdd"> 1524</a></span><span class="preprocessor">#define TPI_DEVTYPE_MajorType_Pos           4U                                         </span></div>
<div class="line"><a id="l01525" name="l01525"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gaecbceed6d08ec586403b37ad47b38c88"> 1525</a></span><span class="preprocessor">#define TPI_DEVTYPE_MajorType_Msk          (0xFUL &lt;&lt; TPI_DEVTYPE_MajorType_Pos)        </span></div>
<div class="line"><a id="l01527" name="l01527"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga0c799ff892af5eb3162d152abc00af7a"> 1527</a></span><span class="preprocessor">#define TPI_DEVTYPE_SubType_Pos             0U                                         </span></div>
<div class="line"><a id="l01528" name="l01528"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga5b2fd7dddaf5f64855d9c0696acd65c1"> 1528</a></span><span class="preprocessor">#define TPI_DEVTYPE_SubType_Msk            (0xFUL </span><span class="comment">/*&lt;&lt; TPI_DEVTYPE_SubType_Pos*/</span><span class="preprocessor">)       </span><span class="comment">/* end of group CMSIS_TPI */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01531" name="l01531"></a><span class="lineno"> 1531</span> </div>
<div class="line"><a id="l01532" name="l01532"></a><span class="lineno"> 1532</span> </div>
<div class="line"><a id="l01533" name="l01533"></a><span class="lineno"> 1533</span><span class="preprocessor">#if defined (__MPU_PRESENT) &amp;&amp; (__MPU_PRESENT == 1U)</span></div>
<div class="line"><a id="l01544" name="l01544"></a><span class="lineno"> 1544</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01545" name="l01545"></a><span class="lineno"> 1545</span>{</div>
<div class="line"><a id="l01546" name="l01546"></a><span class="lineno"> 1546</span>  __IM  uint32_t TYPE;                   </div>
<div class="line"><a id="l01547" name="l01547"></a><span class="lineno"> 1547</span>  __IOM uint32_t CTRL;                   </div>
<div class="line"><a id="l01548" name="l01548"></a><span class="lineno"> 1548</span>  __IOM uint32_t RNR;                    </div>
<div class="line"><a id="l01549" name="l01549"></a><span class="lineno"> 1549</span>  __IOM uint32_t RBAR;                   </div>
<div class="line"><a id="l01550" name="l01550"></a><span class="lineno"> 1550</span>  __IOM uint32_t RLAR;                   </div>
<div class="line"><a id="l01551" name="l01551"></a><span class="lineno"> 1551</span>  __IOM uint32_t RBAR_A1;                </div>
<div class="line"><a id="l01552" name="l01552"></a><span class="lineno"> 1552</span>  __IOM uint32_t RLAR_A1;                </div>
<div class="line"><a id="l01553" name="l01553"></a><span class="lineno"> 1553</span>  __IOM uint32_t RBAR_A2;                </div>
<div class="line"><a id="l01554" name="l01554"></a><span class="lineno"> 1554</span>  __IOM uint32_t RLAR_A2;                </div>
<div class="line"><a id="l01555" name="l01555"></a><span class="lineno"> 1555</span>  __IOM uint32_t RBAR_A3;                </div>
<div class="line"><a id="l01556" name="l01556"></a><span class="lineno"> 1556</span>  __IOM uint32_t RLAR_A3;                </div>
<div class="line"><a id="l01557" name="l01557"></a><span class="lineno"> 1557</span>        uint32_t RESERVED0[1];</div>
<div class="line"><a id="l01558" name="l01558"></a><span class="lineno"> 1558</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l01559" name="l01559"></a><span class="lineno"> 1559</span>  __IOM uint32_t MAIR[2];</div>
<div class="line"><a id="l01560" name="l01560"></a><span class="lineno"> 1560</span>  <span class="keyword">struct </span>{</div>
<div class="line"><a id="l01561" name="l01561"></a><span class="lineno"> 1561</span>  __IOM uint32_t MAIR0;                  </div>
<div class="line"><a id="l01562" name="l01562"></a><span class="lineno"> 1562</span>  __IOM uint32_t MAIR1;                  </div>
<div class="line"><a id="l01563" name="l01563"></a><span class="lineno"> 1563</span>  };</div>
<div class="line"><a id="l01564" name="l01564"></a><span class="lineno"> 1564</span>  };</div>
<div class="line"><a id="l01565" name="l01565"></a><span class="lineno"> 1565</span>} MPU_Type;</div>
<div class="line"><a id="l01566" name="l01566"></a><span class="lineno"> 1566</span> </div>
<div class="line"><a id="l01567" name="l01567"></a><span class="lineno"> 1567</span><span class="preprocessor">#define MPU_TYPE_RALIASES                  4U</span></div>
<div class="line"><a id="l01568" name="l01568"></a><span class="lineno"> 1568</span> </div>
<div class="line"><a id="l01569" name="l01569"></a><span class="lineno"> 1569</span><span class="comment">/* MPU Type Register Definitions */</span></div>
<div class="line"><a id="l01570" name="l01570"></a><span class="lineno"> 1570</span><span class="preprocessor">#define MPU_TYPE_IREGION_Pos               16U                                            </span></div>
<div class="line"><a id="l01571" name="l01571"></a><span class="lineno"> 1571</span><span class="preprocessor">#define MPU_TYPE_IREGION_Msk               (0xFFUL &lt;&lt; MPU_TYPE_IREGION_Pos)               </span></div>
<div class="line"><a id="l01573" name="l01573"></a><span class="lineno"> 1573</span><span class="preprocessor">#define MPU_TYPE_DREGION_Pos                8U                                            </span></div>
<div class="line"><a id="l01574" name="l01574"></a><span class="lineno"> 1574</span><span class="preprocessor">#define MPU_TYPE_DREGION_Msk               (0xFFUL &lt;&lt; MPU_TYPE_DREGION_Pos)               </span></div>
<div class="line"><a id="l01576" name="l01576"></a><span class="lineno"> 1576</span><span class="preprocessor">#define MPU_TYPE_SEPARATE_Pos               0U                                            </span></div>
<div class="line"><a id="l01577" name="l01577"></a><span class="lineno"> 1577</span><span class="preprocessor">#define MPU_TYPE_SEPARATE_Msk              (1UL </span><span class="comment">/*&lt;&lt; MPU_TYPE_SEPARATE_Pos*/</span><span class="preprocessor">)             </span></div>
<div class="line"><a id="l01579" name="l01579"></a><span class="lineno"> 1579</span><span class="comment">/* MPU Control Register Definitions */</span></div>
<div class="line"><a id="l01580" name="l01580"></a><span class="lineno"> 1580</span><span class="preprocessor">#define MPU_CTRL_PRIVDEFENA_Pos             2U                                            </span></div>
<div class="line"><a id="l01581" name="l01581"></a><span class="lineno"> 1581</span><span class="preprocessor">#define MPU_CTRL_PRIVDEFENA_Msk            (1UL &lt;&lt; MPU_CTRL_PRIVDEFENA_Pos)               </span></div>
<div class="line"><a id="l01583" name="l01583"></a><span class="lineno"> 1583</span><span class="preprocessor">#define MPU_CTRL_HFNMIENA_Pos               1U                                            </span></div>
<div class="line"><a id="l01584" name="l01584"></a><span class="lineno"> 1584</span><span class="preprocessor">#define MPU_CTRL_HFNMIENA_Msk              (1UL &lt;&lt; MPU_CTRL_HFNMIENA_Pos)                 </span></div>
<div class="line"><a id="l01586" name="l01586"></a><span class="lineno"> 1586</span><span class="preprocessor">#define MPU_CTRL_ENABLE_Pos                 0U                                            </span></div>
<div class="line"><a id="l01587" name="l01587"></a><span class="lineno"> 1587</span><span class="preprocessor">#define MPU_CTRL_ENABLE_Msk                (1UL </span><span class="comment">/*&lt;&lt; MPU_CTRL_ENABLE_Pos*/</span><span class="preprocessor">)               </span></div>
<div class="line"><a id="l01589" name="l01589"></a><span class="lineno"> 1589</span><span class="comment">/* MPU Region Number Register Definitions */</span></div>
<div class="line"><a id="l01590" name="l01590"></a><span class="lineno"> 1590</span><span class="preprocessor">#define MPU_RNR_REGION_Pos                  0U                                            </span></div>
<div class="line"><a id="l01591" name="l01591"></a><span class="lineno"> 1591</span><span class="preprocessor">#define MPU_RNR_REGION_Msk                 (0xFFUL </span><span class="comment">/*&lt;&lt; MPU_RNR_REGION_Pos*/</span><span class="preprocessor">)             </span></div>
<div class="line"><a id="l01593" name="l01593"></a><span class="lineno"> 1593</span><span class="comment">/* MPU Region Base Address Register Definitions */</span></div>
<div class="line"><a id="l01594" name="l01594"></a><span class="lineno"> 1594</span><span class="preprocessor">#define MPU_RBAR_ADDR_Pos                   5U                                            </span></div>
<div class="line"><a id="l01595" name="l01595"></a><span class="lineno"> 1595</span><span class="preprocessor">#define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL &lt;&lt; MPU_RBAR_ADDR_Pos)             </span></div>
<div class="line"><a id="l01597" name="l01597"></a><span class="lineno"> 1597</span><span class="preprocessor">#define MPU_RBAR_SH_Pos                     3U                                            </span></div>
<div class="line"><a id="l01598" name="l01598"></a><span class="lineno"> 1598</span><span class="preprocessor">#define MPU_RBAR_SH_Msk                    (0x3UL &lt;&lt; MPU_RBAR_SH_Pos)                     </span></div>
<div class="line"><a id="l01600" name="l01600"></a><span class="lineno"> 1600</span><span class="preprocessor">#define MPU_RBAR_AP_Pos                     1U                                            </span></div>
<div class="line"><a id="l01601" name="l01601"></a><span class="lineno"> 1601</span><span class="preprocessor">#define MPU_RBAR_AP_Msk                    (0x3UL &lt;&lt; MPU_RBAR_AP_Pos)                     </span></div>
<div class="line"><a id="l01603" name="l01603"></a><span class="lineno"> 1603</span><span class="preprocessor">#define MPU_RBAR_XN_Pos                     0U                                            </span></div>
<div class="line"><a id="l01604" name="l01604"></a><span class="lineno"> 1604</span><span class="preprocessor">#define MPU_RBAR_XN_Msk                    (01UL </span><span class="comment">/*&lt;&lt; MPU_RBAR_XN_Pos*/</span><span class="preprocessor">)                  </span></div>
<div class="line"><a id="l01606" name="l01606"></a><span class="lineno"> 1606</span><span class="comment">/* MPU Region Limit Address Register Definitions */</span></div>
<div class="line"><a id="l01607" name="l01607"></a><span class="lineno"> 1607</span><span class="preprocessor">#define MPU_RLAR_LIMIT_Pos                  5U                                            </span></div>
<div class="line"><a id="l01608" name="l01608"></a><span class="lineno"> 1608</span><span class="preprocessor">#define MPU_RLAR_LIMIT_Msk                 (0x7FFFFFFUL &lt;&lt; MPU_RLAR_LIMIT_Pos)            </span></div>
<div class="line"><a id="l01610" name="l01610"></a><span class="lineno"> 1610</span><span class="preprocessor">#define MPU_RLAR_PXN_Pos                    4U                                            </span></div>
<div class="line"><a id="l01611" name="l01611"></a><span class="lineno"> 1611</span><span class="preprocessor">#define MPU_RLAR_PXN_Msk                   (0x1UL &lt;&lt; MPU_RLAR_PXN_Pos)                    </span></div>
<div class="line"><a id="l01613" name="l01613"></a><span class="lineno"> 1613</span><span class="preprocessor">#define MPU_RLAR_AttrIndx_Pos               1U                                            </span></div>
<div class="line"><a id="l01614" name="l01614"></a><span class="lineno"> 1614</span><span class="preprocessor">#define MPU_RLAR_AttrIndx_Msk              (0x7UL &lt;&lt; MPU_RLAR_AttrIndx_Pos)               </span></div>
<div class="line"><a id="l01616" name="l01616"></a><span class="lineno"> 1616</span><span class="preprocessor">#define MPU_RLAR_EN_Pos                     0U                                            </span></div>
<div class="line"><a id="l01617" name="l01617"></a><span class="lineno"> 1617</span><span class="preprocessor">#define MPU_RLAR_EN_Msk                    (1UL </span><span class="comment">/*&lt;&lt; MPU_RLAR_EN_Pos*/</span><span class="preprocessor">)                   </span></div>
<div class="line"><a id="l01619" name="l01619"></a><span class="lineno"> 1619</span><span class="comment">/* MPU Memory Attribute Indirection Register 0 Definitions */</span></div>
<div class="line"><a id="l01620" name="l01620"></a><span class="lineno"> 1620</span><span class="preprocessor">#define MPU_MAIR0_Attr3_Pos                24U                                            </span></div>
<div class="line"><a id="l01621" name="l01621"></a><span class="lineno"> 1621</span><span class="preprocessor">#define MPU_MAIR0_Attr3_Msk                (0xFFUL &lt;&lt; MPU_MAIR0_Attr3_Pos)                </span></div>
<div class="line"><a id="l01623" name="l01623"></a><span class="lineno"> 1623</span><span class="preprocessor">#define MPU_MAIR0_Attr2_Pos                16U                                            </span></div>
<div class="line"><a id="l01624" name="l01624"></a><span class="lineno"> 1624</span><span class="preprocessor">#define MPU_MAIR0_Attr2_Msk                (0xFFUL &lt;&lt; MPU_MAIR0_Attr2_Pos)                </span></div>
<div class="line"><a id="l01626" name="l01626"></a><span class="lineno"> 1626</span><span class="preprocessor">#define MPU_MAIR0_Attr1_Pos                 8U                                            </span></div>
<div class="line"><a id="l01627" name="l01627"></a><span class="lineno"> 1627</span><span class="preprocessor">#define MPU_MAIR0_Attr1_Msk                (0xFFUL &lt;&lt; MPU_MAIR0_Attr1_Pos)                </span></div>
<div class="line"><a id="l01629" name="l01629"></a><span class="lineno"> 1629</span><span class="preprocessor">#define MPU_MAIR0_Attr0_Pos                 0U                                            </span></div>
<div class="line"><a id="l01630" name="l01630"></a><span class="lineno"> 1630</span><span class="preprocessor">#define MPU_MAIR0_Attr0_Msk                (0xFFUL </span><span class="comment">/*&lt;&lt; MPU_MAIR0_Attr0_Pos*/</span><span class="preprocessor">)            </span></div>
<div class="line"><a id="l01632" name="l01632"></a><span class="lineno"> 1632</span><span class="comment">/* MPU Memory Attribute Indirection Register 1 Definitions */</span></div>
<div class="line"><a id="l01633" name="l01633"></a><span class="lineno"> 1633</span><span class="preprocessor">#define MPU_MAIR1_Attr7_Pos                24U                                            </span></div>
<div class="line"><a id="l01634" name="l01634"></a><span class="lineno"> 1634</span><span class="preprocessor">#define MPU_MAIR1_Attr7_Msk                (0xFFUL &lt;&lt; MPU_MAIR1_Attr7_Pos)                </span></div>
<div class="line"><a id="l01636" name="l01636"></a><span class="lineno"> 1636</span><span class="preprocessor">#define MPU_MAIR1_Attr6_Pos                16U                                            </span></div>
<div class="line"><a id="l01637" name="l01637"></a><span class="lineno"> 1637</span><span class="preprocessor">#define MPU_MAIR1_Attr6_Msk                (0xFFUL &lt;&lt; MPU_MAIR1_Attr6_Pos)                </span></div>
<div class="line"><a id="l01639" name="l01639"></a><span class="lineno"> 1639</span><span class="preprocessor">#define MPU_MAIR1_Attr5_Pos                 8U                                            </span></div>
<div class="line"><a id="l01640" name="l01640"></a><span class="lineno"> 1640</span><span class="preprocessor">#define MPU_MAIR1_Attr5_Msk                (0xFFUL &lt;&lt; MPU_MAIR1_Attr5_Pos)                </span></div>
<div class="line"><a id="l01642" name="l01642"></a><span class="lineno"> 1642</span><span class="preprocessor">#define MPU_MAIR1_Attr4_Pos                 0U                                            </span></div>
<div class="line"><a id="l01643" name="l01643"></a><span class="lineno"> 1643</span><span class="preprocessor">#define MPU_MAIR1_Attr4_Msk                (0xFFUL </span><span class="comment">/*&lt;&lt; MPU_MAIR1_Attr4_Pos*/</span><span class="preprocessor">)            </span></div>
<div class="line"><a id="l01646" name="l01646"></a><span class="lineno"> 1646</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01647" name="l01647"></a><span class="lineno"> 1647</span> </div>
<div class="line"><a id="l01648" name="l01648"></a><span class="lineno"> 1648</span> </div>
<div class="line"><a id="l01649" name="l01649"></a><span class="lineno"> 1649</span><span class="preprocessor">#if defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U)</span></div>
<div class="line"><a id="l01660" name="l01660"></a><span class="lineno"> 1660</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01661" name="l01661"></a><span class="lineno"> 1661</span>{</div>
<div class="line"><a id="l01662" name="l01662"></a><span class="lineno"> 1662</span>  __IOM uint32_t CTRL;                   </div>
<div class="line"><a id="l01663" name="l01663"></a><span class="lineno"> 1663</span>  __IM  uint32_t TYPE;                   </div>
<div class="line"><a id="l01664" name="l01664"></a><span class="lineno"> 1664</span><span class="preprocessor">#if defined (__SAUREGION_PRESENT) &amp;&amp; (__SAUREGION_PRESENT == 1U)</span></div>
<div class="line"><a id="l01665" name="l01665"></a><span class="lineno"> 1665</span>  __IOM uint32_t RNR;                    </div>
<div class="line"><a id="l01666" name="l01666"></a><span class="lineno"> 1666</span>  __IOM uint32_t RBAR;                   </div>
<div class="line"><a id="l01667" name="l01667"></a><span class="lineno"> 1667</span>  __IOM uint32_t RLAR;                   </div>
<div class="line"><a id="l01668" name="l01668"></a><span class="lineno"> 1668</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l01669" name="l01669"></a><span class="lineno"> 1669</span>        uint32_t RESERVED0[3];</div>
<div class="line"><a id="l01670" name="l01670"></a><span class="lineno"> 1670</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01671" name="l01671"></a><span class="lineno"> 1671</span>  __IOM uint32_t SFSR;                   </div>
<div class="line"><a id="l01672" name="l01672"></a><span class="lineno"> 1672</span>  __IOM uint32_t SFAR;                   </div>
<div class="line"><a id="l01673" name="l01673"></a><span class="lineno"> 1673</span>} SAU_Type;</div>
<div class="line"><a id="l01674" name="l01674"></a><span class="lineno"> 1674</span> </div>
<div class="line"><a id="l01675" name="l01675"></a><span class="lineno"> 1675</span><span class="comment">/* SAU Control Register Definitions */</span></div>
<div class="line"><a id="l01676" name="l01676"></a><span class="lineno"> 1676</span><span class="preprocessor">#define SAU_CTRL_ALLNS_Pos                  1U                                            </span></div>
<div class="line"><a id="l01677" name="l01677"></a><span class="lineno"> 1677</span><span class="preprocessor">#define SAU_CTRL_ALLNS_Msk                 (1UL &lt;&lt; SAU_CTRL_ALLNS_Pos)                    </span></div>
<div class="line"><a id="l01679" name="l01679"></a><span class="lineno"> 1679</span><span class="preprocessor">#define SAU_CTRL_ENABLE_Pos                 0U                                            </span></div>
<div class="line"><a id="l01680" name="l01680"></a><span class="lineno"> 1680</span><span class="preprocessor">#define SAU_CTRL_ENABLE_Msk                (1UL </span><span class="comment">/*&lt;&lt; SAU_CTRL_ENABLE_Pos*/</span><span class="preprocessor">)               </span></div>
<div class="line"><a id="l01682" name="l01682"></a><span class="lineno"> 1682</span><span class="comment">/* SAU Type Register Definitions */</span></div>
<div class="line"><a id="l01683" name="l01683"></a><span class="lineno"> 1683</span><span class="preprocessor">#define SAU_TYPE_SREGION_Pos                0U                                            </span></div>
<div class="line"><a id="l01684" name="l01684"></a><span class="lineno"> 1684</span><span class="preprocessor">#define SAU_TYPE_SREGION_Msk               (0xFFUL </span><span class="comment">/*&lt;&lt; SAU_TYPE_SREGION_Pos*/</span><span class="preprocessor">)           </span></div>
<div class="line"><a id="l01686" name="l01686"></a><span class="lineno"> 1686</span><span class="preprocessor">#if defined (__SAUREGION_PRESENT) &amp;&amp; (__SAUREGION_PRESENT == 1U)</span></div>
<div class="line"><a id="l01687" name="l01687"></a><span class="lineno"> 1687</span><span class="comment">/* SAU Region Number Register Definitions */</span></div>
<div class="line"><a id="l01688" name="l01688"></a><span class="lineno"> 1688</span><span class="preprocessor">#define SAU_RNR_REGION_Pos                  0U                                            </span></div>
<div class="line"><a id="l01689" name="l01689"></a><span class="lineno"> 1689</span><span class="preprocessor">#define SAU_RNR_REGION_Msk                 (0xFFUL </span><span class="comment">/*&lt;&lt; SAU_RNR_REGION_Pos*/</span><span class="preprocessor">)             </span></div>
<div class="line"><a id="l01691" name="l01691"></a><span class="lineno"> 1691</span><span class="comment">/* SAU Region Base Address Register Definitions */</span></div>
<div class="line"><a id="l01692" name="l01692"></a><span class="lineno"> 1692</span><span class="preprocessor">#define SAU_RBAR_BADDR_Pos                  5U                                            </span></div>
<div class="line"><a id="l01693" name="l01693"></a><span class="lineno"> 1693</span><span class="preprocessor">#define SAU_RBAR_BADDR_Msk                 (0x7FFFFFFUL &lt;&lt; SAU_RBAR_BADDR_Pos)            </span></div>
<div class="line"><a id="l01695" name="l01695"></a><span class="lineno"> 1695</span><span class="comment">/* SAU Region Limit Address Register Definitions */</span></div>
<div class="line"><a id="l01696" name="l01696"></a><span class="lineno"> 1696</span><span class="preprocessor">#define SAU_RLAR_LADDR_Pos                  5U                                            </span></div>
<div class="line"><a id="l01697" name="l01697"></a><span class="lineno"> 1697</span><span class="preprocessor">#define SAU_RLAR_LADDR_Msk                 (0x7FFFFFFUL &lt;&lt; SAU_RLAR_LADDR_Pos)            </span></div>
<div class="line"><a id="l01699" name="l01699"></a><span class="lineno"> 1699</span><span class="preprocessor">#define SAU_RLAR_NSC_Pos                    1U                                            </span></div>
<div class="line"><a id="l01700" name="l01700"></a><span class="lineno"> 1700</span><span class="preprocessor">#define SAU_RLAR_NSC_Msk                   (1UL &lt;&lt; SAU_RLAR_NSC_Pos)                      </span></div>
<div class="line"><a id="l01702" name="l01702"></a><span class="lineno"> 1702</span><span class="preprocessor">#define SAU_RLAR_ENABLE_Pos                 0U                                            </span></div>
<div class="line"><a id="l01703" name="l01703"></a><span class="lineno"> 1703</span><span class="preprocessor">#define SAU_RLAR_ENABLE_Msk                (1UL </span><span class="comment">/*&lt;&lt; SAU_RLAR_ENABLE_Pos*/</span><span class="preprocessor">)               </span></div>
<div class="line"><a id="l01705" name="l01705"></a><span class="lineno"> 1705</span><span class="preprocessor">#endif </span><span class="comment">/* defined (__SAUREGION_PRESENT) &amp;&amp; (__SAUREGION_PRESENT == 1U) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01706" name="l01706"></a><span class="lineno"> 1706</span> </div>
<div class="line"><a id="l01707" name="l01707"></a><span class="lineno"> 1707</span><span class="comment">/* Secure Fault Status Register Definitions */</span></div>
<div class="line"><a id="l01708" name="l01708"></a><span class="lineno"> 1708</span><span class="preprocessor">#define SAU_SFSR_LSERR_Pos                  7U                                            </span></div>
<div class="line"><a id="l01709" name="l01709"></a><span class="lineno"> 1709</span><span class="preprocessor">#define SAU_SFSR_LSERR_Msk                 (1UL &lt;&lt; SAU_SFSR_LSERR_Pos)                    </span></div>
<div class="line"><a id="l01711" name="l01711"></a><span class="lineno"> 1711</span><span class="preprocessor">#define SAU_SFSR_SFARVALID_Pos              6U                                            </span></div>
<div class="line"><a id="l01712" name="l01712"></a><span class="lineno"> 1712</span><span class="preprocessor">#define SAU_SFSR_SFARVALID_Msk             (1UL &lt;&lt; SAU_SFSR_SFARVALID_Pos)                </span></div>
<div class="line"><a id="l01714" name="l01714"></a><span class="lineno"> 1714</span><span class="preprocessor">#define SAU_SFSR_LSPERR_Pos                 5U                                            </span></div>
<div class="line"><a id="l01715" name="l01715"></a><span class="lineno"> 1715</span><span class="preprocessor">#define SAU_SFSR_LSPERR_Msk                (1UL &lt;&lt; SAU_SFSR_LSPERR_Pos)                   </span></div>
<div class="line"><a id="l01717" name="l01717"></a><span class="lineno"> 1717</span><span class="preprocessor">#define SAU_SFSR_INVTRAN_Pos                4U                                            </span></div>
<div class="line"><a id="l01718" name="l01718"></a><span class="lineno"> 1718</span><span class="preprocessor">#define SAU_SFSR_INVTRAN_Msk               (1UL &lt;&lt; SAU_SFSR_INVTRAN_Pos)                  </span></div>
<div class="line"><a id="l01720" name="l01720"></a><span class="lineno"> 1720</span><span class="preprocessor">#define SAU_SFSR_AUVIOL_Pos                 3U                                            </span></div>
<div class="line"><a id="l01721" name="l01721"></a><span class="lineno"> 1721</span><span class="preprocessor">#define SAU_SFSR_AUVIOL_Msk                (1UL &lt;&lt; SAU_SFSR_AUVIOL_Pos)                   </span></div>
<div class="line"><a id="l01723" name="l01723"></a><span class="lineno"> 1723</span><span class="preprocessor">#define SAU_SFSR_INVER_Pos                  2U                                            </span></div>
<div class="line"><a id="l01724" name="l01724"></a><span class="lineno"> 1724</span><span class="preprocessor">#define SAU_SFSR_INVER_Msk                 (1UL &lt;&lt; SAU_SFSR_INVER_Pos)                    </span></div>
<div class="line"><a id="l01726" name="l01726"></a><span class="lineno"> 1726</span><span class="preprocessor">#define SAU_SFSR_INVIS_Pos                  1U                                            </span></div>
<div class="line"><a id="l01727" name="l01727"></a><span class="lineno"> 1727</span><span class="preprocessor">#define SAU_SFSR_INVIS_Msk                 (1UL &lt;&lt; SAU_SFSR_INVIS_Pos)                    </span></div>
<div class="line"><a id="l01729" name="l01729"></a><span class="lineno"> 1729</span><span class="preprocessor">#define SAU_SFSR_INVEP_Pos                  0U                                            </span></div>
<div class="line"><a id="l01730" name="l01730"></a><span class="lineno"> 1730</span><span class="preprocessor">#define SAU_SFSR_INVEP_Msk                 (1UL </span><span class="comment">/*&lt;&lt; SAU_SFSR_INVEP_Pos*/</span><span class="preprocessor">)                </span></div>
<div class="line"><a id="l01733" name="l01733"></a><span class="lineno"> 1733</span><span class="preprocessor">#endif </span><span class="comment">/* defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01734" name="l01734"></a><span class="lineno"> 1734</span> </div>
<div class="line"><a id="l01735" name="l01735"></a><span class="lineno"> 1735</span> </div>
<div class="line"><a id="l01746" name="l01746"></a><span class="lineno"><a class="line" href="struct_f_p_u___type.html"> 1746</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01747" name="l01747"></a><span class="lineno"> 1747</span>{</div>
<div class="line"><a id="l01748" name="l01748"></a><span class="lineno"> 1748</span>        uint32_t RESERVED0[1U];</div>
<div class="line"><a id="l01749" name="l01749"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gaf1b708c5e413739150df3d16ca3b7061"> 1749</a></span>  __IOM uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gaf1b708c5e413739150df3d16ca3b7061">FPCCR</a>;                  </div>
<div class="line"><a id="l01750" name="l01750"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga55263b468d0f8e11ac77aec9ff87c820"> 1750</a></span>  __IOM uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga55263b468d0f8e11ac77aec9ff87c820">FPCAR</a>;                  </div>
<div class="line"><a id="l01751" name="l01751"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga58d1989664a06db6ec2e122eefa9f04a"> 1751</a></span>  __IOM uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga58d1989664a06db6ec2e122eefa9f04a">FPDSCR</a>;                 </div>
<div class="line"><a id="l01752" name="l01752"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga4f19014defe6033d070b80af19ef627c"> 1752</a></span>  __IM  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga4f19014defe6033d070b80af19ef627c">MVFR0</a>;                  </div>
<div class="line"><a id="l01753" name="l01753"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga66f8cfa49a423b480001a4e101bf842d"> 1753</a></span>  __IM  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga66f8cfa49a423b480001a4e101bf842d">MVFR1</a>;                  </div>
<div class="line"><a id="l01754" name="l01754"></a><span class="lineno"> 1754</span>} <a class="code hl_struct" href="struct_f_p_u___type.html">FPU_Type</a>;</div>
<div class="line"><a id="l01755" name="l01755"></a><span class="lineno"> 1755</span> </div>
<div class="line"><a id="l01756" name="l01756"></a><span class="lineno"> 1756</span><span class="comment">/* Floating-Point Context Control Register Definitions */</span></div>
<div class="line"><a id="l01757" name="l01757"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#ga4228a923ddf665f868e56b4b9e9bff7b"> 1757</a></span><span class="preprocessor">#define FPU_FPCCR_ASPEN_Pos                31U                                            </span></div>
<div class="line"><a id="l01758" name="l01758"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#ga309886ff6bbd25cb13c061c6683c6c0c"> 1758</a></span><span class="preprocessor">#define FPU_FPCCR_ASPEN_Msk                (1UL &lt;&lt; FPU_FPCCR_ASPEN_Pos)                   </span></div>
<div class="line"><a id="l01760" name="l01760"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#gac7d70e051fe759ad8fed83bf5b5aebc1"> 1760</a></span><span class="preprocessor">#define FPU_FPCCR_LSPEN_Pos                30U                                            </span></div>
<div class="line"><a id="l01761" name="l01761"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#gaf4ab19de45df6522dd882bc116f938e9"> 1761</a></span><span class="preprocessor">#define FPU_FPCCR_LSPEN_Msk                (1UL &lt;&lt; FPU_FPCCR_LSPEN_Pos)                   </span></div>
<div class="line"><a id="l01763" name="l01763"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#ga705368bf3c52b5bb4edfbcb3e2631e1c"> 1763</a></span><span class="preprocessor">#define FPU_FPCCR_LSPENS_Pos               29U                                            </span></div>
<div class="line"><a id="l01764" name="l01764"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#ga73afcf0fe09c69e9625e11035cabb1c0"> 1764</a></span><span class="preprocessor">#define FPU_FPCCR_LSPENS_Msk               (1UL &lt;&lt; FPU_FPCCR_LSPENS_Pos)                  </span></div>
<div class="line"><a id="l01766" name="l01766"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#ga0b97b2fdac794f4fddab1e4342e0c104"> 1766</a></span><span class="preprocessor">#define FPU_FPCCR_CLRONRET_Pos             28U                                            </span></div>
<div class="line"><a id="l01767" name="l01767"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#gadedc12ec237657721a613c6f47abed6f"> 1767</a></span><span class="preprocessor">#define FPU_FPCCR_CLRONRET_Msk             (1UL &lt;&lt; FPU_FPCCR_CLRONRET_Pos)                </span></div>
<div class="line"><a id="l01769" name="l01769"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#gabb18ccf9d1b0a4bef3b0823f18eb96ba"> 1769</a></span><span class="preprocessor">#define FPU_FPCCR_CLRONRETS_Pos            27U                                            </span></div>
<div class="line"><a id="l01770" name="l01770"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#ga103d932807c15250d96711952878eeb2"> 1770</a></span><span class="preprocessor">#define FPU_FPCCR_CLRONRETS_Msk            (1UL &lt;&lt; FPU_FPCCR_CLRONRETS_Pos)               </span></div>
<div class="line"><a id="l01772" name="l01772"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#ga624474f408fde177df519460775a74a1"> 1772</a></span><span class="preprocessor">#define FPU_FPCCR_TS_Pos                   26U                                            </span></div>
<div class="line"><a id="l01773" name="l01773"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#ga1377a5dfb4b9c6b18e379ac15e0dc23e"> 1773</a></span><span class="preprocessor">#define FPU_FPCCR_TS_Msk                   (1UL &lt;&lt; FPU_FPCCR_TS_Pos)                      </span></div>
<div class="line"><a id="l01775" name="l01775"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#gac48b42e143b93411977dcb9086a5e4e4"> 1775</a></span><span class="preprocessor">#define FPU_FPCCR_UFRDY_Pos                10U                                            </span></div>
<div class="line"><a id="l01776" name="l01776"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#ga97c610927aab580cac3fb166f080b6a6"> 1776</a></span><span class="preprocessor">#define FPU_FPCCR_UFRDY_Msk                (1UL &lt;&lt; FPU_FPCCR_UFRDY_Pos)                   </span></div>
<div class="line"><a id="l01778" name="l01778"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#gac90e551e3cfda27c089bf381acba5aa0"> 1778</a></span><span class="preprocessor">#define FPU_FPCCR_SPLIMVIOL_Pos             9U                                            </span></div>
<div class="line"><a id="l01779" name="l01779"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#gaa5e511cae62f922a9a91af0972f7a5e6"> 1779</a></span><span class="preprocessor">#define FPU_FPCCR_SPLIMVIOL_Msk            (1UL &lt;&lt; FPU_FPCCR_SPLIMVIOL_Pos)               </span></div>
<div class="line"><a id="l01781" name="l01781"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#gae0a4effc79209d821ded517c2be326ba"> 1781</a></span><span class="preprocessor">#define FPU_FPCCR_MONRDY_Pos                8U                                            </span></div>
<div class="line"><a id="l01782" name="l01782"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#ga42067729a887081cf56b8fe1029be7a1"> 1782</a></span><span class="preprocessor">#define FPU_FPCCR_MONRDY_Msk               (1UL &lt;&lt; FPU_FPCCR_MONRDY_Pos)                  </span></div>
<div class="line"><a id="l01784" name="l01784"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#ga571354f040a9372c0ad0cb87e296ea7d"> 1784</a></span><span class="preprocessor">#define FPU_FPCCR_SFRDY_Pos                 7U                                            </span></div>
<div class="line"><a id="l01785" name="l01785"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#ga419a1e5609bbedf94f518c72214bddbc"> 1785</a></span><span class="preprocessor">#define FPU_FPCCR_SFRDY_Msk                (1UL &lt;&lt; FPU_FPCCR_SFRDY_Pos)                   </span></div>
<div class="line"><a id="l01787" name="l01787"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#ga6d633920f92c3ce4133d769701619b17"> 1787</a></span><span class="preprocessor">#define FPU_FPCCR_BFRDY_Pos                 6U                                            </span></div>
<div class="line"><a id="l01788" name="l01788"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#gad349eb1323d8399d54a04c0bfd520cb2"> 1788</a></span><span class="preprocessor">#define FPU_FPCCR_BFRDY_Msk                (1UL &lt;&lt; FPU_FPCCR_BFRDY_Pos)                   </span></div>
<div class="line"><a id="l01790" name="l01790"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#gaccdb481211629f9440431439231187f1"> 1790</a></span><span class="preprocessor">#define FPU_FPCCR_MMRDY_Pos                 5U                                            </span></div>
<div class="line"><a id="l01791" name="l01791"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#gadedfaec9fdd07261573e823a4dcfb5c4"> 1791</a></span><span class="preprocessor">#define FPU_FPCCR_MMRDY_Msk                (1UL &lt;&lt; FPU_FPCCR_MMRDY_Pos)                   </span></div>
<div class="line"><a id="l01793" name="l01793"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#gab12733991487acc2da41ca300fe36fb6"> 1793</a></span><span class="preprocessor">#define FPU_FPCCR_HFRDY_Pos                 4U                                            </span></div>
<div class="line"><a id="l01794" name="l01794"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#gaf4beaa279abff34828344bd594fff8a1"> 1794</a></span><span class="preprocessor">#define FPU_FPCCR_HFRDY_Msk                (1UL &lt;&lt; FPU_FPCCR_HFRDY_Pos)                   </span></div>
<div class="line"><a id="l01796" name="l01796"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#ga0937d64c42374200af44b22e5b49fd26"> 1796</a></span><span class="preprocessor">#define FPU_FPCCR_THREAD_Pos                3U                                            </span></div>
<div class="line"><a id="l01797" name="l01797"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#ga8d18cd88336d63d4b1810383aa8da700"> 1797</a></span><span class="preprocessor">#define FPU_FPCCR_THREAD_Msk               (1UL &lt;&lt; FPU_FPCCR_THREAD_Pos)                  </span></div>
<div class="line"><a id="l01799" name="l01799"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#ga4123d3881e5342251f559cec19e23b4e"> 1799</a></span><span class="preprocessor">#define FPU_FPCCR_S_Pos                     2U                                            </span></div>
<div class="line"><a id="l01800" name="l01800"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#ga47d3d3b29514c7d7581cfcc304368cea"> 1800</a></span><span class="preprocessor">#define FPU_FPCCR_S_Msk                    (1UL &lt;&lt; FPU_FPCCR_S_Pos)                       </span></div>
<div class="line"><a id="l01802" name="l01802"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#gaea663104375ce6be15470e3db294c92d"> 1802</a></span><span class="preprocessor">#define FPU_FPCCR_USER_Pos                  1U                                            </span></div>
<div class="line"><a id="l01803" name="l01803"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#ga2eb70427eeaa7344196219cf5a8620a4"> 1803</a></span><span class="preprocessor">#define FPU_FPCCR_USER_Msk                 (1UL &lt;&lt; FPU_FPCCR_USER_Pos)                    </span></div>
<div class="line"><a id="l01805" name="l01805"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#ga803bf3f6d15b04deaad0801bee5b35ed"> 1805</a></span><span class="preprocessor">#define FPU_FPCCR_LSPACT_Pos                0U                                            </span></div>
<div class="line"><a id="l01806" name="l01806"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#ga86e7c2fa52ba65c3b535dfa33f2586eb"> 1806</a></span><span class="preprocessor">#define FPU_FPCCR_LSPACT_Msk               (1UL </span><span class="comment">/*&lt;&lt; FPU_FPCCR_LSPACT_Pos*/</span><span class="preprocessor">)              </span></div>
<div class="line"><a id="l01808" name="l01808"></a><span class="lineno"> 1808</span><span class="comment">/* Floating-Point Context Address Register Definitions */</span></div>
<div class="line"><a id="l01809" name="l01809"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#gaf45377b7e45be8517ddbcf2028b80ae7"> 1809</a></span><span class="preprocessor">#define FPU_FPCAR_ADDRESS_Pos               3U                                            </span></div>
<div class="line"><a id="l01810" name="l01810"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#ga517d89370c81325c5387b9c3085ac554"> 1810</a></span><span class="preprocessor">#define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL &lt;&lt; FPU_FPCAR_ADDRESS_Pos)        </span></div>
<div class="line"><a id="l01812" name="l01812"></a><span class="lineno"> 1812</span><span class="comment">/* Floating-Point Default Status Control Register Definitions */</span></div>
<div class="line"><a id="l01813" name="l01813"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#ga138f54bc002629ab3e4de814c58abb29"> 1813</a></span><span class="preprocessor">#define FPU_FPDSCR_AHP_Pos                 26U                                            </span></div>
<div class="line"><a id="l01814" name="l01814"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#gab2789cebebda5fda8c4e9d87e24f32be"> 1814</a></span><span class="preprocessor">#define FPU_FPDSCR_AHP_Msk                 (1UL &lt;&lt; FPU_FPDSCR_AHP_Pos)                    </span></div>
<div class="line"><a id="l01816" name="l01816"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#ga41776b80fa450ef2ea6d3fee89aa35f2"> 1816</a></span><span class="preprocessor">#define FPU_FPDSCR_DN_Pos                  25U                                            </span></div>
<div class="line"><a id="l01817" name="l01817"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#ga40c2d4a297ca2ceffe174703a4ad17f6"> 1817</a></span><span class="preprocessor">#define FPU_FPDSCR_DN_Msk                  (1UL &lt;&lt; FPU_FPDSCR_DN_Pos)                     </span></div>
<div class="line"><a id="l01819" name="l01819"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#gab3c2fc96e312ba47b902d5f80d9b8575"> 1819</a></span><span class="preprocessor">#define FPU_FPDSCR_FZ_Pos                  24U                                            </span></div>
<div class="line"><a id="l01820" name="l01820"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#gaae7d901442d4af97c6d22939cffc8ad9"> 1820</a></span><span class="preprocessor">#define FPU_FPDSCR_FZ_Msk                  (1UL &lt;&lt; FPU_FPDSCR_FZ_Pos)                     </span></div>
<div class="line"><a id="l01822" name="l01822"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#ga7aeedf36be8f170dd3e276028e8e29ed"> 1822</a></span><span class="preprocessor">#define FPU_FPDSCR_RMode_Pos               22U                                            </span></div>
<div class="line"><a id="l01823" name="l01823"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#ga449beb50211f8e97df6b2640c82c4741"> 1823</a></span><span class="preprocessor">#define FPU_FPDSCR_RMode_Msk               (3UL &lt;&lt; FPU_FPDSCR_RMode_Pos)                  </span></div>
<div class="line"><a id="l01825" name="l01825"></a><span class="lineno"> 1825</span><span class="comment">/* Media and FP Feature Register 0 Definitions */</span></div>
<div class="line"><a id="l01826" name="l01826"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#ga1ebcc9076f08013f0ea814540df03e82"> 1826</a></span><span class="preprocessor">#define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            </span></div>
<div class="line"><a id="l01827" name="l01827"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#gae6dc9339ac72227d5d54360bb9fbef1b"> 1827</a></span><span class="preprocessor">#define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL &lt;&lt; FPU_MVFR0_FP_rounding_modes_Pos)     </span></div>
<div class="line"><a id="l01829" name="l01829"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#gabbf83a918536ebf10889cee71a0404c7"> 1829</a></span><span class="preprocessor">#define FPU_MVFR0_Short_vectors_Pos        24U                                            </span></div>
<div class="line"><a id="l01830" name="l01830"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#gabf261a72023fdfc64f32c6b21d55c5b9"> 1830</a></span><span class="preprocessor">#define FPU_MVFR0_Short_vectors_Msk        (0xFUL &lt;&lt; FPU_MVFR0_Short_vectors_Pos)         </span></div>
<div class="line"><a id="l01832" name="l01832"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#ga176c85453ba03257bf263adec05f7344"> 1832</a></span><span class="preprocessor">#define FPU_MVFR0_Square_root_Pos          20U                                            </span></div>
<div class="line"><a id="l01833" name="l01833"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#ga3ec0bfec1640bdaf9dff027f275b446d"> 1833</a></span><span class="preprocessor">#define FPU_MVFR0_Square_root_Msk          (0xFUL &lt;&lt; FPU_MVFR0_Square_root_Pos)           </span></div>
<div class="line"><a id="l01835" name="l01835"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#ga167be203091e6cc7d00ad40ca48c4396"> 1835</a></span><span class="preprocessor">#define FPU_MVFR0_Divide_Pos               16U                                            </span></div>
<div class="line"><a id="l01836" name="l01836"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#gaeb7370768c6cdf06f8a15c86c6102ed2"> 1836</a></span><span class="preprocessor">#define FPU_MVFR0_Divide_Msk               (0xFUL &lt;&lt; FPU_MVFR0_Divide_Pos)                </span></div>
<div class="line"><a id="l01838" name="l01838"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#ga5c0715c41c4470f8bb0b6dcd34707f1c"> 1838</a></span><span class="preprocessor">#define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            </span></div>
<div class="line"><a id="l01839" name="l01839"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#ga29bbddd679e821e050699fda23e6c85e"> 1839</a></span><span class="preprocessor">#define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL &lt;&lt; FPU_MVFR0_FP_excep_trapping_Pos)     </span></div>
<div class="line"><a id="l01841" name="l01841"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#ga461e26147be0c39402a78cb6249e8f84"> 1841</a></span><span class="preprocessor">#define FPU_MVFR0_Double_precision_Pos      8U                                            </span></div>
<div class="line"><a id="l01842" name="l01842"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#ga3f2c8c6c759ffe70f548a165602ea901"> 1842</a></span><span class="preprocessor">#define FPU_MVFR0_Double_precision_Msk     (0xFUL &lt;&lt; FPU_MVFR0_Double_precision_Pos)      </span></div>
<div class="line"><a id="l01844" name="l01844"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#ga1b4e9fe31992b1495c7a158747d42571"> 1844</a></span><span class="preprocessor">#define FPU_MVFR0_Single_precision_Pos      4U                                            </span></div>
<div class="line"><a id="l01845" name="l01845"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#ga95008f205c9d25e4ffebdbdc50d5ae44"> 1845</a></span><span class="preprocessor">#define FPU_MVFR0_Single_precision_Msk     (0xFUL &lt;&lt; FPU_MVFR0_Single_precision_Pos)      </span></div>
<div class="line"><a id="l01847" name="l01847"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#gaa1de44af3e3162c8c176a57564611618"> 1847</a></span><span class="preprocessor">#define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            </span></div>
<div class="line"><a id="l01848" name="l01848"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#ga118f13f9562805356e92b5ad52573021"> 1848</a></span><span class="preprocessor">#define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL </span><span class="comment">/*&lt;&lt; FPU_MVFR0_A_SIMD_registers_Pos*/</span><span class="preprocessor">)  </span></div>
<div class="line"><a id="l01850" name="l01850"></a><span class="lineno"> 1850</span><span class="comment">/* Media and FP Feature Register 1 Definitions */</span></div>
<div class="line"><a id="l01851" name="l01851"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#ga68c53771f02f4c73122a7b40796549cc"> 1851</a></span><span class="preprocessor">#define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            </span></div>
<div class="line"><a id="l01852" name="l01852"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#gaf5129ab18948ff573a1ab29f0be47bc2"> 1852</a></span><span class="preprocessor">#define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL &lt;&lt; FPU_MVFR1_FP_fused_MAC_Pos)          </span></div>
<div class="line"><a id="l01854" name="l01854"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#ga02ceac0abcbdc8670633056bec005bfd"> 1854</a></span><span class="preprocessor">#define FPU_MVFR1_FP_HPFP_Pos              24U                                            </span></div>
<div class="line"><a id="l01855" name="l01855"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#gafe29dd327ed3b723b3f01759568e116d"> 1855</a></span><span class="preprocessor">#define FPU_MVFR1_FP_HPFP_Msk              (0xFUL &lt;&lt; FPU_MVFR1_FP_HPFP_Pos)               </span></div>
<div class="line"><a id="l01857" name="l01857"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#gae34d7ce42e50e2f1ea3e654fd3ba690a"> 1857</a></span><span class="preprocessor">#define FPU_MVFR1_D_NaN_mode_Pos            4U                                            </span></div>
<div class="line"><a id="l01858" name="l01858"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#gad6af7c4632dba5a417307d456fe9b8a7"> 1858</a></span><span class="preprocessor">#define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL &lt;&lt; FPU_MVFR1_D_NaN_mode_Pos)            </span></div>
<div class="line"><a id="l01860" name="l01860"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#ga7faa5bfa85036f8511793234cbbc2409"> 1860</a></span><span class="preprocessor">#define FPU_MVFR1_FtZ_mode_Pos              0U                                            </span></div>
<div class="line"><a id="l01861" name="l01861"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#gac566bde39a7afcceffbb21d830c269c1"> 1861</a></span><span class="preprocessor">#define FPU_MVFR1_FtZ_mode_Msk             (0xFUL </span><span class="comment">/*&lt;&lt; FPU_MVFR1_FtZ_mode_Pos*/</span><span class="preprocessor">)          </span></div>
<div class="line"><a id="l01876" name="l01876"></a><span class="lineno"><a class="line" href="struct_core_debug___type.html"> 1876</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01877" name="l01877"></a><span class="lineno"> 1877</span>{</div>
<div class="line"><a id="l01878" name="l01878"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gad63554e4650da91a8e79929cbb63db66"> 1878</a></span>  __IOM uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gad63554e4650da91a8e79929cbb63db66">DHCSR</a>;                  </div>
<div class="line"><a id="l01879" name="l01879"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gaf907cf64577eaf927dac6787df6dd98b"> 1879</a></span>  __OM  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gaf907cf64577eaf927dac6787df6dd98b">DCRSR</a>;                  </div>
<div class="line"><a id="l01880" name="l01880"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gaab3cc92ef07bc1f04b3a3aa6db2c2d55"> 1880</a></span>  __IOM uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gaab3cc92ef07bc1f04b3a3aa6db2c2d55">DCRDR</a>;                  </div>
<div class="line"><a id="l01881" name="l01881"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gaeb3126abc4c258a858f21f356c0df6ee"> 1881</a></span>  __IOM uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gaeb3126abc4c258a858f21f356c0df6ee">DEMCR</a>;                  </div>
<div class="line"><a id="l01882" name="l01882"></a><span class="lineno"> 1882</span>        uint32_t RESERVED4[1U];</div>
<div class="line"><a id="l01883" name="l01883"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga1b319a8279b9ff2572ab5391dba5bb88"> 1883</a></span>  __IOM uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga1b319a8279b9ff2572ab5391dba5bb88">DAUTHCTRL</a>;              </div>
<div class="line"><a id="l01884" name="l01884"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gad9fa5e915e038e20b9be88d54d432fb8"> 1884</a></span>  __IOM uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gad9fa5e915e038e20b9be88d54d432fb8">DSCSR</a>;                  </div>
<div class="line"><a id="l01885" name="l01885"></a><span class="lineno"> 1885</span>} <a class="code hl_struct" href="struct_core_debug___type.html">CoreDebug_Type</a>;</div>
<div class="line"><a id="l01886" name="l01886"></a><span class="lineno"> 1886</span> </div>
<div class="line"><a id="l01887" name="l01887"></a><span class="lineno"> 1887</span><span class="comment">/* Debug Halting Control and Status Register Definitions */</span></div>
<div class="line"><a id="l01888" name="l01888"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gac91280edd0ce932665cf75a23d11d842"> 1888</a></span><span class="preprocessor">#define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            </span></div>
<div class="line"><a id="l01889" name="l01889"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga1ce997cee15edaafe4aed77751816ffc"> 1889</a></span><span class="preprocessor">#define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL &lt;&lt; CoreDebug_DHCSR_DBGKEY_Pos)       </span></div>
<div class="line"><a id="l01891" name="l01891"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gaf6498d32dbe23b8d95a12d2fbc0a65f8"> 1891</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_RESTART_ST_Pos   26U                                            </span></div>
<div class="line"><a id="l01892" name="l01892"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gabe3254d40aaa482987ff31584d2a3240"> 1892</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_RESTART_ST_Msk   (1UL &lt;&lt; CoreDebug_DHCSR_S_RESTART_ST_Pos)      </span></div>
<div class="line"><a id="l01894" name="l01894"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga6f934c5427ea057394268e541fa97753"> 1894</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            </span></div>
<div class="line"><a id="l01895" name="l01895"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gac474394bcceb31a8e09566c90b3f8922"> 1895</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL &lt;&lt; CoreDebug_DHCSR_S_RESET_ST_Pos)        </span></div>
<div class="line"><a id="l01897" name="l01897"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga2328118f8b3574c871a53605eb17e730"> 1897</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            </span></div>
<div class="line"><a id="l01898" name="l01898"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga89dceb5325f6bcb36a0473d65fbfcfa6"> 1898</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL &lt;&lt; CoreDebug_DHCSR_S_RETIRE_ST_Pos)       </span></div>
<div class="line"><a id="l01900" name="l01900"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga2900dd56a988a4ed27ad664d5642807e"> 1900</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            </span></div>
<div class="line"><a id="l01901" name="l01901"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga7b67e4506d7f464ef5dafd6219739756"> 1901</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL &lt;&lt; CoreDebug_DHCSR_S_LOCKUP_Pos)          </span></div>
<div class="line"><a id="l01903" name="l01903"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga349ccea33accc705595624c2d334fbcb"> 1903</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            </span></div>
<div class="line"><a id="l01904" name="l01904"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga98d51538e645c2c1a422279cd85a0a25"> 1904</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL &lt;&lt; CoreDebug_DHCSR_S_SLEEP_Pos)           </span></div>
<div class="line"><a id="l01906" name="l01906"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga760a9a0d7f39951dc3f07d01f1f64772"> 1906</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_HALT_Pos         17U                                            </span></div>
<div class="line"><a id="l01907" name="l01907"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga9f881ade3151a73bc5b02b73fe6473ca"> 1907</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_HALT_Msk         (1UL &lt;&lt; CoreDebug_DHCSR_S_HALT_Pos)            </span></div>
<div class="line"><a id="l01909" name="l01909"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga20a71871ca8768019c51168c70c3f41d"> 1909</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            </span></div>
<div class="line"><a id="l01910" name="l01910"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gac4cd6f3178de48f473d8903e8c847c07"> 1910</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL &lt;&lt; CoreDebug_DHCSR_S_REGRDY_Pos)          </span></div>
<div class="line"><a id="l01912" name="l01912"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga85747214e2656df6b05ec72e4d22bd6d"> 1912</a></span><span class="preprocessor">#define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            </span></div>
<div class="line"><a id="l01913" name="l01913"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga53aa99b2e39a67622f3b9973e079c2b4"> 1913</a></span><span class="preprocessor">#define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL &lt;&lt; CoreDebug_DHCSR_C_SNAPSTALL_Pos)       </span></div>
<div class="line"><a id="l01915" name="l01915"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga0d2907400eb948a4ea3886ca083ec8e3"> 1915</a></span><span class="preprocessor">#define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            </span></div>
<div class="line"><a id="l01916" name="l01916"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga77fe1ef3c4a729c1c82fb62a94a51c31"> 1916</a></span><span class="preprocessor">#define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL &lt;&lt; CoreDebug_DHCSR_C_MASKINTS_Pos)        </span></div>
<div class="line"><a id="l01918" name="l01918"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gae1fc39e80de54c0339cbb1b298a9f0f9"> 1918</a></span><span class="preprocessor">#define CoreDebug_DHCSR_C_STEP_Pos          2U                                            </span></div>
<div class="line"><a id="l01919" name="l01919"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gae6bda72fbd32cc5734ff3542170dc00d"> 1919</a></span><span class="preprocessor">#define CoreDebug_DHCSR_C_STEP_Msk         (1UL &lt;&lt; CoreDebug_DHCSR_C_STEP_Pos)            </span></div>
<div class="line"><a id="l01921" name="l01921"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gaddf1d43f8857e4efc3dc4e6b15509692"> 1921</a></span><span class="preprocessor">#define CoreDebug_DHCSR_C_HALT_Pos          1U                                            </span></div>
<div class="line"><a id="l01922" name="l01922"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga1d905a3aa594eb2e8bb78bcc4da05b3f"> 1922</a></span><span class="preprocessor">#define CoreDebug_DHCSR_C_HALT_Msk         (1UL &lt;&lt; CoreDebug_DHCSR_C_HALT_Pos)            </span></div>
<div class="line"><a id="l01924" name="l01924"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gab557abb5b172b74d2cf44efb9d824e4e"> 1924</a></span><span class="preprocessor">#define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            </span></div>
<div class="line"><a id="l01925" name="l01925"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gab815c741a4fc2a61988cd2fb7594210b"> 1925</a></span><span class="preprocessor">#define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL </span><span class="comment">/*&lt;&lt; CoreDebug_DHCSR_C_DEBUGEN_Pos*/</span><span class="preprocessor">)     </span></div>
<div class="line"><a id="l01927" name="l01927"></a><span class="lineno"> 1927</span><span class="comment">/* Debug Core Register Selector Register Definitions */</span></div>
<div class="line"><a id="l01928" name="l01928"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga51e75942fc0614bc9bb2c0e96fcdda9a"> 1928</a></span><span class="preprocessor">#define CoreDebug_DCRSR_REGWnR_Pos         16U                                            </span></div>
<div class="line"><a id="l01929" name="l01929"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga1eef4992d8f84bc6c0dffed1c87f90a5"> 1929</a></span><span class="preprocessor">#define CoreDebug_DCRSR_REGWnR_Msk         (1UL &lt;&lt; CoreDebug_DCRSR_REGWnR_Pos)            </span></div>
<div class="line"><a id="l01931" name="l01931"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga52182c8a9f63a52470244c0bc2064f7b"> 1931</a></span><span class="preprocessor">#define CoreDebug_DCRSR_REGSEL_Pos          0U                                            </span></div>
<div class="line"><a id="l01932" name="l01932"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga17cafbd72b55030219ce5609baa7c01d"> 1932</a></span><span class="preprocessor">#define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL </span><span class="comment">/*&lt;&lt; CoreDebug_DCRSR_REGSEL_Pos*/</span><span class="preprocessor">)     </span></div>
<div class="line"><a id="l01934" name="l01934"></a><span class="lineno"> 1934</span><span class="comment">/* Debug Exception and Monitor Control Register Definitions */</span></div>
<div class="line"><a id="l01935" name="l01935"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga6ff2102b98f86540224819a1b767ba39"> 1935</a></span><span class="preprocessor">#define CoreDebug_DEMCR_TRCENA_Pos         24U                                            </span></div>
<div class="line"><a id="l01936" name="l01936"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga5e99652c1df93b441257389f49407834"> 1936</a></span><span class="preprocessor">#define CoreDebug_DEMCR_TRCENA_Msk         (1UL &lt;&lt; CoreDebug_DEMCR_TRCENA_Pos)            </span></div>
<div class="line"><a id="l01938" name="l01938"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga341020a3b7450416d72544eaf8e57a64"> 1938</a></span><span class="preprocessor">#define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            </span></div>
<div class="line"><a id="l01939" name="l01939"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gae6384cbe8045051186d13ef9cdeace95"> 1939</a></span><span class="preprocessor">#define CoreDebug_DEMCR_MON_REQ_Msk        (1UL &lt;&lt; CoreDebug_DEMCR_MON_REQ_Pos)           </span></div>
<div class="line"><a id="l01941" name="l01941"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga9ae10710684e14a1a534e785ef390e1b"> 1941</a></span><span class="preprocessor">#define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            </span></div>
<div class="line"><a id="l01942" name="l01942"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga2ded814556de96fc369de7ae9a7ceb98"> 1942</a></span><span class="preprocessor">#define CoreDebug_DEMCR_MON_STEP_Msk       (1UL &lt;&lt; CoreDebug_DEMCR_MON_STEP_Pos)          </span></div>
<div class="line"><a id="l01944" name="l01944"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga1e2f706a59e0d8131279af1c7e152f8d"> 1944</a></span><span class="preprocessor">#define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            </span></div>
<div class="line"><a id="l01945" name="l01945"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga68ec55930269fab78e733dcfa32392f8"> 1945</a></span><span class="preprocessor">#define CoreDebug_DEMCR_MON_PEND_Msk       (1UL &lt;&lt; CoreDebug_DEMCR_MON_PEND_Pos)          </span></div>
<div class="line"><a id="l01947" name="l01947"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga802829678f6871863ae9ecf60a10425c"> 1947</a></span><span class="preprocessor">#define CoreDebug_DEMCR_MON_EN_Pos         16U                                            </span></div>
<div class="line"><a id="l01948" name="l01948"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gac2b46b9b65bf8d23027f255fc9641977"> 1948</a></span><span class="preprocessor">#define CoreDebug_DEMCR_MON_EN_Msk         (1UL &lt;&lt; CoreDebug_DEMCR_MON_EN_Pos)            </span></div>
<div class="line"><a id="l01950" name="l01950"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gaed9f42053031a9a30cd8054623304c0a"> 1950</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            </span></div>
<div class="line"><a id="l01951" name="l01951"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga803fc98c5bb85f10f0347b23794847d1"> 1951</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL &lt;&lt; CoreDebug_DEMCR_VC_HARDERR_Pos)        </span></div>
<div class="line"><a id="l01953" name="l01953"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga22079a6e436f23b90308be97e19cf07e"> 1953</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            </span></div>
<div class="line"><a id="l01954" name="l01954"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gad6815d8e3df302d2f0ff2c2c734ed29a"> 1954</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL &lt;&lt; CoreDebug_DEMCR_VC_INTERR_Pos)         </span></div>
<div class="line"><a id="l01956" name="l01956"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gab8e3d8f0f9590a51bbf10f6da3ad6933"> 1956</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            </span></div>
<div class="line"><a id="l01957" name="l01957"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga9d29546aefe3ca8662a7fe48dd4a5b2b"> 1957</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL &lt;&lt; CoreDebug_DEMCR_VC_BUSERR_Pos)         </span></div>
<div class="line"><a id="l01959" name="l01959"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga16f0d3d2ce1e1e8cd762d938ac56c4ac"> 1959</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            </span></div>
<div class="line"><a id="l01960" name="l01960"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gaa38b947d77672c48bba1280c0a642e19"> 1960</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL &lt;&lt; CoreDebug_DEMCR_VC_STATERR_Pos)        </span></div>
<div class="line"><a id="l01962" name="l01962"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga10fc7c53bca904c128bc8e1a03072d50"> 1962</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            </span></div>
<div class="line"><a id="l01963" name="l01963"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga2f98b461d19746ab2febfddebb73da6f"> 1963</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL &lt;&lt; CoreDebug_DEMCR_VC_CHKERR_Pos)         </span></div>
<div class="line"><a id="l01965" name="l01965"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gac9d13eb2add61f610d5ced1f7ad2adf8"> 1965</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            </span></div>
<div class="line"><a id="l01966" name="l01966"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga03ee58b1b02fdbf21612809034562f1c"> 1966</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL &lt;&lt; CoreDebug_DEMCR_VC_NOCPERR_Pos)        </span></div>
<div class="line"><a id="l01968" name="l01968"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga444454f7c7748e76cd76c3809c887c41"> 1968</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            </span></div>
<div class="line"><a id="l01969" name="l01969"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gad420a9b60620584faaca6289e83d3a87"> 1969</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL &lt;&lt; CoreDebug_DEMCR_VC_MMERR_Pos)          </span></div>
<div class="line"><a id="l01971" name="l01971"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga9fcf09666f7063a7303117aa32a85d5a"> 1971</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            </span></div>
<div class="line"><a id="l01972" name="l01972"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga906476e53c1e1487c30f3a1181df9e30"> 1972</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL </span><span class="comment">/*&lt;&lt; CoreDebug_DEMCR_VC_CORERESET_Pos*/</span><span class="preprocessor">)  </span></div>
<div class="line"><a id="l01974" name="l01974"></a><span class="lineno"> 1974</span><span class="comment">/* Debug Authentication Control Register Definitions */</span></div>
<div class="line"><a id="l01975" name="l01975"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gaf733a36e6b4717a604f7d77c05dfceb4"> 1975</a></span><span class="preprocessor">#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos  3U                                            </span></div>
<div class="line"><a id="l01976" name="l01976"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gadad0bf68d32cba49c1ea7534122c2752"> 1976</a></span><span class="preprocessor">#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk (1UL &lt;&lt; CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos)    </span></div>
<div class="line"><a id="l01978" name="l01978"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga866734a8e4bec2d6cf091e265c6c0f3d"> 1978</a></span><span class="preprocessor">#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos  2U                                            </span></div>
<div class="line"><a id="l01979" name="l01979"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gaabb5d6c750c9ec50254134ece2111dcd"> 1979</a></span><span class="preprocessor">#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk (1UL &lt;&lt; CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos)    </span></div>
<div class="line"><a id="l01981" name="l01981"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga3caef9790e4e2ccbfea77d55315ad59f"> 1981</a></span><span class="preprocessor">#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos   1U                                            </span></div>
<div class="line"><a id="l01982" name="l01982"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga1570f149a0f89f70fc2644a5842cbcb4"> 1982</a></span><span class="preprocessor">#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk  (1UL &lt;&lt; CoreDebug_DAUTHCTRL_INTSPIDEN_Pos)     </span></div>
<div class="line"><a id="l01984" name="l01984"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga587610b7ac18292de47bf9d675b0b88c"> 1984</a></span><span class="preprocessor">#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos   0U                                            </span></div>
<div class="line"><a id="l01985" name="l01985"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gaa043fd13768d57be320c682ca1c9b234"> 1985</a></span><span class="preprocessor">#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk  (1UL </span><span class="comment">/*&lt;&lt; CoreDebug_DAUTHCTRL_SPIDENSEL_Pos*/</span><span class="preprocessor">) </span></div>
<div class="line"><a id="l01987" name="l01987"></a><span class="lineno"> 1987</span><span class="comment">/* Debug Security Control and Status Register Definitions */</span></div>
<div class="line"><a id="l01988" name="l01988"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga4be5d0f8af5d7d8ec04bde78ce18e10e"> 1988</a></span><span class="preprocessor">#define CoreDebug_DSCSR_CDS_Pos            16U                                            </span></div>
<div class="line"><a id="l01989" name="l01989"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga083417245e1aa40e84a2b12433a15a6b"> 1989</a></span><span class="preprocessor">#define CoreDebug_DSCSR_CDS_Msk            (1UL &lt;&lt; CoreDebug_DSCSR_CDS_Pos)               </span></div>
<div class="line"><a id="l01991" name="l01991"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga7450603163415ab4d4e4a7a767879eae"> 1991</a></span><span class="preprocessor">#define CoreDebug_DSCSR_SBRSEL_Pos          1U                                            </span></div>
<div class="line"><a id="l01992" name="l01992"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gaaffe28a24f05446e55ba3d75bb6f4cd0"> 1992</a></span><span class="preprocessor">#define CoreDebug_DSCSR_SBRSEL_Msk         (1UL &lt;&lt; CoreDebug_DSCSR_SBRSEL_Pos)            </span></div>
<div class="line"><a id="l01994" name="l01994"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga3eb88e444b678057db1b59272eebb1ad"> 1994</a></span><span class="preprocessor">#define CoreDebug_DSCSR_SBRSELEN_Pos        0U                                            </span></div>
<div class="line"><a id="l01995" name="l01995"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga5e5ed94cac1139165af161c008881805"> 1995</a></span><span class="preprocessor">#define CoreDebug_DSCSR_SBRSELEN_Msk       (1UL </span><span class="comment">/*&lt;&lt; CoreDebug_DSCSR_SBRSELEN_Pos*/</span><span class="preprocessor">)      </span></div>
<div class="line"><a id="l02013" name="l02013"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__bitfield.html#ga286e3b913dbd236c7f48ea70c8821f4e"> 2013</a></span><span class="preprocessor">#define _VAL2FLD(field, value)    (((uint32_t)(value) &lt;&lt; field ## _Pos) &amp; field ## _Msk)</span></div>
<div class="line"><a id="l02014" name="l02014"></a><span class="lineno"> 2014</span> </div>
<div class="line"><a id="l02021" name="l02021"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__bitfield.html#ga139b6e261c981f014f386927ca4a8444"> 2021</a></span><span class="preprocessor">#define _FLD2VAL(field, value)    (((uint32_t)(value) &amp; field ## _Msk) &gt;&gt; field ## _Pos)</span></div>
<div class="line"><a id="l02022" name="l02022"></a><span class="lineno"> 2022</span> </div>
<div class="line"><a id="l02033" name="l02033"></a><span class="lineno"> 2033</span><span class="comment">/* Memory mapping of Core Hardware */</span></div>
<div class="line"><a id="l02034" name="l02034"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#ga3c14ed93192c8d9143322bbf77ebf770"> 2034</a></span><span class="preprocessor">  #define SCS_BASE            (0xE000E000UL)                             </span></div>
<div class="line"><a id="l02035" name="l02035"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#gadd76251e412a195ec0a8f47227a8359e"> 2035</a></span><span class="preprocessor">  #define ITM_BASE            (0xE0000000UL)                             </span></div>
<div class="line"><a id="l02036" name="l02036"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#gafdab534f961bf8935eb456cb7700dcd2"> 2036</a></span><span class="preprocessor">  #define DWT_BASE            (0xE0001000UL)                             </span></div>
<div class="line"><a id="l02037" name="l02037"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#ga2b1eeff850a7e418844ca847145a1a68"> 2037</a></span><span class="preprocessor">  #define TPI_BASE            (0xE0040000UL)                             </span></div>
<div class="line"><a id="l02038" name="l02038"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#ga680604dbcda9e9b31a1639fcffe5230b"> 2038</a></span><span class="preprocessor">  #define CoreDebug_BASE      (0xE000EDF0UL)                             </span></div>
<div class="line"><a id="l02039" name="l02039"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#ga58effaac0b93006b756d33209e814646"> 2039</a></span><span class="preprocessor">  #define SysTick_BASE        (SCS_BASE +  0x0010UL)                     </span></div>
<div class="line"><a id="l02040" name="l02040"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#gaa0288691785a5f868238e0468b39523d"> 2040</a></span><span class="preprocessor">  #define NVIC_BASE           (SCS_BASE +  0x0100UL)                     </span></div>
<div class="line"><a id="l02041" name="l02041"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#gad55a7ddb8d4b2398b0c1cfec76c0d9fd"> 2041</a></span><span class="preprocessor">  #define SCB_BASE            (SCS_BASE +  0x0D00UL)                     </span></div>
<div class="line"><a id="l02043" name="l02043"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#ga9fe0cd2eef83a8adad94490d9ecca63f"> 2043</a></span><span class="preprocessor">  #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE         ) </span></div>
<div class="line"><a id="l02044" name="l02044"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01"> 2044</a></span><span class="preprocessor">  #define SCB                 ((SCB_Type       *)     SCB_BASE         ) </span></div>
<div class="line"><a id="l02045" name="l02045"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#gacd96c53beeaff8f603fcda425eb295de"> 2045</a></span><span class="preprocessor">  #define SysTick             ((SysTick_Type   *)     SysTick_BASE     ) </span></div>
<div class="line"><a id="l02046" name="l02046"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17"> 2046</a></span><span class="preprocessor">  #define NVIC                ((NVIC_Type      *)     NVIC_BASE        ) </span></div>
<div class="line"><a id="l02047" name="l02047"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#gabae7cdf882def602cb787bb039ff6a43"> 2047</a></span><span class="preprocessor">  #define ITM                 ((ITM_Type       *)     ITM_BASE         ) </span></div>
<div class="line"><a id="l02048" name="l02048"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#gabbe5a060185e1d5afa3f85b14e10a6ce"> 2048</a></span><span class="preprocessor">  #define DWT                 ((DWT_Type       *)     DWT_BASE         ) </span></div>
<div class="line"><a id="l02049" name="l02049"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#ga8b4dd00016aed25a0ea54e9a9acd1239"> 2049</a></span><span class="preprocessor">  #define TPI                 ((TPI_Type       *)     TPI_BASE         ) </span></div>
<div class="line"><a id="l02050" name="l02050"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#gab6e30a2b802d9021619dbb0be7f5d63d"> 2050</a></span><span class="preprocessor">  #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE   ) </span></div>
<div class="line"><a id="l02052" name="l02052"></a><span class="lineno"> 2052</span><span class="preprocessor">  #if defined (__MPU_PRESENT) &amp;&amp; (__MPU_PRESENT == 1U)</span></div>
<div class="line"><a id="l02053" name="l02053"></a><span class="lineno"> 2053</span><span class="preprocessor">    #define MPU_BASE          (SCS_BASE +  0x0D90UL)                     </span></div>
<div class="line"><a id="l02054" name="l02054"></a><span class="lineno"> 2054</span><span class="preprocessor">    #define MPU               ((MPU_Type       *)     MPU_BASE         ) </span></div>
<div class="line"><a id="l02055" name="l02055"></a><span class="lineno"> 2055</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l02056" name="l02056"></a><span class="lineno"> 2056</span> </div>
<div class="line"><a id="l02057" name="l02057"></a><span class="lineno"> 2057</span><span class="preprocessor">  #if defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U)</span></div>
<div class="line"><a id="l02058" name="l02058"></a><span class="lineno"> 2058</span><span class="preprocessor">    #define SAU_BASE          (SCS_BASE +  0x0DD0UL)                     </span></div>
<div class="line"><a id="l02059" name="l02059"></a><span class="lineno"> 2059</span><span class="preprocessor">    #define SAU               ((SAU_Type       *)     SAU_BASE         ) </span></div>
<div class="line"><a id="l02060" name="l02060"></a><span class="lineno"> 2060</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l02061" name="l02061"></a><span class="lineno"> 2061</span> </div>
<div class="line"><a id="l02062" name="l02062"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#ga4dcad4027118c098c07bcd575f1fbb28"> 2062</a></span><span class="preprocessor">  #define FPU_BASE            (SCS_BASE +  0x0F30UL)                     </span></div>
<div class="line"><a id="l02063" name="l02063"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#gabc7c93f2594e85ece1e1a24f10591428"> 2063</a></span><span class="preprocessor">  #define FPU                 ((FPU_Type       *)     FPU_BASE         ) </span></div>
<div class="line"><a id="l02065" name="l02065"></a><span class="lineno"> 2065</span><span class="preprocessor">#if defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U)</span></div>
<div class="line"><a id="l02066" name="l02066"></a><span class="lineno"> 2066</span><span class="preprocessor">  #define SCS_BASE_NS         (0xE002E000UL)                             </span></div>
<div class="line"><a id="l02067" name="l02067"></a><span class="lineno"> 2067</span><span class="preprocessor">  #define CoreDebug_BASE_NS   (0xE002EDF0UL)                             </span></div>
<div class="line"><a id="l02068" name="l02068"></a><span class="lineno"> 2068</span><span class="preprocessor">  #define SysTick_BASE_NS     (SCS_BASE_NS +  0x0010UL)                  </span></div>
<div class="line"><a id="l02069" name="l02069"></a><span class="lineno"> 2069</span><span class="preprocessor">  #define NVIC_BASE_NS        (SCS_BASE_NS +  0x0100UL)                  </span></div>
<div class="line"><a id="l02070" name="l02070"></a><span class="lineno"> 2070</span><span class="preprocessor">  #define SCB_BASE_NS         (SCS_BASE_NS +  0x0D00UL)                  </span></div>
<div class="line"><a id="l02072" name="l02072"></a><span class="lineno"> 2072</span><span class="preprocessor">  #define SCnSCB_NS           ((SCnSCB_Type    *)     SCS_BASE_NS      ) </span></div>
<div class="line"><a id="l02073" name="l02073"></a><span class="lineno"> 2073</span><span class="preprocessor">  #define SCB_NS              ((SCB_Type       *)     SCB_BASE_NS      ) </span></div>
<div class="line"><a id="l02074" name="l02074"></a><span class="lineno"> 2074</span><span class="preprocessor">  #define SysTick_NS          ((SysTick_Type   *)     SysTick_BASE_NS  ) </span></div>
<div class="line"><a id="l02075" name="l02075"></a><span class="lineno"> 2075</span><span class="preprocessor">  #define NVIC_NS             ((NVIC_Type      *)     NVIC_BASE_NS     ) </span></div>
<div class="line"><a id="l02076" name="l02076"></a><span class="lineno"> 2076</span><span class="preprocessor">  #define CoreDebug_NS        ((CoreDebug_Type *)     CoreDebug_BASE_NS) </span></div>
<div class="line"><a id="l02078" name="l02078"></a><span class="lineno"> 2078</span><span class="preprocessor">  #if defined (__MPU_PRESENT) &amp;&amp; (__MPU_PRESENT == 1U)</span></div>
<div class="line"><a id="l02079" name="l02079"></a><span class="lineno"> 2079</span><span class="preprocessor">    #define MPU_BASE_NS       (SCS_BASE_NS +  0x0D90UL)                  </span></div>
<div class="line"><a id="l02080" name="l02080"></a><span class="lineno"> 2080</span><span class="preprocessor">    #define MPU_NS            ((MPU_Type       *)     MPU_BASE_NS      ) </span></div>
<div class="line"><a id="l02081" name="l02081"></a><span class="lineno"> 2081</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l02082" name="l02082"></a><span class="lineno"> 2082</span> </div>
<div class="line"><a id="l02083" name="l02083"></a><span class="lineno"> 2083</span><span class="preprocessor">  #define FPU_BASE_NS         (SCS_BASE_NS +  0x0F30UL)                  </span></div>
<div class="line"><a id="l02084" name="l02084"></a><span class="lineno"> 2084</span><span class="preprocessor">  #define FPU_NS              ((FPU_Type       *)     FPU_BASE_NS      ) </span></div>
<div class="line"><a id="l02086" name="l02086"></a><span class="lineno"> 2086</span><span class="preprocessor">#endif </span><span class="comment">/* defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02091" name="l02091"></a><span class="lineno"> 2091</span><span class="comment">/*******************************************************************************</span></div>
<div class="line"><a id="l02092" name="l02092"></a><span class="lineno"> 2092</span><span class="comment"> *                Hardware Abstraction Layer</span></div>
<div class="line"><a id="l02093" name="l02093"></a><span class="lineno"> 2093</span><span class="comment">  Core Function Interface contains:</span></div>
<div class="line"><a id="l02094" name="l02094"></a><span class="lineno"> 2094</span><span class="comment">  - Core NVIC Functions</span></div>
<div class="line"><a id="l02095" name="l02095"></a><span class="lineno"> 2095</span><span class="comment">  - Core SysTick Functions</span></div>
<div class="line"><a id="l02096" name="l02096"></a><span class="lineno"> 2096</span><span class="comment">  - Core Debug Functions</span></div>
<div class="line"><a id="l02097" name="l02097"></a><span class="lineno"> 2097</span><span class="comment">  - Core Register Access Functions</span></div>
<div class="line"><a id="l02098" name="l02098"></a><span class="lineno"> 2098</span><span class="comment"> ******************************************************************************/</span></div>
<div class="line"><a id="l02105" name="l02105"></a><span class="lineno"> 2105</span><span class="comment">/* ##########################   NVIC functions  #################################### */</span></div>
<div class="line"><a id="l02113" name="l02113"></a><span class="lineno"> 2113</span><span class="preprocessor">#ifdef CMSIS_NVIC_VIRTUAL</span></div>
<div class="line"><a id="l02114" name="l02114"></a><span class="lineno"> 2114</span><span class="preprocessor">  #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE</span></div>
<div class="line"><a id="l02115" name="l02115"></a><span class="lineno"> 2115</span><span class="preprocessor">    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE &quot;cmsis_nvic_virtual.h&quot;</span></div>
<div class="line"><a id="l02116" name="l02116"></a><span class="lineno"> 2116</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l02117" name="l02117"></a><span class="lineno"> 2117</span><span class="preprocessor">  #include CMSIS_NVIC_VIRTUAL_HEADER_FILE</span></div>
<div class="line"><a id="l02118" name="l02118"></a><span class="lineno"> 2118</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l02119" name="l02119"></a><span class="lineno"> 2119</span><span class="preprocessor">  #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping</span></div>
<div class="line"><a id="l02120" name="l02120"></a><span class="lineno"> 2120</span><span class="preprocessor">  #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping</span></div>
<div class="line"><a id="l02121" name="l02121"></a><span class="lineno"> 2121</span><span class="preprocessor">  #define NVIC_EnableIRQ              __NVIC_EnableIRQ</span></div>
<div class="line"><a id="l02122" name="l02122"></a><span class="lineno"> 2122</span><span class="preprocessor">  #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ</span></div>
<div class="line"><a id="l02123" name="l02123"></a><span class="lineno"> 2123</span><span class="preprocessor">  #define NVIC_DisableIRQ             __NVIC_DisableIRQ</span></div>
<div class="line"><a id="l02124" name="l02124"></a><span class="lineno"> 2124</span><span class="preprocessor">  #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ</span></div>
<div class="line"><a id="l02125" name="l02125"></a><span class="lineno"> 2125</span><span class="preprocessor">  #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ</span></div>
<div class="line"><a id="l02126" name="l02126"></a><span class="lineno"> 2126</span><span class="preprocessor">  #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ</span></div>
<div class="line"><a id="l02127" name="l02127"></a><span class="lineno"> 2127</span><span class="preprocessor">  #define NVIC_GetActive              __NVIC_GetActive</span></div>
<div class="line"><a id="l02128" name="l02128"></a><span class="lineno"> 2128</span><span class="preprocessor">  #define NVIC_SetPriority            __NVIC_SetPriority</span></div>
<div class="line"><a id="l02129" name="l02129"></a><span class="lineno"> 2129</span><span class="preprocessor">  #define NVIC_GetPriority            __NVIC_GetPriority</span></div>
<div class="line"><a id="l02130" name="l02130"></a><span class="lineno"> 2130</span><span class="preprocessor">  #define NVIC_SystemReset            __NVIC_SystemReset</span></div>
<div class="line"><a id="l02131" name="l02131"></a><span class="lineno"> 2131</span><span class="preprocessor">#endif </span><span class="comment">/* CMSIS_NVIC_VIRTUAL */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02132" name="l02132"></a><span class="lineno"> 2132</span> </div>
<div class="line"><a id="l02133" name="l02133"></a><span class="lineno"> 2133</span><span class="preprocessor">#ifdef CMSIS_VECTAB_VIRTUAL</span></div>
<div class="line"><a id="l02134" name="l02134"></a><span class="lineno"> 2134</span><span class="preprocessor">  #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE</span></div>
<div class="line"><a id="l02135" name="l02135"></a><span class="lineno"> 2135</span><span class="preprocessor">    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE &quot;cmsis_vectab_virtual.h&quot;</span></div>
<div class="line"><a id="l02136" name="l02136"></a><span class="lineno"> 2136</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l02137" name="l02137"></a><span class="lineno"> 2137</span><span class="preprocessor">  #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE</span></div>
<div class="line"><a id="l02138" name="l02138"></a><span class="lineno"> 2138</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l02139" name="l02139"></a><span class="lineno"> 2139</span><span class="preprocessor">  #define NVIC_SetVector              __NVIC_SetVector</span></div>
<div class="line"><a id="l02140" name="l02140"></a><span class="lineno"> 2140</span><span class="preprocessor">  #define NVIC_GetVector              __NVIC_GetVector</span></div>
<div class="line"><a id="l02141" name="l02141"></a><span class="lineno"> 2141</span><span class="preprocessor">#endif  </span><span class="comment">/* (CMSIS_VECTAB_VIRTUAL) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02142" name="l02142"></a><span class="lineno"> 2142</span> </div>
<div class="line"><a id="l02143" name="l02143"></a><span class="lineno"> 2143</span><span class="preprocessor">#define NVIC_USER_IRQ_OFFSET          16</span></div>
<div class="line"><a id="l02144" name="l02144"></a><span class="lineno"> 2144</span> </div>
<div class="line"><a id="l02145" name="l02145"></a><span class="lineno"> 2145</span> </div>
<div class="line"><a id="l02146" name="l02146"></a><span class="lineno"> 2146</span> </div>
<div class="line"><a id="l02156" name="l02156"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gafc94dcbaee03e4746ade1f5bb9aaa56d"> 2156</a></span>__STATIC_INLINE <span class="keywordtype">void</span> __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)</div>
<div class="line"><a id="l02157" name="l02157"></a><span class="lineno"> 2157</span>{</div>
<div class="line"><a id="l02158" name="l02158"></a><span class="lineno"> 2158</span>  uint32_t reg_value;</div>
<div class="line"><a id="l02159" name="l02159"></a><span class="lineno"> 2159</span>  uint32_t PriorityGroupTmp = (PriorityGroup &amp; (uint32_t)0x07UL);             <span class="comment">/* only values 0..7 are used          */</span></div>
<div class="line"><a id="l02160" name="l02160"></a><span class="lineno"> 2160</span> </div>
<div class="line"><a id="l02161" name="l02161"></a><span class="lineno"> 2161</span>  reg_value  =  <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR;                                                   <span class="comment">/* read old register configuration    */</span></div>
<div class="line"><a id="l02162" name="l02162"></a><span class="lineno"> 2162</span>  reg_value &amp;= ~((uint32_t)(<a class="code hl_define" href="group___c_m_s_i_s___s_c_b.html#ga90c7cf0c490e7ae55f9503a7fda1dd22">SCB_AIRCR_VECTKEY_Msk</a> | <a class="code hl_define" href="group___c_m_s_i_s___s_c_b.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a>)); <span class="comment">/* clear bits to change               */</span></div>
<div class="line"><a id="l02163" name="l02163"></a><span class="lineno"> 2163</span>  reg_value  =  (reg_value                                   |</div>
<div class="line"><a id="l02164" name="l02164"></a><span class="lineno"> 2164</span>                ((uint32_t)0x5FAUL &lt;&lt; <a class="code hl_define" href="group___c_m_s_i_s___s_c_b.html#gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a>) |</div>
<div class="line"><a id="l02165" name="l02165"></a><span class="lineno"> 2165</span>                (PriorityGroupTmp &lt;&lt; 8U)                      );              <span class="comment">/* Insert write key and priorty group */</span></div>
<div class="line"><a id="l02166" name="l02166"></a><span class="lineno"> 2166</span>  <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR =  reg_value;</div>
<div class="line"><a id="l02167" name="l02167"></a><span class="lineno"> 2167</span>}</div>
<div class="line"><a id="l02168" name="l02168"></a><span class="lineno"> 2168</span> </div>
<div class="line"><a id="l02169" name="l02169"></a><span class="lineno"> 2169</span> </div>
<div class="line"><a id="l02175" name="l02175"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga9b894af672df4373eb637f8288845c05"> 2175</a></span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga9b894af672df4373eb637f8288845c05">__NVIC_GetPriorityGrouping</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02176" name="l02176"></a><span class="lineno"> 2176</span>{</div>
<div class="line"><a id="l02177" name="l02177"></a><span class="lineno"> 2177</span>  <span class="keywordflow">return</span> ((uint32_t)((<a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR &amp; <a class="code hl_define" href="group___c_m_s_i_s___s_c_b.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a>) &gt;&gt; <a class="code hl_define" href="group___c_m_s_i_s___s_c_b.html#gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</a>));</div>
<div class="line"><a id="l02178" name="l02178"></a><span class="lineno"> 2178</span>}</div>
<div class="line"><a id="l02179" name="l02179"></a><span class="lineno"> 2179</span> </div>
<div class="line"><a id="l02180" name="l02180"></a><span class="lineno"> 2180</span> </div>
<div class="line"><a id="l02187" name="l02187"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga71227e1376cde11eda03fcb62f1b33ea"> 2187</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga71227e1376cde11eda03fcb62f1b33ea">__NVIC_EnableIRQ</a>(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l02188" name="l02188"></a><span class="lineno"> 2188</span>{</div>
<div class="line"><a id="l02189" name="l02189"></a><span class="lineno"> 2189</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l02190" name="l02190"></a><span class="lineno"> 2190</span>  {</div>
<div class="line"><a id="l02191" name="l02191"></a><span class="lineno"> 2191</span>    <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISER[(((uint32_t)IRQn) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL));</div>
<div class="line"><a id="l02192" name="l02192"></a><span class="lineno"> 2192</span>  }</div>
<div class="line"><a id="l02193" name="l02193"></a><span class="lineno"> 2193</span>}</div>
<div class="line"><a id="l02194" name="l02194"></a><span class="lineno"> 2194</span> </div>
<div class="line"><a id="l02195" name="l02195"></a><span class="lineno"> 2195</span> </div>
<div class="line"><a id="l02204" name="l02204"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gaaeb5e7cc0eaad4e2817272e7bf742083"> 2204</a></span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gaaeb5e7cc0eaad4e2817272e7bf742083">__NVIC_GetEnableIRQ</a>(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l02205" name="l02205"></a><span class="lineno"> 2205</span>{</div>
<div class="line"><a id="l02206" name="l02206"></a><span class="lineno"> 2206</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l02207" name="l02207"></a><span class="lineno"> 2207</span>  {</div>
<div class="line"><a id="l02208" name="l02208"></a><span class="lineno"> 2208</span>    <span class="keywordflow">return</span>((uint32_t)(((<a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISER[(((uint32_t)IRQn) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div>
<div class="line"><a id="l02209" name="l02209"></a><span class="lineno"> 2209</span>  }</div>
<div class="line"><a id="l02210" name="l02210"></a><span class="lineno"> 2210</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02211" name="l02211"></a><span class="lineno"> 2211</span>  {</div>
<div class="line"><a id="l02212" name="l02212"></a><span class="lineno"> 2212</span>    <span class="keywordflow">return</span>(0U);</div>
<div class="line"><a id="l02213" name="l02213"></a><span class="lineno"> 2213</span>  }</div>
<div class="line"><a id="l02214" name="l02214"></a><span class="lineno"> 2214</span>}</div>
<div class="line"><a id="l02215" name="l02215"></a><span class="lineno"> 2215</span> </div>
<div class="line"><a id="l02216" name="l02216"></a><span class="lineno"> 2216</span> </div>
<div class="line"><a id="l02223" name="l02223"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gae016e4c1986312044ee768806537d52f"> 2223</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gae016e4c1986312044ee768806537d52f">__NVIC_DisableIRQ</a>(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l02224" name="l02224"></a><span class="lineno"> 2224</span>{</div>
<div class="line"><a id="l02225" name="l02225"></a><span class="lineno"> 2225</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l02226" name="l02226"></a><span class="lineno"> 2226</span>  {</div>
<div class="line"><a id="l02227" name="l02227"></a><span class="lineno"> 2227</span>    <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ICER[(((uint32_t)IRQn) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL));</div>
<div class="line"><a id="l02228" name="l02228"></a><span class="lineno"> 2228</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><a id="l02229" name="l02229"></a><span class="lineno"> 2229</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#gaad233022e850a009fc6f7602be1182f6">__ISB</a>();</div>
<div class="line"><a id="l02230" name="l02230"></a><span class="lineno"> 2230</span>  }</div>
<div class="line"><a id="l02231" name="l02231"></a><span class="lineno"> 2231</span>}</div>
<div class="line"><a id="l02232" name="l02232"></a><span class="lineno"> 2232</span> </div>
<div class="line"><a id="l02233" name="l02233"></a><span class="lineno"> 2233</span> </div>
<div class="line"><a id="l02242" name="l02242"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga5a92ca5fa801ad7adb92be7257ab9694"> 2242</a></span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga5a92ca5fa801ad7adb92be7257ab9694">__NVIC_GetPendingIRQ</a>(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l02243" name="l02243"></a><span class="lineno"> 2243</span>{</div>
<div class="line"><a id="l02244" name="l02244"></a><span class="lineno"> 2244</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l02245" name="l02245"></a><span class="lineno"> 2245</span>  {</div>
<div class="line"><a id="l02246" name="l02246"></a><span class="lineno"> 2246</span>    <span class="keywordflow">return</span>((uint32_t)(((<a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISPR[(((uint32_t)IRQn) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div>
<div class="line"><a id="l02247" name="l02247"></a><span class="lineno"> 2247</span>  }</div>
<div class="line"><a id="l02248" name="l02248"></a><span class="lineno"> 2248</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02249" name="l02249"></a><span class="lineno"> 2249</span>  {</div>
<div class="line"><a id="l02250" name="l02250"></a><span class="lineno"> 2250</span>    <span class="keywordflow">return</span>(0U);</div>
<div class="line"><a id="l02251" name="l02251"></a><span class="lineno"> 2251</span>  }</div>
<div class="line"><a id="l02252" name="l02252"></a><span class="lineno"> 2252</span>}</div>
<div class="line"><a id="l02253" name="l02253"></a><span class="lineno"> 2253</span> </div>
<div class="line"><a id="l02254" name="l02254"></a><span class="lineno"> 2254</span> </div>
<div class="line"><a id="l02261" name="l02261"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gaabefdd4b790b9a7308929938c0c1e1ad"> 2261</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gaabefdd4b790b9a7308929938c0c1e1ad">__NVIC_SetPendingIRQ</a>(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l02262" name="l02262"></a><span class="lineno"> 2262</span>{</div>
<div class="line"><a id="l02263" name="l02263"></a><span class="lineno"> 2263</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l02264" name="l02264"></a><span class="lineno"> 2264</span>  {</div>
<div class="line"><a id="l02265" name="l02265"></a><span class="lineno"> 2265</span>    <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISPR[(((uint32_t)IRQn) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL));</div>
<div class="line"><a id="l02266" name="l02266"></a><span class="lineno"> 2266</span>  }</div>
<div class="line"><a id="l02267" name="l02267"></a><span class="lineno"> 2267</span>}</div>
<div class="line"><a id="l02268" name="l02268"></a><span class="lineno"> 2268</span> </div>
<div class="line"><a id="l02269" name="l02269"></a><span class="lineno"> 2269</span> </div>
<div class="line"><a id="l02276" name="l02276"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga562a86dbdf14827d0fee8fdafb04d191"> 2276</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga562a86dbdf14827d0fee8fdafb04d191">__NVIC_ClearPendingIRQ</a>(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l02277" name="l02277"></a><span class="lineno"> 2277</span>{</div>
<div class="line"><a id="l02278" name="l02278"></a><span class="lineno"> 2278</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l02279" name="l02279"></a><span class="lineno"> 2279</span>  {</div>
<div class="line"><a id="l02280" name="l02280"></a><span class="lineno"> 2280</span>    <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ICPR[(((uint32_t)IRQn) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL));</div>
<div class="line"><a id="l02281" name="l02281"></a><span class="lineno"> 2281</span>  }</div>
<div class="line"><a id="l02282" name="l02282"></a><span class="lineno"> 2282</span>}</div>
<div class="line"><a id="l02283" name="l02283"></a><span class="lineno"> 2283</span> </div>
<div class="line"><a id="l02284" name="l02284"></a><span class="lineno"> 2284</span> </div>
<div class="line"><a id="l02293" name="l02293"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gaa2837003c28c45abf193fe5e8d27f593"> 2293</a></span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gaa2837003c28c45abf193fe5e8d27f593">__NVIC_GetActive</a>(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l02294" name="l02294"></a><span class="lineno"> 2294</span>{</div>
<div class="line"><a id="l02295" name="l02295"></a><span class="lineno"> 2295</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l02296" name="l02296"></a><span class="lineno"> 2296</span>  {</div>
<div class="line"><a id="l02297" name="l02297"></a><span class="lineno"> 2297</span>    <span class="keywordflow">return</span>((uint32_t)(((<a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IABR[(((uint32_t)IRQn) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div>
<div class="line"><a id="l02298" name="l02298"></a><span class="lineno"> 2298</span>  }</div>
<div class="line"><a id="l02299" name="l02299"></a><span class="lineno"> 2299</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02300" name="l02300"></a><span class="lineno"> 2300</span>  {</div>
<div class="line"><a id="l02301" name="l02301"></a><span class="lineno"> 2301</span>    <span class="keywordflow">return</span>(0U);</div>
<div class="line"><a id="l02302" name="l02302"></a><span class="lineno"> 2302</span>  }</div>
<div class="line"><a id="l02303" name="l02303"></a><span class="lineno"> 2303</span>}</div>
<div class="line"><a id="l02304" name="l02304"></a><span class="lineno"> 2304</span> </div>
<div class="line"><a id="l02305" name="l02305"></a><span class="lineno"> 2305</span> </div>
<div class="line"><a id="l02306" name="l02306"></a><span class="lineno"> 2306</span><span class="preprocessor">#if defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U)</span></div>
<div class="line"><a id="l02315" name="l02315"></a><span class="lineno"> 2315</span>__STATIC_INLINE uint32_t NVIC_GetTargetState(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l02316" name="l02316"></a><span class="lineno"> 2316</span>{</div>
<div class="line"><a id="l02317" name="l02317"></a><span class="lineno"> 2317</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l02318" name="l02318"></a><span class="lineno"> 2318</span>  {</div>
<div class="line"><a id="l02319" name="l02319"></a><span class="lineno"> 2319</span>    <span class="keywordflow">return</span>((uint32_t)(((<a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ITNS[(((uint32_t)IRQn) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div>
<div class="line"><a id="l02320" name="l02320"></a><span class="lineno"> 2320</span>  }</div>
<div class="line"><a id="l02321" name="l02321"></a><span class="lineno"> 2321</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02322" name="l02322"></a><span class="lineno"> 2322</span>  {</div>
<div class="line"><a id="l02323" name="l02323"></a><span class="lineno"> 2323</span>    <span class="keywordflow">return</span>(0U);</div>
<div class="line"><a id="l02324" name="l02324"></a><span class="lineno"> 2324</span>  }</div>
<div class="line"><a id="l02325" name="l02325"></a><span class="lineno"> 2325</span>}</div>
<div class="line"><a id="l02326" name="l02326"></a><span class="lineno"> 2326</span> </div>
<div class="line"><a id="l02327" name="l02327"></a><span class="lineno"> 2327</span> </div>
<div class="line"><a id="l02336" name="l02336"></a><span class="lineno"> 2336</span>__STATIC_INLINE uint32_t NVIC_SetTargetState(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l02337" name="l02337"></a><span class="lineno"> 2337</span>{</div>
<div class="line"><a id="l02338" name="l02338"></a><span class="lineno"> 2338</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l02339" name="l02339"></a><span class="lineno"> 2339</span>  {</div>
<div class="line"><a id="l02340" name="l02340"></a><span class="lineno"> 2340</span>    <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ITNS[(((uint32_t)IRQn) &gt;&gt; 5UL)] |=  ((uint32_t)(1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL)));</div>
<div class="line"><a id="l02341" name="l02341"></a><span class="lineno"> 2341</span>    <span class="keywordflow">return</span>((uint32_t)(((<a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ITNS[(((uint32_t)IRQn) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div>
<div class="line"><a id="l02342" name="l02342"></a><span class="lineno"> 2342</span>  }</div>
<div class="line"><a id="l02343" name="l02343"></a><span class="lineno"> 2343</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02344" name="l02344"></a><span class="lineno"> 2344</span>  {</div>
<div class="line"><a id="l02345" name="l02345"></a><span class="lineno"> 2345</span>    <span class="keywordflow">return</span>(0U);</div>
<div class="line"><a id="l02346" name="l02346"></a><span class="lineno"> 2346</span>  }</div>
<div class="line"><a id="l02347" name="l02347"></a><span class="lineno"> 2347</span>}</div>
<div class="line"><a id="l02348" name="l02348"></a><span class="lineno"> 2348</span> </div>
<div class="line"><a id="l02349" name="l02349"></a><span class="lineno"> 2349</span> </div>
<div class="line"><a id="l02358" name="l02358"></a><span class="lineno"> 2358</span>__STATIC_INLINE uint32_t NVIC_ClearTargetState(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l02359" name="l02359"></a><span class="lineno"> 2359</span>{</div>
<div class="line"><a id="l02360" name="l02360"></a><span class="lineno"> 2360</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l02361" name="l02361"></a><span class="lineno"> 2361</span>  {</div>
<div class="line"><a id="l02362" name="l02362"></a><span class="lineno"> 2362</span>    <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ITNS[(((uint32_t)IRQn) &gt;&gt; 5UL)] &amp;= ~((uint32_t)(1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL)));</div>
<div class="line"><a id="l02363" name="l02363"></a><span class="lineno"> 2363</span>    <span class="keywordflow">return</span>((uint32_t)(((<a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ITNS[(((uint32_t)IRQn) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div>
<div class="line"><a id="l02364" name="l02364"></a><span class="lineno"> 2364</span>  }</div>
<div class="line"><a id="l02365" name="l02365"></a><span class="lineno"> 2365</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02366" name="l02366"></a><span class="lineno"> 2366</span>  {</div>
<div class="line"><a id="l02367" name="l02367"></a><span class="lineno"> 2367</span>    <span class="keywordflow">return</span>(0U);</div>
<div class="line"><a id="l02368" name="l02368"></a><span class="lineno"> 2368</span>  }</div>
<div class="line"><a id="l02369" name="l02369"></a><span class="lineno"> 2369</span>}</div>
<div class="line"><a id="l02370" name="l02370"></a><span class="lineno"> 2370</span><span class="preprocessor">#endif </span><span class="comment">/* defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02371" name="l02371"></a><span class="lineno"> 2371</span> </div>
<div class="line"><a id="l02372" name="l02372"></a><span class="lineno"> 2372</span> </div>
<div class="line"><a id="l02382" name="l02382"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga505338e23563a9c074910fb14e7d45fd"> 2382</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga505338e23563a9c074910fb14e7d45fd">__NVIC_SetPriority</a>(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn, uint32_t priority)</div>
<div class="line"><a id="l02383" name="l02383"></a><span class="lineno"> 2383</span>{</div>
<div class="line"><a id="l02384" name="l02384"></a><span class="lineno"> 2384</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l02385" name="l02385"></a><span class="lineno"> 2385</span>  {</div>
<div class="line"><a id="l02386" name="l02386"></a><span class="lineno"> 2386</span>    <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IPR[((uint32_t)IRQn)]               = (uint8_t)((priority &lt;&lt; (8U - <a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &amp; (uint32_t)0xFFUL);</div>
<div class="line"><a id="l02387" name="l02387"></a><span class="lineno"> 2387</span>  }</div>
<div class="line"><a id="l02388" name="l02388"></a><span class="lineno"> 2388</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02389" name="l02389"></a><span class="lineno"> 2389</span>  {</div>
<div class="line"><a id="l02390" name="l02390"></a><span class="lineno"> 2390</span>    <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SHPR[(((uint32_t)IRQn) &amp; 0xFUL)-4UL] = (uint8_t)((priority &lt;&lt; (8U - <a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &amp; (uint32_t)0xFFUL);</div>
<div class="line"><a id="l02391" name="l02391"></a><span class="lineno"> 2391</span>  }</div>
<div class="line"><a id="l02392" name="l02392"></a><span class="lineno"> 2392</span>}</div>
<div class="line"><a id="l02393" name="l02393"></a><span class="lineno"> 2393</span> </div>
<div class="line"><a id="l02394" name="l02394"></a><span class="lineno"> 2394</span> </div>
<div class="line"><a id="l02404" name="l02404"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gaeb9dc99c8e7700668813144261b0bc73"> 2404</a></span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gaeb9dc99c8e7700668813144261b0bc73">__NVIC_GetPriority</a>(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l02405" name="l02405"></a><span class="lineno"> 2405</span>{</div>
<div class="line"><a id="l02406" name="l02406"></a><span class="lineno"> 2406</span> </div>
<div class="line"><a id="l02407" name="l02407"></a><span class="lineno"> 2407</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l02408" name="l02408"></a><span class="lineno"> 2408</span>  {</div>
<div class="line"><a id="l02409" name="l02409"></a><span class="lineno"> 2409</span>    <span class="keywordflow">return</span>(((uint32_t)<a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IPR[((uint32_t)IRQn)]               &gt;&gt; (8U - <a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)));</div>
<div class="line"><a id="l02410" name="l02410"></a><span class="lineno"> 2410</span>  }</div>
<div class="line"><a id="l02411" name="l02411"></a><span class="lineno"> 2411</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02412" name="l02412"></a><span class="lineno"> 2412</span>  {</div>
<div class="line"><a id="l02413" name="l02413"></a><span class="lineno"> 2413</span>    <span class="keywordflow">return</span>(((uint32_t)<a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SHPR[(((uint32_t)IRQn) &amp; 0xFUL)-4UL] &gt;&gt; (8U - <a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)));</div>
<div class="line"><a id="l02414" name="l02414"></a><span class="lineno"> 2414</span>  }</div>
<div class="line"><a id="l02415" name="l02415"></a><span class="lineno"> 2415</span>}</div>
<div class="line"><a id="l02416" name="l02416"></a><span class="lineno"> 2416</span> </div>
<div class="line"><a id="l02417" name="l02417"></a><span class="lineno"> 2417</span> </div>
<div class="line"><a id="l02429" name="l02429"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gadb94ac5d892b376e4f3555ae0418ebac"> 2429</a></span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gadb94ac5d892b376e4f3555ae0418ebac">NVIC_EncodePriority</a> (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)</div>
<div class="line"><a id="l02430" name="l02430"></a><span class="lineno"> 2430</span>{</div>
<div class="line"><a id="l02431" name="l02431"></a><span class="lineno"> 2431</span>  uint32_t PriorityGroupTmp = (PriorityGroup &amp; (uint32_t)0x07UL);   <span class="comment">/* only values 0..7 are used          */</span></div>
<div class="line"><a id="l02432" name="l02432"></a><span class="lineno"> 2432</span>  uint32_t PreemptPriorityBits;</div>
<div class="line"><a id="l02433" name="l02433"></a><span class="lineno"> 2433</span>  uint32_t SubPriorityBits;</div>
<div class="line"><a id="l02434" name="l02434"></a><span class="lineno"> 2434</span> </div>
<div class="line"><a id="l02435" name="l02435"></a><span class="lineno"> 2435</span>  PreemptPriorityBits = ((7UL - PriorityGroupTmp) &gt; (uint32_t)(<a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) ? (uint32_t)(<a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) : (uint32_t)(7UL - PriorityGroupTmp);</div>
<div class="line"><a id="l02436" name="l02436"></a><span class="lineno"> 2436</span>  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(<a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &lt; (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(<a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>));</div>
<div class="line"><a id="l02437" name="l02437"></a><span class="lineno"> 2437</span> </div>
<div class="line"><a id="l02438" name="l02438"></a><span class="lineno"> 2438</span>  <span class="keywordflow">return</span> (</div>
<div class="line"><a id="l02439" name="l02439"></a><span class="lineno"> 2439</span>           ((PreemptPriority &amp; (uint32_t)((1UL &lt;&lt; (PreemptPriorityBits)) - 1UL)) &lt;&lt; SubPriorityBits) |</div>
<div class="line"><a id="l02440" name="l02440"></a><span class="lineno"> 2440</span>           ((SubPriority     &amp; (uint32_t)((1UL &lt;&lt; (SubPriorityBits    )) - 1UL)))</div>
<div class="line"><a id="l02441" name="l02441"></a><span class="lineno"> 2441</span>         );</div>
<div class="line"><a id="l02442" name="l02442"></a><span class="lineno"> 2442</span>}</div>
<div class="line"><a id="l02443" name="l02443"></a><span class="lineno"> 2443</span> </div>
<div class="line"><a id="l02444" name="l02444"></a><span class="lineno"> 2444</span> </div>
<div class="line"><a id="l02456" name="l02456"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga3387607fd8a1a32cccd77d2ac672dd96"> 2456</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga3387607fd8a1a32cccd77d2ac672dd96">NVIC_DecodePriority</a> (uint32_t Priority, uint32_t PriorityGroup, uint32_t* <span class="keyword">const</span> pPreemptPriority, uint32_t* <span class="keyword">const</span> pSubPriority)</div>
<div class="line"><a id="l02457" name="l02457"></a><span class="lineno"> 2457</span>{</div>
<div class="line"><a id="l02458" name="l02458"></a><span class="lineno"> 2458</span>  uint32_t PriorityGroupTmp = (PriorityGroup &amp; (uint32_t)0x07UL);   <span class="comment">/* only values 0..7 are used          */</span></div>
<div class="line"><a id="l02459" name="l02459"></a><span class="lineno"> 2459</span>  uint32_t PreemptPriorityBits;</div>
<div class="line"><a id="l02460" name="l02460"></a><span class="lineno"> 2460</span>  uint32_t SubPriorityBits;</div>
<div class="line"><a id="l02461" name="l02461"></a><span class="lineno"> 2461</span> </div>
<div class="line"><a id="l02462" name="l02462"></a><span class="lineno"> 2462</span>  PreemptPriorityBits = ((7UL - PriorityGroupTmp) &gt; (uint32_t)(<a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) ? (uint32_t)(<a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) : (uint32_t)(7UL - PriorityGroupTmp);</div>
<div class="line"><a id="l02463" name="l02463"></a><span class="lineno"> 2463</span>  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(<a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &lt; (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(<a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>));</div>
<div class="line"><a id="l02464" name="l02464"></a><span class="lineno"> 2464</span> </div>
<div class="line"><a id="l02465" name="l02465"></a><span class="lineno"> 2465</span>  *pPreemptPriority = (Priority &gt;&gt; SubPriorityBits) &amp; (uint32_t)((1UL &lt;&lt; (PreemptPriorityBits)) - 1UL);</div>
<div class="line"><a id="l02466" name="l02466"></a><span class="lineno"> 2466</span>  *pSubPriority     = (Priority                   ) &amp; (uint32_t)((1UL &lt;&lt; (SubPriorityBits    )) - 1UL);</div>
<div class="line"><a id="l02467" name="l02467"></a><span class="lineno"> 2467</span>}</div>
<div class="line"><a id="l02468" name="l02468"></a><span class="lineno"> 2468</span> </div>
<div class="line"><a id="l02469" name="l02469"></a><span class="lineno"> 2469</span> </div>
<div class="line"><a id="l02479" name="l02479"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga0df355460bc1783d58f9d72ee4884208"> 2479</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga0df355460bc1783d58f9d72ee4884208">__NVIC_SetVector</a>(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn, uint32_t vector)</div>
<div class="line"><a id="l02480" name="l02480"></a><span class="lineno"> 2480</span>{</div>
<div class="line"><a id="l02481" name="l02481"></a><span class="lineno"> 2481</span>  uint32_t *vectors = (uint32_t *)<a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;VTOR;</div>
<div class="line"><a id="l02482" name="l02482"></a><span class="lineno"> 2482</span>  vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;</div>
<div class="line"><a id="l02483" name="l02483"></a><span class="lineno"> 2483</span>  <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><a id="l02484" name="l02484"></a><span class="lineno"> 2484</span>}</div>
<div class="line"><a id="l02485" name="l02485"></a><span class="lineno"> 2485</span> </div>
<div class="line"><a id="l02486" name="l02486"></a><span class="lineno"> 2486</span> </div>
<div class="line"><a id="l02495" name="l02495"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga44b665d2afb708121d9b10c76ff00ee5"> 2495</a></span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga44b665d2afb708121d9b10c76ff00ee5">__NVIC_GetVector</a>(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l02496" name="l02496"></a><span class="lineno"> 2496</span>{</div>
<div class="line"><a id="l02497" name="l02497"></a><span class="lineno"> 2497</span>  uint32_t *vectors = (uint32_t *)<a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;VTOR;</div>
<div class="line"><a id="l02498" name="l02498"></a><span class="lineno"> 2498</span>  <span class="keywordflow">return</span> vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];</div>
<div class="line"><a id="l02499" name="l02499"></a><span class="lineno"> 2499</span>}</div>
<div class="line"><a id="l02500" name="l02500"></a><span class="lineno"> 2500</span> </div>
<div class="line"><a id="l02501" name="l02501"></a><span class="lineno"> 2501</span> </div>
<div class="line"><a id="l02506" name="l02506"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga0d9aa2d30fa54b41eb780c16e35b676c"> 2506</a></span>__NO_RETURN __STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga0d9aa2d30fa54b41eb780c16e35b676c">__NVIC_SystemReset</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02507" name="l02507"></a><span class="lineno"> 2507</span>{</div>
<div class="line"><a id="l02508" name="l02508"></a><span class="lineno"> 2508</span>  <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();                                                          <span class="comment">/* Ensure all outstanding memory accesses included</span></div>
<div class="line"><a id="l02509" name="l02509"></a><span class="lineno"> 2509</span><span class="comment">                                                                       buffered write are completed before reset */</span></div>
<div class="line"><a id="l02510" name="l02510"></a><span class="lineno"> 2510</span>  <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR  = (uint32_t)((0x5FAUL &lt;&lt; <a class="code hl_define" href="group___c_m_s_i_s___s_c_b.html#gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a>)    |</div>
<div class="line"><a id="l02511" name="l02511"></a><span class="lineno"> 2511</span>                           (<a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR &amp; <a class="code hl_define" href="group___c_m_s_i_s___s_c_b.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a>) |</div>
<div class="line"><a id="l02512" name="l02512"></a><span class="lineno"> 2512</span>                            <a class="code hl_define" href="group___c_m_s_i_s___s_c_b.html#gaae1181119559a5bd36e62afa373fa720">SCB_AIRCR_SYSRESETREQ_Msk</a>    );         <span class="comment">/* Keep priority group unchanged */</span></div>
<div class="line"><a id="l02513" name="l02513"></a><span class="lineno"> 2513</span>  <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();                                                          <span class="comment">/* Ensure completion of memory access */</span></div>
<div class="line"><a id="l02514" name="l02514"></a><span class="lineno"> 2514</span> </div>
<div class="line"><a id="l02515" name="l02515"></a><span class="lineno"> 2515</span>  <span class="keywordflow">for</span>(;;)                                                           <span class="comment">/* wait until reset */</span></div>
<div class="line"><a id="l02516" name="l02516"></a><span class="lineno"> 2516</span>  {</div>
<div class="line"><a id="l02517" name="l02517"></a><span class="lineno"> 2517</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#gabd585ddc865fb9b7f2493af1eee1a572">__NOP</a>();</div>
<div class="line"><a id="l02518" name="l02518"></a><span class="lineno"> 2518</span>  }</div>
<div class="line"><a id="l02519" name="l02519"></a><span class="lineno"> 2519</span>}</div>
<div class="line"><a id="l02520" name="l02520"></a><span class="lineno"> 2520</span> </div>
<div class="line"><a id="l02521" name="l02521"></a><span class="lineno"> 2521</span><span class="preprocessor">#if defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U)</span></div>
<div class="line"><a id="l02531" name="l02531"></a><span class="lineno"> 2531</span>__STATIC_INLINE <span class="keywordtype">void</span> TZ_NVIC_SetPriorityGrouping_NS(uint32_t PriorityGroup)</div>
<div class="line"><a id="l02532" name="l02532"></a><span class="lineno"> 2532</span>{</div>
<div class="line"><a id="l02533" name="l02533"></a><span class="lineno"> 2533</span>  uint32_t reg_value;</div>
<div class="line"><a id="l02534" name="l02534"></a><span class="lineno"> 2534</span>  uint32_t PriorityGroupTmp = (PriorityGroup &amp; (uint32_t)0x07UL);             <span class="comment">/* only values 0..7 are used          */</span></div>
<div class="line"><a id="l02535" name="l02535"></a><span class="lineno"> 2535</span> </div>
<div class="line"><a id="l02536" name="l02536"></a><span class="lineno"> 2536</span>  reg_value  =  SCB_NS-&gt;AIRCR;                                                   <span class="comment">/* read old register configuration    */</span></div>
<div class="line"><a id="l02537" name="l02537"></a><span class="lineno"> 2537</span>  reg_value &amp;= ~((uint32_t)(<a class="code hl_define" href="group___c_m_s_i_s___s_c_b.html#ga90c7cf0c490e7ae55f9503a7fda1dd22">SCB_AIRCR_VECTKEY_Msk</a> | <a class="code hl_define" href="group___c_m_s_i_s___s_c_b.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a>));             <span class="comment">/* clear bits to change               */</span></div>
<div class="line"><a id="l02538" name="l02538"></a><span class="lineno"> 2538</span>  reg_value  =  (reg_value                                   |</div>
<div class="line"><a id="l02539" name="l02539"></a><span class="lineno"> 2539</span>                ((uint32_t)0x5FAUL &lt;&lt; <a class="code hl_define" href="group___c_m_s_i_s___s_c_b.html#gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a>) |</div>
<div class="line"><a id="l02540" name="l02540"></a><span class="lineno"> 2540</span>                (PriorityGroupTmp &lt;&lt; 8U)                      );              <span class="comment">/* Insert write key and priorty group */</span></div>
<div class="line"><a id="l02541" name="l02541"></a><span class="lineno"> 2541</span>  SCB_NS-&gt;AIRCR =  reg_value;</div>
<div class="line"><a id="l02542" name="l02542"></a><span class="lineno"> 2542</span>}</div>
<div class="line"><a id="l02543" name="l02543"></a><span class="lineno"> 2543</span> </div>
<div class="line"><a id="l02544" name="l02544"></a><span class="lineno"> 2544</span> </div>
<div class="line"><a id="l02550" name="l02550"></a><span class="lineno"> 2550</span>__STATIC_INLINE uint32_t TZ_NVIC_GetPriorityGrouping_NS(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02551" name="l02551"></a><span class="lineno"> 2551</span>{</div>
<div class="line"><a id="l02552" name="l02552"></a><span class="lineno"> 2552</span>  <span class="keywordflow">return</span> ((uint32_t)((SCB_NS-&gt;AIRCR &amp; <a class="code hl_define" href="group___c_m_s_i_s___s_c_b.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a>) &gt;&gt; <a class="code hl_define" href="group___c_m_s_i_s___s_c_b.html#gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</a>));</div>
<div class="line"><a id="l02553" name="l02553"></a><span class="lineno"> 2553</span>}</div>
<div class="line"><a id="l02554" name="l02554"></a><span class="lineno"> 2554</span> </div>
<div class="line"><a id="l02555" name="l02555"></a><span class="lineno"> 2555</span> </div>
<div class="line"><a id="l02562" name="l02562"></a><span class="lineno"> 2562</span>__STATIC_INLINE <span class="keywordtype">void</span> TZ_NVIC_EnableIRQ_NS(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l02563" name="l02563"></a><span class="lineno"> 2563</span>{</div>
<div class="line"><a id="l02564" name="l02564"></a><span class="lineno"> 2564</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l02565" name="l02565"></a><span class="lineno"> 2565</span>  {</div>
<div class="line"><a id="l02566" name="l02566"></a><span class="lineno"> 2566</span>    NVIC_NS-&gt;ISER[(((uint32_t)IRQn) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL));</div>
<div class="line"><a id="l02567" name="l02567"></a><span class="lineno"> 2567</span>  }</div>
<div class="line"><a id="l02568" name="l02568"></a><span class="lineno"> 2568</span>}</div>
<div class="line"><a id="l02569" name="l02569"></a><span class="lineno"> 2569</span> </div>
<div class="line"><a id="l02570" name="l02570"></a><span class="lineno"> 2570</span> </div>
<div class="line"><a id="l02579" name="l02579"></a><span class="lineno"> 2579</span>__STATIC_INLINE uint32_t TZ_NVIC_GetEnableIRQ_NS(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l02580" name="l02580"></a><span class="lineno"> 2580</span>{</div>
<div class="line"><a id="l02581" name="l02581"></a><span class="lineno"> 2581</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l02582" name="l02582"></a><span class="lineno"> 2582</span>  {</div>
<div class="line"><a id="l02583" name="l02583"></a><span class="lineno"> 2583</span>    <span class="keywordflow">return</span>((uint32_t)(((NVIC_NS-&gt;ISER[(((uint32_t)IRQn) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div>
<div class="line"><a id="l02584" name="l02584"></a><span class="lineno"> 2584</span>  }</div>
<div class="line"><a id="l02585" name="l02585"></a><span class="lineno"> 2585</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02586" name="l02586"></a><span class="lineno"> 2586</span>  {</div>
<div class="line"><a id="l02587" name="l02587"></a><span class="lineno"> 2587</span>    <span class="keywordflow">return</span>(0U);</div>
<div class="line"><a id="l02588" name="l02588"></a><span class="lineno"> 2588</span>  }</div>
<div class="line"><a id="l02589" name="l02589"></a><span class="lineno"> 2589</span>}</div>
<div class="line"><a id="l02590" name="l02590"></a><span class="lineno"> 2590</span> </div>
<div class="line"><a id="l02591" name="l02591"></a><span class="lineno"> 2591</span> </div>
<div class="line"><a id="l02598" name="l02598"></a><span class="lineno"> 2598</span>__STATIC_INLINE <span class="keywordtype">void</span> TZ_NVIC_DisableIRQ_NS(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l02599" name="l02599"></a><span class="lineno"> 2599</span>{</div>
<div class="line"><a id="l02600" name="l02600"></a><span class="lineno"> 2600</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l02601" name="l02601"></a><span class="lineno"> 2601</span>  {</div>
<div class="line"><a id="l02602" name="l02602"></a><span class="lineno"> 2602</span>    NVIC_NS-&gt;ICER[(((uint32_t)IRQn) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL));</div>
<div class="line"><a id="l02603" name="l02603"></a><span class="lineno"> 2603</span>  }</div>
<div class="line"><a id="l02604" name="l02604"></a><span class="lineno"> 2604</span>}</div>
<div class="line"><a id="l02605" name="l02605"></a><span class="lineno"> 2605</span> </div>
<div class="line"><a id="l02606" name="l02606"></a><span class="lineno"> 2606</span> </div>
<div class="line"><a id="l02615" name="l02615"></a><span class="lineno"> 2615</span>__STATIC_INLINE uint32_t TZ_NVIC_GetPendingIRQ_NS(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l02616" name="l02616"></a><span class="lineno"> 2616</span>{</div>
<div class="line"><a id="l02617" name="l02617"></a><span class="lineno"> 2617</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l02618" name="l02618"></a><span class="lineno"> 2618</span>  {</div>
<div class="line"><a id="l02619" name="l02619"></a><span class="lineno"> 2619</span>    <span class="keywordflow">return</span>((uint32_t)(((NVIC_NS-&gt;ISPR[(((uint32_t)IRQn) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div>
<div class="line"><a id="l02620" name="l02620"></a><span class="lineno"> 2620</span>  }</div>
<div class="line"><a id="l02621" name="l02621"></a><span class="lineno"> 2621</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02622" name="l02622"></a><span class="lineno"> 2622</span>  {</div>
<div class="line"><a id="l02623" name="l02623"></a><span class="lineno"> 2623</span>    <span class="keywordflow">return</span>(0U);</div>
<div class="line"><a id="l02624" name="l02624"></a><span class="lineno"> 2624</span>  }</div>
<div class="line"><a id="l02625" name="l02625"></a><span class="lineno"> 2625</span>}</div>
<div class="line"><a id="l02626" name="l02626"></a><span class="lineno"> 2626</span> </div>
<div class="line"><a id="l02627" name="l02627"></a><span class="lineno"> 2627</span> </div>
<div class="line"><a id="l02634" name="l02634"></a><span class="lineno"> 2634</span>__STATIC_INLINE <span class="keywordtype">void</span> TZ_NVIC_SetPendingIRQ_NS(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l02635" name="l02635"></a><span class="lineno"> 2635</span>{</div>
<div class="line"><a id="l02636" name="l02636"></a><span class="lineno"> 2636</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l02637" name="l02637"></a><span class="lineno"> 2637</span>  {</div>
<div class="line"><a id="l02638" name="l02638"></a><span class="lineno"> 2638</span>    NVIC_NS-&gt;ISPR[(((uint32_t)IRQn) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL));</div>
<div class="line"><a id="l02639" name="l02639"></a><span class="lineno"> 2639</span>  }</div>
<div class="line"><a id="l02640" name="l02640"></a><span class="lineno"> 2640</span>}</div>
<div class="line"><a id="l02641" name="l02641"></a><span class="lineno"> 2641</span> </div>
<div class="line"><a id="l02642" name="l02642"></a><span class="lineno"> 2642</span> </div>
<div class="line"><a id="l02649" name="l02649"></a><span class="lineno"> 2649</span>__STATIC_INLINE <span class="keywordtype">void</span> TZ_NVIC_ClearPendingIRQ_NS(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l02650" name="l02650"></a><span class="lineno"> 2650</span>{</div>
<div class="line"><a id="l02651" name="l02651"></a><span class="lineno"> 2651</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l02652" name="l02652"></a><span class="lineno"> 2652</span>  {</div>
<div class="line"><a id="l02653" name="l02653"></a><span class="lineno"> 2653</span>    NVIC_NS-&gt;ICPR[(((uint32_t)IRQn) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL));</div>
<div class="line"><a id="l02654" name="l02654"></a><span class="lineno"> 2654</span>  }</div>
<div class="line"><a id="l02655" name="l02655"></a><span class="lineno"> 2655</span>}</div>
<div class="line"><a id="l02656" name="l02656"></a><span class="lineno"> 2656</span> </div>
<div class="line"><a id="l02657" name="l02657"></a><span class="lineno"> 2657</span> </div>
<div class="line"><a id="l02666" name="l02666"></a><span class="lineno"> 2666</span>__STATIC_INLINE uint32_t TZ_NVIC_GetActive_NS(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l02667" name="l02667"></a><span class="lineno"> 2667</span>{</div>
<div class="line"><a id="l02668" name="l02668"></a><span class="lineno"> 2668</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l02669" name="l02669"></a><span class="lineno"> 2669</span>  {</div>
<div class="line"><a id="l02670" name="l02670"></a><span class="lineno"> 2670</span>    <span class="keywordflow">return</span>((uint32_t)(((NVIC_NS-&gt;IABR[(((uint32_t)IRQn) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div>
<div class="line"><a id="l02671" name="l02671"></a><span class="lineno"> 2671</span>  }</div>
<div class="line"><a id="l02672" name="l02672"></a><span class="lineno"> 2672</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02673" name="l02673"></a><span class="lineno"> 2673</span>  {</div>
<div class="line"><a id="l02674" name="l02674"></a><span class="lineno"> 2674</span>    <span class="keywordflow">return</span>(0U);</div>
<div class="line"><a id="l02675" name="l02675"></a><span class="lineno"> 2675</span>  }</div>
<div class="line"><a id="l02676" name="l02676"></a><span class="lineno"> 2676</span>}</div>
<div class="line"><a id="l02677" name="l02677"></a><span class="lineno"> 2677</span> </div>
<div class="line"><a id="l02678" name="l02678"></a><span class="lineno"> 2678</span> </div>
<div class="line"><a id="l02688" name="l02688"></a><span class="lineno"> 2688</span>__STATIC_INLINE <span class="keywordtype">void</span> TZ_NVIC_SetPriority_NS(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn, uint32_t priority)</div>
<div class="line"><a id="l02689" name="l02689"></a><span class="lineno"> 2689</span>{</div>
<div class="line"><a id="l02690" name="l02690"></a><span class="lineno"> 2690</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l02691" name="l02691"></a><span class="lineno"> 2691</span>  {</div>
<div class="line"><a id="l02692" name="l02692"></a><span class="lineno"> 2692</span>    NVIC_NS-&gt;IPR[((uint32_t)IRQn)]               = (uint8_t)((priority &lt;&lt; (8U - <a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &amp; (uint32_t)0xFFUL);</div>
<div class="line"><a id="l02693" name="l02693"></a><span class="lineno"> 2693</span>  }</div>
<div class="line"><a id="l02694" name="l02694"></a><span class="lineno"> 2694</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02695" name="l02695"></a><span class="lineno"> 2695</span>  {</div>
<div class="line"><a id="l02696" name="l02696"></a><span class="lineno"> 2696</span>    SCB_NS-&gt;SHPR[(((uint32_t)IRQn) &amp; 0xFUL)-4UL] = (uint8_t)((priority &lt;&lt; (8U - <a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &amp; (uint32_t)0xFFUL);</div>
<div class="line"><a id="l02697" name="l02697"></a><span class="lineno"> 2697</span>  }</div>
<div class="line"><a id="l02698" name="l02698"></a><span class="lineno"> 2698</span>}</div>
<div class="line"><a id="l02699" name="l02699"></a><span class="lineno"> 2699</span> </div>
<div class="line"><a id="l02700" name="l02700"></a><span class="lineno"> 2700</span> </div>
<div class="line"><a id="l02709" name="l02709"></a><span class="lineno"> 2709</span>__STATIC_INLINE uint32_t TZ_NVIC_GetPriority_NS(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l02710" name="l02710"></a><span class="lineno"> 2710</span>{</div>
<div class="line"><a id="l02711" name="l02711"></a><span class="lineno"> 2711</span> </div>
<div class="line"><a id="l02712" name="l02712"></a><span class="lineno"> 2712</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l02713" name="l02713"></a><span class="lineno"> 2713</span>  {</div>
<div class="line"><a id="l02714" name="l02714"></a><span class="lineno"> 2714</span>    <span class="keywordflow">return</span>(((uint32_t)NVIC_NS-&gt;IPR[((uint32_t)IRQn)]               &gt;&gt; (8U - <a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)));</div>
<div class="line"><a id="l02715" name="l02715"></a><span class="lineno"> 2715</span>  }</div>
<div class="line"><a id="l02716" name="l02716"></a><span class="lineno"> 2716</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02717" name="l02717"></a><span class="lineno"> 2717</span>  {</div>
<div class="line"><a id="l02718" name="l02718"></a><span class="lineno"> 2718</span>    <span class="keywordflow">return</span>(((uint32_t)SCB_NS-&gt;SHPR[(((uint32_t)IRQn) &amp; 0xFUL)-4UL] &gt;&gt; (8U - <a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)));</div>
<div class="line"><a id="l02719" name="l02719"></a><span class="lineno"> 2719</span>  }</div>
<div class="line"><a id="l02720" name="l02720"></a><span class="lineno"> 2720</span>}</div>
<div class="line"><a id="l02721" name="l02721"></a><span class="lineno"> 2721</span><span class="preprocessor">#endif </span><span class="comment">/*  defined (__ARM_FEATURE_CMSE) &amp;&amp;(__ARM_FEATURE_CMSE == 3U) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02722" name="l02722"></a><span class="lineno"> 2722</span> </div>
<div class="line"><a id="l02725" name="l02725"></a><span class="lineno"> 2725</span><span class="comment">/* ##########################  MPU functions  #################################### */</span></div>
<div class="line"><a id="l02726" name="l02726"></a><span class="lineno"> 2726</span> </div>
<div class="line"><a id="l02727" name="l02727"></a><span class="lineno"> 2727</span><span class="preprocessor">#if defined (__MPU_PRESENT) &amp;&amp; (__MPU_PRESENT == 1U)</span></div>
<div class="line"><a id="l02728" name="l02728"></a><span class="lineno"> 2728</span> </div>
<div class="line"><a id="l02729" name="l02729"></a><span class="lineno"> 2729</span><span class="preprocessor">#include &quot;mpu_armv8.h&quot;</span></div>
<div class="line"><a id="l02730" name="l02730"></a><span class="lineno"> 2730</span> </div>
<div class="line"><a id="l02731" name="l02731"></a><span class="lineno"> 2731</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l02732" name="l02732"></a><span class="lineno"> 2732</span> </div>
<div class="line"><a id="l02733" name="l02733"></a><span class="lineno"> 2733</span><span class="comment">/* ##########################  FPU functions  #################################### */</span></div>
<div class="line"><a id="l02749" name="l02749"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga6bcad99ce80a0e7e4ddc6f2379081756"> 2749</a></span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga6bcad99ce80a0e7e4ddc6f2379081756">SCB_GetFPUType</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02750" name="l02750"></a><span class="lineno"> 2750</span>{</div>
<div class="line"><a id="l02751" name="l02751"></a><span class="lineno"> 2751</span>  uint32_t mvfr0;</div>
<div class="line"><a id="l02752" name="l02752"></a><span class="lineno"> 2752</span> </div>
<div class="line"><a id="l02753" name="l02753"></a><span class="lineno"> 2753</span>  mvfr0 = <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gabc7c93f2594e85ece1e1a24f10591428">FPU</a>-&gt;MVFR0;</div>
<div class="line"><a id="l02754" name="l02754"></a><span class="lineno"> 2754</span>  <span class="keywordflow">if</span>      ((mvfr0 &amp; (<a class="code hl_define" href="group___c_m_s_i_s___f_p_u.html#ga95008f205c9d25e4ffebdbdc50d5ae44">FPU_MVFR0_Single_precision_Msk</a> | <a class="code hl_define" href="group___c_m_s_i_s___f_p_u.html#ga3f2c8c6c759ffe70f548a165602ea901">FPU_MVFR0_Double_precision_Msk</a>)) == 0x220U)</div>
<div class="line"><a id="l02755" name="l02755"></a><span class="lineno"> 2755</span>  {</div>
<div class="line"><a id="l02756" name="l02756"></a><span class="lineno"> 2756</span>    <span class="keywordflow">return</span> 2U;           <span class="comment">/* Double + Single precision FPU */</span></div>
<div class="line"><a id="l02757" name="l02757"></a><span class="lineno"> 2757</span>  }</div>
<div class="line"><a id="l02758" name="l02758"></a><span class="lineno"> 2758</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((mvfr0 &amp; (<a class="code hl_define" href="group___c_m_s_i_s___f_p_u.html#ga95008f205c9d25e4ffebdbdc50d5ae44">FPU_MVFR0_Single_precision_Msk</a> | <a class="code hl_define" href="group___c_m_s_i_s___f_p_u.html#ga3f2c8c6c759ffe70f548a165602ea901">FPU_MVFR0_Double_precision_Msk</a>)) == 0x020U)</div>
<div class="line"><a id="l02759" name="l02759"></a><span class="lineno"> 2759</span>  {</div>
<div class="line"><a id="l02760" name="l02760"></a><span class="lineno"> 2760</span>    <span class="keywordflow">return</span> 1U;           <span class="comment">/* Single precision FPU */</span></div>
<div class="line"><a id="l02761" name="l02761"></a><span class="lineno"> 2761</span>  }</div>
<div class="line"><a id="l02762" name="l02762"></a><span class="lineno"> 2762</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02763" name="l02763"></a><span class="lineno"> 2763</span>  {</div>
<div class="line"><a id="l02764" name="l02764"></a><span class="lineno"> 2764</span>    <span class="keywordflow">return</span> 0U;           <span class="comment">/* No FPU */</span></div>
<div class="line"><a id="l02765" name="l02765"></a><span class="lineno"> 2765</span>  }</div>
<div class="line"><a id="l02766" name="l02766"></a><span class="lineno"> 2766</span>}</div>
<div class="line"><a id="l02767" name="l02767"></a><span class="lineno"> 2767</span> </div>
<div class="line"><a id="l02768" name="l02768"></a><span class="lineno"> 2768</span> </div>
<div class="line"><a id="l02773" name="l02773"></a><span class="lineno"> 2773</span><span class="comment">/* ##########################   SAU functions  #################################### */</span></div>
<div class="line"><a id="l02781" name="l02781"></a><span class="lineno"> 2781</span><span class="preprocessor">#if defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U)</span></div>
<div class="line"><a id="l02782" name="l02782"></a><span class="lineno"> 2782</span> </div>
<div class="line"><a id="l02787" name="l02787"></a><span class="lineno"> 2787</span>__STATIC_INLINE <span class="keywordtype">void</span> TZ_SAU_Enable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02788" name="l02788"></a><span class="lineno"> 2788</span>{</div>
<div class="line"><a id="l02789" name="l02789"></a><span class="lineno"> 2789</span>    SAU-&gt;CTRL |=  (SAU_CTRL_ENABLE_Msk);</div>
<div class="line"><a id="l02790" name="l02790"></a><span class="lineno"> 2790</span>}</div>
<div class="line"><a id="l02791" name="l02791"></a><span class="lineno"> 2791</span> </div>
<div class="line"><a id="l02792" name="l02792"></a><span class="lineno"> 2792</span> </div>
<div class="line"><a id="l02793" name="l02793"></a><span class="lineno"> 2793</span> </div>
<div class="line"><a id="l02798" name="l02798"></a><span class="lineno"> 2798</span>__STATIC_INLINE <span class="keywordtype">void</span> TZ_SAU_Disable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02799" name="l02799"></a><span class="lineno"> 2799</span>{</div>
<div class="line"><a id="l02800" name="l02800"></a><span class="lineno"> 2800</span>    SAU-&gt;CTRL &amp;= ~(SAU_CTRL_ENABLE_Msk);</div>
<div class="line"><a id="l02801" name="l02801"></a><span class="lineno"> 2801</span>}</div>
<div class="line"><a id="l02802" name="l02802"></a><span class="lineno"> 2802</span> </div>
<div class="line"><a id="l02803" name="l02803"></a><span class="lineno"> 2803</span><span class="preprocessor">#endif </span><span class="comment">/* defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02804" name="l02804"></a><span class="lineno"> 2804</span> </div>
<div class="line"><a id="l02810" name="l02810"></a><span class="lineno"> 2810</span><span class="comment">/* ##################################    SysTick function  ############################################ */</span></div>
<div class="line"><a id="l02818" name="l02818"></a><span class="lineno"> 2818</span><span class="preprocessor">#if defined (__Vendor_SysTickConfig) &amp;&amp; (__Vendor_SysTickConfig == 0U)</span></div>
<div class="line"><a id="l02819" name="l02819"></a><span class="lineno"> 2819</span> </div>
<div class="line"><a id="l02831" name="l02831"></a><span class="lineno"> 2831</span>__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)</div>
<div class="line"><a id="l02832" name="l02832"></a><span class="lineno"> 2832</span>{</div>
<div class="line"><a id="l02833" name="l02833"></a><span class="lineno"> 2833</span>  <span class="keywordflow">if</span> ((ticks - 1UL) &gt; <a class="code hl_define" href="group___c_m_s_i_s___sys_tick.html#ga265912a7962f0e1abd170336e579b1b1">SysTick_LOAD_RELOAD_Msk</a>)</div>
<div class="line"><a id="l02834" name="l02834"></a><span class="lineno"> 2834</span>  {</div>
<div class="line"><a id="l02835" name="l02835"></a><span class="lineno"> 2835</span>    <span class="keywordflow">return</span> (1UL);                                                   <span class="comment">/* Reload value impossible */</span></div>
<div class="line"><a id="l02836" name="l02836"></a><span class="lineno"> 2836</span>  }</div>
<div class="line"><a id="l02837" name="l02837"></a><span class="lineno"> 2837</span> </div>
<div class="line"><a id="l02838" name="l02838"></a><span class="lineno"> 2838</span>  <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;LOAD  = (uint32_t)(ticks - 1UL);                         <span class="comment">/* set reload register */</span></div>
<div class="line"><a id="l02839" name="l02839"></a><span class="lineno"> 2839</span>  NVIC_SetPriority (<a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>, (1UL &lt;&lt; <a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) - 1UL); <span class="comment">/* set Priority for Systick Interrupt */</span></div>
<div class="line"><a id="l02840" name="l02840"></a><span class="lineno"> 2840</span>  <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;VAL   = 0UL;                                             <span class="comment">/* Load the SysTick Counter Value */</span></div>
<div class="line"><a id="l02841" name="l02841"></a><span class="lineno"> 2841</span>  <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;CTRL  = <a class="code hl_define" href="group___c_m_s_i_s___sys_tick.html#gaa41d06039797423a46596bd313d57373">SysTick_CTRL_CLKSOURCE_Msk</a> |</div>
<div class="line"><a id="l02842" name="l02842"></a><span class="lineno"> 2842</span>                   <a class="code hl_define" href="group___c_m_s_i_s___sys_tick.html#ga95bb984266ca764024836a870238a027">SysTick_CTRL_TICKINT_Msk</a>   |</div>
<div class="line"><a id="l02843" name="l02843"></a><span class="lineno"> 2843</span>                   <a class="code hl_define" href="group___c_m_s_i_s___sys_tick.html#ga16c9fee0ed0235524bdeb38af328fd1f">SysTick_CTRL_ENABLE_Msk</a>;                         <span class="comment">/* Enable SysTick IRQ and SysTick Timer */</span></div>
<div class="line"><a id="l02844" name="l02844"></a><span class="lineno"> 2844</span>  <span class="keywordflow">return</span> (0UL);                                                     <span class="comment">/* Function successful */</span></div>
<div class="line"><a id="l02845" name="l02845"></a><span class="lineno"> 2845</span>}</div>
<div class="line"><a id="l02846" name="l02846"></a><span class="lineno"> 2846</span> </div>
<div class="line"><a id="l02847" name="l02847"></a><span class="lineno"> 2847</span><span class="preprocessor">#if defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U)</span></div>
<div class="line"><a id="l02860" name="l02860"></a><span class="lineno"> 2860</span>__STATIC_INLINE uint32_t TZ_SysTick_Config_NS(uint32_t ticks)</div>
<div class="line"><a id="l02861" name="l02861"></a><span class="lineno"> 2861</span>{</div>
<div class="line"><a id="l02862" name="l02862"></a><span class="lineno"> 2862</span>  <span class="keywordflow">if</span> ((ticks - 1UL) &gt; <a class="code hl_define" href="group___c_m_s_i_s___sys_tick.html#ga265912a7962f0e1abd170336e579b1b1">SysTick_LOAD_RELOAD_Msk</a>)</div>
<div class="line"><a id="l02863" name="l02863"></a><span class="lineno"> 2863</span>  {</div>
<div class="line"><a id="l02864" name="l02864"></a><span class="lineno"> 2864</span>    <span class="keywordflow">return</span> (1UL);                                                         <span class="comment">/* Reload value impossible */</span></div>
<div class="line"><a id="l02865" name="l02865"></a><span class="lineno"> 2865</span>  }</div>
<div class="line"><a id="l02866" name="l02866"></a><span class="lineno"> 2866</span> </div>
<div class="line"><a id="l02867" name="l02867"></a><span class="lineno"> 2867</span>  SysTick_NS-&gt;LOAD  = (uint32_t)(ticks - 1UL);                            <span class="comment">/* set reload register */</span></div>
<div class="line"><a id="l02868" name="l02868"></a><span class="lineno"> 2868</span>  TZ_NVIC_SetPriority_NS (<a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>, (1UL &lt;&lt; <a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) - 1UL); <span class="comment">/* set Priority for Systick Interrupt */</span></div>
<div class="line"><a id="l02869" name="l02869"></a><span class="lineno"> 2869</span>  SysTick_NS-&gt;VAL   = 0UL;                                                <span class="comment">/* Load the SysTick Counter Value */</span></div>
<div class="line"><a id="l02870" name="l02870"></a><span class="lineno"> 2870</span>  SysTick_NS-&gt;CTRL  = <a class="code hl_define" href="group___c_m_s_i_s___sys_tick.html#gaa41d06039797423a46596bd313d57373">SysTick_CTRL_CLKSOURCE_Msk</a> |</div>
<div class="line"><a id="l02871" name="l02871"></a><span class="lineno"> 2871</span>                      <a class="code hl_define" href="group___c_m_s_i_s___sys_tick.html#ga95bb984266ca764024836a870238a027">SysTick_CTRL_TICKINT_Msk</a>   |</div>
<div class="line"><a id="l02872" name="l02872"></a><span class="lineno"> 2872</span>                      <a class="code hl_define" href="group___c_m_s_i_s___sys_tick.html#ga16c9fee0ed0235524bdeb38af328fd1f">SysTick_CTRL_ENABLE_Msk</a>;                            <span class="comment">/* Enable SysTick IRQ and SysTick Timer */</span></div>
<div class="line"><a id="l02873" name="l02873"></a><span class="lineno"> 2873</span>  <span class="keywordflow">return</span> (0UL);                                                           <span class="comment">/* Function successful */</span></div>
<div class="line"><a id="l02874" name="l02874"></a><span class="lineno"> 2874</span>}</div>
<div class="line"><a id="l02875" name="l02875"></a><span class="lineno"> 2875</span><span class="preprocessor">#endif </span><span class="comment">/* defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02876" name="l02876"></a><span class="lineno"> 2876</span> </div>
<div class="line"><a id="l02877" name="l02877"></a><span class="lineno"> 2877</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l02878" name="l02878"></a><span class="lineno"> 2878</span> </div>
<div class="line"><a id="l02883" name="l02883"></a><span class="lineno"> 2883</span><span class="comment">/* ##################################### Debug In/Output function ########################################### */</span></div>
<div class="line"><a id="l02891" name="l02891"></a><span class="lineno"> 2891</span><span class="keyword">extern</span> <span class="keyword">volatile</span> int32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a>;                              </div>
<div class="line"><a id="l02892" name="l02892"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gaa822cb398ee022b59e9e6c5d7bbb228a"> 2892</a></span><span class="preprocessor">#define                 ITM_RXBUFFER_EMPTY  ((int32_t)0x5AA55AA5U) </span></div>
<div class="line"><a id="l02903" name="l02903"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gac90a497bd64286b84552c2c553d3419e"> 2903</a></span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___c_m_s_i_s__core___debug_functions.html#gac90a497bd64286b84552c2c553d3419e">ITM_SendChar</a> (uint32_t ch)</div>
<div class="line"><a id="l02904" name="l02904"></a><span class="lineno"> 2904</span>{</div>
<div class="line"><a id="l02905" name="l02905"></a><span class="lineno"> 2905</span>  <span class="keywordflow">if</span> (((<a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;TCR &amp; <a class="code hl_define" href="group___c_m_s_i_s___i_t_m.html#ga7dd53e3bff24ac09d94e61cb595cb2d9">ITM_TCR_ITMENA_Msk</a>) != 0UL) &amp;&amp;      <span class="comment">/* ITM enabled */</span></div>
<div class="line"><a id="l02906" name="l02906"></a><span class="lineno"> 2906</span>      ((<a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;TER &amp; 1UL               ) != 0UL)   )     <span class="comment">/* ITM Port #0 enabled */</span></div>
<div class="line"><a id="l02907" name="l02907"></a><span class="lineno"> 2907</span>  {</div>
<div class="line"><a id="l02908" name="l02908"></a><span class="lineno"> 2908</span>    <span class="keywordflow">while</span> (<a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;PORT[0U].u32 == 0UL)</div>
<div class="line"><a id="l02909" name="l02909"></a><span class="lineno"> 2909</span>    {</div>
<div class="line"><a id="l02910" name="l02910"></a><span class="lineno"> 2910</span>      <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#gabd585ddc865fb9b7f2493af1eee1a572">__NOP</a>();</div>
<div class="line"><a id="l02911" name="l02911"></a><span class="lineno"> 2911</span>    }</div>
<div class="line"><a id="l02912" name="l02912"></a><span class="lineno"> 2912</span>    <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;PORT[0U].u8 = (uint8_t)ch;</div>
<div class="line"><a id="l02913" name="l02913"></a><span class="lineno"> 2913</span>  }</div>
<div class="line"><a id="l02914" name="l02914"></a><span class="lineno"> 2914</span>  <span class="keywordflow">return</span> (ch);</div>
<div class="line"><a id="l02915" name="l02915"></a><span class="lineno"> 2915</span>}</div>
<div class="line"><a id="l02916" name="l02916"></a><span class="lineno"> 2916</span> </div>
<div class="line"><a id="l02917" name="l02917"></a><span class="lineno"> 2917</span> </div>
<div class="line"><a id="l02924" name="l02924"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gac3ee2c30a1ac4ed34c8a866a17decd53"> 2924</a></span>__STATIC_INLINE int32_t <a class="code hl_function" href="group___c_m_s_i_s__core___debug_functions.html#gac3ee2c30a1ac4ed34c8a866a17decd53">ITM_ReceiveChar</a> (<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02925" name="l02925"></a><span class="lineno"> 2925</span>{</div>
<div class="line"><a id="l02926" name="l02926"></a><span class="lineno"> 2926</span>  int32_t ch = -1;                           <span class="comment">/* no character available */</span></div>
<div class="line"><a id="l02927" name="l02927"></a><span class="lineno"> 2927</span> </div>
<div class="line"><a id="l02928" name="l02928"></a><span class="lineno"> 2928</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a> != <a class="code hl_define" href="group___c_m_s_i_s__core___debug_functions.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a>)</div>
<div class="line"><a id="l02929" name="l02929"></a><span class="lineno"> 2929</span>  {</div>
<div class="line"><a id="l02930" name="l02930"></a><span class="lineno"> 2930</span>    ch = <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a>;</div>
<div class="line"><a id="l02931" name="l02931"></a><span class="lineno"> 2931</span>    <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a> = <a class="code hl_define" href="group___c_m_s_i_s__core___debug_functions.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a>;       <span class="comment">/* ready for next character */</span></div>
<div class="line"><a id="l02932" name="l02932"></a><span class="lineno"> 2932</span>  }</div>
<div class="line"><a id="l02933" name="l02933"></a><span class="lineno"> 2933</span> </div>
<div class="line"><a id="l02934" name="l02934"></a><span class="lineno"> 2934</span>  <span class="keywordflow">return</span> (ch);</div>
<div class="line"><a id="l02935" name="l02935"></a><span class="lineno"> 2935</span>}</div>
<div class="line"><a id="l02936" name="l02936"></a><span class="lineno"> 2936</span> </div>
<div class="line"><a id="l02937" name="l02937"></a><span class="lineno"> 2937</span> </div>
<div class="line"><a id="l02944" name="l02944"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gae61ce9ca5917735325cd93b0fb21dd29"> 2944</a></span>__STATIC_INLINE int32_t <a class="code hl_function" href="group___c_m_s_i_s__core___debug_functions.html#gae61ce9ca5917735325cd93b0fb21dd29">ITM_CheckChar</a> (<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02945" name="l02945"></a><span class="lineno"> 2945</span>{</div>
<div class="line"><a id="l02946" name="l02946"></a><span class="lineno"> 2946</span> </div>
<div class="line"><a id="l02947" name="l02947"></a><span class="lineno"> 2947</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a> == <a class="code hl_define" href="group___c_m_s_i_s__core___debug_functions.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a>)</div>
<div class="line"><a id="l02948" name="l02948"></a><span class="lineno"> 2948</span>  {</div>
<div class="line"><a id="l02949" name="l02949"></a><span class="lineno"> 2949</span>    <span class="keywordflow">return</span> (0);                              <span class="comment">/* no character available */</span></div>
<div class="line"><a id="l02950" name="l02950"></a><span class="lineno"> 2950</span>  }</div>
<div class="line"><a id="l02951" name="l02951"></a><span class="lineno"> 2951</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02952" name="l02952"></a><span class="lineno"> 2952</span>  {</div>
<div class="line"><a id="l02953" name="l02953"></a><span class="lineno"> 2953</span>    <span class="keywordflow">return</span> (1);                              <span class="comment">/*    character available */</span></div>
<div class="line"><a id="l02954" name="l02954"></a><span class="lineno"> 2954</span>  }</div>
<div class="line"><a id="l02955" name="l02955"></a><span class="lineno"> 2955</span>}</div>
<div class="line"><a id="l02956" name="l02956"></a><span class="lineno"> 2956</span> </div>
<div class="line"><a id="l02962" name="l02962"></a><span class="lineno"> 2962</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l02963" name="l02963"></a><span class="lineno"> 2963</span>}</div>
<div class="line"><a id="l02964" name="l02964"></a><span class="lineno"> 2964</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l02965" name="l02965"></a><span class="lineno"> 2965</span> </div>
<div class="line"><a id="l02966" name="l02966"></a><span class="lineno"> 2966</span><span class="preprocessor">#endif </span><span class="comment">/* __CORE_ARMV81MML_H_DEPENDANT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02967" name="l02967"></a><span class="lineno"> 2967</span> </div>
<div class="line"><a id="l02968" name="l02968"></a><span class="lineno"> 2968</span><span class="preprocessor">#endif </span><span class="comment">/* __CMSIS_GENERIC */</span><span class="preprocessor"></span></div>
<div class="ttc" id="acmsis__compiler_8h_html"><div class="ttname"><a href="cmsis__compiler_8h.html">cmsis_compiler.h</a></div><div class="ttdoc">CMSIS compiler generic header file.</div></div>
<div class="ttc" id="acmsis__version_8h_html"><div class="ttname"><a href="cmsis__version_8h.html">cmsis_version.h</a></div><div class="ttdoc">CMSIS Core(M) Version definitions.</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___instruction_interface_html_ga067d257a2b34565410acefb5afef2203"><div class="ttname"><a href="group___c_m_s_i_s___core___instruction_interface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a></div><div class="ttdeci">#define __DSB()</div><div class="ttdoc">Data Synchronization Barrier.</div><div class="ttdef"><b>Definition:</b> cmsis_armcc.h:458</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___instruction_interface_html_gaad233022e850a009fc6f7602be1182f6"><div class="ttname"><a href="group___c_m_s_i_s___core___instruction_interface.html#gaad233022e850a009fc6f7602be1182f6">__ISB</a></div><div class="ttdeci">#define __ISB()</div><div class="ttdoc">Instruction Synchronization Barrier.</div><div class="ttdef"><b>Definition:</b> cmsis_armcc.h:447</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___instruction_interface_html_gabd585ddc865fb9b7f2493af1eee1a572"><div class="ttname"><a href="group___c_m_s_i_s___core___instruction_interface.html#gabd585ddc865fb9b7f2493af1eee1a572">__NOP</a></div><div class="ttdeci">#define __NOP</div><div class="ttdoc">No Operation.</div><div class="ttdef"><b>Definition:</b> cmsis_armcc.h:416</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_ga0d9aa2d30fa54b41eb780c16e35b676c"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga0d9aa2d30fa54b41eb780c16e35b676c">__NVIC_SystemReset</a></div><div class="ttdeci">__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)</div><div class="ttdoc">System Reset.</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:2506</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_ga0df355460bc1783d58f9d72ee4884208"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga0df355460bc1783d58f9d72ee4884208">__NVIC_SetVector</a></div><div class="ttdeci">__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)</div><div class="ttdoc">Set Interrupt Vector.</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:2479</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_ga3387607fd8a1a32cccd77d2ac672dd96"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga3387607fd8a1a32cccd77d2ac672dd96">NVIC_DecodePriority</a></div><div class="ttdeci">__STATIC_INLINE void NVIC_DecodePriority(uint32_t Priority, uint32_t PriorityGroup, uint32_t *const pPreemptPriority, uint32_t *const pSubPriority)</div><div class="ttdoc">Decode Priority.</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:2456</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_ga44b665d2afb708121d9b10c76ff00ee5"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga44b665d2afb708121d9b10c76ff00ee5">__NVIC_GetVector</a></div><div class="ttdeci">__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)</div><div class="ttdoc">Get Interrupt Vector.</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:2495</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_ga505338e23563a9c074910fb14e7d45fd"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga505338e23563a9c074910fb14e7d45fd">__NVIC_SetPriority</a></div><div class="ttdeci">__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)</div><div class="ttdoc">Set Interrupt Priority.</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:2382</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_ga562a86dbdf14827d0fee8fdafb04d191"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga562a86dbdf14827d0fee8fdafb04d191">__NVIC_ClearPendingIRQ</a></div><div class="ttdeci">__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Clear Pending Interrupt.</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:2276</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_ga5a92ca5fa801ad7adb92be7257ab9694"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga5a92ca5fa801ad7adb92be7257ab9694">__NVIC_GetPendingIRQ</a></div><div class="ttdeci">__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Get Pending Interrupt.</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:2242</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_ga6bcad99ce80a0e7e4ddc6f2379081756"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga6bcad99ce80a0e7e4ddc6f2379081756">SCB_GetFPUType</a></div><div class="ttdeci">__STATIC_INLINE uint32_t SCB_GetFPUType(void)</div><div class="ttdoc">get FPU type</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:2749</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_ga71227e1376cde11eda03fcb62f1b33ea"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga71227e1376cde11eda03fcb62f1b33ea">__NVIC_EnableIRQ</a></div><div class="ttdeci">__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Enable Interrupt.</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:2187</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_ga9b894af672df4373eb637f8288845c05"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga9b894af672df4373eb637f8288845c05">__NVIC_GetPriorityGrouping</a></div><div class="ttdeci">__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)</div><div class="ttdoc">Get Priority Grouping.</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:2175</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_gaa2837003c28c45abf193fe5e8d27f593"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gaa2837003c28c45abf193fe5e8d27f593">__NVIC_GetActive</a></div><div class="ttdeci">__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)</div><div class="ttdoc">Get Active Interrupt.</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:2293</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_gaabefdd4b790b9a7308929938c0c1e1ad"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gaabefdd4b790b9a7308929938c0c1e1ad">__NVIC_SetPendingIRQ</a></div><div class="ttdeci">__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Set Pending Interrupt.</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:2261</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_gaaeb5e7cc0eaad4e2817272e7bf742083"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gaaeb5e7cc0eaad4e2817272e7bf742083">__NVIC_GetEnableIRQ</a></div><div class="ttdeci">__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Get Interrupt Enable status.</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:2204</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_gadb94ac5d892b376e4f3555ae0418ebac"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gadb94ac5d892b376e4f3555ae0418ebac">NVIC_EncodePriority</a></div><div class="ttdeci">__STATIC_INLINE uint32_t NVIC_EncodePriority(uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)</div><div class="ttdoc">Encode Priority.</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:2429</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_gae016e4c1986312044ee768806537d52f"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gae016e4c1986312044ee768806537d52f">__NVIC_DisableIRQ</a></div><div class="ttdeci">__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Disable Interrupt.</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:2223</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_gaeb9dc99c8e7700668813144261b0bc73"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gaeb9dc99c8e7700668813144261b0bc73">__NVIC_GetPriority</a></div><div class="ttdeci">__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)</div><div class="ttdoc">Get Interrupt Priority.</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:2404</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___f_p_u_html_ga3f2c8c6c759ffe70f548a165602ea901"><div class="ttname"><a href="group___c_m_s_i_s___f_p_u.html#ga3f2c8c6c759ffe70f548a165602ea901">FPU_MVFR0_Double_precision_Msk</a></div><div class="ttdeci">#define FPU_MVFR0_Double_precision_Msk</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1842</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___f_p_u_html_ga95008f205c9d25e4ffebdbdc50d5ae44"><div class="ttname"><a href="group___c_m_s_i_s___f_p_u.html#ga95008f205c9d25e4ffebdbdc50d5ae44">FPU_MVFR0_Single_precision_Msk</a></div><div class="ttdeci">#define FPU_MVFR0_Single_precision_Msk</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1845</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___i_t_m_html_ga7dd53e3bff24ac09d94e61cb595cb2d9"><div class="ttname"><a href="group___c_m_s_i_s___i_t_m.html#ga7dd53e3bff24ac09d94e61cb595cb2d9">ITM_TCR_ITMENA_Msk</a></div><div class="ttdeci">#define ITM_TCR_ITMENA_Msk</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1165</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___s_c_b_html_ga8be60fff03f48d0d345868060dc6dae7"><div class="ttname"><a href="group___c_m_s_i_s___s_c_b.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a></div><div class="ttdeci">#define SCB_AIRCR_PRIGROUP_Msk</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:629</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___s_c_b_html_ga90c7cf0c490e7ae55f9503a7fda1dd22"><div class="ttname"><a href="group___c_m_s_i_s___s_c_b.html#ga90c7cf0c490e7ae55f9503a7fda1dd22">SCB_AIRCR_VECTKEY_Msk</a></div><div class="ttdeci">#define SCB_AIRCR_VECTKEY_Msk</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:614</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___s_c_b_html_gaaa27c0ba600bf82c3da08c748845b640"><div class="ttname"><a href="group___c_m_s_i_s___s_c_b.html#gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a></div><div class="ttdeci">#define SCB_AIRCR_VECTKEY_Pos</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:613</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___s_c_b_html_gaae1181119559a5bd36e62afa373fa720"><div class="ttname"><a href="group___c_m_s_i_s___s_c_b.html#gaae1181119559a5bd36e62afa373fa720">SCB_AIRCR_SYSRESETREQ_Msk</a></div><div class="ttdeci">#define SCB_AIRCR_SYSRESETREQ_Msk</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:635</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___s_c_b_html_gaca155deccdeca0f2c76b8100d24196c8"><div class="ttname"><a href="group___c_m_s_i_s___s_c_b.html#gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</a></div><div class="ttdeci">#define SCB_AIRCR_PRIGROUP_Pos</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:628</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___sys_tick_html_ga16c9fee0ed0235524bdeb38af328fd1f"><div class="ttname"><a href="group___c_m_s_i_s___sys_tick.html#ga16c9fee0ed0235524bdeb38af328fd1f">SysTick_CTRL_ENABLE_Msk</a></div><div class="ttdeci">#define SysTick_CTRL_ENABLE_Msk</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1054</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___sys_tick_html_ga265912a7962f0e1abd170336e579b1b1"><div class="ttname"><a href="group___c_m_s_i_s___sys_tick.html#ga265912a7962f0e1abd170336e579b1b1">SysTick_LOAD_RELOAD_Msk</a></div><div class="ttdeci">#define SysTick_LOAD_RELOAD_Msk</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1058</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___sys_tick_html_ga95bb984266ca764024836a870238a027"><div class="ttname"><a href="group___c_m_s_i_s___sys_tick.html#ga95bb984266ca764024836a870238a027">SysTick_CTRL_TICKINT_Msk</a></div><div class="ttdeci">#define SysTick_CTRL_TICKINT_Msk</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1051</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___sys_tick_html_gaa41d06039797423a46596bd313d57373"><div class="ttname"><a href="group___c_m_s_i_s___sys_tick.html#gaa41d06039797423a46596bd313d57373">SysTick_CTRL_CLKSOURCE_Msk</a></div><div class="ttdeci">#define SysTick_CTRL_CLKSOURCE_Msk</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1048</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga037901d7cb870199ac51d9ad0ef9fd1a"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga037901d7cb870199ac51d9ad0ef9fd1a">TPI_Type::SSPSR</a></div><div class="ttdeci">__IM uint32_t SSPSR</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1390</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga042e3622c98de4e908cfda4f70d1f097"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga042e3622c98de4e908cfda4f70d1f097">SCB_Type::DCCMVAC</a></div><div class="ttdeci">__OM uint32_t DCCMVAC</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:538</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga04b9fbc83759cb818dfa161d39628426"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga04b9fbc83759cb818dfa161d39628426">ITM_Type::TCR</a></div><div class="ttdeci">__IOM uint32_t TCR</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1100</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga061372fcd72f1eea871e2d9c1be849bc"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga061372fcd72f1eea871e2d9c1be849bc">TPI_Type::FIFO1</a></div><div class="ttdeci">__IM uint32_t FIFO1</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1406</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga07667ec9dd833ecab52bf2cf802d9acb"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga07667ec9dd833ecab52bf2cf802d9acb">DWT_Type::COMP5</a></div><div class="ttdeci">__IOM uint32_t COMP5</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1232</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga0ca18ef984d132c6bf4d9b61cd00f05a"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga0ca18ef984d132c6bf4d9b61cd00f05a">SCB_Type::ICSR</a></div><div class="ttdeci">__IOM uint32_t ICSR</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:501</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga0cda9e061b42373383418663092ad19a"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga0cda9e061b42373383418663092ad19a">SCB_Type::CFSR</a></div><div class="ttdeci">__IOM uint32_t CFSR</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:508</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga0d53bcea294422b5b4ecfdcd9cdc1773"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga0d53bcea294422b5b4ecfdcd9cdc1773">SCB_Type::AHBPCR</a></div><div class="ttdeci">__IOM uint32_t AHBPCR</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:545</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga0e10e292cb019a832b03ddd055b2f6ac"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga0e10e292cb019a832b03ddd055b2f6ac">TPI_Type::CLAIMCLR</a></div><div class="ttdeci">__IOM uint32_t CLAIMCLR</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1410</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga102eaa529d9098242851cb57c52b42d9"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga102eaa529d9098242851cb57c52b42d9">DWT_Type::CYCCNT</a></div><div class="ttdeci">__IOM uint32_t CYCCNT</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1205</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga1256ac92acb94add255ff31aca31070d"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga1256ac92acb94add255ff31aca31070d">DWT_Type::COMP6</a></div><div class="ttdeci">__IOM uint32_t COMP6</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1236</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga12e68e55a7badc271b948d6c7230b2a8"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a></div><div class="ttdeci">volatile int32_t ITM_RxBuffer</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga12f79d4e3ddc69893ba8bff890d04cc5"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga12f79d4e3ddc69893ba8bff890d04cc5">TPI_Type::SPPR</a></div><div class="ttdeci">__IOM uint32_t SPPR</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1395</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga13af9b718dde7481f1c0344f00593c23"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga13af9b718dde7481f1c0344f00593c23">SCnSCB_Type::ACTLR</a></div><div class="ttdeci">__IOM uint32_t ACTLR</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1014</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga14ad254659362b9752c69afe3fd80934"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga14ad254659362b9752c69afe3fd80934">SCB_Type::HFSR</a></div><div class="ttdeci">__IOM uint32_t HFSR</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:509</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga187a4578e920544ed967f98020fb8170"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga187a4578e920544ed967f98020fb8170">SCB_Type::VTOR</a></div><div class="ttdeci">__IOM uint32_t VTOR</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:502</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga191579bde0d21ff51d30a714fd887033"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga191579bde0d21ff51d30a714fd887033">SCB_Type::DFSR</a></div><div class="ttdeci">__IOM uint32_t DFSR</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:510</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga1a47176768f45f79076c4f5b1b534bc2"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga1a47176768f45f79076c4f5b1b534bc2">xPSR_Type::w</a></div><div class="ttdeci">uint32_t w</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:388</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga1b319a8279b9ff2572ab5391dba5bb88"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga1b319a8279b9ff2572ab5391dba5bb88">CoreDebug_Type::DAUTHCTRL</a></div><div class="ttdeci">__IOM uint32_t DAUTHCTRL</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1883</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga1cfc48384ebd8fd8fb7e5d955aae6c97"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga1cfc48384ebd8fd8fb7e5d955aae6c97">DWT_Type::FOLDCNT</a></div><div class="ttdeci">__IOM uint32_t FOLDCNT</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1210</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga1e5d9801013d5146f2e02d9b7b3da562"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga1e5d9801013d5146f2e02d9b7b3da562">xPSR_Type::Z</a></div><div class="ttdeci">uint32_t Z</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:385</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga214f7478184150e43175c05aecad6c96"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga214f7478184150e43175c05aecad6c96">DWT_Type::FUNCTION11</a></div><div class="ttdeci">__IOM uint32_t FUNCTION11</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1258</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga21e08d546d8b641bee298a459ea73e46"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga21e08d546d8b641bee298a459ea73e46">SCB_Type::CPUID</a></div><div class="ttdeci">__IM uint32_t CPUID</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:500</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga22bcfd7e1bffebdbe98cdbc8d77a2f42"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga22bcfd7e1bffebdbe98cdbc8d77a2f42">SCB_Type::DCISW</a></div><div class="ttdeci">__OM uint32_t DCISW</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:536</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga22d10913489d24ab08bd83457daa88de"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga22d10913489d24ab08bd83457daa88de">APSR_Type::Q</a></div><div class="ttdeci">uint32_t Q</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:322</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga2372a4ebb63e36d1eb3fcf83a74fd537"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga2372a4ebb63e36d1eb3fcf83a74fd537">ITM_Type::DEVARCH</a></div><div class="ttdeci">__IM uint32_t DEVARCH</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1109</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga280ef961518ecee3ed43a86404853c3d"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga280ef961518ecee3ed43a86404853c3d">SCB_Type::MVFR2</a></div><div class="ttdeci">__IM uint32_t MVFR2</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:530</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga2836e932734240076ce91cf4484cdf43"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga2836e932734240076ce91cf4484cdf43">SCB_Type::DTCMCR</a></div><div class="ttdeci">__IOM uint32_t DTCMCR</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:544</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga2bcec6803f28f30d5baf5e20e3517d3d"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga2bcec6803f28f30d5baf5e20e3517d3d">ITM_Type::PID7</a></div><div class="ttdeci">__IM uint32_t PID7</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1114</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga2c08096c82abe245c0fa97badc458154"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga2c08096c82abe245c0fa97badc458154">DWT_Type::CPICNT</a></div><div class="ttdeci">__IOM uint32_t CPICNT</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1206</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga2d03d0b7cec2254f39eb1c46c7445e80"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga2d03d0b7cec2254f39eb1c46c7445e80">SCB_Type::MMFAR</a></div><div class="ttdeci">__IOM uint32_t MMFAR</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:511</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga2d0ec4ccae337c1df5658f8cf4632e76"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga2d0ec4ccae337c1df5658f8cf4632e76">xPSR_Type::GE</a></div><div class="ttdeci">uint32_t GE</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:378</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga2d6653b0b70faac936046a02809b577f"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga2d6653b0b70faac936046a02809b577f">SCB_Type::CCR</a></div><div class="ttdeci">__IOM uint32_t CCR</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:505</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga2db9a52f6d42809627d1a7a607c5dbc5"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga2db9a52f6d42809627d1a7a607c5dbc5">xPSR_Type::N</a></div><div class="ttdeci">uint32_t N</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:386</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga2f33ef0ce606e4850ecde8d044f7bb5b"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga2f33ef0ce606e4850ecde8d044f7bb5b">DWT_Type::FUNCTION5</a></div><div class="ttdeci">__IOM uint32_t FUNCTION5</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1234</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga2fa7fd33c3fae711e0d0e683f29b5b6d"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga2fa7fd33c3fae711e0d0e683f29b5b6d">DWT_Type::FUNCTION4</a></div><div class="ttdeci">__IOM uint32_t FUNCTION4</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1230</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga30bb2b166b1723867da4a708935677ba"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga30bb2b166b1723867da4a708935677ba">ITM_Type::CID0</a></div><div class="ttdeci">__IM uint32_t CID0</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1119</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga3200966922a194d84425e2807a7f1328"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga3200966922a194d84425e2807a7f1328">xPSR_Type::IT</a></div><div class="ttdeci">uint32_t IT</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:381</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga34ec1d771245eb9bd0e3ec9336949762"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga34ec1d771245eb9bd0e3ec9336949762">SCnSCB_Type::ICTR</a></div><div class="ttdeci">__IM uint32_t ICTR</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1013</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga356efebfcbdaecaf1176e6cd86a60bf1"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga356efebfcbdaecaf1176e6cd86a60bf1">SCnSCB_Type::CPPWR</a></div><div class="ttdeci">__IOM uint32_t CPPWR</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1015</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga35a95c9a21f43a569a7ac212acb4cee7"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga35a95c9a21f43a569a7ac212acb4cee7">SCB_Type::ABFSR</a></div><div class="ttdeci">__IOM uint32_t ABFSR</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:549</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga35c1732cf153b7b5c4bd321cf1de9605"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga35c1732cf153b7b5c4bd321cf1de9605">CONTROL_Type::nPRIV</a></div><div class="ttdeci">uint32_t nPRIV</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:427</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga379b5b8f7d40003b7bdabd535e0378a1"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga379b5b8f7d40003b7bdabd535e0378a1">DWT_Type::FUNCTION9</a></div><div class="ttdeci">__IOM uint32_t FUNCTION9</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1250</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga37de89637466e007171c6b135299bc75"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga37de89637466e007171c6b135299bc75">NVIC_Type::STIR</a></div><div class="ttdeci">__OM uint32_t STIR</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:478</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga3861c67933a24dd6632288c4ed0b80c8"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga3861c67933a24dd6632288c4ed0b80c8">ITM_Type::LSR</a></div><div class="ttdeci">__IM uint32_t LSR</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1107</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga38714af6b7fa7c64d68f5e1efbe7a931"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga38714af6b7fa7c64d68f5e1efbe7a931">DWT_Type::COMP1</a></div><div class="ttdeci">__IOM uint32_t COMP1</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1216</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga3a4840c6fa4d1ee75544f4032c88ec34"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga3a4840c6fa4d1ee75544f4032c88ec34">SCB_Type::SCR</a></div><div class="ttdeci">__IOM uint32_t SCR</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:504</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga3b04d58738b66a28ff13f23d8b0ba7e5"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga3b04d58738b66a28ff13f23d8b0ba7e5">APSR_Type::Z</a></div><div class="ttdeci">uint32_t Z</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:325</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga3e9120dcf1a829fc8d2302b4d0673970"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga3e9120dcf1a829fc8d2302b4d0673970">xPSR_Type::ISR</a></div><div class="ttdeci">uint32_t ISR</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:376</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga3f68b6e73561b4849ebf953a894df8d2"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga3f68b6e73561b4849ebf953a894df8d2">TPI_Type::FFCR</a></div><div class="ttdeci">__IOM uint32_t FFCR</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1398</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga3f8e7e58be4e41c88dfa78f54589271c"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga3f8e7e58be4e41c88dfa78f54589271c">SCB_Type::BFAR</a></div><div class="ttdeci">__IOM uint32_t BFAR</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:512</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga40213a6b5620410cac83b0d89564609d"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga40213a6b5620410cac83b0d89564609d">xPSR_Type::C</a></div><div class="ttdeci">uint32_t C</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:384</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga416a54e2084ce66e5ca74f152a5ecc70"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga416a54e2084ce66e5ca74f152a5ecc70">DWT_Type::SLEEPCNT</a></div><div class="ttdeci">__IOM uint32_t SLEEPCNT</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1208</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga4281befcc19ee69afdd50801cb1c9bcf"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga4281befcc19ee69afdd50801cb1c9bcf">DWT_Type::LSR</a></div><div class="ttdeci">__IM uint32_t LSR</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1276</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga43451f43f514108d9eaed5b017f8d921"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga43451f43f514108d9eaed5b017f8d921">ITM_Type::CID3</a></div><div class="ttdeci">__IM uint32_t CID3</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1122</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga46db6f5289d840f0b9886ae598352452"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga46db6f5289d840f0b9886ae598352452">DWT_Type::COMP7</a></div><div class="ttdeci">__IOM uint32_t COMP7</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1240</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga4780a489256bb9f54d0ba8ed4de191cd"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga4780a489256bb9f54d0ba8ed4de191cd">SysTick_Type::LOAD</a></div><div class="ttdeci">__IOM uint32_t LOAD</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1038</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga4adca999d3a0bc1ae682d73ea7cfa879"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga4adca999d3a0bc1ae682d73ea7cfa879">IPSR_Type::w</a></div><div class="ttdeci">uint32_t w</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:361</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga4be79491ab1ed14f3b0237ba7e69063c"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga4be79491ab1ed14f3b0237ba7e69063c">SCB_Type::DCIMVAC</a></div><div class="ttdeci">__OM uint32_t DCIMVAC</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:535</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga4d4cd2357f72333a82a1313228287bbd"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga4d4cd2357f72333a82a1313228287bbd">TPI_Type::TRIGGER</a></div><div class="ttdeci">__IM uint32_t TRIGGER</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1401</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga4f19014defe6033d070b80af19ef627c"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga4f19014defe6033d070b80af19ef627c">FPU_Type::MVFR0</a></div><div class="ttdeci">__IM uint32_t MVFR0</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1752</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga4f59813582b53feb5f1afbbad3db2022"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga4f59813582b53feb5f1afbbad3db2022">SCB_Type::DCCIMVAC</a></div><div class="ttdeci">__OM uint32_t DCCIMVAC</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:540</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga51f9bd107a4e1d46ba647384e5c825b5"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga51f9bd107a4e1d46ba647384e5c825b5">SCB_Type::CACR</a></div><div class="ttdeci">__IOM uint32_t CACR</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:546</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga521771b3dfe2ea48463e1e91d01448b6"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga521771b3dfe2ea48463e1e91d01448b6">DWT_Type::FUNCTION12</a></div><div class="ttdeci">__IOM uint32_t FUNCTION12</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1262</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga525790dfb9d9e3dd8eb126cdfebcd472"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga525790dfb9d9e3dd8eb126cdfebcd472">SCB_Type::NSACR</a></div><div class="ttdeci">__IOM uint32_t NSACR</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:524</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga52d4ff278fae6f9216c63b74ce328841"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga52d4ff278fae6f9216c63b74ce328841">DWT_Type::FUNCTION3</a></div><div class="ttdeci">__IOM uint32_t FUNCTION3</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1226</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga55263b468d0f8e11ac77aec9ff87c820"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga55263b468d0f8e11ac77aec9ff87c820">FPU_Type::FPCAR</a></div><div class="ttdeci">__IOM uint32_t FPCAR</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1750</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga573260e7836dbc43707df97dd475a0c8"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga573260e7836dbc43707df97dd475a0c8">SCB_Type::ICIALLU</a></div><div class="ttdeci">__OM uint32_t ICIALLU</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:532</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga579ae082f58a0317b7ef029b20f52889"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga579ae082f58a0317b7ef029b20f52889">DWT_Type::FUNCTION0</a></div><div class="ttdeci">__IOM uint32_t FUNCTION0</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1214</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga5834885903a557674f078f3b71fa8bc8"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga5834885903a557674f078f3b71fa8bc8">ITM_Type::u32</a></div><div class="ttdeci">__OM uint32_t u32</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1093</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga58d1989664a06db6ec2e122eefa9f04a"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga58d1989664a06db6ec2e122eefa9f04a">FPU_Type::FPDSCR</a></div><div class="ttdeci">__IOM uint32_t FPDSCR</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1751</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga5ae6dde39989f27bae90afc2347deb46"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga5ae6dde39989f27bae90afc2347deb46">DWT_Type::COMP2</a></div><div class="ttdeci">__IOM uint32_t COMP2</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1220</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga5eca5a3e5aedd89a9655df8f5798e2b0"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga5eca5a3e5aedd89a9655df8f5798e2b0">SCB_Type::ICIMVAU</a></div><div class="ttdeci">__OM uint32_t ICIMVAU</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:534</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga61c2965af5bc0643f9af65620b0e67c9"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga61c2965af5bc0643f9af65620b0e67c9">DWT_Type::COMP0</a></div><div class="ttdeci">__IOM uint32_t COMP0</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1212</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga6353ca1d1ad9bc1be05d3b5632960113"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga6353ca1d1ad9bc1be05d3b5632960113">DWT_Type::PCSR</a></div><div class="ttdeci">__IM uint32_t PCSR</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1211</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga63c72c28fd46b22230894366a8d9cdda"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga63c72c28fd46b22230894366a8d9cdda">DWT_Type::FUNCTION10</a></div><div class="ttdeci">__IOM uint32_t FUNCTION10</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1254</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga66eb82a070953f09909f39b8e516fb91"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga66eb82a070953f09909f39b8e516fb91">ITM_Type::IRR</a></div><div class="ttdeci">__IM uint32_t IRR</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1103</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga66f8cfa49a423b480001a4e101bf842d"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga66f8cfa49a423b480001a4e101bf842d">FPU_Type::MVFR1</a></div><div class="ttdeci">__IM uint32_t MVFR1</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1753</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga6b642cca3d96da660b1198c133ca2a1f"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga6b642cca3d96da660b1198c133ca2a1f">CONTROL_Type::w</a></div><div class="ttdeci">uint32_t w</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:433</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga6c47a0b4c7ffc66093ef993d36bb441c"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga6c47a0b4c7ffc66093ef993d36bb441c">TPI_Type::FFSR</a></div><div class="ttdeci">__IM uint32_t FFSR</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1397</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga6e5fda09de44dfcd3e177c16028ceb74"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga6e5fda09de44dfcd3e177c16028ceb74">DWT_Type::FUNCTION15</a></div><div class="ttdeci">__IOM uint32_t FUNCTION15</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1274</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga75d6299150fdcbbcb765e22ff27c432e"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga75d6299150fdcbbcb765e22ff27c432e">SCB_Type::MVFR1</a></div><div class="ttdeci">__IM uint32_t MVFR1</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:529</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga790056bb6f20ea16cecc784b0dd19ad6"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga790056bb6f20ea16cecc784b0dd19ad6">xPSR_Type::_reserved1</a></div><div class="ttdeci">uint32_t _reserved1</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:379</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga7a1ba0f875c0e97c1673882b1106e66b"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga7a1ba0f875c0e97c1673882b1106e66b">SCB_Type::MVFR0</a></div><div class="ttdeci">__IM uint32_t MVFR0</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:528</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga7b5ae9741a99808043394c4743b635c4"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga7b5ae9741a99808043394c4743b635c4">SCB_Type::SHCSR</a></div><div class="ttdeci">__IOM uint32_t SHCSR</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:507</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga7e7bbba9b00b0bb3283dc07f1abe37e0"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga7e7bbba9b00b0bb3283dc07f1abe37e0">APSR_Type::N</a></div><div class="ttdeci">uint32_t N</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:326</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga7eed9fe24ae8d354cd76ae1c1110a658"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga7eed9fe24ae8d354cd76ae1c1110a658">xPSR_Type::T</a></div><div class="ttdeci">uint32_t T</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:380</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga7f9c2a2113a11c7f3e98915f95b669d5"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga7f9c2a2113a11c7f3e98915f95b669d5">ITM_Type::LAR</a></div><div class="ttdeci">__OM uint32_t LAR</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1106</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga8000b92e4e528ae7ac4cb8b8d9f6757d"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga8000b92e4e528ae7ac4cb8b8d9f6757d">ITM_Type::CID2</a></div><div class="ttdeci">__IM uint32_t CID2</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1121</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga8004d224aacb78ca37774c35f9156e7e"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga8004d224aacb78ca37774c35f9156e7e">APSR_Type::V</a></div><div class="ttdeci">uint32_t V</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:323</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga8471c4d77b7107cf580587509da69f38"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga8471c4d77b7107cf580587509da69f38">ITM_Type::PID2</a></div><div class="ttdeci">__IM uint32_t PID2</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1117</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga85138a411459f923ea8e05312d70af71"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga85138a411459f923ea8e05312d70af71">DWT_Type::FUNCTION14</a></div><div class="ttdeci">__IOM uint32_t FUNCTION14</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1270</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga85368a4ec78f4074e5f9cbba92ae1eb9"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga85368a4ec78f4074e5f9cbba92ae1eb9">DWT_Type::COMP14</a></div><div class="ttdeci">__IOM uint32_t COMP14</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1268</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga85eb73d1848ac3f82d39d6c3e8910847"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga85eb73d1848ac3f82d39d6c3e8910847">DWT_Type::COMP3</a></div><div class="ttdeci">__IOM uint32_t COMP3</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1224</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga86bc7f4ad425a05b29978a6f97563783"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga86bc7f4ad425a05b29978a6f97563783">DWT_Type::COMP4</a></div><div class="ttdeci">__IOM uint32_t COMP4</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1228</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga86e2c5b891ecef1ab55b1edac0da79a6"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga86e2c5b891ecef1ab55b1edac0da79a6">APSR_Type::C</a></div><div class="ttdeci">uint32_t C</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:324</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga875e7afa5c4fd43997fb544a4ac6e37e"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga875e7afa5c4fd43997fb544a4ac6e37e">SysTick_Type::CTRL</a></div><div class="ttdeci">__IOM uint32_t CTRL</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1037</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga8826aa84e5806053395a742d38d59d0f"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga8826aa84e5806053395a742d38d59d0f">TPI_Type::CSPSR</a></div><div class="ttdeci">__IOM uint32_t CSPSR</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1391</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga89ea1d805a668d6589b22d8e678eb6a4"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga89ea1d805a668d6589b22d8e678eb6a4">ITM_Type::PID1</a></div><div class="ttdeci">__IM uint32_t PID1</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1116</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga8c9d9eac30594dd061d34cfaacd5e4bb"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga8c9d9eac30594dd061d34cfaacd5e4bb">SCB_Type::AHBSCR</a></div><div class="ttdeci">__IOM uint32_t AHBSCR</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:547</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga8cc085fea1c50a8bd9adea63931ee8e2"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga8cc085fea1c50a8bd9adea63931ee8e2">CONTROL_Type::SPSEL</a></div><div class="ttdeci">uint32_t SPSEL</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:428</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga8dfcf25675f9606aa305c46e85182e4e"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga8dfcf25675f9606aa305c46e85182e4e">DWT_Type::FUNCTION1</a></div><div class="ttdeci">__IOM uint32_t FUNCTION1</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1218</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga9115fd187d8cbcb9d6ec5eba938b81ea"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga9115fd187d8cbcb9d6ec5eba938b81ea">DWT_Type::COMP12</a></div><div class="ttdeci">__IOM uint32_t COMP12</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1260</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga962a970dfd286cad7f8a8577e87d4ad3"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga962a970dfd286cad7f8a8577e87d4ad3">ITM_Type::u16</a></div><div class="ttdeci">__OM uint16_t u16</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1092</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga9b5420d17e8e43104ddd4ae5a610af93"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga9b5420d17e8e43104ddd4ae5a610af93">SysTick_Type::VAL</a></div><div class="ttdeci">__IOM uint32_t VAL</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1039</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga9e5e4421ef9c3d5b7ff8b24abd4e99b3"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga9e5e4421ef9c3d5b7ff8b24abd4e99b3">TPI_Type::ACPR</a></div><div class="ttdeci">__IOM uint32_t ACPR</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1393</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga9fe20c16c5167ca61486caf6832686d1"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga9fe20c16c5167ca61486caf6832686d1">DWT_Type::EXCCNT</a></div><div class="ttdeci">__IOM uint32_t EXCCNT</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1207</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gaa199b91c854edd21ded38b8922d1e2a7"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gaa199b91c854edd21ded38b8922d1e2a7">DWT_Type::COMP11</a></div><div class="ttdeci">__IOM uint32_t COMP11</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1256</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gaa46b44e5aacd3ca3937741f423ab480f"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gaa46b44e5aacd3ca3937741f423ab480f">DWT_Type::COMP15</a></div><div class="ttdeci">__IOM uint32_t COMP15</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1272</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gaa4d7b5cf39dff9f53bf7f69bc287a814"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gaa4d7b5cf39dff9f53bf7f69bc287a814">TPI_Type::FIFO0</a></div><div class="ttdeci">__IM uint32_t FIFO0</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1402</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gaa5c5a6ccc7042927ce3feadc41872aa4"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gaa5c5a6ccc7042927ce3feadc41872aa4">SCB_Type::ID_ADR</a></div><div class="ttdeci">__IM uint32_t ID_ADR</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:516</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gaa7a5662079a447f801034d108f80ce49"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gaa7a5662079a447f801034d108f80ce49">CONTROL_Type::_reserved1</a></div><div class="ttdeci">uint32_t _reserved1</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:431</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gaa822cb398ee022b59e9e6c5d7bbb228a"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a></div><div class="ttdeci">#define ITM_RXBUFFER_EMPTY</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:2892</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gaa8f49a707a5d85cf554b9bef54c19380"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gaa8f49a707a5d85cf554b9bef54c19380">DWT_Type::FUNCTION6</a></div><div class="ttdeci">__IOM uint32_t FUNCTION6</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1238</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gaa9da04891e48d1a2f054de186e9c4c94"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gaa9da04891e48d1a2f054de186e9c4c94">ITM_Type::IWR</a></div><div class="ttdeci">__OM uint32_t IWR</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1102</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gaaa4c823c10f115f7517c82ef86a5a68d"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gaaa4c823c10f115f7517c82ef86a5a68d">TPI_Type::ITCTRL</a></div><div class="ttdeci">__IOM uint32_t ITCTRL</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1407</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gaaa573b2e073e76e93c51ecec79c616d0"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gaaa573b2e073e76e93c51ecec79c616d0">TPI_Type::ITATBCTR0</a></div><div class="ttdeci">__IM uint32_t ITATBCTR0</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1405</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gaab3cc92ef07bc1f04b3a3aa6db2c2d55"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gaab3cc92ef07bc1f04b3a3aa6db2c2d55">CoreDebug_Type::DCRDR</a></div><div class="ttdeci">__IOM uint32_t DCRDR</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1880</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gaad5e11dd4baf6d941bd6c7450f60a158"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gaad5e11dd4baf6d941bd6c7450f60a158">ITM_Type::PID4</a></div><div class="ttdeci">__IM uint32_t PID4</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1111</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gaae3caeea159ab54859ea11397f942cfa"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gaae3caeea159ab54859ea11397f942cfa">SCB_Type::DCCMVAU</a></div><div class="ttdeci">__OM uint32_t DCCMVAU</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:537</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gab1b60d6600c38abae515bab8e86a188f"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gab1b60d6600c38abae515bab8e86a188f">DWT_Type::FUNCTION2</a></div><div class="ttdeci">__IOM uint32_t FUNCTION2</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1222</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gab358319b969d3fed0f89bbe33e9f1652"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gab358319b969d3fed0f89bbe33e9f1652">TPI_Type::ITATBCTR2</a></div><div class="ttdeci">__IM uint32_t ITATBCTR2</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1403</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gab46e5f1b2f4d17cfb9aca4fffcbb2fa5"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gab46e5f1b2f4d17cfb9aca4fffcbb2fa5">IPSR_Type::ISR</a></div><div class="ttdeci">uint32_t ISR</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:358</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gab4a4cc97ad658e9c46cf17490daffb8a"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gab4a4cc97ad658e9c46cf17490daffb8a">ITM_Type::PID0</a></div><div class="ttdeci">__IM uint32_t PID0</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1115</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gab65372404ce64b0f0b35e2709429404e"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gab65372404ce64b0f0b35e2709429404e">SCB_Type::AFSR</a></div><div class="ttdeci">__IOM uint32_t AFSR</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:513</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gab95cc818be9fa7d25ae516f3fe6b7788"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gab95cc818be9fa7d25ae516f3fe6b7788">SCB_Type::DCCSW</a></div><div class="ttdeci">__OM uint32_t DCCSW</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:539</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gaba8abbd3db06a07b50f56547501983f9"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gaba8abbd3db06a07b50f56547501983f9">SCB_Type::ITCMCR</a></div><div class="ttdeci">__IOM uint32_t ITCMCR</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:543</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gababf5d870650c4a480302b65bdb66741"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gababf5d870650c4a480302b65bdb66741">DWT_Type::FUNCTION7</a></div><div class="ttdeci">__IOM uint32_t FUNCTION7</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1242</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gabc0ecda8a5446bc754080276bad77514"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gabc0ecda8a5446bc754080276bad77514">TPI_Type::DEVID</a></div><div class="ttdeci">__IM uint32_t DEVID</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1412</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gabc29ac14df61ec3f8f3d28ca92892d8a"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gabc29ac14df61ec3f8f3d28ca92892d8a">DWT_Type::COMP13</a></div><div class="ttdeci">__IOM uint32_t COMP13</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1264</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gabf79b853fc2d25de9c03bdb183e4aee0"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gabf79b853fc2d25de9c03bdb183e4aee0">DWT_Type::COMP9</a></div><div class="ttdeci">__IOM uint32_t COMP9</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1248</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gac3ee2c30a1ac4ed34c8a866a17decd53"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gac3ee2c30a1ac4ed34c8a866a17decd53">ITM_ReceiveChar</a></div><div class="ttdeci">__STATIC_INLINE int32_t ITM_ReceiveChar(void)</div><div class="ttdoc">ITM Receive Character.</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:2924</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gac40df2c3a6cef02f90b4e82c8204756f"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gac40df2c3a6cef02f90b4e82c8204756f">ITM_Type::CID1</a></div><div class="ttdeci">__IM uint32_t CID1</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1120</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gac62cfff08e6f055e0101785bad7094cd"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gac62cfff08e6f055e0101785bad7094cd">CONTROL_Type::FPCA</a></div><div class="ttdeci">uint32_t FPCA</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:429</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gac681f266e20b3b3591b961e13633ae13"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gac681f266e20b3b3591b961e13633ae13">APSR_Type::_reserved1</a></div><div class="ttdeci">uint32_t _reserved1</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:321</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gac6a860c1b8d8154a1f00d99d23b67764"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gac6a860c1b8d8154a1f00d99d23b67764">SCB_Type::CPACR</a></div><div class="ttdeci">__IOM uint32_t CPACR</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:523</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gac90a497bd64286b84552c2c553d3419e"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gac90a497bd64286b84552c2c553d3419e">ITM_SendChar</a></div><div class="ttdeci">__STATIC_INLINE uint32_t ITM_SendChar(uint32_t ch)</div><div class="ttdoc">ITM Send Character.</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:2903</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gacc05d89bdb1b4fe2fa499920ec02d0b1"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gacc05d89bdb1b4fe2fa499920ec02d0b1">DWT_Type::LSUCNT</a></div><div class="ttdeci">__IOM uint32_t LSUCNT</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1209</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gacd03c6858f7b678dab6a6121462e7807"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gacd03c6858f7b678dab6a6121462e7807">ITM_Type::TER</a></div><div class="ttdeci">__IOM uint32_t TER</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1096</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gacdd6b87ea4bc95345687074c53098e75"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gacdd6b87ea4bc95345687074c53098e75">DWT_Type::FUNCTION8</a></div><div class="ttdeci">__IOM uint32_t FUNCTION8</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1246</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gacf26842434e5cd1487a49812ec842d03"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gacf26842434e5cd1487a49812ec842d03">DWT_Type::COMP10</a></div><div class="ttdeci">__IOM uint32_t COMP10</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1252</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gad2eb0a06de4f03f58874a727716aa9aa"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gad2eb0a06de4f03f58874a727716aa9aa">IPSR_Type::_reserved0</a></div><div class="ttdeci">uint32_t _reserved0</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:359</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gad34dbe6b1072c77d36281049c8b169f6"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gad34dbe6b1072c77d36281049c8b169f6">ITM_Type::PID6</a></div><div class="ttdeci">__IM uint32_t PID6</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1113</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gad3884e8b6504ec63c1eaa8742e94df3d"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gad3884e8b6504ec63c1eaa8742e94df3d">SCB_Type::CSSELR</a></div><div class="ttdeci">__IOM uint32_t CSSELR</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:522</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gad3e5b8934c647eb1b7383c1894f01380"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gad3e5b8934c647eb1b7383c1894f01380">SCB_Type::AIRCR</a></div><div class="ttdeci">__IOM uint32_t AIRCR</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:503</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gad63554e4650da91a8e79929cbb63db66"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gad63554e4650da91a8e79929cbb63db66">CoreDebug_Type::DHCSR</a></div><div class="ttdeci">__IOM uint32_t DHCSR</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1878</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gad6901bfd8a0089ca7e8a20475cf494a8"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gad6901bfd8a0089ca7e8a20475cf494a8">TPI_Type::FSCR</a></div><div class="ttdeci">__IM uint32_t FSCR</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1399</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gad70825dd0869b7ccd07fb2b8680fcdb6"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gad70825dd0869b7ccd07fb2b8680fcdb6">SCB_Type::STIR</a></div><div class="ttdeci">__OM uint32_t STIR</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:526</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gad98855854a719bbea33061e71529a472"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gad98855854a719bbea33061e71529a472">TPI_Type::DEVTYPE</a></div><div class="ttdeci">__IM uint32_t DEVTYPE</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1413</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gad9899f5775251cf5ef0cb0845527afc2"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gad9899f5775251cf5ef0cb0845527afc2">SCB_Type::CLIDR</a></div><div class="ttdeci">__IM uint32_t CLIDR</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:519</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gad9fa5e915e038e20b9be88d54d432fb8"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gad9fa5e915e038e20b9be88d54d432fb8">CoreDebug_Type::DSCSR</a></div><div class="ttdeci">__IOM uint32_t DSCSR</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1884</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gada1d3119c020983fdc949c2ccd406caa"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gada1d3119c020983fdc949c2ccd406caa">SCB_Type::ID_DFR</a></div><div class="ttdeci">__IM uint32_t ID_DFR</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:515</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gadab539fdfb991718401475bf6853669c"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gadab539fdfb991718401475bf6853669c">CONTROL_Type::SFPA</a></div><div class="ttdeci">uint32_t SFPA</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:430</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gadcb98a5b9c93b0cb69cdb7af5638f32e"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gadcb98a5b9c93b0cb69cdb7af5638f32e">APSR_Type::GE</a></div><div class="ttdeci">uint32_t GE</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:320</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gadd790c53410023b3b581919bb681fe2a"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gadd790c53410023b3b581919bb681fe2a">DWT_Type::CTRL</a></div><div class="ttdeci">__IOM uint32_t CTRL</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1204</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gadd7cbd2b0abd8954d62cd7831796ac7c"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gadd7cbd2b0abd8954d62cd7831796ac7c">xPSR_Type::Q</a></div><div class="ttdeci">uint32_t Q</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:382</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gae2ce4d3a54df2fd11a197ccac4406cd0"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gae2ce4d3a54df2fd11a197ccac4406cd0">ITM_Type::IMCR</a></div><div class="ttdeci">__IOM uint32_t IMCR</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1104</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gae4c2ef8c9430d7b7bef5cbfbbaed3a94"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gae4c2ef8c9430d7b7bef5cbfbbaed3a94">APSR_Type::w</a></div><div class="ttdeci">uint32_t w</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:328</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gae60dbff3143d15cd04ac984084d8fbc7"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gae60dbff3143d15cd04ac984084d8fbc7">DWT_Type::DEVARCH</a></div><div class="ttdeci">__IM uint32_t DEVARCH</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1278</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gae61ce9ca5917735325cd93b0fb21dd29"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gae61ce9ca5917735325cd93b0fb21dd29">ITM_CheckChar</a></div><div class="ttdeci">__STATIC_INLINE int32_t ITM_CheckChar(void)</div><div class="ttdoc">ITM Check Character.</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:2944</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gae773bf9f9dac64e6c28b14aa39f74275"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gae773bf9f9dac64e6c28b14aa39f74275">ITM_Type::u8</a></div><div class="ttdeci">__OM uint8_t u8</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1091</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gae907229ba50538bf370fbdfd54c099a2"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gae907229ba50538bf370fbdfd54c099a2">ITM_Type::TPR</a></div><div class="ttdeci">__IOM uint32_t TPR</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1098</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gaeb3126abc4c258a858f21f356c0df6ee"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gaeb3126abc4c258a858f21f356c0df6ee">CoreDebug_Type::DEMCR</a></div><div class="ttdeci">__IOM uint32_t DEMCR</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1881</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gaee138bc70746585e4ccf62557954c07f"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gaee138bc70746585e4ccf62557954c07f">DWT_Type::COMP8</a></div><div class="ttdeci">__IOM uint32_t COMP8</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1244</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gaf14df16ea0690070c45b95f2116b7a0a"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gaf14df16ea0690070c45b95f2116b7a0a">xPSR_Type::V</a></div><div class="ttdeci">uint32_t V</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:383</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gaf1b708c5e413739150df3d16ca3b7061"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gaf1b708c5e413739150df3d16ca3b7061">FPU_Type::FPCCR</a></div><div class="ttdeci">__IOM uint32_t FPCCR</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1749</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gaf317d5e2d946d70e6fb67c02b92cc8a3"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gaf317d5e2d946d70e6fb67c02b92cc8a3">ITM_Type::PID3</a></div><div class="ttdeci">__IM uint32_t PID3</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1118</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gaf3fe705fef8762763b6d61dbdf0ccc3d"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gaf3fe705fef8762763b6d61dbdf0ccc3d">SCB_Type::CTR</a></div><div class="ttdeci">__IM uint32_t CTR</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:520</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gaf438e0f407357e914a70b5bd4d6a97c5"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gaf438e0f407357e914a70b5bd4d6a97c5">xPSR_Type::_reserved0</a></div><div class="ttdeci">uint32_t _reserved0</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:377</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gaf50f7a0a9574fe0e24a68bb4eca75140"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gaf50f7a0a9574fe0e24a68bb4eca75140">SCB_Type::DCCISW</a></div><div class="ttdeci">__OM uint32_t DCCISW</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:541</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gaf8b7d15fa5252b733dd4b11fa1b5730a"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gaf8b7d15fa5252b733dd4b11fa1b5730a">TPI_Type::CLAIMSET</a></div><div class="ttdeci">__IOM uint32_t CLAIMSET</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1409</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gaf907cf64577eaf927dac6787df6dd98b"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gaf907cf64577eaf927dac6787df6dd98b">CoreDebug_Type::DCRSR</a></div><div class="ttdeci">__OM uint32_t DCRSR</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1879</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gaf9085648bf18f69b5f9d1136d45e1d37"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gaf9085648bf18f69b5f9d1136d45e1d37">ITM_Type::PID5</a></div><div class="ttdeci">__IM uint32_t PID5</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1112</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gaf9ea0b56769614c5c5699003b3df39f0"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gaf9ea0b56769614c5c5699003b3df39f0">DWT_Type::FUNCTION13</a></div><div class="ttdeci">__IOM uint32_t FUNCTION13</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1266</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gafbce95646fd514c10aa85ec0a33db728"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gafbce95646fd514c10aa85ec0a33db728">APSR_Type::_reserved0</a></div><div class="ttdeci">uint32_t _reserved0</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:319</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gafcadb0c6d35b21cdc0018658a13942de"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gafcadb0c6d35b21cdc0018658a13942de">SysTick_Type::CALIB</a></div><div class="ttdeci">__IM uint32_t CALIB</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1040</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gafd063c9297a1a3b67e6d1d5e179e6a0e"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gafd063c9297a1a3b67e6d1d5e179e6a0e">SCB_Type::CCSIDR</a></div><div class="ttdeci">__IM uint32_t CCSIDR</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:521</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core__base_html_gaaaf6477c2bde2f00f99e3c2fd1060b01"><div class="ttname"><a href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a></div><div class="ttdeci">#define SCB</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:2044</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core__base_html_gabae7cdf882def602cb787bb039ff6a43"><div class="ttname"><a href="group___c_m_s_i_s__core__base.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a></div><div class="ttdeci">#define ITM</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:2047</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core__base_html_gabc7c93f2594e85ece1e1a24f10591428"><div class="ttname"><a href="group___c_m_s_i_s__core__base.html#gabc7c93f2594e85ece1e1a24f10591428">FPU</a></div><div class="ttdeci">#define FPU</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:2063</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core__base_html_gac8e97e8ce56ae9f57da1363a937f8a17"><div class="ttname"><a href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a></div><div class="ttdeci">#define NVIC</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:2046</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core__base_html_gacd96c53beeaff8f603fcda425eb295de"><div class="ttname"><a href="group___c_m_s_i_s__core__base.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a></div><div class="ttdeci">#define SysTick</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:2045</div></div>
<div class="ttc" id="agroup___configuration__section__for___c_m_s_i_s_html_gae3fe3587d5100c787e02102ce3944460"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a></div><div class="ttdeci">#define __NVIC_PRIO_BITS</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:49</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_ga7e1129cd8a196f4284d41db3e82ad5c8"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a></div><div class="ttdeci">IRQn_Type</div><div class="ttdoc">STM32G4XX Interrupt Number Definition, according to the selected device in Library_configuration_sect...</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:66</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a></div><div class="ttdeci">@ SysTick_IRQn</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:76</div></div>
<div class="ttc" id="astruct_core_debug___type_html"><div class="ttname"><a href="struct_core_debug___type.html">CoreDebug_Type</a></div><div class="ttdoc">Structure type to access the Core Debug Register (CoreDebug).</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1877</div></div>
<div class="ttc" id="astruct_d_w_t___type_html"><div class="ttname"><a href="struct_d_w_t___type.html">DWT_Type</a></div><div class="ttdoc">Structure type to access the Data Watchpoint and Trace Register (DWT).</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1203</div></div>
<div class="ttc" id="astruct_f_p_u___type_html"><div class="ttname"><a href="struct_f_p_u___type.html">FPU_Type</a></div><div class="ttdoc">Structure type to access the Floating Point Unit (FPU).</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1747</div></div>
<div class="ttc" id="astruct_i_t_m___type_html"><div class="ttname"><a href="struct_i_t_m___type.html">ITM_Type</a></div><div class="ttdoc">Structure type to access the Instrumentation Trace Macrocell Register (ITM).</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1088</div></div>
<div class="ttc" id="astruct_n_v_i_c___type_html"><div class="ttname"><a href="struct_n_v_i_c___type.html">NVIC_Type</a></div><div class="ttdoc">Structure type to access the Nested Vectored Interrupt Controller (NVIC).</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:463</div></div>
<div class="ttc" id="astruct_s_c_b___type_html"><div class="ttname"><a href="struct_s_c_b___type.html">SCB_Type</a></div><div class="ttdoc">Structure type to access the System Control Block (SCB).</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:499</div></div>
<div class="ttc" id="astruct_s_cn_s_c_b___type_html"><div class="ttname"><a href="struct_s_cn_s_c_b___type.html">SCnSCB_Type</a></div><div class="ttdoc">Structure type to access the System Control and ID Register not in the SCB.</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1011</div></div>
<div class="ttc" id="astruct_sys_tick___type_html"><div class="ttname"><a href="struct_sys_tick___type.html">SysTick_Type</a></div><div class="ttdoc">Structure type to access the System Timer (SysTick).</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1036</div></div>
<div class="ttc" id="astruct_t_p_i___type_html"><div class="ttname"><a href="struct_t_p_i___type.html">TPI_Type</a></div><div class="ttdoc">Structure type to access the Trace Port Interface Register (TPI).</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1389</div></div>
<div class="ttc" id="aunion_a_p_s_r___type_html"><div class="ttname"><a href="union_a_p_s_r___type.html">APSR_Type</a></div><div class="ttdoc">Union type to access the Application Program Status Register (APSR).</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:316</div></div>
<div class="ttc" id="aunion_c_o_n_t_r_o_l___type_html"><div class="ttname"><a href="union_c_o_n_t_r_o_l___type.html">CONTROL_Type</a></div><div class="ttdoc">Union type to access the Control Registers (CONTROL).</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:424</div></div>
<div class="ttc" id="aunion_i_p_s_r___type_html"><div class="ttname"><a href="union_i_p_s_r___type.html">IPSR_Type</a></div><div class="ttdoc">Union type to access the Interrupt Program Status Register (IPSR).</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:355</div></div>
<div class="ttc" id="aunionx_p_s_r___type_html"><div class="ttname"><a href="unionx_p_s_r___type.html">xPSR_Type</a></div><div class="ttdoc">Union type to access the Special-Purpose Program Status Registers (xPSR).</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:373</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
