APPL_CAR_RESET_OVRD,VAR_0
APPL_CAR_RESET_OVRD_CYA_OVERRIDE_CORE_RST_N,VAR_1
APPL_INTR_STATUS_L0,VAR_2
APPL_INTR_STATUS_L0_CDM_REG_CHK_INT,VAR_3
APPL_INTR_STATUS_L0_INT_INT,VAR_4
APPL_INTR_STATUS_L0_LINK_STATE_INT,VAR_5
APPL_INTR_STATUS_L1_0_0,VAR_6
APPL_INTR_STATUS_L1_0_0_LINK_REQ_RST_NOT_CHGED,VAR_7
APPL_INTR_STATUS_L1_18,VAR_8
APPL_INTR_STATUS_L1_18_CDM_REG_CHK_CMPLT,VAR_9
APPL_INTR_STATUS_L1_18_CDM_REG_CHK_CMP_ERR,VAR_10
APPL_INTR_STATUS_L1_18_CDM_REG_CHK_LOGIC_ERR,VAR_11
APPL_INTR_STATUS_L1_8_0,VAR_12
APPL_INTR_STATUS_L1_8_0_AUTO_BW_INT_STS,VAR_13
APPL_INTR_STATUS_L1_8_0_BW_MGT_INT_STS,VAR_14
IRQ_HANDLED,VAR_15
PCIE_PL_CHK_REG_CHK_REG_COMPARISON_ERROR,VAR_16
PCIE_PL_CHK_REG_CHK_REG_COMPLETE,VAR_17
PCIE_PL_CHK_REG_CHK_REG_LOGIC_ERROR,VAR_18
PCIE_PL_CHK_REG_CONTROL_STATUS,VAR_19
PCIE_PL_CHK_REG_ERR_ADDR,VAR_20
PCI_EXP_LNKSTA,VAR_21
PCI_EXP_LNKSTA_CLS,VAR_22
PORT_LOGIC_GEN2_CTRL,VAR_23
PORT_LOGIC_GEN2_CTRL_DIRECT_SPEED_CHANGE,VAR_24
appl_readl,FUNC_0
appl_writel,FUNC_1
apply_bad_link_workaround,FUNC_2
dev_dbg,FUNC_3
dev_err,FUNC_4
dev_info,FUNC_5
dw_pcie_readl_dbi,FUNC_6
dw_pcie_readw_dbi,FUNC_7
dw_pcie_writel_dbi,FUNC_8
udelay,FUNC_9
tegra_pcie_rp_irq_handler,FUNC_10
pcie,VAR_25
pci,VAR_26
pp,VAR_27
val,VAR_28
tmp,VAR_29
val_w,VAR_30
