// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "04/17/2025 21:10:08"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module decompressor (
	i_clk,
	i_reset,
	i_update,
	i_data,
	o_data);
input 	i_clk;
input 	i_reset;
input 	i_update;
input 	[127:0] i_data;
output 	[127:0] o_data;

// Design Ports Information
// i_clk	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reset	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_update	=>  Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[0]	=>  Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[1]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[2]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[3]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[4]	=>  Location: PIN_AC15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[5]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[6]	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[7]	=>  Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[8]	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[9]	=>  Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[10]	=>  Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[11]	=>  Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[12]	=>  Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[13]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[14]	=>  Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[15]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[16]	=>  Location: PIN_T20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[17]	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[18]	=>  Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[19]	=>  Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[20]	=>  Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[21]	=>  Location: PIN_N18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[22]	=>  Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[23]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[24]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[25]	=>  Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[26]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[27]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[28]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[29]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[30]	=>  Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[31]	=>  Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[32]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[33]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[34]	=>  Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[35]	=>  Location: PIN_J24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[36]	=>  Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[37]	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[38]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[39]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[40]	=>  Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[41]	=>  Location: PIN_J25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[42]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[43]	=>  Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[44]	=>  Location: PIN_M20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[45]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[46]	=>  Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[47]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[48]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[49]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[50]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[51]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[52]	=>  Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[53]	=>  Location: PIN_J26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[54]	=>  Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[55]	=>  Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[56]	=>  Location: PIN_AD2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[57]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[58]	=>  Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[59]	=>  Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[60]	=>  Location: PIN_K19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[61]	=>  Location: PIN_F26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[62]	=>  Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[63]	=>  Location: PIN_H26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[64]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[65]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[66]	=>  Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[67]	=>  Location: PIN_H24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[68]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[69]	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[70]	=>  Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[71]	=>  Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[72]	=>  Location: PIN_G24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[73]	=>  Location: PIN_AE3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[74]	=>  Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[75]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[76]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[77]	=>  Location: PIN_D23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[78]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[79]	=>  Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[80]	=>  Location: PIN_G25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[81]	=>  Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[82]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[83]	=>  Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[84]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[85]	=>  Location: PIN_H25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[86]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[87]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[88]	=>  Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[89]	=>  Location: PIN_B24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[90]	=>  Location: PIN_F23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[91]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[92]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[93]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[94]	=>  Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[95]	=>  Location: PIN_F25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[96]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[97]	=>  Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[98]	=>  Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[99]	=>  Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[100]	=>  Location: PIN_V6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[101]	=>  Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[102]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[103]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[104]	=>  Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[105]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[106]	=>  Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[107]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[108]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[109]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[110]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[111]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[112]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[113]	=>  Location: PIN_AE21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[114]	=>  Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[115]	=>  Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[116]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[117]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[118]	=>  Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[119]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[120]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[121]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[122]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[123]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[124]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[125]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[126]	=>  Location: PIN_W23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_data[127]	=>  Location: PIN_AF5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// o_data[0]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[1]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[2]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[3]	=>  Location: PIN_L23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[4]	=>  Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[5]	=>  Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[6]	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[7]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[8]	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[9]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[10]	=>  Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[11]	=>  Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[12]	=>  Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[13]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[14]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[15]	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[16]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[17]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[18]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[19]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[20]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[21]	=>  Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[22]	=>  Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[23]	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[24]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[25]	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[26]	=>  Location: PIN_K9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[27]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[28]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[29]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[30]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[31]	=>  Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[32]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[33]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[34]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[35]	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[36]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[37]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[38]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[39]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[40]	=>  Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[41]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[42]	=>  Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[43]	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[44]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[45]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[46]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[47]	=>  Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[48]	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[49]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[50]	=>  Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[51]	=>  Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[52]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[53]	=>  Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[54]	=>  Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[55]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[56]	=>  Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[57]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[58]	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[59]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[60]	=>  Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[61]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[62]	=>  Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[63]	=>  Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[64]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[65]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[66]	=>  Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[67]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[68]	=>  Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[69]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[70]	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[71]	=>  Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[72]	=>  Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[73]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[74]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[75]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[76]	=>  Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[77]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[78]	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[79]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[80]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[81]	=>  Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[82]	=>  Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[83]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[84]	=>  Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[85]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[86]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[87]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[88]	=>  Location: PIN_E25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[89]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[90]	=>  Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[91]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[92]	=>  Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[93]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[94]	=>  Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[95]	=>  Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[96]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[97]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[98]	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[99]	=>  Location: PIN_H23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[100]	=>  Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[101]	=>  Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[102]	=>  Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[103]	=>  Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[104]	=>  Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[105]	=>  Location: PIN_D26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[106]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[107]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[108]	=>  Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[109]	=>  Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[110]	=>  Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[111]	=>  Location: PIN_C23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[112]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[113]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[114]	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[115]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[116]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[117]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[118]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[119]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[120]	=>  Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[121]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[122]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[123]	=>  Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[124]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[125]	=>  Location: PIN_AC6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[126]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_data[127]	=>  Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("decoder_v.sdo");
// synopsys translate_on



// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_clk));
// synopsys translate_off
defparam \i_clk~I .input_async_reset = "none";
defparam \i_clk~I .input_power_up = "low";
defparam \i_clk~I .input_register_mode = "none";
defparam \i_clk~I .input_sync_reset = "none";
defparam \i_clk~I .oe_async_reset = "none";
defparam \i_clk~I .oe_power_up = "low";
defparam \i_clk~I .oe_register_mode = "none";
defparam \i_clk~I .oe_sync_reset = "none";
defparam \i_clk~I .operation_mode = "input";
defparam \i_clk~I .output_async_reset = "none";
defparam \i_clk~I .output_power_up = "low";
defparam \i_clk~I .output_register_mode = "none";
defparam \i_clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reset~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reset));
// synopsys translate_off
defparam \i_reset~I .input_async_reset = "none";
defparam \i_reset~I .input_power_up = "low";
defparam \i_reset~I .input_register_mode = "none";
defparam \i_reset~I .input_sync_reset = "none";
defparam \i_reset~I .oe_async_reset = "none";
defparam \i_reset~I .oe_power_up = "low";
defparam \i_reset~I .oe_register_mode = "none";
defparam \i_reset~I .oe_sync_reset = "none";
defparam \i_reset~I .operation_mode = "input";
defparam \i_reset~I .output_async_reset = "none";
defparam \i_reset~I .output_power_up = "low";
defparam \i_reset~I .output_register_mode = "none";
defparam \i_reset~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_update~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_update));
// synopsys translate_off
defparam \i_update~I .input_async_reset = "none";
defparam \i_update~I .input_power_up = "low";
defparam \i_update~I .input_register_mode = "none";
defparam \i_update~I .input_sync_reset = "none";
defparam \i_update~I .oe_async_reset = "none";
defparam \i_update~I .oe_power_up = "low";
defparam \i_update~I .oe_register_mode = "none";
defparam \i_update~I .oe_sync_reset = "none";
defparam \i_update~I .operation_mode = "input";
defparam \i_update~I .output_async_reset = "none";
defparam \i_update~I .output_power_up = "low";
defparam \i_update~I .output_register_mode = "none";
defparam \i_update~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[0]));
// synopsys translate_off
defparam \i_data[0]~I .input_async_reset = "none";
defparam \i_data[0]~I .input_power_up = "low";
defparam \i_data[0]~I .input_register_mode = "none";
defparam \i_data[0]~I .input_sync_reset = "none";
defparam \i_data[0]~I .oe_async_reset = "none";
defparam \i_data[0]~I .oe_power_up = "low";
defparam \i_data[0]~I .oe_register_mode = "none";
defparam \i_data[0]~I .oe_sync_reset = "none";
defparam \i_data[0]~I .operation_mode = "input";
defparam \i_data[0]~I .output_async_reset = "none";
defparam \i_data[0]~I .output_power_up = "low";
defparam \i_data[0]~I .output_register_mode = "none";
defparam \i_data[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[1]));
// synopsys translate_off
defparam \i_data[1]~I .input_async_reset = "none";
defparam \i_data[1]~I .input_power_up = "low";
defparam \i_data[1]~I .input_register_mode = "none";
defparam \i_data[1]~I .input_sync_reset = "none";
defparam \i_data[1]~I .oe_async_reset = "none";
defparam \i_data[1]~I .oe_power_up = "low";
defparam \i_data[1]~I .oe_register_mode = "none";
defparam \i_data[1]~I .oe_sync_reset = "none";
defparam \i_data[1]~I .operation_mode = "input";
defparam \i_data[1]~I .output_async_reset = "none";
defparam \i_data[1]~I .output_power_up = "low";
defparam \i_data[1]~I .output_register_mode = "none";
defparam \i_data[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[2]));
// synopsys translate_off
defparam \i_data[2]~I .input_async_reset = "none";
defparam \i_data[2]~I .input_power_up = "low";
defparam \i_data[2]~I .input_register_mode = "none";
defparam \i_data[2]~I .input_sync_reset = "none";
defparam \i_data[2]~I .oe_async_reset = "none";
defparam \i_data[2]~I .oe_power_up = "low";
defparam \i_data[2]~I .oe_register_mode = "none";
defparam \i_data[2]~I .oe_sync_reset = "none";
defparam \i_data[2]~I .operation_mode = "input";
defparam \i_data[2]~I .output_async_reset = "none";
defparam \i_data[2]~I .output_power_up = "low";
defparam \i_data[2]~I .output_register_mode = "none";
defparam \i_data[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[3]));
// synopsys translate_off
defparam \i_data[3]~I .input_async_reset = "none";
defparam \i_data[3]~I .input_power_up = "low";
defparam \i_data[3]~I .input_register_mode = "none";
defparam \i_data[3]~I .input_sync_reset = "none";
defparam \i_data[3]~I .oe_async_reset = "none";
defparam \i_data[3]~I .oe_power_up = "low";
defparam \i_data[3]~I .oe_register_mode = "none";
defparam \i_data[3]~I .oe_sync_reset = "none";
defparam \i_data[3]~I .operation_mode = "input";
defparam \i_data[3]~I .output_async_reset = "none";
defparam \i_data[3]~I .output_power_up = "low";
defparam \i_data[3]~I .output_register_mode = "none";
defparam \i_data[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[4]));
// synopsys translate_off
defparam \i_data[4]~I .input_async_reset = "none";
defparam \i_data[4]~I .input_power_up = "low";
defparam \i_data[4]~I .input_register_mode = "none";
defparam \i_data[4]~I .input_sync_reset = "none";
defparam \i_data[4]~I .oe_async_reset = "none";
defparam \i_data[4]~I .oe_power_up = "low";
defparam \i_data[4]~I .oe_register_mode = "none";
defparam \i_data[4]~I .oe_sync_reset = "none";
defparam \i_data[4]~I .operation_mode = "input";
defparam \i_data[4]~I .output_async_reset = "none";
defparam \i_data[4]~I .output_power_up = "low";
defparam \i_data[4]~I .output_register_mode = "none";
defparam \i_data[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[5]));
// synopsys translate_off
defparam \i_data[5]~I .input_async_reset = "none";
defparam \i_data[5]~I .input_power_up = "low";
defparam \i_data[5]~I .input_register_mode = "none";
defparam \i_data[5]~I .input_sync_reset = "none";
defparam \i_data[5]~I .oe_async_reset = "none";
defparam \i_data[5]~I .oe_power_up = "low";
defparam \i_data[5]~I .oe_register_mode = "none";
defparam \i_data[5]~I .oe_sync_reset = "none";
defparam \i_data[5]~I .operation_mode = "input";
defparam \i_data[5]~I .output_async_reset = "none";
defparam \i_data[5]~I .output_power_up = "low";
defparam \i_data[5]~I .output_register_mode = "none";
defparam \i_data[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[6]));
// synopsys translate_off
defparam \i_data[6]~I .input_async_reset = "none";
defparam \i_data[6]~I .input_power_up = "low";
defparam \i_data[6]~I .input_register_mode = "none";
defparam \i_data[6]~I .input_sync_reset = "none";
defparam \i_data[6]~I .oe_async_reset = "none";
defparam \i_data[6]~I .oe_power_up = "low";
defparam \i_data[6]~I .oe_register_mode = "none";
defparam \i_data[6]~I .oe_sync_reset = "none";
defparam \i_data[6]~I .operation_mode = "input";
defparam \i_data[6]~I .output_async_reset = "none";
defparam \i_data[6]~I .output_power_up = "low";
defparam \i_data[6]~I .output_register_mode = "none";
defparam \i_data[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[7]));
// synopsys translate_off
defparam \i_data[7]~I .input_async_reset = "none";
defparam \i_data[7]~I .input_power_up = "low";
defparam \i_data[7]~I .input_register_mode = "none";
defparam \i_data[7]~I .input_sync_reset = "none";
defparam \i_data[7]~I .oe_async_reset = "none";
defparam \i_data[7]~I .oe_power_up = "low";
defparam \i_data[7]~I .oe_register_mode = "none";
defparam \i_data[7]~I .oe_sync_reset = "none";
defparam \i_data[7]~I .operation_mode = "input";
defparam \i_data[7]~I .output_async_reset = "none";
defparam \i_data[7]~I .output_power_up = "low";
defparam \i_data[7]~I .output_register_mode = "none";
defparam \i_data[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[8]));
// synopsys translate_off
defparam \i_data[8]~I .input_async_reset = "none";
defparam \i_data[8]~I .input_power_up = "low";
defparam \i_data[8]~I .input_register_mode = "none";
defparam \i_data[8]~I .input_sync_reset = "none";
defparam \i_data[8]~I .oe_async_reset = "none";
defparam \i_data[8]~I .oe_power_up = "low";
defparam \i_data[8]~I .oe_register_mode = "none";
defparam \i_data[8]~I .oe_sync_reset = "none";
defparam \i_data[8]~I .operation_mode = "input";
defparam \i_data[8]~I .output_async_reset = "none";
defparam \i_data[8]~I .output_power_up = "low";
defparam \i_data[8]~I .output_register_mode = "none";
defparam \i_data[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[9]));
// synopsys translate_off
defparam \i_data[9]~I .input_async_reset = "none";
defparam \i_data[9]~I .input_power_up = "low";
defparam \i_data[9]~I .input_register_mode = "none";
defparam \i_data[9]~I .input_sync_reset = "none";
defparam \i_data[9]~I .oe_async_reset = "none";
defparam \i_data[9]~I .oe_power_up = "low";
defparam \i_data[9]~I .oe_register_mode = "none";
defparam \i_data[9]~I .oe_sync_reset = "none";
defparam \i_data[9]~I .operation_mode = "input";
defparam \i_data[9]~I .output_async_reset = "none";
defparam \i_data[9]~I .output_power_up = "low";
defparam \i_data[9]~I .output_register_mode = "none";
defparam \i_data[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[10]));
// synopsys translate_off
defparam \i_data[10]~I .input_async_reset = "none";
defparam \i_data[10]~I .input_power_up = "low";
defparam \i_data[10]~I .input_register_mode = "none";
defparam \i_data[10]~I .input_sync_reset = "none";
defparam \i_data[10]~I .oe_async_reset = "none";
defparam \i_data[10]~I .oe_power_up = "low";
defparam \i_data[10]~I .oe_register_mode = "none";
defparam \i_data[10]~I .oe_sync_reset = "none";
defparam \i_data[10]~I .operation_mode = "input";
defparam \i_data[10]~I .output_async_reset = "none";
defparam \i_data[10]~I .output_power_up = "low";
defparam \i_data[10]~I .output_register_mode = "none";
defparam \i_data[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[11]));
// synopsys translate_off
defparam \i_data[11]~I .input_async_reset = "none";
defparam \i_data[11]~I .input_power_up = "low";
defparam \i_data[11]~I .input_register_mode = "none";
defparam \i_data[11]~I .input_sync_reset = "none";
defparam \i_data[11]~I .oe_async_reset = "none";
defparam \i_data[11]~I .oe_power_up = "low";
defparam \i_data[11]~I .oe_register_mode = "none";
defparam \i_data[11]~I .oe_sync_reset = "none";
defparam \i_data[11]~I .operation_mode = "input";
defparam \i_data[11]~I .output_async_reset = "none";
defparam \i_data[11]~I .output_power_up = "low";
defparam \i_data[11]~I .output_register_mode = "none";
defparam \i_data[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[12]));
// synopsys translate_off
defparam \i_data[12]~I .input_async_reset = "none";
defparam \i_data[12]~I .input_power_up = "low";
defparam \i_data[12]~I .input_register_mode = "none";
defparam \i_data[12]~I .input_sync_reset = "none";
defparam \i_data[12]~I .oe_async_reset = "none";
defparam \i_data[12]~I .oe_power_up = "low";
defparam \i_data[12]~I .oe_register_mode = "none";
defparam \i_data[12]~I .oe_sync_reset = "none";
defparam \i_data[12]~I .operation_mode = "input";
defparam \i_data[12]~I .output_async_reset = "none";
defparam \i_data[12]~I .output_power_up = "low";
defparam \i_data[12]~I .output_register_mode = "none";
defparam \i_data[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[13]));
// synopsys translate_off
defparam \i_data[13]~I .input_async_reset = "none";
defparam \i_data[13]~I .input_power_up = "low";
defparam \i_data[13]~I .input_register_mode = "none";
defparam \i_data[13]~I .input_sync_reset = "none";
defparam \i_data[13]~I .oe_async_reset = "none";
defparam \i_data[13]~I .oe_power_up = "low";
defparam \i_data[13]~I .oe_register_mode = "none";
defparam \i_data[13]~I .oe_sync_reset = "none";
defparam \i_data[13]~I .operation_mode = "input";
defparam \i_data[13]~I .output_async_reset = "none";
defparam \i_data[13]~I .output_power_up = "low";
defparam \i_data[13]~I .output_register_mode = "none";
defparam \i_data[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[14]));
// synopsys translate_off
defparam \i_data[14]~I .input_async_reset = "none";
defparam \i_data[14]~I .input_power_up = "low";
defparam \i_data[14]~I .input_register_mode = "none";
defparam \i_data[14]~I .input_sync_reset = "none";
defparam \i_data[14]~I .oe_async_reset = "none";
defparam \i_data[14]~I .oe_power_up = "low";
defparam \i_data[14]~I .oe_register_mode = "none";
defparam \i_data[14]~I .oe_sync_reset = "none";
defparam \i_data[14]~I .operation_mode = "input";
defparam \i_data[14]~I .output_async_reset = "none";
defparam \i_data[14]~I .output_power_up = "low";
defparam \i_data[14]~I .output_register_mode = "none";
defparam \i_data[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[15]));
// synopsys translate_off
defparam \i_data[15]~I .input_async_reset = "none";
defparam \i_data[15]~I .input_power_up = "low";
defparam \i_data[15]~I .input_register_mode = "none";
defparam \i_data[15]~I .input_sync_reset = "none";
defparam \i_data[15]~I .oe_async_reset = "none";
defparam \i_data[15]~I .oe_power_up = "low";
defparam \i_data[15]~I .oe_register_mode = "none";
defparam \i_data[15]~I .oe_sync_reset = "none";
defparam \i_data[15]~I .operation_mode = "input";
defparam \i_data[15]~I .output_async_reset = "none";
defparam \i_data[15]~I .output_power_up = "low";
defparam \i_data[15]~I .output_register_mode = "none";
defparam \i_data[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[16]));
// synopsys translate_off
defparam \i_data[16]~I .input_async_reset = "none";
defparam \i_data[16]~I .input_power_up = "low";
defparam \i_data[16]~I .input_register_mode = "none";
defparam \i_data[16]~I .input_sync_reset = "none";
defparam \i_data[16]~I .oe_async_reset = "none";
defparam \i_data[16]~I .oe_power_up = "low";
defparam \i_data[16]~I .oe_register_mode = "none";
defparam \i_data[16]~I .oe_sync_reset = "none";
defparam \i_data[16]~I .operation_mode = "input";
defparam \i_data[16]~I .output_async_reset = "none";
defparam \i_data[16]~I .output_power_up = "low";
defparam \i_data[16]~I .output_register_mode = "none";
defparam \i_data[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[17]));
// synopsys translate_off
defparam \i_data[17]~I .input_async_reset = "none";
defparam \i_data[17]~I .input_power_up = "low";
defparam \i_data[17]~I .input_register_mode = "none";
defparam \i_data[17]~I .input_sync_reset = "none";
defparam \i_data[17]~I .oe_async_reset = "none";
defparam \i_data[17]~I .oe_power_up = "low";
defparam \i_data[17]~I .oe_register_mode = "none";
defparam \i_data[17]~I .oe_sync_reset = "none";
defparam \i_data[17]~I .operation_mode = "input";
defparam \i_data[17]~I .output_async_reset = "none";
defparam \i_data[17]~I .output_power_up = "low";
defparam \i_data[17]~I .output_register_mode = "none";
defparam \i_data[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[18]));
// synopsys translate_off
defparam \i_data[18]~I .input_async_reset = "none";
defparam \i_data[18]~I .input_power_up = "low";
defparam \i_data[18]~I .input_register_mode = "none";
defparam \i_data[18]~I .input_sync_reset = "none";
defparam \i_data[18]~I .oe_async_reset = "none";
defparam \i_data[18]~I .oe_power_up = "low";
defparam \i_data[18]~I .oe_register_mode = "none";
defparam \i_data[18]~I .oe_sync_reset = "none";
defparam \i_data[18]~I .operation_mode = "input";
defparam \i_data[18]~I .output_async_reset = "none";
defparam \i_data[18]~I .output_power_up = "low";
defparam \i_data[18]~I .output_register_mode = "none";
defparam \i_data[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[19]));
// synopsys translate_off
defparam \i_data[19]~I .input_async_reset = "none";
defparam \i_data[19]~I .input_power_up = "low";
defparam \i_data[19]~I .input_register_mode = "none";
defparam \i_data[19]~I .input_sync_reset = "none";
defparam \i_data[19]~I .oe_async_reset = "none";
defparam \i_data[19]~I .oe_power_up = "low";
defparam \i_data[19]~I .oe_register_mode = "none";
defparam \i_data[19]~I .oe_sync_reset = "none";
defparam \i_data[19]~I .operation_mode = "input";
defparam \i_data[19]~I .output_async_reset = "none";
defparam \i_data[19]~I .output_power_up = "low";
defparam \i_data[19]~I .output_register_mode = "none";
defparam \i_data[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[20]));
// synopsys translate_off
defparam \i_data[20]~I .input_async_reset = "none";
defparam \i_data[20]~I .input_power_up = "low";
defparam \i_data[20]~I .input_register_mode = "none";
defparam \i_data[20]~I .input_sync_reset = "none";
defparam \i_data[20]~I .oe_async_reset = "none";
defparam \i_data[20]~I .oe_power_up = "low";
defparam \i_data[20]~I .oe_register_mode = "none";
defparam \i_data[20]~I .oe_sync_reset = "none";
defparam \i_data[20]~I .operation_mode = "input";
defparam \i_data[20]~I .output_async_reset = "none";
defparam \i_data[20]~I .output_power_up = "low";
defparam \i_data[20]~I .output_register_mode = "none";
defparam \i_data[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[21]));
// synopsys translate_off
defparam \i_data[21]~I .input_async_reset = "none";
defparam \i_data[21]~I .input_power_up = "low";
defparam \i_data[21]~I .input_register_mode = "none";
defparam \i_data[21]~I .input_sync_reset = "none";
defparam \i_data[21]~I .oe_async_reset = "none";
defparam \i_data[21]~I .oe_power_up = "low";
defparam \i_data[21]~I .oe_register_mode = "none";
defparam \i_data[21]~I .oe_sync_reset = "none";
defparam \i_data[21]~I .operation_mode = "input";
defparam \i_data[21]~I .output_async_reset = "none";
defparam \i_data[21]~I .output_power_up = "low";
defparam \i_data[21]~I .output_register_mode = "none";
defparam \i_data[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[22]));
// synopsys translate_off
defparam \i_data[22]~I .input_async_reset = "none";
defparam \i_data[22]~I .input_power_up = "low";
defparam \i_data[22]~I .input_register_mode = "none";
defparam \i_data[22]~I .input_sync_reset = "none";
defparam \i_data[22]~I .oe_async_reset = "none";
defparam \i_data[22]~I .oe_power_up = "low";
defparam \i_data[22]~I .oe_register_mode = "none";
defparam \i_data[22]~I .oe_sync_reset = "none";
defparam \i_data[22]~I .operation_mode = "input";
defparam \i_data[22]~I .output_async_reset = "none";
defparam \i_data[22]~I .output_power_up = "low";
defparam \i_data[22]~I .output_register_mode = "none";
defparam \i_data[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[23]));
// synopsys translate_off
defparam \i_data[23]~I .input_async_reset = "none";
defparam \i_data[23]~I .input_power_up = "low";
defparam \i_data[23]~I .input_register_mode = "none";
defparam \i_data[23]~I .input_sync_reset = "none";
defparam \i_data[23]~I .oe_async_reset = "none";
defparam \i_data[23]~I .oe_power_up = "low";
defparam \i_data[23]~I .oe_register_mode = "none";
defparam \i_data[23]~I .oe_sync_reset = "none";
defparam \i_data[23]~I .operation_mode = "input";
defparam \i_data[23]~I .output_async_reset = "none";
defparam \i_data[23]~I .output_power_up = "low";
defparam \i_data[23]~I .output_register_mode = "none";
defparam \i_data[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[24]));
// synopsys translate_off
defparam \i_data[24]~I .input_async_reset = "none";
defparam \i_data[24]~I .input_power_up = "low";
defparam \i_data[24]~I .input_register_mode = "none";
defparam \i_data[24]~I .input_sync_reset = "none";
defparam \i_data[24]~I .oe_async_reset = "none";
defparam \i_data[24]~I .oe_power_up = "low";
defparam \i_data[24]~I .oe_register_mode = "none";
defparam \i_data[24]~I .oe_sync_reset = "none";
defparam \i_data[24]~I .operation_mode = "input";
defparam \i_data[24]~I .output_async_reset = "none";
defparam \i_data[24]~I .output_power_up = "low";
defparam \i_data[24]~I .output_register_mode = "none";
defparam \i_data[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[25]));
// synopsys translate_off
defparam \i_data[25]~I .input_async_reset = "none";
defparam \i_data[25]~I .input_power_up = "low";
defparam \i_data[25]~I .input_register_mode = "none";
defparam \i_data[25]~I .input_sync_reset = "none";
defparam \i_data[25]~I .oe_async_reset = "none";
defparam \i_data[25]~I .oe_power_up = "low";
defparam \i_data[25]~I .oe_register_mode = "none";
defparam \i_data[25]~I .oe_sync_reset = "none";
defparam \i_data[25]~I .operation_mode = "input";
defparam \i_data[25]~I .output_async_reset = "none";
defparam \i_data[25]~I .output_power_up = "low";
defparam \i_data[25]~I .output_register_mode = "none";
defparam \i_data[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[26]));
// synopsys translate_off
defparam \i_data[26]~I .input_async_reset = "none";
defparam \i_data[26]~I .input_power_up = "low";
defparam \i_data[26]~I .input_register_mode = "none";
defparam \i_data[26]~I .input_sync_reset = "none";
defparam \i_data[26]~I .oe_async_reset = "none";
defparam \i_data[26]~I .oe_power_up = "low";
defparam \i_data[26]~I .oe_register_mode = "none";
defparam \i_data[26]~I .oe_sync_reset = "none";
defparam \i_data[26]~I .operation_mode = "input";
defparam \i_data[26]~I .output_async_reset = "none";
defparam \i_data[26]~I .output_power_up = "low";
defparam \i_data[26]~I .output_register_mode = "none";
defparam \i_data[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[27]));
// synopsys translate_off
defparam \i_data[27]~I .input_async_reset = "none";
defparam \i_data[27]~I .input_power_up = "low";
defparam \i_data[27]~I .input_register_mode = "none";
defparam \i_data[27]~I .input_sync_reset = "none";
defparam \i_data[27]~I .oe_async_reset = "none";
defparam \i_data[27]~I .oe_power_up = "low";
defparam \i_data[27]~I .oe_register_mode = "none";
defparam \i_data[27]~I .oe_sync_reset = "none";
defparam \i_data[27]~I .operation_mode = "input";
defparam \i_data[27]~I .output_async_reset = "none";
defparam \i_data[27]~I .output_power_up = "low";
defparam \i_data[27]~I .output_register_mode = "none";
defparam \i_data[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[28]));
// synopsys translate_off
defparam \i_data[28]~I .input_async_reset = "none";
defparam \i_data[28]~I .input_power_up = "low";
defparam \i_data[28]~I .input_register_mode = "none";
defparam \i_data[28]~I .input_sync_reset = "none";
defparam \i_data[28]~I .oe_async_reset = "none";
defparam \i_data[28]~I .oe_power_up = "low";
defparam \i_data[28]~I .oe_register_mode = "none";
defparam \i_data[28]~I .oe_sync_reset = "none";
defparam \i_data[28]~I .operation_mode = "input";
defparam \i_data[28]~I .output_async_reset = "none";
defparam \i_data[28]~I .output_power_up = "low";
defparam \i_data[28]~I .output_register_mode = "none";
defparam \i_data[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[29]));
// synopsys translate_off
defparam \i_data[29]~I .input_async_reset = "none";
defparam \i_data[29]~I .input_power_up = "low";
defparam \i_data[29]~I .input_register_mode = "none";
defparam \i_data[29]~I .input_sync_reset = "none";
defparam \i_data[29]~I .oe_async_reset = "none";
defparam \i_data[29]~I .oe_power_up = "low";
defparam \i_data[29]~I .oe_register_mode = "none";
defparam \i_data[29]~I .oe_sync_reset = "none";
defparam \i_data[29]~I .operation_mode = "input";
defparam \i_data[29]~I .output_async_reset = "none";
defparam \i_data[29]~I .output_power_up = "low";
defparam \i_data[29]~I .output_register_mode = "none";
defparam \i_data[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[30]));
// synopsys translate_off
defparam \i_data[30]~I .input_async_reset = "none";
defparam \i_data[30]~I .input_power_up = "low";
defparam \i_data[30]~I .input_register_mode = "none";
defparam \i_data[30]~I .input_sync_reset = "none";
defparam \i_data[30]~I .oe_async_reset = "none";
defparam \i_data[30]~I .oe_power_up = "low";
defparam \i_data[30]~I .oe_register_mode = "none";
defparam \i_data[30]~I .oe_sync_reset = "none";
defparam \i_data[30]~I .operation_mode = "input";
defparam \i_data[30]~I .output_async_reset = "none";
defparam \i_data[30]~I .output_power_up = "low";
defparam \i_data[30]~I .output_register_mode = "none";
defparam \i_data[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[31]));
// synopsys translate_off
defparam \i_data[31]~I .input_async_reset = "none";
defparam \i_data[31]~I .input_power_up = "low";
defparam \i_data[31]~I .input_register_mode = "none";
defparam \i_data[31]~I .input_sync_reset = "none";
defparam \i_data[31]~I .oe_async_reset = "none";
defparam \i_data[31]~I .oe_power_up = "low";
defparam \i_data[31]~I .oe_register_mode = "none";
defparam \i_data[31]~I .oe_sync_reset = "none";
defparam \i_data[31]~I .operation_mode = "input";
defparam \i_data[31]~I .output_async_reset = "none";
defparam \i_data[31]~I .output_power_up = "low";
defparam \i_data[31]~I .output_register_mode = "none";
defparam \i_data[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[32]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[32]));
// synopsys translate_off
defparam \i_data[32]~I .input_async_reset = "none";
defparam \i_data[32]~I .input_power_up = "low";
defparam \i_data[32]~I .input_register_mode = "none";
defparam \i_data[32]~I .input_sync_reset = "none";
defparam \i_data[32]~I .oe_async_reset = "none";
defparam \i_data[32]~I .oe_power_up = "low";
defparam \i_data[32]~I .oe_register_mode = "none";
defparam \i_data[32]~I .oe_sync_reset = "none";
defparam \i_data[32]~I .operation_mode = "input";
defparam \i_data[32]~I .output_async_reset = "none";
defparam \i_data[32]~I .output_power_up = "low";
defparam \i_data[32]~I .output_register_mode = "none";
defparam \i_data[32]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[33]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[33]));
// synopsys translate_off
defparam \i_data[33]~I .input_async_reset = "none";
defparam \i_data[33]~I .input_power_up = "low";
defparam \i_data[33]~I .input_register_mode = "none";
defparam \i_data[33]~I .input_sync_reset = "none";
defparam \i_data[33]~I .oe_async_reset = "none";
defparam \i_data[33]~I .oe_power_up = "low";
defparam \i_data[33]~I .oe_register_mode = "none";
defparam \i_data[33]~I .oe_sync_reset = "none";
defparam \i_data[33]~I .operation_mode = "input";
defparam \i_data[33]~I .output_async_reset = "none";
defparam \i_data[33]~I .output_power_up = "low";
defparam \i_data[33]~I .output_register_mode = "none";
defparam \i_data[33]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[34]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[34]));
// synopsys translate_off
defparam \i_data[34]~I .input_async_reset = "none";
defparam \i_data[34]~I .input_power_up = "low";
defparam \i_data[34]~I .input_register_mode = "none";
defparam \i_data[34]~I .input_sync_reset = "none";
defparam \i_data[34]~I .oe_async_reset = "none";
defparam \i_data[34]~I .oe_power_up = "low";
defparam \i_data[34]~I .oe_register_mode = "none";
defparam \i_data[34]~I .oe_sync_reset = "none";
defparam \i_data[34]~I .operation_mode = "input";
defparam \i_data[34]~I .output_async_reset = "none";
defparam \i_data[34]~I .output_power_up = "low";
defparam \i_data[34]~I .output_register_mode = "none";
defparam \i_data[34]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[35]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[35]));
// synopsys translate_off
defparam \i_data[35]~I .input_async_reset = "none";
defparam \i_data[35]~I .input_power_up = "low";
defparam \i_data[35]~I .input_register_mode = "none";
defparam \i_data[35]~I .input_sync_reset = "none";
defparam \i_data[35]~I .oe_async_reset = "none";
defparam \i_data[35]~I .oe_power_up = "low";
defparam \i_data[35]~I .oe_register_mode = "none";
defparam \i_data[35]~I .oe_sync_reset = "none";
defparam \i_data[35]~I .operation_mode = "input";
defparam \i_data[35]~I .output_async_reset = "none";
defparam \i_data[35]~I .output_power_up = "low";
defparam \i_data[35]~I .output_register_mode = "none";
defparam \i_data[35]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[36]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[36]));
// synopsys translate_off
defparam \i_data[36]~I .input_async_reset = "none";
defparam \i_data[36]~I .input_power_up = "low";
defparam \i_data[36]~I .input_register_mode = "none";
defparam \i_data[36]~I .input_sync_reset = "none";
defparam \i_data[36]~I .oe_async_reset = "none";
defparam \i_data[36]~I .oe_power_up = "low";
defparam \i_data[36]~I .oe_register_mode = "none";
defparam \i_data[36]~I .oe_sync_reset = "none";
defparam \i_data[36]~I .operation_mode = "input";
defparam \i_data[36]~I .output_async_reset = "none";
defparam \i_data[36]~I .output_power_up = "low";
defparam \i_data[36]~I .output_register_mode = "none";
defparam \i_data[36]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[37]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[37]));
// synopsys translate_off
defparam \i_data[37]~I .input_async_reset = "none";
defparam \i_data[37]~I .input_power_up = "low";
defparam \i_data[37]~I .input_register_mode = "none";
defparam \i_data[37]~I .input_sync_reset = "none";
defparam \i_data[37]~I .oe_async_reset = "none";
defparam \i_data[37]~I .oe_power_up = "low";
defparam \i_data[37]~I .oe_register_mode = "none";
defparam \i_data[37]~I .oe_sync_reset = "none";
defparam \i_data[37]~I .operation_mode = "input";
defparam \i_data[37]~I .output_async_reset = "none";
defparam \i_data[37]~I .output_power_up = "low";
defparam \i_data[37]~I .output_register_mode = "none";
defparam \i_data[37]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[38]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[38]));
// synopsys translate_off
defparam \i_data[38]~I .input_async_reset = "none";
defparam \i_data[38]~I .input_power_up = "low";
defparam \i_data[38]~I .input_register_mode = "none";
defparam \i_data[38]~I .input_sync_reset = "none";
defparam \i_data[38]~I .oe_async_reset = "none";
defparam \i_data[38]~I .oe_power_up = "low";
defparam \i_data[38]~I .oe_register_mode = "none";
defparam \i_data[38]~I .oe_sync_reset = "none";
defparam \i_data[38]~I .operation_mode = "input";
defparam \i_data[38]~I .output_async_reset = "none";
defparam \i_data[38]~I .output_power_up = "low";
defparam \i_data[38]~I .output_register_mode = "none";
defparam \i_data[38]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[39]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[39]));
// synopsys translate_off
defparam \i_data[39]~I .input_async_reset = "none";
defparam \i_data[39]~I .input_power_up = "low";
defparam \i_data[39]~I .input_register_mode = "none";
defparam \i_data[39]~I .input_sync_reset = "none";
defparam \i_data[39]~I .oe_async_reset = "none";
defparam \i_data[39]~I .oe_power_up = "low";
defparam \i_data[39]~I .oe_register_mode = "none";
defparam \i_data[39]~I .oe_sync_reset = "none";
defparam \i_data[39]~I .operation_mode = "input";
defparam \i_data[39]~I .output_async_reset = "none";
defparam \i_data[39]~I .output_power_up = "low";
defparam \i_data[39]~I .output_register_mode = "none";
defparam \i_data[39]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[40]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[40]));
// synopsys translate_off
defparam \i_data[40]~I .input_async_reset = "none";
defparam \i_data[40]~I .input_power_up = "low";
defparam \i_data[40]~I .input_register_mode = "none";
defparam \i_data[40]~I .input_sync_reset = "none";
defparam \i_data[40]~I .oe_async_reset = "none";
defparam \i_data[40]~I .oe_power_up = "low";
defparam \i_data[40]~I .oe_register_mode = "none";
defparam \i_data[40]~I .oe_sync_reset = "none";
defparam \i_data[40]~I .operation_mode = "input";
defparam \i_data[40]~I .output_async_reset = "none";
defparam \i_data[40]~I .output_power_up = "low";
defparam \i_data[40]~I .output_register_mode = "none";
defparam \i_data[40]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[41]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[41]));
// synopsys translate_off
defparam \i_data[41]~I .input_async_reset = "none";
defparam \i_data[41]~I .input_power_up = "low";
defparam \i_data[41]~I .input_register_mode = "none";
defparam \i_data[41]~I .input_sync_reset = "none";
defparam \i_data[41]~I .oe_async_reset = "none";
defparam \i_data[41]~I .oe_power_up = "low";
defparam \i_data[41]~I .oe_register_mode = "none";
defparam \i_data[41]~I .oe_sync_reset = "none";
defparam \i_data[41]~I .operation_mode = "input";
defparam \i_data[41]~I .output_async_reset = "none";
defparam \i_data[41]~I .output_power_up = "low";
defparam \i_data[41]~I .output_register_mode = "none";
defparam \i_data[41]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[42]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[42]));
// synopsys translate_off
defparam \i_data[42]~I .input_async_reset = "none";
defparam \i_data[42]~I .input_power_up = "low";
defparam \i_data[42]~I .input_register_mode = "none";
defparam \i_data[42]~I .input_sync_reset = "none";
defparam \i_data[42]~I .oe_async_reset = "none";
defparam \i_data[42]~I .oe_power_up = "low";
defparam \i_data[42]~I .oe_register_mode = "none";
defparam \i_data[42]~I .oe_sync_reset = "none";
defparam \i_data[42]~I .operation_mode = "input";
defparam \i_data[42]~I .output_async_reset = "none";
defparam \i_data[42]~I .output_power_up = "low";
defparam \i_data[42]~I .output_register_mode = "none";
defparam \i_data[42]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[43]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[43]));
// synopsys translate_off
defparam \i_data[43]~I .input_async_reset = "none";
defparam \i_data[43]~I .input_power_up = "low";
defparam \i_data[43]~I .input_register_mode = "none";
defparam \i_data[43]~I .input_sync_reset = "none";
defparam \i_data[43]~I .oe_async_reset = "none";
defparam \i_data[43]~I .oe_power_up = "low";
defparam \i_data[43]~I .oe_register_mode = "none";
defparam \i_data[43]~I .oe_sync_reset = "none";
defparam \i_data[43]~I .operation_mode = "input";
defparam \i_data[43]~I .output_async_reset = "none";
defparam \i_data[43]~I .output_power_up = "low";
defparam \i_data[43]~I .output_register_mode = "none";
defparam \i_data[43]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[44]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[44]));
// synopsys translate_off
defparam \i_data[44]~I .input_async_reset = "none";
defparam \i_data[44]~I .input_power_up = "low";
defparam \i_data[44]~I .input_register_mode = "none";
defparam \i_data[44]~I .input_sync_reset = "none";
defparam \i_data[44]~I .oe_async_reset = "none";
defparam \i_data[44]~I .oe_power_up = "low";
defparam \i_data[44]~I .oe_register_mode = "none";
defparam \i_data[44]~I .oe_sync_reset = "none";
defparam \i_data[44]~I .operation_mode = "input";
defparam \i_data[44]~I .output_async_reset = "none";
defparam \i_data[44]~I .output_power_up = "low";
defparam \i_data[44]~I .output_register_mode = "none";
defparam \i_data[44]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[45]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[45]));
// synopsys translate_off
defparam \i_data[45]~I .input_async_reset = "none";
defparam \i_data[45]~I .input_power_up = "low";
defparam \i_data[45]~I .input_register_mode = "none";
defparam \i_data[45]~I .input_sync_reset = "none";
defparam \i_data[45]~I .oe_async_reset = "none";
defparam \i_data[45]~I .oe_power_up = "low";
defparam \i_data[45]~I .oe_register_mode = "none";
defparam \i_data[45]~I .oe_sync_reset = "none";
defparam \i_data[45]~I .operation_mode = "input";
defparam \i_data[45]~I .output_async_reset = "none";
defparam \i_data[45]~I .output_power_up = "low";
defparam \i_data[45]~I .output_register_mode = "none";
defparam \i_data[45]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[46]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[46]));
// synopsys translate_off
defparam \i_data[46]~I .input_async_reset = "none";
defparam \i_data[46]~I .input_power_up = "low";
defparam \i_data[46]~I .input_register_mode = "none";
defparam \i_data[46]~I .input_sync_reset = "none";
defparam \i_data[46]~I .oe_async_reset = "none";
defparam \i_data[46]~I .oe_power_up = "low";
defparam \i_data[46]~I .oe_register_mode = "none";
defparam \i_data[46]~I .oe_sync_reset = "none";
defparam \i_data[46]~I .operation_mode = "input";
defparam \i_data[46]~I .output_async_reset = "none";
defparam \i_data[46]~I .output_power_up = "low";
defparam \i_data[46]~I .output_register_mode = "none";
defparam \i_data[46]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[47]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[47]));
// synopsys translate_off
defparam \i_data[47]~I .input_async_reset = "none";
defparam \i_data[47]~I .input_power_up = "low";
defparam \i_data[47]~I .input_register_mode = "none";
defparam \i_data[47]~I .input_sync_reset = "none";
defparam \i_data[47]~I .oe_async_reset = "none";
defparam \i_data[47]~I .oe_power_up = "low";
defparam \i_data[47]~I .oe_register_mode = "none";
defparam \i_data[47]~I .oe_sync_reset = "none";
defparam \i_data[47]~I .operation_mode = "input";
defparam \i_data[47]~I .output_async_reset = "none";
defparam \i_data[47]~I .output_power_up = "low";
defparam \i_data[47]~I .output_register_mode = "none";
defparam \i_data[47]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[48]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[48]));
// synopsys translate_off
defparam \i_data[48]~I .input_async_reset = "none";
defparam \i_data[48]~I .input_power_up = "low";
defparam \i_data[48]~I .input_register_mode = "none";
defparam \i_data[48]~I .input_sync_reset = "none";
defparam \i_data[48]~I .oe_async_reset = "none";
defparam \i_data[48]~I .oe_power_up = "low";
defparam \i_data[48]~I .oe_register_mode = "none";
defparam \i_data[48]~I .oe_sync_reset = "none";
defparam \i_data[48]~I .operation_mode = "input";
defparam \i_data[48]~I .output_async_reset = "none";
defparam \i_data[48]~I .output_power_up = "low";
defparam \i_data[48]~I .output_register_mode = "none";
defparam \i_data[48]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[49]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[49]));
// synopsys translate_off
defparam \i_data[49]~I .input_async_reset = "none";
defparam \i_data[49]~I .input_power_up = "low";
defparam \i_data[49]~I .input_register_mode = "none";
defparam \i_data[49]~I .input_sync_reset = "none";
defparam \i_data[49]~I .oe_async_reset = "none";
defparam \i_data[49]~I .oe_power_up = "low";
defparam \i_data[49]~I .oe_register_mode = "none";
defparam \i_data[49]~I .oe_sync_reset = "none";
defparam \i_data[49]~I .operation_mode = "input";
defparam \i_data[49]~I .output_async_reset = "none";
defparam \i_data[49]~I .output_power_up = "low";
defparam \i_data[49]~I .output_register_mode = "none";
defparam \i_data[49]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[50]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[50]));
// synopsys translate_off
defparam \i_data[50]~I .input_async_reset = "none";
defparam \i_data[50]~I .input_power_up = "low";
defparam \i_data[50]~I .input_register_mode = "none";
defparam \i_data[50]~I .input_sync_reset = "none";
defparam \i_data[50]~I .oe_async_reset = "none";
defparam \i_data[50]~I .oe_power_up = "low";
defparam \i_data[50]~I .oe_register_mode = "none";
defparam \i_data[50]~I .oe_sync_reset = "none";
defparam \i_data[50]~I .operation_mode = "input";
defparam \i_data[50]~I .output_async_reset = "none";
defparam \i_data[50]~I .output_power_up = "low";
defparam \i_data[50]~I .output_register_mode = "none";
defparam \i_data[50]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[51]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[51]));
// synopsys translate_off
defparam \i_data[51]~I .input_async_reset = "none";
defparam \i_data[51]~I .input_power_up = "low";
defparam \i_data[51]~I .input_register_mode = "none";
defparam \i_data[51]~I .input_sync_reset = "none";
defparam \i_data[51]~I .oe_async_reset = "none";
defparam \i_data[51]~I .oe_power_up = "low";
defparam \i_data[51]~I .oe_register_mode = "none";
defparam \i_data[51]~I .oe_sync_reset = "none";
defparam \i_data[51]~I .operation_mode = "input";
defparam \i_data[51]~I .output_async_reset = "none";
defparam \i_data[51]~I .output_power_up = "low";
defparam \i_data[51]~I .output_register_mode = "none";
defparam \i_data[51]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[52]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[52]));
// synopsys translate_off
defparam \i_data[52]~I .input_async_reset = "none";
defparam \i_data[52]~I .input_power_up = "low";
defparam \i_data[52]~I .input_register_mode = "none";
defparam \i_data[52]~I .input_sync_reset = "none";
defparam \i_data[52]~I .oe_async_reset = "none";
defparam \i_data[52]~I .oe_power_up = "low";
defparam \i_data[52]~I .oe_register_mode = "none";
defparam \i_data[52]~I .oe_sync_reset = "none";
defparam \i_data[52]~I .operation_mode = "input";
defparam \i_data[52]~I .output_async_reset = "none";
defparam \i_data[52]~I .output_power_up = "low";
defparam \i_data[52]~I .output_register_mode = "none";
defparam \i_data[52]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[53]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[53]));
// synopsys translate_off
defparam \i_data[53]~I .input_async_reset = "none";
defparam \i_data[53]~I .input_power_up = "low";
defparam \i_data[53]~I .input_register_mode = "none";
defparam \i_data[53]~I .input_sync_reset = "none";
defparam \i_data[53]~I .oe_async_reset = "none";
defparam \i_data[53]~I .oe_power_up = "low";
defparam \i_data[53]~I .oe_register_mode = "none";
defparam \i_data[53]~I .oe_sync_reset = "none";
defparam \i_data[53]~I .operation_mode = "input";
defparam \i_data[53]~I .output_async_reset = "none";
defparam \i_data[53]~I .output_power_up = "low";
defparam \i_data[53]~I .output_register_mode = "none";
defparam \i_data[53]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[54]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[54]));
// synopsys translate_off
defparam \i_data[54]~I .input_async_reset = "none";
defparam \i_data[54]~I .input_power_up = "low";
defparam \i_data[54]~I .input_register_mode = "none";
defparam \i_data[54]~I .input_sync_reset = "none";
defparam \i_data[54]~I .oe_async_reset = "none";
defparam \i_data[54]~I .oe_power_up = "low";
defparam \i_data[54]~I .oe_register_mode = "none";
defparam \i_data[54]~I .oe_sync_reset = "none";
defparam \i_data[54]~I .operation_mode = "input";
defparam \i_data[54]~I .output_async_reset = "none";
defparam \i_data[54]~I .output_power_up = "low";
defparam \i_data[54]~I .output_register_mode = "none";
defparam \i_data[54]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[55]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[55]));
// synopsys translate_off
defparam \i_data[55]~I .input_async_reset = "none";
defparam \i_data[55]~I .input_power_up = "low";
defparam \i_data[55]~I .input_register_mode = "none";
defparam \i_data[55]~I .input_sync_reset = "none";
defparam \i_data[55]~I .oe_async_reset = "none";
defparam \i_data[55]~I .oe_power_up = "low";
defparam \i_data[55]~I .oe_register_mode = "none";
defparam \i_data[55]~I .oe_sync_reset = "none";
defparam \i_data[55]~I .operation_mode = "input";
defparam \i_data[55]~I .output_async_reset = "none";
defparam \i_data[55]~I .output_power_up = "low";
defparam \i_data[55]~I .output_register_mode = "none";
defparam \i_data[55]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[56]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[56]));
// synopsys translate_off
defparam \i_data[56]~I .input_async_reset = "none";
defparam \i_data[56]~I .input_power_up = "low";
defparam \i_data[56]~I .input_register_mode = "none";
defparam \i_data[56]~I .input_sync_reset = "none";
defparam \i_data[56]~I .oe_async_reset = "none";
defparam \i_data[56]~I .oe_power_up = "low";
defparam \i_data[56]~I .oe_register_mode = "none";
defparam \i_data[56]~I .oe_sync_reset = "none";
defparam \i_data[56]~I .operation_mode = "input";
defparam \i_data[56]~I .output_async_reset = "none";
defparam \i_data[56]~I .output_power_up = "low";
defparam \i_data[56]~I .output_register_mode = "none";
defparam \i_data[56]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[57]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[57]));
// synopsys translate_off
defparam \i_data[57]~I .input_async_reset = "none";
defparam \i_data[57]~I .input_power_up = "low";
defparam \i_data[57]~I .input_register_mode = "none";
defparam \i_data[57]~I .input_sync_reset = "none";
defparam \i_data[57]~I .oe_async_reset = "none";
defparam \i_data[57]~I .oe_power_up = "low";
defparam \i_data[57]~I .oe_register_mode = "none";
defparam \i_data[57]~I .oe_sync_reset = "none";
defparam \i_data[57]~I .operation_mode = "input";
defparam \i_data[57]~I .output_async_reset = "none";
defparam \i_data[57]~I .output_power_up = "low";
defparam \i_data[57]~I .output_register_mode = "none";
defparam \i_data[57]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[58]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[58]));
// synopsys translate_off
defparam \i_data[58]~I .input_async_reset = "none";
defparam \i_data[58]~I .input_power_up = "low";
defparam \i_data[58]~I .input_register_mode = "none";
defparam \i_data[58]~I .input_sync_reset = "none";
defparam \i_data[58]~I .oe_async_reset = "none";
defparam \i_data[58]~I .oe_power_up = "low";
defparam \i_data[58]~I .oe_register_mode = "none";
defparam \i_data[58]~I .oe_sync_reset = "none";
defparam \i_data[58]~I .operation_mode = "input";
defparam \i_data[58]~I .output_async_reset = "none";
defparam \i_data[58]~I .output_power_up = "low";
defparam \i_data[58]~I .output_register_mode = "none";
defparam \i_data[58]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[59]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[59]));
// synopsys translate_off
defparam \i_data[59]~I .input_async_reset = "none";
defparam \i_data[59]~I .input_power_up = "low";
defparam \i_data[59]~I .input_register_mode = "none";
defparam \i_data[59]~I .input_sync_reset = "none";
defparam \i_data[59]~I .oe_async_reset = "none";
defparam \i_data[59]~I .oe_power_up = "low";
defparam \i_data[59]~I .oe_register_mode = "none";
defparam \i_data[59]~I .oe_sync_reset = "none";
defparam \i_data[59]~I .operation_mode = "input";
defparam \i_data[59]~I .output_async_reset = "none";
defparam \i_data[59]~I .output_power_up = "low";
defparam \i_data[59]~I .output_register_mode = "none";
defparam \i_data[59]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[60]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[60]));
// synopsys translate_off
defparam \i_data[60]~I .input_async_reset = "none";
defparam \i_data[60]~I .input_power_up = "low";
defparam \i_data[60]~I .input_register_mode = "none";
defparam \i_data[60]~I .input_sync_reset = "none";
defparam \i_data[60]~I .oe_async_reset = "none";
defparam \i_data[60]~I .oe_power_up = "low";
defparam \i_data[60]~I .oe_register_mode = "none";
defparam \i_data[60]~I .oe_sync_reset = "none";
defparam \i_data[60]~I .operation_mode = "input";
defparam \i_data[60]~I .output_async_reset = "none";
defparam \i_data[60]~I .output_power_up = "low";
defparam \i_data[60]~I .output_register_mode = "none";
defparam \i_data[60]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[61]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[61]));
// synopsys translate_off
defparam \i_data[61]~I .input_async_reset = "none";
defparam \i_data[61]~I .input_power_up = "low";
defparam \i_data[61]~I .input_register_mode = "none";
defparam \i_data[61]~I .input_sync_reset = "none";
defparam \i_data[61]~I .oe_async_reset = "none";
defparam \i_data[61]~I .oe_power_up = "low";
defparam \i_data[61]~I .oe_register_mode = "none";
defparam \i_data[61]~I .oe_sync_reset = "none";
defparam \i_data[61]~I .operation_mode = "input";
defparam \i_data[61]~I .output_async_reset = "none";
defparam \i_data[61]~I .output_power_up = "low";
defparam \i_data[61]~I .output_register_mode = "none";
defparam \i_data[61]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[62]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[62]));
// synopsys translate_off
defparam \i_data[62]~I .input_async_reset = "none";
defparam \i_data[62]~I .input_power_up = "low";
defparam \i_data[62]~I .input_register_mode = "none";
defparam \i_data[62]~I .input_sync_reset = "none";
defparam \i_data[62]~I .oe_async_reset = "none";
defparam \i_data[62]~I .oe_power_up = "low";
defparam \i_data[62]~I .oe_register_mode = "none";
defparam \i_data[62]~I .oe_sync_reset = "none";
defparam \i_data[62]~I .operation_mode = "input";
defparam \i_data[62]~I .output_async_reset = "none";
defparam \i_data[62]~I .output_power_up = "low";
defparam \i_data[62]~I .output_register_mode = "none";
defparam \i_data[62]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[63]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[63]));
// synopsys translate_off
defparam \i_data[63]~I .input_async_reset = "none";
defparam \i_data[63]~I .input_power_up = "low";
defparam \i_data[63]~I .input_register_mode = "none";
defparam \i_data[63]~I .input_sync_reset = "none";
defparam \i_data[63]~I .oe_async_reset = "none";
defparam \i_data[63]~I .oe_power_up = "low";
defparam \i_data[63]~I .oe_register_mode = "none";
defparam \i_data[63]~I .oe_sync_reset = "none";
defparam \i_data[63]~I .operation_mode = "input";
defparam \i_data[63]~I .output_async_reset = "none";
defparam \i_data[63]~I .output_power_up = "low";
defparam \i_data[63]~I .output_register_mode = "none";
defparam \i_data[63]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[64]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[64]));
// synopsys translate_off
defparam \i_data[64]~I .input_async_reset = "none";
defparam \i_data[64]~I .input_power_up = "low";
defparam \i_data[64]~I .input_register_mode = "none";
defparam \i_data[64]~I .input_sync_reset = "none";
defparam \i_data[64]~I .oe_async_reset = "none";
defparam \i_data[64]~I .oe_power_up = "low";
defparam \i_data[64]~I .oe_register_mode = "none";
defparam \i_data[64]~I .oe_sync_reset = "none";
defparam \i_data[64]~I .operation_mode = "input";
defparam \i_data[64]~I .output_async_reset = "none";
defparam \i_data[64]~I .output_power_up = "low";
defparam \i_data[64]~I .output_register_mode = "none";
defparam \i_data[64]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[65]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[65]));
// synopsys translate_off
defparam \i_data[65]~I .input_async_reset = "none";
defparam \i_data[65]~I .input_power_up = "low";
defparam \i_data[65]~I .input_register_mode = "none";
defparam \i_data[65]~I .input_sync_reset = "none";
defparam \i_data[65]~I .oe_async_reset = "none";
defparam \i_data[65]~I .oe_power_up = "low";
defparam \i_data[65]~I .oe_register_mode = "none";
defparam \i_data[65]~I .oe_sync_reset = "none";
defparam \i_data[65]~I .operation_mode = "input";
defparam \i_data[65]~I .output_async_reset = "none";
defparam \i_data[65]~I .output_power_up = "low";
defparam \i_data[65]~I .output_register_mode = "none";
defparam \i_data[65]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[66]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[66]));
// synopsys translate_off
defparam \i_data[66]~I .input_async_reset = "none";
defparam \i_data[66]~I .input_power_up = "low";
defparam \i_data[66]~I .input_register_mode = "none";
defparam \i_data[66]~I .input_sync_reset = "none";
defparam \i_data[66]~I .oe_async_reset = "none";
defparam \i_data[66]~I .oe_power_up = "low";
defparam \i_data[66]~I .oe_register_mode = "none";
defparam \i_data[66]~I .oe_sync_reset = "none";
defparam \i_data[66]~I .operation_mode = "input";
defparam \i_data[66]~I .output_async_reset = "none";
defparam \i_data[66]~I .output_power_up = "low";
defparam \i_data[66]~I .output_register_mode = "none";
defparam \i_data[66]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[67]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[67]));
// synopsys translate_off
defparam \i_data[67]~I .input_async_reset = "none";
defparam \i_data[67]~I .input_power_up = "low";
defparam \i_data[67]~I .input_register_mode = "none";
defparam \i_data[67]~I .input_sync_reset = "none";
defparam \i_data[67]~I .oe_async_reset = "none";
defparam \i_data[67]~I .oe_power_up = "low";
defparam \i_data[67]~I .oe_register_mode = "none";
defparam \i_data[67]~I .oe_sync_reset = "none";
defparam \i_data[67]~I .operation_mode = "input";
defparam \i_data[67]~I .output_async_reset = "none";
defparam \i_data[67]~I .output_power_up = "low";
defparam \i_data[67]~I .output_register_mode = "none";
defparam \i_data[67]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[68]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[68]));
// synopsys translate_off
defparam \i_data[68]~I .input_async_reset = "none";
defparam \i_data[68]~I .input_power_up = "low";
defparam \i_data[68]~I .input_register_mode = "none";
defparam \i_data[68]~I .input_sync_reset = "none";
defparam \i_data[68]~I .oe_async_reset = "none";
defparam \i_data[68]~I .oe_power_up = "low";
defparam \i_data[68]~I .oe_register_mode = "none";
defparam \i_data[68]~I .oe_sync_reset = "none";
defparam \i_data[68]~I .operation_mode = "input";
defparam \i_data[68]~I .output_async_reset = "none";
defparam \i_data[68]~I .output_power_up = "low";
defparam \i_data[68]~I .output_register_mode = "none";
defparam \i_data[68]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[69]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[69]));
// synopsys translate_off
defparam \i_data[69]~I .input_async_reset = "none";
defparam \i_data[69]~I .input_power_up = "low";
defparam \i_data[69]~I .input_register_mode = "none";
defparam \i_data[69]~I .input_sync_reset = "none";
defparam \i_data[69]~I .oe_async_reset = "none";
defparam \i_data[69]~I .oe_power_up = "low";
defparam \i_data[69]~I .oe_register_mode = "none";
defparam \i_data[69]~I .oe_sync_reset = "none";
defparam \i_data[69]~I .operation_mode = "input";
defparam \i_data[69]~I .output_async_reset = "none";
defparam \i_data[69]~I .output_power_up = "low";
defparam \i_data[69]~I .output_register_mode = "none";
defparam \i_data[69]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[70]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[70]));
// synopsys translate_off
defparam \i_data[70]~I .input_async_reset = "none";
defparam \i_data[70]~I .input_power_up = "low";
defparam \i_data[70]~I .input_register_mode = "none";
defparam \i_data[70]~I .input_sync_reset = "none";
defparam \i_data[70]~I .oe_async_reset = "none";
defparam \i_data[70]~I .oe_power_up = "low";
defparam \i_data[70]~I .oe_register_mode = "none";
defparam \i_data[70]~I .oe_sync_reset = "none";
defparam \i_data[70]~I .operation_mode = "input";
defparam \i_data[70]~I .output_async_reset = "none";
defparam \i_data[70]~I .output_power_up = "low";
defparam \i_data[70]~I .output_register_mode = "none";
defparam \i_data[70]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[71]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[71]));
// synopsys translate_off
defparam \i_data[71]~I .input_async_reset = "none";
defparam \i_data[71]~I .input_power_up = "low";
defparam \i_data[71]~I .input_register_mode = "none";
defparam \i_data[71]~I .input_sync_reset = "none";
defparam \i_data[71]~I .oe_async_reset = "none";
defparam \i_data[71]~I .oe_power_up = "low";
defparam \i_data[71]~I .oe_register_mode = "none";
defparam \i_data[71]~I .oe_sync_reset = "none";
defparam \i_data[71]~I .operation_mode = "input";
defparam \i_data[71]~I .output_async_reset = "none";
defparam \i_data[71]~I .output_power_up = "low";
defparam \i_data[71]~I .output_register_mode = "none";
defparam \i_data[71]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[72]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[72]));
// synopsys translate_off
defparam \i_data[72]~I .input_async_reset = "none";
defparam \i_data[72]~I .input_power_up = "low";
defparam \i_data[72]~I .input_register_mode = "none";
defparam \i_data[72]~I .input_sync_reset = "none";
defparam \i_data[72]~I .oe_async_reset = "none";
defparam \i_data[72]~I .oe_power_up = "low";
defparam \i_data[72]~I .oe_register_mode = "none";
defparam \i_data[72]~I .oe_sync_reset = "none";
defparam \i_data[72]~I .operation_mode = "input";
defparam \i_data[72]~I .output_async_reset = "none";
defparam \i_data[72]~I .output_power_up = "low";
defparam \i_data[72]~I .output_register_mode = "none";
defparam \i_data[72]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[73]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[73]));
// synopsys translate_off
defparam \i_data[73]~I .input_async_reset = "none";
defparam \i_data[73]~I .input_power_up = "low";
defparam \i_data[73]~I .input_register_mode = "none";
defparam \i_data[73]~I .input_sync_reset = "none";
defparam \i_data[73]~I .oe_async_reset = "none";
defparam \i_data[73]~I .oe_power_up = "low";
defparam \i_data[73]~I .oe_register_mode = "none";
defparam \i_data[73]~I .oe_sync_reset = "none";
defparam \i_data[73]~I .operation_mode = "input";
defparam \i_data[73]~I .output_async_reset = "none";
defparam \i_data[73]~I .output_power_up = "low";
defparam \i_data[73]~I .output_register_mode = "none";
defparam \i_data[73]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[74]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[74]));
// synopsys translate_off
defparam \i_data[74]~I .input_async_reset = "none";
defparam \i_data[74]~I .input_power_up = "low";
defparam \i_data[74]~I .input_register_mode = "none";
defparam \i_data[74]~I .input_sync_reset = "none";
defparam \i_data[74]~I .oe_async_reset = "none";
defparam \i_data[74]~I .oe_power_up = "low";
defparam \i_data[74]~I .oe_register_mode = "none";
defparam \i_data[74]~I .oe_sync_reset = "none";
defparam \i_data[74]~I .operation_mode = "input";
defparam \i_data[74]~I .output_async_reset = "none";
defparam \i_data[74]~I .output_power_up = "low";
defparam \i_data[74]~I .output_register_mode = "none";
defparam \i_data[74]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[75]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[75]));
// synopsys translate_off
defparam \i_data[75]~I .input_async_reset = "none";
defparam \i_data[75]~I .input_power_up = "low";
defparam \i_data[75]~I .input_register_mode = "none";
defparam \i_data[75]~I .input_sync_reset = "none";
defparam \i_data[75]~I .oe_async_reset = "none";
defparam \i_data[75]~I .oe_power_up = "low";
defparam \i_data[75]~I .oe_register_mode = "none";
defparam \i_data[75]~I .oe_sync_reset = "none";
defparam \i_data[75]~I .operation_mode = "input";
defparam \i_data[75]~I .output_async_reset = "none";
defparam \i_data[75]~I .output_power_up = "low";
defparam \i_data[75]~I .output_register_mode = "none";
defparam \i_data[75]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[76]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[76]));
// synopsys translate_off
defparam \i_data[76]~I .input_async_reset = "none";
defparam \i_data[76]~I .input_power_up = "low";
defparam \i_data[76]~I .input_register_mode = "none";
defparam \i_data[76]~I .input_sync_reset = "none";
defparam \i_data[76]~I .oe_async_reset = "none";
defparam \i_data[76]~I .oe_power_up = "low";
defparam \i_data[76]~I .oe_register_mode = "none";
defparam \i_data[76]~I .oe_sync_reset = "none";
defparam \i_data[76]~I .operation_mode = "input";
defparam \i_data[76]~I .output_async_reset = "none";
defparam \i_data[76]~I .output_power_up = "low";
defparam \i_data[76]~I .output_register_mode = "none";
defparam \i_data[76]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[77]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[77]));
// synopsys translate_off
defparam \i_data[77]~I .input_async_reset = "none";
defparam \i_data[77]~I .input_power_up = "low";
defparam \i_data[77]~I .input_register_mode = "none";
defparam \i_data[77]~I .input_sync_reset = "none";
defparam \i_data[77]~I .oe_async_reset = "none";
defparam \i_data[77]~I .oe_power_up = "low";
defparam \i_data[77]~I .oe_register_mode = "none";
defparam \i_data[77]~I .oe_sync_reset = "none";
defparam \i_data[77]~I .operation_mode = "input";
defparam \i_data[77]~I .output_async_reset = "none";
defparam \i_data[77]~I .output_power_up = "low";
defparam \i_data[77]~I .output_register_mode = "none";
defparam \i_data[77]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[78]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[78]));
// synopsys translate_off
defparam \i_data[78]~I .input_async_reset = "none";
defparam \i_data[78]~I .input_power_up = "low";
defparam \i_data[78]~I .input_register_mode = "none";
defparam \i_data[78]~I .input_sync_reset = "none";
defparam \i_data[78]~I .oe_async_reset = "none";
defparam \i_data[78]~I .oe_power_up = "low";
defparam \i_data[78]~I .oe_register_mode = "none";
defparam \i_data[78]~I .oe_sync_reset = "none";
defparam \i_data[78]~I .operation_mode = "input";
defparam \i_data[78]~I .output_async_reset = "none";
defparam \i_data[78]~I .output_power_up = "low";
defparam \i_data[78]~I .output_register_mode = "none";
defparam \i_data[78]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[79]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[79]));
// synopsys translate_off
defparam \i_data[79]~I .input_async_reset = "none";
defparam \i_data[79]~I .input_power_up = "low";
defparam \i_data[79]~I .input_register_mode = "none";
defparam \i_data[79]~I .input_sync_reset = "none";
defparam \i_data[79]~I .oe_async_reset = "none";
defparam \i_data[79]~I .oe_power_up = "low";
defparam \i_data[79]~I .oe_register_mode = "none";
defparam \i_data[79]~I .oe_sync_reset = "none";
defparam \i_data[79]~I .operation_mode = "input";
defparam \i_data[79]~I .output_async_reset = "none";
defparam \i_data[79]~I .output_power_up = "low";
defparam \i_data[79]~I .output_register_mode = "none";
defparam \i_data[79]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[80]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[80]));
// synopsys translate_off
defparam \i_data[80]~I .input_async_reset = "none";
defparam \i_data[80]~I .input_power_up = "low";
defparam \i_data[80]~I .input_register_mode = "none";
defparam \i_data[80]~I .input_sync_reset = "none";
defparam \i_data[80]~I .oe_async_reset = "none";
defparam \i_data[80]~I .oe_power_up = "low";
defparam \i_data[80]~I .oe_register_mode = "none";
defparam \i_data[80]~I .oe_sync_reset = "none";
defparam \i_data[80]~I .operation_mode = "input";
defparam \i_data[80]~I .output_async_reset = "none";
defparam \i_data[80]~I .output_power_up = "low";
defparam \i_data[80]~I .output_register_mode = "none";
defparam \i_data[80]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[81]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[81]));
// synopsys translate_off
defparam \i_data[81]~I .input_async_reset = "none";
defparam \i_data[81]~I .input_power_up = "low";
defparam \i_data[81]~I .input_register_mode = "none";
defparam \i_data[81]~I .input_sync_reset = "none";
defparam \i_data[81]~I .oe_async_reset = "none";
defparam \i_data[81]~I .oe_power_up = "low";
defparam \i_data[81]~I .oe_register_mode = "none";
defparam \i_data[81]~I .oe_sync_reset = "none";
defparam \i_data[81]~I .operation_mode = "input";
defparam \i_data[81]~I .output_async_reset = "none";
defparam \i_data[81]~I .output_power_up = "low";
defparam \i_data[81]~I .output_register_mode = "none";
defparam \i_data[81]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[82]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[82]));
// synopsys translate_off
defparam \i_data[82]~I .input_async_reset = "none";
defparam \i_data[82]~I .input_power_up = "low";
defparam \i_data[82]~I .input_register_mode = "none";
defparam \i_data[82]~I .input_sync_reset = "none";
defparam \i_data[82]~I .oe_async_reset = "none";
defparam \i_data[82]~I .oe_power_up = "low";
defparam \i_data[82]~I .oe_register_mode = "none";
defparam \i_data[82]~I .oe_sync_reset = "none";
defparam \i_data[82]~I .operation_mode = "input";
defparam \i_data[82]~I .output_async_reset = "none";
defparam \i_data[82]~I .output_power_up = "low";
defparam \i_data[82]~I .output_register_mode = "none";
defparam \i_data[82]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[83]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[83]));
// synopsys translate_off
defparam \i_data[83]~I .input_async_reset = "none";
defparam \i_data[83]~I .input_power_up = "low";
defparam \i_data[83]~I .input_register_mode = "none";
defparam \i_data[83]~I .input_sync_reset = "none";
defparam \i_data[83]~I .oe_async_reset = "none";
defparam \i_data[83]~I .oe_power_up = "low";
defparam \i_data[83]~I .oe_register_mode = "none";
defparam \i_data[83]~I .oe_sync_reset = "none";
defparam \i_data[83]~I .operation_mode = "input";
defparam \i_data[83]~I .output_async_reset = "none";
defparam \i_data[83]~I .output_power_up = "low";
defparam \i_data[83]~I .output_register_mode = "none";
defparam \i_data[83]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[84]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[84]));
// synopsys translate_off
defparam \i_data[84]~I .input_async_reset = "none";
defparam \i_data[84]~I .input_power_up = "low";
defparam \i_data[84]~I .input_register_mode = "none";
defparam \i_data[84]~I .input_sync_reset = "none";
defparam \i_data[84]~I .oe_async_reset = "none";
defparam \i_data[84]~I .oe_power_up = "low";
defparam \i_data[84]~I .oe_register_mode = "none";
defparam \i_data[84]~I .oe_sync_reset = "none";
defparam \i_data[84]~I .operation_mode = "input";
defparam \i_data[84]~I .output_async_reset = "none";
defparam \i_data[84]~I .output_power_up = "low";
defparam \i_data[84]~I .output_register_mode = "none";
defparam \i_data[84]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[85]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[85]));
// synopsys translate_off
defparam \i_data[85]~I .input_async_reset = "none";
defparam \i_data[85]~I .input_power_up = "low";
defparam \i_data[85]~I .input_register_mode = "none";
defparam \i_data[85]~I .input_sync_reset = "none";
defparam \i_data[85]~I .oe_async_reset = "none";
defparam \i_data[85]~I .oe_power_up = "low";
defparam \i_data[85]~I .oe_register_mode = "none";
defparam \i_data[85]~I .oe_sync_reset = "none";
defparam \i_data[85]~I .operation_mode = "input";
defparam \i_data[85]~I .output_async_reset = "none";
defparam \i_data[85]~I .output_power_up = "low";
defparam \i_data[85]~I .output_register_mode = "none";
defparam \i_data[85]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[86]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[86]));
// synopsys translate_off
defparam \i_data[86]~I .input_async_reset = "none";
defparam \i_data[86]~I .input_power_up = "low";
defparam \i_data[86]~I .input_register_mode = "none";
defparam \i_data[86]~I .input_sync_reset = "none";
defparam \i_data[86]~I .oe_async_reset = "none";
defparam \i_data[86]~I .oe_power_up = "low";
defparam \i_data[86]~I .oe_register_mode = "none";
defparam \i_data[86]~I .oe_sync_reset = "none";
defparam \i_data[86]~I .operation_mode = "input";
defparam \i_data[86]~I .output_async_reset = "none";
defparam \i_data[86]~I .output_power_up = "low";
defparam \i_data[86]~I .output_register_mode = "none";
defparam \i_data[86]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[87]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[87]));
// synopsys translate_off
defparam \i_data[87]~I .input_async_reset = "none";
defparam \i_data[87]~I .input_power_up = "low";
defparam \i_data[87]~I .input_register_mode = "none";
defparam \i_data[87]~I .input_sync_reset = "none";
defparam \i_data[87]~I .oe_async_reset = "none";
defparam \i_data[87]~I .oe_power_up = "low";
defparam \i_data[87]~I .oe_register_mode = "none";
defparam \i_data[87]~I .oe_sync_reset = "none";
defparam \i_data[87]~I .operation_mode = "input";
defparam \i_data[87]~I .output_async_reset = "none";
defparam \i_data[87]~I .output_power_up = "low";
defparam \i_data[87]~I .output_register_mode = "none";
defparam \i_data[87]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[88]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[88]));
// synopsys translate_off
defparam \i_data[88]~I .input_async_reset = "none";
defparam \i_data[88]~I .input_power_up = "low";
defparam \i_data[88]~I .input_register_mode = "none";
defparam \i_data[88]~I .input_sync_reset = "none";
defparam \i_data[88]~I .oe_async_reset = "none";
defparam \i_data[88]~I .oe_power_up = "low";
defparam \i_data[88]~I .oe_register_mode = "none";
defparam \i_data[88]~I .oe_sync_reset = "none";
defparam \i_data[88]~I .operation_mode = "input";
defparam \i_data[88]~I .output_async_reset = "none";
defparam \i_data[88]~I .output_power_up = "low";
defparam \i_data[88]~I .output_register_mode = "none";
defparam \i_data[88]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[89]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[89]));
// synopsys translate_off
defparam \i_data[89]~I .input_async_reset = "none";
defparam \i_data[89]~I .input_power_up = "low";
defparam \i_data[89]~I .input_register_mode = "none";
defparam \i_data[89]~I .input_sync_reset = "none";
defparam \i_data[89]~I .oe_async_reset = "none";
defparam \i_data[89]~I .oe_power_up = "low";
defparam \i_data[89]~I .oe_register_mode = "none";
defparam \i_data[89]~I .oe_sync_reset = "none";
defparam \i_data[89]~I .operation_mode = "input";
defparam \i_data[89]~I .output_async_reset = "none";
defparam \i_data[89]~I .output_power_up = "low";
defparam \i_data[89]~I .output_register_mode = "none";
defparam \i_data[89]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[90]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[90]));
// synopsys translate_off
defparam \i_data[90]~I .input_async_reset = "none";
defparam \i_data[90]~I .input_power_up = "low";
defparam \i_data[90]~I .input_register_mode = "none";
defparam \i_data[90]~I .input_sync_reset = "none";
defparam \i_data[90]~I .oe_async_reset = "none";
defparam \i_data[90]~I .oe_power_up = "low";
defparam \i_data[90]~I .oe_register_mode = "none";
defparam \i_data[90]~I .oe_sync_reset = "none";
defparam \i_data[90]~I .operation_mode = "input";
defparam \i_data[90]~I .output_async_reset = "none";
defparam \i_data[90]~I .output_power_up = "low";
defparam \i_data[90]~I .output_register_mode = "none";
defparam \i_data[90]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[91]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[91]));
// synopsys translate_off
defparam \i_data[91]~I .input_async_reset = "none";
defparam \i_data[91]~I .input_power_up = "low";
defparam \i_data[91]~I .input_register_mode = "none";
defparam \i_data[91]~I .input_sync_reset = "none";
defparam \i_data[91]~I .oe_async_reset = "none";
defparam \i_data[91]~I .oe_power_up = "low";
defparam \i_data[91]~I .oe_register_mode = "none";
defparam \i_data[91]~I .oe_sync_reset = "none";
defparam \i_data[91]~I .operation_mode = "input";
defparam \i_data[91]~I .output_async_reset = "none";
defparam \i_data[91]~I .output_power_up = "low";
defparam \i_data[91]~I .output_register_mode = "none";
defparam \i_data[91]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[92]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[92]));
// synopsys translate_off
defparam \i_data[92]~I .input_async_reset = "none";
defparam \i_data[92]~I .input_power_up = "low";
defparam \i_data[92]~I .input_register_mode = "none";
defparam \i_data[92]~I .input_sync_reset = "none";
defparam \i_data[92]~I .oe_async_reset = "none";
defparam \i_data[92]~I .oe_power_up = "low";
defparam \i_data[92]~I .oe_register_mode = "none";
defparam \i_data[92]~I .oe_sync_reset = "none";
defparam \i_data[92]~I .operation_mode = "input";
defparam \i_data[92]~I .output_async_reset = "none";
defparam \i_data[92]~I .output_power_up = "low";
defparam \i_data[92]~I .output_register_mode = "none";
defparam \i_data[92]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[93]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[93]));
// synopsys translate_off
defparam \i_data[93]~I .input_async_reset = "none";
defparam \i_data[93]~I .input_power_up = "low";
defparam \i_data[93]~I .input_register_mode = "none";
defparam \i_data[93]~I .input_sync_reset = "none";
defparam \i_data[93]~I .oe_async_reset = "none";
defparam \i_data[93]~I .oe_power_up = "low";
defparam \i_data[93]~I .oe_register_mode = "none";
defparam \i_data[93]~I .oe_sync_reset = "none";
defparam \i_data[93]~I .operation_mode = "input";
defparam \i_data[93]~I .output_async_reset = "none";
defparam \i_data[93]~I .output_power_up = "low";
defparam \i_data[93]~I .output_register_mode = "none";
defparam \i_data[93]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[94]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[94]));
// synopsys translate_off
defparam \i_data[94]~I .input_async_reset = "none";
defparam \i_data[94]~I .input_power_up = "low";
defparam \i_data[94]~I .input_register_mode = "none";
defparam \i_data[94]~I .input_sync_reset = "none";
defparam \i_data[94]~I .oe_async_reset = "none";
defparam \i_data[94]~I .oe_power_up = "low";
defparam \i_data[94]~I .oe_register_mode = "none";
defparam \i_data[94]~I .oe_sync_reset = "none";
defparam \i_data[94]~I .operation_mode = "input";
defparam \i_data[94]~I .output_async_reset = "none";
defparam \i_data[94]~I .output_power_up = "low";
defparam \i_data[94]~I .output_register_mode = "none";
defparam \i_data[94]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[95]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[95]));
// synopsys translate_off
defparam \i_data[95]~I .input_async_reset = "none";
defparam \i_data[95]~I .input_power_up = "low";
defparam \i_data[95]~I .input_register_mode = "none";
defparam \i_data[95]~I .input_sync_reset = "none";
defparam \i_data[95]~I .oe_async_reset = "none";
defparam \i_data[95]~I .oe_power_up = "low";
defparam \i_data[95]~I .oe_register_mode = "none";
defparam \i_data[95]~I .oe_sync_reset = "none";
defparam \i_data[95]~I .operation_mode = "input";
defparam \i_data[95]~I .output_async_reset = "none";
defparam \i_data[95]~I .output_power_up = "low";
defparam \i_data[95]~I .output_register_mode = "none";
defparam \i_data[95]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[96]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[96]));
// synopsys translate_off
defparam \i_data[96]~I .input_async_reset = "none";
defparam \i_data[96]~I .input_power_up = "low";
defparam \i_data[96]~I .input_register_mode = "none";
defparam \i_data[96]~I .input_sync_reset = "none";
defparam \i_data[96]~I .oe_async_reset = "none";
defparam \i_data[96]~I .oe_power_up = "low";
defparam \i_data[96]~I .oe_register_mode = "none";
defparam \i_data[96]~I .oe_sync_reset = "none";
defparam \i_data[96]~I .operation_mode = "input";
defparam \i_data[96]~I .output_async_reset = "none";
defparam \i_data[96]~I .output_power_up = "low";
defparam \i_data[96]~I .output_register_mode = "none";
defparam \i_data[96]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[97]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[97]));
// synopsys translate_off
defparam \i_data[97]~I .input_async_reset = "none";
defparam \i_data[97]~I .input_power_up = "low";
defparam \i_data[97]~I .input_register_mode = "none";
defparam \i_data[97]~I .input_sync_reset = "none";
defparam \i_data[97]~I .oe_async_reset = "none";
defparam \i_data[97]~I .oe_power_up = "low";
defparam \i_data[97]~I .oe_register_mode = "none";
defparam \i_data[97]~I .oe_sync_reset = "none";
defparam \i_data[97]~I .operation_mode = "input";
defparam \i_data[97]~I .output_async_reset = "none";
defparam \i_data[97]~I .output_power_up = "low";
defparam \i_data[97]~I .output_register_mode = "none";
defparam \i_data[97]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[98]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[98]));
// synopsys translate_off
defparam \i_data[98]~I .input_async_reset = "none";
defparam \i_data[98]~I .input_power_up = "low";
defparam \i_data[98]~I .input_register_mode = "none";
defparam \i_data[98]~I .input_sync_reset = "none";
defparam \i_data[98]~I .oe_async_reset = "none";
defparam \i_data[98]~I .oe_power_up = "low";
defparam \i_data[98]~I .oe_register_mode = "none";
defparam \i_data[98]~I .oe_sync_reset = "none";
defparam \i_data[98]~I .operation_mode = "input";
defparam \i_data[98]~I .output_async_reset = "none";
defparam \i_data[98]~I .output_power_up = "low";
defparam \i_data[98]~I .output_register_mode = "none";
defparam \i_data[98]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[99]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[99]));
// synopsys translate_off
defparam \i_data[99]~I .input_async_reset = "none";
defparam \i_data[99]~I .input_power_up = "low";
defparam \i_data[99]~I .input_register_mode = "none";
defparam \i_data[99]~I .input_sync_reset = "none";
defparam \i_data[99]~I .oe_async_reset = "none";
defparam \i_data[99]~I .oe_power_up = "low";
defparam \i_data[99]~I .oe_register_mode = "none";
defparam \i_data[99]~I .oe_sync_reset = "none";
defparam \i_data[99]~I .operation_mode = "input";
defparam \i_data[99]~I .output_async_reset = "none";
defparam \i_data[99]~I .output_power_up = "low";
defparam \i_data[99]~I .output_register_mode = "none";
defparam \i_data[99]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[100]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[100]));
// synopsys translate_off
defparam \i_data[100]~I .input_async_reset = "none";
defparam \i_data[100]~I .input_power_up = "low";
defparam \i_data[100]~I .input_register_mode = "none";
defparam \i_data[100]~I .input_sync_reset = "none";
defparam \i_data[100]~I .oe_async_reset = "none";
defparam \i_data[100]~I .oe_power_up = "low";
defparam \i_data[100]~I .oe_register_mode = "none";
defparam \i_data[100]~I .oe_sync_reset = "none";
defparam \i_data[100]~I .operation_mode = "input";
defparam \i_data[100]~I .output_async_reset = "none";
defparam \i_data[100]~I .output_power_up = "low";
defparam \i_data[100]~I .output_register_mode = "none";
defparam \i_data[100]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[101]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[101]));
// synopsys translate_off
defparam \i_data[101]~I .input_async_reset = "none";
defparam \i_data[101]~I .input_power_up = "low";
defparam \i_data[101]~I .input_register_mode = "none";
defparam \i_data[101]~I .input_sync_reset = "none";
defparam \i_data[101]~I .oe_async_reset = "none";
defparam \i_data[101]~I .oe_power_up = "low";
defparam \i_data[101]~I .oe_register_mode = "none";
defparam \i_data[101]~I .oe_sync_reset = "none";
defparam \i_data[101]~I .operation_mode = "input";
defparam \i_data[101]~I .output_async_reset = "none";
defparam \i_data[101]~I .output_power_up = "low";
defparam \i_data[101]~I .output_register_mode = "none";
defparam \i_data[101]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[102]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[102]));
// synopsys translate_off
defparam \i_data[102]~I .input_async_reset = "none";
defparam \i_data[102]~I .input_power_up = "low";
defparam \i_data[102]~I .input_register_mode = "none";
defparam \i_data[102]~I .input_sync_reset = "none";
defparam \i_data[102]~I .oe_async_reset = "none";
defparam \i_data[102]~I .oe_power_up = "low";
defparam \i_data[102]~I .oe_register_mode = "none";
defparam \i_data[102]~I .oe_sync_reset = "none";
defparam \i_data[102]~I .operation_mode = "input";
defparam \i_data[102]~I .output_async_reset = "none";
defparam \i_data[102]~I .output_power_up = "low";
defparam \i_data[102]~I .output_register_mode = "none";
defparam \i_data[102]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[103]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[103]));
// synopsys translate_off
defparam \i_data[103]~I .input_async_reset = "none";
defparam \i_data[103]~I .input_power_up = "low";
defparam \i_data[103]~I .input_register_mode = "none";
defparam \i_data[103]~I .input_sync_reset = "none";
defparam \i_data[103]~I .oe_async_reset = "none";
defparam \i_data[103]~I .oe_power_up = "low";
defparam \i_data[103]~I .oe_register_mode = "none";
defparam \i_data[103]~I .oe_sync_reset = "none";
defparam \i_data[103]~I .operation_mode = "input";
defparam \i_data[103]~I .output_async_reset = "none";
defparam \i_data[103]~I .output_power_up = "low";
defparam \i_data[103]~I .output_register_mode = "none";
defparam \i_data[103]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[104]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[104]));
// synopsys translate_off
defparam \i_data[104]~I .input_async_reset = "none";
defparam \i_data[104]~I .input_power_up = "low";
defparam \i_data[104]~I .input_register_mode = "none";
defparam \i_data[104]~I .input_sync_reset = "none";
defparam \i_data[104]~I .oe_async_reset = "none";
defparam \i_data[104]~I .oe_power_up = "low";
defparam \i_data[104]~I .oe_register_mode = "none";
defparam \i_data[104]~I .oe_sync_reset = "none";
defparam \i_data[104]~I .operation_mode = "input";
defparam \i_data[104]~I .output_async_reset = "none";
defparam \i_data[104]~I .output_power_up = "low";
defparam \i_data[104]~I .output_register_mode = "none";
defparam \i_data[104]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[105]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[105]));
// synopsys translate_off
defparam \i_data[105]~I .input_async_reset = "none";
defparam \i_data[105]~I .input_power_up = "low";
defparam \i_data[105]~I .input_register_mode = "none";
defparam \i_data[105]~I .input_sync_reset = "none";
defparam \i_data[105]~I .oe_async_reset = "none";
defparam \i_data[105]~I .oe_power_up = "low";
defparam \i_data[105]~I .oe_register_mode = "none";
defparam \i_data[105]~I .oe_sync_reset = "none";
defparam \i_data[105]~I .operation_mode = "input";
defparam \i_data[105]~I .output_async_reset = "none";
defparam \i_data[105]~I .output_power_up = "low";
defparam \i_data[105]~I .output_register_mode = "none";
defparam \i_data[105]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[106]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[106]));
// synopsys translate_off
defparam \i_data[106]~I .input_async_reset = "none";
defparam \i_data[106]~I .input_power_up = "low";
defparam \i_data[106]~I .input_register_mode = "none";
defparam \i_data[106]~I .input_sync_reset = "none";
defparam \i_data[106]~I .oe_async_reset = "none";
defparam \i_data[106]~I .oe_power_up = "low";
defparam \i_data[106]~I .oe_register_mode = "none";
defparam \i_data[106]~I .oe_sync_reset = "none";
defparam \i_data[106]~I .operation_mode = "input";
defparam \i_data[106]~I .output_async_reset = "none";
defparam \i_data[106]~I .output_power_up = "low";
defparam \i_data[106]~I .output_register_mode = "none";
defparam \i_data[106]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[107]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[107]));
// synopsys translate_off
defparam \i_data[107]~I .input_async_reset = "none";
defparam \i_data[107]~I .input_power_up = "low";
defparam \i_data[107]~I .input_register_mode = "none";
defparam \i_data[107]~I .input_sync_reset = "none";
defparam \i_data[107]~I .oe_async_reset = "none";
defparam \i_data[107]~I .oe_power_up = "low";
defparam \i_data[107]~I .oe_register_mode = "none";
defparam \i_data[107]~I .oe_sync_reset = "none";
defparam \i_data[107]~I .operation_mode = "input";
defparam \i_data[107]~I .output_async_reset = "none";
defparam \i_data[107]~I .output_power_up = "low";
defparam \i_data[107]~I .output_register_mode = "none";
defparam \i_data[107]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[108]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[108]));
// synopsys translate_off
defparam \i_data[108]~I .input_async_reset = "none";
defparam \i_data[108]~I .input_power_up = "low";
defparam \i_data[108]~I .input_register_mode = "none";
defparam \i_data[108]~I .input_sync_reset = "none";
defparam \i_data[108]~I .oe_async_reset = "none";
defparam \i_data[108]~I .oe_power_up = "low";
defparam \i_data[108]~I .oe_register_mode = "none";
defparam \i_data[108]~I .oe_sync_reset = "none";
defparam \i_data[108]~I .operation_mode = "input";
defparam \i_data[108]~I .output_async_reset = "none";
defparam \i_data[108]~I .output_power_up = "low";
defparam \i_data[108]~I .output_register_mode = "none";
defparam \i_data[108]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[109]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[109]));
// synopsys translate_off
defparam \i_data[109]~I .input_async_reset = "none";
defparam \i_data[109]~I .input_power_up = "low";
defparam \i_data[109]~I .input_register_mode = "none";
defparam \i_data[109]~I .input_sync_reset = "none";
defparam \i_data[109]~I .oe_async_reset = "none";
defparam \i_data[109]~I .oe_power_up = "low";
defparam \i_data[109]~I .oe_register_mode = "none";
defparam \i_data[109]~I .oe_sync_reset = "none";
defparam \i_data[109]~I .operation_mode = "input";
defparam \i_data[109]~I .output_async_reset = "none";
defparam \i_data[109]~I .output_power_up = "low";
defparam \i_data[109]~I .output_register_mode = "none";
defparam \i_data[109]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[110]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[110]));
// synopsys translate_off
defparam \i_data[110]~I .input_async_reset = "none";
defparam \i_data[110]~I .input_power_up = "low";
defparam \i_data[110]~I .input_register_mode = "none";
defparam \i_data[110]~I .input_sync_reset = "none";
defparam \i_data[110]~I .oe_async_reset = "none";
defparam \i_data[110]~I .oe_power_up = "low";
defparam \i_data[110]~I .oe_register_mode = "none";
defparam \i_data[110]~I .oe_sync_reset = "none";
defparam \i_data[110]~I .operation_mode = "input";
defparam \i_data[110]~I .output_async_reset = "none";
defparam \i_data[110]~I .output_power_up = "low";
defparam \i_data[110]~I .output_register_mode = "none";
defparam \i_data[110]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[111]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[111]));
// synopsys translate_off
defparam \i_data[111]~I .input_async_reset = "none";
defparam \i_data[111]~I .input_power_up = "low";
defparam \i_data[111]~I .input_register_mode = "none";
defparam \i_data[111]~I .input_sync_reset = "none";
defparam \i_data[111]~I .oe_async_reset = "none";
defparam \i_data[111]~I .oe_power_up = "low";
defparam \i_data[111]~I .oe_register_mode = "none";
defparam \i_data[111]~I .oe_sync_reset = "none";
defparam \i_data[111]~I .operation_mode = "input";
defparam \i_data[111]~I .output_async_reset = "none";
defparam \i_data[111]~I .output_power_up = "low";
defparam \i_data[111]~I .output_register_mode = "none";
defparam \i_data[111]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[112]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[112]));
// synopsys translate_off
defparam \i_data[112]~I .input_async_reset = "none";
defparam \i_data[112]~I .input_power_up = "low";
defparam \i_data[112]~I .input_register_mode = "none";
defparam \i_data[112]~I .input_sync_reset = "none";
defparam \i_data[112]~I .oe_async_reset = "none";
defparam \i_data[112]~I .oe_power_up = "low";
defparam \i_data[112]~I .oe_register_mode = "none";
defparam \i_data[112]~I .oe_sync_reset = "none";
defparam \i_data[112]~I .operation_mode = "input";
defparam \i_data[112]~I .output_async_reset = "none";
defparam \i_data[112]~I .output_power_up = "low";
defparam \i_data[112]~I .output_register_mode = "none";
defparam \i_data[112]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[113]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[113]));
// synopsys translate_off
defparam \i_data[113]~I .input_async_reset = "none";
defparam \i_data[113]~I .input_power_up = "low";
defparam \i_data[113]~I .input_register_mode = "none";
defparam \i_data[113]~I .input_sync_reset = "none";
defparam \i_data[113]~I .oe_async_reset = "none";
defparam \i_data[113]~I .oe_power_up = "low";
defparam \i_data[113]~I .oe_register_mode = "none";
defparam \i_data[113]~I .oe_sync_reset = "none";
defparam \i_data[113]~I .operation_mode = "input";
defparam \i_data[113]~I .output_async_reset = "none";
defparam \i_data[113]~I .output_power_up = "low";
defparam \i_data[113]~I .output_register_mode = "none";
defparam \i_data[113]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[114]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[114]));
// synopsys translate_off
defparam \i_data[114]~I .input_async_reset = "none";
defparam \i_data[114]~I .input_power_up = "low";
defparam \i_data[114]~I .input_register_mode = "none";
defparam \i_data[114]~I .input_sync_reset = "none";
defparam \i_data[114]~I .oe_async_reset = "none";
defparam \i_data[114]~I .oe_power_up = "low";
defparam \i_data[114]~I .oe_register_mode = "none";
defparam \i_data[114]~I .oe_sync_reset = "none";
defparam \i_data[114]~I .operation_mode = "input";
defparam \i_data[114]~I .output_async_reset = "none";
defparam \i_data[114]~I .output_power_up = "low";
defparam \i_data[114]~I .output_register_mode = "none";
defparam \i_data[114]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[115]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[115]));
// synopsys translate_off
defparam \i_data[115]~I .input_async_reset = "none";
defparam \i_data[115]~I .input_power_up = "low";
defparam \i_data[115]~I .input_register_mode = "none";
defparam \i_data[115]~I .input_sync_reset = "none";
defparam \i_data[115]~I .oe_async_reset = "none";
defparam \i_data[115]~I .oe_power_up = "low";
defparam \i_data[115]~I .oe_register_mode = "none";
defparam \i_data[115]~I .oe_sync_reset = "none";
defparam \i_data[115]~I .operation_mode = "input";
defparam \i_data[115]~I .output_async_reset = "none";
defparam \i_data[115]~I .output_power_up = "low";
defparam \i_data[115]~I .output_register_mode = "none";
defparam \i_data[115]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[116]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[116]));
// synopsys translate_off
defparam \i_data[116]~I .input_async_reset = "none";
defparam \i_data[116]~I .input_power_up = "low";
defparam \i_data[116]~I .input_register_mode = "none";
defparam \i_data[116]~I .input_sync_reset = "none";
defparam \i_data[116]~I .oe_async_reset = "none";
defparam \i_data[116]~I .oe_power_up = "low";
defparam \i_data[116]~I .oe_register_mode = "none";
defparam \i_data[116]~I .oe_sync_reset = "none";
defparam \i_data[116]~I .operation_mode = "input";
defparam \i_data[116]~I .output_async_reset = "none";
defparam \i_data[116]~I .output_power_up = "low";
defparam \i_data[116]~I .output_register_mode = "none";
defparam \i_data[116]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[117]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[117]));
// synopsys translate_off
defparam \i_data[117]~I .input_async_reset = "none";
defparam \i_data[117]~I .input_power_up = "low";
defparam \i_data[117]~I .input_register_mode = "none";
defparam \i_data[117]~I .input_sync_reset = "none";
defparam \i_data[117]~I .oe_async_reset = "none";
defparam \i_data[117]~I .oe_power_up = "low";
defparam \i_data[117]~I .oe_register_mode = "none";
defparam \i_data[117]~I .oe_sync_reset = "none";
defparam \i_data[117]~I .operation_mode = "input";
defparam \i_data[117]~I .output_async_reset = "none";
defparam \i_data[117]~I .output_power_up = "low";
defparam \i_data[117]~I .output_register_mode = "none";
defparam \i_data[117]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[118]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[118]));
// synopsys translate_off
defparam \i_data[118]~I .input_async_reset = "none";
defparam \i_data[118]~I .input_power_up = "low";
defparam \i_data[118]~I .input_register_mode = "none";
defparam \i_data[118]~I .input_sync_reset = "none";
defparam \i_data[118]~I .oe_async_reset = "none";
defparam \i_data[118]~I .oe_power_up = "low";
defparam \i_data[118]~I .oe_register_mode = "none";
defparam \i_data[118]~I .oe_sync_reset = "none";
defparam \i_data[118]~I .operation_mode = "input";
defparam \i_data[118]~I .output_async_reset = "none";
defparam \i_data[118]~I .output_power_up = "low";
defparam \i_data[118]~I .output_register_mode = "none";
defparam \i_data[118]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[119]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[119]));
// synopsys translate_off
defparam \i_data[119]~I .input_async_reset = "none";
defparam \i_data[119]~I .input_power_up = "low";
defparam \i_data[119]~I .input_register_mode = "none";
defparam \i_data[119]~I .input_sync_reset = "none";
defparam \i_data[119]~I .oe_async_reset = "none";
defparam \i_data[119]~I .oe_power_up = "low";
defparam \i_data[119]~I .oe_register_mode = "none";
defparam \i_data[119]~I .oe_sync_reset = "none";
defparam \i_data[119]~I .operation_mode = "input";
defparam \i_data[119]~I .output_async_reset = "none";
defparam \i_data[119]~I .output_power_up = "low";
defparam \i_data[119]~I .output_register_mode = "none";
defparam \i_data[119]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[120]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[120]));
// synopsys translate_off
defparam \i_data[120]~I .input_async_reset = "none";
defparam \i_data[120]~I .input_power_up = "low";
defparam \i_data[120]~I .input_register_mode = "none";
defparam \i_data[120]~I .input_sync_reset = "none";
defparam \i_data[120]~I .oe_async_reset = "none";
defparam \i_data[120]~I .oe_power_up = "low";
defparam \i_data[120]~I .oe_register_mode = "none";
defparam \i_data[120]~I .oe_sync_reset = "none";
defparam \i_data[120]~I .operation_mode = "input";
defparam \i_data[120]~I .output_async_reset = "none";
defparam \i_data[120]~I .output_power_up = "low";
defparam \i_data[120]~I .output_register_mode = "none";
defparam \i_data[120]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[121]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[121]));
// synopsys translate_off
defparam \i_data[121]~I .input_async_reset = "none";
defparam \i_data[121]~I .input_power_up = "low";
defparam \i_data[121]~I .input_register_mode = "none";
defparam \i_data[121]~I .input_sync_reset = "none";
defparam \i_data[121]~I .oe_async_reset = "none";
defparam \i_data[121]~I .oe_power_up = "low";
defparam \i_data[121]~I .oe_register_mode = "none";
defparam \i_data[121]~I .oe_sync_reset = "none";
defparam \i_data[121]~I .operation_mode = "input";
defparam \i_data[121]~I .output_async_reset = "none";
defparam \i_data[121]~I .output_power_up = "low";
defparam \i_data[121]~I .output_register_mode = "none";
defparam \i_data[121]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[122]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[122]));
// synopsys translate_off
defparam \i_data[122]~I .input_async_reset = "none";
defparam \i_data[122]~I .input_power_up = "low";
defparam \i_data[122]~I .input_register_mode = "none";
defparam \i_data[122]~I .input_sync_reset = "none";
defparam \i_data[122]~I .oe_async_reset = "none";
defparam \i_data[122]~I .oe_power_up = "low";
defparam \i_data[122]~I .oe_register_mode = "none";
defparam \i_data[122]~I .oe_sync_reset = "none";
defparam \i_data[122]~I .operation_mode = "input";
defparam \i_data[122]~I .output_async_reset = "none";
defparam \i_data[122]~I .output_power_up = "low";
defparam \i_data[122]~I .output_register_mode = "none";
defparam \i_data[122]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[123]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[123]));
// synopsys translate_off
defparam \i_data[123]~I .input_async_reset = "none";
defparam \i_data[123]~I .input_power_up = "low";
defparam \i_data[123]~I .input_register_mode = "none";
defparam \i_data[123]~I .input_sync_reset = "none";
defparam \i_data[123]~I .oe_async_reset = "none";
defparam \i_data[123]~I .oe_power_up = "low";
defparam \i_data[123]~I .oe_register_mode = "none";
defparam \i_data[123]~I .oe_sync_reset = "none";
defparam \i_data[123]~I .operation_mode = "input";
defparam \i_data[123]~I .output_async_reset = "none";
defparam \i_data[123]~I .output_power_up = "low";
defparam \i_data[123]~I .output_register_mode = "none";
defparam \i_data[123]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[124]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[124]));
// synopsys translate_off
defparam \i_data[124]~I .input_async_reset = "none";
defparam \i_data[124]~I .input_power_up = "low";
defparam \i_data[124]~I .input_register_mode = "none";
defparam \i_data[124]~I .input_sync_reset = "none";
defparam \i_data[124]~I .oe_async_reset = "none";
defparam \i_data[124]~I .oe_power_up = "low";
defparam \i_data[124]~I .oe_register_mode = "none";
defparam \i_data[124]~I .oe_sync_reset = "none";
defparam \i_data[124]~I .operation_mode = "input";
defparam \i_data[124]~I .output_async_reset = "none";
defparam \i_data[124]~I .output_power_up = "low";
defparam \i_data[124]~I .output_register_mode = "none";
defparam \i_data[124]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[125]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[125]));
// synopsys translate_off
defparam \i_data[125]~I .input_async_reset = "none";
defparam \i_data[125]~I .input_power_up = "low";
defparam \i_data[125]~I .input_register_mode = "none";
defparam \i_data[125]~I .input_sync_reset = "none";
defparam \i_data[125]~I .oe_async_reset = "none";
defparam \i_data[125]~I .oe_power_up = "low";
defparam \i_data[125]~I .oe_register_mode = "none";
defparam \i_data[125]~I .oe_sync_reset = "none";
defparam \i_data[125]~I .operation_mode = "input";
defparam \i_data[125]~I .output_async_reset = "none";
defparam \i_data[125]~I .output_power_up = "low";
defparam \i_data[125]~I .output_register_mode = "none";
defparam \i_data[125]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[126]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[126]));
// synopsys translate_off
defparam \i_data[126]~I .input_async_reset = "none";
defparam \i_data[126]~I .input_power_up = "low";
defparam \i_data[126]~I .input_register_mode = "none";
defparam \i_data[126]~I .input_sync_reset = "none";
defparam \i_data[126]~I .oe_async_reset = "none";
defparam \i_data[126]~I .oe_power_up = "low";
defparam \i_data[126]~I .oe_register_mode = "none";
defparam \i_data[126]~I .oe_sync_reset = "none";
defparam \i_data[126]~I .operation_mode = "input";
defparam \i_data[126]~I .output_async_reset = "none";
defparam \i_data[126]~I .output_power_up = "low";
defparam \i_data[126]~I .output_register_mode = "none";
defparam \i_data[126]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_data[127]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_data[127]));
// synopsys translate_off
defparam \i_data[127]~I .input_async_reset = "none";
defparam \i_data[127]~I .input_power_up = "low";
defparam \i_data[127]~I .input_register_mode = "none";
defparam \i_data[127]~I .input_sync_reset = "none";
defparam \i_data[127]~I .oe_async_reset = "none";
defparam \i_data[127]~I .oe_power_up = "low";
defparam \i_data[127]~I .oe_register_mode = "none";
defparam \i_data[127]~I .oe_sync_reset = "none";
defparam \i_data[127]~I .operation_mode = "input";
defparam \i_data[127]~I .output_async_reset = "none";
defparam \i_data[127]~I .output_power_up = "low";
defparam \i_data[127]~I .output_register_mode = "none";
defparam \i_data[127]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[0]));
// synopsys translate_off
defparam \o_data[0]~I .input_async_reset = "none";
defparam \o_data[0]~I .input_power_up = "low";
defparam \o_data[0]~I .input_register_mode = "none";
defparam \o_data[0]~I .input_sync_reset = "none";
defparam \o_data[0]~I .oe_async_reset = "none";
defparam \o_data[0]~I .oe_power_up = "low";
defparam \o_data[0]~I .oe_register_mode = "none";
defparam \o_data[0]~I .oe_sync_reset = "none";
defparam \o_data[0]~I .operation_mode = "output";
defparam \o_data[0]~I .output_async_reset = "none";
defparam \o_data[0]~I .output_power_up = "low";
defparam \o_data[0]~I .output_register_mode = "none";
defparam \o_data[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[1]));
// synopsys translate_off
defparam \o_data[1]~I .input_async_reset = "none";
defparam \o_data[1]~I .input_power_up = "low";
defparam \o_data[1]~I .input_register_mode = "none";
defparam \o_data[1]~I .input_sync_reset = "none";
defparam \o_data[1]~I .oe_async_reset = "none";
defparam \o_data[1]~I .oe_power_up = "low";
defparam \o_data[1]~I .oe_register_mode = "none";
defparam \o_data[1]~I .oe_sync_reset = "none";
defparam \o_data[1]~I .operation_mode = "output";
defparam \o_data[1]~I .output_async_reset = "none";
defparam \o_data[1]~I .output_power_up = "low";
defparam \o_data[1]~I .output_register_mode = "none";
defparam \o_data[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[2]));
// synopsys translate_off
defparam \o_data[2]~I .input_async_reset = "none";
defparam \o_data[2]~I .input_power_up = "low";
defparam \o_data[2]~I .input_register_mode = "none";
defparam \o_data[2]~I .input_sync_reset = "none";
defparam \o_data[2]~I .oe_async_reset = "none";
defparam \o_data[2]~I .oe_power_up = "low";
defparam \o_data[2]~I .oe_register_mode = "none";
defparam \o_data[2]~I .oe_sync_reset = "none";
defparam \o_data[2]~I .operation_mode = "output";
defparam \o_data[2]~I .output_async_reset = "none";
defparam \o_data[2]~I .output_power_up = "low";
defparam \o_data[2]~I .output_register_mode = "none";
defparam \o_data[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[3]));
// synopsys translate_off
defparam \o_data[3]~I .input_async_reset = "none";
defparam \o_data[3]~I .input_power_up = "low";
defparam \o_data[3]~I .input_register_mode = "none";
defparam \o_data[3]~I .input_sync_reset = "none";
defparam \o_data[3]~I .oe_async_reset = "none";
defparam \o_data[3]~I .oe_power_up = "low";
defparam \o_data[3]~I .oe_register_mode = "none";
defparam \o_data[3]~I .oe_sync_reset = "none";
defparam \o_data[3]~I .operation_mode = "output";
defparam \o_data[3]~I .output_async_reset = "none";
defparam \o_data[3]~I .output_power_up = "low";
defparam \o_data[3]~I .output_register_mode = "none";
defparam \o_data[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[4]));
// synopsys translate_off
defparam \o_data[4]~I .input_async_reset = "none";
defparam \o_data[4]~I .input_power_up = "low";
defparam \o_data[4]~I .input_register_mode = "none";
defparam \o_data[4]~I .input_sync_reset = "none";
defparam \o_data[4]~I .oe_async_reset = "none";
defparam \o_data[4]~I .oe_power_up = "low";
defparam \o_data[4]~I .oe_register_mode = "none";
defparam \o_data[4]~I .oe_sync_reset = "none";
defparam \o_data[4]~I .operation_mode = "output";
defparam \o_data[4]~I .output_async_reset = "none";
defparam \o_data[4]~I .output_power_up = "low";
defparam \o_data[4]~I .output_register_mode = "none";
defparam \o_data[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[5]));
// synopsys translate_off
defparam \o_data[5]~I .input_async_reset = "none";
defparam \o_data[5]~I .input_power_up = "low";
defparam \o_data[5]~I .input_register_mode = "none";
defparam \o_data[5]~I .input_sync_reset = "none";
defparam \o_data[5]~I .oe_async_reset = "none";
defparam \o_data[5]~I .oe_power_up = "low";
defparam \o_data[5]~I .oe_register_mode = "none";
defparam \o_data[5]~I .oe_sync_reset = "none";
defparam \o_data[5]~I .operation_mode = "output";
defparam \o_data[5]~I .output_async_reset = "none";
defparam \o_data[5]~I .output_power_up = "low";
defparam \o_data[5]~I .output_register_mode = "none";
defparam \o_data[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[6]));
// synopsys translate_off
defparam \o_data[6]~I .input_async_reset = "none";
defparam \o_data[6]~I .input_power_up = "low";
defparam \o_data[6]~I .input_register_mode = "none";
defparam \o_data[6]~I .input_sync_reset = "none";
defparam \o_data[6]~I .oe_async_reset = "none";
defparam \o_data[6]~I .oe_power_up = "low";
defparam \o_data[6]~I .oe_register_mode = "none";
defparam \o_data[6]~I .oe_sync_reset = "none";
defparam \o_data[6]~I .operation_mode = "output";
defparam \o_data[6]~I .output_async_reset = "none";
defparam \o_data[6]~I .output_power_up = "low";
defparam \o_data[6]~I .output_register_mode = "none";
defparam \o_data[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[7]));
// synopsys translate_off
defparam \o_data[7]~I .input_async_reset = "none";
defparam \o_data[7]~I .input_power_up = "low";
defparam \o_data[7]~I .input_register_mode = "none";
defparam \o_data[7]~I .input_sync_reset = "none";
defparam \o_data[7]~I .oe_async_reset = "none";
defparam \o_data[7]~I .oe_power_up = "low";
defparam \o_data[7]~I .oe_register_mode = "none";
defparam \o_data[7]~I .oe_sync_reset = "none";
defparam \o_data[7]~I .operation_mode = "output";
defparam \o_data[7]~I .output_async_reset = "none";
defparam \o_data[7]~I .output_power_up = "low";
defparam \o_data[7]~I .output_register_mode = "none";
defparam \o_data[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[8]));
// synopsys translate_off
defparam \o_data[8]~I .input_async_reset = "none";
defparam \o_data[8]~I .input_power_up = "low";
defparam \o_data[8]~I .input_register_mode = "none";
defparam \o_data[8]~I .input_sync_reset = "none";
defparam \o_data[8]~I .oe_async_reset = "none";
defparam \o_data[8]~I .oe_power_up = "low";
defparam \o_data[8]~I .oe_register_mode = "none";
defparam \o_data[8]~I .oe_sync_reset = "none";
defparam \o_data[8]~I .operation_mode = "output";
defparam \o_data[8]~I .output_async_reset = "none";
defparam \o_data[8]~I .output_power_up = "low";
defparam \o_data[8]~I .output_register_mode = "none";
defparam \o_data[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[9]));
// synopsys translate_off
defparam \o_data[9]~I .input_async_reset = "none";
defparam \o_data[9]~I .input_power_up = "low";
defparam \o_data[9]~I .input_register_mode = "none";
defparam \o_data[9]~I .input_sync_reset = "none";
defparam \o_data[9]~I .oe_async_reset = "none";
defparam \o_data[9]~I .oe_power_up = "low";
defparam \o_data[9]~I .oe_register_mode = "none";
defparam \o_data[9]~I .oe_sync_reset = "none";
defparam \o_data[9]~I .operation_mode = "output";
defparam \o_data[9]~I .output_async_reset = "none";
defparam \o_data[9]~I .output_power_up = "low";
defparam \o_data[9]~I .output_register_mode = "none";
defparam \o_data[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[10]));
// synopsys translate_off
defparam \o_data[10]~I .input_async_reset = "none";
defparam \o_data[10]~I .input_power_up = "low";
defparam \o_data[10]~I .input_register_mode = "none";
defparam \o_data[10]~I .input_sync_reset = "none";
defparam \o_data[10]~I .oe_async_reset = "none";
defparam \o_data[10]~I .oe_power_up = "low";
defparam \o_data[10]~I .oe_register_mode = "none";
defparam \o_data[10]~I .oe_sync_reset = "none";
defparam \o_data[10]~I .operation_mode = "output";
defparam \o_data[10]~I .output_async_reset = "none";
defparam \o_data[10]~I .output_power_up = "low";
defparam \o_data[10]~I .output_register_mode = "none";
defparam \o_data[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[11]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[11]));
// synopsys translate_off
defparam \o_data[11]~I .input_async_reset = "none";
defparam \o_data[11]~I .input_power_up = "low";
defparam \o_data[11]~I .input_register_mode = "none";
defparam \o_data[11]~I .input_sync_reset = "none";
defparam \o_data[11]~I .oe_async_reset = "none";
defparam \o_data[11]~I .oe_power_up = "low";
defparam \o_data[11]~I .oe_register_mode = "none";
defparam \o_data[11]~I .oe_sync_reset = "none";
defparam \o_data[11]~I .operation_mode = "output";
defparam \o_data[11]~I .output_async_reset = "none";
defparam \o_data[11]~I .output_power_up = "low";
defparam \o_data[11]~I .output_register_mode = "none";
defparam \o_data[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[12]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[12]));
// synopsys translate_off
defparam \o_data[12]~I .input_async_reset = "none";
defparam \o_data[12]~I .input_power_up = "low";
defparam \o_data[12]~I .input_register_mode = "none";
defparam \o_data[12]~I .input_sync_reset = "none";
defparam \o_data[12]~I .oe_async_reset = "none";
defparam \o_data[12]~I .oe_power_up = "low";
defparam \o_data[12]~I .oe_register_mode = "none";
defparam \o_data[12]~I .oe_sync_reset = "none";
defparam \o_data[12]~I .operation_mode = "output";
defparam \o_data[12]~I .output_async_reset = "none";
defparam \o_data[12]~I .output_power_up = "low";
defparam \o_data[12]~I .output_register_mode = "none";
defparam \o_data[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[13]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[13]));
// synopsys translate_off
defparam \o_data[13]~I .input_async_reset = "none";
defparam \o_data[13]~I .input_power_up = "low";
defparam \o_data[13]~I .input_register_mode = "none";
defparam \o_data[13]~I .input_sync_reset = "none";
defparam \o_data[13]~I .oe_async_reset = "none";
defparam \o_data[13]~I .oe_power_up = "low";
defparam \o_data[13]~I .oe_register_mode = "none";
defparam \o_data[13]~I .oe_sync_reset = "none";
defparam \o_data[13]~I .operation_mode = "output";
defparam \o_data[13]~I .output_async_reset = "none";
defparam \o_data[13]~I .output_power_up = "low";
defparam \o_data[13]~I .output_register_mode = "none";
defparam \o_data[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[14]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[14]));
// synopsys translate_off
defparam \o_data[14]~I .input_async_reset = "none";
defparam \o_data[14]~I .input_power_up = "low";
defparam \o_data[14]~I .input_register_mode = "none";
defparam \o_data[14]~I .input_sync_reset = "none";
defparam \o_data[14]~I .oe_async_reset = "none";
defparam \o_data[14]~I .oe_power_up = "low";
defparam \o_data[14]~I .oe_register_mode = "none";
defparam \o_data[14]~I .oe_sync_reset = "none";
defparam \o_data[14]~I .operation_mode = "output";
defparam \o_data[14]~I .output_async_reset = "none";
defparam \o_data[14]~I .output_power_up = "low";
defparam \o_data[14]~I .output_register_mode = "none";
defparam \o_data[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[15]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[15]));
// synopsys translate_off
defparam \o_data[15]~I .input_async_reset = "none";
defparam \o_data[15]~I .input_power_up = "low";
defparam \o_data[15]~I .input_register_mode = "none";
defparam \o_data[15]~I .input_sync_reset = "none";
defparam \o_data[15]~I .oe_async_reset = "none";
defparam \o_data[15]~I .oe_power_up = "low";
defparam \o_data[15]~I .oe_register_mode = "none";
defparam \o_data[15]~I .oe_sync_reset = "none";
defparam \o_data[15]~I .operation_mode = "output";
defparam \o_data[15]~I .output_async_reset = "none";
defparam \o_data[15]~I .output_power_up = "low";
defparam \o_data[15]~I .output_register_mode = "none";
defparam \o_data[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[16]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[16]));
// synopsys translate_off
defparam \o_data[16]~I .input_async_reset = "none";
defparam \o_data[16]~I .input_power_up = "low";
defparam \o_data[16]~I .input_register_mode = "none";
defparam \o_data[16]~I .input_sync_reset = "none";
defparam \o_data[16]~I .oe_async_reset = "none";
defparam \o_data[16]~I .oe_power_up = "low";
defparam \o_data[16]~I .oe_register_mode = "none";
defparam \o_data[16]~I .oe_sync_reset = "none";
defparam \o_data[16]~I .operation_mode = "output";
defparam \o_data[16]~I .output_async_reset = "none";
defparam \o_data[16]~I .output_power_up = "low";
defparam \o_data[16]~I .output_register_mode = "none";
defparam \o_data[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[17]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[17]));
// synopsys translate_off
defparam \o_data[17]~I .input_async_reset = "none";
defparam \o_data[17]~I .input_power_up = "low";
defparam \o_data[17]~I .input_register_mode = "none";
defparam \o_data[17]~I .input_sync_reset = "none";
defparam \o_data[17]~I .oe_async_reset = "none";
defparam \o_data[17]~I .oe_power_up = "low";
defparam \o_data[17]~I .oe_register_mode = "none";
defparam \o_data[17]~I .oe_sync_reset = "none";
defparam \o_data[17]~I .operation_mode = "output";
defparam \o_data[17]~I .output_async_reset = "none";
defparam \o_data[17]~I .output_power_up = "low";
defparam \o_data[17]~I .output_register_mode = "none";
defparam \o_data[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[18]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[18]));
// synopsys translate_off
defparam \o_data[18]~I .input_async_reset = "none";
defparam \o_data[18]~I .input_power_up = "low";
defparam \o_data[18]~I .input_register_mode = "none";
defparam \o_data[18]~I .input_sync_reset = "none";
defparam \o_data[18]~I .oe_async_reset = "none";
defparam \o_data[18]~I .oe_power_up = "low";
defparam \o_data[18]~I .oe_register_mode = "none";
defparam \o_data[18]~I .oe_sync_reset = "none";
defparam \o_data[18]~I .operation_mode = "output";
defparam \o_data[18]~I .output_async_reset = "none";
defparam \o_data[18]~I .output_power_up = "low";
defparam \o_data[18]~I .output_register_mode = "none";
defparam \o_data[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[19]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[19]));
// synopsys translate_off
defparam \o_data[19]~I .input_async_reset = "none";
defparam \o_data[19]~I .input_power_up = "low";
defparam \o_data[19]~I .input_register_mode = "none";
defparam \o_data[19]~I .input_sync_reset = "none";
defparam \o_data[19]~I .oe_async_reset = "none";
defparam \o_data[19]~I .oe_power_up = "low";
defparam \o_data[19]~I .oe_register_mode = "none";
defparam \o_data[19]~I .oe_sync_reset = "none";
defparam \o_data[19]~I .operation_mode = "output";
defparam \o_data[19]~I .output_async_reset = "none";
defparam \o_data[19]~I .output_power_up = "low";
defparam \o_data[19]~I .output_register_mode = "none";
defparam \o_data[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[20]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[20]));
// synopsys translate_off
defparam \o_data[20]~I .input_async_reset = "none";
defparam \o_data[20]~I .input_power_up = "low";
defparam \o_data[20]~I .input_register_mode = "none";
defparam \o_data[20]~I .input_sync_reset = "none";
defparam \o_data[20]~I .oe_async_reset = "none";
defparam \o_data[20]~I .oe_power_up = "low";
defparam \o_data[20]~I .oe_register_mode = "none";
defparam \o_data[20]~I .oe_sync_reset = "none";
defparam \o_data[20]~I .operation_mode = "output";
defparam \o_data[20]~I .output_async_reset = "none";
defparam \o_data[20]~I .output_power_up = "low";
defparam \o_data[20]~I .output_register_mode = "none";
defparam \o_data[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[21]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[21]));
// synopsys translate_off
defparam \o_data[21]~I .input_async_reset = "none";
defparam \o_data[21]~I .input_power_up = "low";
defparam \o_data[21]~I .input_register_mode = "none";
defparam \o_data[21]~I .input_sync_reset = "none";
defparam \o_data[21]~I .oe_async_reset = "none";
defparam \o_data[21]~I .oe_power_up = "low";
defparam \o_data[21]~I .oe_register_mode = "none";
defparam \o_data[21]~I .oe_sync_reset = "none";
defparam \o_data[21]~I .operation_mode = "output";
defparam \o_data[21]~I .output_async_reset = "none";
defparam \o_data[21]~I .output_power_up = "low";
defparam \o_data[21]~I .output_register_mode = "none";
defparam \o_data[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[22]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[22]));
// synopsys translate_off
defparam \o_data[22]~I .input_async_reset = "none";
defparam \o_data[22]~I .input_power_up = "low";
defparam \o_data[22]~I .input_register_mode = "none";
defparam \o_data[22]~I .input_sync_reset = "none";
defparam \o_data[22]~I .oe_async_reset = "none";
defparam \o_data[22]~I .oe_power_up = "low";
defparam \o_data[22]~I .oe_register_mode = "none";
defparam \o_data[22]~I .oe_sync_reset = "none";
defparam \o_data[22]~I .operation_mode = "output";
defparam \o_data[22]~I .output_async_reset = "none";
defparam \o_data[22]~I .output_power_up = "low";
defparam \o_data[22]~I .output_register_mode = "none";
defparam \o_data[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[23]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[23]));
// synopsys translate_off
defparam \o_data[23]~I .input_async_reset = "none";
defparam \o_data[23]~I .input_power_up = "low";
defparam \o_data[23]~I .input_register_mode = "none";
defparam \o_data[23]~I .input_sync_reset = "none";
defparam \o_data[23]~I .oe_async_reset = "none";
defparam \o_data[23]~I .oe_power_up = "low";
defparam \o_data[23]~I .oe_register_mode = "none";
defparam \o_data[23]~I .oe_sync_reset = "none";
defparam \o_data[23]~I .operation_mode = "output";
defparam \o_data[23]~I .output_async_reset = "none";
defparam \o_data[23]~I .output_power_up = "low";
defparam \o_data[23]~I .output_register_mode = "none";
defparam \o_data[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[24]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[24]));
// synopsys translate_off
defparam \o_data[24]~I .input_async_reset = "none";
defparam \o_data[24]~I .input_power_up = "low";
defparam \o_data[24]~I .input_register_mode = "none";
defparam \o_data[24]~I .input_sync_reset = "none";
defparam \o_data[24]~I .oe_async_reset = "none";
defparam \o_data[24]~I .oe_power_up = "low";
defparam \o_data[24]~I .oe_register_mode = "none";
defparam \o_data[24]~I .oe_sync_reset = "none";
defparam \o_data[24]~I .operation_mode = "output";
defparam \o_data[24]~I .output_async_reset = "none";
defparam \o_data[24]~I .output_power_up = "low";
defparam \o_data[24]~I .output_register_mode = "none";
defparam \o_data[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[25]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[25]));
// synopsys translate_off
defparam \o_data[25]~I .input_async_reset = "none";
defparam \o_data[25]~I .input_power_up = "low";
defparam \o_data[25]~I .input_register_mode = "none";
defparam \o_data[25]~I .input_sync_reset = "none";
defparam \o_data[25]~I .oe_async_reset = "none";
defparam \o_data[25]~I .oe_power_up = "low";
defparam \o_data[25]~I .oe_register_mode = "none";
defparam \o_data[25]~I .oe_sync_reset = "none";
defparam \o_data[25]~I .operation_mode = "output";
defparam \o_data[25]~I .output_async_reset = "none";
defparam \o_data[25]~I .output_power_up = "low";
defparam \o_data[25]~I .output_register_mode = "none";
defparam \o_data[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[26]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[26]));
// synopsys translate_off
defparam \o_data[26]~I .input_async_reset = "none";
defparam \o_data[26]~I .input_power_up = "low";
defparam \o_data[26]~I .input_register_mode = "none";
defparam \o_data[26]~I .input_sync_reset = "none";
defparam \o_data[26]~I .oe_async_reset = "none";
defparam \o_data[26]~I .oe_power_up = "low";
defparam \o_data[26]~I .oe_register_mode = "none";
defparam \o_data[26]~I .oe_sync_reset = "none";
defparam \o_data[26]~I .operation_mode = "output";
defparam \o_data[26]~I .output_async_reset = "none";
defparam \o_data[26]~I .output_power_up = "low";
defparam \o_data[26]~I .output_register_mode = "none";
defparam \o_data[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[27]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[27]));
// synopsys translate_off
defparam \o_data[27]~I .input_async_reset = "none";
defparam \o_data[27]~I .input_power_up = "low";
defparam \o_data[27]~I .input_register_mode = "none";
defparam \o_data[27]~I .input_sync_reset = "none";
defparam \o_data[27]~I .oe_async_reset = "none";
defparam \o_data[27]~I .oe_power_up = "low";
defparam \o_data[27]~I .oe_register_mode = "none";
defparam \o_data[27]~I .oe_sync_reset = "none";
defparam \o_data[27]~I .operation_mode = "output";
defparam \o_data[27]~I .output_async_reset = "none";
defparam \o_data[27]~I .output_power_up = "low";
defparam \o_data[27]~I .output_register_mode = "none";
defparam \o_data[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[28]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[28]));
// synopsys translate_off
defparam \o_data[28]~I .input_async_reset = "none";
defparam \o_data[28]~I .input_power_up = "low";
defparam \o_data[28]~I .input_register_mode = "none";
defparam \o_data[28]~I .input_sync_reset = "none";
defparam \o_data[28]~I .oe_async_reset = "none";
defparam \o_data[28]~I .oe_power_up = "low";
defparam \o_data[28]~I .oe_register_mode = "none";
defparam \o_data[28]~I .oe_sync_reset = "none";
defparam \o_data[28]~I .operation_mode = "output";
defparam \o_data[28]~I .output_async_reset = "none";
defparam \o_data[28]~I .output_power_up = "low";
defparam \o_data[28]~I .output_register_mode = "none";
defparam \o_data[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[29]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[29]));
// synopsys translate_off
defparam \o_data[29]~I .input_async_reset = "none";
defparam \o_data[29]~I .input_power_up = "low";
defparam \o_data[29]~I .input_register_mode = "none";
defparam \o_data[29]~I .input_sync_reset = "none";
defparam \o_data[29]~I .oe_async_reset = "none";
defparam \o_data[29]~I .oe_power_up = "low";
defparam \o_data[29]~I .oe_register_mode = "none";
defparam \o_data[29]~I .oe_sync_reset = "none";
defparam \o_data[29]~I .operation_mode = "output";
defparam \o_data[29]~I .output_async_reset = "none";
defparam \o_data[29]~I .output_power_up = "low";
defparam \o_data[29]~I .output_register_mode = "none";
defparam \o_data[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[30]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[30]));
// synopsys translate_off
defparam \o_data[30]~I .input_async_reset = "none";
defparam \o_data[30]~I .input_power_up = "low";
defparam \o_data[30]~I .input_register_mode = "none";
defparam \o_data[30]~I .input_sync_reset = "none";
defparam \o_data[30]~I .oe_async_reset = "none";
defparam \o_data[30]~I .oe_power_up = "low";
defparam \o_data[30]~I .oe_register_mode = "none";
defparam \o_data[30]~I .oe_sync_reset = "none";
defparam \o_data[30]~I .operation_mode = "output";
defparam \o_data[30]~I .output_async_reset = "none";
defparam \o_data[30]~I .output_power_up = "low";
defparam \o_data[30]~I .output_register_mode = "none";
defparam \o_data[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[31]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[31]));
// synopsys translate_off
defparam \o_data[31]~I .input_async_reset = "none";
defparam \o_data[31]~I .input_power_up = "low";
defparam \o_data[31]~I .input_register_mode = "none";
defparam \o_data[31]~I .input_sync_reset = "none";
defparam \o_data[31]~I .oe_async_reset = "none";
defparam \o_data[31]~I .oe_power_up = "low";
defparam \o_data[31]~I .oe_register_mode = "none";
defparam \o_data[31]~I .oe_sync_reset = "none";
defparam \o_data[31]~I .operation_mode = "output";
defparam \o_data[31]~I .output_async_reset = "none";
defparam \o_data[31]~I .output_power_up = "low";
defparam \o_data[31]~I .output_register_mode = "none";
defparam \o_data[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[32]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[32]));
// synopsys translate_off
defparam \o_data[32]~I .input_async_reset = "none";
defparam \o_data[32]~I .input_power_up = "low";
defparam \o_data[32]~I .input_register_mode = "none";
defparam \o_data[32]~I .input_sync_reset = "none";
defparam \o_data[32]~I .oe_async_reset = "none";
defparam \o_data[32]~I .oe_power_up = "low";
defparam \o_data[32]~I .oe_register_mode = "none";
defparam \o_data[32]~I .oe_sync_reset = "none";
defparam \o_data[32]~I .operation_mode = "output";
defparam \o_data[32]~I .output_async_reset = "none";
defparam \o_data[32]~I .output_power_up = "low";
defparam \o_data[32]~I .output_register_mode = "none";
defparam \o_data[32]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[33]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[33]));
// synopsys translate_off
defparam \o_data[33]~I .input_async_reset = "none";
defparam \o_data[33]~I .input_power_up = "low";
defparam \o_data[33]~I .input_register_mode = "none";
defparam \o_data[33]~I .input_sync_reset = "none";
defparam \o_data[33]~I .oe_async_reset = "none";
defparam \o_data[33]~I .oe_power_up = "low";
defparam \o_data[33]~I .oe_register_mode = "none";
defparam \o_data[33]~I .oe_sync_reset = "none";
defparam \o_data[33]~I .operation_mode = "output";
defparam \o_data[33]~I .output_async_reset = "none";
defparam \o_data[33]~I .output_power_up = "low";
defparam \o_data[33]~I .output_register_mode = "none";
defparam \o_data[33]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[34]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[34]));
// synopsys translate_off
defparam \o_data[34]~I .input_async_reset = "none";
defparam \o_data[34]~I .input_power_up = "low";
defparam \o_data[34]~I .input_register_mode = "none";
defparam \o_data[34]~I .input_sync_reset = "none";
defparam \o_data[34]~I .oe_async_reset = "none";
defparam \o_data[34]~I .oe_power_up = "low";
defparam \o_data[34]~I .oe_register_mode = "none";
defparam \o_data[34]~I .oe_sync_reset = "none";
defparam \o_data[34]~I .operation_mode = "output";
defparam \o_data[34]~I .output_async_reset = "none";
defparam \o_data[34]~I .output_power_up = "low";
defparam \o_data[34]~I .output_register_mode = "none";
defparam \o_data[34]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[35]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[35]));
// synopsys translate_off
defparam \o_data[35]~I .input_async_reset = "none";
defparam \o_data[35]~I .input_power_up = "low";
defparam \o_data[35]~I .input_register_mode = "none";
defparam \o_data[35]~I .input_sync_reset = "none";
defparam \o_data[35]~I .oe_async_reset = "none";
defparam \o_data[35]~I .oe_power_up = "low";
defparam \o_data[35]~I .oe_register_mode = "none";
defparam \o_data[35]~I .oe_sync_reset = "none";
defparam \o_data[35]~I .operation_mode = "output";
defparam \o_data[35]~I .output_async_reset = "none";
defparam \o_data[35]~I .output_power_up = "low";
defparam \o_data[35]~I .output_register_mode = "none";
defparam \o_data[35]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[36]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[36]));
// synopsys translate_off
defparam \o_data[36]~I .input_async_reset = "none";
defparam \o_data[36]~I .input_power_up = "low";
defparam \o_data[36]~I .input_register_mode = "none";
defparam \o_data[36]~I .input_sync_reset = "none";
defparam \o_data[36]~I .oe_async_reset = "none";
defparam \o_data[36]~I .oe_power_up = "low";
defparam \o_data[36]~I .oe_register_mode = "none";
defparam \o_data[36]~I .oe_sync_reset = "none";
defparam \o_data[36]~I .operation_mode = "output";
defparam \o_data[36]~I .output_async_reset = "none";
defparam \o_data[36]~I .output_power_up = "low";
defparam \o_data[36]~I .output_register_mode = "none";
defparam \o_data[36]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[37]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[37]));
// synopsys translate_off
defparam \o_data[37]~I .input_async_reset = "none";
defparam \o_data[37]~I .input_power_up = "low";
defparam \o_data[37]~I .input_register_mode = "none";
defparam \o_data[37]~I .input_sync_reset = "none";
defparam \o_data[37]~I .oe_async_reset = "none";
defparam \o_data[37]~I .oe_power_up = "low";
defparam \o_data[37]~I .oe_register_mode = "none";
defparam \o_data[37]~I .oe_sync_reset = "none";
defparam \o_data[37]~I .operation_mode = "output";
defparam \o_data[37]~I .output_async_reset = "none";
defparam \o_data[37]~I .output_power_up = "low";
defparam \o_data[37]~I .output_register_mode = "none";
defparam \o_data[37]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[38]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[38]));
// synopsys translate_off
defparam \o_data[38]~I .input_async_reset = "none";
defparam \o_data[38]~I .input_power_up = "low";
defparam \o_data[38]~I .input_register_mode = "none";
defparam \o_data[38]~I .input_sync_reset = "none";
defparam \o_data[38]~I .oe_async_reset = "none";
defparam \o_data[38]~I .oe_power_up = "low";
defparam \o_data[38]~I .oe_register_mode = "none";
defparam \o_data[38]~I .oe_sync_reset = "none";
defparam \o_data[38]~I .operation_mode = "output";
defparam \o_data[38]~I .output_async_reset = "none";
defparam \o_data[38]~I .output_power_up = "low";
defparam \o_data[38]~I .output_register_mode = "none";
defparam \o_data[38]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[39]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[39]));
// synopsys translate_off
defparam \o_data[39]~I .input_async_reset = "none";
defparam \o_data[39]~I .input_power_up = "low";
defparam \o_data[39]~I .input_register_mode = "none";
defparam \o_data[39]~I .input_sync_reset = "none";
defparam \o_data[39]~I .oe_async_reset = "none";
defparam \o_data[39]~I .oe_power_up = "low";
defparam \o_data[39]~I .oe_register_mode = "none";
defparam \o_data[39]~I .oe_sync_reset = "none";
defparam \o_data[39]~I .operation_mode = "output";
defparam \o_data[39]~I .output_async_reset = "none";
defparam \o_data[39]~I .output_power_up = "low";
defparam \o_data[39]~I .output_register_mode = "none";
defparam \o_data[39]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[40]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[40]));
// synopsys translate_off
defparam \o_data[40]~I .input_async_reset = "none";
defparam \o_data[40]~I .input_power_up = "low";
defparam \o_data[40]~I .input_register_mode = "none";
defparam \o_data[40]~I .input_sync_reset = "none";
defparam \o_data[40]~I .oe_async_reset = "none";
defparam \o_data[40]~I .oe_power_up = "low";
defparam \o_data[40]~I .oe_register_mode = "none";
defparam \o_data[40]~I .oe_sync_reset = "none";
defparam \o_data[40]~I .operation_mode = "output";
defparam \o_data[40]~I .output_async_reset = "none";
defparam \o_data[40]~I .output_power_up = "low";
defparam \o_data[40]~I .output_register_mode = "none";
defparam \o_data[40]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[41]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[41]));
// synopsys translate_off
defparam \o_data[41]~I .input_async_reset = "none";
defparam \o_data[41]~I .input_power_up = "low";
defparam \o_data[41]~I .input_register_mode = "none";
defparam \o_data[41]~I .input_sync_reset = "none";
defparam \o_data[41]~I .oe_async_reset = "none";
defparam \o_data[41]~I .oe_power_up = "low";
defparam \o_data[41]~I .oe_register_mode = "none";
defparam \o_data[41]~I .oe_sync_reset = "none";
defparam \o_data[41]~I .operation_mode = "output";
defparam \o_data[41]~I .output_async_reset = "none";
defparam \o_data[41]~I .output_power_up = "low";
defparam \o_data[41]~I .output_register_mode = "none";
defparam \o_data[41]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[42]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[42]));
// synopsys translate_off
defparam \o_data[42]~I .input_async_reset = "none";
defparam \o_data[42]~I .input_power_up = "low";
defparam \o_data[42]~I .input_register_mode = "none";
defparam \o_data[42]~I .input_sync_reset = "none";
defparam \o_data[42]~I .oe_async_reset = "none";
defparam \o_data[42]~I .oe_power_up = "low";
defparam \o_data[42]~I .oe_register_mode = "none";
defparam \o_data[42]~I .oe_sync_reset = "none";
defparam \o_data[42]~I .operation_mode = "output";
defparam \o_data[42]~I .output_async_reset = "none";
defparam \o_data[42]~I .output_power_up = "low";
defparam \o_data[42]~I .output_register_mode = "none";
defparam \o_data[42]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[43]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[43]));
// synopsys translate_off
defparam \o_data[43]~I .input_async_reset = "none";
defparam \o_data[43]~I .input_power_up = "low";
defparam \o_data[43]~I .input_register_mode = "none";
defparam \o_data[43]~I .input_sync_reset = "none";
defparam \o_data[43]~I .oe_async_reset = "none";
defparam \o_data[43]~I .oe_power_up = "low";
defparam \o_data[43]~I .oe_register_mode = "none";
defparam \o_data[43]~I .oe_sync_reset = "none";
defparam \o_data[43]~I .operation_mode = "output";
defparam \o_data[43]~I .output_async_reset = "none";
defparam \o_data[43]~I .output_power_up = "low";
defparam \o_data[43]~I .output_register_mode = "none";
defparam \o_data[43]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[44]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[44]));
// synopsys translate_off
defparam \o_data[44]~I .input_async_reset = "none";
defparam \o_data[44]~I .input_power_up = "low";
defparam \o_data[44]~I .input_register_mode = "none";
defparam \o_data[44]~I .input_sync_reset = "none";
defparam \o_data[44]~I .oe_async_reset = "none";
defparam \o_data[44]~I .oe_power_up = "low";
defparam \o_data[44]~I .oe_register_mode = "none";
defparam \o_data[44]~I .oe_sync_reset = "none";
defparam \o_data[44]~I .operation_mode = "output";
defparam \o_data[44]~I .output_async_reset = "none";
defparam \o_data[44]~I .output_power_up = "low";
defparam \o_data[44]~I .output_register_mode = "none";
defparam \o_data[44]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[45]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[45]));
// synopsys translate_off
defparam \o_data[45]~I .input_async_reset = "none";
defparam \o_data[45]~I .input_power_up = "low";
defparam \o_data[45]~I .input_register_mode = "none";
defparam \o_data[45]~I .input_sync_reset = "none";
defparam \o_data[45]~I .oe_async_reset = "none";
defparam \o_data[45]~I .oe_power_up = "low";
defparam \o_data[45]~I .oe_register_mode = "none";
defparam \o_data[45]~I .oe_sync_reset = "none";
defparam \o_data[45]~I .operation_mode = "output";
defparam \o_data[45]~I .output_async_reset = "none";
defparam \o_data[45]~I .output_power_up = "low";
defparam \o_data[45]~I .output_register_mode = "none";
defparam \o_data[45]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[46]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[46]));
// synopsys translate_off
defparam \o_data[46]~I .input_async_reset = "none";
defparam \o_data[46]~I .input_power_up = "low";
defparam \o_data[46]~I .input_register_mode = "none";
defparam \o_data[46]~I .input_sync_reset = "none";
defparam \o_data[46]~I .oe_async_reset = "none";
defparam \o_data[46]~I .oe_power_up = "low";
defparam \o_data[46]~I .oe_register_mode = "none";
defparam \o_data[46]~I .oe_sync_reset = "none";
defparam \o_data[46]~I .operation_mode = "output";
defparam \o_data[46]~I .output_async_reset = "none";
defparam \o_data[46]~I .output_power_up = "low";
defparam \o_data[46]~I .output_register_mode = "none";
defparam \o_data[46]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[47]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[47]));
// synopsys translate_off
defparam \o_data[47]~I .input_async_reset = "none";
defparam \o_data[47]~I .input_power_up = "low";
defparam \o_data[47]~I .input_register_mode = "none";
defparam \o_data[47]~I .input_sync_reset = "none";
defparam \o_data[47]~I .oe_async_reset = "none";
defparam \o_data[47]~I .oe_power_up = "low";
defparam \o_data[47]~I .oe_register_mode = "none";
defparam \o_data[47]~I .oe_sync_reset = "none";
defparam \o_data[47]~I .operation_mode = "output";
defparam \o_data[47]~I .output_async_reset = "none";
defparam \o_data[47]~I .output_power_up = "low";
defparam \o_data[47]~I .output_register_mode = "none";
defparam \o_data[47]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[48]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[48]));
// synopsys translate_off
defparam \o_data[48]~I .input_async_reset = "none";
defparam \o_data[48]~I .input_power_up = "low";
defparam \o_data[48]~I .input_register_mode = "none";
defparam \o_data[48]~I .input_sync_reset = "none";
defparam \o_data[48]~I .oe_async_reset = "none";
defparam \o_data[48]~I .oe_power_up = "low";
defparam \o_data[48]~I .oe_register_mode = "none";
defparam \o_data[48]~I .oe_sync_reset = "none";
defparam \o_data[48]~I .operation_mode = "output";
defparam \o_data[48]~I .output_async_reset = "none";
defparam \o_data[48]~I .output_power_up = "low";
defparam \o_data[48]~I .output_register_mode = "none";
defparam \o_data[48]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[49]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[49]));
// synopsys translate_off
defparam \o_data[49]~I .input_async_reset = "none";
defparam \o_data[49]~I .input_power_up = "low";
defparam \o_data[49]~I .input_register_mode = "none";
defparam \o_data[49]~I .input_sync_reset = "none";
defparam \o_data[49]~I .oe_async_reset = "none";
defparam \o_data[49]~I .oe_power_up = "low";
defparam \o_data[49]~I .oe_register_mode = "none";
defparam \o_data[49]~I .oe_sync_reset = "none";
defparam \o_data[49]~I .operation_mode = "output";
defparam \o_data[49]~I .output_async_reset = "none";
defparam \o_data[49]~I .output_power_up = "low";
defparam \o_data[49]~I .output_register_mode = "none";
defparam \o_data[49]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[50]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[50]));
// synopsys translate_off
defparam \o_data[50]~I .input_async_reset = "none";
defparam \o_data[50]~I .input_power_up = "low";
defparam \o_data[50]~I .input_register_mode = "none";
defparam \o_data[50]~I .input_sync_reset = "none";
defparam \o_data[50]~I .oe_async_reset = "none";
defparam \o_data[50]~I .oe_power_up = "low";
defparam \o_data[50]~I .oe_register_mode = "none";
defparam \o_data[50]~I .oe_sync_reset = "none";
defparam \o_data[50]~I .operation_mode = "output";
defparam \o_data[50]~I .output_async_reset = "none";
defparam \o_data[50]~I .output_power_up = "low";
defparam \o_data[50]~I .output_register_mode = "none";
defparam \o_data[50]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[51]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[51]));
// synopsys translate_off
defparam \o_data[51]~I .input_async_reset = "none";
defparam \o_data[51]~I .input_power_up = "low";
defparam \o_data[51]~I .input_register_mode = "none";
defparam \o_data[51]~I .input_sync_reset = "none";
defparam \o_data[51]~I .oe_async_reset = "none";
defparam \o_data[51]~I .oe_power_up = "low";
defparam \o_data[51]~I .oe_register_mode = "none";
defparam \o_data[51]~I .oe_sync_reset = "none";
defparam \o_data[51]~I .operation_mode = "output";
defparam \o_data[51]~I .output_async_reset = "none";
defparam \o_data[51]~I .output_power_up = "low";
defparam \o_data[51]~I .output_register_mode = "none";
defparam \o_data[51]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[52]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[52]));
// synopsys translate_off
defparam \o_data[52]~I .input_async_reset = "none";
defparam \o_data[52]~I .input_power_up = "low";
defparam \o_data[52]~I .input_register_mode = "none";
defparam \o_data[52]~I .input_sync_reset = "none";
defparam \o_data[52]~I .oe_async_reset = "none";
defparam \o_data[52]~I .oe_power_up = "low";
defparam \o_data[52]~I .oe_register_mode = "none";
defparam \o_data[52]~I .oe_sync_reset = "none";
defparam \o_data[52]~I .operation_mode = "output";
defparam \o_data[52]~I .output_async_reset = "none";
defparam \o_data[52]~I .output_power_up = "low";
defparam \o_data[52]~I .output_register_mode = "none";
defparam \o_data[52]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[53]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[53]));
// synopsys translate_off
defparam \o_data[53]~I .input_async_reset = "none";
defparam \o_data[53]~I .input_power_up = "low";
defparam \o_data[53]~I .input_register_mode = "none";
defparam \o_data[53]~I .input_sync_reset = "none";
defparam \o_data[53]~I .oe_async_reset = "none";
defparam \o_data[53]~I .oe_power_up = "low";
defparam \o_data[53]~I .oe_register_mode = "none";
defparam \o_data[53]~I .oe_sync_reset = "none";
defparam \o_data[53]~I .operation_mode = "output";
defparam \o_data[53]~I .output_async_reset = "none";
defparam \o_data[53]~I .output_power_up = "low";
defparam \o_data[53]~I .output_register_mode = "none";
defparam \o_data[53]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[54]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[54]));
// synopsys translate_off
defparam \o_data[54]~I .input_async_reset = "none";
defparam \o_data[54]~I .input_power_up = "low";
defparam \o_data[54]~I .input_register_mode = "none";
defparam \o_data[54]~I .input_sync_reset = "none";
defparam \o_data[54]~I .oe_async_reset = "none";
defparam \o_data[54]~I .oe_power_up = "low";
defparam \o_data[54]~I .oe_register_mode = "none";
defparam \o_data[54]~I .oe_sync_reset = "none";
defparam \o_data[54]~I .operation_mode = "output";
defparam \o_data[54]~I .output_async_reset = "none";
defparam \o_data[54]~I .output_power_up = "low";
defparam \o_data[54]~I .output_register_mode = "none";
defparam \o_data[54]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[55]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[55]));
// synopsys translate_off
defparam \o_data[55]~I .input_async_reset = "none";
defparam \o_data[55]~I .input_power_up = "low";
defparam \o_data[55]~I .input_register_mode = "none";
defparam \o_data[55]~I .input_sync_reset = "none";
defparam \o_data[55]~I .oe_async_reset = "none";
defparam \o_data[55]~I .oe_power_up = "low";
defparam \o_data[55]~I .oe_register_mode = "none";
defparam \o_data[55]~I .oe_sync_reset = "none";
defparam \o_data[55]~I .operation_mode = "output";
defparam \o_data[55]~I .output_async_reset = "none";
defparam \o_data[55]~I .output_power_up = "low";
defparam \o_data[55]~I .output_register_mode = "none";
defparam \o_data[55]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[56]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[56]));
// synopsys translate_off
defparam \o_data[56]~I .input_async_reset = "none";
defparam \o_data[56]~I .input_power_up = "low";
defparam \o_data[56]~I .input_register_mode = "none";
defparam \o_data[56]~I .input_sync_reset = "none";
defparam \o_data[56]~I .oe_async_reset = "none";
defparam \o_data[56]~I .oe_power_up = "low";
defparam \o_data[56]~I .oe_register_mode = "none";
defparam \o_data[56]~I .oe_sync_reset = "none";
defparam \o_data[56]~I .operation_mode = "output";
defparam \o_data[56]~I .output_async_reset = "none";
defparam \o_data[56]~I .output_power_up = "low";
defparam \o_data[56]~I .output_register_mode = "none";
defparam \o_data[56]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[57]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[57]));
// synopsys translate_off
defparam \o_data[57]~I .input_async_reset = "none";
defparam \o_data[57]~I .input_power_up = "low";
defparam \o_data[57]~I .input_register_mode = "none";
defparam \o_data[57]~I .input_sync_reset = "none";
defparam \o_data[57]~I .oe_async_reset = "none";
defparam \o_data[57]~I .oe_power_up = "low";
defparam \o_data[57]~I .oe_register_mode = "none";
defparam \o_data[57]~I .oe_sync_reset = "none";
defparam \o_data[57]~I .operation_mode = "output";
defparam \o_data[57]~I .output_async_reset = "none";
defparam \o_data[57]~I .output_power_up = "low";
defparam \o_data[57]~I .output_register_mode = "none";
defparam \o_data[57]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[58]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[58]));
// synopsys translate_off
defparam \o_data[58]~I .input_async_reset = "none";
defparam \o_data[58]~I .input_power_up = "low";
defparam \o_data[58]~I .input_register_mode = "none";
defparam \o_data[58]~I .input_sync_reset = "none";
defparam \o_data[58]~I .oe_async_reset = "none";
defparam \o_data[58]~I .oe_power_up = "low";
defparam \o_data[58]~I .oe_register_mode = "none";
defparam \o_data[58]~I .oe_sync_reset = "none";
defparam \o_data[58]~I .operation_mode = "output";
defparam \o_data[58]~I .output_async_reset = "none";
defparam \o_data[58]~I .output_power_up = "low";
defparam \o_data[58]~I .output_register_mode = "none";
defparam \o_data[58]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[59]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[59]));
// synopsys translate_off
defparam \o_data[59]~I .input_async_reset = "none";
defparam \o_data[59]~I .input_power_up = "low";
defparam \o_data[59]~I .input_register_mode = "none";
defparam \o_data[59]~I .input_sync_reset = "none";
defparam \o_data[59]~I .oe_async_reset = "none";
defparam \o_data[59]~I .oe_power_up = "low";
defparam \o_data[59]~I .oe_register_mode = "none";
defparam \o_data[59]~I .oe_sync_reset = "none";
defparam \o_data[59]~I .operation_mode = "output";
defparam \o_data[59]~I .output_async_reset = "none";
defparam \o_data[59]~I .output_power_up = "low";
defparam \o_data[59]~I .output_register_mode = "none";
defparam \o_data[59]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[60]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[60]));
// synopsys translate_off
defparam \o_data[60]~I .input_async_reset = "none";
defparam \o_data[60]~I .input_power_up = "low";
defparam \o_data[60]~I .input_register_mode = "none";
defparam \o_data[60]~I .input_sync_reset = "none";
defparam \o_data[60]~I .oe_async_reset = "none";
defparam \o_data[60]~I .oe_power_up = "low";
defparam \o_data[60]~I .oe_register_mode = "none";
defparam \o_data[60]~I .oe_sync_reset = "none";
defparam \o_data[60]~I .operation_mode = "output";
defparam \o_data[60]~I .output_async_reset = "none";
defparam \o_data[60]~I .output_power_up = "low";
defparam \o_data[60]~I .output_register_mode = "none";
defparam \o_data[60]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[61]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[61]));
// synopsys translate_off
defparam \o_data[61]~I .input_async_reset = "none";
defparam \o_data[61]~I .input_power_up = "low";
defparam \o_data[61]~I .input_register_mode = "none";
defparam \o_data[61]~I .input_sync_reset = "none";
defparam \o_data[61]~I .oe_async_reset = "none";
defparam \o_data[61]~I .oe_power_up = "low";
defparam \o_data[61]~I .oe_register_mode = "none";
defparam \o_data[61]~I .oe_sync_reset = "none";
defparam \o_data[61]~I .operation_mode = "output";
defparam \o_data[61]~I .output_async_reset = "none";
defparam \o_data[61]~I .output_power_up = "low";
defparam \o_data[61]~I .output_register_mode = "none";
defparam \o_data[61]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[62]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[62]));
// synopsys translate_off
defparam \o_data[62]~I .input_async_reset = "none";
defparam \o_data[62]~I .input_power_up = "low";
defparam \o_data[62]~I .input_register_mode = "none";
defparam \o_data[62]~I .input_sync_reset = "none";
defparam \o_data[62]~I .oe_async_reset = "none";
defparam \o_data[62]~I .oe_power_up = "low";
defparam \o_data[62]~I .oe_register_mode = "none";
defparam \o_data[62]~I .oe_sync_reset = "none";
defparam \o_data[62]~I .operation_mode = "output";
defparam \o_data[62]~I .output_async_reset = "none";
defparam \o_data[62]~I .output_power_up = "low";
defparam \o_data[62]~I .output_register_mode = "none";
defparam \o_data[62]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[63]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[63]));
// synopsys translate_off
defparam \o_data[63]~I .input_async_reset = "none";
defparam \o_data[63]~I .input_power_up = "low";
defparam \o_data[63]~I .input_register_mode = "none";
defparam \o_data[63]~I .input_sync_reset = "none";
defparam \o_data[63]~I .oe_async_reset = "none";
defparam \o_data[63]~I .oe_power_up = "low";
defparam \o_data[63]~I .oe_register_mode = "none";
defparam \o_data[63]~I .oe_sync_reset = "none";
defparam \o_data[63]~I .operation_mode = "output";
defparam \o_data[63]~I .output_async_reset = "none";
defparam \o_data[63]~I .output_power_up = "low";
defparam \o_data[63]~I .output_register_mode = "none";
defparam \o_data[63]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[64]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[64]));
// synopsys translate_off
defparam \o_data[64]~I .input_async_reset = "none";
defparam \o_data[64]~I .input_power_up = "low";
defparam \o_data[64]~I .input_register_mode = "none";
defparam \o_data[64]~I .input_sync_reset = "none";
defparam \o_data[64]~I .oe_async_reset = "none";
defparam \o_data[64]~I .oe_power_up = "low";
defparam \o_data[64]~I .oe_register_mode = "none";
defparam \o_data[64]~I .oe_sync_reset = "none";
defparam \o_data[64]~I .operation_mode = "output";
defparam \o_data[64]~I .output_async_reset = "none";
defparam \o_data[64]~I .output_power_up = "low";
defparam \o_data[64]~I .output_register_mode = "none";
defparam \o_data[64]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[65]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[65]));
// synopsys translate_off
defparam \o_data[65]~I .input_async_reset = "none";
defparam \o_data[65]~I .input_power_up = "low";
defparam \o_data[65]~I .input_register_mode = "none";
defparam \o_data[65]~I .input_sync_reset = "none";
defparam \o_data[65]~I .oe_async_reset = "none";
defparam \o_data[65]~I .oe_power_up = "low";
defparam \o_data[65]~I .oe_register_mode = "none";
defparam \o_data[65]~I .oe_sync_reset = "none";
defparam \o_data[65]~I .operation_mode = "output";
defparam \o_data[65]~I .output_async_reset = "none";
defparam \o_data[65]~I .output_power_up = "low";
defparam \o_data[65]~I .output_register_mode = "none";
defparam \o_data[65]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[66]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[66]));
// synopsys translate_off
defparam \o_data[66]~I .input_async_reset = "none";
defparam \o_data[66]~I .input_power_up = "low";
defparam \o_data[66]~I .input_register_mode = "none";
defparam \o_data[66]~I .input_sync_reset = "none";
defparam \o_data[66]~I .oe_async_reset = "none";
defparam \o_data[66]~I .oe_power_up = "low";
defparam \o_data[66]~I .oe_register_mode = "none";
defparam \o_data[66]~I .oe_sync_reset = "none";
defparam \o_data[66]~I .operation_mode = "output";
defparam \o_data[66]~I .output_async_reset = "none";
defparam \o_data[66]~I .output_power_up = "low";
defparam \o_data[66]~I .output_register_mode = "none";
defparam \o_data[66]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[67]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[67]));
// synopsys translate_off
defparam \o_data[67]~I .input_async_reset = "none";
defparam \o_data[67]~I .input_power_up = "low";
defparam \o_data[67]~I .input_register_mode = "none";
defparam \o_data[67]~I .input_sync_reset = "none";
defparam \o_data[67]~I .oe_async_reset = "none";
defparam \o_data[67]~I .oe_power_up = "low";
defparam \o_data[67]~I .oe_register_mode = "none";
defparam \o_data[67]~I .oe_sync_reset = "none";
defparam \o_data[67]~I .operation_mode = "output";
defparam \o_data[67]~I .output_async_reset = "none";
defparam \o_data[67]~I .output_power_up = "low";
defparam \o_data[67]~I .output_register_mode = "none";
defparam \o_data[67]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[68]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[68]));
// synopsys translate_off
defparam \o_data[68]~I .input_async_reset = "none";
defparam \o_data[68]~I .input_power_up = "low";
defparam \o_data[68]~I .input_register_mode = "none";
defparam \o_data[68]~I .input_sync_reset = "none";
defparam \o_data[68]~I .oe_async_reset = "none";
defparam \o_data[68]~I .oe_power_up = "low";
defparam \o_data[68]~I .oe_register_mode = "none";
defparam \o_data[68]~I .oe_sync_reset = "none";
defparam \o_data[68]~I .operation_mode = "output";
defparam \o_data[68]~I .output_async_reset = "none";
defparam \o_data[68]~I .output_power_up = "low";
defparam \o_data[68]~I .output_register_mode = "none";
defparam \o_data[68]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[69]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[69]));
// synopsys translate_off
defparam \o_data[69]~I .input_async_reset = "none";
defparam \o_data[69]~I .input_power_up = "low";
defparam \o_data[69]~I .input_register_mode = "none";
defparam \o_data[69]~I .input_sync_reset = "none";
defparam \o_data[69]~I .oe_async_reset = "none";
defparam \o_data[69]~I .oe_power_up = "low";
defparam \o_data[69]~I .oe_register_mode = "none";
defparam \o_data[69]~I .oe_sync_reset = "none";
defparam \o_data[69]~I .operation_mode = "output";
defparam \o_data[69]~I .output_async_reset = "none";
defparam \o_data[69]~I .output_power_up = "low";
defparam \o_data[69]~I .output_register_mode = "none";
defparam \o_data[69]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[70]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[70]));
// synopsys translate_off
defparam \o_data[70]~I .input_async_reset = "none";
defparam \o_data[70]~I .input_power_up = "low";
defparam \o_data[70]~I .input_register_mode = "none";
defparam \o_data[70]~I .input_sync_reset = "none";
defparam \o_data[70]~I .oe_async_reset = "none";
defparam \o_data[70]~I .oe_power_up = "low";
defparam \o_data[70]~I .oe_register_mode = "none";
defparam \o_data[70]~I .oe_sync_reset = "none";
defparam \o_data[70]~I .operation_mode = "output";
defparam \o_data[70]~I .output_async_reset = "none";
defparam \o_data[70]~I .output_power_up = "low";
defparam \o_data[70]~I .output_register_mode = "none";
defparam \o_data[70]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[71]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[71]));
// synopsys translate_off
defparam \o_data[71]~I .input_async_reset = "none";
defparam \o_data[71]~I .input_power_up = "low";
defparam \o_data[71]~I .input_register_mode = "none";
defparam \o_data[71]~I .input_sync_reset = "none";
defparam \o_data[71]~I .oe_async_reset = "none";
defparam \o_data[71]~I .oe_power_up = "low";
defparam \o_data[71]~I .oe_register_mode = "none";
defparam \o_data[71]~I .oe_sync_reset = "none";
defparam \o_data[71]~I .operation_mode = "output";
defparam \o_data[71]~I .output_async_reset = "none";
defparam \o_data[71]~I .output_power_up = "low";
defparam \o_data[71]~I .output_register_mode = "none";
defparam \o_data[71]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[72]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[72]));
// synopsys translate_off
defparam \o_data[72]~I .input_async_reset = "none";
defparam \o_data[72]~I .input_power_up = "low";
defparam \o_data[72]~I .input_register_mode = "none";
defparam \o_data[72]~I .input_sync_reset = "none";
defparam \o_data[72]~I .oe_async_reset = "none";
defparam \o_data[72]~I .oe_power_up = "low";
defparam \o_data[72]~I .oe_register_mode = "none";
defparam \o_data[72]~I .oe_sync_reset = "none";
defparam \o_data[72]~I .operation_mode = "output";
defparam \o_data[72]~I .output_async_reset = "none";
defparam \o_data[72]~I .output_power_up = "low";
defparam \o_data[72]~I .output_register_mode = "none";
defparam \o_data[72]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[73]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[73]));
// synopsys translate_off
defparam \o_data[73]~I .input_async_reset = "none";
defparam \o_data[73]~I .input_power_up = "low";
defparam \o_data[73]~I .input_register_mode = "none";
defparam \o_data[73]~I .input_sync_reset = "none";
defparam \o_data[73]~I .oe_async_reset = "none";
defparam \o_data[73]~I .oe_power_up = "low";
defparam \o_data[73]~I .oe_register_mode = "none";
defparam \o_data[73]~I .oe_sync_reset = "none";
defparam \o_data[73]~I .operation_mode = "output";
defparam \o_data[73]~I .output_async_reset = "none";
defparam \o_data[73]~I .output_power_up = "low";
defparam \o_data[73]~I .output_register_mode = "none";
defparam \o_data[73]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[74]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[74]));
// synopsys translate_off
defparam \o_data[74]~I .input_async_reset = "none";
defparam \o_data[74]~I .input_power_up = "low";
defparam \o_data[74]~I .input_register_mode = "none";
defparam \o_data[74]~I .input_sync_reset = "none";
defparam \o_data[74]~I .oe_async_reset = "none";
defparam \o_data[74]~I .oe_power_up = "low";
defparam \o_data[74]~I .oe_register_mode = "none";
defparam \o_data[74]~I .oe_sync_reset = "none";
defparam \o_data[74]~I .operation_mode = "output";
defparam \o_data[74]~I .output_async_reset = "none";
defparam \o_data[74]~I .output_power_up = "low";
defparam \o_data[74]~I .output_register_mode = "none";
defparam \o_data[74]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[75]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[75]));
// synopsys translate_off
defparam \o_data[75]~I .input_async_reset = "none";
defparam \o_data[75]~I .input_power_up = "low";
defparam \o_data[75]~I .input_register_mode = "none";
defparam \o_data[75]~I .input_sync_reset = "none";
defparam \o_data[75]~I .oe_async_reset = "none";
defparam \o_data[75]~I .oe_power_up = "low";
defparam \o_data[75]~I .oe_register_mode = "none";
defparam \o_data[75]~I .oe_sync_reset = "none";
defparam \o_data[75]~I .operation_mode = "output";
defparam \o_data[75]~I .output_async_reset = "none";
defparam \o_data[75]~I .output_power_up = "low";
defparam \o_data[75]~I .output_register_mode = "none";
defparam \o_data[75]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[76]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[76]));
// synopsys translate_off
defparam \o_data[76]~I .input_async_reset = "none";
defparam \o_data[76]~I .input_power_up = "low";
defparam \o_data[76]~I .input_register_mode = "none";
defparam \o_data[76]~I .input_sync_reset = "none";
defparam \o_data[76]~I .oe_async_reset = "none";
defparam \o_data[76]~I .oe_power_up = "low";
defparam \o_data[76]~I .oe_register_mode = "none";
defparam \o_data[76]~I .oe_sync_reset = "none";
defparam \o_data[76]~I .operation_mode = "output";
defparam \o_data[76]~I .output_async_reset = "none";
defparam \o_data[76]~I .output_power_up = "low";
defparam \o_data[76]~I .output_register_mode = "none";
defparam \o_data[76]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[77]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[77]));
// synopsys translate_off
defparam \o_data[77]~I .input_async_reset = "none";
defparam \o_data[77]~I .input_power_up = "low";
defparam \o_data[77]~I .input_register_mode = "none";
defparam \o_data[77]~I .input_sync_reset = "none";
defparam \o_data[77]~I .oe_async_reset = "none";
defparam \o_data[77]~I .oe_power_up = "low";
defparam \o_data[77]~I .oe_register_mode = "none";
defparam \o_data[77]~I .oe_sync_reset = "none";
defparam \o_data[77]~I .operation_mode = "output";
defparam \o_data[77]~I .output_async_reset = "none";
defparam \o_data[77]~I .output_power_up = "low";
defparam \o_data[77]~I .output_register_mode = "none";
defparam \o_data[77]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[78]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[78]));
// synopsys translate_off
defparam \o_data[78]~I .input_async_reset = "none";
defparam \o_data[78]~I .input_power_up = "low";
defparam \o_data[78]~I .input_register_mode = "none";
defparam \o_data[78]~I .input_sync_reset = "none";
defparam \o_data[78]~I .oe_async_reset = "none";
defparam \o_data[78]~I .oe_power_up = "low";
defparam \o_data[78]~I .oe_register_mode = "none";
defparam \o_data[78]~I .oe_sync_reset = "none";
defparam \o_data[78]~I .operation_mode = "output";
defparam \o_data[78]~I .output_async_reset = "none";
defparam \o_data[78]~I .output_power_up = "low";
defparam \o_data[78]~I .output_register_mode = "none";
defparam \o_data[78]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[79]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[79]));
// synopsys translate_off
defparam \o_data[79]~I .input_async_reset = "none";
defparam \o_data[79]~I .input_power_up = "low";
defparam \o_data[79]~I .input_register_mode = "none";
defparam \o_data[79]~I .input_sync_reset = "none";
defparam \o_data[79]~I .oe_async_reset = "none";
defparam \o_data[79]~I .oe_power_up = "low";
defparam \o_data[79]~I .oe_register_mode = "none";
defparam \o_data[79]~I .oe_sync_reset = "none";
defparam \o_data[79]~I .operation_mode = "output";
defparam \o_data[79]~I .output_async_reset = "none";
defparam \o_data[79]~I .output_power_up = "low";
defparam \o_data[79]~I .output_register_mode = "none";
defparam \o_data[79]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[80]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[80]));
// synopsys translate_off
defparam \o_data[80]~I .input_async_reset = "none";
defparam \o_data[80]~I .input_power_up = "low";
defparam \o_data[80]~I .input_register_mode = "none";
defparam \o_data[80]~I .input_sync_reset = "none";
defparam \o_data[80]~I .oe_async_reset = "none";
defparam \o_data[80]~I .oe_power_up = "low";
defparam \o_data[80]~I .oe_register_mode = "none";
defparam \o_data[80]~I .oe_sync_reset = "none";
defparam \o_data[80]~I .operation_mode = "output";
defparam \o_data[80]~I .output_async_reset = "none";
defparam \o_data[80]~I .output_power_up = "low";
defparam \o_data[80]~I .output_register_mode = "none";
defparam \o_data[80]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[81]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[81]));
// synopsys translate_off
defparam \o_data[81]~I .input_async_reset = "none";
defparam \o_data[81]~I .input_power_up = "low";
defparam \o_data[81]~I .input_register_mode = "none";
defparam \o_data[81]~I .input_sync_reset = "none";
defparam \o_data[81]~I .oe_async_reset = "none";
defparam \o_data[81]~I .oe_power_up = "low";
defparam \o_data[81]~I .oe_register_mode = "none";
defparam \o_data[81]~I .oe_sync_reset = "none";
defparam \o_data[81]~I .operation_mode = "output";
defparam \o_data[81]~I .output_async_reset = "none";
defparam \o_data[81]~I .output_power_up = "low";
defparam \o_data[81]~I .output_register_mode = "none";
defparam \o_data[81]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[82]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[82]));
// synopsys translate_off
defparam \o_data[82]~I .input_async_reset = "none";
defparam \o_data[82]~I .input_power_up = "low";
defparam \o_data[82]~I .input_register_mode = "none";
defparam \o_data[82]~I .input_sync_reset = "none";
defparam \o_data[82]~I .oe_async_reset = "none";
defparam \o_data[82]~I .oe_power_up = "low";
defparam \o_data[82]~I .oe_register_mode = "none";
defparam \o_data[82]~I .oe_sync_reset = "none";
defparam \o_data[82]~I .operation_mode = "output";
defparam \o_data[82]~I .output_async_reset = "none";
defparam \o_data[82]~I .output_power_up = "low";
defparam \o_data[82]~I .output_register_mode = "none";
defparam \o_data[82]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[83]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[83]));
// synopsys translate_off
defparam \o_data[83]~I .input_async_reset = "none";
defparam \o_data[83]~I .input_power_up = "low";
defparam \o_data[83]~I .input_register_mode = "none";
defparam \o_data[83]~I .input_sync_reset = "none";
defparam \o_data[83]~I .oe_async_reset = "none";
defparam \o_data[83]~I .oe_power_up = "low";
defparam \o_data[83]~I .oe_register_mode = "none";
defparam \o_data[83]~I .oe_sync_reset = "none";
defparam \o_data[83]~I .operation_mode = "output";
defparam \o_data[83]~I .output_async_reset = "none";
defparam \o_data[83]~I .output_power_up = "low";
defparam \o_data[83]~I .output_register_mode = "none";
defparam \o_data[83]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[84]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[84]));
// synopsys translate_off
defparam \o_data[84]~I .input_async_reset = "none";
defparam \o_data[84]~I .input_power_up = "low";
defparam \o_data[84]~I .input_register_mode = "none";
defparam \o_data[84]~I .input_sync_reset = "none";
defparam \o_data[84]~I .oe_async_reset = "none";
defparam \o_data[84]~I .oe_power_up = "low";
defparam \o_data[84]~I .oe_register_mode = "none";
defparam \o_data[84]~I .oe_sync_reset = "none";
defparam \o_data[84]~I .operation_mode = "output";
defparam \o_data[84]~I .output_async_reset = "none";
defparam \o_data[84]~I .output_power_up = "low";
defparam \o_data[84]~I .output_register_mode = "none";
defparam \o_data[84]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[85]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[85]));
// synopsys translate_off
defparam \o_data[85]~I .input_async_reset = "none";
defparam \o_data[85]~I .input_power_up = "low";
defparam \o_data[85]~I .input_register_mode = "none";
defparam \o_data[85]~I .input_sync_reset = "none";
defparam \o_data[85]~I .oe_async_reset = "none";
defparam \o_data[85]~I .oe_power_up = "low";
defparam \o_data[85]~I .oe_register_mode = "none";
defparam \o_data[85]~I .oe_sync_reset = "none";
defparam \o_data[85]~I .operation_mode = "output";
defparam \o_data[85]~I .output_async_reset = "none";
defparam \o_data[85]~I .output_power_up = "low";
defparam \o_data[85]~I .output_register_mode = "none";
defparam \o_data[85]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[86]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[86]));
// synopsys translate_off
defparam \o_data[86]~I .input_async_reset = "none";
defparam \o_data[86]~I .input_power_up = "low";
defparam \o_data[86]~I .input_register_mode = "none";
defparam \o_data[86]~I .input_sync_reset = "none";
defparam \o_data[86]~I .oe_async_reset = "none";
defparam \o_data[86]~I .oe_power_up = "low";
defparam \o_data[86]~I .oe_register_mode = "none";
defparam \o_data[86]~I .oe_sync_reset = "none";
defparam \o_data[86]~I .operation_mode = "output";
defparam \o_data[86]~I .output_async_reset = "none";
defparam \o_data[86]~I .output_power_up = "low";
defparam \o_data[86]~I .output_register_mode = "none";
defparam \o_data[86]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[87]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[87]));
// synopsys translate_off
defparam \o_data[87]~I .input_async_reset = "none";
defparam \o_data[87]~I .input_power_up = "low";
defparam \o_data[87]~I .input_register_mode = "none";
defparam \o_data[87]~I .input_sync_reset = "none";
defparam \o_data[87]~I .oe_async_reset = "none";
defparam \o_data[87]~I .oe_power_up = "low";
defparam \o_data[87]~I .oe_register_mode = "none";
defparam \o_data[87]~I .oe_sync_reset = "none";
defparam \o_data[87]~I .operation_mode = "output";
defparam \o_data[87]~I .output_async_reset = "none";
defparam \o_data[87]~I .output_power_up = "low";
defparam \o_data[87]~I .output_register_mode = "none";
defparam \o_data[87]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[88]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[88]));
// synopsys translate_off
defparam \o_data[88]~I .input_async_reset = "none";
defparam \o_data[88]~I .input_power_up = "low";
defparam \o_data[88]~I .input_register_mode = "none";
defparam \o_data[88]~I .input_sync_reset = "none";
defparam \o_data[88]~I .oe_async_reset = "none";
defparam \o_data[88]~I .oe_power_up = "low";
defparam \o_data[88]~I .oe_register_mode = "none";
defparam \o_data[88]~I .oe_sync_reset = "none";
defparam \o_data[88]~I .operation_mode = "output";
defparam \o_data[88]~I .output_async_reset = "none";
defparam \o_data[88]~I .output_power_up = "low";
defparam \o_data[88]~I .output_register_mode = "none";
defparam \o_data[88]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[89]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[89]));
// synopsys translate_off
defparam \o_data[89]~I .input_async_reset = "none";
defparam \o_data[89]~I .input_power_up = "low";
defparam \o_data[89]~I .input_register_mode = "none";
defparam \o_data[89]~I .input_sync_reset = "none";
defparam \o_data[89]~I .oe_async_reset = "none";
defparam \o_data[89]~I .oe_power_up = "low";
defparam \o_data[89]~I .oe_register_mode = "none";
defparam \o_data[89]~I .oe_sync_reset = "none";
defparam \o_data[89]~I .operation_mode = "output";
defparam \o_data[89]~I .output_async_reset = "none";
defparam \o_data[89]~I .output_power_up = "low";
defparam \o_data[89]~I .output_register_mode = "none";
defparam \o_data[89]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[90]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[90]));
// synopsys translate_off
defparam \o_data[90]~I .input_async_reset = "none";
defparam \o_data[90]~I .input_power_up = "low";
defparam \o_data[90]~I .input_register_mode = "none";
defparam \o_data[90]~I .input_sync_reset = "none";
defparam \o_data[90]~I .oe_async_reset = "none";
defparam \o_data[90]~I .oe_power_up = "low";
defparam \o_data[90]~I .oe_register_mode = "none";
defparam \o_data[90]~I .oe_sync_reset = "none";
defparam \o_data[90]~I .operation_mode = "output";
defparam \o_data[90]~I .output_async_reset = "none";
defparam \o_data[90]~I .output_power_up = "low";
defparam \o_data[90]~I .output_register_mode = "none";
defparam \o_data[90]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[91]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[91]));
// synopsys translate_off
defparam \o_data[91]~I .input_async_reset = "none";
defparam \o_data[91]~I .input_power_up = "low";
defparam \o_data[91]~I .input_register_mode = "none";
defparam \o_data[91]~I .input_sync_reset = "none";
defparam \o_data[91]~I .oe_async_reset = "none";
defparam \o_data[91]~I .oe_power_up = "low";
defparam \o_data[91]~I .oe_register_mode = "none";
defparam \o_data[91]~I .oe_sync_reset = "none";
defparam \o_data[91]~I .operation_mode = "output";
defparam \o_data[91]~I .output_async_reset = "none";
defparam \o_data[91]~I .output_power_up = "low";
defparam \o_data[91]~I .output_register_mode = "none";
defparam \o_data[91]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[92]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[92]));
// synopsys translate_off
defparam \o_data[92]~I .input_async_reset = "none";
defparam \o_data[92]~I .input_power_up = "low";
defparam \o_data[92]~I .input_register_mode = "none";
defparam \o_data[92]~I .input_sync_reset = "none";
defparam \o_data[92]~I .oe_async_reset = "none";
defparam \o_data[92]~I .oe_power_up = "low";
defparam \o_data[92]~I .oe_register_mode = "none";
defparam \o_data[92]~I .oe_sync_reset = "none";
defparam \o_data[92]~I .operation_mode = "output";
defparam \o_data[92]~I .output_async_reset = "none";
defparam \o_data[92]~I .output_power_up = "low";
defparam \o_data[92]~I .output_register_mode = "none";
defparam \o_data[92]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[93]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[93]));
// synopsys translate_off
defparam \o_data[93]~I .input_async_reset = "none";
defparam \o_data[93]~I .input_power_up = "low";
defparam \o_data[93]~I .input_register_mode = "none";
defparam \o_data[93]~I .input_sync_reset = "none";
defparam \o_data[93]~I .oe_async_reset = "none";
defparam \o_data[93]~I .oe_power_up = "low";
defparam \o_data[93]~I .oe_register_mode = "none";
defparam \o_data[93]~I .oe_sync_reset = "none";
defparam \o_data[93]~I .operation_mode = "output";
defparam \o_data[93]~I .output_async_reset = "none";
defparam \o_data[93]~I .output_power_up = "low";
defparam \o_data[93]~I .output_register_mode = "none";
defparam \o_data[93]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[94]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[94]));
// synopsys translate_off
defparam \o_data[94]~I .input_async_reset = "none";
defparam \o_data[94]~I .input_power_up = "low";
defparam \o_data[94]~I .input_register_mode = "none";
defparam \o_data[94]~I .input_sync_reset = "none";
defparam \o_data[94]~I .oe_async_reset = "none";
defparam \o_data[94]~I .oe_power_up = "low";
defparam \o_data[94]~I .oe_register_mode = "none";
defparam \o_data[94]~I .oe_sync_reset = "none";
defparam \o_data[94]~I .operation_mode = "output";
defparam \o_data[94]~I .output_async_reset = "none";
defparam \o_data[94]~I .output_power_up = "low";
defparam \o_data[94]~I .output_register_mode = "none";
defparam \o_data[94]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[95]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[95]));
// synopsys translate_off
defparam \o_data[95]~I .input_async_reset = "none";
defparam \o_data[95]~I .input_power_up = "low";
defparam \o_data[95]~I .input_register_mode = "none";
defparam \o_data[95]~I .input_sync_reset = "none";
defparam \o_data[95]~I .oe_async_reset = "none";
defparam \o_data[95]~I .oe_power_up = "low";
defparam \o_data[95]~I .oe_register_mode = "none";
defparam \o_data[95]~I .oe_sync_reset = "none";
defparam \o_data[95]~I .operation_mode = "output";
defparam \o_data[95]~I .output_async_reset = "none";
defparam \o_data[95]~I .output_power_up = "low";
defparam \o_data[95]~I .output_register_mode = "none";
defparam \o_data[95]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[96]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[96]));
// synopsys translate_off
defparam \o_data[96]~I .input_async_reset = "none";
defparam \o_data[96]~I .input_power_up = "low";
defparam \o_data[96]~I .input_register_mode = "none";
defparam \o_data[96]~I .input_sync_reset = "none";
defparam \o_data[96]~I .oe_async_reset = "none";
defparam \o_data[96]~I .oe_power_up = "low";
defparam \o_data[96]~I .oe_register_mode = "none";
defparam \o_data[96]~I .oe_sync_reset = "none";
defparam \o_data[96]~I .operation_mode = "output";
defparam \o_data[96]~I .output_async_reset = "none";
defparam \o_data[96]~I .output_power_up = "low";
defparam \o_data[96]~I .output_register_mode = "none";
defparam \o_data[96]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[97]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[97]));
// synopsys translate_off
defparam \o_data[97]~I .input_async_reset = "none";
defparam \o_data[97]~I .input_power_up = "low";
defparam \o_data[97]~I .input_register_mode = "none";
defparam \o_data[97]~I .input_sync_reset = "none";
defparam \o_data[97]~I .oe_async_reset = "none";
defparam \o_data[97]~I .oe_power_up = "low";
defparam \o_data[97]~I .oe_register_mode = "none";
defparam \o_data[97]~I .oe_sync_reset = "none";
defparam \o_data[97]~I .operation_mode = "output";
defparam \o_data[97]~I .output_async_reset = "none";
defparam \o_data[97]~I .output_power_up = "low";
defparam \o_data[97]~I .output_register_mode = "none";
defparam \o_data[97]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[98]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[98]));
// synopsys translate_off
defparam \o_data[98]~I .input_async_reset = "none";
defparam \o_data[98]~I .input_power_up = "low";
defparam \o_data[98]~I .input_register_mode = "none";
defparam \o_data[98]~I .input_sync_reset = "none";
defparam \o_data[98]~I .oe_async_reset = "none";
defparam \o_data[98]~I .oe_power_up = "low";
defparam \o_data[98]~I .oe_register_mode = "none";
defparam \o_data[98]~I .oe_sync_reset = "none";
defparam \o_data[98]~I .operation_mode = "output";
defparam \o_data[98]~I .output_async_reset = "none";
defparam \o_data[98]~I .output_power_up = "low";
defparam \o_data[98]~I .output_register_mode = "none";
defparam \o_data[98]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[99]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[99]));
// synopsys translate_off
defparam \o_data[99]~I .input_async_reset = "none";
defparam \o_data[99]~I .input_power_up = "low";
defparam \o_data[99]~I .input_register_mode = "none";
defparam \o_data[99]~I .input_sync_reset = "none";
defparam \o_data[99]~I .oe_async_reset = "none";
defparam \o_data[99]~I .oe_power_up = "low";
defparam \o_data[99]~I .oe_register_mode = "none";
defparam \o_data[99]~I .oe_sync_reset = "none";
defparam \o_data[99]~I .operation_mode = "output";
defparam \o_data[99]~I .output_async_reset = "none";
defparam \o_data[99]~I .output_power_up = "low";
defparam \o_data[99]~I .output_register_mode = "none";
defparam \o_data[99]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[100]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[100]));
// synopsys translate_off
defparam \o_data[100]~I .input_async_reset = "none";
defparam \o_data[100]~I .input_power_up = "low";
defparam \o_data[100]~I .input_register_mode = "none";
defparam \o_data[100]~I .input_sync_reset = "none";
defparam \o_data[100]~I .oe_async_reset = "none";
defparam \o_data[100]~I .oe_power_up = "low";
defparam \o_data[100]~I .oe_register_mode = "none";
defparam \o_data[100]~I .oe_sync_reset = "none";
defparam \o_data[100]~I .operation_mode = "output";
defparam \o_data[100]~I .output_async_reset = "none";
defparam \o_data[100]~I .output_power_up = "low";
defparam \o_data[100]~I .output_register_mode = "none";
defparam \o_data[100]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[101]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[101]));
// synopsys translate_off
defparam \o_data[101]~I .input_async_reset = "none";
defparam \o_data[101]~I .input_power_up = "low";
defparam \o_data[101]~I .input_register_mode = "none";
defparam \o_data[101]~I .input_sync_reset = "none";
defparam \o_data[101]~I .oe_async_reset = "none";
defparam \o_data[101]~I .oe_power_up = "low";
defparam \o_data[101]~I .oe_register_mode = "none";
defparam \o_data[101]~I .oe_sync_reset = "none";
defparam \o_data[101]~I .operation_mode = "output";
defparam \o_data[101]~I .output_async_reset = "none";
defparam \o_data[101]~I .output_power_up = "low";
defparam \o_data[101]~I .output_register_mode = "none";
defparam \o_data[101]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[102]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[102]));
// synopsys translate_off
defparam \o_data[102]~I .input_async_reset = "none";
defparam \o_data[102]~I .input_power_up = "low";
defparam \o_data[102]~I .input_register_mode = "none";
defparam \o_data[102]~I .input_sync_reset = "none";
defparam \o_data[102]~I .oe_async_reset = "none";
defparam \o_data[102]~I .oe_power_up = "low";
defparam \o_data[102]~I .oe_register_mode = "none";
defparam \o_data[102]~I .oe_sync_reset = "none";
defparam \o_data[102]~I .operation_mode = "output";
defparam \o_data[102]~I .output_async_reset = "none";
defparam \o_data[102]~I .output_power_up = "low";
defparam \o_data[102]~I .output_register_mode = "none";
defparam \o_data[102]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[103]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[103]));
// synopsys translate_off
defparam \o_data[103]~I .input_async_reset = "none";
defparam \o_data[103]~I .input_power_up = "low";
defparam \o_data[103]~I .input_register_mode = "none";
defparam \o_data[103]~I .input_sync_reset = "none";
defparam \o_data[103]~I .oe_async_reset = "none";
defparam \o_data[103]~I .oe_power_up = "low";
defparam \o_data[103]~I .oe_register_mode = "none";
defparam \o_data[103]~I .oe_sync_reset = "none";
defparam \o_data[103]~I .operation_mode = "output";
defparam \o_data[103]~I .output_async_reset = "none";
defparam \o_data[103]~I .output_power_up = "low";
defparam \o_data[103]~I .output_register_mode = "none";
defparam \o_data[103]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[104]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[104]));
// synopsys translate_off
defparam \o_data[104]~I .input_async_reset = "none";
defparam \o_data[104]~I .input_power_up = "low";
defparam \o_data[104]~I .input_register_mode = "none";
defparam \o_data[104]~I .input_sync_reset = "none";
defparam \o_data[104]~I .oe_async_reset = "none";
defparam \o_data[104]~I .oe_power_up = "low";
defparam \o_data[104]~I .oe_register_mode = "none";
defparam \o_data[104]~I .oe_sync_reset = "none";
defparam \o_data[104]~I .operation_mode = "output";
defparam \o_data[104]~I .output_async_reset = "none";
defparam \o_data[104]~I .output_power_up = "low";
defparam \o_data[104]~I .output_register_mode = "none";
defparam \o_data[104]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[105]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[105]));
// synopsys translate_off
defparam \o_data[105]~I .input_async_reset = "none";
defparam \o_data[105]~I .input_power_up = "low";
defparam \o_data[105]~I .input_register_mode = "none";
defparam \o_data[105]~I .input_sync_reset = "none";
defparam \o_data[105]~I .oe_async_reset = "none";
defparam \o_data[105]~I .oe_power_up = "low";
defparam \o_data[105]~I .oe_register_mode = "none";
defparam \o_data[105]~I .oe_sync_reset = "none";
defparam \o_data[105]~I .operation_mode = "output";
defparam \o_data[105]~I .output_async_reset = "none";
defparam \o_data[105]~I .output_power_up = "low";
defparam \o_data[105]~I .output_register_mode = "none";
defparam \o_data[105]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[106]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[106]));
// synopsys translate_off
defparam \o_data[106]~I .input_async_reset = "none";
defparam \o_data[106]~I .input_power_up = "low";
defparam \o_data[106]~I .input_register_mode = "none";
defparam \o_data[106]~I .input_sync_reset = "none";
defparam \o_data[106]~I .oe_async_reset = "none";
defparam \o_data[106]~I .oe_power_up = "low";
defparam \o_data[106]~I .oe_register_mode = "none";
defparam \o_data[106]~I .oe_sync_reset = "none";
defparam \o_data[106]~I .operation_mode = "output";
defparam \o_data[106]~I .output_async_reset = "none";
defparam \o_data[106]~I .output_power_up = "low";
defparam \o_data[106]~I .output_register_mode = "none";
defparam \o_data[106]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[107]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[107]));
// synopsys translate_off
defparam \o_data[107]~I .input_async_reset = "none";
defparam \o_data[107]~I .input_power_up = "low";
defparam \o_data[107]~I .input_register_mode = "none";
defparam \o_data[107]~I .input_sync_reset = "none";
defparam \o_data[107]~I .oe_async_reset = "none";
defparam \o_data[107]~I .oe_power_up = "low";
defparam \o_data[107]~I .oe_register_mode = "none";
defparam \o_data[107]~I .oe_sync_reset = "none";
defparam \o_data[107]~I .operation_mode = "output";
defparam \o_data[107]~I .output_async_reset = "none";
defparam \o_data[107]~I .output_power_up = "low";
defparam \o_data[107]~I .output_register_mode = "none";
defparam \o_data[107]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[108]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[108]));
// synopsys translate_off
defparam \o_data[108]~I .input_async_reset = "none";
defparam \o_data[108]~I .input_power_up = "low";
defparam \o_data[108]~I .input_register_mode = "none";
defparam \o_data[108]~I .input_sync_reset = "none";
defparam \o_data[108]~I .oe_async_reset = "none";
defparam \o_data[108]~I .oe_power_up = "low";
defparam \o_data[108]~I .oe_register_mode = "none";
defparam \o_data[108]~I .oe_sync_reset = "none";
defparam \o_data[108]~I .operation_mode = "output";
defparam \o_data[108]~I .output_async_reset = "none";
defparam \o_data[108]~I .output_power_up = "low";
defparam \o_data[108]~I .output_register_mode = "none";
defparam \o_data[108]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[109]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[109]));
// synopsys translate_off
defparam \o_data[109]~I .input_async_reset = "none";
defparam \o_data[109]~I .input_power_up = "low";
defparam \o_data[109]~I .input_register_mode = "none";
defparam \o_data[109]~I .input_sync_reset = "none";
defparam \o_data[109]~I .oe_async_reset = "none";
defparam \o_data[109]~I .oe_power_up = "low";
defparam \o_data[109]~I .oe_register_mode = "none";
defparam \o_data[109]~I .oe_sync_reset = "none";
defparam \o_data[109]~I .operation_mode = "output";
defparam \o_data[109]~I .output_async_reset = "none";
defparam \o_data[109]~I .output_power_up = "low";
defparam \o_data[109]~I .output_register_mode = "none";
defparam \o_data[109]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[110]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[110]));
// synopsys translate_off
defparam \o_data[110]~I .input_async_reset = "none";
defparam \o_data[110]~I .input_power_up = "low";
defparam \o_data[110]~I .input_register_mode = "none";
defparam \o_data[110]~I .input_sync_reset = "none";
defparam \o_data[110]~I .oe_async_reset = "none";
defparam \o_data[110]~I .oe_power_up = "low";
defparam \o_data[110]~I .oe_register_mode = "none";
defparam \o_data[110]~I .oe_sync_reset = "none";
defparam \o_data[110]~I .operation_mode = "output";
defparam \o_data[110]~I .output_async_reset = "none";
defparam \o_data[110]~I .output_power_up = "low";
defparam \o_data[110]~I .output_register_mode = "none";
defparam \o_data[110]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[111]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[111]));
// synopsys translate_off
defparam \o_data[111]~I .input_async_reset = "none";
defparam \o_data[111]~I .input_power_up = "low";
defparam \o_data[111]~I .input_register_mode = "none";
defparam \o_data[111]~I .input_sync_reset = "none";
defparam \o_data[111]~I .oe_async_reset = "none";
defparam \o_data[111]~I .oe_power_up = "low";
defparam \o_data[111]~I .oe_register_mode = "none";
defparam \o_data[111]~I .oe_sync_reset = "none";
defparam \o_data[111]~I .operation_mode = "output";
defparam \o_data[111]~I .output_async_reset = "none";
defparam \o_data[111]~I .output_power_up = "low";
defparam \o_data[111]~I .output_register_mode = "none";
defparam \o_data[111]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[112]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[112]));
// synopsys translate_off
defparam \o_data[112]~I .input_async_reset = "none";
defparam \o_data[112]~I .input_power_up = "low";
defparam \o_data[112]~I .input_register_mode = "none";
defparam \o_data[112]~I .input_sync_reset = "none";
defparam \o_data[112]~I .oe_async_reset = "none";
defparam \o_data[112]~I .oe_power_up = "low";
defparam \o_data[112]~I .oe_register_mode = "none";
defparam \o_data[112]~I .oe_sync_reset = "none";
defparam \o_data[112]~I .operation_mode = "output";
defparam \o_data[112]~I .output_async_reset = "none";
defparam \o_data[112]~I .output_power_up = "low";
defparam \o_data[112]~I .output_register_mode = "none";
defparam \o_data[112]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[113]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[113]));
// synopsys translate_off
defparam \o_data[113]~I .input_async_reset = "none";
defparam \o_data[113]~I .input_power_up = "low";
defparam \o_data[113]~I .input_register_mode = "none";
defparam \o_data[113]~I .input_sync_reset = "none";
defparam \o_data[113]~I .oe_async_reset = "none";
defparam \o_data[113]~I .oe_power_up = "low";
defparam \o_data[113]~I .oe_register_mode = "none";
defparam \o_data[113]~I .oe_sync_reset = "none";
defparam \o_data[113]~I .operation_mode = "output";
defparam \o_data[113]~I .output_async_reset = "none";
defparam \o_data[113]~I .output_power_up = "low";
defparam \o_data[113]~I .output_register_mode = "none";
defparam \o_data[113]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[114]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[114]));
// synopsys translate_off
defparam \o_data[114]~I .input_async_reset = "none";
defparam \o_data[114]~I .input_power_up = "low";
defparam \o_data[114]~I .input_register_mode = "none";
defparam \o_data[114]~I .input_sync_reset = "none";
defparam \o_data[114]~I .oe_async_reset = "none";
defparam \o_data[114]~I .oe_power_up = "low";
defparam \o_data[114]~I .oe_register_mode = "none";
defparam \o_data[114]~I .oe_sync_reset = "none";
defparam \o_data[114]~I .operation_mode = "output";
defparam \o_data[114]~I .output_async_reset = "none";
defparam \o_data[114]~I .output_power_up = "low";
defparam \o_data[114]~I .output_register_mode = "none";
defparam \o_data[114]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[115]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[115]));
// synopsys translate_off
defparam \o_data[115]~I .input_async_reset = "none";
defparam \o_data[115]~I .input_power_up = "low";
defparam \o_data[115]~I .input_register_mode = "none";
defparam \o_data[115]~I .input_sync_reset = "none";
defparam \o_data[115]~I .oe_async_reset = "none";
defparam \o_data[115]~I .oe_power_up = "low";
defparam \o_data[115]~I .oe_register_mode = "none";
defparam \o_data[115]~I .oe_sync_reset = "none";
defparam \o_data[115]~I .operation_mode = "output";
defparam \o_data[115]~I .output_async_reset = "none";
defparam \o_data[115]~I .output_power_up = "low";
defparam \o_data[115]~I .output_register_mode = "none";
defparam \o_data[115]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[116]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[116]));
// synopsys translate_off
defparam \o_data[116]~I .input_async_reset = "none";
defparam \o_data[116]~I .input_power_up = "low";
defparam \o_data[116]~I .input_register_mode = "none";
defparam \o_data[116]~I .input_sync_reset = "none";
defparam \o_data[116]~I .oe_async_reset = "none";
defparam \o_data[116]~I .oe_power_up = "low";
defparam \o_data[116]~I .oe_register_mode = "none";
defparam \o_data[116]~I .oe_sync_reset = "none";
defparam \o_data[116]~I .operation_mode = "output";
defparam \o_data[116]~I .output_async_reset = "none";
defparam \o_data[116]~I .output_power_up = "low";
defparam \o_data[116]~I .output_register_mode = "none";
defparam \o_data[116]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[117]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[117]));
// synopsys translate_off
defparam \o_data[117]~I .input_async_reset = "none";
defparam \o_data[117]~I .input_power_up = "low";
defparam \o_data[117]~I .input_register_mode = "none";
defparam \o_data[117]~I .input_sync_reset = "none";
defparam \o_data[117]~I .oe_async_reset = "none";
defparam \o_data[117]~I .oe_power_up = "low";
defparam \o_data[117]~I .oe_register_mode = "none";
defparam \o_data[117]~I .oe_sync_reset = "none";
defparam \o_data[117]~I .operation_mode = "output";
defparam \o_data[117]~I .output_async_reset = "none";
defparam \o_data[117]~I .output_power_up = "low";
defparam \o_data[117]~I .output_register_mode = "none";
defparam \o_data[117]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[118]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[118]));
// synopsys translate_off
defparam \o_data[118]~I .input_async_reset = "none";
defparam \o_data[118]~I .input_power_up = "low";
defparam \o_data[118]~I .input_register_mode = "none";
defparam \o_data[118]~I .input_sync_reset = "none";
defparam \o_data[118]~I .oe_async_reset = "none";
defparam \o_data[118]~I .oe_power_up = "low";
defparam \o_data[118]~I .oe_register_mode = "none";
defparam \o_data[118]~I .oe_sync_reset = "none";
defparam \o_data[118]~I .operation_mode = "output";
defparam \o_data[118]~I .output_async_reset = "none";
defparam \o_data[118]~I .output_power_up = "low";
defparam \o_data[118]~I .output_register_mode = "none";
defparam \o_data[118]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[119]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[119]));
// synopsys translate_off
defparam \o_data[119]~I .input_async_reset = "none";
defparam \o_data[119]~I .input_power_up = "low";
defparam \o_data[119]~I .input_register_mode = "none";
defparam \o_data[119]~I .input_sync_reset = "none";
defparam \o_data[119]~I .oe_async_reset = "none";
defparam \o_data[119]~I .oe_power_up = "low";
defparam \o_data[119]~I .oe_register_mode = "none";
defparam \o_data[119]~I .oe_sync_reset = "none";
defparam \o_data[119]~I .operation_mode = "output";
defparam \o_data[119]~I .output_async_reset = "none";
defparam \o_data[119]~I .output_power_up = "low";
defparam \o_data[119]~I .output_register_mode = "none";
defparam \o_data[119]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[120]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[120]));
// synopsys translate_off
defparam \o_data[120]~I .input_async_reset = "none";
defparam \o_data[120]~I .input_power_up = "low";
defparam \o_data[120]~I .input_register_mode = "none";
defparam \o_data[120]~I .input_sync_reset = "none";
defparam \o_data[120]~I .oe_async_reset = "none";
defparam \o_data[120]~I .oe_power_up = "low";
defparam \o_data[120]~I .oe_register_mode = "none";
defparam \o_data[120]~I .oe_sync_reset = "none";
defparam \o_data[120]~I .operation_mode = "output";
defparam \o_data[120]~I .output_async_reset = "none";
defparam \o_data[120]~I .output_power_up = "low";
defparam \o_data[120]~I .output_register_mode = "none";
defparam \o_data[120]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[121]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[121]));
// synopsys translate_off
defparam \o_data[121]~I .input_async_reset = "none";
defparam \o_data[121]~I .input_power_up = "low";
defparam \o_data[121]~I .input_register_mode = "none";
defparam \o_data[121]~I .input_sync_reset = "none";
defparam \o_data[121]~I .oe_async_reset = "none";
defparam \o_data[121]~I .oe_power_up = "low";
defparam \o_data[121]~I .oe_register_mode = "none";
defparam \o_data[121]~I .oe_sync_reset = "none";
defparam \o_data[121]~I .operation_mode = "output";
defparam \o_data[121]~I .output_async_reset = "none";
defparam \o_data[121]~I .output_power_up = "low";
defparam \o_data[121]~I .output_register_mode = "none";
defparam \o_data[121]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[122]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[122]));
// synopsys translate_off
defparam \o_data[122]~I .input_async_reset = "none";
defparam \o_data[122]~I .input_power_up = "low";
defparam \o_data[122]~I .input_register_mode = "none";
defparam \o_data[122]~I .input_sync_reset = "none";
defparam \o_data[122]~I .oe_async_reset = "none";
defparam \o_data[122]~I .oe_power_up = "low";
defparam \o_data[122]~I .oe_register_mode = "none";
defparam \o_data[122]~I .oe_sync_reset = "none";
defparam \o_data[122]~I .operation_mode = "output";
defparam \o_data[122]~I .output_async_reset = "none";
defparam \o_data[122]~I .output_power_up = "low";
defparam \o_data[122]~I .output_register_mode = "none";
defparam \o_data[122]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[123]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[123]));
// synopsys translate_off
defparam \o_data[123]~I .input_async_reset = "none";
defparam \o_data[123]~I .input_power_up = "low";
defparam \o_data[123]~I .input_register_mode = "none";
defparam \o_data[123]~I .input_sync_reset = "none";
defparam \o_data[123]~I .oe_async_reset = "none";
defparam \o_data[123]~I .oe_power_up = "low";
defparam \o_data[123]~I .oe_register_mode = "none";
defparam \o_data[123]~I .oe_sync_reset = "none";
defparam \o_data[123]~I .operation_mode = "output";
defparam \o_data[123]~I .output_async_reset = "none";
defparam \o_data[123]~I .output_power_up = "low";
defparam \o_data[123]~I .output_register_mode = "none";
defparam \o_data[123]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[124]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[124]));
// synopsys translate_off
defparam \o_data[124]~I .input_async_reset = "none";
defparam \o_data[124]~I .input_power_up = "low";
defparam \o_data[124]~I .input_register_mode = "none";
defparam \o_data[124]~I .input_sync_reset = "none";
defparam \o_data[124]~I .oe_async_reset = "none";
defparam \o_data[124]~I .oe_power_up = "low";
defparam \o_data[124]~I .oe_register_mode = "none";
defparam \o_data[124]~I .oe_sync_reset = "none";
defparam \o_data[124]~I .operation_mode = "output";
defparam \o_data[124]~I .output_async_reset = "none";
defparam \o_data[124]~I .output_power_up = "low";
defparam \o_data[124]~I .output_register_mode = "none";
defparam \o_data[124]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[125]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[125]));
// synopsys translate_off
defparam \o_data[125]~I .input_async_reset = "none";
defparam \o_data[125]~I .input_power_up = "low";
defparam \o_data[125]~I .input_register_mode = "none";
defparam \o_data[125]~I .input_sync_reset = "none";
defparam \o_data[125]~I .oe_async_reset = "none";
defparam \o_data[125]~I .oe_power_up = "low";
defparam \o_data[125]~I .oe_register_mode = "none";
defparam \o_data[125]~I .oe_sync_reset = "none";
defparam \o_data[125]~I .operation_mode = "output";
defparam \o_data[125]~I .output_async_reset = "none";
defparam \o_data[125]~I .output_power_up = "low";
defparam \o_data[125]~I .output_register_mode = "none";
defparam \o_data[125]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[126]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[126]));
// synopsys translate_off
defparam \o_data[126]~I .input_async_reset = "none";
defparam \o_data[126]~I .input_power_up = "low";
defparam \o_data[126]~I .input_register_mode = "none";
defparam \o_data[126]~I .input_sync_reset = "none";
defparam \o_data[126]~I .oe_async_reset = "none";
defparam \o_data[126]~I .oe_power_up = "low";
defparam \o_data[126]~I .oe_register_mode = "none";
defparam \o_data[126]~I .oe_sync_reset = "none";
defparam \o_data[126]~I .operation_mode = "output";
defparam \o_data[126]~I .output_async_reset = "none";
defparam \o_data[126]~I .output_power_up = "low";
defparam \o_data[126]~I .output_register_mode = "none";
defparam \o_data[126]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_data[127]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_data[127]));
// synopsys translate_off
defparam \o_data[127]~I .input_async_reset = "none";
defparam \o_data[127]~I .input_power_up = "low";
defparam \o_data[127]~I .input_register_mode = "none";
defparam \o_data[127]~I .input_sync_reset = "none";
defparam \o_data[127]~I .oe_async_reset = "none";
defparam \o_data[127]~I .oe_power_up = "low";
defparam \o_data[127]~I .oe_register_mode = "none";
defparam \o_data[127]~I .oe_sync_reset = "none";
defparam \o_data[127]~I .operation_mode = "output";
defparam \o_data[127]~I .output_async_reset = "none";
defparam \o_data[127]~I .output_power_up = "low";
defparam \o_data[127]~I .output_register_mode = "none";
defparam \o_data[127]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
