Generated by Fabric Compiler ( version 2020.3 <build 62942> ) at Thu May 26 16:50:35 2022


Cell Usage:
GTP_APM_E1                    3 uses
GTP_CLKBUFG                   3 uses
GTP_DDC_E1                    5 uses
GTP_DDRC                      1 use
GTP_DDRPHY                    1 use
GTP_DFF                      37 uses
GTP_DFF_C                  2063 uses
GTP_DFF_CE                 2769 uses
GTP_DFF_E                    68 uses
GTP_DFF_P                    97 uses
GTP_DFF_PE                  216 uses
GTP_DFF_R                     5 uses
GTP_DFF_RE                    8 uses
GTP_DLL                       2 uses
GTP_DRM18K                   14 uses
GTP_DRM9K                    22 uses
GTP_GRS                       1 use
GTP_INV                      62 uses
GTP_IOCLKBUF                  2 uses
GTP_IOCLKDELAY                1 use
GTP_IOCLKDIV                  1 use
GTP_IODELAY                  16 uses
GTP_ISERDES                  21 uses
GTP_LUT1                     91 uses
GTP_LUT2                    926 uses
GTP_LUT3                    931 uses
GTP_LUT4                   1152 uses
GTP_LUT5                   2254 uses
GTP_LUT5CARRY              1538 uses
GTP_LUT5M                  1303 uses
GTP_MUX2LUT6                153 uses
GTP_MUX2LUT7                  9 uses
GTP_OSERDES                  52 uses
GTP_PLL_E1                    2 uses
GTP_RAM16X1DP                64 uses
GTP_RAM16X1SP                32 uses
GTP_ROM128X1                 41 uses
GTP_ROM32X1                   1 use

I/O ports: 121
GTP_INBUF                  22 uses
GTP_INBUFG                  2 uses
GTP_IOBUF                  18 uses
GTP_IOBUFCO                 2 uses
GTP_OUTBUF                 39 uses
GTP_OUTBUFT                37 uses
GTP_OUTBUFTCO               1 use

Mapping Summary:
Total LUTs: 8456 of 17536 (48.22%)
	LUTs as dram: 96 of 4440 (2.16%)
	LUTs as logic: 8360
Total Registers: 5263 of 26304 (20.01%)
Total Latches: 0

DRM18K:
Total DRM18K = 25.0 of 48 (52.08%)

APMs:
Total APMs = 3.00 of 30 (10.00%)

Total I/O ports = 124 of 240 (51.67%)


Number of unique control sets : 225
  CLK(rx_clki_clkbufg)                             : 6
  CLK(cmos_pclk_g)                                 : 8
  CLK(HCLK)                                        : 23
  CLK(aclk_1), CE(u_aq_axi_master.N540)            : 1
  CLK(video_clk), CE(SYSRESETn)                    : 3
  CLK(HCLK), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N428)    : 32
  CLK(HCLK), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N571)    : 32
  CLK(u_DDR3.pll_pclk), C(~u_DDR3.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.presetn)    : 3
  CLK(HCLK), CP(u_rst_gen.N7)                      : 4
      CLK(HCLK), C(u_rst_gen.N7)                   : 3
      CLK(HCLK), P(u_rst_gen.N7)                   : 1
  CLK(rx_clki_clkbufg), C(~SYSRESETn)              : 4
  CLK(HCLK), C(~SYSRESETn)                         : 10
  CLK(aclk_1), C(~SYSRESETn)                       : 10
  CLK(u_DDR3.pll_pclk), C(~nt_rst_key)             : 11
  CLK(HCLK), CP(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srtmc)       : 18
      CLK(HCLK), C(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srtmc)    : 16
      CLK(HCLK), P(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srtmc)    : 2
  CLK(rx_clki_clkbufg), C(~SYSRESETn)              : 19
  CLK(cmos_pclk_g), C(~SYSRESETn)                  : 25
  CLK(HCLK), CP(~nt_rst_key)                       : 26
      CLK(HCLK), C(~nt_rst_key)                    : 25
      CLK(HCLK), P(~nt_rst_key)                    : 1
  CLK(aclk_1), C(~nt_rst_key)                      : 26
  CLK(cmos_pclk_g), C(frame_read_write_m0.write_fifo_aclr)     : 28
  CLK(video_clk), CP(frame_read_write_m0.read_fifo_aclr)       : 28
      CLK(video_clk), C(frame_read_write_m0.read_fifo_aclr)    : 27
      CLK(video_clk), P(frame_read_write_m0.read_fifo_aclr)    : 1
  CLK(aclk_1), CP(frame_read_write_m0.write_fifo_aclr)         : 31
      CLK(aclk_1), C(frame_read_write_m0.write_fifo_aclr)      : 30
      CLK(aclk_1), P(frame_read_write_m0.write_fifo_aclr)      : 1
  CLK(aclk_1), C(frame_read_write_m0.read_fifo_aclr)     : 36
  CLK(video_clk), C(~SYSRESETn)                    : 39
  CLK(u_DDR3.pll_pclk), CP(~u_DDR3.global_reset_n)       : 67
      CLK(u_DDR3.pll_pclk), C(~u_DDR3.global_reset_n)    : 57
      CLK(u_DDR3.pll_pclk), P(~u_DDR3.global_reset_n)    : 10
  CLK(rx_clki_clkbufg), C(u_tsmac_phy.U_pgs_tsmac_core_v1_1.rrst)    : 78
  CLK(rx_clki_clkbufg), CP(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srrmc)        : 86
      CLK(rx_clki_clkbufg), C(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srrmc)     : 84
      CLK(rx_clki_clkbufg), P(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srrmc)     : 2
  CLK(rx_clki_clkbufg), CP(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srrfn)        : 171
      CLK(rx_clki_clkbufg), C(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srrfn)     : 170
      CLK(rx_clki_clkbufg), P(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srrfn)     : 1
  CLK(HCLK), CP(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srtfn)       : 180
      CLK(HCLK), C(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srtfn)    : 178
      CLK(HCLK), P(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srtfn)    : 2
  CLK(HCLK), CP(~SYSRESETn)                        : 1260
      CLK(HCLK), C(~SYSRESETn)                     : 1184
      CLK(HCLK), P(~SYSRESETn)                     : 76
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.HREADY_1)       : 1
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.HREADY_2)       : 1
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.N6_1)     : 1
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_ahb_mux.HREADY_5)   : 1
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.N3_2)     : 2
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.N9_10)    : 2
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.N244[0])  : 3
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.N3_1)     : 3
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.N9_1)     : 3
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.N9_2)     : 3
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.N9_3)     : 3
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.N9_4)     : 3
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.N9_5)     : 3
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.N9_6)     : 3
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.N9_7)     : 3
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.N9_8)     : 3
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.N9_9)     : 3
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_dcache.u_cmsdk_ahb_dcache.data_valid)       : 3
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_icache.u_cmsdk_ahb_icache.data_valid)       : 3
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_ahb_mux.HREADY_3)   : 3
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_ahb_mux.HREADY_4)   : 3
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.update_z_ex)    : 4
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_nvic.u_ahb_os._N4)   : 4
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N550)       : 4
  CLK(HCLK), CP(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N560)      : 4
      CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N560)   : 3
      CLK(HCLK), P(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N560)   : 1
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.N164)     : 4
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_timer_0.u_apb_timer_0.write_enable00)   : 4
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_timer_1.u_apb_timer_1.write_enable00)   : 4
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.N175)   : 4
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.rx_state_update)    : 4
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.tx_state_update)    : 4
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.update_rx_tick_cnt)       : 4
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.N175)   : 4
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.rx_state_update)    : 4
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.tx_state_update)    : 4
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.update_rx_tick_cnt)       : 4
  CLK(HCLK), C(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.ltest)  : 4
  CLK(u_DDR3.pll_pclk), CP(~u_DDR3.global_reset_n), CE(u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_dll_update_ctrl.N77)          : 4
      CLK(u_DDR3.pll_pclk), C(~u_DDR3.global_reset_n), CE(u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_dll_update_ctrl.N77)       : 3
      CLK(u_DDR3.pll_pclk), P(~u_DDR3.global_reset_n), CE(u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_dll_update_ctrl.N77)       : 1
  CLK(u_DDR3.pll_pclk), C(~u_DDR3.global_reset_n), CE(u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N395[0])     : 4
  CLK(u_DDR3.pll_pclk), C(~u_DDR3.global_reset_n), CE(u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N403)  : 4
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.nvic_excpt_pend)       : 5
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.N376)     : 5
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N555)       : 5
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_spi_0.u_apb_spi_0.N334)     : 5
  CLK(rx_clki_clkbufg), C(u_tsmac_phy.U_pgs_tsmac_core_v1_1.rrst), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pgs_tsmac_rx_sm_v1_1.N357)   : 5
  CLK(rx_clki_clkbufg), C(u_tsmac_phy.U_pgs_tsmac_core_v1_1.rrst), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pgs_tsmac_rx_sm_v1_1.N359)   : 5
  CLK(u_DDR3.pll_pclk), C(~u_DDR3.global_reset_n), CE(u_DDR3.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.N110)    : 5
  CLK(u_DDR3.pll_pclk), C(~u_DDR3.global_reset_n), CE(u_DDR3.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.N3)      : 5
  CLK(HCLK), C(u_rst_gen.N3), CE(u_rst_gen.N7)     : 6
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.N13)      : 6
  CLK(HCLK), CP(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_spi_0.u_apb_spi_0.N314)          : 6
      CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_spi_0.u_apb_spi_0.N314)       : 5
      CLK(HCLK), P(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_spi_0.u_apb_spi_0.N314)       : 1
  CLK(HCLK), C(~SYSRESETn), CE(~u_TSMAC_FIFO_RXCKLI.U_ipml_fifo_TSMAC_FIFO_RXCKLI.U_ipml_fifo_ctrl.rempty)     : 6
  CLK(HCLK), P(~SYSRESETn), CE(~u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.byte_controller.bit_controller.N38)    : 6
  CLK(aclk_1), CP(~SYSRESETn), CE(u_aq_axi_master.N512)        : 6
      CLK(aclk_1), C(~SYSRESETn), CE(u_aq_axi_master.N512)     : 5
      CLK(aclk_1), P(~SYSRESETn), CE(u_aq_axi_master.N512)     : 1
  CLK(aclk_1), CP(~nt_rst_key), CE(frame_read_write_m0.frame_fifo_write_m0.N147)       : 6
      CLK(aclk_1), C(~nt_rst_key), CE(frame_read_write_m0.frame_fifo_write_m0.N147)    : 5
      CLK(aclk_1), P(~nt_rst_key), CE(frame_read_write_m0.frame_fifo_write_m0.N147)    : 1
  CLK(rx_clki_clkbufg), C(~SYSRESETn), CE(~u_TSMAC_FIFO_RXCKLI.U_ipml_fifo_TSMAC_FIFO_RXCKLI.U_ipml_fifo_ctrl.wfull)       : 6
  CLK(HCLK), CP(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.BAUDTICK)          : 7
      CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.BAUDTICK)       : 4
      CLK(HCLK), P(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.BAUDTICK)       : 3
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.rx_state_inc)       : 7
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.write_enable08)     : 7
  CLK(HCLK), CP(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.BAUDTICK)          : 7
      CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.BAUDTICK)       : 4
      CLK(HCLK), P(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.BAUDTICK)       : 3
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.rx_state_inc)       : 7
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.write_enable08)     : 7
  CLK(aclk_1), CP(~SYSRESETn), CE(u_aq_axi_master.N460)        : 7
      CLK(aclk_1), C(~SYSRESETn), CE(u_aq_axi_master.N460)     : 6
      CLK(aclk_1), P(~SYSRESETn), CE(u_aq_axi_master.N460)     : 1
  CLK(aclk_1), CP(~nt_rst_key), CE(frame_read_write_m0.frame_fifo_read_m0.N163)        : 7
      CLK(aclk_1), C(~nt_rst_key), CE(frame_read_write_m0.frame_fifo_read_m0.N163)     : 6
      CLK(aclk_1), P(~nt_rst_key), CE(frame_read_write_m0.frame_fifo_read_m0.N163)     : 1
  CLK(u_DDR3.pll_pclk), C(~u_DDR3.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.presetn), CE(u_DDR3.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.u_ddrc_apb_reset.N383)       : 7
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_gpio_0.u_ahb_gpio_0.u_iop_gpio.N196)  : 8
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_gpio_0.u_ahb_gpio_0.u_iop_gpio.N207)  : 8
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.N143)     : 8
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.N146)     : 8
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_spi_0.u_apb_spi_0.N332)     : 8
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_spi_0.u_apb_spi_0.N347)     : 8
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_spi_0.u_apb_spi_0._N4)      : 8
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_spi_0.u_apb_spi_0.read_enable)    : 8
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_timer_0.u_apb_timer_0.read_enable)      : 8
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_timer_1.u_apb_timer_1.read_enable)      : 8
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.N282)   : 8
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.read_enable)  : 8
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.rxbuf_sample)       : 8
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.write_enable00)     : 8
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.read_enable)  : 8
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.rxbuf_sample)       : 8
  CLK(aclk_1), C(~SYSRESETn), CE(u_aq_axi_master.N500)   : 8
  CLK(aclk_1), C(~SYSRESETn), CE(u_aq_axi_master.N536)   : 8
  CLK(cmos_pclk_g), C(~SYSRESETn), CE(cmos_write_req_gen_m0.N65)     : 8
  CLK(rx_clki_clkbufg), C(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srrfn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pe_mcxmac_core_1.perfn_top_1.N449)  : 8
  CLK(rx_clki_clkbufg), C(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srrfn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pe_mcxmac_core_1.perfn_top_1.N460)  : 8
  CLK(rx_clki_clkbufg), C(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srrfn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pe_mcxmac_core_1.perfn_top_1.N465)  : 8
  CLK(rx_clki_clkbufg), C(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srrfn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pe_mcxmac_core_1.perfn_top_1.N470)  : 8
  CLK(rx_clki_clkbufg), C(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srrfn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pe_mcxmac_core_1.perfn_top_1.N475)  : 8
  CLK(rx_clki_clkbufg), C(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srrfn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pe_mcxmac_core_1.perfn_top_1.N480)  : 8
  CLK(u_DDR3.pll_pclk), C(~nt_rst_key), CE(u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl.N236)  : 8
  CLK(u_DDR3.pll_pclk), C(~u_DDR3.global_reset_n), CE(u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N358)  : 8
  CLK(u_DDR3.pll_pclk), C(~u_DDR3.global_reset_n), CE(u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N368)  : 8
  CLK(u_DDR3.pll_pclk), C(~u_DDR3.global_reset_n), CE(u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N374)  : 8
  CLK(u_DDR3.pll_pclk), C(~u_DDR3.global_reset_n), CE(u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.dll_update_pos)    : 8
  CLK(HCLK), CP(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.byte_controller.N163)      : 9
      CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.byte_controller.N163)   : 8
      CLK(HCLK), P(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.byte_controller.N163)   : 1
  CLK(HCLK), C(~SYSRESETn), CE(~u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.empty_rx)  : 9
  CLK(HCLK), C(~SYSRESETn), CE(~u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.u_TX_FIFO.U_ipml_fifo_TX_FIFO.U_ipml_fifo_ctrl.wfull)      : 9
  CLK(aclk_1), C(frame_read_write_m0.read_fifo_aclr), CE(~frame_read_write_m0.read_buf.U_ipml_fifo_afifo_64i_16o_128.U_ipml_fifo_ctrl.wfull)       : 9
  CLK(aclk_1), C(frame_read_write_m0.write_fifo_aclr), CE(~frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rempty)    : 9
  CLK(HCLK), CP(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.u_excpt.update_ipsr)      : 10
      CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.u_excpt.update_ipsr)   : 8
      CLK(HCLK), P(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.u_excpt.update_ipsr)   : 2
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_dcache.u_cmsdk_ahb_dcache.u_D_Cache.N847)   : 10
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_dcache.u_cmsdk_ahb_dcache.u_D_Cache.N859)   : 10
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.N19)      : 10
  CLK(HCLK), CP(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_spi_0.u_apb_spi_0._N2)           : 10
      CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_spi_0.u_apb_spi_0._N2)  : 1
      CLK(HCLK), P(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_spi_0.u_apb_spi_0._N2)  : 9
  CLK(HCLK), C(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lmac1)  : 10
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.byte_controller.N149)       : 11
  CLK(HCLK), CP(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lmac2)       : 11
      CLK(HCLK), C(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lmac2)    : 8
      CLK(HCLK), P(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lmac2)    : 3
  CLK(cmos_pclk_g), C(frame_read_write_m0.write_fifo_aclr), CE(~frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.wfull)      : 11
  CLK(rx_clki_clkbufg), C(u_tsmac_phy.U_pgs_tsmac_core_v1_1.rrst), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.rpsf)  : 11
  CLK(rx_clki_clkbufg), C(u_tsmac_phy.U_pgs_tsmac_core_v1_1.rrst), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pgs_tsmac_rx_sm_v1_1.N386)   : 11
  CLK(rx_clki_clkbufg), C(u_tsmac_phy.U_pgs_tsmac_core_v1_1.rrst), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pgs_tsmac_rx_sm_v1_1.rpdv_o)       : 11
  CLK(u_DDR3.pll_pclk), CP(~nt_rst_key), CE(u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl.N226)       : 11
      CLK(u_DDR3.pll_pclk), C(~nt_rst_key), CE(u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl.N226)    : 10
      CLK(u_DDR3.pll_pclk), P(~nt_rst_key), CE(u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl.N226)    : 1
  CLK(video_clk), C(frame_read_write_m0.read_fifo_aclr), CE(~frame_read_write_m0.read_buf.U_ipml_fifo_afifo_64i_16o_128.U_ipml_fifo_ctrl.rempty)   : 11
  CLK(video_clk), C(~SYSRESETn), CE(video_timing_data_m0.color_bar_m0.N233)      : 12
  CLK(HCLK), C(~SYSRESETn), CE(_N21160)            : 13
  CLK(HCLK), C(~SYSRESETn), CE(~u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.empty_tx)  : 13
  CLK(HCLK), C(~SYSRESETn), CE(~u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.u_RX_FIFO.U_ipml_fifo_RX_FIFO.U_ipml_fifo_ctrl.wfull)      : 13
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.u_ahb_to_apb._N12)      : 15
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_fetch.buf_wr_en)    : 16
  CLK(HCLK), P(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_dcache.u_cmsdk_ahb_dcache.u_D_Cache.N852)   : 16
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.N50)      : 16
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.rd_req)   : 16
  CLK(HCLK), P(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N360)       : 16
  CLK(HCLK), P(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N361)       : 16
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N553)       : 16
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.N139)     : 16
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.N47)      : 16
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.byte_controller.bit_controller.N251)    : 16
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.N161)   : 16
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.N161)   : 16
  CLK(HCLK), CP(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lipg)        : 16
      CLK(HCLK), C(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lipg)     : 10
      CLK(HCLK), P(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lipg)     : 6
  CLK(HCLK), CP(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lmaxf)       : 16
      CLK(HCLK), C(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lmaxf)    : 14
      CLK(HCLK), P(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lmaxf)    : 2
  CLK(HCLK), C(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lsa1)   : 16
  CLK(HCLK), C(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pgs_tsmac_apb_port_v1_0.lmac3)  : 16
  CLK(aclk_1), C(~nt_rst_key), CE(frame_read_write_m0.frame_fifo_read_m0.N211)   : 16
  CLK(u_DDR3.pll_pclk), C(~u_DDR3.global_reset_n), CE(u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N355)  : 16
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.N87)     : 17
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.N93)     : 17
  CLK(HCLK), CP(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pgs_tsmac_apb_port_v1_0.lmac1)       : 17
      CLK(HCLK), C(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pgs_tsmac_apb_port_v1_0.lmac1)    : 16
      CLK(HCLK), P(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pgs_tsmac_apb_port_v1_0.lmac1)    : 1
  CLK(HCLK), CP(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.byte_controller.bit_controller.N276)         : 18
      CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.byte_controller.bit_controller.N276)      : 17
      CLK(HCLK), P(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.byte_controller.bit_controller.N276)      : 1
  CLK(HCLK), CP(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lhfdp)       : 18
      CLK(HCLK), C(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lhfdp)    : 6
      CLK(HCLK), P(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lhfdp)    : 12
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_dcache.u_cmsdk_ahb_dcache.u_D_Cache.N661)   : 19
  CLK(aclk_1), C(~nt_rst_key), CE(frame_read_write_m0.frame_fifo_read_m0.N182)   : 19
  CLK(aclk_1), C(~nt_rst_key), CE(frame_read_write_m0.frame_fifo_read_m0.N193)   : 19
  CLK(aclk_1), C(~nt_rst_key), CE(frame_read_write_m0.frame_fifo_write_m0.N166)  : 19
  CLK(aclk_1), C(~nt_rst_key), CE(frame_read_write_m0.frame_fifo_write_m0.N177)  : 19
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.write_enable10)     : 20
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.write_enable10)     : 20
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N226)       : 21
  CLK(aclk_1), C(~SYSRESETn), CE(u_aq_axi_master.N475)   : 21
  CLK(aclk_1), C(~SYSRESETn), CE(u_aq_axi_master.N587)   : 21
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_nvic.u_ahb_os._N2)   : 24
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_nvic.u_ahb_os.tck_count_en)      : 24
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N502)       : 24
  CLK(aclk_1), C(~SYSRESETn), CE(u_aq_axi_master._N14)   : 29
  CLK(aclk_1), C(~SYSRESETn), CE(u_aq_axi_master._N23)   : 29
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_icache.u_cmsdk_ahb_icache.ins_req)    : 30
  CLK(HCLK), P(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.update_pc)      : 31
  CLK(HCLK), C(~SYSRESETn), CE(u_cnn_top.N269)     : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_cnn_top.N273)     : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_cnn_top.N277)     : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_ahb.hwdata_en)       : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.N889)    : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_dp.N244)      : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_dp.N248)      : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_dcache.u_cmsdk_ahb_dcache.N40)  : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_dcache.u_cmsdk_ahb_dcache.N46)  : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_dcache.u_cmsdk_ahb_dcache.u_D_Cache.N668)   : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.N25)      : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.N31)      : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N486)       : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N524)       : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_icache.u_cmsdk_ahb_icache.N343)       : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_icache.u_cmsdk_ahb_icache.N447)       : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_icache.u_cmsdk_ahb_icache.N543)       : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_icache.u_cmsdk_ahb_icache.N88)  : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_timer_0.u_apb_timer_0.N22)  : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_timer_0.u_apb_timer_0.write_enable08)   : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_timer_1.u_apb_timer_1.N22)  : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_timer_1.u_apb_timer_1.write_enable08)   : 32
  CLK(HCLK), P(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_watchdog.u_apb_watchdog.u_apb_watchdog_frc._N3)     : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.u_ahb_to_apb._N23)      : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lsa0)   : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pgs_tsmac_apb_port_v1_0.lmac2)  : 32
  CLK(aclk_1), C(~SYSRESETn), CE(u_aq_axi_master.N444)   : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_dcache.u_cmsdk_ahb_dcache.data_req)   : 34
  CLK(HCLK), CP(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_watchdog.u_apb_watchdog.u_apb_watchdog_frc.N67)          : 34
      CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_watchdog.u_apb_watchdog.u_apb_watchdog_frc.N67)       : 2
      CLK(HCLK), P(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_watchdog.u_apb_watchdog.u_apb_watchdog_frc.N67)       : 32
  CLK(HCLK), CP(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.adv_fe_to_de)       : 50
      CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.adv_fe_to_de)    : 46
      CLK(HCLK), P(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.adv_fe_to_de)    : 4
  CLK(HCLK), CP(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.adv_de_to_ex)       : 53
      CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.adv_de_to_ex)    : 49
      CLK(HCLK), P(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.adv_de_to_ex)    : 4
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_ahb.haddr_en)  : 68
  CLK(HCLK), CP(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.adv_de_to_ex_spec)        : 71
      CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.adv_de_to_ex_spec)     : 70
      CLK(HCLK), P(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.adv_de_to_ex_spec)     : 1
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_icache.u_cmsdk_ahb_icache.dram_val)   : 128
  CLK(HCLK), CP(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.biu_rdy)        : 140
      CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.biu_rdy)     : 133
      CLK(HCLK), P(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.biu_rdy)     : 7
  CLK(HCLK), R(SYSRESETn)                          : 5
  CLK(HCLK), R(u_integration_kit_dbg.gen_ahb_icache.u_cmsdk_ahb_icache.u_I_Cache.N109), CE(u_integration_kit_dbg.gen_ahb_icache.u_cmsdk_ahb_icache.u_I_Cache.N22)    : 8


Number of DFF:CE Signals : 199
  u_aq_axi_master.N540(from GTP_LUT2:Z)            : 1
  u_integration_kit_dbg.HREADY_1(from GTP_LUT4:Z)  : 1
  u_integration_kit_dbg.HREADY_2(from GTP_LUT4:Z)  : 1
  u_integration_kit_dbg.N6_1(from GTP_LUT2:Z)      : 1
  u_integration_kit_dbg.u_ahb_mux.HREADY_5(from GTP_LUT4:Z)    : 1
  u_integration_kit_dbg.N3_2(from GTP_LUT2:Z)      : 2
  u_integration_kit_dbg.N9_10(from GTP_LUT3:Z)     : 2
  SYSRESETn(from GTP_DFF_C:Q)                      : 3
  u_integration_kit_dbg.N244[0](from GTP_LUT2:Z)   : 3
  u_integration_kit_dbg.N3_1(from GTP_LUT2:Z)      : 3
  u_integration_kit_dbg.N9_1(from GTP_LUT3:Z)      : 3
  u_integration_kit_dbg.N9_2(from GTP_LUT3:Z)      : 3
  u_integration_kit_dbg.N9_3(from GTP_LUT3:Z)      : 3
  u_integration_kit_dbg.N9_4(from GTP_LUT3:Z)      : 3
  u_integration_kit_dbg.N9_5(from GTP_LUT3:Z)      : 3
  u_integration_kit_dbg.N9_6(from GTP_LUT3:Z)      : 3
  u_integration_kit_dbg.N9_7(from GTP_LUT3:Z)      : 3
  u_integration_kit_dbg.N9_8(from GTP_LUT3:Z)      : 3
  u_integration_kit_dbg.N9_9(from GTP_LUT3:Z)      : 3
  u_integration_kit_dbg.gen_ahb_dcache.u_cmsdk_ahb_dcache.data_valid(from GTP_LUT2:Z)  : 3
  u_integration_kit_dbg.gen_ahb_icache.u_cmsdk_ahb_icache.data_valid(from GTP_LUT3:Z)  : 3
  u_integration_kit_dbg.u_ahb_mux.HREADY_3(from GTP_LUT4:Z)    : 3
  u_integration_kit_dbg.u_ahb_mux.HREADY_4(from GTP_LUT4:Z)    : 3
  u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_dll_update_ctrl.N77(from GTP_LUT5:Z)     : 4
  u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N395[0](from GTP_LUT3:Z)     : 4
  u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N403(from GTP_LUT3:Z)  : 4
  u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.update_z_ex(from GTP_LUT5:Z)     : 4
  u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_nvic.u_ahb_os._N4(from GTP_LUT2:Z)    : 4
  u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N550(from GTP_LUT3:Z)  : 4
  u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N560(from GTP_LUT3:Z)  : 4
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.N164(from GTP_LUT5:Z)      : 4
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_timer_0.u_apb_timer_0.write_enable00(from GTP_LUT4:Z)    : 4
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_timer_1.u_apb_timer_1.write_enable00(from GTP_LUT4:Z)    : 4
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.N175(from GTP_LUT3:Z)    : 4
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.rx_state_update(from GTP_LUT5:Z)     : 4
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.tx_state_update(from GTP_LUT5:Z)     : 4
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.update_rx_tick_cnt(from GTP_LUT2:Z)  : 4
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.N175(from GTP_LUT3:Z)    : 4
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.rx_state_update(from GTP_LUT5:Z)     : 4
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.tx_state_update(from GTP_LUT5:Z)     : 4
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.update_rx_tick_cnt(from GTP_LUT2:Z)  : 4
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.ltest(from GTP_LUT5:Z)   : 4
  u_DDR3.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.N110(from GTP_LUT5:Z)    : 5
  u_DDR3.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.N3(from GTP_LUT4:Z)      : 5
  u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.nvic_excpt_pend(from GTP_LUT4:Z)  : 5
  u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.N376(from GTP_LUT5:Z)      : 5
  u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N555(from GTP_LUT4:Z)  : 5
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_spi_0.u_apb_spi_0.N334(from GTP_LUT5:Z)      : 5
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pgs_tsmac_rx_sm_v1_1.N357(from GTP_LUT4:Z)       : 5
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pgs_tsmac_rx_sm_v1_1.N359(from GTP_LUT2:Z)       : 5
  frame_read_write_m0.frame_fifo_write_m0.N147(from GTP_LUT5:Z)      : 6
  u_aq_axi_master.N512(from GTP_LUT5:Z)            : 6
  u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.N13(from GTP_LUT5:Z)       : 6
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_spi_0.u_apb_spi_0.N314(from GTP_LUT5:Z)      : 6
  u_rst_gen.N7(from GTP_LUT3:Z)                    : 6
  ~u_TSMAC_FIFO_RXCKLI.U_ipml_fifo_TSMAC_FIFO_RXCKLI.U_ipml_fifo_ctrl.rempty(from GTP_INV:Z)       : 6
  ~u_TSMAC_FIFO_RXCKLI.U_ipml_fifo_TSMAC_FIFO_RXCKLI.U_ipml_fifo_ctrl.wfull(from GTP_INV:Z)  : 6
  ~u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.byte_controller.bit_controller.N38(from GTP_INV:Z)      : 6
  frame_read_write_m0.frame_fifo_read_m0.N163(from GTP_LUT4:Z)       : 7
  u_DDR3.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.u_ddrc_apb_reset.N383(from GTP_LUT5:Z)     : 7
  u_aq_axi_master.N460(from GTP_LUT5:Z)            : 7
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.BAUDTICK(from GTP_DFF_C:Q)     : 7
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.rx_state_inc(from GTP_LUT5:Z)  : 7
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.write_enable08(from GTP_LUT2:Z)      : 7
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.BAUDTICK(from GTP_DFF_C:Q)     : 7
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.rx_state_inc(from GTP_LUT5:Z)  : 7
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.write_enable08(from GTP_LUT2:Z)      : 7
  cmos_write_req_gen_m0.N65(from GTP_LUT5:Z)       : 8
  u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl.N236(from GTP_LUT4:Z)   : 8
  u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N358(from GTP_LUT4:Z)  : 8
  u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N368(from GTP_LUT5:Z)  : 8
  u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N374(from GTP_LUT5:Z)  : 8
  u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.dll_update_pos(from GTP_LUT2:Z)    : 8
  u_aq_axi_master.N500(from GTP_LUT3:Z)            : 8
  u_aq_axi_master.N536(from GTP_LUT5:Z)            : 8
  u_integration_kit_dbg.gen_ahb_gpio_0.u_ahb_gpio_0.u_iop_gpio.N196(from GTP_LUT5:Z)   : 8
  u_integration_kit_dbg.gen_ahb_gpio_0.u_ahb_gpio_0.u_iop_gpio.N207(from GTP_LUT5:Z)   : 8
  u_integration_kit_dbg.gen_ahb_icache.u_cmsdk_ahb_icache.u_I_Cache.N22(from GTP_LUT5:Z)     : 8
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.N143(from GTP_LUT5:Z)      : 8
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.N146(from GTP_LUT5:Z)      : 8
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_spi_0.u_apb_spi_0.N332(from GTP_LUT5:Z)      : 8
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_spi_0.u_apb_spi_0.N347(from GTP_LUT5:Z)      : 8
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_spi_0.u_apb_spi_0._N4(from GTP_LUT5:Z)       : 8
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_spi_0.u_apb_spi_0.read_enable(from GTP_LUT4:Z)     : 8
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_timer_0.u_apb_timer_0.read_enable(from GTP_LUT5:Z)       : 8
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_timer_1.u_apb_timer_1.read_enable(from GTP_LUT5:Z)       : 8
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.N282(from GTP_LUT3:Z)    : 8
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.read_enable(from GTP_LUT5:Z)   : 8
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.rxbuf_sample(from GTP_LUT5:Z)  : 8
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.write_enable00(from GTP_LUT4:Z)      : 8
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.read_enable(from GTP_LUT5:Z)   : 8
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.rxbuf_sample(from GTP_LUT5:Z)  : 8
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pe_mcxmac_core_1.perfn_top_1.N449(from GTP_LUT5:Z)       : 8
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pe_mcxmac_core_1.perfn_top_1.N460(from GTP_LUT5:Z)       : 8
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pe_mcxmac_core_1.perfn_top_1.N465(from GTP_LUT5:Z)       : 8
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pe_mcxmac_core_1.perfn_top_1.N470(from GTP_LUT5:Z)       : 8
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pe_mcxmac_core_1.perfn_top_1.N475(from GTP_LUT5:Z)       : 8
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pe_mcxmac_core_1.perfn_top_1.N480(from GTP_LUT5:Z)       : 8
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.byte_controller.N163(from GTP_LUT5:Z)  : 9
  ~frame_read_write_m0.read_buf.U_ipml_fifo_afifo_64i_16o_128.U_ipml_fifo_ctrl.wfull(from GTP_INV:Z)     : 9
  ~frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rempty(from GTP_INV:Z)   : 9
  ~u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.empty_rx(from GTP_INV:Z)    : 9
  ~u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.u_TX_FIFO.U_ipml_fifo_TX_FIFO.U_ipml_fifo_ctrl.wfull(from GTP_INV:Z)  : 9
  u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.u_excpt.update_ipsr(from GTP_LUT4:Z)  : 10
  u_integration_kit_dbg.gen_ahb_dcache.u_cmsdk_ahb_dcache.u_D_Cache.N847(from GTP_LUT5:Z)    : 10
  u_integration_kit_dbg.gen_ahb_dcache.u_cmsdk_ahb_dcache.u_D_Cache.N859(from GTP_LUT5:Z)    : 10
  u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.N19(from GTP_LUT5:Z)       : 10
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_spi_0.u_apb_spi_0._N2(from GTP_LUT5:Z)       : 10
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lmac1(from GTP_LUT5:Z)   : 10
  u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl.N226(from GTP_LUT4:Z)   : 11
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.byte_controller.N149(from GTP_LUT2:Z)  : 11
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lmac2(from GTP_LUT5:Z)   : 11
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.rpsf(from GTP_DFF_C:Q)     : 11
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pgs_tsmac_rx_sm_v1_1.N386(from GTP_LUT5:Z)       : 11
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pgs_tsmac_rx_sm_v1_1.rpdv_o(from GTP_LUT2:Z)     : 11
  ~frame_read_write_m0.read_buf.U_ipml_fifo_afifo_64i_16o_128.U_ipml_fifo_ctrl.rempty(from GTP_INV:Z)    : 11
  ~frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.wfull(from GTP_INV:Z)    : 11
  video_timing_data_m0.color_bar_m0.N233(from GTP_LUT5:Z)      : 12
  _N21160(from GTP_LUT5:Z)                         : 13
  ~u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.empty_tx(from GTP_INV:Z)    : 13
  ~u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.u_RX_FIFO.U_ipml_fifo_RX_FIFO.U_ipml_fifo_ctrl.wfull(from GTP_INV:Z)  : 13
  u_integration_kit_dbg.u_apb_subsystem.u_ahb_to_apb._N12(from GTP_LUT2:Z)       : 15
  frame_read_write_m0.frame_fifo_read_m0.N211(from GTP_LUT4:Z)       : 16
  u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N355(from GTP_LUT4:Z)  : 16
  u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_fetch.buf_wr_en(from GTP_LUT5:Z)     : 16
  u_integration_kit_dbg.gen_ahb_dcache.u_cmsdk_ahb_dcache.u_D_Cache.N852(from GTP_LUT3:Z)    : 16
  u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.N50(from GTP_LUT5:Z)       : 16
  u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.rd_req(from GTP_LUT3:Z)    : 16
  u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N360(from GTP_LUT2:Z)  : 16
  u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N361(from GTP_LUT2:Z)  : 16
  u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N553(from GTP_LUT5M:Z)       : 16
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.N139(from GTP_LUT5:Z)      : 16
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.N47(from GTP_LUT2:Z)       : 16
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.byte_controller.bit_controller.N251(from GTP_LUT2:Z)     : 16
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.N161(from GTP_LUT3:Z)    : 16
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.N161(from GTP_LUT3:Z)    : 16
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lipg(from GTP_LUT5:Z)    : 16
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lmaxf(from GTP_LUT5:Z)   : 16
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lsa1(from GTP_LUT5:Z)    : 16
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pgs_tsmac_apb_port_v1_0.lmac3(from GTP_LUT4:Z)   : 16
  u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.N87(from GTP_LUT2:Z)      : 17
  u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.N93(from GTP_LUT2:Z)      : 17
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pgs_tsmac_apb_port_v1_0.lmac1(from GTP_LUT5:Z)   : 17
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.byte_controller.bit_controller.N276(from GTP_LUT2:Z)     : 18
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lhfdp(from GTP_LUT5:Z)   : 18
  frame_read_write_m0.frame_fifo_read_m0.N182(from GTP_LUT4:Z)       : 19
  frame_read_write_m0.frame_fifo_read_m0.N193(from GTP_LUT3:Z)       : 19
  frame_read_write_m0.frame_fifo_write_m0.N166(from GTP_LUT4:Z)      : 19
  frame_read_write_m0.frame_fifo_write_m0.N177(from GTP_LUT3:Z)      : 19
  u_integration_kit_dbg.gen_ahb_dcache.u_cmsdk_ahb_dcache.u_D_Cache.N661(from GTP_LUT4:Z)    : 19
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.write_enable10(from GTP_LUT4:Z)      : 20
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.write_enable10(from GTP_LUT4:Z)      : 20
  u_aq_axi_master.N475(from GTP_LUT3:Z)            : 21
  u_aq_axi_master.N587(from GTP_LUT3:Z)            : 21
  u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N226(from GTP_LUT2:Z)  : 21
  u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_nvic.u_ahb_os._N2(from GTP_LUT2:Z)    : 24
  u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_nvic.u_ahb_os.tck_count_en(from GTP_LUT2:Z)       : 24
  u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N502(from GTP_LUT5M:Z)       : 24
  u_aq_axi_master._N14(from GTP_LUT5:Z)            : 29
  u_aq_axi_master._N23(from GTP_LUT5:Z)            : 29
  u_integration_kit_dbg.gen_ahb_icache.u_cmsdk_ahb_icache.ins_req(from GTP_LUT3:Z)     : 30
  u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.update_pc(from GTP_LUT5:Z)       : 31
  u_aq_axi_master.N444(from GTP_LUT5:Z)            : 32
  u_cnn_top.N269(from GTP_LUT2:Z)                  : 32
  u_cnn_top.N273(from GTP_LUT2:Z)                  : 32
  u_cnn_top.N277(from GTP_LUT4:Z)                  : 32
  u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_ahb.hwdata_en(from GTP_LUT3:Z)  : 32
  u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.N889(from GTP_LUT3:Z)     : 32
  u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_dp.N244(from GTP_LUT2:Z)       : 32
  u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_dp.N248(from GTP_LUT5M:Z)      : 32
  u_integration_kit_dbg.gen_ahb_dcache.u_cmsdk_ahb_dcache.N40(from GTP_LUT5:Z)   : 32
  u_integration_kit_dbg.gen_ahb_dcache.u_cmsdk_ahb_dcache.N46(from GTP_LUT5:Z)   : 32
  u_integration_kit_dbg.gen_ahb_dcache.u_cmsdk_ahb_dcache.u_D_Cache.N668(from GTP_LUT2:Z)    : 32
  u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.N25(from GTP_LUT5:Z)       : 32
  u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.N31(from GTP_LUT5:Z)       : 32
  u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N428(from GTP_LUT3:Z)  : 32
  u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N486(from GTP_LUT5:Z)  : 32
  u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N524(from GTP_LUT5:Z)  : 32
  u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N571(from GTP_LUT3:Z)  : 32
  u_integration_kit_dbg.gen_ahb_icache.u_cmsdk_ahb_icache.N343(from GTP_LUT3:Z)  : 32
  u_integration_kit_dbg.gen_ahb_icache.u_cmsdk_ahb_icache.N447(from GTP_LUT3:Z)  : 32
  u_integration_kit_dbg.gen_ahb_icache.u_cmsdk_ahb_icache.N543(from GTP_LUT3:Z)  : 32
  u_integration_kit_dbg.gen_ahb_icache.u_cmsdk_ahb_icache.N88(from GTP_LUT3:Z)   : 32
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_timer_0.u_apb_timer_0.N22(from GTP_LUT5:Z)   : 32
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_timer_0.u_apb_timer_0.write_enable08(from GTP_LUT2:Z)    : 32
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_timer_1.u_apb_timer_1.N22(from GTP_LUT5:Z)   : 32
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_timer_1.u_apb_timer_1.write_enable08(from GTP_LUT2:Z)    : 32
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_watchdog.u_apb_watchdog.u_apb_watchdog_frc._N3(from GTP_LUT4:Z)      : 32
  u_integration_kit_dbg.u_apb_subsystem.u_ahb_to_apb._N23(from GTP_LUT5M:Z)      : 32
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lsa0(from GTP_LUT5:Z)    : 32
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pgs_tsmac_apb_port_v1_0.lmac2(from GTP_LUT5:Z)   : 32
  u_integration_kit_dbg.gen_ahb_dcache.u_cmsdk_ahb_dcache.data_req(from GTP_LUT5:Z)    : 34
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_watchdog.u_apb_watchdog.u_apb_watchdog_frc.N67(from GTP_LUT5:Z)      : 34
  u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.adv_fe_to_de(from GTP_LUT3:Z)   : 50
  u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.adv_de_to_ex(from GTP_LUT2:Z)   : 53
  u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_ahb.haddr_en(from GTP_LUT3:Z)   : 68
  u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.adv_de_to_ex_spec(from GTP_LUT2:Z)    : 71
  u_integration_kit_dbg.gen_ahb_icache.u_cmsdk_ahb_icache.dram_val(from GTP_LUT5:Z)    : 128
  u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.biu_rdy(from GTP_LUT4:Z)    : 140

Number of DFF:CLK Signals : 6
  cmos_pclk_g(from GTP_CLKBUFG:CLKOUT)             : 80
  video_clk(from GTP_PLL_E1:CLKOUT1)               : 93
  u_DDR3.pll_pclk(from GTP_PLL_E1:CLKOUT1)         : 177
  aclk_1(from GTP_PLL_E1:CLKOUT3)                  : 388
  rx_clki_clkbufg(from GTP_CLKBUFG:CLKOUT)         : 461
  HCLK(from GTP_PLL_E1:CLKOUT2)                    : 4064

Number of DFF:CP Signals : 14
  u_rst_gen.N7(from GTP_LUT3:Z)                    : 4
  u_rst_gen.N3(from GTP_LUT4:Z)                    : 6
  ~u_DDR3.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.presetn(from GTP_INV:Z)       : 10
  ~SYSRESETn(from GTP_INV:Z)                       : 14
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srtmc(from GTP_LUT4:Z)     : 18
  frame_read_write_m0.write_fifo_aclr(from GTP_DFF_C:Q)  : 79
  frame_read_write_m0.read_fifo_aclr(from GTP_DFF_C:Q)   : 84
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srrmc(from GTP_LUT4:Z)     : 86
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.rrst(from GTP_LUT3:Z)      : 121
  ~u_DDR3.global_reset_n(from GTP_INV:Z)           : 137
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srtfn(from GTP_LUT4:Z)     : 180
  ~nt_rst_key(from GTP_INV:Z)                      : 187
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srrfn(from GTP_LUT4:Z)     : 219
  ~SYSRESETn(from GTP_INV:Z)                       : 4000

Number of DFF:RS Signals : 2
  SYSRESETn(from GTP_DFF_C:Q)                      : 5
  u_integration_kit_dbg.gen_ahb_icache.u_cmsdk_ahb_icache.u_I_Cache.N109(from GTP_LUT5:Z)    : 8

Device Utilization Summary Of Each Module:
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                                        | LUT      | FF       | Distributed RAM     | APM     | DRM     | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO      | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| m1_soc_top                                              | 8456     | 5263     | 96                  | 3       | 25      | 0       | 0        | 0           | 2       | 5        | 0             | 0         | 2         | 0        | 124     | 1           | 1           | 2            | 0        | 1538          | 153          | 9            | 0            | 0       | 2       | 0        | 0          | 0             | 1         | 0        | 3        
| + u_rst_gen                                             | 11       | 10       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 6             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_cnn_top                                             | 47       | 131      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_aq_axi_master                                       | 317      | 172      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 148           | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + cmos_write_req_gen_m0                                 | 19       | 15       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 8             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + cmos_PLL                                              | 0        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + cmos_8_16bit_m0                                       | 19       | 26       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 2             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + frame_read_write_m0                                   | 420      | 294      | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 194           | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + frame_fifo_write_m0                                 | 102      | 56       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 49            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + frame_fifo_read_m0                                  | 128      | 75       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 65            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + read_buf                                            | 94       | 84       | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 40            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_afifo_64i_16o_128                     | 94       | 84       | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 40            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                   | 0        | 0        | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                | 94       | 84       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 40            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + write_buf                                           | 96       | 79       | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 40            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_afifo_16i_64o_512                     | 96       | 79       | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 40            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                   | 1        | 0        | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                | 95       | 79       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 40            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_DDR3                                                | 412      | 177      | 0                   | 0       | 0       | 0       | 0        | 0           | 2       | 5        | 0             | 0         | 2         | 0        | 54      | 1           | 0           | 2            | 0        | 73            | 0            | 0            | 0            | 0       | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_pll_50_400                                        | 0        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ipsl_hmic_h_ddrc_top                              | 246      | 25       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 1         | 0        | 0       | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ddrc_reset_ctrl                                 | 246      | 25       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_ddrc_apb_reset                                | 179      | 10       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ipsl_hmic_h_phy_top                               | 166      | 152      | 0                   | 0       | 0       | 0       | 0        | 0           | 2       | 5        | 0             | 0         | 1         | 0        | 54      | 1           | 0           | 2            | 0        | 66            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_phy_io                                          | 0        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 2       | 5        | 0             | 0         | 1         | 0        | 54      | 1           | 0           | 2            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ddrphy_update_ctrl                              | 101      | 97       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 58            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ddrphy_training_ctrl                            | 5        | 8        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ddrphy_reset_ctrl                               | 46       | 35       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 8             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ddrphy_dll_update_ctrl                          | 13       | 12       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_TEST_RAM                                            | 0        | 0        | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + U_ipml_sdpram_TEST_RAM                              | 0        | 0        | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_TSMAC_FIFO_RXCKLI                                   | 51       | 50       | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + U_ipml_fifo_TSMAC_FIFO_RXCKLI                       | 51       | 50       | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_sdpram                                     | 0        | 0        | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_ctrl                                  | 51       | 50       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_integration_kit_dbg                                 | 5857     | 3472     | 96                  | 3       | 19      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 734           | 153          | 9            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ahb_mux                                           | 113      | 8        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ahb_def_slave                                     | 2        | 2        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ahb_decoder                                       | 14       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + gen_ahb_mem_0.u_cmsdk_ahb_mem                       | 3        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + gen_CortexM1Integration.u_cm1_integration           | 2205     | 1012     | 64                  | 3       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 98            | 78           | 7            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_itcm                                            | 0        | 0        | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_dtcm                                            | 0        | 0        | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_cortexm1                                        | 2205     | 1012     | 64                  | 3       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 98            | 78           | 7            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_ahb                                           | 146      | 160      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_core                                          | 1687     | 682      | 64                  | 3       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 74            | 76           | 7            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_fetch                                       | 52       | 19       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 16           | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ctrl                                        | 747      | 376      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 9             | 49           | 7            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_r_list_add                                | 5        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 5             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_excpt                                     | 112      | 73       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_decode                                    | 328      | 14       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 28           | 7            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_dp                                          | 888      | 287      | 64                  | 3       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 65            | 11           | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_rf1_mux                                   | 41       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 9            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_rf0_mux                                   | 32       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_r_bank                                    | 64       | 8        | 64                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_mem_ctl                                   | 33       | 6        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_alu_dec                                   | 80       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 34            | 1            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_adder                                   | 34       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 34            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_mul_shft                                  | 160      | 136      | 0                   | 3       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_shft                                    | 151      | 40       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_mul                                     | 9        | 96       | 0                   | 3       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_nvic                                          | 372      | 170      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 24            | 2            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_main                                        | 17       | 6        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ahb_os                                      | 82       | 57       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 24            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ahb                                         | 219      | 83       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 2            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_tree                                        | 54       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_pri_num1                                  | 8        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_pri_lvl2                                  | 15       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_pri_lvl0                                  | 25       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + gen_ahb_dcache.u_cmsdk_ahb_dcache                   | 738      | 443      | 0                   | 0       | 5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 164           | 4            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_D_Cache                                         | 506      | 176      | 0                   | 0       | 5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 148           | 4            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_DCACHE_SRAM0                                  | 0        | 0        | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram_DCACHE_SRAM0                    | 0        | 0        | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_DCACHE_SRAM1                                  | 0        | 0        | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram_DCACHE_SRAM1                    | 0        | 0        | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_DCACHE_SRAM2                                  | 0        | 0        | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram_DCACHE_SRAM2                    | 0        | 0        | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_DCACHE_SRAM3                                  | 0        | 0        | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram_DCACHE_SRAM3                    | 0        | 0        | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_DCACHE_TAG                                    | 0        | 0        | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram_DCACHE_TAG                      | 0        | 0        | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac     | 709      | 596      | 0                   | 0       | 5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 270           | 2            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_Ethernet_DMAC                                   | 541      | 374      | 0                   | 0       | 5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 254           | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_RX_FIFO                                       | 96       | 53       | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 60            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_RX_FIFO                           | 96       | 53       | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 60            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_sdpram                               | 0        | 0        | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_fifo_ctrl                            | 96       | 53       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 60            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_RX_RING                                       | 0        | 0        | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram_RX_RING                         | 0        | 0        | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_TX_FIFO                                       | 57       | 44       | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_TX_FIFO                           | 57       | 44       | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_sdpram                               | 0        | 0        | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_fifo_ctrl                            | 57       | 44       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + gen_ahb_gpio_0.u_ahb_gpio_0                         | 181      | 102      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 16           | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_iop_gpio                                        | 180      | 99       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 16           | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ahb_to_gpio                                     | 1        | 3        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + gen_ahb_icache.u_cmsdk_ahb_icache                   | 450      | 532      | 32                  | 0       | 5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 36           | 2            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_I_Cache                                         | 214      | 173      | 32                  | 0       | 5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 36           | 2            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_ICACHE_INS0                                   | 0        | 0        | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram_ICACHE_INS0                     | 0        | 0        | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_ICACHE_INS1                                   | 0        | 0        | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram_ICACHE_INS1                     | 0        | 0        | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_ICACHE_TAG0                                   | 0        | 0        | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram_ICACHE_TAG0                     | 0        | 0        | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_ICACHE_TAG1                                   | 0        | 0        | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram_ICACHE_TAG1                     | 0        | 0        | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_apb_subsystem                                     | 1189     | 773      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 174           | 17           | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_apb_slave_mux                                   | 142      | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ahb_to_apb                                      | 7        | 51       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gen_apb_uart_1.u_apb_uart_1                       | 133      | 99       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 4            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gen_apb_uart_0.u_apb_uart_0                       | 152      | 116      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 4            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gen_apb_timer_1.u_apb_timer_1                     | 124      | 77       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 32            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gen_apb_timer_0.u_apb_timer_0                     | 136      | 77       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 32            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gen_apb_spi_0.u_apb_spi_0                         | 107      | 79       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gen_apb_i2c_0.u_apb_i2c_0                         | 216      | 160      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 30            | 8            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + byte_controller                                 | 168      | 99       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 30            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + bit_controller                                | 117      | 74       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 30            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gen_apb_watchdog.u_apb_watchdog                   | 172      | 114      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 32            | 1            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_apb_watchdog_frc                              | 110      | 78       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 32            | 1            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_tsmac_phy                                           | 1171     | 836      | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 5       | 0           | 0           | 0            | 0        | 306           | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + U_pgs_tsmac_core_v1_1                               | 1169     | 822      | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 306           | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_pgs_tsmac_apb_port_v1_0                         | 3        | 65       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_pgs_tsmac_apb_modify_v1_0                       | 2        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_pe_mcxmac                                       | 1072     | 636      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 252           | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + pehst_1                                         | 8        | 123      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + pecar_1                                         | 10       | 10       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + pe_mcxmac_core_1                                | 1054     | 503      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 252           | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + petmc_top_1                                   | 7        | 18       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + permc_top_1                                   | 159      | 86       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 47            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + perfn_top_1                                   | 435      | 219      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 129           | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + pecrc_1                                     | 64       | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + petfn_top_1                                   | 443      | 180      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 76            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + pecrc_1                                     | 55       | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_pgs_tsmac_rx_sm_v1_1                            | 92       | 121      | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 54            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + I_tsmac_data_ram_v1_1                           | 0        | 0        | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram_PGL_SDPRAM_11                   | 0        | 0        | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + U_pgs_tsmac_rgmii_gmii_convert_v1_0                 | 2        | 14       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 5       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_pgs_tsmac_rgmii_to_gmii_v1_0                    | 1        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_pgs_tsmac_gmii_to_rgmii_v1_0                    | 1        | 10       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 5       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + video_timing_data_m0                                  | 61       | 54       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 24            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + color_bar_m0                                        | 44       | 31       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 24            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 clk_in_50m               20.000       {0 10}         Declared                 0           2  {ex_clk_50m}
 pclk                     20.000       {0 10}         Generated (clk_in_50m)
                                                                             179           0  {u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1}
 axi_clk0                 10.000       {0 5}          Generated (clk_in_50m)
                                                                            4234           0  {u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2}
 cmos_pclk_Inferred       1000.000     {0 500}        Declared                82           0  {cmos_pclk}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]}
 clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
                          111.111      {0 55.555}     Generated (clk_in_50m)
                                                                              95           1  {cmos_PLL/u_pll_e1/CLKOUT1}
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                          10.000       {0 5}          Generated (clk_in_50m)
                                                                             393           0  {u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3}
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                          2.000        {0 1}          Generated (clk_in_50m)
                                                                              21           1  {u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0}
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                          4.000        {0 2}          Generated (clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred)
                                                                               2           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[3]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY_Inferred
                          1000.000     {0 500}        Declared                 8           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[4]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[5]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[6]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[7]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[10]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[11]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[12]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[27]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY_Inferred
                          1000.000     {0 500}        Declared                 8           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[28]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[29]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[32]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[33]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[34]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[35]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[36]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                10           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[2]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[9]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[17]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[18]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[19]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[20]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[21]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[22]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[23]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[24]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[25]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                10           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[31]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[37]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                12           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[40]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                12           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[41]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[42]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[43]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[44]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[45]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[46]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[47]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[48]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[49]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[51]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[52]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                 5           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[55]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 5           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[56]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[57]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[58]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[59]}
 rx_clki_Inferred         1000.000     {0 500}        Declared               474           0  {rx_clki}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               cmos_pclk_Inferred                      
 Inferred_clock_group_0        asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred
 Inferred_clock_group_1        asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred
 Inferred_clock_group_2        asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred
 Inferred_clock_group_3        asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred
 Inferred_clock_group_4        asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred
 Inferred_clock_group_5        asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred
 Inferred_clock_group_6        asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY_Inferred
 Inferred_clock_group_7        asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred
 Inferred_clock_group_8        asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred
 Inferred_clock_group_9        asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred
 Inferred_clock_group_10       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred
 Inferred_clock_group_11       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred
 Inferred_clock_group_12       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred
 Inferred_clock_group_13       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred
 Inferred_clock_group_14       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred
 Inferred_clock_group_15       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY_Inferred
 Inferred_clock_group_16       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred
 Inferred_clock_group_17       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred
 Inferred_clock_group_18       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred
 Inferred_clock_group_19       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred
 Inferred_clock_group_20       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred
 Inferred_clock_group_21       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred
 Inferred_clock_group_22       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred
 Inferred_clock_group_23       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK_Inferred
 Inferred_clock_group_24       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred
 Inferred_clock_group_25       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY_Inferred
 Inferred_clock_group_26       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred
 Inferred_clock_group_27       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_Inferred
 Inferred_clock_group_28       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK_Inferred
 Inferred_clock_group_29       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred
 Inferred_clock_group_30       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK_Inferred
 Inferred_clock_group_31       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred
 Inferred_clock_group_32       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred
 Inferred_clock_group_33       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred
 Inferred_clock_group_34       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred
 Inferred_clock_group_35       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred
 Inferred_clock_group_36       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred
 Inferred_clock_group_37       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred
 Inferred_clock_group_38       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred
 Inferred_clock_group_39       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK_Inferred
 Inferred_clock_group_40       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY_Inferred
 Inferred_clock_group_41       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred
 Inferred_clock_group_42       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_Inferred
 Inferred_clock_group_43       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred
 Inferred_clock_group_44       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK_Inferred
 Inferred_clock_group_45       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred
 Inferred_clock_group_46       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK_Inferred
 Inferred_clock_group_47       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred
 Inferred_clock_group_48       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred
 Inferred_clock_group_49       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred
 Inferred_clock_group_50       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred
 Inferred_clock_group_51       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred
 Inferred_clock_group_52       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred
 Inferred_clock_group_53       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred
 Inferred_clock_group_54       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred
 Inferred_clock_group_55       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred
 Inferred_clock_group_56       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred
 Inferred_clock_group_57       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred
 Inferred_clock_group_58       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK_Inferred
 Inferred_clock_group_59       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred
 Inferred_clock_group_60       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK_Inferred
 Inferred_clock_group_61       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred
 Inferred_clock_group_62       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred
 Inferred_clock_group_63       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred
 Inferred_clock_group_64       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred
 Inferred_clock_group_65       asynchronous               rx_clki_Inferred                        
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 pclk                        50.000 MHz     156.838 MHz         20.000          6.376         13.624
 axi_clk0                   100.000 MHz     100.695 MHz         10.000          9.931          0.069
 cmos_pclk_Inferred           1.000 MHz     287.936 MHz       1000.000          3.473        996.527
 clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
                              9.000 MHz     256.410 MHz        111.111          3.900        107.211
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                            100.000 MHz     182.349 MHz         10.000          5.484          4.516
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                            500.000 MHz     791.139 MHz          2.000          1.264          0.736
 rx_clki_Inferred             1.000 MHz     168.322 MHz       1000.000          5.941        994.059
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                        13.624       0.000              0            337
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                        pclk                        -0.700      -2.800              4             10
 axi_clk0               axi_clk0                     0.069       0.000              0           8564
 cmos_pclk_Inferred     cmos_pclk_Inferred         996.527       0.000              0            121
 clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
                        clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
                                                   107.211       0.000              0            129
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
                                                    -2.437     -89.115             44             44
 axi_clk0               clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
                                                    -4.314     -12.942              3              3
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     4.516       0.000              0            904
 axi_clk0               clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     5.154       0.000              0              1
 clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                    -0.944      -8.801             10             10
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.736       0.000              0             48
 pclk                   clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     4.195       0.000              0              9
 rx_clki_Inferred       rx_clki_Inferred           994.059       0.000              0            594
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                         0.654       0.000              0            337
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                        pclk                         3.274       0.000              0             10
 axi_clk0               axi_clk0                     0.654       0.000              0           8564
 cmos_pclk_Inferred     cmos_pclk_Inferred           0.654       0.000              0            121
 clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
                        clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
                                                     0.654       0.000              0            129
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
                                                     0.507       0.000              0             44
 axi_clk0               clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
                                                     3.941       0.000              0              3
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.617       0.000              0            904
 axi_clk0               clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     4.482       0.000              0              1
 clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.501       0.000              0             10
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     1.045       0.000              0             48
 pclk                   clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                    -1.829     -15.097              9              9
 rx_clki_Inferred       rx_clki_Inferred             0.654       0.000              0            594
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                        18.088       0.000              0            147
 axi_clk0               axi_clk0                     4.184       0.000              0           3981
 pclk                   axi_clk0                     7.871       0.000              0              6
 axi_clk0               clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
                                                    -4.306    -219.606             51             51
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
                                                    -1.730     -67.470             39             39
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     8.272       0.000              0             85
 axi_clk0               clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     5.696       0.000              0            171
 rx_clki_Inferred       rx_clki_Inferred           997.137       0.000              0            428
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                         1.168       0.000              0            147
 axi_clk0               axi_clk0                     1.801       0.000              0           3981
 pclk                   axi_clk0                     1.756       0.000              0              6
 axi_clk0               clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
                                                     3.949       0.000              0             51
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
                                                     1.357       0.000              0             39
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     1.484       0.000              0             85
 axi_clk0               clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     3.946       0.000              0            171
 rx_clki_Inferred       rx_clki_Inferred             2.213       0.000              0            428
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                                                5.750       0.000              0            179
 axi_clk0                                            1.625       0.000              0           4234
 cmos_pclk_Inferred                                499.001       0.000              0             82
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred
                                                   498.293       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred
                                                   498.293       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred
                                                   498.293       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred
                                                   498.293       0.000              0              1
 clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred      54.657       0.000              0             95
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     1.750       0.000              0            393
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.147       0.000              0             21
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.320       0.000              0              2
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred
                                                   498.293       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred
                                                   498.483       0.000              0              2
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY_Inferred
                                                   499.146       0.000              0              8
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred
                                                   498.483       0.000              0              2
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred
                                                   498.483       0.000              0              2
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred
                                                   498.483       0.000              0              2
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred
                                                   498.483       0.000              0              2
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred
                                                   498.483       0.000              0              2
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred
                                                   498.483       0.000              0              2
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred
                                                   498.483       0.000              0              2
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred
                                                   498.483       0.000              0              2
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY_Inferred
                                                   499.146       0.000              0              8
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred
                                                   498.483       0.000              0              2
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred
                                                   498.483       0.000              0              2
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred
                                                   498.483       0.000              0              2
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred
                                                   498.483       0.000              0              2
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred
                                                   498.483       0.000              0              2
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred
                                                   498.483       0.000              0              2
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred
                                                   498.483       0.000              0              2
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK_Inferred
                                                   499.272       0.000              0             10
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred
                                                   498.483       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY_Inferred
                                                   499.146       0.000              0              9
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred
                                                   498.483       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_Inferred
                                                   499.146       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK_Inferred
                                                   499.272       0.000              0              9
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred
                                                   498.483       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK_Inferred
                                                   499.146       0.000              0              9
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred
                                                   498.483       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred
                                                   498.483       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred
                                                   498.483       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred
                                                   498.483       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred
                                                   498.483       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred
                                                   498.483       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred
                                                   498.483       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred
                                                   498.483       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK_Inferred
                                                   499.272       0.000              0             10
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY_Inferred
                                                   499.146       0.000              0              9
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred
                                                   498.483       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_Inferred
                                                   499.146       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred
                                                   498.483       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK_Inferred
                                                   499.272       0.000              0             12
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred
                                                   498.483       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK_Inferred
                                                   499.146       0.000              0             12
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred
                                                   498.483       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred
                                                   498.483       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred
                                                   498.483       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred
                                                   498.483       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred
                                                   498.483       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred
                                                   498.483       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred
                                                   498.483       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred
                                                   498.483       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred
                                                   498.483       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred
                                                   498.483       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred
                                                   498.483       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK_Inferred
                                                   499.272       0.000              0              5
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred
                                                   498.483       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK_Inferred
                                                   499.146       0.000              0              5
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred
                                                   498.483       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred
                                                   498.483       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred
                                                   498.483       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred
                                                   498.483       0.000              0              1
 rx_clki_Inferred                                  498.382       0.000              0            474
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]/CLK (GTP_DFF_CE)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/PADDR[7] (GTP_DDRPHY)
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.927
  Launch Clock Delay      :  4.927
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.675 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.927         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]/CLK (GTP_DFF_CE)

                                   tco                   0.325       5.252 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]/Q (GTP_DFF_CE)
                                   net (fanout=45)       0.800       6.052         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [0]
                                                                                   u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/I2 (GTP_LUT4)
                                   td                    0.261       6.313 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/Z (GTP_LUT4)
                                   net (fanout=4)        0.511       6.824         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N27201
                                                                                   u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/I3 (GTP_LUT4)
                                   td                    0.174       6.998 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/Z (GTP_LUT4)
                                   net (fanout=6)        0.553       7.551         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
                                                                                   u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N380_5/I3 (GTP_LUT4)
                                   td                    0.174       7.725 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N380_5/Z (GTP_LUT4)
                                   net (fanout=40)       0.780       8.505         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N21482
                                                                                   u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[7]/I1 (GTP_LUT2)
                                   td                    0.174       8.679 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[7]/Z (GTP_LUT2)
                                   net (fanout=2)        0.441       9.120         u_DDR3/ddrc_paddr [7]
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/PADDR[7] (GTP_DDRPHY)

 Data arrival time                                                   9.120         Logic Levels: 4  
                                                                                   Logic: 1.108ns(26.425%), Route: 3.085ns(73.575%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 ex_clk_50m                                              0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      20.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941      22.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      22.675 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252      24.927         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/PCLK (GTP_DDRPHY)
 clock pessimism                                         0.000      24.927                          
 clock uncertainty                                      -0.150      24.777                          

 Setup time                                             -2.033      22.744                          

 Data required time                                                 22.744                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.744                          
 Data arrival time                                                  -9.120                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.624                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]/CLK (GTP_DFF_CE)
Endpoint    : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/PADDR[7] (GTP_DDRC)
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.927
  Launch Clock Delay      :  4.927
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.675 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.927         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]/CLK (GTP_DFF_CE)

                                   tco                   0.325       5.252 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]/Q (GTP_DFF_CE)
                                   net (fanout=45)       0.800       6.052         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [0]
                                                                                   u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/I2 (GTP_LUT4)
                                   td                    0.261       6.313 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/Z (GTP_LUT4)
                                   net (fanout=4)        0.511       6.824         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N27201
                                                                                   u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/I3 (GTP_LUT4)
                                   td                    0.174       6.998 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/Z (GTP_LUT4)
                                   net (fanout=6)        0.553       7.551         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
                                                                                   u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N380_5/I3 (GTP_LUT4)
                                   td                    0.174       7.725 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N380_5/Z (GTP_LUT4)
                                   net (fanout=40)       0.780       8.505         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N21482
                                                                                   u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[7]/I1 (GTP_LUT2)
                                   td                    0.174       8.679 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[7]/Z (GTP_LUT2)
                                   net (fanout=2)        0.441       9.120         u_DDR3/ddrc_paddr [7]
                                                                           f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/PADDR[7] (GTP_DDRC)

 Data arrival time                                                   9.120         Logic Levels: 4  
                                                                                   Logic: 1.108ns(26.425%), Route: 3.085ns(73.575%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 ex_clk_50m                                              0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      20.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941      22.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      22.675 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252      24.927         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/PCLK (GTP_DDRC)
 clock pessimism                                         0.000      24.927                          
 clock uncertainty                                      -0.150      24.777                          

 Setup time                                             -2.033      22.744                          

 Data required time                                                 22.744                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.744                          
 Data arrival time                                                  -9.120                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.624                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]/CLK (GTP_DFF_CE)
Endpoint    : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/PADDR[10] (GTP_DDRC)
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.927
  Launch Clock Delay      :  4.927
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.675 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.927         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]/CLK (GTP_DFF_CE)

                                   tco                   0.325       5.252 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]/Q (GTP_DFF_CE)
                                   net (fanout=45)       0.800       6.052         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [0]
                                                                                   u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/I2 (GTP_LUT4)
                                   td                    0.261       6.313 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/Z (GTP_LUT4)
                                   net (fanout=4)        0.511       6.824         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N27201
                                                                                   u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/I3 (GTP_LUT4)
                                   td                    0.174       6.998 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/Z (GTP_LUT4)
                                   net (fanout=6)        0.553       7.551         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
                                                                                   u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N380_5/I3 (GTP_LUT4)
                                   td                    0.174       7.725 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N380_5/Z (GTP_LUT4)
                                   net (fanout=40)       0.780       8.505         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N21482
                                                                                   u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[10]/I1 (GTP_LUT2)
                                   td                    0.174       8.679 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[10]/Z (GTP_LUT2)
                                   net (fanout=2)        0.441       9.120         u_DDR3/ddrc_paddr [10]
                                                                           f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/PADDR[10] (GTP_DDRC)

 Data arrival time                                                   9.120         Logic Levels: 4  
                                                                                   Logic: 1.108ns(26.425%), Route: 3.085ns(73.575%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 ex_clk_50m                                              0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      20.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941      22.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      22.675 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252      24.927         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/PCLK (GTP_DDRC)
 clock pessimism                                         0.000      24.927                          
 clock uncertainty                                      -0.150      24.777                          

 Setup time                                             -2.004      22.773                          

 Data required time                                                 22.773                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.773                          
 Data arrival time                                                  -9.120                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.653                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[4]/CLK (GTP_DFF_C)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[4]/D (GTP_DFF_C)
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.927
  Launch Clock Delay      :  4.927
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.675 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.927         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[4]/CLK (GTP_DFF_C)

                                   tco                   0.317       5.244 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[4]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       5.614         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1 [4]
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[4]/D (GTP_DFF_C)

 Data arrival time                                                   5.614         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.675 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.927         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[4]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.927                          
 clock uncertainty                                       0.000       4.927                          

 Hold time                                               0.033       4.960                          

 Data required time                                                  4.960                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.960                          
 Data arrival time                                                  -5.614                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_req_rst_ctrl/CLK (GTP_DFF_C)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/D (GTP_DFF_C)
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.927
  Launch Clock Delay      :  4.927
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.675 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.927         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_req_rst_ctrl/CLK (GTP_DFF_C)

                                   tco                   0.317       5.244 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_req_rst_ctrl/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       5.614         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req_rst_ctrl
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/D (GTP_DFF_C)

 Data arrival time                                                   5.614         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.675 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.927         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.927                          
 clock uncertainty                                       0.000       4.927                          

 Hold time                                               0.033       4.960                          

 Data required time                                                  4.960                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.960                          
 Data arrival time                                                  -5.614                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_lock_d[0]/CLK (GTP_DFF_C)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_lock_d[1]/D (GTP_DFF_C)
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.927
  Launch Clock Delay      :  4.927
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.675 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.927         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_lock_d[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       5.244 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_lock_d[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       5.614         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_lock_d [0]
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_lock_d[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.614         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.675 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.927         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_lock_d[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.927                          
 clock uncertainty                                       0.000       4.927                          

 Hold time                                               0.033       4.960                          

 Data required time                                                  4.960                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.960                          
 Data arrival time                                                  -5.614                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/CE (GTP_DFF_CE)
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.927
  Launch Clock Delay      :  6.610
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        16.000      16.000 r                        
 ex_clk_50m                                              0.000      16.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      16.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      17.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941      18.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      18.673 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441      19.114         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      19.420 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681      20.101         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      20.101 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      22.610         u_DDR3/ddrc_core_clk
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)

                                   tco                   1.404      24.014 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DLL_UPDATE_REQ (GTP_DDRPHY)
                                   net (fanout=4)        0.511      24.525         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/I4 (GTP_LUT5)
                                   td                    0.164      24.689 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/Z (GTP_LUT5)
                                   net (fanout=4)        0.511      25.200         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/CE (GTP_DFF_CE)

 Data arrival time                                                  25.200         Logic Levels: 1  
                                                                                   Logic: 1.568ns(60.541%), Route: 1.022ns(39.459%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 ex_clk_50m                                              0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      20.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941      22.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      22.675 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252      24.927         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.927                          
 clock uncertainty                                      -0.150      24.777                          

 Setup time                                             -0.277      24.500                          

 Data required time                                                 24.500                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.500                          
 Data arrival time                                                 -25.200                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.700                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/CE (GTP_DFF_CE)
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.927
  Launch Clock Delay      :  6.610
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        16.000      16.000 r                        
 ex_clk_50m                                              0.000      16.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      16.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      17.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941      18.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      18.673 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441      19.114         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      19.420 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681      20.101         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      20.101 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      22.610         u_DDR3/ddrc_core_clk
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)

                                   tco                   1.404      24.014 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DLL_UPDATE_REQ (GTP_DDRPHY)
                                   net (fanout=4)        0.511      24.525         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/I4 (GTP_LUT5)
                                   td                    0.164      24.689 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/Z (GTP_LUT5)
                                   net (fanout=4)        0.511      25.200         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/CE (GTP_DFF_CE)

 Data arrival time                                                  25.200         Logic Levels: 1  
                                                                                   Logic: 1.568ns(60.541%), Route: 1.022ns(39.459%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 ex_clk_50m                                              0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      20.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941      22.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      22.675 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252      24.927         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.927                          
 clock uncertainty                                      -0.150      24.777                          

 Setup time                                             -0.277      24.500                          

 Data required time                                                 24.500                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.500                          
 Data arrival time                                                 -25.200                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.700                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/CE (GTP_DFF_PE)
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.927
  Launch Clock Delay      :  6.610
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        16.000      16.000 r                        
 ex_clk_50m                                              0.000      16.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      16.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      17.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941      18.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      18.673 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441      19.114         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      19.420 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681      20.101         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      20.101 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      22.610         u_DDR3/ddrc_core_clk
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)

                                   tco                   1.404      24.014 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DLL_UPDATE_REQ (GTP_DDRPHY)
                                   net (fanout=4)        0.511      24.525         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/I4 (GTP_LUT5)
                                   td                    0.164      24.689 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/Z (GTP_LUT5)
                                   net (fanout=4)        0.511      25.200         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/CE (GTP_DFF_PE)

 Data arrival time                                                  25.200         Logic Levels: 1  
                                                                                   Logic: 1.568ns(60.541%), Route: 1.022ns(39.459%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 ex_clk_50m                                              0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      20.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941      22.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      22.675 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252      24.927         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/CLK (GTP_DFF_PE)
 clock pessimism                                         0.000      24.927                          
 clock uncertainty                                      -0.150      24.777                          

 Setup time                                             -0.277      24.500                          

 Data required time                                                 24.500                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.500                          
 Data arrival time                                                 -25.200                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.700                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/D (GTP_DFF_C)
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.927
  Launch Clock Delay      :  6.610
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 ex_clk_50m                                              0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      20.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941      22.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      22.673 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441      23.114         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      23.420 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681      24.101         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      24.101 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      26.610         u_DDR3/ddrc_core_clk
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)

                                   tco                   1.404      28.014 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_RST_REQ (GTP_DDRPHY)
                                   net (fanout=1)        0.370      28.384         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_rst_req
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/D (GTP_DFF_C)

 Data arrival time                                                  28.384         Logic Levels: 0  
                                                                                   Logic: 1.404ns(79.143%), Route: 0.370ns(20.857%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 ex_clk_50m                                              0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      20.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941      22.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      22.675 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252      24.927         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.927                          
 clock uncertainty                                       0.150      25.077                          

 Hold time                                               0.033      25.110                          

 Data required time                                                 25.110                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.110                          
 Data arrival time                                                 -28.384                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.274                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/D (GTP_DFF_C)
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.927
  Launch Clock Delay      :  6.610
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 ex_clk_50m                                              0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      20.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941      22.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      22.673 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441      23.114         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      23.420 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681      24.101         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      24.101 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      26.610         u_DDR3/ddrc_core_clk
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)

                                   tco                   1.320      27.930 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_DONE (GTP_DDRPHY)
                                   net (fanout=2)        0.441      28.371         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_done
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N269/I1 (GTP_LUT2)
                                   td                    0.164      28.535 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N269/Z (GTP_LUT2)
                                   net (fanout=1)        0.000      28.535         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N269
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/D (GTP_DFF_C)

 Data arrival time                                                  28.535         Logic Levels: 1  
                                                                                   Logic: 1.484ns(77.091%), Route: 0.441ns(22.909%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 ex_clk_50m                                              0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      20.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941      22.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      22.675 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252      24.927         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.927                          
 clock uncertainty                                       0.150      25.077                          

 Hold time                                               0.023      25.100                          

 Data required time                                                 25.100                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.100                          
 Data arrival time                                                 -28.535                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.435                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/D (GTP_DFF_P)
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.927
  Launch Clock Delay      :  6.610
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 ex_clk_50m                                              0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      20.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941      22.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      22.673 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441      23.114         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      23.420 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681      24.101         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      24.101 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      26.610         u_DDR3/ddrc_core_clk
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)

                                   tco                   1.320      27.930 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_DONE (GTP_DDRPHY)
                                   net (fanout=2)        0.441      28.371         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_done
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0_ce_mux[0]_1/I4 (GTP_LUT5)
                                   td                    0.164      28.535 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0_ce_mux[0]_1/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      28.535         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/_N25479
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/D (GTP_DFF_P)

 Data arrival time                                                  28.535         Logic Levels: 1  
                                                                                   Logic: 1.484ns(77.091%), Route: 0.441ns(22.909%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 ex_clk_50m                                              0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      20.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941      22.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      22.675 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252      24.927         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/CLK (GTP_DFF_P)
 clock pessimism                                         0.000      24.927                          
 clock uncertainty                                       0.150      25.077                          

 Hold time                                               0.023      25.100                          

 Data required time                                                 25.100                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.100                          
 Data arrival time                                                 -28.535                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.435                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_TAG/U_ipml_sdpram_DCACHE_TAG/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
Endpoint    : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_0/WE (GTP_RAM16X1SP)
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.930
  Launch Clock Delay      :  4.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4234)     2.252       4.930         HCLK             
                                                                           r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_TAG/U_ipml_sdpram_DCACHE_TAG/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)

                                   tco                   2.063       6.993 f       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_TAG/U_ipml_sdpram_DCACHE_TAG/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DOA[0] (GTP_DRM18K)
                                   net (fanout=9)        0.944       7.937         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/D_SRAM_t [0]
                                                                                   u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_0/I1 (GTP_LUT5CARRY)
                                   td                    0.278       8.215 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.215         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.co [0]
                                                                                   u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_1/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.247 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.247         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.co [2]
                                                                                   u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.279 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.279         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.co [4]
                                                                                   u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.311 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.311         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.co [6]
                                                                                   u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.343 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.343         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.co [8]
                                                                                   u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.375 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.375         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.co [10]
                                                                                   u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.407 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.407         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.co [12]
                                                                                   u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.439 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.439         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.co [14]
                                                                                   u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.471 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.471         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.co [16]
                                                                                   u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_9/CIN (GTP_LUT5CARRY)
                                   td                    0.216       8.687 f       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_9/Z (GTP_LUT5CARRY)
                                   net (fanout=8)        0.582       9.269         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615
                                                                                   u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/N57_5/I4 (GTP_LUT5)
                                   td                    0.174       9.443 f       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/N57_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       9.813         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/_N0
                                                                                   u_integration_kit_dbg/u_ahb_mux/N78_1_8/I4 (GTP_LUT5)
                                   td                    0.174       9.987 f       u_integration_kit_dbg/u_ahb_mux/N78_1_8/Z (GTP_LUT5)
                                   net (fanout=12)       0.623      10.610         u_integration_kit_dbg/u_ahb_mux/_N26420
                                                                                   u_integration_kit_dbg/u_ahb_mux/N78_1_9_copy_9/I3 (GTP_LUT4)
                                   td                    0.174      10.784 f       u_integration_kit_dbg/u_ahb_mux/N78_1_9_copy_9/Z (GTP_LUT4)
                                   net (fanout=3)        0.482      11.266         u_integration_kit_dbg/HREADY_9
                                                                                   u_integration_kit_dbg/N9_copy_10/I2 (GTP_LUT3)
                                   td                    0.174      11.440 f       u_integration_kit_dbg/N9_copy_10/Z (GTP_LUT3)
                                   net (fanout=3)        0.482      11.922         u_integration_kit_dbg/N9_11
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/N18/I2 (GTP_LUT3)
                                   td                    0.174      12.096 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/N18/Z (GTP_LUT3)
                                   net (fanout=32)       0.748      12.844         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/ins_req
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N99/I4 (GTP_LUT5)
                                   td                    0.174      13.018 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N99/Z (GTP_LUT5)
                                   net (fanout=16)       0.653      13.671         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N99
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_0_we/I4 (GTP_LUT5)
                                   td                    0.164      13.835 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_0_we/Z (GTP_LUT5)
                                   net (fanout=2)        0.441      14.276         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/_N2801
                                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_0/WE (GTP_RAM16X1SP)

 Data arrival time                                                  14.276         Logic Levels: 17 
                                                                                   Logic: 4.021ns(43.024%), Route: 5.325ns(56.976%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 ex_clk_50m                                              0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      10.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941      12.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      12.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4234)     2.252      14.930         HCLK             
                                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_0/WCLK (GTP_RAM16X1SP)
 clock pessimism                                         0.000      14.930                          
 clock uncertainty                                      -0.150      14.780                          

 Setup time                                             -0.435      14.345                          

 Data required time                                                 14.345                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.345                          
 Data arrival time                                                 -14.276                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.069                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_TAG/U_ipml_sdpram_DCACHE_TAG/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
Endpoint    : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_11/WE (GTP_RAM16X1SP)
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.930
  Launch Clock Delay      :  4.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4234)     2.252       4.930         HCLK             
                                                                           r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_TAG/U_ipml_sdpram_DCACHE_TAG/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)

                                   tco                   2.063       6.993 f       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_TAG/U_ipml_sdpram_DCACHE_TAG/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DOA[0] (GTP_DRM18K)
                                   net (fanout=9)        0.944       7.937         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/D_SRAM_t [0]
                                                                                   u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_0/I1 (GTP_LUT5CARRY)
                                   td                    0.278       8.215 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.215         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.co [0]
                                                                                   u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_1/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.247 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.247         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.co [2]
                                                                                   u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.279 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.279         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.co [4]
                                                                                   u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.311 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.311         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.co [6]
                                                                                   u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.343 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.343         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.co [8]
                                                                                   u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.375 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.375         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.co [10]
                                                                                   u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.407 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.407         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.co [12]
                                                                                   u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.439 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.439         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.co [14]
                                                                                   u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.471 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.471         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.co [16]
                                                                                   u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_9/CIN (GTP_LUT5CARRY)
                                   td                    0.216       8.687 f       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_9/Z (GTP_LUT5CARRY)
                                   net (fanout=8)        0.582       9.269         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615
                                                                                   u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/N57_5/I4 (GTP_LUT5)
                                   td                    0.174       9.443 f       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/N57_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       9.813         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/_N0
                                                                                   u_integration_kit_dbg/u_ahb_mux/N78_1_8/I4 (GTP_LUT5)
                                   td                    0.174       9.987 f       u_integration_kit_dbg/u_ahb_mux/N78_1_8/Z (GTP_LUT5)
                                   net (fanout=12)       0.623      10.610         u_integration_kit_dbg/u_ahb_mux/_N26420
                                                                                   u_integration_kit_dbg/u_ahb_mux/N78_1_9_copy_9/I3 (GTP_LUT4)
                                   td                    0.174      10.784 f       u_integration_kit_dbg/u_ahb_mux/N78_1_9_copy_9/Z (GTP_LUT4)
                                   net (fanout=3)        0.482      11.266         u_integration_kit_dbg/HREADY_9
                                                                                   u_integration_kit_dbg/N9_copy_10/I2 (GTP_LUT3)
                                   td                    0.174      11.440 f       u_integration_kit_dbg/N9_copy_10/Z (GTP_LUT3)
                                   net (fanout=3)        0.482      11.922         u_integration_kit_dbg/N9_11
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/N18/I2 (GTP_LUT3)
                                   td                    0.174      12.096 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/N18/Z (GTP_LUT3)
                                   net (fanout=32)       0.748      12.844         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/ins_req
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N99/I4 (GTP_LUT5)
                                   td                    0.174      13.018 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N99/Z (GTP_LUT5)
                                   net (fanout=16)       0.653      13.671         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N99
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_11_we/I4 (GTP_LUT5)
                                   td                    0.164      13.835 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_11_we/Z (GTP_LUT5)
                                   net (fanout=2)        0.441      14.276         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/_N2812
                                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_11/WE (GTP_RAM16X1SP)

 Data arrival time                                                  14.276         Logic Levels: 17 
                                                                                   Logic: 4.021ns(43.024%), Route: 5.325ns(56.976%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 ex_clk_50m                                              0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      10.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941      12.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      12.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4234)     2.252      14.930         HCLK             
                                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_11/WCLK (GTP_RAM16X1SP)
 clock pessimism                                         0.000      14.930                          
 clock uncertainty                                      -0.150      14.780                          

 Setup time                                             -0.435      14.345                          

 Data required time                                                 14.345                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.345                          
 Data arrival time                                                 -14.276                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.069                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_TAG/U_ipml_sdpram_DCACHE_TAG/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
Endpoint    : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_10/WE (GTP_RAM16X1SP)
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.930
  Launch Clock Delay      :  4.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4234)     2.252       4.930         HCLK             
                                                                           r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_TAG/U_ipml_sdpram_DCACHE_TAG/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)

                                   tco                   2.063       6.993 f       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_TAG/U_ipml_sdpram_DCACHE_TAG/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DOA[0] (GTP_DRM18K)
                                   net (fanout=9)        0.944       7.937         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/D_SRAM_t [0]
                                                                                   u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_0/I1 (GTP_LUT5CARRY)
                                   td                    0.278       8.215 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.215         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.co [0]
                                                                                   u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_1/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.247 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.247         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.co [2]
                                                                                   u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.279 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.279         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.co [4]
                                                                                   u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.311 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.311         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.co [6]
                                                                                   u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.343 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.343         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.co [8]
                                                                                   u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.375 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.375         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.co [10]
                                                                                   u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.407 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.407         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.co [12]
                                                                                   u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.439 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.439         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.co [14]
                                                                                   u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.471 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.471         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.co [16]
                                                                                   u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_9/CIN (GTP_LUT5CARRY)
                                   td                    0.216       8.687 f       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_9/Z (GTP_LUT5CARRY)
                                   net (fanout=8)        0.582       9.269         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615
                                                                                   u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/N57_5/I4 (GTP_LUT5)
                                   td                    0.174       9.443 f       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/N57_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       9.813         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/_N0
                                                                                   u_integration_kit_dbg/u_ahb_mux/N78_1_8/I4 (GTP_LUT5)
                                   td                    0.174       9.987 f       u_integration_kit_dbg/u_ahb_mux/N78_1_8/Z (GTP_LUT5)
                                   net (fanout=12)       0.623      10.610         u_integration_kit_dbg/u_ahb_mux/_N26420
                                                                                   u_integration_kit_dbg/u_ahb_mux/N78_1_9_copy_9/I3 (GTP_LUT4)
                                   td                    0.174      10.784 f       u_integration_kit_dbg/u_ahb_mux/N78_1_9_copy_9/Z (GTP_LUT4)
                                   net (fanout=3)        0.482      11.266         u_integration_kit_dbg/HREADY_9
                                                                                   u_integration_kit_dbg/N9_copy_10/I2 (GTP_LUT3)
                                   td                    0.174      11.440 f       u_integration_kit_dbg/N9_copy_10/Z (GTP_LUT3)
                                   net (fanout=3)        0.482      11.922         u_integration_kit_dbg/N9_11
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/N18/I2 (GTP_LUT3)
                                   td                    0.174      12.096 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/N18/Z (GTP_LUT3)
                                   net (fanout=32)       0.748      12.844         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/ins_req
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N99/I4 (GTP_LUT5)
                                   td                    0.174      13.018 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N99/Z (GTP_LUT5)
                                   net (fanout=16)       0.653      13.671         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N99
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_10_we/I4 (GTP_LUT5)
                                   td                    0.164      13.835 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_10_we/Z (GTP_LUT5)
                                   net (fanout=2)        0.441      14.276         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/_N2811
                                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_10/WE (GTP_RAM16X1SP)

 Data arrival time                                                  14.276         Logic Levels: 17 
                                                                                   Logic: 4.021ns(43.024%), Route: 5.325ns(56.976%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 ex_clk_50m                                              0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      10.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941      12.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      12.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4234)     2.252      14.930         HCLK             
                                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_10/WCLK (GTP_RAM16X1SP)
 clock pessimism                                         0.000      14.930                          
 clock uncertainty                                      -0.150      14.780                          

 Setup time                                             -0.435      14.345                          

 Data required time                                                 14.345                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.345                          
 Data arrival time                                                 -14.276                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.069                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[13]/CLK (GTP_DFF_CE)
Endpoint    : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HWDATA[13]/D (GTP_DFF_CE)
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.930
  Launch Clock Delay      :  4.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4234)     2.252       4.930         HCLK             
                                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[13]/CLK (GTP_DFF_CE)

                                   tco                   0.317       5.247 f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[13]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       5.617         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata [13]
                                                                           f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HWDATA[13]/D (GTP_DFF_CE)

 Data arrival time                                                   5.617         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4234)     2.252       4.930         HCLK             
                                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HWDATA[13]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.930                          
 clock uncertainty                                       0.000       4.930                          

 Hold time                                               0.033       4.963                          

 Data required time                                                  4.963                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.963                          
 Data arrival time                                                  -5.617                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync1[0]/CLK (GTP_DFF_C)
Endpoint    : u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync2[0]/D (GTP_DFF_C)
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.930
  Launch Clock Delay      :  4.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4234)     2.252       4.930         HCLK             
                                                                           r       u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync1[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       5.247 f       u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync1[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       5.617         u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync1 [0]
                                                                           f       u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync2[0]/D (GTP_DFF_C)

 Data arrival time                                                   5.617         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4234)     2.252       4.930         HCLK             
                                                                           r       u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync2[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.930                          
 clock uncertainty                                       0.000       4.930                          

 Hold time                                               0.033       4.963                          

 Data required time                                                  4.963                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.963                          
 Data arrival time                                                  -5.617                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_up_ipsr_de/CLK (GTP_DFF_CE)
Endpoint    : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_up_ipsr_ex/D (GTP_DFF_CE)
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.930
  Launch Clock Delay      :  4.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4234)     2.252       4.930         HCLK             
                                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_up_ipsr_de/CLK (GTP_DFF_CE)

                                   tco                   0.317       5.247 f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_up_ipsr_de/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       5.617         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_up_ipsr_de
                                                                           f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_up_ipsr_ex/D (GTP_DFF_CE)

 Data arrival time                                                   5.617         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4234)     2.252       4.930         HCLK             
                                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_up_ipsr_ex/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.930                          
 clock uncertainty                                       0.000       4.930                          

 Hold time                                               0.033       4.963                          

 Data required time                                                  4.963                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.963                          
 Data arrival time                                                  -5.617                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[0]/CLK (GTP_DFF_CE)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/D (GTP_DFF_C)
Path Group  : cmos_pclk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos_pclk                                               0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000       0.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=82)       1.751       3.766         cmos_pclk_g      
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[0]/CLK (GTP_DFF_CE)

                                   tco                   0.325       4.091 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[0]/Q (GTP_DFF_CE)
                                   net (fanout=5)        0.534       4.625         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [0]
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_2/I1 (GTP_LUT5CARRY)
                                   td                    0.275       4.900 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.900         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1276
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.932 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.932         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1277
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.964 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.964         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1278
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.996 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.996         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1279
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.028 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.028         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1280
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.060 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.060         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1281
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.092 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.092         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1282
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.124 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.124         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1283
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.216       5.340 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_10/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.511       5.851         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [9]
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N3[9]/I2 (GTP_LUT3)
                                   td                    0.174       6.025 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N3[9]/Z (GTP_LUT3)
                                   net (fanout=1)        0.370       6.395         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wwptr [9]
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_4/I2 (GTP_LUT5CARRY)
                                   td                    0.228       6.623 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.370       6.993         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N149/I4 (GTP_LUT5)
                                   td                    0.164       7.157 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N149/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       7.157         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N149
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/D (GTP_DFF_C)

 Data arrival time                                                   7.157         Logic Levels: 12 
                                                                                   Logic: 1.606ns(47.361%), Route: 1.785ns(52.639%)
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 cmos_pclk                                               0.000    1000.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000    1000.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804    1002.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1002.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=82)       1.751    1003.766         cmos_pclk_g      
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.032    1003.684                          

 Data required time                                               1003.684                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.684                          
 Data arrival time                                                  -7.157                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.527                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_write_req_gen_m0/vsync_cnt[0]/CLK (GTP_DFF_CE)
Endpoint    : cmos_write_req_gen_m0/vsync_cnt[0]/CE (GTP_DFF_CE)
Path Group  : cmos_pclk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos_pclk                                               0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000       0.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=82)       1.751       3.766         cmos_pclk_g      
                                                                           r       cmos_write_req_gen_m0/vsync_cnt[0]/CLK (GTP_DFF_CE)

                                   tco                   0.325       4.091 r       cmos_write_req_gen_m0/vsync_cnt[0]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.482       4.573         cmos_write_req_gen_m0/vsync_cnt [0]
                                                                                   cmos_write_req_gen_m0/N25_12/I2 (GTP_LUT4)
                                   td                    0.254       4.827 f       cmos_write_req_gen_m0/N25_12/Z (GTP_LUT4)
                                   net (fanout=4)        0.511       5.338         cmos_write_req_gen_m0/_N26322
                                                                                   cmos_write_req_gen_m0/N25_13/I2 (GTP_LUT3)
                                   td                    0.174       5.512 f       cmos_write_req_gen_m0/N25_13/Z (GTP_LUT3)
                                   net (fanout=1)        0.370       5.882         cmos_write_req_gen_m0/_N22010
                                                                                   cmos_write_req_gen_m0/N65/I4 (GTP_LUT5)
                                   td                    0.164       6.046 r       cmos_write_req_gen_m0/N65/Z (GTP_LUT5)
                                   net (fanout=8)        0.582       6.628         cmos_write_req_gen_m0/N65
                                                                           r       cmos_write_req_gen_m0/vsync_cnt[0]/CE (GTP_DFF_CE)

 Data arrival time                                                   6.628         Logic Levels: 3  
                                                                                   Logic: 0.917ns(32.041%), Route: 1.945ns(67.959%)
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 cmos_pclk                                               0.000    1000.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000    1000.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804    1002.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1002.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=82)       1.751    1003.766         cmos_pclk_g      
                                                                           r       cmos_write_req_gen_m0/vsync_cnt[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.277    1003.439                          

 Data required time                                               1003.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.439                          
 Data arrival time                                                  -6.628                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.811                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_write_req_gen_m0/vsync_cnt[0]/CLK (GTP_DFF_CE)
Endpoint    : cmos_write_req_gen_m0/vsync_cnt[1]/CE (GTP_DFF_CE)
Path Group  : cmos_pclk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos_pclk                                               0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000       0.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=82)       1.751       3.766         cmos_pclk_g      
                                                                           r       cmos_write_req_gen_m0/vsync_cnt[0]/CLK (GTP_DFF_CE)

                                   tco                   0.325       4.091 r       cmos_write_req_gen_m0/vsync_cnt[0]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.482       4.573         cmos_write_req_gen_m0/vsync_cnt [0]
                                                                                   cmos_write_req_gen_m0/N25_12/I2 (GTP_LUT4)
                                   td                    0.254       4.827 f       cmos_write_req_gen_m0/N25_12/Z (GTP_LUT4)
                                   net (fanout=4)        0.511       5.338         cmos_write_req_gen_m0/_N26322
                                                                                   cmos_write_req_gen_m0/N25_13/I2 (GTP_LUT3)
                                   td                    0.174       5.512 f       cmos_write_req_gen_m0/N25_13/Z (GTP_LUT3)
                                   net (fanout=1)        0.370       5.882         cmos_write_req_gen_m0/_N22010
                                                                                   cmos_write_req_gen_m0/N65/I4 (GTP_LUT5)
                                   td                    0.164       6.046 r       cmos_write_req_gen_m0/N65/Z (GTP_LUT5)
                                   net (fanout=8)        0.582       6.628         cmos_write_req_gen_m0/N65
                                                                           r       cmos_write_req_gen_m0/vsync_cnt[1]/CE (GTP_DFF_CE)

 Data arrival time                                                   6.628         Logic Levels: 3  
                                                                                   Logic: 0.917ns(32.041%), Route: 1.945ns(67.959%)
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 cmos_pclk                                               0.000    1000.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000    1000.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804    1002.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1002.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=82)       1.751    1003.766         cmos_pclk_g      
                                                                           r       cmos_write_req_gen_m0/vsync_cnt[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.277    1003.439                          

 Data required time                                               1003.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.439                          
 Data arrival time                                                  -6.628                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.811                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[1]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[1]/D (GTP_DFF_C)
Path Group  : cmos_pclk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos_pclk                                               0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000       0.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=82)       1.751       3.766         cmos_pclk_g      
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[1]/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       4.453         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [1]
                                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[1]/D (GTP_DFF_C)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos_pclk                                               0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000       0.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=82)       1.751       3.766         cmos_pclk_g      
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[8]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[8]/D (GTP_DFF_C)
Path Group  : cmos_pclk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos_pclk                                               0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000       0.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=82)       1.751       3.766         cmos_pclk_g      
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[8]/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[8]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       4.453         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [8]
                                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[8]/D (GTP_DFF_C)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos_pclk                                               0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000       0.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=82)       1.751       3.766         cmos_pclk_g      
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[8]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[0]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[0]/D (GTP_DFF_C)
Path Group  : cmos_pclk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos_pclk                                               0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000       0.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=82)       1.751       3.766         cmos_pclk_g      
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       4.453         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [0]
                                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[0]/D (GTP_DFF_C)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos_pclk                                               0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000       0.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=82)       1.751       3.766         cmos_pclk_g      
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : video_timing_data_m0/color_bar_m0/h_cnt[0]/CLK (GTP_DFF_C)
Endpoint    : video_timing_data_m0/color_bar_m0/v_active/D (GTP_DFF_C)
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.927
  Launch Clock Delay      :  4.927
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   cmos_PLL/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.675 r       cmos_PLL/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=96)       2.252       4.927         video_clk        
                                                                           r       video_timing_data_m0/color_bar_m0/h_cnt[0]/CLK (GTP_DFF_C)

                                   tco                   0.325       5.252 r       video_timing_data_m0/color_bar_m0/h_cnt[0]/Q (GTP_DFF_C)
                                   net (fanout=5)        0.534       5.786         video_timing_data_m0/color_bar_m0/h_cnt [0]
                                                                                   video_timing_data_m0/color_bar_m0/N233_12/I2 (GTP_LUT5)
                                   td                    0.282       6.068 r       video_timing_data_m0/color_bar_m0/N233_12/Z (GTP_LUT5)
                                   net (fanout=2)        0.441       6.509         video_timing_data_m0/color_bar_m0/_N26548
                                                                                   video_timing_data_m0/color_bar_m0/N233_13/I4 (GTP_LUT5)
                                   td                    0.174       6.683 f       video_timing_data_m0/color_bar_m0/N233_13/Z (GTP_LUT5)
                                   net (fanout=14)       0.639       7.322         video_timing_data_m0/color_bar_m0/N233
                                                                                   video_timing_data_m0/color_bar_m0/N103_4/I3 (GTP_LUT4)
                                   td                    0.174       7.496 f       video_timing_data_m0/color_bar_m0/N103_4/Z (GTP_LUT4)
                                   net (fanout=2)        0.441       7.937         video_timing_data_m0/color_bar_m0/_N22101
                                                                                   video_timing_data_m0/color_bar_m0/N103/I3 (GTP_LUT4)
                                   td                    0.174       8.111 f       video_timing_data_m0/color_bar_m0/N103/Z (GTP_LUT4)
                                   net (fanout=1)        0.370       8.481         video_timing_data_m0/color_bar_m0/N103
                                                                                   video_timing_data_m0/color_bar_m0/v_active_ce_mux[0]/I4 (GTP_LUT5)
                                   td                    0.164       8.645 r       video_timing_data_m0/color_bar_m0/v_active_ce_mux[0]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       8.645         video_timing_data_m0/color_bar_m0/_N25484
                                                                           r       video_timing_data_m0/color_bar_m0/v_active/D (GTP_DFF_C)

 Data arrival time                                                   8.645         Logic Levels: 5  
                                                                                   Logic: 1.293ns(34.777%), Route: 2.425ns(65.223%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                       111.111     111.111 r                        
 ex_clk_50m                                              0.000     111.111 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000     111.111         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211     112.322 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941     113.263         nt_ex_clk_50m    
                                                                                   cmos_PLL/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523     113.786 r       cmos_PLL/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=96)       2.252     116.038         video_clk        
                                                                           r       video_timing_data_m0/color_bar_m0/v_active/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     116.038                          
 clock uncertainty                                      -0.150     115.888                          

 Setup time                                             -0.032     115.856                          

 Data required time                                                115.856                          
----------------------------------------------------------------------------------------------------
 Data required time                                                115.856                          
 Data arrival time                                                  -8.645                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       107.211                          
====================================================================================================

====================================================================================================

Startpoint  : video_timing_data_m0/color_bar_m0/h_cnt[7]/CLK (GTP_DFF_C)
Endpoint    : video_timing_data_m0/color_bar_m0/h_cnt[11]/D (GTP_DFF_C)
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.927
  Launch Clock Delay      :  4.927
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   cmos_PLL/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.675 r       cmos_PLL/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=96)       2.252       4.927         video_clk        
                                                                           r       video_timing_data_m0/color_bar_m0/h_cnt[7]/CLK (GTP_DFF_C)

                                   tco                   0.325       5.252 r       video_timing_data_m0/color_bar_m0/h_cnt[7]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       5.693         video_timing_data_m0/color_bar_m0/h_cnt [7]
                                                                                   video_timing_data_m0/color_bar_m0/N229_10/I0 (GTP_LUT4)
                                   td                    0.261       5.954 f       video_timing_data_m0/color_bar_m0/N229_10/Z (GTP_LUT4)
                                   net (fanout=3)        0.482       6.436         video_timing_data_m0/color_bar_m0/_N26318
                                                                                   video_timing_data_m0/color_bar_m0/N229_11/I2 (GTP_LUT3)
                                   td                    0.174       6.610 f       video_timing_data_m0/color_bar_m0/N229_11/Z (GTP_LUT3)
                                   net (fanout=2)        0.441       7.051         video_timing_data_m0/color_bar_m0/_N22014
                                                                                   video_timing_data_m0/color_bar_m0/N229_14/I3 (GTP_LUT4)
                                   td                    0.174       7.225 f       video_timing_data_m0/color_bar_m0/N229_14/Z (GTP_LUT4)
                                   net (fanout=12)       0.623       7.848         video_timing_data_m0/color_bar_m0/N229
                                                                                   video_timing_data_m0/color_bar_m0/N13_1/I1 (GTP_LUT5CARRY)
                                   td                    0.228       8.076 f       video_timing_data_m0/color_bar_m0/N13_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.076         video_timing_data_m0/color_bar_m0/_N2014
                                                                                   video_timing_data_m0/color_bar_m0/N13_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.108 r       video_timing_data_m0/color_bar_m0/N13_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.108         video_timing_data_m0/color_bar_m0/_N2015
                                                                                   video_timing_data_m0/color_bar_m0/N13_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.140 r       video_timing_data_m0/color_bar_m0/N13_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.140         video_timing_data_m0/color_bar_m0/_N2016
                                                                                   video_timing_data_m0/color_bar_m0/N13_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.172 r       video_timing_data_m0/color_bar_m0/N13_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.172         video_timing_data_m0/color_bar_m0/_N2017
                                                                                   video_timing_data_m0/color_bar_m0/N13_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.204 r       video_timing_data_m0/color_bar_m0/N13_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.204         video_timing_data_m0/color_bar_m0/_N2018
                                                                                   video_timing_data_m0/color_bar_m0/N13_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.236 r       video_timing_data_m0/color_bar_m0/N13_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.236         video_timing_data_m0/color_bar_m0/_N2019
                                                                                   video_timing_data_m0/color_bar_m0/N13_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.268 r       video_timing_data_m0/color_bar_m0/N13_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.268         video_timing_data_m0/color_bar_m0/_N2020
                                                                                   video_timing_data_m0/color_bar_m0/N13_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.300 r       video_timing_data_m0/color_bar_m0/N13_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.300         video_timing_data_m0/color_bar_m0/_N2021
                                                                                   video_timing_data_m0/color_bar_m0/N13_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.332 r       video_timing_data_m0/color_bar_m0/N13_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.332         video_timing_data_m0/color_bar_m0/_N2022
                                                                                   video_timing_data_m0/color_bar_m0/N13_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.364 r       video_timing_data_m0/color_bar_m0/N13_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.364         video_timing_data_m0/color_bar_m0/_N2023
                                                                                   video_timing_data_m0/color_bar_m0/N13_11/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.396 r       video_timing_data_m0/color_bar_m0/N13_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.396         video_timing_data_m0/color_bar_m0/_N2024
                                                                                   video_timing_data_m0/color_bar_m0/N13_12/CIN (GTP_LUT5CARRY)
                                   td                    0.216       8.612 f       video_timing_data_m0/color_bar_m0/N13_12/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.612         video_timing_data_m0/color_bar_m0/N260 [11]
                                                                           f       video_timing_data_m0/color_bar_m0/h_cnt[11]/D (GTP_DFF_C)

 Data arrival time                                                   8.612         Logic Levels: 15 
                                                                                   Logic: 1.698ns(46.079%), Route: 1.987ns(53.921%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                       111.111     111.111 r                        
 ex_clk_50m                                              0.000     111.111 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000     111.111         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211     112.322 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941     113.263         nt_ex_clk_50m    
                                                                                   cmos_PLL/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523     113.786 r       cmos_PLL/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=96)       2.252     116.038         video_clk        
                                                                           r       video_timing_data_m0/color_bar_m0/h_cnt[11]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     116.038                          
 clock uncertainty                                      -0.150     115.888                          

 Setup time                                             -0.017     115.871                          

 Data required time                                                115.871                          
----------------------------------------------------------------------------------------------------
 Data required time                                                115.871                          
 Data arrival time                                                  -8.612                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       107.259                          
====================================================================================================

====================================================================================================

Startpoint  : video_timing_data_m0/color_bar_m0/h_cnt[7]/CLK (GTP_DFF_C)
Endpoint    : video_timing_data_m0/color_bar_m0/h_cnt[10]/D (GTP_DFF_C)
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.927
  Launch Clock Delay      :  4.927
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   cmos_PLL/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.675 r       cmos_PLL/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=96)       2.252       4.927         video_clk        
                                                                           r       video_timing_data_m0/color_bar_m0/h_cnt[7]/CLK (GTP_DFF_C)

                                   tco                   0.325       5.252 r       video_timing_data_m0/color_bar_m0/h_cnt[7]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       5.693         video_timing_data_m0/color_bar_m0/h_cnt [7]
                                                                                   video_timing_data_m0/color_bar_m0/N229_10/I0 (GTP_LUT4)
                                   td                    0.261       5.954 f       video_timing_data_m0/color_bar_m0/N229_10/Z (GTP_LUT4)
                                   net (fanout=3)        0.482       6.436         video_timing_data_m0/color_bar_m0/_N26318
                                                                                   video_timing_data_m0/color_bar_m0/N229_11/I2 (GTP_LUT3)
                                   td                    0.174       6.610 f       video_timing_data_m0/color_bar_m0/N229_11/Z (GTP_LUT3)
                                   net (fanout=2)        0.441       7.051         video_timing_data_m0/color_bar_m0/_N22014
                                                                                   video_timing_data_m0/color_bar_m0/N229_14/I3 (GTP_LUT4)
                                   td                    0.174       7.225 f       video_timing_data_m0/color_bar_m0/N229_14/Z (GTP_LUT4)
                                   net (fanout=12)       0.623       7.848         video_timing_data_m0/color_bar_m0/N229
                                                                                   video_timing_data_m0/color_bar_m0/N13_1/I1 (GTP_LUT5CARRY)
                                   td                    0.228       8.076 f       video_timing_data_m0/color_bar_m0/N13_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.076         video_timing_data_m0/color_bar_m0/_N2014
                                                                                   video_timing_data_m0/color_bar_m0/N13_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.108 r       video_timing_data_m0/color_bar_m0/N13_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.108         video_timing_data_m0/color_bar_m0/_N2015
                                                                                   video_timing_data_m0/color_bar_m0/N13_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.140 r       video_timing_data_m0/color_bar_m0/N13_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.140         video_timing_data_m0/color_bar_m0/_N2016
                                                                                   video_timing_data_m0/color_bar_m0/N13_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.172 r       video_timing_data_m0/color_bar_m0/N13_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.172         video_timing_data_m0/color_bar_m0/_N2017
                                                                                   video_timing_data_m0/color_bar_m0/N13_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.204 r       video_timing_data_m0/color_bar_m0/N13_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.204         video_timing_data_m0/color_bar_m0/_N2018
                                                                                   video_timing_data_m0/color_bar_m0/N13_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.236 r       video_timing_data_m0/color_bar_m0/N13_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.236         video_timing_data_m0/color_bar_m0/_N2019
                                                                                   video_timing_data_m0/color_bar_m0/N13_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.268 r       video_timing_data_m0/color_bar_m0/N13_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.268         video_timing_data_m0/color_bar_m0/_N2020
                                                                                   video_timing_data_m0/color_bar_m0/N13_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.300 r       video_timing_data_m0/color_bar_m0/N13_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.300         video_timing_data_m0/color_bar_m0/_N2021
                                                                                   video_timing_data_m0/color_bar_m0/N13_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.332 r       video_timing_data_m0/color_bar_m0/N13_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.332         video_timing_data_m0/color_bar_m0/_N2022
                                                                                   video_timing_data_m0/color_bar_m0/N13_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.364 r       video_timing_data_m0/color_bar_m0/N13_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.364         video_timing_data_m0/color_bar_m0/_N2023
                                                                                   video_timing_data_m0/color_bar_m0/N13_11/CIN (GTP_LUT5CARRY)
                                   td                    0.216       8.580 f       video_timing_data_m0/color_bar_m0/N13_11/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.580         video_timing_data_m0/color_bar_m0/N260 [10]
                                                                           f       video_timing_data_m0/color_bar_m0/h_cnt[10]/D (GTP_DFF_C)

 Data arrival time                                                   8.580         Logic Levels: 14 
                                                                                   Logic: 1.666ns(45.606%), Route: 1.987ns(54.394%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                       111.111     111.111 r                        
 ex_clk_50m                                              0.000     111.111 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000     111.111         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211     112.322 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941     113.263         nt_ex_clk_50m    
                                                                                   cmos_PLL/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523     113.786 r       cmos_PLL/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=96)       2.252     116.038         video_clk        
                                                                           r       video_timing_data_m0/color_bar_m0/h_cnt[10]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     116.038                          
 clock uncertainty                                      -0.150     115.888                          

 Setup time                                             -0.017     115.871                          

 Data required time                                                115.871                          
----------------------------------------------------------------------------------------------------
 Data required time                                                115.871                          
 Data arrival time                                                  -8.580                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       107.291                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[5]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[5]/D (GTP_DFF_C)
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.927
  Launch Clock Delay      :  4.927
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   cmos_PLL/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.675 r       cmos_PLL/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=96)       2.252       4.927         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[5]/CLK (GTP_DFF_C)

                                   tco                   0.317       5.244 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[5]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       5.614         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1 [5]
                                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[5]/D (GTP_DFF_C)

 Data arrival time                                                   5.614         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   cmos_PLL/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.675 r       cmos_PLL/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=96)       2.252       4.927         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[5]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.927                          
 clock uncertainty                                       0.000       4.927                          

 Hold time                                               0.033       4.960                          

 Data required time                                                  4.960                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.960                          
 Data arrival time                                                  -5.614                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[1]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[1]/D (GTP_DFF_C)
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.927
  Launch Clock Delay      :  4.927
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   cmos_PLL/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.675 r       cmos_PLL/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=96)       2.252       4.927         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[1]/CLK (GTP_DFF_C)

                                   tco                   0.317       5.244 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       5.614         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1 [1]
                                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.614         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   cmos_PLL/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.675 r       cmos_PLL/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=96)       2.252       4.927         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.927                          
 clock uncertainty                                       0.000       4.927                          

 Hold time                                               0.033       4.960                          

 Data required time                                                  4.960                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.960                          
 Data arrival time                                                  -5.614                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[2]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[2]/D (GTP_DFF_C)
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.927
  Launch Clock Delay      :  4.927
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   cmos_PLL/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.675 r       cmos_PLL/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=96)       2.252       4.927         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[2]/CLK (GTP_DFF_C)

                                   tco                   0.317       5.244 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       5.614         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1 [2]
                                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[2]/D (GTP_DFF_C)

 Data arrival time                                                   5.614         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   cmos_PLL/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.675 r       cmos_PLL/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=96)       2.252       4.927         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.927                          
 clock uncertainty                                       0.000       4.927                          

 Hold time                                               0.033       4.960                          

 Data required time                                                  4.960                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.960                          
 Data arrival time                                                  -5.614                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ACLK_1 (GTP_DDRC)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIB[6] (GTP_DRM18K)
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.927
  Launch Clock Delay      :  4.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                    1110110.000
                                                               1110110.000 r                        
 ex_clk_50m                                              0.000 1110110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000 1110110.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211 1110111.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941 1110112.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526 1110112.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252 1110114.930         aclk_1           
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ACLK_1 (GTP_DDRC)

                                   tco                   1.465 1110116.395 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/RDATA_1[38] (GTP_DDRC)
                                   net (fanout=1)        0.780 1110117.175         rd_burst_data[38]
                                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIB[6] (GTP_DRM18K)

 Data arrival time                                             1110117.175         Logic Levels: 0  
                                                                                   Logic: 1.465ns(65.256%), Route: 0.780ns(34.744%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                    1110110.001
                                                               1110110.001 r                        
 ex_clk_50m                                              0.000 1110110.001 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000 1110110.001         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211 1110111.212 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941 1110112.153         nt_ex_clk_50m    
                                                                                   cmos_PLL/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523 1110112.676 r       cmos_PLL/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=96)       2.252 1110114.928         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000 1110114.928                          
 clock uncertainty                                      -0.150 1110114.778                          

 Setup time                                             -0.040 1110114.738                          

 Data required time                                            1110114.738                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1110114.738                          
 Data arrival time                                            -1110117.175                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.437                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ACLK_1 (GTP_DDRC)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIB[16] (GTP_DRM18K)
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.927
  Launch Clock Delay      :  4.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                    1110110.000
                                                               1110110.000 r                        
 ex_clk_50m                                              0.000 1110110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000 1110110.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211 1110111.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941 1110112.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526 1110112.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252 1110114.930         aclk_1           
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ACLK_1 (GTP_DDRC)

                                   tco                   1.460 1110116.390 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/RDATA_1[55] (GTP_DDRC)
                                   net (fanout=1)        0.780 1110117.170         rd_burst_data[55]
                                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIB[16] (GTP_DRM18K)

 Data arrival time                                             1110117.170         Logic Levels: 0  
                                                                                   Logic: 1.460ns(65.179%), Route: 0.780ns(34.821%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                    1110110.001
                                                               1110110.001 r                        
 ex_clk_50m                                              0.000 1110110.001 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000 1110110.001         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211 1110111.212 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941 1110112.153         nt_ex_clk_50m    
                                                                                   cmos_PLL/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523 1110112.676 r       cmos_PLL/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=96)       2.252 1110114.928         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000 1110114.928                          
 clock uncertainty                                      -0.150 1110114.778                          

 Setup time                                             -0.040 1110114.738                          

 Data required time                                            1110114.738                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1110114.738                          
 Data arrival time                                            -1110117.170                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.432                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ACLK_1 (GTP_DDRC)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/DIB[3] (GTP_DRM18K)
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.927
  Launch Clock Delay      :  4.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                    1110110.000
                                                               1110110.000 r                        
 ex_clk_50m                                              0.000 1110110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000 1110110.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211 1110111.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941 1110112.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526 1110112.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252 1110114.930         aclk_1           
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ACLK_1 (GTP_DDRC)

                                   tco                   1.445 1110116.375 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/RDATA_1[43] (GTP_DDRC)
                                   net (fanout=1)        0.780 1110117.155         rd_burst_data[43]
                                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/DIB[3] (GTP_DRM18K)

 Data arrival time                                             1110117.155         Logic Levels: 0  
                                                                                   Logic: 1.445ns(64.944%), Route: 0.780ns(35.056%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                    1110110.001
                                                               1110110.001 r                        
 ex_clk_50m                                              0.000 1110110.001 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000 1110110.001         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211 1110111.212 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941 1110112.153         nt_ex_clk_50m    
                                                                                   cmos_PLL/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523 1110112.676 r       cmos_PLL/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=96)       2.252 1110114.928         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000 1110114.928                          
 clock uncertainty                                      -0.150 1110114.778                          

 Setup time                                             -0.040 1110114.738                          

 Data required time                                            1110114.738                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1110114.738                          
 Data arrival time                                            -1110117.155                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.417                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[4]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[4]/D (GTP_DFF_C)
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.927
  Launch Clock Delay      :  4.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                    1111110.000
                                                               1111110.000 r                        
 ex_clk_50m                                              0.000 1111110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000 1111110.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211 1111111.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941 1111112.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526 1111112.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252 1111114.930         aclk_1           
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[4]/CLK (GTP_DFF_C)

                                   tco                   0.317 1111115.247 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[4]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370 1111115.617         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [4]
                                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[4]/D (GTP_DFF_C)

 Data arrival time                                             1111115.617         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                    1111110.000
                                                               1111110.000 r                        
 ex_clk_50m                                              0.000 1111110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000 1111110.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211 1111111.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941 1111112.152         nt_ex_clk_50m    
                                                                                   cmos_PLL/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523 1111112.675 r       cmos_PLL/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=96)       2.252 1111114.927         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[4]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000 1111114.927                          
 clock uncertainty                                       0.150 1111115.077                          

 Hold time                                               0.033 1111115.110                          

 Data required time                                            1111115.110                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1111115.110                          
 Data arrival time                                            -1111115.617                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.507                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[0]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[0]/D (GTP_DFF_C)
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.927
  Launch Clock Delay      :  4.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                    1111110.000
                                                               1111110.000 r                        
 ex_clk_50m                                              0.000 1111110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000 1111110.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211 1111111.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941 1111112.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526 1111112.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252 1111114.930         aclk_1           
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[0]/CLK (GTP_DFF_C)

                                   tco                   0.317 1111115.247 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370 1111115.617         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [0]
                                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[0]/D (GTP_DFF_C)

 Data arrival time                                             1111115.617         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                    1111110.000
                                                               1111110.000 r                        
 ex_clk_50m                                              0.000 1111110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000 1111110.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211 1111111.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941 1111112.152         nt_ex_clk_50m    
                                                                                   cmos_PLL/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523 1111112.675 r       cmos_PLL/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=96)       2.252 1111114.927         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000 1111114.927                          
 clock uncertainty                                       0.150 1111115.077                          

 Hold time                                               0.033 1111115.110                          

 Data required time                                            1111115.110                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1111115.110                          
 Data arrival time                                            -1111115.617                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.507                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[1]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[1]/D (GTP_DFF_C)
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.927
  Launch Clock Delay      :  4.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                    1111110.000
                                                               1111110.000 r                        
 ex_clk_50m                                              0.000 1111110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000 1111110.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211 1111111.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941 1111112.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526 1111112.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252 1111114.930         aclk_1           
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[1]/CLK (GTP_DFF_C)

                                   tco                   0.317 1111115.247 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370 1111115.617         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [1]
                                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[1]/D (GTP_DFF_C)

 Data arrival time                                             1111115.617         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                    1111110.000
                                                               1111110.000 r                        
 ex_clk_50m                                              0.000 1111110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000 1111110.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211 1111111.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941 1111112.152         nt_ex_clk_50m    
                                                                                   cmos_PLL/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523 1111112.675 r       cmos_PLL/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=96)       2.252 1111114.927         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000 1111114.927                          
 clock uncertainty                                       0.150 1111115.077                          

 Hold time                                               0.033 1111115.110                          

 Data required time                                            1111115.110                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1111115.110                          
 Data arrival time                                            -1111115.617                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.507                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)
Endpoint    : video_timing_data_m0/video_de_d1/CE (GTP_DFF_E)
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.927
  Launch Clock Delay      :  4.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                       1110110.000
                                                               1110110.000 r                        
 ex_clk_50m                                              0.000 1110110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000 1110110.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211 1110111.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941 1110112.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526 1110112.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4234)     2.252 1110114.930         HCLK             
                                                                           r       u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)

                                   tco                   0.325 1110115.255 r       u_rst_gen/sysreset_st_3/Q (GTP_DFF_C)
                                   net (fanout=34)       3.560 1110118.815         SYSRESETn        
                                                                           r       video_timing_data_m0/video_de_d1/CE (GTP_DFF_E)

 Data arrival time                                             1110118.815         Logic Levels: 0  
                                                                                   Logic: 0.325ns(8.366%), Route: 3.560ns(91.634%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                    1110110.001
                                                               1110110.001 r                        
 ex_clk_50m                                              0.000 1110110.001 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000 1110110.001         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211 1110111.212 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941 1110112.153         nt_ex_clk_50m    
                                                                                   cmos_PLL/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523 1110112.676 r       cmos_PLL/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=96)       2.252 1110114.928         video_clk        
                                                                           r       video_timing_data_m0/video_de_d1/CLK (GTP_DFF_E)
 clock pessimism                                         0.000 1110114.928                          
 clock uncertainty                                      -0.150 1110114.778                          

 Setup time                                             -0.277 1110114.501                          

 Data required time                                            1110114.501                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1110114.501                          
 Data arrival time                                            -1110118.815                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.314                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)
Endpoint    : video_timing_data_m0/video_hs_d1/CE (GTP_DFF_E)
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.927
  Launch Clock Delay      :  4.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                       1110110.000
                                                               1110110.000 r                        
 ex_clk_50m                                              0.000 1110110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000 1110110.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211 1110111.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941 1110112.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526 1110112.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4234)     2.252 1110114.930         HCLK             
                                                                           r       u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)

                                   tco                   0.325 1110115.255 r       u_rst_gen/sysreset_st_3/Q (GTP_DFF_C)
                                   net (fanout=34)       3.560 1110118.815         SYSRESETn        
                                                                           r       video_timing_data_m0/video_hs_d1/CE (GTP_DFF_E)

 Data arrival time                                             1110118.815         Logic Levels: 0  
                                                                                   Logic: 0.325ns(8.366%), Route: 3.560ns(91.634%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                    1110110.001
                                                               1110110.001 r                        
 ex_clk_50m                                              0.000 1110110.001 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000 1110110.001         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211 1110111.212 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941 1110112.153         nt_ex_clk_50m    
                                                                                   cmos_PLL/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523 1110112.676 r       cmos_PLL/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=96)       2.252 1110114.928         video_clk        
                                                                           r       video_timing_data_m0/video_hs_d1/CLK (GTP_DFF_E)
 clock pessimism                                         0.000 1110114.928                          
 clock uncertainty                                      -0.150 1110114.778                          

 Setup time                                             -0.277 1110114.501                          

 Data required time                                            1110114.501                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1110114.501                          
 Data arrival time                                            -1110118.815                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.314                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)
Endpoint    : video_timing_data_m0/video_vs_d1/CE (GTP_DFF_E)
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.927
  Launch Clock Delay      :  4.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                       1110110.000
                                                               1110110.000 r                        
 ex_clk_50m                                              0.000 1110110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000 1110110.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211 1110111.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941 1110112.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526 1110112.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4234)     2.252 1110114.930         HCLK             
                                                                           r       u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)

                                   tco                   0.325 1110115.255 r       u_rst_gen/sysreset_st_3/Q (GTP_DFF_C)
                                   net (fanout=34)       3.560 1110118.815         SYSRESETn        
                                                                           r       video_timing_data_m0/video_vs_d1/CE (GTP_DFF_E)

 Data arrival time                                             1110118.815         Logic Levels: 0  
                                                                                   Logic: 0.325ns(8.366%), Route: 3.560ns(91.634%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                    1110110.001
                                                               1110110.001 r                        
 ex_clk_50m                                              0.000 1110110.001 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000 1110110.001         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211 1110111.212 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941 1110112.153         nt_ex_clk_50m    
                                                                                   cmos_PLL/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523 1110112.676 r       cmos_PLL/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=96)       2.252 1110114.928         video_clk        
                                                                           r       video_timing_data_m0/video_vs_d1/CLK (GTP_DFF_E)
 clock pessimism                                         0.000 1110114.928                          
 clock uncertainty                                      -0.150 1110114.778                          

 Setup time                                             -0.277 1110114.501                          

 Data required time                                            1110114.501                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1110114.501                          
 Data arrival time                                            -1110118.815                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.314                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)
Endpoint    : video_timing_data_m0/video_de_d1/CE (GTP_DFF_E)
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.927
  Launch Clock Delay      :  4.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                       1111110.000
                                                               1111110.000 r                        
 ex_clk_50m                                              0.000 1111110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000 1111110.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211 1111111.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941 1111112.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526 1111112.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4234)     2.252 1111114.930         HCLK             
                                                                           r       u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)

                                   tco                   0.317 1111115.247 f       u_rst_gen/sysreset_st_3/Q (GTP_DFF_C)
                                   net (fanout=34)       3.560 1111118.807         SYSRESETn        
                                                                           f       video_timing_data_m0/video_de_d1/CE (GTP_DFF_E)

 Data arrival time                                             1111118.807         Logic Levels: 0  
                                                                                   Logic: 0.317ns(8.176%), Route: 3.560ns(91.824%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                    1111110.000
                                                               1111110.000 r                        
 ex_clk_50m                                              0.000 1111110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000 1111110.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211 1111111.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941 1111112.152         nt_ex_clk_50m    
                                                                                   cmos_PLL/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523 1111112.675 r       cmos_PLL/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=96)       2.252 1111114.927         video_clk        
                                                                           r       video_timing_data_m0/video_de_d1/CLK (GTP_DFF_E)
 clock pessimism                                         0.000 1111114.927                          
 clock uncertainty                                       0.150 1111115.077                          

 Hold time                                              -0.211 1111114.866                          

 Data required time                                            1111114.866                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1111114.866                          
 Data arrival time                                            -1111118.807                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.941                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)
Endpoint    : video_timing_data_m0/video_hs_d1/CE (GTP_DFF_E)
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.927
  Launch Clock Delay      :  4.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                       1111110.000
                                                               1111110.000 r                        
 ex_clk_50m                                              0.000 1111110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000 1111110.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211 1111111.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941 1111112.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526 1111112.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4234)     2.252 1111114.930         HCLK             
                                                                           r       u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)

                                   tco                   0.317 1111115.247 f       u_rst_gen/sysreset_st_3/Q (GTP_DFF_C)
                                   net (fanout=34)       3.560 1111118.807         SYSRESETn        
                                                                           f       video_timing_data_m0/video_hs_d1/CE (GTP_DFF_E)

 Data arrival time                                             1111118.807         Logic Levels: 0  
                                                                                   Logic: 0.317ns(8.176%), Route: 3.560ns(91.824%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                    1111110.000
                                                               1111110.000 r                        
 ex_clk_50m                                              0.000 1111110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000 1111110.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211 1111111.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941 1111112.152         nt_ex_clk_50m    
                                                                                   cmos_PLL/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523 1111112.675 r       cmos_PLL/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=96)       2.252 1111114.927         video_clk        
                                                                           r       video_timing_data_m0/video_hs_d1/CLK (GTP_DFF_E)
 clock pessimism                                         0.000 1111114.927                          
 clock uncertainty                                       0.150 1111115.077                          

 Hold time                                              -0.211 1111114.866                          

 Data required time                                            1111114.866                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1111114.866                          
 Data arrival time                                            -1111118.807                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.941                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)
Endpoint    : video_timing_data_m0/video_vs_d1/CE (GTP_DFF_E)
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.927
  Launch Clock Delay      :  4.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                       1111110.000
                                                               1111110.000 r                        
 ex_clk_50m                                              0.000 1111110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000 1111110.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211 1111111.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941 1111112.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526 1111112.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4234)     2.252 1111114.930         HCLK             
                                                                           r       u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)

                                   tco                   0.317 1111115.247 f       u_rst_gen/sysreset_st_3/Q (GTP_DFF_C)
                                   net (fanout=34)       3.560 1111118.807         SYSRESETn        
                                                                           f       video_timing_data_m0/video_vs_d1/CE (GTP_DFF_E)

 Data arrival time                                             1111118.807         Logic Levels: 0  
                                                                                   Logic: 0.317ns(8.176%), Route: 3.560ns(91.824%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                    1111110.000
                                                               1111110.000 r                        
 ex_clk_50m                                              0.000 1111110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000 1111110.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211 1111111.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941 1111112.152         nt_ex_clk_50m    
                                                                                   cmos_PLL/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523 1111112.675 r       cmos_PLL/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=96)       2.252 1111114.927         video_clk        
                                                                           r       video_timing_data_m0/video_vs_d1/CLK (GTP_DFF_E)
 clock pessimism                                         0.000 1111114.927                          
 clock uncertainty                                       0.150 1111115.077                          

 Hold time                                              -0.211 1111114.866                          

 Data required time                                            1111114.866                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1111114.866                          
 Data arrival time                                            -1111118.807                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.941                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_arvalid/CLK (GTP_DFF_C)
Endpoint    : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ARVALID_1 (GTP_DDRC)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.930
  Launch Clock Delay      :  4.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       4.930         aclk_1           
                                                                           r       u_aq_axi_master/reg_arvalid/CLK (GTP_DFF_C)

                                   tco                   0.325       5.255 r       u_aq_axi_master/reg_arvalid/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       5.696         s00_axi_arvalid  
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ARVALID_1 (GTP_DDRC)

 Data arrival time                                                   5.696         Logic Levels: 0  
                                                                                   Logic: 0.325ns(42.428%), Route: 0.441ns(57.572%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 ex_clk_50m                                              0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      10.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941      12.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      12.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252      14.930         aclk_1           
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ACLK_1 (GTP_DDRC)
 clock pessimism                                         0.000      14.930                          
 clock uncertainty                                      -0.150      14.780                          

 Setup time                                             -4.568      10.212                          

 Data required time                                                 10.212                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.212                          
 Data arrival time                                                  -5.696                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.516                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_awvalid/CLK (GTP_DFF_C)
Endpoint    : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/AWVALID_1 (GTP_DDRC)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.930
  Launch Clock Delay      :  4.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       4.930         aclk_1           
                                                                           r       u_aq_axi_master/reg_awvalid/CLK (GTP_DFF_C)

                                   tco                   0.325       5.255 r       u_aq_axi_master/reg_awvalid/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       5.696         s00_axi_awvalid  
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/AWVALID_1 (GTP_DDRC)

 Data arrival time                                                   5.696         Logic Levels: 0  
                                                                                   Logic: 0.325ns(42.428%), Route: 0.441ns(57.572%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 ex_clk_50m                                              0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      10.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941      12.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      12.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252      14.930         aclk_1           
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ACLK_1 (GTP_DDRC)
 clock pessimism                                         0.000      14.930                          
 clock uncertainty                                      -0.150      14.780                          

 Setup time                                             -4.557      10.223                          

 Data required time                                                 10.223                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.223                          
 Data arrival time                                                  -5.696                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.527                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ACLK_1 (GTP_DDRC)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/D (GTP_DFF_P)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.930
  Launch Clock Delay      :  4.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       4.930         aclk_1           
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ACLK_1 (GTP_DDRC)

                                   tco                   0.968       5.898 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/WREADY_1 (GTP_DDRC)
                                   net (fanout=5)        0.534       6.432         s00_axi_wready   
                                                                                   u_aq_axi_master/N5_5/I2 (GTP_LUT3)
                                   td                    0.174       6.606 f       u_aq_axi_master/N5_5/Z (GTP_LUT3)
                                   net (fanout=2)        0.441       7.047         u_aq_axi_master/N5
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69_1/I0 (GTP_LUT5CARRY)
                                   td                    0.186       7.233 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.233         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1287
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.265 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.265         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1288
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.297 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.297         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1289
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.329 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.329         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1290
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.361 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.361         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1291
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.393 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.393         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1292
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69_7/CIN (GTP_LUT5CARRY)
                                   td                    0.216       7.609 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69_7/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.511       8.120         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69 [6]
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N70[6]/I2 (GTP_LUT3)
                                   td                    0.174       8.294 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N70[6]/Z (GTP_LUT3)
                                   net (fanout=2)        0.441       8.735         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [6]
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N151.eq_3/I1 (GTP_LUT5CARRY)
                                   td                    0.329       9.064 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N151.eq_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.064         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N151.co [6]
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N151.eq_4/CIN (GTP_LUT5CARRY)
                                   td                    0.216       9.280 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N151.eq_4/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.280         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N151
                                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/D (GTP_DFF_P)

 Data arrival time                                                   9.280         Logic Levels: 11 
                                                                                   Logic: 2.423ns(55.701%), Route: 1.927ns(44.299%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 ex_clk_50m                                              0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      10.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941      12.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      12.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252      14.930         aclk_1           
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/CLK (GTP_DFF_P)
 clock pessimism                                         0.000      14.930                          
 clock uncertainty                                      -0.150      14.780                          

 Setup time                                             -0.017      14.763                          

 Data required time                                                 14.763                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.763                          
 Data arrival time                                                  -9.280                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.483                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_arvalid/CLK (GTP_DFF_C)
Endpoint    : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ARVALID_1 (GTP_DDRC)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.930
  Launch Clock Delay      :  4.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       4.930         aclk_1           
                                                                           r       u_aq_axi_master/reg_arvalid/CLK (GTP_DFF_C)

                                   tco                   0.317       5.247 f       u_aq_axi_master/reg_arvalid/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       5.688         s00_axi_arvalid  
                                                                           f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ARVALID_1 (GTP_DDRC)

 Data arrival time                                                   5.688         Logic Levels: 0  
                                                                                   Logic: 0.317ns(41.821%), Route: 0.441ns(58.179%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       4.930         aclk_1           
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ACLK_1 (GTP_DDRC)
 clock pessimism                                         0.000       4.930                          
 clock uncertainty                                       0.000       4.930                          

 Hold time                                               0.141       5.071                          

 Data required time                                                  5.071                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.071                          
 Data arrival time                                                  -5.688                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.617                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_rd_adrs[23]/CLK (GTP_DFF_CE)
Endpoint    : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ARADDR_1[23] (GTP_DDRC)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.930
  Launch Clock Delay      :  4.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       4.930         aclk_1           
                                                                           r       u_aq_axi_master/reg_rd_adrs[23]/CLK (GTP_DFF_CE)

                                   tco                   0.317       5.247 f       u_aq_axi_master/reg_rd_adrs[23]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.441       5.688         s00_axi_araddr[23]
                                                                           f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ARADDR_1[23] (GTP_DDRC)

 Data arrival time                                                   5.688         Logic Levels: 0  
                                                                                   Logic: 0.317ns(41.821%), Route: 0.441ns(58.179%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       4.930         aclk_1           
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ACLK_1 (GTP_DDRC)
 clock pessimism                                         0.000       4.930                          
 clock uncertainty                                       0.000       4.930                          

 Hold time                                               0.139       5.069                          

 Data required time                                                  5.069                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.069                          
 Data arrival time                                                  -5.688                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.619                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_rd_adrs[10]/CLK (GTP_DFF_CE)
Endpoint    : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ARADDR_1[10] (GTP_DDRC)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.930
  Launch Clock Delay      :  4.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       4.930         aclk_1           
                                                                           r       u_aq_axi_master/reg_rd_adrs[10]/CLK (GTP_DFF_CE)

                                   tco                   0.317       5.247 f       u_aq_axi_master/reg_rd_adrs[10]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.441       5.688         s00_axi_araddr[10]
                                                                           f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ARADDR_1[10] (GTP_DDRC)

 Data arrival time                                                   5.688         Logic Levels: 0  
                                                                                   Logic: 0.317ns(41.821%), Route: 0.441ns(58.179%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       4.930         aclk_1           
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ACLK_1 (GTP_DDRC)
 clock pessimism                                         0.000       4.930                          
 clock uncertainty                                       0.000       4.930                          

 Hold time                                               0.136       5.066                          

 Data required time                                                  5.066                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.066                          
 Data arrival time                                                  -5.688                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.622                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)
Endpoint    : u_aq_axi_master/reg_r_last/CE (GTP_DFF_E)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.930
  Launch Clock Delay      :  4.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4234)     2.252       4.930         HCLK             
                                                                           r       u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)

                                   tco                   0.325       5.255 r       u_rst_gen/sysreset_st_3/Q (GTP_DFF_C)
                                   net (fanout=34)       3.560       8.815         SYSRESETn        
                                                                                   u_aq_axi_master/N540/I0 (GTP_LUT2)
                                   td                    0.164       8.979 r       u_aq_axi_master/N540/Z (GTP_LUT2)
                                   net (fanout=1)        0.370       9.349         u_aq_axi_master/N540
                                                                           r       u_aq_axi_master/reg_r_last/CE (GTP_DFF_E)

 Data arrival time                                                   9.349         Logic Levels: 1  
                                                                                   Logic: 0.489ns(11.066%), Route: 3.930ns(88.934%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 ex_clk_50m                                              0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      10.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941      12.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      12.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252      14.930         aclk_1           
                                                                           r       u_aq_axi_master/reg_r_last/CLK (GTP_DFF_E)
 clock pessimism                                         0.000      14.930                          
 clock uncertainty                                      -0.150      14.780                          

 Setup time                                             -0.277      14.503                          

 Data required time                                                 14.503                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.503                          
 Data arrival time                                                  -9.349                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.154                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)
Endpoint    : u_aq_axi_master/reg_r_last/CE (GTP_DFF_E)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.930
  Launch Clock Delay      :  4.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4234)     2.252       4.930         HCLK             
                                                                           r       u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)

                                   tco                   0.317       5.247 f       u_rst_gen/sysreset_st_3/Q (GTP_DFF_C)
                                   net (fanout=34)       3.560       8.807         SYSRESETn        
                                                                                   u_aq_axi_master/N540/I0 (GTP_LUT2)
                                   td                    0.174       8.981 f       u_aq_axi_master/N540/Z (GTP_LUT2)
                                   net (fanout=1)        0.370       9.351         u_aq_axi_master/N540
                                                                           f       u_aq_axi_master/reg_r_last/CE (GTP_DFF_E)

 Data arrival time                                                   9.351         Logic Levels: 1  
                                                                                   Logic: 0.491ns(11.106%), Route: 3.930ns(88.894%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       4.930         aclk_1           
                                                                           r       u_aq_axi_master/reg_r_last/CLK (GTP_DFF_E)
 clock pessimism                                         0.000       4.930                          
 clock uncertainty                                       0.150       5.080                          

 Hold time                                              -0.211       4.869                          

 Data required time                                                  4.869                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.869                          
 Data arrival time                                                  -9.351                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.482                          
====================================================================================================

====================================================================================================

Startpoint  : video_timing_data_m0/read_req/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/frame_fifo_read_m0/read_req_d0/D (GTP_DFF_C)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.930
  Launch Clock Delay      :  4.927
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                       999.999     999.999 r                        
 ex_clk_50m                                              0.000     999.999 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000     999.999         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.210 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941    1002.151         nt_ex_clk_50m    
                                                                                   cmos_PLL/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523    1002.674 r       cmos_PLL/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=96)       2.252    1004.926         video_clk        
                                                                           r       video_timing_data_m0/read_req/CLK (GTP_DFF_C)

                                   tco                   0.325    1005.251 r       video_timing_data_m0/read_req/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441    1005.692         read_req         
                                                                           r       frame_read_write_m0/frame_fifo_read_m0/read_req_d0/D (GTP_DFF_C)

 Data arrival time                                                1005.692         Logic Levels: 0  
                                                                                   Logic: 0.325ns(42.428%), Route: 0.441ns(57.572%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 ex_clk_50m                                              0.000    1000.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000    1000.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941    1002.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526    1002.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252    1004.930         aclk_1           
                                                                           r       frame_read_write_m0/frame_fifo_read_m0/read_req_d0/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1004.930                          
 clock uncertainty                                      -0.150    1004.780                          

 Setup time                                             -0.032    1004.748                          

 Data required time                                               1004.748                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.748                          
 Data arrival time                                               -1005.692                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.944                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/D (GTP_DFF_C)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.930
  Launch Clock Delay      :  4.927
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                       999.999     999.999 r                        
 ex_clk_50m                                              0.000     999.999 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000     999.999         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.210 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941    1002.151         nt_ex_clk_50m    
                                                                                   cmos_PLL/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523    1002.674 r       cmos_PLL/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=96)       2.252    1004.926         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/CLK (GTP_DFF_C)

                                   tco                   0.325    1005.251 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370    1005.621         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [2]
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/D (GTP_DFF_C)

 Data arrival time                                                1005.621         Logic Levels: 0  
                                                                                   Logic: 0.325ns(46.763%), Route: 0.370ns(53.237%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 ex_clk_50m                                              0.000    1000.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000    1000.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941    1002.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526    1002.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252    1004.930         aclk_1           
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1004.930                          
 clock uncertainty                                      -0.150    1004.780                          

 Setup time                                             -0.032    1004.748                          

 Data required time                                               1004.748                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.748                          
 Data arrival time                                               -1005.621                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.873                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[3]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[3]/D (GTP_DFF_C)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.930
  Launch Clock Delay      :  4.927
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                       999.999     999.999 r                        
 ex_clk_50m                                              0.000     999.999 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000     999.999         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.210 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941    1002.151         nt_ex_clk_50m    
                                                                                   cmos_PLL/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523    1002.674 r       cmos_PLL/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=96)       2.252    1004.926         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[3]/CLK (GTP_DFF_C)

                                   tco                   0.325    1005.251 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[3]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370    1005.621         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [3]
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[3]/D (GTP_DFF_C)

 Data arrival time                                                1005.621         Logic Levels: 0  
                                                                                   Logic: 0.325ns(46.763%), Route: 0.370ns(53.237%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 ex_clk_50m                                              0.000    1000.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000    1000.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941    1002.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526    1002.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252    1004.930         aclk_1           
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[3]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1004.930                          
 clock uncertainty                                      -0.150    1004.780                          

 Setup time                                             -0.032    1004.748                          

 Data required time                                               1004.748                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.748                          
 Data arrival time                                               -1005.621                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.873                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[6]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[6]/D (GTP_DFF_C)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.930
  Launch Clock Delay      :  4.927
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   cmos_PLL/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.675 r       cmos_PLL/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=96)       2.252       4.927         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[6]/CLK (GTP_DFF_C)

                                   tco                   0.317       5.244 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[6]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       5.614         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [6]
                                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[6]/D (GTP_DFF_C)

 Data arrival time                                                   5.614         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       4.930         aclk_1           
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[6]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.930                          
 clock uncertainty                                       0.150       5.080                          

 Hold time                                               0.033       5.113                          

 Data required time                                                  5.113                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.113                          
 Data arrival time                                                  -5.614                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.501                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/D (GTP_DFF_C)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.930
  Launch Clock Delay      :  4.927
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   cmos_PLL/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.675 r       cmos_PLL/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=96)       2.252       4.927         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/CLK (GTP_DFF_C)

                                   tco                   0.317       5.244 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       5.614         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [2]
                                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/D (GTP_DFF_C)

 Data arrival time                                                   5.614         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       4.930         aclk_1           
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.930                          
 clock uncertainty                                       0.150       5.080                          

 Hold time                                               0.033       5.113                          

 Data required time                                                  5.113                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.113                          
 Data arrival time                                                  -5.614                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.501                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[3]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[3]/D (GTP_DFF_C)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.930
  Launch Clock Delay      :  4.927
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   cmos_PLL/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.675 r       cmos_PLL/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=96)       2.252       4.927         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[3]/CLK (GTP_DFF_C)

                                   tco                   0.317       5.244 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[3]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       5.614         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [3]
                                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[3]/D (GTP_DFF_C)

 Data arrival time                                                   5.614         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       4.930         aclk_1           
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[3]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.930                          
 clock uncertainty                                       0.150       5.080                          

 Hold time                                               0.033       5.113                          

 Data required time                                                  5.113                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.113                          
 Data arrival time                                                  -5.614                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.501                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[2] (GTP_ISERDES)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.101
  Launch Clock Delay      :  4.101
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.673 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       3.114         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       3.420 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       4.101         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)

                                   tco                   0.464       4.565 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.582       5.147         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   5.147         Logic Levels: 0  
                                                                                   Logic: 0.464ns(44.359%), Route: 0.582ns(55.641%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.000       2.000 r                        
 ex_clk_50m                                              0.000       2.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       2.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       4.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       4.673 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       5.114         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       5.420 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       6.101         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       6.101                          
 clock uncertainty                                      -0.150       5.951                          

 Setup time                                             -0.068       5.883                          

 Data required time                                                  5.883                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.883                          
 Data arrival time                                                  -5.147                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.736                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[1] (GTP_ISERDES)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.101
  Launch Clock Delay      :  4.101
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.673 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       3.114         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       3.420 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       4.101         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)

                                   tco                   0.464       4.565 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.582       5.147         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   5.147         Logic Levels: 0  
                                                                                   Logic: 0.464ns(44.359%), Route: 0.582ns(55.641%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.000       2.000 r                        
 ex_clk_50m                                              0.000       2.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       2.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       4.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       4.673 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       5.114         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       5.420 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       6.101         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       6.101                          
 clock uncertainty                                      -0.150       5.951                          

 Setup time                                             -0.068       5.883                          

 Data required time                                                  5.883                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.883                          
 Data arrival time                                                  -5.147                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.736                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[0] (GTP_ISERDES)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.101
  Launch Clock Delay      :  4.101
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.673 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       3.114         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       3.420 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       4.101         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)

                                   tco                   0.464       4.565 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.582       5.147         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   5.147         Logic Levels: 0  
                                                                                   Logic: 0.464ns(44.359%), Route: 0.582ns(55.641%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.000       2.000 r                        
 ex_clk_50m                                              0.000       2.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       2.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       4.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       4.673 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       5.114         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       5.420 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       6.101         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       6.101                          
 clock uncertainty                                      -0.150       5.951                          

 Setup time                                             -0.068       5.883                          

 Data required time                                                  5.883                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.883                          
 Data arrival time                                                  -5.147                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.736                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[2] (GTP_ISERDES)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.101
  Launch Clock Delay      :  4.101
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.673 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       3.114         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       3.420 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       4.101         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)

                                   tco                   0.464       4.565 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.582       5.147         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   5.147         Logic Levels: 0  
                                                                                   Logic: 0.464ns(44.359%), Route: 0.582ns(55.641%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.673 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       3.114         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       3.420 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       4.101         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.101                          
 clock uncertainty                                       0.000       4.101                          

 Hold time                                               0.001       4.102                          

 Data required time                                                  4.102                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.102                          
 Data arrival time                                                  -5.147                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.045                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[1] (GTP_ISERDES)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.101
  Launch Clock Delay      :  4.101
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.673 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       3.114         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       3.420 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       4.101         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)

                                   tco                   0.464       4.565 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.582       5.147         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   5.147         Logic Levels: 0  
                                                                                   Logic: 0.464ns(44.359%), Route: 0.582ns(55.641%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.673 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       3.114         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       3.420 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       4.101         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.101                          
 clock uncertainty                                       0.000       4.101                          

 Hold time                                               0.001       4.102                          

 Data required time                                                  4.102                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.102                          
 Data arrival time                                                  -5.147                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.045                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[0] (GTP_ISERDES)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.101
  Launch Clock Delay      :  4.101
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.673 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       3.114         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       3.420 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       4.101         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)

                                   tco                   0.464       4.565 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.582       5.147         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   5.147         Logic Levels: 0  
                                                                                   Logic: 0.464ns(44.359%), Route: 0.582ns(55.641%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.673 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       3.114         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       3.420 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       4.101         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.101                          
 clock uncertainty                                       0.000       4.101                          

 Hold time                                               0.001       4.102                          

 Data required time                                                  4.102                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.102                          
 Data arrival time                                                  -5.147                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.045                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training/CLK (GTP_DFF_P)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_RST_ACK (GTP_DDRPHY)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.610
  Launch Clock Delay      :  4.927
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.675 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.927         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training/CLK (GTP_DFF_P)

                                   tco                   0.325       5.252 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training/Q (GTP_DFF_P)
                                   net (fanout=3)        0.482       5.734         u_DDR3/u_ipsl_hmic_h_phy_top/srb_dqs_rst_training
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/N20/I1 (GTP_LUT2)
                                   td                    0.192       5.926 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/N20/Z (GTP_LUT2)
                                   net (fanout=1)        0.370       6.296         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_rst_ack
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_RST_ACK (GTP_DDRPHY)

 Data arrival time                                                   6.296         Logic Levels: 1  
                                                                                   Logic: 0.517ns(37.765%), Route: 0.852ns(62.235%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         4.000       4.000 r                        
 ex_clk_50m                                              0.000       4.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       4.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       5.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       6.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       6.673 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       7.114         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       7.420 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       8.101         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       8.101 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      10.610         u_DDR3/ddrc_core_clk
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
 clock pessimism                                         0.000      10.610                          
 clock uncertainty                                      -0.150      10.460                          

 Setup time                                              0.031      10.491                          

 Data required time                                                 10.491                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.491                          
 Data arrival time                                                  -6.296                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.195                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/CLK (GTP_DFF_C)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_TYPE[0] (GTP_DDRPHY)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.610
  Launch Clock Delay      :  4.927
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.675 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.927         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/CLK (GTP_DFF_C)

                                   tco                   0.325       5.252 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       5.693         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0]
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_TYPE[0] (GTP_DDRPHY)

 Data arrival time                                                   5.693         Logic Levels: 0  
                                                                                   Logic: 0.325ns(42.428%), Route: 0.441ns(57.572%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         4.000       4.000 r                        
 ex_clk_50m                                              0.000       4.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       4.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       5.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       6.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       6.673 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       7.114         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       7.420 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       8.101         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       8.101 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      10.610         u_DDR3/ddrc_core_clk
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
 clock pessimism                                         0.000      10.610                          
 clock uncertainty                                      -0.150      10.460                          

 Setup time                                             -0.568       9.892                          

 Data required time                                                  9.892                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.892                          
 Data arrival time                                                  -5.693                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.199                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/CLK (GTP_DFF_P)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_TYPE[1] (GTP_DDRPHY)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.610
  Launch Clock Delay      :  4.927
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.675 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.927         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/CLK (GTP_DFF_P)

                                   tco                   0.325       5.252 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/Q (GTP_DFF_P)
                                   net (fanout=2)        0.441       5.693         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_type [1]
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_TYPE[1] (GTP_DDRPHY)

 Data arrival time                                                   5.693         Logic Levels: 0  
                                                                                   Logic: 0.325ns(42.428%), Route: 0.441ns(57.572%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         4.000       4.000 r                        
 ex_clk_50m                                              0.000       4.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       4.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       5.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       6.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       6.673 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       7.114         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       7.420 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       8.101         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       8.101 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      10.610         u_DDR3/ddrc_core_clk
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
 clock pessimism                                         0.000      10.610                          
 clock uncertainty                                      -0.150      10.460                          

 Setup time                                             -0.564       9.896                          

 Data required time                                                  9.896                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.896                          
 Data arrival time                                                  -5.693                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.203                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/CLK (GTP_DFF_CE)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_COMP_VAL_H[0] (GTP_DDRPHY)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.610
  Launch Clock Delay      :  4.927
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.675 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.927         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/CLK (GTP_DFF_CE)

                                   tco                   0.317       5.244 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       5.614         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_h [0]
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_COMP_VAL_H[0] (GTP_DDRPHY)

 Data arrival time                                                   5.614         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.673 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       3.114         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       3.420 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       4.101         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.101 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509       6.610         u_DDR3/ddrc_core_clk
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
 clock pessimism                                         0.000       6.610                          
 clock uncertainty                                       0.150       6.760                          

 Hold time                                               0.683       7.443                          

 Data required time                                                  7.443                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.443                          
 Data arrival time                                                  -5.614                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.829                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/CLK (GTP_DFF_CE)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_COMP_DIR_H (GTP_DDRPHY)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.610
  Launch Clock Delay      :  4.927
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.675 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.927         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/CLK (GTP_DFF_CE)

                                   tco                   0.317       5.244 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       5.614         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_dir_h
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_COMP_DIR_H (GTP_DDRPHY)

 Data arrival time                                                   5.614         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.673 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       3.114         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       3.420 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       4.101         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.101 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509       6.610         u_DDR3/ddrc_core_clk
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
 clock pessimism                                         0.000       6.610                          
 clock uncertainty                                       0.150       6.760                          

 Hold time                                               0.681       7.441                          

 Data required time                                                  7.441                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.441                          
 Data arrival time                                                  -5.614                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.827                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_l[0]/CLK (GTP_DFF_CE)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_COMP_VAL_L[0] (GTP_DDRPHY)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.610
  Launch Clock Delay      :  4.927
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.675 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.927         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_l[0]/CLK (GTP_DFF_CE)

                                   tco                   0.317       5.244 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_l[0]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       5.614         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_l [0]
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_COMP_VAL_L[0] (GTP_DDRPHY)

 Data arrival time                                                   5.614         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.673 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       3.114         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       3.420 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       4.101         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.101 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509       6.610         u_DDR3/ddrc_core_clk
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
 clock pessimism                                         0.000       6.610                          
 clock uncertainty                                       0.150       6.760                          

 Hold time                                               0.674       7.434                          

 Data required time                                                  7.434                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.434                          
 Data arrival time                                                  -5.614                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.820                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[6]/CLK (GTP_DFF_C)
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/bcad/D (GTP_DFF_C)
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.751
  Launch Clock Delay      :  4.751
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370       3.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751       4.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[6]/CLK (GTP_DFF_C)

                                   tco                   0.325       5.076 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[6]/Q (GTP_DFF_C)
                                   net (fanout=12)       0.623       5.699         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct [6]
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N269_mux15_9/I0 (GTP_LUT3)
                                   td                    0.231       5.930 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N269_mux15_9/Z (GTP_LUT3)
                                   net (fanout=1)        0.370       6.300         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N26667
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N269_mux15_12/I4 (GTP_LUT5)
                                   td                    0.174       6.474 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N269_mux15_12/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       6.844         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N26670
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N269_mux15_13/I4 (GTP_LUT5)
                                   td                    0.174       7.018 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N269_mux15_13/Z (GTP_LUT5)
                                   net (fanout=46)       0.804       7.822         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N22040
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N703_6/I2 (GTP_LUT3)
                                   td                    0.174       7.996 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N703_6/Z (GTP_LUT3)
                                   net (fanout=9)        0.594       8.590         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N21070
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N480_2/I4 (GTP_LUT5)
                                   td                    0.174       8.764 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N480_2/Z (GTP_LUT5)
                                   net (fanout=9)        0.594       9.358         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N480
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N487_21_4/I4 (GTP_LUT5)
                                   td                    0.174       9.532 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N487_21_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       9.902         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N25558
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N487_21_5/I1 (GTP_LUT2)
                                   td                    0.174      10.076 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N487_21_5/Z (GTP_LUT2)
                                   net (fanout=1)        0.370      10.446         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N17378
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N487_24/I4 (GTP_LUT5)
                                   td                    0.164      10.610 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N487_24/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      10.610         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/gbcad
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/bcad/D (GTP_DFF_C)

 Data arrival time                                                  10.610         Logic Levels: 8  
                                                                                   Logic: 1.764ns(30.108%), Route: 4.095ns(69.892%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 rx_clki                                                 0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000    1000.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870    1002.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549    1002.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370    1003.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1003.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751    1004.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/bcad/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1004.751                          
 clock uncertainty                                      -0.050    1004.701                          

 Setup time                                             -0.032    1004.669                          

 Data required time                                               1004.669                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.669                          
 Data arrival time                                                 -10.610                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.059                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[6]/CLK (GTP_DFF_C)
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/D (GTP_DFF_C)
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.751
  Launch Clock Delay      :  4.751
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370       3.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751       4.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[6]/CLK (GTP_DFF_C)

                                   tco                   0.325       5.076 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[6]/Q (GTP_DFF_C)
                                   net (fanout=12)       0.623       5.699         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct [6]
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N269_mux15_9/I0 (GTP_LUT3)
                                   td                    0.231       5.930 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N269_mux15_9/Z (GTP_LUT3)
                                   net (fanout=1)        0.370       6.300         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N26667
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N269_mux15_12/I4 (GTP_LUT5)
                                   td                    0.174       6.474 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N269_mux15_12/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       6.844         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N26670
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N269_mux15_13/I4 (GTP_LUT5)
                                   td                    0.174       7.018 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N269_mux15_13/Z (GTP_LUT5)
                                   net (fanout=46)       0.804       7.822         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N22040
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N578/I2 (GTP_LUT3)
                                   td                    0.174       7.996 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N578/Z (GTP_LUT3)
                                   net (fanout=4)        0.511       8.507         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N578
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600_mux15_4/I4 (GTP_LUT5)
                                   td                    0.174       8.681 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600_mux15_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       9.051         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N26129
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600_mux15_10/I0 (GTP_LUT5)
                                   td                    0.236       9.287 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600_mux15_10/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       9.657         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N26135
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600_mux15_11/I4 (GTP_LUT5)
                                   td                    0.174       9.831 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600_mux15_11/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      10.201         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N602_1/I4 (GTP_LUT5)
                                   td                    0.164      10.365 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N602_1/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      10.365         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/girle
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/D (GTP_DFF_C)

 Data arrival time                                                  10.365         Logic Levels: 8  
                                                                                   Logic: 1.826ns(32.526%), Route: 3.788ns(67.474%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 rx_clki                                                 0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000    1000.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870    1002.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549    1002.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370    1003.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1003.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751    1004.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1004.751                          
 clock uncertainty                                      -0.050    1004.701                          

 Setup time                                             -0.032    1004.669                          

 Data required time                                               1004.669                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.669                          
 Data arrival time                                                 -10.365                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.304                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[6]/CLK (GTP_DFF_C)
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/damac[46]/CE (GTP_DFF_CE)
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.751
  Launch Clock Delay      :  4.751
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370       3.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751       4.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[6]/CLK (GTP_DFF_C)

                                   tco                   0.325       5.076 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[6]/Q (GTP_DFF_C)
                                   net (fanout=12)       0.623       5.699         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct [6]
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N269_mux15_9/I0 (GTP_LUT3)
                                   td                    0.231       5.930 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N269_mux15_9/Z (GTP_LUT3)
                                   net (fanout=1)        0.370       6.300         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N26667
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N269_mux15_12/I4 (GTP_LUT5)
                                   td                    0.174       6.474 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N269_mux15_12/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       6.844         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N26670
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N269_mux15_13/I4 (GTP_LUT5)
                                   td                    0.174       7.018 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N269_mux15_13/Z (GTP_LUT5)
                                   net (fanout=46)       0.804       7.822         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N22040
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N703_6/I2 (GTP_LUT3)
                                   td                    0.174       7.996 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N703_6/Z (GTP_LUT3)
                                   net (fanout=9)        0.594       8.590         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N21070
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N449_3/I4 (GTP_LUT5)
                                   td                    0.164       8.754 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N449_3/Z (GTP_LUT5)
                                   net (fanout=9)        0.594       9.348         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N449
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/damac[46]/CE (GTP_DFF_CE)

 Data arrival time                                                   9.348         Logic Levels: 5  
                                                                                   Logic: 1.242ns(27.018%), Route: 3.355ns(72.982%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 rx_clki                                                 0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000    1000.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870    1002.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549    1002.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370    1003.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1003.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751    1004.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/damac[46]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1004.751                          
 clock uncertainty                                      -0.050    1004.701                          

 Setup time                                             -0.277    1004.424                          

 Data required time                                               1004.424                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.424                          
 Data arrival time                                                  -9.348                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.076                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rpdv/CLK (GTP_DFF_C)
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpdv_d/D (GTP_DFF_C)
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.751
  Launch Clock Delay      :  4.751
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370       3.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751       4.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rpdv/CLK (GTP_DFF_C)

                                   tco                   0.317       5.068 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rpdv/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       5.438         u_tsmac_phy/U_pgs_tsmac_core_v1_1/rpdv_i
                                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpdv_d/D (GTP_DFF_C)

 Data arrival time                                                   5.438         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370       3.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751       4.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpdv_d/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.751                          
 clock uncertainty                                       0.000       4.751                          

 Hold time                                               0.033       4.784                          

 Data required time                                                  4.784                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.784                          
 Data arrival time                                                  -5.438                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_TSMAC_FIFO_RXCKLI/U_ipml_fifo_TSMAC_FIFO_RXCKLI/U_ipml_fifo_ctrl/wrptr1[5]/CLK (GTP_DFF_C)
Endpoint    : u_TSMAC_FIFO_RXCKLI/U_ipml_fifo_TSMAC_FIFO_RXCKLI/U_ipml_fifo_ctrl/wrptr2[5]/D (GTP_DFF_C)
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.751
  Launch Clock Delay      :  4.751
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370       3.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751       4.751         rx_clki_clkbufg  
                                                                           r       u_TSMAC_FIFO_RXCKLI/U_ipml_fifo_TSMAC_FIFO_RXCKLI/U_ipml_fifo_ctrl/wrptr1[5]/CLK (GTP_DFF_C)

                                   tco                   0.317       5.068 f       u_TSMAC_FIFO_RXCKLI/U_ipml_fifo_TSMAC_FIFO_RXCKLI/U_ipml_fifo_ctrl/wrptr1[5]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       5.438         u_TSMAC_FIFO_RXCKLI/U_ipml_fifo_TSMAC_FIFO_RXCKLI/U_ipml_fifo_ctrl/wrptr1 [5]
                                                                           f       u_TSMAC_FIFO_RXCKLI/U_ipml_fifo_TSMAC_FIFO_RXCKLI/U_ipml_fifo_ctrl/wrptr2[5]/D (GTP_DFF_C)

 Data arrival time                                                   5.438         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370       3.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751       4.751         rx_clki_clkbufg  
                                                                           r       u_TSMAC_FIFO_RXCKLI/U_ipml_fifo_TSMAC_FIFO_RXCKLI/U_ipml_fifo_ctrl/wrptr2[5]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.751                          
 clock uncertainty                                       0.000       4.751                          

 Hold time                                               0.033       4.784                          

 Data required time                                                  4.784                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.784                          
 Data arrival time                                                  -5.438                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn1/CLK (GTP_DFF)
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/D (GTP_DFF)
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.751
  Launch Clock Delay      :  4.751
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370       3.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751       4.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn1/CLK (GTP_DFF)

                                   tco                   0.317       5.068 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn1/Q (GTP_DFF)
                                   net (fanout=1)        0.370       5.438         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn1
                                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/D (GTP_DFF)

 Data arrival time                                                   5.438         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370       3.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751       4.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/CLK (GTP_DFF)
 clock pessimism                                         0.000       4.751                          
 clock uncertainty                                       0.000       4.751                          

 Hold time                                               0.033       4.784                          

 Data required time                                                  4.784                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.784                          
 Data arrival time                                                  -5.438                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/CLK (GTP_DFF_C)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/C (GTP_DFF_C)
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.927
  Launch Clock Delay      :  4.927
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.675 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.927         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/CLK (GTP_DFF_C)

                                   tco                   0.317       5.244 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       5.244         u_DDR3/global_reset_n
                                                                                   u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0/I (GTP_INV)
                                   td                    0.000       5.244 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0/Z (GTP_INV)
                                   net (fanout=137)      1.168       6.412         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/C (GTP_DFF_C)

 Data arrival time                                                   6.412         Logic Levels: 1  
                                                                                   Logic: 0.317ns(21.347%), Route: 1.168ns(78.653%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 ex_clk_50m                                              0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      20.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941      22.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      22.675 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252      24.927         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.927                          
 clock uncertainty                                      -0.150      24.777                          

 Recovery time                                          -0.277      24.500                          

 Data required time                                                 24.500                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.500                          
 Data arrival time                                                  -6.412                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/CLK (GTP_DFF_C)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_from_training/C (GTP_DFF_C)
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.927
  Launch Clock Delay      :  4.927
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.675 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.927         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/CLK (GTP_DFF_C)

                                   tco                   0.317       5.244 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       5.244         u_DDR3/global_reset_n
                                                                                   u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0/I (GTP_INV)
                                   td                    0.000       5.244 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0/Z (GTP_INV)
                                   net (fanout=137)      1.168       6.412         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_from_training/C (GTP_DFF_C)

 Data arrival time                                                   6.412         Logic Levels: 1  
                                                                                   Logic: 0.317ns(21.347%), Route: 1.168ns(78.653%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 ex_clk_50m                                              0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      20.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941      22.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      22.675 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252      24.927         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_from_training/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.927                          
 clock uncertainty                                      -0.150      24.777                          

 Recovery time                                          -0.277      24.500                          

 Data required time                                                 24.500                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.500                          
 Data arrival time                                                  -6.412                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/CLK (GTP_DFF_C)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/P (GTP_DFF_P)
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.927
  Launch Clock Delay      :  4.927
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.675 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.927         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/CLK (GTP_DFF_C)

                                   tco                   0.317       5.244 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       5.244         u_DDR3/global_reset_n
                                                                                   u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0/I (GTP_INV)
                                   td                    0.000       5.244 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0/Z (GTP_INV)
                                   net (fanout=137)      1.168       6.412         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/P (GTP_DFF_P)

 Data arrival time                                                   6.412         Logic Levels: 1  
                                                                                   Logic: 0.317ns(21.347%), Route: 1.168ns(78.653%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 ex_clk_50m                                              0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      20.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941      22.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      22.675 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252      24.927         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/CLK (GTP_DFF_P)
 clock pessimism                                         0.000      24.927                          
 clock uncertainty                                      -0.150      24.777                          

 Recovery time                                          -0.277      24.500                          

 Data required time                                                 24.500                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.500                          
 Data arrival time                                                  -6.412                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/CLK (GTP_DFF_C)
Endpoint    : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/psel/C (GTP_DFF_C)
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.927
  Launch Clock Delay      :  4.927
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.675 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.927         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/CLK (GTP_DFF_C)

                                   tco                   0.325       5.252 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/Q (GTP_DFF_C)
                                   net (fanout=4)        0.000       5.252         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn
                                                                                   u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N0/I (GTP_INV)
                                   td                    0.000       5.252 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N0/Z (GTP_INV)
                                   net (fanout=10)       0.632       5.884         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N0
                                                                           f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/psel/C (GTP_DFF_C)

 Data arrival time                                                   5.884         Logic Levels: 1  
                                                                                   Logic: 0.325ns(33.960%), Route: 0.632ns(66.040%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.675 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.927         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/psel/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.927                          
 clock uncertainty                                       0.000       4.927                          

 Removal time                                           -0.211       4.716                          

 Data required time                                                  4.716                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.716                          
 Data arrival time                                                  -5.884                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.168                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/CLK (GTP_DFF_C)
Endpoint    : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/ddrc_init_done/C (GTP_DFF_C)
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.927
  Launch Clock Delay      :  4.927
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.675 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.927         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/CLK (GTP_DFF_C)

                                   tco                   0.325       5.252 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/Q (GTP_DFF_C)
                                   net (fanout=4)        0.000       5.252         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn
                                                                                   u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N0/I (GTP_INV)
                                   td                    0.000       5.252 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N0/Z (GTP_INV)
                                   net (fanout=10)       0.632       5.884         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N0
                                                                           f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/ddrc_init_done/C (GTP_DFF_C)

 Data arrival time                                                   5.884         Logic Levels: 1  
                                                                                   Logic: 0.325ns(33.960%), Route: 0.632ns(66.040%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.675 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.927         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/ddrc_init_done/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.927                          
 clock uncertainty                                       0.000       4.927                          

 Removal time                                           -0.211       4.716                          

 Data required time                                                  4.716                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.716                          
 Data arrival time                                                  -5.884                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.168                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/CLK (GTP_DFF_C)
Endpoint    : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[6]/C (GTP_DFF_CE)
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.927
  Launch Clock Delay      :  4.927
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.675 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.927         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/CLK (GTP_DFF_C)

                                   tco                   0.325       5.252 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/Q (GTP_DFF_C)
                                   net (fanout=4)        0.000       5.252         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn
                                                                                   u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N0/I (GTP_INV)
                                   td                    0.000       5.252 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N0/Z (GTP_INV)
                                   net (fanout=10)       0.632       5.884         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N0
                                                                           f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[6]/C (GTP_DFF_CE)

 Data arrival time                                                   5.884         Logic Levels: 1  
                                                                                   Logic: 0.325ns(33.960%), Route: 0.632ns(66.040%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.675 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.927         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[6]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.927                          
 clock uncertainty                                       0.000       4.927                          

 Removal time                                           -0.211       4.716                          

 Data required time                                                  4.716                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.716                          
 Data arrival time                                                  -5.884                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.168                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[30]/C (GTP_DFF_C)
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.930
  Launch Clock Delay      :  4.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4234)     2.252       4.930         HCLK             
                                                                           r       u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)

                                   tco                   0.325       5.255 r       u_rst_gen/sysreset_st_3/Q (GTP_DFF_C)
                                   net (fanout=34)       3.560       8.815         SYSRESETn        
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N12_1/I3 (GTP_LUT4)
                                   td                    0.164       8.979 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N12_1/Z (GTP_LUT4)
                                   net (fanout=180)      1.340      10.319         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srtfn
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[30]/C (GTP_DFF_C)

 Data arrival time                                                  10.319         Logic Levels: 1  
                                                                                   Logic: 0.489ns(9.074%), Route: 4.900ns(90.926%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 ex_clk_50m                                              0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      10.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941      12.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      12.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4234)     2.252      14.930         HCLK             
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[30]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      14.930                          
 clock uncertainty                                      -0.150      14.780                          

 Recovery time                                          -0.277      14.503                          

 Data required time                                                 14.503                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.503                          
 Data arrival time                                                 -10.319                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.184                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[29]/C (GTP_DFF_C)
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.930
  Launch Clock Delay      :  4.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4234)     2.252       4.930         HCLK             
                                                                           r       u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)

                                   tco                   0.325       5.255 r       u_rst_gen/sysreset_st_3/Q (GTP_DFF_C)
                                   net (fanout=34)       3.560       8.815         SYSRESETn        
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N12_1/I3 (GTP_LUT4)
                                   td                    0.164       8.979 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N12_1/Z (GTP_LUT4)
                                   net (fanout=180)      1.340      10.319         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srtfn
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[29]/C (GTP_DFF_C)

 Data arrival time                                                  10.319         Logic Levels: 1  
                                                                                   Logic: 0.489ns(9.074%), Route: 4.900ns(90.926%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 ex_clk_50m                                              0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      10.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941      12.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      12.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4234)     2.252      14.930         HCLK             
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[29]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      14.930                          
 clock uncertainty                                      -0.150      14.780                          

 Recovery time                                          -0.277      14.503                          

 Data required time                                                 14.503                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.503                          
 Data arrival time                                                 -10.319                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.184                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[28]/C (GTP_DFF_C)
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.930
  Launch Clock Delay      :  4.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4234)     2.252       4.930         HCLK             
                                                                           r       u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)

                                   tco                   0.325       5.255 r       u_rst_gen/sysreset_st_3/Q (GTP_DFF_C)
                                   net (fanout=34)       3.560       8.815         SYSRESETn        
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N12_1/I3 (GTP_LUT4)
                                   td                    0.164       8.979 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N12_1/Z (GTP_LUT4)
                                   net (fanout=180)      1.340      10.319         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srtfn
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[28]/C (GTP_DFF_C)

 Data arrival time                                                  10.319         Logic Levels: 1  
                                                                                   Logic: 0.489ns(9.074%), Route: 4.900ns(90.926%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 ex_clk_50m                                              0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      10.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941      12.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      12.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4234)     2.252      14.930         HCLK             
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[28]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      14.930                          
 clock uncertainty                                      -0.150      14.780                          

 Recovery time                                          -0.277      14.503                          

 Data required time                                                 14.503                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.503                          
 Data arrival time                                                 -10.319                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.184                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/wdog_itop[0]/CLK (GTP_DFF_C)
Endpoint    : u_rst_gen/cnt[4]/C (GTP_DFF_CE)
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.930
  Launch Clock Delay      :  4.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4234)     2.252       4.930         HCLK             
                                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/wdog_itop[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       5.247 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/wdog_itop[0]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       5.688         u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/wdog_itop [0]
                                                                                   u_rst_gen/N3/I2 (GTP_LUT4)
                                   td                    0.279       5.967 f       u_rst_gen/N3/Z (GTP_LUT4)
                                   net (fanout=6)        0.553       6.520         u_rst_gen/N3     
                                                                           f       u_rst_gen/cnt[4]/C (GTP_DFF_CE)

 Data arrival time                                                   6.520         Logic Levels: 1  
                                                                                   Logic: 0.596ns(37.484%), Route: 0.994ns(62.516%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4234)     2.252       4.930         HCLK             
                                                                           r       u_rst_gen/cnt[4]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.930                          
 clock uncertainty                                       0.000       4.930                          

 Removal time                                           -0.211       4.719                          

 Data required time                                                  4.719                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.719                          
 Data arrival time                                                  -6.520                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.801                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/wdog_itop[0]/CLK (GTP_DFF_C)
Endpoint    : u_rst_gen/cnt[1]/C (GTP_DFF_CE)
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.930
  Launch Clock Delay      :  4.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4234)     2.252       4.930         HCLK             
                                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/wdog_itop[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       5.247 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/wdog_itop[0]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       5.688         u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/wdog_itop [0]
                                                                                   u_rst_gen/N3/I2 (GTP_LUT4)
                                   td                    0.279       5.967 f       u_rst_gen/N3/Z (GTP_LUT4)
                                   net (fanout=6)        0.553       6.520         u_rst_gen/N3     
                                                                           f       u_rst_gen/cnt[1]/C (GTP_DFF_CE)

 Data arrival time                                                   6.520         Logic Levels: 1  
                                                                                   Logic: 0.596ns(37.484%), Route: 0.994ns(62.516%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4234)     2.252       4.930         HCLK             
                                                                           r       u_rst_gen/cnt[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.930                          
 clock uncertainty                                       0.000       4.930                          

 Removal time                                           -0.211       4.719                          

 Data required time                                                  4.719                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.719                          
 Data arrival time                                                  -6.520                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.801                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/wdog_itop[0]/CLK (GTP_DFF_C)
Endpoint    : u_rst_gen/cnt[2]/C (GTP_DFF_CE)
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.930
  Launch Clock Delay      :  4.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4234)     2.252       4.930         HCLK             
                                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/wdog_itop[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       5.247 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/wdog_itop[0]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       5.688         u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/wdog_itop [0]
                                                                                   u_rst_gen/N3/I2 (GTP_LUT4)
                                   td                    0.279       5.967 f       u_rst_gen/N3/Z (GTP_LUT4)
                                   net (fanout=6)        0.553       6.520         u_rst_gen/N3     
                                                                           f       u_rst_gen/cnt[2]/C (GTP_DFF_CE)

 Data arrival time                                                   6.520         Logic Levels: 1  
                                                                                   Logic: 0.596ns(37.484%), Route: 0.994ns(62.516%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4234)     2.252       4.930         HCLK             
                                                                           r       u_rst_gen/cnt[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.930                          
 clock uncertainty                                       0.000       4.930                          

 Removal time                                           -0.211       4.719                          

 Data required time                                                  4.719                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.719                          
 Data arrival time                                                  -6.520                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.801                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_C)
Endpoint    : u_rst_gen/cnt[0]/C (GTP_DFF_CE)
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.930
  Launch Clock Delay      :  4.927
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.675 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.927         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_C)

                                   tco                   0.325       5.252 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/Q (GTP_DFF_C)
                                   net (fanout=8)        0.582       5.834         nt_LED[2]        
                                                                                   u_rst_gen/N3/I0 (GTP_LUT4)
                                   td                    0.245       6.079 r       u_rst_gen/N3/Z (GTP_LUT4)
                                   net (fanout=6)        0.553       6.632         u_rst_gen/N3     
                                                                           r       u_rst_gen/cnt[0]/C (GTP_DFF_CE)

 Data arrival time                                                   6.632         Logic Levels: 1  
                                                                                   Logic: 0.570ns(33.431%), Route: 1.135ns(66.569%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 ex_clk_50m                                              0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      10.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941      12.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      12.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4234)     2.252      14.930         HCLK             
                                                                           r       u_rst_gen/cnt[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      14.930                          
 clock uncertainty                                      -0.150      14.780                          

 Recovery time                                          -0.277      14.503                          

 Data required time                                                 14.503                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.503                          
 Data arrival time                                                  -6.632                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.871                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_C)
Endpoint    : u_rst_gen/cnt[1]/C (GTP_DFF_CE)
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.930
  Launch Clock Delay      :  4.927
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.675 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.927         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_C)

                                   tco                   0.325       5.252 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/Q (GTP_DFF_C)
                                   net (fanout=8)        0.582       5.834         nt_LED[2]        
                                                                                   u_rst_gen/N3/I0 (GTP_LUT4)
                                   td                    0.245       6.079 r       u_rst_gen/N3/Z (GTP_LUT4)
                                   net (fanout=6)        0.553       6.632         u_rst_gen/N3     
                                                                           r       u_rst_gen/cnt[1]/C (GTP_DFF_CE)

 Data arrival time                                                   6.632         Logic Levels: 1  
                                                                                   Logic: 0.570ns(33.431%), Route: 1.135ns(66.569%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 ex_clk_50m                                              0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      10.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941      12.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      12.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4234)     2.252      14.930         HCLK             
                                                                           r       u_rst_gen/cnt[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      14.930                          
 clock uncertainty                                      -0.150      14.780                          

 Recovery time                                          -0.277      14.503                          

 Data required time                                                 14.503                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.503                          
 Data arrival time                                                  -6.632                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.871                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_C)
Endpoint    : u_rst_gen/cnt[2]/C (GTP_DFF_CE)
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.930
  Launch Clock Delay      :  4.927
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.675 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.927         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_C)

                                   tco                   0.325       5.252 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/Q (GTP_DFF_C)
                                   net (fanout=8)        0.582       5.834         nt_LED[2]        
                                                                                   u_rst_gen/N3/I0 (GTP_LUT4)
                                   td                    0.245       6.079 r       u_rst_gen/N3/Z (GTP_LUT4)
                                   net (fanout=6)        0.553       6.632         u_rst_gen/N3     
                                                                           r       u_rst_gen/cnt[2]/C (GTP_DFF_CE)

 Data arrival time                                                   6.632         Logic Levels: 1  
                                                                                   Logic: 0.570ns(33.431%), Route: 1.135ns(66.569%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 ex_clk_50m                                              0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      10.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941      12.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      12.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4234)     2.252      14.930         HCLK             
                                                                           r       u_rst_gen/cnt[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      14.930                          
 clock uncertainty                                      -0.150      14.780                          

 Recovery time                                          -0.277      14.503                          

 Data required time                                                 14.503                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.503                          
 Data arrival time                                                  -6.632                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.871                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_C)
Endpoint    : u_rst_gen/cnt[0]/C (GTP_DFF_CE)
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.930
  Launch Clock Delay      :  4.927
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.675 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.927         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_C)

                                   tco                   0.317       5.244 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/Q (GTP_DFF_C)
                                   net (fanout=8)        0.582       5.826         nt_LED[2]        
                                                                                   u_rst_gen/N3/I0 (GTP_LUT4)
                                   td                    0.246       6.072 f       u_rst_gen/N3/Z (GTP_LUT4)
                                   net (fanout=6)        0.553       6.625         u_rst_gen/N3     
                                                                           f       u_rst_gen/cnt[0]/C (GTP_DFF_CE)

 Data arrival time                                                   6.625         Logic Levels: 1  
                                                                                   Logic: 0.563ns(33.157%), Route: 1.135ns(66.843%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4234)     2.252       4.930         HCLK             
                                                                           r       u_rst_gen/cnt[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.930                          
 clock uncertainty                                       0.150       5.080                          

 Removal time                                           -0.211       4.869                          

 Data required time                                                  4.869                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.869                          
 Data arrival time                                                  -6.625                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.756                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_C)
Endpoint    : u_rst_gen/cnt[1]/C (GTP_DFF_CE)
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.930
  Launch Clock Delay      :  4.927
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.675 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.927         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_C)

                                   tco                   0.317       5.244 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/Q (GTP_DFF_C)
                                   net (fanout=8)        0.582       5.826         nt_LED[2]        
                                                                                   u_rst_gen/N3/I0 (GTP_LUT4)
                                   td                    0.246       6.072 f       u_rst_gen/N3/Z (GTP_LUT4)
                                   net (fanout=6)        0.553       6.625         u_rst_gen/N3     
                                                                           f       u_rst_gen/cnt[1]/C (GTP_DFF_CE)

 Data arrival time                                                   6.625         Logic Levels: 1  
                                                                                   Logic: 0.563ns(33.157%), Route: 1.135ns(66.843%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4234)     2.252       4.930         HCLK             
                                                                           r       u_rst_gen/cnt[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.930                          
 clock uncertainty                                       0.150       5.080                          

 Removal time                                           -0.211       4.869                          

 Data required time                                                  4.869                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.869                          
 Data arrival time                                                  -6.625                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.756                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_C)
Endpoint    : u_rst_gen/cnt[2]/C (GTP_DFF_CE)
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.930
  Launch Clock Delay      :  4.927
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.675 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.927         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_C)

                                   tco                   0.317       5.244 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/Q (GTP_DFF_C)
                                   net (fanout=8)        0.582       5.826         nt_LED[2]        
                                                                                   u_rst_gen/N3/I0 (GTP_LUT4)
                                   td                    0.246       6.072 f       u_rst_gen/N3/Z (GTP_LUT4)
                                   net (fanout=6)        0.553       6.625         u_rst_gen/N3     
                                                                           f       u_rst_gen/cnt[2]/C (GTP_DFF_CE)

 Data arrival time                                                   6.625         Logic Levels: 1  
                                                                                   Logic: 0.563ns(33.157%), Route: 1.135ns(66.843%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4234)     2.252       4.930         HCLK             
                                                                           r       u_rst_gen/cnt[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.930                          
 clock uncertainty                                       0.150       5.080                          

 Removal time                                           -0.211       4.869                          

 Data required time                                                  4.869                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.869                          
 Data arrival time                                                  -6.625                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.756                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)
Endpoint    : video_timing_data_m0/vout_data_r[15]/C (GTP_DFF_C)
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.927
  Launch Clock Delay      :  4.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                       1110110.000
                                                               1110110.000 r                        
 ex_clk_50m                                              0.000 1110110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000 1110110.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211 1110111.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941 1110112.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526 1110112.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4234)     2.252 1110114.930         HCLK             
                                                                           r       u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)

                                   tco                   0.317 1110115.247 f       u_rst_gen/sysreset_st_3/Q (GTP_DFF_C)
                                   net (fanout=34)       0.000 1110115.247         SYSRESETn        
                                                                                   N78_0/I (GTP_INV)
                                   td                    0.000 1110115.247 r       N78_0/Z (GTP_INV)
                                   net (fanout=4038)     3.560 1110118.807         N78_0            
                                                                           r       video_timing_data_m0/vout_data_r[15]/C (GTP_DFF_C)

 Data arrival time                                             1110118.807         Logic Levels: 1  
                                                                                   Logic: 0.317ns(8.176%), Route: 3.560ns(91.824%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                    1110110.001
                                                               1110110.001 r                        
 ex_clk_50m                                              0.000 1110110.001 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000 1110110.001         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211 1110111.212 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941 1110112.153         nt_ex_clk_50m    
                                                                                   cmos_PLL/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523 1110112.676 r       cmos_PLL/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=96)       2.252 1110114.928         video_clk        
                                                                           r       video_timing_data_m0/vout_data_r[15]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000 1110114.928                          
 clock uncertainty                                      -0.150 1110114.778                          

 Recovery time                                          -0.277 1110114.501                          

 Data required time                                            1110114.501                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1110114.501                          
 Data arrival time                                            -1110118.807                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.306                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)
Endpoint    : video_timing_data_m0/color_bar_m0/vs_reg_d0/C (GTP_DFF_C)
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.927
  Launch Clock Delay      :  4.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                       1110110.000
                                                               1110110.000 r                        
 ex_clk_50m                                              0.000 1110110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000 1110110.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211 1110111.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941 1110112.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526 1110112.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4234)     2.252 1110114.930         HCLK             
                                                                           r       u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)

                                   tco                   0.317 1110115.247 f       u_rst_gen/sysreset_st_3/Q (GTP_DFF_C)
                                   net (fanout=34)       0.000 1110115.247         SYSRESETn        
                                                                                   N78_0/I (GTP_INV)
                                   td                    0.000 1110115.247 r       N78_0/Z (GTP_INV)
                                   net (fanout=4038)     3.560 1110118.807         N78_0            
                                                                           r       video_timing_data_m0/color_bar_m0/vs_reg_d0/C (GTP_DFF_C)

 Data arrival time                                             1110118.807         Logic Levels: 1  
                                                                                   Logic: 0.317ns(8.176%), Route: 3.560ns(91.824%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                    1110110.001
                                                               1110110.001 r                        
 ex_clk_50m                                              0.000 1110110.001 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000 1110110.001         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211 1110111.212 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941 1110112.153         nt_ex_clk_50m    
                                                                                   cmos_PLL/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523 1110112.676 r       cmos_PLL/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=96)       2.252 1110114.928         video_clk        
                                                                           r       video_timing_data_m0/color_bar_m0/vs_reg_d0/CLK (GTP_DFF_C)
 clock pessimism                                         0.000 1110114.928                          
 clock uncertainty                                      -0.150 1110114.778                          

 Recovery time                                          -0.277 1110114.501                          

 Data required time                                            1110114.501                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1110114.501                          
 Data arrival time                                            -1110118.807                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.306                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)
Endpoint    : video_timing_data_m0/read_req/C (GTP_DFF_C)
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.927
  Launch Clock Delay      :  4.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                       1110110.000
                                                               1110110.000 r                        
 ex_clk_50m                                              0.000 1110110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000 1110110.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211 1110111.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941 1110112.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526 1110112.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4234)     2.252 1110114.930         HCLK             
                                                                           r       u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)

                                   tco                   0.317 1110115.247 f       u_rst_gen/sysreset_st_3/Q (GTP_DFF_C)
                                   net (fanout=34)       0.000 1110115.247         SYSRESETn        
                                                                                   N78_0/I (GTP_INV)
                                   td                    0.000 1110115.247 r       N78_0/Z (GTP_INV)
                                   net (fanout=4038)     3.560 1110118.807         N78_0            
                                                                           r       video_timing_data_m0/read_req/C (GTP_DFF_C)

 Data arrival time                                             1110118.807         Logic Levels: 1  
                                                                                   Logic: 0.317ns(8.176%), Route: 3.560ns(91.824%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                    1110110.001
                                                               1110110.001 r                        
 ex_clk_50m                                              0.000 1110110.001 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000 1110110.001         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211 1110111.212 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941 1110112.153         nt_ex_clk_50m    
                                                                                   cmos_PLL/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523 1110112.676 r       cmos_PLL/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=96)       2.252 1110114.928         video_clk        
                                                                           r       video_timing_data_m0/read_req/CLK (GTP_DFF_C)
 clock pessimism                                         0.000 1110114.928                          
 clock uncertainty                                      -0.150 1110114.778                          

 Recovery time                                          -0.277 1110114.501                          

 Data required time                                            1110114.501                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1110114.501                          
 Data arrival time                                            -1110118.807                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.306                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)
Endpoint    : video_timing_data_m0/vout_data_r[15]/C (GTP_DFF_C)
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.927
  Launch Clock Delay      :  4.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                       1111110.000
                                                               1111110.000 r                        
 ex_clk_50m                                              0.000 1111110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000 1111110.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211 1111111.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941 1111112.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526 1111112.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4234)     2.252 1111114.930         HCLK             
                                                                           r       u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)

                                   tco                   0.325 1111115.255 r       u_rst_gen/sysreset_st_3/Q (GTP_DFF_C)
                                   net (fanout=34)       0.000 1111115.255         SYSRESETn        
                                                                                   N78_0/I (GTP_INV)
                                   td                    0.000 1111115.255 f       N78_0/Z (GTP_INV)
                                   net (fanout=4038)     3.560 1111118.815         N78_0            
                                                                           f       video_timing_data_m0/vout_data_r[15]/C (GTP_DFF_C)

 Data arrival time                                             1111118.815         Logic Levels: 1  
                                                                                   Logic: 0.325ns(8.366%), Route: 3.560ns(91.634%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                    1111110.000
                                                               1111110.000 r                        
 ex_clk_50m                                              0.000 1111110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000 1111110.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211 1111111.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941 1111112.152         nt_ex_clk_50m    
                                                                                   cmos_PLL/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523 1111112.675 r       cmos_PLL/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=96)       2.252 1111114.927         video_clk        
                                                                           r       video_timing_data_m0/vout_data_r[15]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000 1111114.927                          
 clock uncertainty                                       0.150 1111115.077                          

 Removal time                                           -0.211 1111114.866                          

 Data required time                                            1111114.866                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1111114.866                          
 Data arrival time                                            -1111118.815                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.949                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)
Endpoint    : video_timing_data_m0/color_bar_m0/vs_reg_d0/C (GTP_DFF_C)
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.927
  Launch Clock Delay      :  4.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                       1111110.000
                                                               1111110.000 r                        
 ex_clk_50m                                              0.000 1111110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000 1111110.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211 1111111.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941 1111112.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526 1111112.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4234)     2.252 1111114.930         HCLK             
                                                                           r       u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)

                                   tco                   0.325 1111115.255 r       u_rst_gen/sysreset_st_3/Q (GTP_DFF_C)
                                   net (fanout=34)       0.000 1111115.255         SYSRESETn        
                                                                                   N78_0/I (GTP_INV)
                                   td                    0.000 1111115.255 f       N78_0/Z (GTP_INV)
                                   net (fanout=4038)     3.560 1111118.815         N78_0            
                                                                           f       video_timing_data_m0/color_bar_m0/vs_reg_d0/C (GTP_DFF_C)

 Data arrival time                                             1111118.815         Logic Levels: 1  
                                                                                   Logic: 0.325ns(8.366%), Route: 3.560ns(91.634%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                    1111110.000
                                                               1111110.000 r                        
 ex_clk_50m                                              0.000 1111110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000 1111110.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211 1111111.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941 1111112.152         nt_ex_clk_50m    
                                                                                   cmos_PLL/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523 1111112.675 r       cmos_PLL/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=96)       2.252 1111114.927         video_clk        
                                                                           r       video_timing_data_m0/color_bar_m0/vs_reg_d0/CLK (GTP_DFF_C)
 clock pessimism                                         0.000 1111114.927                          
 clock uncertainty                                       0.150 1111115.077                          

 Removal time                                           -0.211 1111114.866                          

 Data required time                                            1111114.866                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1111114.866                          
 Data arrival time                                            -1111118.815                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.949                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)
Endpoint    : video_timing_data_m0/read_req/C (GTP_DFF_C)
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.927
  Launch Clock Delay      :  4.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                       1111110.000
                                                               1111110.000 r                        
 ex_clk_50m                                              0.000 1111110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000 1111110.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211 1111111.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941 1111112.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526 1111112.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4234)     2.252 1111114.930         HCLK             
                                                                           r       u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)

                                   tco                   0.325 1111115.255 r       u_rst_gen/sysreset_st_3/Q (GTP_DFF_C)
                                   net (fanout=34)       0.000 1111115.255         SYSRESETn        
                                                                                   N78_0/I (GTP_INV)
                                   td                    0.000 1111115.255 f       N78_0/Z (GTP_INV)
                                   net (fanout=4038)     3.560 1111118.815         N78_0            
                                                                           f       video_timing_data_m0/read_req/C (GTP_DFF_C)

 Data arrival time                                             1111118.815         Logic Levels: 1  
                                                                                   Logic: 0.325ns(8.366%), Route: 3.560ns(91.634%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                    1111110.000
                                                               1111110.000 r                        
 ex_clk_50m                                              0.000 1111110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000 1111110.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211 1111111.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941 1111112.152         nt_ex_clk_50m    
                                                                                   cmos_PLL/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523 1111112.675 r       cmos_PLL/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=96)       2.252 1111114.927         video_clk        
                                                                           r       video_timing_data_m0/read_req/CLK (GTP_DFF_C)
 clock pessimism                                         0.000 1111114.927                          
 clock uncertainty                                       0.150 1111115.077                          

 Removal time                                           -0.211 1111114.866                          

 Data required time                                            1111114.866                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1111114.866                          
 Data arrival time                                            -1111118.815                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.949                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[8]/C (GTP_DFF_C)
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.927
  Launch Clock Delay      :  4.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                    1110110.000
                                                               1110110.000 r                        
 ex_clk_50m                                              0.000 1110110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000 1110110.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211 1110111.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941 1110112.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526 1110112.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252 1110114.930         aclk_1           
                                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.325 1110115.255 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=89)       0.976 1110116.231         frame_read_write_m0/read_fifo_aclr
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[8]/C (GTP_DFF_C)

 Data arrival time                                             1110116.231         Logic Levels: 0  
                                                                                   Logic: 0.325ns(24.981%), Route: 0.976ns(75.019%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                    1110110.001
                                                               1110110.001 r                        
 ex_clk_50m                                              0.000 1110110.001 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000 1110110.001         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211 1110111.212 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941 1110112.153         nt_ex_clk_50m    
                                                                                   cmos_PLL/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523 1110112.676 r       cmos_PLL/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=96)       2.252 1110114.928         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[8]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000 1110114.928                          
 clock uncertainty                                      -0.150 1110114.778                          

 Recovery time                                          -0.277 1110114.501                          

 Data required time                                            1110114.501                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1110114.501                          
 Data arrival time                                            -1110116.231                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.730                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_rempty/P (GTP_DFF_P)
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.927
  Launch Clock Delay      :  4.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                    1110110.000
                                                               1110110.000 r                        
 ex_clk_50m                                              0.000 1110110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000 1110110.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211 1110111.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941 1110112.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526 1110112.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252 1110114.930         aclk_1           
                                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.325 1110115.255 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=89)       0.976 1110116.231         frame_read_write_m0/read_fifo_aclr
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_rempty/P (GTP_DFF_P)

 Data arrival time                                             1110116.231         Logic Levels: 0  
                                                                                   Logic: 0.325ns(24.981%), Route: 0.976ns(75.019%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                    1110110.001
                                                               1110110.001 r                        
 ex_clk_50m                                              0.000 1110110.001 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000 1110110.001         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211 1110111.212 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941 1110112.153         nt_ex_clk_50m    
                                                                                   cmos_PLL/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523 1110112.676 r       cmos_PLL/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=96)       2.252 1110114.928         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_rempty/CLK (GTP_DFF_P)
 clock pessimism                                         0.000 1110114.928                          
 clock uncertainty                                      -0.150 1110114.778                          

 Recovery time                                          -0.277 1110114.501                          

 Data required time                                            1110114.501                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1110114.501                          
 Data arrival time                                            -1110116.231                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.730                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[0]/C (GTP_DFF_CE)
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.927
  Launch Clock Delay      :  4.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                    1110110.000
                                                               1110110.000 r                        
 ex_clk_50m                                              0.000 1110110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000 1110110.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211 1110111.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941 1110112.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526 1110112.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252 1110114.930         aclk_1           
                                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.325 1110115.255 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=89)       0.976 1110116.231         frame_read_write_m0/read_fifo_aclr
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[0]/C (GTP_DFF_CE)

 Data arrival time                                             1110116.231         Logic Levels: 0  
                                                                                   Logic: 0.325ns(24.981%), Route: 0.976ns(75.019%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                    1110110.001
                                                               1110110.001 r                        
 ex_clk_50m                                              0.000 1110110.001 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000 1110110.001         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211 1110111.212 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941 1110112.153         nt_ex_clk_50m    
                                                                                   cmos_PLL/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523 1110112.676 r       cmos_PLL/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=96)       2.252 1110114.928         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000 1110114.928                          
 clock uncertainty                                      -0.150 1110114.778                          

 Recovery time                                          -0.277 1110114.501                          

 Data required time                                            1110114.501                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1110114.501                          
 Data arrival time                                            -1110116.231                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.730                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[8]/C (GTP_DFF_C)
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.927
  Launch Clock Delay      :  4.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                    1111110.000
                                                               1111110.000 r                        
 ex_clk_50m                                              0.000 1111110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000 1111110.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211 1111111.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941 1111112.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526 1111112.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252 1111114.930         aclk_1           
                                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.317 1111115.247 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=89)       0.976 1111116.223         frame_read_write_m0/read_fifo_aclr
                                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[8]/C (GTP_DFF_C)

 Data arrival time                                             1111116.223         Logic Levels: 0  
                                                                                   Logic: 0.317ns(24.517%), Route: 0.976ns(75.483%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                    1111110.000
                                                               1111110.000 r                        
 ex_clk_50m                                              0.000 1111110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000 1111110.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211 1111111.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941 1111112.152         nt_ex_clk_50m    
                                                                                   cmos_PLL/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523 1111112.675 r       cmos_PLL/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=96)       2.252 1111114.927         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[8]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000 1111114.927                          
 clock uncertainty                                       0.150 1111115.077                          

 Removal time                                           -0.211 1111114.866                          

 Data required time                                            1111114.866                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1111114.866                          
 Data arrival time                                            -1111116.223                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.357                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_rempty/P (GTP_DFF_P)
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.927
  Launch Clock Delay      :  4.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                    1111110.000
                                                               1111110.000 r                        
 ex_clk_50m                                              0.000 1111110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000 1111110.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211 1111111.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941 1111112.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526 1111112.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252 1111114.930         aclk_1           
                                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.317 1111115.247 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=89)       0.976 1111116.223         frame_read_write_m0/read_fifo_aclr
                                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_rempty/P (GTP_DFF_P)

 Data arrival time                                             1111116.223         Logic Levels: 0  
                                                                                   Logic: 0.317ns(24.517%), Route: 0.976ns(75.483%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                    1111110.000
                                                               1111110.000 r                        
 ex_clk_50m                                              0.000 1111110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000 1111110.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211 1111111.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941 1111112.152         nt_ex_clk_50m    
                                                                                   cmos_PLL/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523 1111112.675 r       cmos_PLL/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=96)       2.252 1111114.927         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_rempty/CLK (GTP_DFF_P)
 clock pessimism                                         0.000 1111114.927                          
 clock uncertainty                                       0.150 1111115.077                          

 Removal time                                           -0.211 1111114.866                          

 Data required time                                            1111114.866                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1111114.866                          
 Data arrival time                                            -1111116.223                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.357                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[0]/C (GTP_DFF_CE)
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.927
  Launch Clock Delay      :  4.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                    1111110.000
                                                               1111110.000 r                        
 ex_clk_50m                                              0.000 1111110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000 1111110.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211 1111111.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941 1111112.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526 1111112.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252 1111114.930         aclk_1           
                                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.317 1111115.247 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=89)       0.976 1111116.223         frame_read_write_m0/read_fifo_aclr
                                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[0]/C (GTP_DFF_CE)

 Data arrival time                                             1111116.223         Logic Levels: 0  
                                                                                   Logic: 0.317ns(24.517%), Route: 0.976ns(75.483%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                    1111110.000
                                                               1111110.000 r                        
 ex_clk_50m                                              0.000 1111110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000 1111110.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211 1111111.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941 1111112.152         nt_ex_clk_50m    
                                                                                   cmos_PLL/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523 1111112.675 r       cmos_PLL/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=96)       2.252 1111114.927         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000 1111114.927                          
 clock uncertainty                                       0.150 1111115.077                          

 Removal time                                           -0.211 1111114.866                          

 Data required time                                            1111114.866                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1111114.866                          
 Data arrival time                                            -1111116.223                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.357                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[10]/C (GTP_DFF_C)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.930
  Launch Clock Delay      :  4.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       4.930         aclk_1           
                                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.325       5.255 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=89)       0.976       6.231         frame_read_write_m0/read_fifo_aclr
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[10]/C (GTP_DFF_C)

 Data arrival time                                                   6.231         Logic Levels: 0  
                                                                                   Logic: 0.325ns(24.981%), Route: 0.976ns(75.019%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 ex_clk_50m                                              0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      10.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941      12.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      12.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252      14.930         aclk_1           
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[10]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      14.930                          
 clock uncertainty                                      -0.150      14.780                          

 Recovery time                                          -0.277      14.503                          

 Data required time                                                 14.503                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.503                          
 Data arrival time                                                  -6.231                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.272                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[9]/C (GTP_DFF_C)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.930
  Launch Clock Delay      :  4.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       4.930         aclk_1           
                                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.325       5.255 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=89)       0.976       6.231         frame_read_write_m0/read_fifo_aclr
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[9]/C (GTP_DFF_C)

 Data arrival time                                                   6.231         Logic Levels: 0  
                                                                                   Logic: 0.325ns(24.981%), Route: 0.976ns(75.019%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 ex_clk_50m                                              0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      10.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941      12.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      12.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252      14.930         aclk_1           
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[9]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      14.930                          
 clock uncertainty                                      -0.150      14.780                          

 Recovery time                                          -0.277      14.503                          

 Data required time                                                 14.503                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.503                          
 Data arrival time                                                  -6.231                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.272                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_wfull/C (GTP_DFF_C)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.930
  Launch Clock Delay      :  4.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       4.930         aclk_1           
                                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.325       5.255 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=89)       0.976       6.231         frame_read_write_m0/read_fifo_aclr
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_wfull/C (GTP_DFF_C)

 Data arrival time                                                   6.231         Logic Levels: 0  
                                                                                   Logic: 0.325ns(24.981%), Route: 0.976ns(75.019%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 ex_clk_50m                                              0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      10.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941      12.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      12.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252      14.930         aclk_1           
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      14.930                          
 clock uncertainty                                      -0.150      14.780                          

 Recovery time                                          -0.277      14.503                          

 Data required time                                                 14.503                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.503                          
 Data arrival time                                                  -6.231                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.272                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[9]/C (GTP_DFF_C)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.930
  Launch Clock Delay      :  4.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       4.930         aclk_1           
                                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.317       5.247 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=84)       0.956       6.203         frame_read_write_m0/write_fifo_aclr
                                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[9]/C (GTP_DFF_C)

 Data arrival time                                                   6.203         Logic Levels: 0  
                                                                                   Logic: 0.317ns(24.902%), Route: 0.956ns(75.098%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       4.930         aclk_1           
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[9]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.930                          
 clock uncertainty                                       0.000       4.930                          

 Removal time                                           -0.211       4.719                          

 Data required time                                                  4.719                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.719                          
 Data arrival time                                                  -6.203                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.484                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[10]/C (GTP_DFF_C)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.930
  Launch Clock Delay      :  4.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       4.930         aclk_1           
                                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.317       5.247 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=84)       0.956       6.203         frame_read_write_m0/write_fifo_aclr
                                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[10]/C (GTP_DFF_C)

 Data arrival time                                                   6.203         Logic Levels: 0  
                                                                                   Logic: 0.317ns(24.902%), Route: 0.956ns(75.098%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       4.930         aclk_1           
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[10]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.930                          
 clock uncertainty                                       0.000       4.930                          

 Removal time                                           -0.211       4.719                          

 Data required time                                                  4.719                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.719                          
 Data arrival time                                                  -6.203                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.484                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[7]/C (GTP_DFF_C)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.930
  Launch Clock Delay      :  4.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       4.930         aclk_1           
                                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.317       5.247 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=84)       0.956       6.203         frame_read_write_m0/write_fifo_aclr
                                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[7]/C (GTP_DFF_C)

 Data arrival time                                                   6.203         Logic Levels: 0  
                                                                                   Logic: 0.317ns(24.902%), Route: 0.956ns(75.098%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       4.930         aclk_1           
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[7]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.930                          
 clock uncertainty                                       0.000       4.930                          

 Removal time                                           -0.211       4.719                          

 Data required time                                                  4.719                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.719                          
 Data arrival time                                                  -6.203                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.484                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)
Endpoint    : u_aq_axi_master/wr_state_6/C (GTP_DFF_CE)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.930
  Launch Clock Delay      :  4.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4234)     2.252       4.930         HCLK             
                                                                           r       u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)

                                   tco                   0.317       5.247 f       u_rst_gen/sysreset_st_3/Q (GTP_DFF_C)
                                   net (fanout=34)       0.000       5.247         SYSRESETn        
                                                                                   N78_0/I (GTP_INV)
                                   td                    0.000       5.247 r       N78_0/Z (GTP_INV)
                                   net (fanout=4038)     3.560       8.807         N78_0            
                                                                           r       u_aq_axi_master/wr_state_6/C (GTP_DFF_CE)

 Data arrival time                                                   8.807         Logic Levels: 1  
                                                                                   Logic: 0.317ns(8.176%), Route: 3.560ns(91.824%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 ex_clk_50m                                              0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      10.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941      12.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      12.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252      14.930         aclk_1           
                                                                           r       u_aq_axi_master/wr_state_6/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      14.930                          
 clock uncertainty                                      -0.150      14.780                          

 Recovery time                                          -0.277      14.503                          

 Data required time                                                 14.503                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.503                          
 Data arrival time                                                  -8.807                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.696                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)
Endpoint    : u_aq_axi_master/rd_fifo_cnt[0]/C (GTP_DFF_CE)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.930
  Launch Clock Delay      :  4.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4234)     2.252       4.930         HCLK             
                                                                           r       u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)

                                   tco                   0.317       5.247 f       u_rst_gen/sysreset_st_3/Q (GTP_DFF_C)
                                   net (fanout=34)       0.000       5.247         SYSRESETn        
                                                                                   N78_0/I (GTP_INV)
                                   td                    0.000       5.247 r       N78_0/Z (GTP_INV)
                                   net (fanout=4038)     3.560       8.807         N78_0            
                                                                           r       u_aq_axi_master/rd_fifo_cnt[0]/C (GTP_DFF_CE)

 Data arrival time                                                   8.807         Logic Levels: 1  
                                                                                   Logic: 0.317ns(8.176%), Route: 3.560ns(91.824%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 ex_clk_50m                                              0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      10.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941      12.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      12.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252      14.930         aclk_1           
                                                                           r       u_aq_axi_master/rd_fifo_cnt[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      14.930                          
 clock uncertainty                                      -0.150      14.780                          

 Recovery time                                          -0.277      14.503                          

 Data required time                                                 14.503                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.503                          
 Data arrival time                                                  -8.807                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.696                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)
Endpoint    : u_aq_axi_master/rd_fifo_cnt[1]/C (GTP_DFF_CE)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.930
  Launch Clock Delay      :  4.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4234)     2.252       4.930         HCLK             
                                                                           r       u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)

                                   tco                   0.317       5.247 f       u_rst_gen/sysreset_st_3/Q (GTP_DFF_C)
                                   net (fanout=34)       0.000       5.247         SYSRESETn        
                                                                                   N78_0/I (GTP_INV)
                                   td                    0.000       5.247 r       N78_0/Z (GTP_INV)
                                   net (fanout=4038)     3.560       8.807         N78_0            
                                                                           r       u_aq_axi_master/rd_fifo_cnt[1]/C (GTP_DFF_CE)

 Data arrival time                                                   8.807         Logic Levels: 1  
                                                                                   Logic: 0.317ns(8.176%), Route: 3.560ns(91.824%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 ex_clk_50m                                              0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      10.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941      12.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      12.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252      14.930         aclk_1           
                                                                           r       u_aq_axi_master/rd_fifo_cnt[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      14.930                          
 clock uncertainty                                      -0.150      14.780                          

 Recovery time                                          -0.277      14.503                          

 Data required time                                                 14.503                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.503                          
 Data arrival time                                                  -8.807                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.696                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)
Endpoint    : u_aq_axi_master/wr_state_6/C (GTP_DFF_CE)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.930
  Launch Clock Delay      :  4.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4234)     2.252       4.930         HCLK             
                                                                           r       u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)

                                   tco                   0.325       5.255 r       u_rst_gen/sysreset_st_3/Q (GTP_DFF_C)
                                   net (fanout=34)       0.000       5.255         SYSRESETn        
                                                                                   N78_0/I (GTP_INV)
                                   td                    0.000       5.255 f       N78_0/Z (GTP_INV)
                                   net (fanout=4038)     3.560       8.815         N78_0            
                                                                           f       u_aq_axi_master/wr_state_6/C (GTP_DFF_CE)

 Data arrival time                                                   8.815         Logic Levels: 1  
                                                                                   Logic: 0.325ns(8.366%), Route: 3.560ns(91.634%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       4.930         aclk_1           
                                                                           r       u_aq_axi_master/wr_state_6/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.930                          
 clock uncertainty                                       0.150       5.080                          

 Removal time                                           -0.211       4.869                          

 Data required time                                                  4.869                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.869                          
 Data arrival time                                                  -8.815                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.946                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)
Endpoint    : u_aq_axi_master/rd_fifo_cnt[0]/C (GTP_DFF_CE)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.930
  Launch Clock Delay      :  4.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4234)     2.252       4.930         HCLK             
                                                                           r       u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)

                                   tco                   0.325       5.255 r       u_rst_gen/sysreset_st_3/Q (GTP_DFF_C)
                                   net (fanout=34)       0.000       5.255         SYSRESETn        
                                                                                   N78_0/I (GTP_INV)
                                   td                    0.000       5.255 f       N78_0/Z (GTP_INV)
                                   net (fanout=4038)     3.560       8.815         N78_0            
                                                                           f       u_aq_axi_master/rd_fifo_cnt[0]/C (GTP_DFF_CE)

 Data arrival time                                                   8.815         Logic Levels: 1  
                                                                                   Logic: 0.325ns(8.366%), Route: 3.560ns(91.634%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       4.930         aclk_1           
                                                                           r       u_aq_axi_master/rd_fifo_cnt[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.930                          
 clock uncertainty                                       0.150       5.080                          

 Removal time                                           -0.211       4.869                          

 Data required time                                                  4.869                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.869                          
 Data arrival time                                                  -8.815                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.946                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)
Endpoint    : u_aq_axi_master/rd_fifo_cnt[1]/C (GTP_DFF_CE)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.930
  Launch Clock Delay      :  4.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4234)     2.252       4.930         HCLK             
                                                                           r       u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)

                                   tco                   0.325       5.255 r       u_rst_gen/sysreset_st_3/Q (GTP_DFF_C)
                                   net (fanout=34)       0.000       5.255         SYSRESETn        
                                                                                   N78_0/I (GTP_INV)
                                   td                    0.000       5.255 f       N78_0/Z (GTP_INV)
                                   net (fanout=4038)     3.560       8.815         N78_0            
                                                                           f       u_aq_axi_master/rd_fifo_cnt[1]/C (GTP_DFF_CE)

 Data arrival time                                                   8.815         Logic Levels: 1  
                                                                                   Logic: 0.325ns(8.366%), Route: 3.560ns(91.634%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=393)      2.252       4.930         aclk_1           
                                                                           r       u_aq_axi_master/rd_fifo_cnt[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.930                          
 clock uncertainty                                       0.150       5.080                          

 Removal time                                           -0.211       4.869                          

 Data required time                                                  4.869                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.869                          
 Data arrival time                                                  -8.815                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.946                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/CLK (GTP_DFF)
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/vnt/P (GTP_DFF_P)
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.751
  Launch Clock Delay      :  4.751
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370       3.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751       4.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/CLK (GTP_DFF)

                                   tco                   0.325       5.076 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/Q (GTP_DFF)
                                   net (fanout=1)        0.370       5.446         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_1/I1 (GTP_LUT4)
                                   td                    0.383       5.829 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_1/Z (GTP_LUT4)
                                   net (fanout=219)      1.458       7.287         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrfn
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/vnt/P (GTP_DFF_P)

 Data arrival time                                                   7.287         Logic Levels: 1  
                                                                                   Logic: 0.708ns(27.918%), Route: 1.828ns(72.082%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 rx_clki                                                 0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000    1000.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870    1002.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549    1002.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370    1003.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1003.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751    1004.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/vnt/CLK (GTP_DFF_P)
 clock pessimism                                         0.000    1004.751                          
 clock uncertainty                                      -0.050    1004.701                          

 Recovery time                                          -0.277    1004.424                          

 Data required time                                               1004.424                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.424                          
 Data arrival time                                                  -7.287                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.137                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/CLK (GTP_DFF)
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[30]/C (GTP_DFF_C)
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.751
  Launch Clock Delay      :  4.751
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370       3.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751       4.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/CLK (GTP_DFF)

                                   tco                   0.325       5.076 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/Q (GTP_DFF)
                                   net (fanout=1)        0.370       5.446         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_1/I1 (GTP_LUT4)
                                   td                    0.383       5.829 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_1/Z (GTP_LUT4)
                                   net (fanout=219)      1.458       7.287         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrfn
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[30]/C (GTP_DFF_C)

 Data arrival time                                                   7.287         Logic Levels: 1  
                                                                                   Logic: 0.708ns(27.918%), Route: 1.828ns(72.082%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 rx_clki                                                 0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000    1000.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870    1002.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549    1002.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370    1003.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1003.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751    1004.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[30]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1004.751                          
 clock uncertainty                                      -0.050    1004.701                          

 Recovery time                                          -0.277    1004.424                          

 Data required time                                               1004.424                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.424                          
 Data arrival time                                                  -7.287                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.137                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/CLK (GTP_DFF)
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[29]/C (GTP_DFF_C)
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.751
  Launch Clock Delay      :  4.751
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370       3.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751       4.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/CLK (GTP_DFF)

                                   tco                   0.325       5.076 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/Q (GTP_DFF)
                                   net (fanout=1)        0.370       5.446         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_1/I1 (GTP_LUT4)
                                   td                    0.383       5.829 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_1/Z (GTP_LUT4)
                                   net (fanout=219)      1.458       7.287         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrfn
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[29]/C (GTP_DFF_C)

 Data arrival time                                                   7.287         Logic Levels: 1  
                                                                                   Logic: 0.708ns(27.918%), Route: 1.828ns(72.082%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 rx_clki                                                 0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000    1000.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870    1002.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549    1002.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370    1003.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1003.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751    1004.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[29]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1004.751                          
 clock uncertainty                                      -0.050    1004.701                          

 Recovery time                                          -0.277    1004.424                          

 Data required time                                               1004.424                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.424                          
 Data arrival time                                                  -7.287                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.137                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/CLK (GTP_DFF)
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/stdn/C (GTP_DFF_C)
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.751
  Launch Clock Delay      :  4.751
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370       3.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751       4.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/CLK (GTP_DFF)

                                   tco                   0.317       5.068 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/Q (GTP_DFF)
                                   net (fanout=1)        0.370       5.438         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N37_1/I1 (GTP_LUT4)
                                   td                    0.351       5.789 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N37_1/Z (GTP_LUT4)
                                   net (fanout=86)       0.964       6.753         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrmc
                                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/stdn/C (GTP_DFF_C)

 Data arrival time                                                   6.753         Logic Levels: 1  
                                                                                   Logic: 0.668ns(33.367%), Route: 1.334ns(66.633%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370       3.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751       4.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/stdn/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.751                          
 clock uncertainty                                       0.000       4.751                          

 Removal time                                           -0.211       4.540                          

 Data required time                                                  4.540                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.540                          
 Data arrival time                                                  -6.753                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.213                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/CLK (GTP_DFF)
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/mcad/C (GTP_DFF_C)
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.751
  Launch Clock Delay      :  4.751
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370       3.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751       4.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/CLK (GTP_DFF)

                                   tco                   0.317       5.068 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/Q (GTP_DFF)
                                   net (fanout=1)        0.370       5.438         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N37_1/I1 (GTP_LUT4)
                                   td                    0.351       5.789 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N37_1/Z (GTP_LUT4)
                                   net (fanout=86)       0.964       6.753         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrmc
                                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/mcad/C (GTP_DFF_C)

 Data arrival time                                                   6.753         Logic Levels: 1  
                                                                                   Logic: 0.668ns(33.367%), Route: 1.334ns(66.633%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370       3.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751       4.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/mcad/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.751                          
 clock uncertainty                                       0.000       4.751                          

 Removal time                                           -0.211       4.540                          

 Data required time                                                  4.540                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.540                          
 Data arrival time                                                  -6.753                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.213                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/CLK (GTP_DFF)
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/pause/C (GTP_DFF_C)
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.751
  Launch Clock Delay      :  4.751
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370       3.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751       4.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/CLK (GTP_DFF)

                                   tco                   0.317       5.068 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/Q (GTP_DFF)
                                   net (fanout=1)        0.370       5.438         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N37_1/I1 (GTP_LUT4)
                                   td                    0.351       5.789 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N37_1/Z (GTP_LUT4)
                                   net (fanout=86)       0.964       6.753         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrmc
                                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/pause/C (GTP_DFF_C)

 Data arrival time                                                   6.753         Logic Levels: 1  
                                                                                   Logic: 0.668ns(33.367%), Route: 1.334ns(66.633%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370       3.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751       4.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/pause/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.751                          
 clock uncertainty                                       0.000       4.751                          

 Removal time                                           -0.211       4.540                          

 Data required time                                                  4.540                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.540                          
 Data arrival time                                                  -6.753                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.213                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)
Endpoint    : spi0_cs (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4234)     2.252       4.930         HCLK             
                                                                           r       u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)

                                   tco                   0.325       5.255 r       u_rst_gen/sysreset_st_3/Q (GTP_DFF_C)
                                   net (fanout=34)       3.560       8.815         SYSRESETn        
                                                                                   u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N118/I3 (GTP_LUT5)
                                   td                    0.174       8.989 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N118/Z (GTP_LUT5)
                                   net (fanout=6)        0.553       9.542         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/_N1
                                                                                   u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N262_0/I1 (GTP_LUT2)
                                   td                    0.174       9.716 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N262_0/Z (GTP_LUT2)
                                   net (fanout=1)        0.870      10.586         nt_spi0_cs       
                                                                                   spi0_cs_obuf/I (GTP_OUTBUF)
                                   td                    2.409      12.995 f       spi0_cs_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      12.995         spi0_cs          
 spi0_cs                                                                   f       spi0_cs (port)   

 Data arrival time                                                  12.995         Logic Levels: 3  
                                                                                   Logic: 3.082ns(38.215%), Route: 4.983ns(61.785%)
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL[0]/CLK (GTP_DFF_PE)
Endpoint    : spi0_clk (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4234)     2.252       4.930         HCLK             
                                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL[0]/CLK (GTP_DFF_PE)

                                   tco                   0.325       5.255 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL[0]/Q (GTP_DFF_PE)
                                   net (fanout=10)       0.605       5.860         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL [0]
                                                                                   u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N267/I0 (GTP_LUT2)
                                   td                    0.206       6.066 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N267/Z (GTP_LUT2)
                                   net (fanout=2)        0.441       6.507         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/CLKDIV [3]
                                                                                   u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.lt_1/I1 (GTP_LUT5CARRY)
                                   td                    0.278       6.785 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.lt_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.785         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.co [2]
                                                                                   u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.lt_2/CIN (GTP_LUT5CARRY)
                                   td                    0.031       6.816 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.lt_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=11)       1.115       7.931         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46
                                                                                   spi0_clk_obuf/I (GTP_OUTBUF)
                                   td                    2.409      10.340 f       spi0_clk_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      10.340         spi0_clk         
 spi0_clk                                                                  f       spi0_clk (port)  

 Data arrival time                                                  10.340         Logic Levels: 4  
                                                                                   Logic: 3.249ns(60.055%), Route: 2.161ns(39.945%)
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_dout_padded[0]/CLK (GTP_DFF_CE)
Endpoint    : LED[0] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4234)     2.252       4.930         HCLK             
                                                                           r       u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_dout_padded[0]/CLK (GTP_DFF_CE)

                                   tco                   0.325       5.255 r       u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_dout_padded[0]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.482       5.737         p0_out[0]        
                                                                                   N14_0/I0 (GTP_LUT2)
                                   td                    0.206       5.943 f       N14_0/Z (GTP_LUT2)
                                   net (fanout=1)        0.870       6.813         nt_LED[0]        
                                                                                   LED_obuf[0]/I (GTP_OUTBUF)
                                   td                    2.409       9.222 f       LED_obuf[0]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       9.222         LED[0]           
 LED[0]                                                                    f       LED[0] (port)    

 Data arrival time                                                   9.222         Logic Levels: 2  
                                                                                   Logic: 2.940ns(68.500%), Route: 1.352ns(31.500%)
====================================================================================================

====================================================================================================

Startpoint  : phy_rxd3 (port)
Endpoint    : u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_rgmii_to_gmii_v1_0/igddr4/DI (GTP_ISERDES)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 phy_rxd3                                                0.000       0.000 r       phy_rxd3 (port)  
                                   net (fanout=1)        0.000       0.000         phy_rxd3         
                                                                                   phy_rxd3_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       phy_rxd3_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_phy_rxd3      
                                                                           r       u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_rgmii_to_gmii_v1_0/igddr4/DI (GTP_ISERDES)

 Data arrival time                                                   2.081         Logic Levels: 1  
                                                                                   Logic: 1.211ns(58.193%), Route: 0.870ns(41.807%)
====================================================================================================

====================================================================================================

Startpoint  : phy_rxd2 (port)
Endpoint    : u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_rgmii_to_gmii_v1_0/igddr3/DI (GTP_ISERDES)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 phy_rxd2                                                0.000       0.000 r       phy_rxd2 (port)  
                                   net (fanout=1)        0.000       0.000         phy_rxd2         
                                                                                   phy_rxd2_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       phy_rxd2_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_phy_rxd2      
                                                                           r       u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_rgmii_to_gmii_v1_0/igddr3/DI (GTP_ISERDES)

 Data arrival time                                                   2.081         Logic Levels: 1  
                                                                                   Logic: 1.211ns(58.193%), Route: 0.870ns(41.807%)
====================================================================================================

====================================================================================================

Startpoint  : phy_rxd1 (port)
Endpoint    : u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_rgmii_to_gmii_v1_0/igddr2/DI (GTP_ISERDES)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 phy_rxd1                                                0.000       0.000 r       phy_rxd1 (port)  
                                   net (fanout=1)        0.000       0.000         phy_rxd1         
                                                                                   phy_rxd1_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       phy_rxd1_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_phy_rxd1      
                                                                           r       u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_rgmii_to_gmii_v1_0/igddr2/DI (GTP_ISERDES)

 Data arrival time                                                   2.081         Logic Levels: 1  
                                                                                   Logic: 1.211ns(58.193%), Route: 0.870ns(41.807%)
====================================================================================================

{pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.750       10.000          4.250           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/PCLK
 5.750       10.000          4.250           Low Pulse Width                           u_DDR3/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/PCLK
 5.750       10.000          4.250           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/PCLK
====================================================================================================

{axi_clk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 1.625       5.000           3.375           Low Pulse Width                           u_DDR3/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ACLK_0
 1.625       5.000           3.375           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ACLK_0
 3.100       5.000           1.900           High Pulse Width                          u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_1/WCLK
====================================================================================================

{cmos_pclk_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.001     499.899         0.898           Low Pulse Width                           frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKA
 499.001     499.899         0.898           Low Pulse Width                           frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA
 499.203     500.101         0.898           High Pulse Width                          frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.293     500.000         1.707           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKB
 498.293     500.000         1.707           Low Pulse Width                           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKB
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.293     500.000         1.707           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/CLKB
 498.293     500.000         1.707           Low Pulse Width                           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/CLKB
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.293     500.000         1.707           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/CLKB
 498.293     500.000         1.707           Low Pulse Width                           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/CLKB
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.293     500.000         1.707           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/CLKB
 498.293     500.000         1.707           Low Pulse Width                           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/CLKB
====================================================================================================

{clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 54.657      55.555          0.898           High Pulse Width                          frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB
 54.657      55.555          0.898           High Pulse Width                          frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKB
 54.658      55.556          0.898           Low Pulse Width                           frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKB
====================================================================================================

{clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 1.750       5.000           3.250           Low Pulse Width                           u_DDR3/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ACLK_1
 1.750       5.000           3.250           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ACLK_1
 4.102       5.000           0.898           High Pulse Width                          frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB
====================================================================================================

{clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.147       1.000           0.853           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA
 0.147       1.000           0.853           Low Pulse Width                           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA
 0.147       1.000           0.853           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/CLKA
====================================================================================================

{clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.320       2.000           1.680           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN
 0.320       2.000           1.680           Low Pulse Width                           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN
 1.337       2.000           0.663           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/CORE_DDRC_CORE_CLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.293     500.000         1.707           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/CLKB
 498.293     500.000         1.707           Low Pulse Width                           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/CLKB
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RCLK
 498.483     500.000         1.517           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr3_dut/RCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/ICLK
 499.146     500.000         0.854           Low Pulse Width                           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/ICLK
 499.146     500.000         0.854           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/ICLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/RCLK
 498.483     500.000         1.517           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr4_dut/RCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/RCLK
 498.483     500.000         1.517           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr5_dut/RCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr6_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr6_dut/RCLK
 498.483     500.000         1.517           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr6_dut/RCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr7_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr7_dut/RCLK
 498.483     500.000         1.517           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr7_dut/RCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr10_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr10_dut/RCLK
 498.483     500.000         1.517           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr10_dut/RCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr11_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr11_dut/RCLK
 498.483     500.000         1.517           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr11_dut/RCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/RCLK
 498.483     500.000         1.517           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr12_dut/RCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr27_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr27_dut/RCLK
 498.483     500.000         1.517           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr27_dut/RCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr27_dut/ICLK
 499.146     500.000         0.854           Low Pulse Width                           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr27_dut/ICLK
 499.146     500.000         0.854           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr28_dut/ICLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr28_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr28_dut/RCLK
 498.483     500.000         1.517           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr28_dut/RCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr29_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr29_dut/RCLK
 498.483     500.000         1.517           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr29_dut/RCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr32_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr32_dut/RCLK
 498.483     500.000         1.517           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr32_dut/RCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr33_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr33_dut/RCLK
 498.483     500.000         1.517           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr33_dut/RCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr34_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr34_dut/RCLK
 498.483     500.000         1.517           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr34_dut/RCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr35_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr35_dut/RCLK
 498.483     500.000         1.517           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr35_dut/RCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr36_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr36_dut/RCLK
 498.483     500.000         1.517           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr36_dut/RCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.272     500.000         0.728           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr2_dut/SERCLK
 499.272     500.000         0.728           Low Pulse Width                           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr2_dut/SERCLK
 499.272     500.000         0.728           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr3_dut/SERCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr2_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr2_dut/RCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr2_dut/OCLK
 499.146     500.000         0.854           Low Pulse Width                           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr2_dut/OCLK
 499.146     500.000         0.854           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr3_dut/OCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr9_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr9_dut/RCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr9_dut/OCLK
 499.146     500.000         0.854           Low Pulse Width                           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr9_dut/OCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.272     500.000         0.728           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr17_dut/SERCLK
 499.272     500.000         0.728           Low Pulse Width                           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr17_dut/SERCLK
 499.272     500.000         0.728           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr18_dut/SERCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr17_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr17_dut/RCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr17_dut/OCLK
 499.146     500.000         0.854           Low Pulse Width                           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr17_dut/OCLK
 499.146     500.000         0.854           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr18_dut/OCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr18_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr18_dut/RCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr19_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr19_dut/RCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr20_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr20_dut/RCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr21_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr21_dut/RCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr22_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr22_dut/RCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr23_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr23_dut/RCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr24_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr24_dut/RCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr25_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr25_dut/RCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.272     500.000         0.728           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr27_dut/SERCLK
 499.272     500.000         0.728           Low Pulse Width                           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr27_dut/SERCLK
 499.272     500.000         0.728           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr28_dut/SERCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr27_dut/OCLK
 499.146     500.000         0.854           Low Pulse Width                           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr27_dut/OCLK
 499.146     500.000         0.854           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr28_dut/OCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr31_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr31_dut/RCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr31_dut/OCLK
 499.146     500.000         0.854           Low Pulse Width                           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr31_dut/OCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr37_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr37_dut/RCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.272     500.000         0.728           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr40_dut/SERCLK
 499.272     500.000         0.728           Low Pulse Width                           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr40_dut/SERCLK
 499.272     500.000         0.728           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr41_dut/SERCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr40_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr40_dut/RCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr40_dut/OCLK
 499.146     500.000         0.854           Low Pulse Width                           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr40_dut/OCLK
 499.146     500.000         0.854           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr41_dut/OCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr41_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr41_dut/RCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr42_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr42_dut/RCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr43_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr43_dut/RCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr44_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr44_dut/RCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr45_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr45_dut/RCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr46_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr46_dut/RCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr47_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr47_dut/RCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr48_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr48_dut/RCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr49_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr49_dut/RCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr51_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr51_dut/RCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr52_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr52_dut/RCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.272     500.000         0.728           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr55_dut/SERCLK
 499.272     500.000         0.728           Low Pulse Width                           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr55_dut/SERCLK
 499.272     500.000         0.728           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr56_dut/SERCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr55_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr55_dut/RCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr55_dut/OCLK
 499.146     500.000         0.854           Low Pulse Width                           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr55_dut/OCLK
 499.146     500.000         0.854           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr56_dut/OCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr56_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr56_dut/RCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr57_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr57_dut/RCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr58_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr58_dut/RCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr59_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr59_dut/RCLK
====================================================================================================

{rx_clki_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.382     499.899         1.517           Low Pulse Width                           u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_rgmii_to_gmii_v1_0/igddr2/RCLK
 498.382     499.899         1.517           Low Pulse Width                           u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_rgmii_to_gmii_v1_0/igddr5/RCLK
 498.382     499.899         1.517           Low Pulse Width                           u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_rgmii_to_gmii_v1_0/igddr4/RCLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-------------------------------------------------------------------------------+
| Type       | File Name                                                       
+-------------------------------------------------------------------------------+
| Input      | F:/pro/pango_pro/FPGA_Pro/pnr/compile/m1_soc_top_comp.adf       
|            | F:/pro/pango_pro/FPGA_Pro/pnr/source/M1_SoC_TOP.fdc             
| Output     | F:/pro/pango_pro/FPGA_Pro/pnr/synthesize/m1_soc_top_syn.adf     
|            | F:/pro/pango_pro/FPGA_Pro/pnr/synthesize/m1_soc_top_syn.vm      
|            | F:/pro/pango_pro/FPGA_Pro/pnr/synthesize/m1_soc_top.snr         
+-------------------------------------------------------------------------------+


Flow Command: synthesize -ads -fanout_guide 1000 -min_controlset_size 4 -selected_syn_tool_opt 2 
Peak memory: 527,912,960 bytes
Total CPU  time to synthesize completion : 11.844 sec
Total real time to synthesize completion : 68.000 sec
