--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml tester_dispositivi.twx tester_dispositivi.ncd -o
tester_dispositivi.twr tester_dispositivi.pcf -ucf BasysRevEGeneral.ucf

Design file:              tester_dispositivi.ncd
Physical constraint file: tester_dispositivi.pcf
Device,package,speed:     xc3s100e,tq144,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
button<0>   |    0.120(R)|    1.000(R)|clock_BUFGP       |   0.000|
button<1>   |    1.541(R)|    0.321(R)|clock_BUFGP       |   0.000|
button<2>   |    2.354(R)|    0.876(R)|clock_BUFGP       |   0.000|
button<3>   |    2.165(R)|   -0.454(R)|clock_BUFGP       |   0.000|
in_byte<0>  |    0.151(R)|    0.975(R)|clock_BUFGP       |   0.000|
in_byte<1>  |   -0.126(R)|    1.197(R)|clock_BUFGP       |   0.000|
in_byte<2>  |   -0.122(R)|    1.192(R)|clock_BUFGP       |   0.000|
in_byte<3>  |    0.340(R)|    0.823(R)|clock_BUFGP       |   0.000|
in_byte<4>  |    0.146(R)|    0.976(R)|clock_BUFGP       |   0.000|
in_byte<5>  |    0.323(R)|    0.834(R)|clock_BUFGP       |   0.000|
in_byte<6>  |    0.187(R)|    0.942(R)|clock_BUFGP       |   0.000|
in_byte<7>  |    0.455(R)|    0.728(R)|clock_BUFGP       |   0.000|
------------+------------+------------+------------------+--------+

Clock clock to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
anodes<0>   |    9.949(R)|clock_BUFGP       |   0.000|
anodes<1>   |   10.177(R)|clock_BUFGP       |   0.000|
anodes<2>   |   10.409(R)|clock_BUFGP       |   0.000|
anodes<3>   |    9.479(R)|clock_BUFGP       |   0.000|
cathodes<0> |   11.638(R)|clock_BUFGP       |   0.000|
cathodes<1> |   12.594(R)|clock_BUFGP       |   0.000|
cathodes<2> |   12.269(R)|clock_BUFGP       |   0.000|
cathodes<3> |   11.892(R)|clock_BUFGP       |   0.000|
cathodes<4> |   11.830(R)|clock_BUFGP       |   0.000|
cathodes<5> |   12.532(R)|clock_BUFGP       |   0.000|
cathodes<6> |   12.184(R)|clock_BUFGP       |   0.000|
cathodes<7> |    9.065(R)|clock_BUFGP       |   0.000|
led<1>      |    7.906(R)|clock_BUFGP       |   0.000|
produ<0>    |    7.147(R)|clock_BUFGP       |   0.000|
produ<1>    |    7.116(R)|clock_BUFGP       |   0.000|
produ<2>    |    7.210(R)|clock_BUFGP       |   0.000|
produ<3>    |    7.142(R)|clock_BUFGP       |   0.000|
produ<4>    |    6.990(R)|clock_BUFGP       |   0.000|
produ<5>    |    7.366(R)|clock_BUFGP       |   0.000|
produ<6>    |    7.030(R)|clock_BUFGP       |   0.000|
produ<7>    |    7.157(R)|clock_BUFGP       |   0.000|
produ<8>    |    7.521(R)|clock_BUFGP       |   0.000|
produ<9>    |    7.665(R)|clock_BUFGP       |   0.000|
produ<10>   |    7.221(R)|clock_BUFGP       |   0.000|
produ<11>   |    7.140(R)|clock_BUFGP       |   0.000|
produ<12>   |    7.089(R)|clock_BUFGP       |   0.000|
produ<13>   |    6.919(R)|clock_BUFGP       |   0.000|
produ<14>   |    7.183(R)|clock_BUFGP       |   0.000|
produ<15>   |    6.912(R)|clock_BUFGP       |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    3.584|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Jan  4 14:10:45 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 334 MB



