# Picorv32a-Project
![Static Badge](https://img.shields.io/badge/OS-linux%2C_Windows-orange)
![Static Badge](https://img.shields.io/badge/EDA%20Tools-OpenLANE--Flow%2C_Yosys%2C_abc%2C_OpenROAD%2C_TritonRoute%2C_OpenSTA%2C_magic%2C_netgen-blue)
![Static Badge](https://img.shields.io/badge/Languages-verilog%2C_bash-purple)

Digital VLSI SoC design and planning with a complete RTL to GDSII flow.The implementation uses open-source EDA tools like OpenLANE and Sky130 technology.The results of various stages of the VLSI design flow, such as synthesis, floorplanning, placement, clock tree synthesis, routing, and timing analysis are included.
<br/>

# Table of Contents
 

1. **Day-1**-Inception of open-source EDA, OpenLANE and Sky130 PDK
    * How to talk to computers
    * SoC design and OpenLANE
    * Get familiar to open-source EDA tools
    * Lab Exercises 
2. **Day-2**- Good floorplan vs bad floorplan and introduction to library cells
    * Chip Floor planning considerations
    * Library Binding and Placement
    * Cell design and characterization flows
    * General timing characterization parameters
    * Lab Exercises 
3. **Day-3** - Design library cell using Magic Layout and ngspice characterization
    * Labs for CMOS inverter ngspice simulations
    * Inception of Layout CMOS fabrication process
    * Sky130 Tech File Labs
    * Lab Exercises
4. **Day-4**- Pre-layout timing analysis and importance of good clock tree
    * Timing modelling using delay tables
    * Timing analysis with ideal clocks using openSTA
    * Clock tree synthesis TritonCTS and signal integrity
    * Timing analysis with real clocks using openSTA
    * Lab Exercises
5. **Day-5**- Final steps for RTL2GDS using tritonRoute and openSTA
    * Routing and design rule check (DRC)
    * Power Distribution Network and routing
    * TritonRoute Features
    * Lab Exercises
<br/>
<p align="center">
<img src="https://github.com/user-attachments/assets/f5ce6294-3a8b-44fc-8f55-eca2d101df23" 
alt="alt text" width = 553 height = 358  >
<p/>
