{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1732663889418 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732663889433 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 26 18:31:29 2024 " "Processing started: Tue Nov 26 18:31:29 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732663889433 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732663889433 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off keyboardfinal -c keyboardfinal " "Command: quartus_map --read_settings_files=on --write_settings_files=off keyboardfinal -c keyboardfinal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732663889433 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1732663890450 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1732663890450 ""}
{ "Warning" "WSGN_SEARCH_FILE" "keyboardfinal.v 4 4 " "Using design file keyboardfinal.v, which is not specified as a design file for the current project, but contains definitions for 4 design units and 4 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 keyboardfinal " "Found entity 1: keyboardfinal" {  } { { "keyboardfinal.v" "" { Text "C:/Users/chuyi/Desktop/keyboard final/keyboardfinal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732663901556 ""} { "Info" "ISGN_ENTITY_NAME" "2 KeyboardDecoder " "Found entity 2: KeyboardDecoder" {  } { { "keyboardfinal.v" "" { Text "C:/Users/chuyi/Desktop/keyboard final/keyboardfinal.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732663901556 ""} { "Info" "ISGN_ENTITY_NAME" "3 control2 " "Found entity 3: control2" {  } { { "keyboardfinal.v" "" { Text "C:/Users/chuyi/Desktop/keyboard final/keyboardfinal.v" 117 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732663901556 ""} { "Info" "ISGN_ENTITY_NAME" "4 control " "Found entity 4: control" {  } { { "keyboardfinal.v" "" { Text "C:/Users/chuyi/Desktop/keyboard final/keyboardfinal.v" 206 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732663901556 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1732663901556 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "keyboardfinal " "Elaborating entity \"keyboardfinal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1732663901556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyboardDecoder KeyboardDecoder:u0 " "Elaborating entity \"KeyboardDecoder\" for hierarchy \"KeyboardDecoder:u0\"" {  } { { "keyboardfinal.v" "u0" { Text "C:/Users/chuyi/Desktop/keyboard final/keyboardfinal.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732663901564 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ps2_controller.v 1 1 " "Using design file ps2_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "ps2_controller.v" "" { Text "C:/Users/chuyi/Desktop/keyboard final/ps2_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732663901596 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1732663901596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Controller KeyboardDecoder:u0\|PS2_Controller:PS2 " "Elaborating entity \"PS2_Controller\" for hierarchy \"KeyboardDecoder:u0\|PS2_Controller:PS2\"" {  } { { "keyboardfinal.v" "PS2" { Text "C:/Users/chuyi/Desktop/keyboard final/keyboardfinal.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732663901596 ""}
{ "Warning" "WSGN_SEARCH_FILE" "altera_up_ps2_data_in.v 1 1 " "Using design file altera_up_ps2_data_in.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "altera_up_ps2_data_in.v" "" { Text "C:/Users/chuyi/Desktop/keyboard final/altera_up_ps2_data_in.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732663901638 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1732663901638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Data_In KeyboardDecoder:u0\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In " "Elaborating entity \"Altera_UP_PS2_Data_In\" for hierarchy \"KeyboardDecoder:u0\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\"" {  } { { "ps2_controller.v" "PS2_Data_In" { Text "C:/Users/chuyi/Desktop/keyboard final/ps2_controller.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732663901645 ""}
{ "Warning" "WSGN_SEARCH_FILE" "altera_up_ps2_command_out.v 1 1 " "Using design file altera_up_ps2_command_out.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "altera_up_ps2_command_out.v" "" { Text "C:/Users/chuyi/Desktop/keyboard final/altera_up_ps2_command_out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732663901702 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1732663901702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Command_Out KeyboardDecoder:u0\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out " "Elaborating entity \"Altera_UP_PS2_Command_Out\" for hierarchy \"KeyboardDecoder:u0\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\"" {  } { { "ps2_controller.v" "PS2_Command_Out" { Text "C:/Users/chuyi/Desktop/keyboard final/ps2_controller.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732663901702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control KeyboardDecoder:u0\|control:c1 " "Elaborating entity \"control\" for hierarchy \"KeyboardDecoder:u0\|control:c1\"" {  } { { "keyboardfinal.v" "c1" { Text "C:/Users/chuyi/Desktop/keyboard final/keyboardfinal.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732663901711 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cur_key_code keyboardfinal.v(227) " "Verilog HDL or VHDL warning at keyboardfinal.v(227): object \"cur_key_code\" assigned a value but never read" {  } { { "keyboardfinal.v" "" { Text "C:/Users/chuyi/Desktop/keyboard final/keyboardfinal.v" 227 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1732663901719 "|keyboardfinal|KeyboardDecoder:u0|control:c1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control2 KeyboardDecoder:u0\|control2:c2 " "Elaborating entity \"control2\" for hierarchy \"KeyboardDecoder:u0\|control2:c2\"" {  } { { "keyboardfinal.v" "c2" { Text "C:/Users/chuyi/Desktop/keyboard final/keyboardfinal.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732663901719 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cur_key_code keyboardfinal.v(135) " "Verilog HDL or VHDL warning at keyboardfinal.v(135): object \"cur_key_code\" assigned a value but never read" {  } { { "keyboardfinal.v" "" { Text "C:/Users/chuyi/Desktop/keyboard final/keyboardfinal.v" 135 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1732663901727 "|keyboardfinal|KeyboardDecoder:u0|control2:c2"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1732663902526 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] VCC " "Pin \"LEDR\[8\]\" is stuck at VCC" {  } { { "keyboardfinal.v" "" { Text "C:/Users/chuyi/Desktop/keyboard final/keyboardfinal.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732663902616 "|keyboardfinal|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] VCC " "Pin \"LEDR\[9\]\" is stuck at VCC" {  } { { "keyboardfinal.v" "" { Text "C:/Users/chuyi/Desktop/keyboard final/keyboardfinal.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732663902616 "|keyboardfinal|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1732663902616 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1732663902737 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "19 " "19 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1732663902949 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1732663903110 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732663903110 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "172 " "Implemented 172 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1732663903184 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1732663903184 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1732663903184 ""} { "Info" "ICUT_CUT_TM_LCELLS" "155 " "Implemented 155 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1732663903184 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1732663903184 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4890 " "Peak virtual memory: 4890 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732663903200 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 26 18:31:43 2024 " "Processing ended: Tue Nov 26 18:31:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732663903200 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732663903200 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732663903200 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1732663903200 ""}
