Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.3 (lin64) Build 1368829 Mon Sep 28 20:06:39 MDT 2015
| Date         : Tue Mar  1 09:26:34 2016
| Host         : roba-OptiPlex-7010 running 64-bit Ubuntu 15.04
| Command      : report_timing_summary -file ./rpt/post_synth_timing_summary.rpt
| Design       : nanorv32_simpleahb
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/genblk1[1].iq_reg[1][0]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/genblk1[1].iq_reg[1][12]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/genblk1[1].iq_reg[1][13]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/genblk1[1].iq_reg[1][14]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/genblk1[1].iq_reg[1][15]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/genblk1[1].iq_reg[1][16]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/genblk1[1].iq_reg[1][17]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/genblk1[1].iq_reg[1][18]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/genblk1[1].iq_reg[1][19]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/genblk1[1].iq_reg[1][1]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/genblk1[1].iq_reg[1][21]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/genblk1[1].iq_reg[1][22]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/genblk1[1].iq_reg[1][23]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/genblk1[1].iq_reg[1][24]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/genblk1[1].iq_reg[1][25]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/genblk1[1].iq_reg[1][26]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/genblk1[1].iq_reg[1][27]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/genblk1[1].iq_reg[1][28]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/genblk1[1].iq_reg[1][29]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/genblk1[1].iq_reg[1][2]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/genblk1[1].iq_reg[1][30]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/genblk1[1].iq_reg[1][31]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/genblk1[1].iq_reg[1][3]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/genblk1[1].iq_reg[1][4]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/genblk1[1].iq_reg[1][5]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/genblk1[1].iq_reg[1][6]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/genblk1[2].iq_reg[2][0]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/genblk1[2].iq_reg[2][12]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/genblk1[2].iq_reg[2][13]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/genblk1[2].iq_reg[2][14]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/genblk1[2].iq_reg[2][15]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/genblk1[2].iq_reg[2][16]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/genblk1[2].iq_reg[2][17]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/genblk1[2].iq_reg[2][18]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/genblk1[2].iq_reg[2][19]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/genblk1[2].iq_reg[2][1]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/genblk1[2].iq_reg[2][21]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/genblk1[2].iq_reg[2][22]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/genblk1[2].iq_reg[2][23]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/genblk1[2].iq_reg[2][24]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/genblk1[2].iq_reg[2][25]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/genblk1[2].iq_reg[2][26]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/genblk1[2].iq_reg[2][27]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/genblk1[2].iq_reg[2][28]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/genblk1[2].iq_reg[2][29]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/genblk1[2].iq_reg[2][2]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/genblk1[2].iq_reg[2][30]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/genblk1[2].iq_reg[2][31]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/genblk1[2].iq_reg[2][3]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/genblk1[2].iq_reg[2][4]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/genblk1[2].iq_reg[2][5]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/genblk1[2].iq_reg[2][6]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/genblk1[3].iq_reg[3][0]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/genblk1[3].iq_reg[3][12]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/genblk1[3].iq_reg[3][13]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/genblk1[3].iq_reg[3][14]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/genblk1[3].iq_reg[3][15]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/genblk1[3].iq_reg[3][16]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/genblk1[3].iq_reg[3][17]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/genblk1[3].iq_reg[3][18]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/genblk1[3].iq_reg[3][19]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/genblk1[3].iq_reg[3][1]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/genblk1[3].iq_reg[3][21]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/genblk1[3].iq_reg[3][22]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/genblk1[3].iq_reg[3][23]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/genblk1[3].iq_reg[3][24]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/genblk1[3].iq_reg[3][25]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/genblk1[3].iq_reg[3][26]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/genblk1[3].iq_reg[3][27]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/genblk1[3].iq_reg[3][28]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/genblk1[3].iq_reg[3][29]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/genblk1[3].iq_reg[3][2]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/genblk1[3].iq_reg[3][30]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/genblk1[3].iq_reg[3][31]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/genblk1[3].iq_reg[3][3]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/genblk1[3].iq_reg[3][4]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/genblk1[3].iq_reg[3][5]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/genblk1[3].iq_reg[3][6]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/iq_reg[0][0]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/iq_reg[0][12]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/iq_reg[0][13]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/iq_reg[0][14]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/iq_reg[0][15]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/iq_reg[0][16]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/iq_reg[0][17]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/iq_reg[0][18]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/iq_reg[0][19]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/iq_reg[0][1]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/iq_reg[0][21]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/iq_reg[0][22]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/iq_reg[0][23]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/iq_reg[0][24]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/iq_reg[0][25]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/iq_reg[0][26]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/iq_reg[0][27]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/iq_reg[0][28]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/iq_reg[0][29]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/iq_reg[0][2]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/iq_reg[0][30]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/iq_reg[0][31]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/iq_reg[0][3]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/iq_reg[0][4]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/iq_reg[0][5]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/iq_reg[0][6]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/rd_pt_r_reg[0]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_CPU/rd_pt_r_reg[1]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 34 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.998        0.000                      0                 3334        0.149        0.000                      0                 3334        3.000        0.000                       0                  1496  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_in                {0.000 5.000}      10.000          100.000         
  clk_50m_arty_mmcm   {0.000 10.000}     20.000          50.000          
  clkfbout_arty_mmcm  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_50m_arty_mmcm         5.998        0.000                      0                 3334        0.149        0.000                      0                 3334        9.500        0.000                       0                  1492  
  clkfbout_arty_mmcm                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751                U_CLK_GEN/U_MCM/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000               U_CLK_GEN/U_MCM/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                U_CLK_GEN/U_MCM/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                U_CLK_GEN/U_MCM/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_50m_arty_mmcm
  To Clock:  clk_50m_arty_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        5.998ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.998ns  (required time - arrival time)
  Source:                 U_CPU/genblk1[3].iq_reg[3][13]/C
                            (rising edge-triggered cell FDCE clocked by clk_50m_arty_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tcm0/U_RAM/RAM_reg_0_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_50m_arty_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50m_arty_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50m_arty_mmcm rise@20.000ns - clk_50m_arty_mmcm rise@0.000ns)
  Data Path Delay:        13.210ns  (logic 2.481ns (18.781%)  route 10.729ns (81.219%))
  Logic Levels:           15  (LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.231ns = ( 17.769 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.555ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50m_arty_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_GEN/U_MCM/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  U_CLK_GEN/U_MCM/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.073    U_CLK_GEN/U_MCM/inst/clk_in_arty_mmcm
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.035 r  U_CLK_GEN/U_MCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.235    U_CLK_GEN/U_MCM/inst/clk_50m_arty_mmcm
                         BUFG (Prop_bufg_I_O)         0.096    -2.139 r  U_CLK_GEN/U_MCM/inst/clkout1_buf/O
                         net (fo=1490, unplaced)      0.584    -1.555    U_CPU/clk
                         FDCE                                         r  U_CPU/genblk1[3].iq_reg[3][13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456    -1.099 r  U_CPU/genblk1[3].iq_reg[3][13]/Q
                         net (fo=1, unplaced)         0.965    -0.134    U_CPU/genblk1[3].iq_reg[3]__0[13]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.161 r  U_CPU/U_DECODER_i_18/O
                         net (fo=43, unplaced)        0.981     1.142    U_CPU/U_DECODER/instruction_r[13]
                         LUT3 (Prop_lut3_I0_O)        0.124     1.266 f  U_CPU/U_DECODER/pc_next_sel[1]_INST_0_i_1/O
                         net (fo=2, unplaced)         0.913     2.179    U_CPU/U_DECODER/pc_next_sel[1]_INST_0_i_1_n_1
                         LUT6 (Prop_lut6_I0_O)        0.124     2.303 f  U_CPU/U_DECODER/pc_next_sel[1]_INST_0/O
                         net (fo=66, unplaced)        0.538     2.841    U_CPU/pc_next_sel[1]
                         LUT3 (Prop_lut3_I2_O)        0.118     2.959 f  U_CPU/U_FLOW_CTRL_i_1/O
                         net (fo=9, unplaced)         0.943     3.902    U_CPU/U_FLOW_CTRL/branch_taken
                         LUT6 (Prop_lut6_I0_O)        0.124     4.026 r  U_CPU/U_FLOW_CTRL/data_access_cycle_INST_0/O
                         net (fo=4, unplaced)         0.473     4.499    U_CPU/data_access_cycle
                         LUT4 (Prop_lut4_I1_O)        0.124     4.623 f  U_CPU/U_FLOW_CTRL_i_8/O
                         net (fo=41, unplaced)        0.526     5.149    U_CPU/U_FLOW_CTRL_i_8_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.273 f  U_CPU/U_FLOW_CTRL_i_3/O
                         net (fo=35, unplaced)        0.522     5.795    U_CPU/interlock
                         LUT5 (Prop_lut5_I1_O)        0.124     5.919 r  U_CPU/haddri[31]_INST_0_i_5/O
                         net (fo=32, unplaced)        0.736     6.655    U_CPU/haddri[31]_INST_0_i_5_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     6.779 f  U_CPU/haddri[30]_INST_0/O
                         net (fo=4, unplaced)         0.473     7.252    u_ahbmatrix/xbar/HastiBus_1/io_master_haddr[30]
                         LUT3 (Prop_lut3_I2_O)        0.124     7.376 f  u_ahbmatrix/xbar/HastiBus_1/io_slaves_2_hsel_INST_0_i_4/O
                         net (fo=3, unplaced)         0.920     8.296    u_ahbmatrix/xbar/HastiBus_1/io_slaves_2_hsel_INST_0_i_4_n_1
                         LUT6 (Prop_lut6_I0_O)        0.124     8.420 f  u_ahbmatrix/xbar/HastiBus_1/io_slaves_0_hsel_INST_0/O
                         net (fo=9, unplaced)         0.490     8.910    u_ahbmatrix/xbar/HastiBus_1/io_slaves_0_hsel
                         LUT2 (Prop_lut2_I1_O)        0.124     9.034 r  u_ahbmatrix/xbar/HastiBus_1/io_slaves_1_hsel_INST_0/O
                         net (fo=7, unplaced)         0.484     9.518    u_ahbmatrix/xbar/HastiSlaveMux_1/io_ins_1_hsel
                         LUT6 (Prop_lut6_I1_O)        0.124     9.642 f  u_ahbmatrix/xbar/HastiSlaveMux_1/io_out_haddr[15]_INST_0_i_1/O
                         net (fo=17, unplaced)        0.505    10.147    u_ahbmatrix/xbar/HastiSlaveMux_1/io_out_haddr[15]_INST_0_i_1_n_1
                         LUT5 (Prop_lut5_I0_O)        0.124    10.271 r  u_ahbmatrix/xbar/HastiSlaveMux_1/io_out_haddr[11]_INST_0/O
                         net (fo=2, unplaced)         0.460    10.731    u_tcm0/U_AHB_TO_SSRAM/HADDR[11]
                         LUT4 (Prop_lut4_I3_O)        0.124    10.855 r  u_tcm0/U_AHB_TO_SSRAM/ahb_sram_addr[11]_INST_0/O
                         net (fo=16, unplaced)        0.800    11.655    u_tcm0/U_RAM/addr[9]
                         RAMB36E1                                     r  u_tcm0/U_RAM/RAM_reg_0_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50m_arty_mmcm rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    U_CLK_GEN/U_MCM/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  U_CLK_GEN/U_MCM/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.857    U_CLK_GEN/U_MCM/inst/clk_in_arty_mmcm
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.479 r  U_CLK_GEN/U_MCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.239    U_CLK_GEN/U_MCM/inst/clk_50m_arty_mmcm
                         BUFG (Prop_bufg_I_O)         0.091    17.330 r  U_CLK_GEN/U_MCM/inst/clkout1_buf/O
                         net (fo=1490, unplaced)      0.439    17.769    u_tcm0/U_RAM/clk
                         RAMB36E1                                     r  u_tcm0/U_RAM/RAM_reg_0_0/CLKARDCLK
                         clock pessimism              0.531    18.300    
                         clock uncertainty           -0.082    18.218    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    17.652    u_tcm0/U_RAM/RAM_reg_0_0
  -------------------------------------------------------------------
                         required time                         17.652    
                         arrival time                         -11.655    
  -------------------------------------------------------------------
                         slack                                  5.998    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 U_CPU/ignore_branch_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_50m_arty_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_CPU/ignore_branch_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_50m_arty_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50m_arty_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50m_arty_mmcm rise@0.000ns - clk_50m_arty_mmcm rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.242ns (62.874%)  route 0.143ns (37.126%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.063ns
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50m_arty_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_GEN/U_MCM/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  U_CLK_GEN/U_MCM/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.371    U_CLK_GEN/U_MCM/inst/clk_in_arty_mmcm
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.405 r  U_CLK_GEN/U_MCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.068    U_CLK_GEN/U_MCM/inst/clk_50m_arty_mmcm
                         BUFG (Prop_bufg_I_O)         0.026    -1.042 r  U_CLK_GEN/U_MCM/inst/clkout1_buf/O
                         net (fo=1490, unplaced)      0.114    -0.928    U_CPU/clk
                         FDPE                                         r  U_CPU/ignore_branch_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.141    -0.787 r  U_CPU/ignore_branch_reg/Q
                         net (fo=5, unplaced)         0.143    -0.644    U_CPU/ignore_branch
                         LUT3 (Prop_lut3_I2_O)        0.101    -0.543 r  U_CPU/ignore_branch_i_1/O
                         net (fo=1, unplaced)         0.000    -0.543    U_CPU/ignore_branch_i_1_n_1
                         FDPE                                         r  U_CPU/ignore_branch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50m_arty_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_GEN/U_MCM/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  U_CLK_GEN/U_MCM/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.704    U_CLK_GEN/U_MCM/inst/clk_in_arty_mmcm
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.706 r  U_CLK_GEN/U_MCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.351    U_CLK_GEN/U_MCM/inst/clk_50m_arty_mmcm
                         BUFG (Prop_bufg_I_O)         0.029    -1.322 r  U_CLK_GEN/U_MCM/inst/clkout1_buf/O
                         net (fo=1490, unplaced)      0.259    -1.063    U_CPU/clk
                         FDPE                                         r  U_CPU/ignore_branch_reg/C
                         clock pessimism              0.280    -0.783    
                         FDPE (Hold_fdpe_C_D)         0.091    -0.692    U_CPU/ignore_branch_reg
  -------------------------------------------------------------------
                         required time                          0.692    
                         arrival time                          -0.543    
  -------------------------------------------------------------------
                         slack                                  0.149    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50m_arty_mmcm
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { U_CLK_GEN/U_MCM/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424               u_tcm0/U_RAM/RAM_reg_0_1/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360              U_CLK_GEN/U_MCM/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500                U_CPU/U_REG_FILE/genblk1[13].regfile_reg[13][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500                U_CPU/U_REG_FILE/genblk1[13].regfile_reg[13][0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_arty_mmcm
  To Clock:  clkfbout_arty_mmcm

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_arty_mmcm
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_CLK_GEN/U_MCM/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845                U_CLK_GEN/U_MCM/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000               U_CLK_GEN/U_MCM/inst/mmcm_adv_inst/CLKFBIN



