// Seed: 168253441
module module_0 (
    input  tri   id_0,
    input  uwire id_1,
    output uwire id_2
    , id_5,
    output tri   id_3
);
  wire id_6;
endmodule
module module_1 (
    output wor id_0,
    output wor id_1
    , id_40,
    input uwire id_2,
    output wand id_3,
    input supply1 id_4,
    output wor id_5,
    input supply1 id_6,
    input tri0 id_7,
    input supply1 id_8,
    output tri1 id_9,
    output wor id_10,
    input tri0 id_11,
    input uwire id_12,
    output tri id_13
    , id_41,
    output wor id_14,
    output wor id_15,
    output uwire id_16,
    output wire id_17,
    input wor id_18,
    output tri0 id_19
    , id_42,
    output wire id_20,
    input wire id_21,
    input wire id_22,
    output wire id_23,
    input tri0 id_24,
    input supply0 id_25,
    output tri1 id_26,
    input wand id_27
    , id_43,
    output uwire id_28,
    output tri0 id_29,
    input wor id_30,
    output supply1 id_31,
    output wire id_32,
    output wor id_33,
    output supply0 id_34,
    input supply0 id_35,
    input supply1 id_36,
    input supply1 id_37,
    output wire id_38
);
  module_0 modCall_1 (
      id_35,
      id_2,
      id_33,
      id_29
  );
  assign modCall_1.id_1 = 0;
endmodule
