[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/CmdLineOverride/slpp_all/surelog.log".
AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/CmdLineOverride/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<33> s<32> l<1:1> el<1:0>
n<module> u<2> t<Module_keyword> p<4> s<3> l<1:1> el<1:7>
n<foo> u<3> t<StringConst> p<4> l<1:8> el<1:11>
n<> u<4> t<Module_ansi_header> p<24> c<2> s<22> l<1:1> el<1:12>
n<> u<5> t<IntegerAtomType_Int> p<6> l<2:13> el<2:16>
n<> u<6> t<Data_type> p<7> c<5> l<2:13> el<2:16>
n<> u<7> t<Data_type_or_implicit> p<17> c<6> s<16> l<2:13> el<2:16>
n<bar> u<8> t<StringConst> p<15> s<14> l<2:17> el<2:20>
n<0> u<9> t<IntConst> p<10> l<2:23> el<2:24>
n<> u<10> t<Primary_literal> p<11> c<9> l<2:23> el<2:24>
n<> u<11> t<Constant_primary> p<12> c<10> l<2:23> el<2:24>
n<> u<12> t<Constant_expression> p<13> c<11> l<2:23> el<2:24>
n<> u<13> t<Constant_mintypmax_expression> p<14> c<12> l<2:23> el<2:24>
n<> u<14> t<Constant_param_expression> p<15> c<13> l<2:23> el<2:24>
n<> u<15> t<Param_assignment> p<16> c<8> l<2:17> el<2:24>
n<> u<16> t<List_of_param_assignments> p<17> c<15> l<2:17> el<2:24>
n<> u<17> t<Parameter_declaration> p<18> c<7> l<2:3> el<2:24>
n<> u<18> t<Package_or_generate_item_declaration> p<19> c<17> l<2:3> el<2:25>
n<> u<19> t<Module_or_generate_item_declaration> p<20> c<18> l<2:3> el<2:25>
n<> u<20> t<Module_common_item> p<21> c<19> l<2:3> el<2:25>
n<> u<21> t<Module_or_generate_item> p<22> c<20> l<2:3> el<2:25>
n<> u<22> t<Non_port_module_item> p<24> c<21> s<23> l<2:3> el<2:25>
n<> u<23> t<ENDMODULE> p<24> l<3:1> el<3:10>
n<> u<24> t<Module_declaration> p<25> c<4> l<1:1> el<3:10>
n<> u<25> t<Description> p<32> c<24> s<31> l<1:1> el<3:10>
n<module> u<26> t<Module_keyword> p<28> s<27> l<5:1> el<5:7>
n<baz> u<27> t<StringConst> p<28> l<5:8> el<5:11>
n<> u<28> t<Module_ansi_header> p<30> c<26> s<29> l<5:1> el<5:12>
n<> u<29> t<ENDMODULE> p<30> l<6:1> el<6:10>
n<> u<30> t<Module_declaration> p<31> c<28> l<5:1> el<6:10>
n<> u<31> t<Description> p<32> c<30> l<5:1> el<6:10>
n<> u<32> t<Source_text> p<33> c<25> l<1:1> el<6:10>
n<> u<33> t<Top_level_rule> c<1> l<1:1> el<8:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/CmdLineOverride/dut.sv:1:1: No timescale set for "foo".
[WRN:PA0205] ${SURELOG_DIR}/tests/CmdLineOverride/dut.sv:5:1: No timescale set for "baz".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/CmdLineOverride/dut.sv:5:1: Compile module "work@baz".
[INF:CP0303] ${SURELOG_DIR}/tests/CmdLineOverride/dut.sv:1:1: Compile module "work@foo".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
constant                                               1
design                                                 1
int_typespec                                           1
module_inst                                            2
param_assign                                           1
parameter                                              1
ref_typespec                                           2
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/CmdLineOverride/slpp_all/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/CmdLineOverride/slpp_all/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/CmdLineOverride/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
design: (unnamed)
|vpiName:unnamed
|uhdmallModules:
\_module_inst: work@baz (work@baz), file:${SURELOG_DIR}/tests/CmdLineOverride/dut.sv, line:5:1, endln:6:10
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@baz
  |vpiDefName:work@baz
|uhdmallModules:
\_module_inst: work@foo (work@foo), file:${SURELOG_DIR}/tests/CmdLineOverride/dut.sv, line:1:1, endln:3:10
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@foo
  |vpiParameter:
  \_parameter: (work@foo.bar), line:2:17, endln:2:20
    |vpiParent:
    \_module_inst: work@foo (work@foo), file:${SURELOG_DIR}/tests/CmdLineOverride/dut.sv, line:1:1, endln:3:10
    |UINT:0
    |vpiTypespec:
    \_ref_typespec: (work@foo.bar)
      |vpiParent:
      \_parameter: (work@foo.bar), line:2:17, endln:2:20
      |vpiFullName:work@foo.bar
      |vpiActual:
      \_int_typespec: , line:2:13, endln:2:16
    |vpiSigned:1
    |vpiName:bar
    |vpiFullName:work@foo.bar
  |vpiParamAssign:
  \_param_assign: , line:2:17, endln:2:24
    |vpiParent:
    \_module_inst: work@foo (work@foo), file:${SURELOG_DIR}/tests/CmdLineOverride/dut.sv, line:1:1, endln:3:10
    |vpiRhs:
    \_constant: , line:2:23, endln:2:24
      |vpiParent:
      \_param_assign: , line:2:17, endln:2:24
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiTypespec:
      \_ref_typespec: (work@foo)
        |vpiParent:
        \_constant: , line:2:23, endln:2:24
        |vpiFullName:work@foo
        |vpiActual:
        \_int_typespec: , line:2:13, endln:2:16
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@foo.bar), line:2:17, endln:2:20
  |vpiDefName:work@foo
\_weaklyReferenced:
\_int_typespec: , line:2:13, endln:2:16
  |vpiParent:
  \_parameter: (work@foo.bar), line:2:17, endln:2:20
  |vpiSigned:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0

============================== Begin RoundTrip Results ==============================
[roundtrip]: ${SURELOG_DIR}/tests/CmdLineOverride/dut.sv | ${SURELOG_DIR}/build/regression/CmdLineOverride/roundtrip/dut_000.sv | 0 | 6 |
============================== End RoundTrip Results ==============================
