Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 48072b48b9c14a6b80a1035c27e700e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_ALU8bit_func_impl xil_defaultlib.tb_ALU8bit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'alu8bit' remains a black box since it has no binding entity [D:/Design_DSP/Assignmnet_1/Assignment_1/Assignment_1.srcs/sim_1/new/tb_EightBitALU.vhd:63]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.tb_alu8bit
Built simulation snapshot tb_ALU8bit_func_impl
