<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="Map">
        <Message>
            <ID>51001030</ID>
            <Severity>Warning</Severity>
            <Dynamic>RA01.pring.outr11</Dynamic>
        </Message>
    </Task>
    <Task name="Translate">
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>RA00/D00/OSCInst0_SEDSTDBY</Dynamic>
            <Navigation>RA00/D00/OSCInst0_SEDSTDBY</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>RA03/wordram_ram_6_DO3</Dynamic>
            <Navigation>RA03/wordram_ram_6_DO3</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>RA03/wordram_ram_4_DO3</Dynamic>
            <Navigation>RA03/wordram_ram_4_DO3</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>RA03/wordram_ram_2_DO3</Dynamic>
            <Navigation>RA03/wordram_ram_2_DO3</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>RA03/wordram_ram_0_DO3</Dynamic>
            <Navigation>RA03/wordram_ram_0_DO3</Navigation>
        </Message>
        <Message>
            <ID>1163101</ID>
            <Severity>Warning</Severity>
            <Dynamic>5</Dynamic>
        </Message>
    </Task>
    <Task name="Synplify_Synthesis">
        <Message>
            <ID>2011000</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG296 :&quot;C:\Users\braya\Downloads\02-ram00\coder00.vhdl&quot;:23:13:23:19|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</Dynamic>
            <Navigation>CG296</Navigation>
            <Navigation>C:\Users\braya\Downloads\02-ram00\coder00.vhdl</Navigation>
            <Navigation>23</Navigation>
            <Navigation>13</Navigation>
            <Navigation>23</Navigation>
            <Navigation>19</Navigation>
            <Navigation>Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG290 :&quot;C:\Users\braya\Downloads\02-ram00\coder00.vhdl&quot;:29:7:29:15|Referenced variable scontrolc is not in sensitivity list.</Dynamic>
            <Navigation>CG290</Navigation>
            <Navigation>C:\Users\braya\Downloads\02-ram00\coder00.vhdl</Navigation>
            <Navigation>29</Navigation>
            <Navigation>7</Navigation>
            <Navigation>29</Navigation>
            <Navigation>15</Navigation>
            <Navigation>Referenced variable scontrolc is not in sensitivity list.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL113 :&quot;C:\Users\braya\Downloads\02-ram00\coder00.vhdl&quot;:29:2:29:5|Feedback mux created for signal outcoderc[6:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</Dynamic>
            <Navigation>CL113</Navigation>
            <Navigation>C:\Users\braya\Downloads\02-ram00\coder00.vhdl</Navigation>
            <Navigation>29</Navigation>
            <Navigation>2</Navigation>
            <Navigation>29</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Feedback mux created for signal outcoderc[6:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL113 :&quot;C:\Users\braya\Downloads\02-ram00\coder00.vhdl&quot;:29:2:29:5|Feedback mux created for signal outcontwritec[5:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</Dynamic>
            <Navigation>CL113</Navigation>
            <Navigation>C:\Users\braya\Downloads\02-ram00\coder00.vhdl</Navigation>
            <Navigation>29</Navigation>
            <Navigation>2</Navigation>
            <Navigation>29</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Feedback mux created for signal outcontwritec[5:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL113 :&quot;C:\Users\braya\Downloads\02-ram00\coder00.vhdl&quot;:29:2:29:5|Feedback mux created for signal aux0. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</Dynamic>
            <Navigation>CL113</Navigation>
            <Navigation>C:\Users\braya\Downloads\02-ram00\coder00.vhdl</Navigation>
            <Navigation>29</Navigation>
            <Navigation>2</Navigation>
            <Navigation>29</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Feedback mux created for signal aux0. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD276 :&quot;C:\lscc\diamond\3.12\cae_library\synthesis\vhdl\machxo2.vhd&quot;:2297:8:2297:15|Map for port sedstdby of component osch not found</Dynamic>
            <Navigation>CD276</Navigation>
            <Navigation>C:\lscc\diamond\3.12\cae_library\synthesis\vhdl\machxo2.vhd</Navigation>
            <Navigation>2297</Navigation>
            <Navigation>8</Navigation>
            <Navigation>2297</Navigation>
            <Navigation>15</Navigation>
            <Navigation>Map for port sedstdby of component osch not found</Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved.</Dynamic>
            <Navigation>FX474</Navigation>
            <Navigation>User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT529 :&quot;c:\users\braya\downloads\02-ram00\ram0\source\div00.vhdl&quot;:20:4:20:5|Found inferred clock oscint00|osc_int_inferred_clock which controls 23 sequential elements including RA00.D01.sdiv[21:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance.</Dynamic>
            <Navigation>MT529</Navigation>
            <Navigation>c:\users\braya\downloads\02-ram00\ram0\source\div00.vhdl</Navigation>
            <Navigation>20</Navigation>
            <Navigation>4</Navigation>
            <Navigation>20</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Found inferred clock oscint00|osc_int_inferred_clock which controls 23 sequential elements including RA00.D01.sdiv[21:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT420 |Found inferred clock oscint00|osc_int_inferred_clock with period 480.77ns. Please declare a user-defined clock on net RA00.D00.sclk.</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock oscint00|osc_int_inferred_clock with period 480.77ns. Please declare a user-defined clock on net RA00.D00.sclk.</Navigation>
        </Message>
    </Task>
</BaliMessageLog>