{
 "cells": [
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Coroutines\n",
    "\n",
    "Pythons async/await coroutines were the initial motivation for **Co**HDL. Coroutines are functions that can suspend and resume their execution. CoHDL translates coroutines into VHDL state machines. This translation process is completely deterministic and makes it possible to describe sequential processes clock cycle accurate."
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## async/await\n",
    "\n",
    "The `async` keyword turns functions into coroutines. Only `asnyc def` functions can use `await` expressions in the function body.\n",
    "\n",
    "For CoHDL there are two different types of await expression:\n",
    "\n",
    "* awaiting primitive expressions\n",
    "\n",
    "    When the argument of `await` is a Signal/Variable/Temporary, the coroutines execution is suspended, until that argument becomes truthy (non-zero). Each wait takes at least one clock cycle event when the argument is true. `await` expressions define wait states, the code between two awaits is executed once when transitioning from one wait to the next. These primitive awaits are the building blocks for more complex sequential processes.\n",
    "* awaiting coroutine functions\n",
    "\n",
    "    When the argument of `await` is itself a coroutine, CoHDL treats that expression similar to a normal function call. The function body - that may contain nested `await` expressions - is translated and inlined at the call site."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "library ieee;\n",
      "use ieee.std_logic_1164.all;\n",
      "use ieee.numeric_std.all;\n",
      "\n",
      "\n",
      "entity Counter is\n",
      "  port (\n",
      "    clk : in std_logic;\n",
      "    step : in std_logic;\n",
      "    output : out unsigned(1 downto 0)\n",
      "    );\n",
      "end Counter;\n",
      "\n",
      "\n",
      "architecture arch_Counter of Counter is\n",
      "  function cohdl_bool_to_std_logic(inp: boolean) return std_logic is\n",
      "  begin\n",
      "    if inp then\n",
      "      return('1');\n",
      "    else\n",
      "      return('0');\n",
      "    end if;\n",
      "  end function cohdl_bool_to_std_logic;\n",
      "  signal buffer_output : unsigned(1 downto 0);\n",
      "  type state_coroutine_process is (state_0, state_1, state_2, state_3);\n",
      "  signal s_coroutine_process : state_coroutine_process := state_0;\n",
      "begin\n",
      "  \n",
      "  -- CONCURRENT BLOCK (buffer assignment)\n",
      "  output <= buffer_output;\n",
      "  \n",
      "\n",
      "  coroutine_process: process(clk)\n",
      "    variable temp : std_logic;\n",
      "  begin\n",
      "    if rising_edge(clk) then\n",
      "      case s_coroutine_process is\n",
      "        when state_0 =>\n",
      "          if step = '1' then\n",
      "            buffer_output <= unsigned(std_logic_vector'(\"00\"));\n",
      "            s_coroutine_process <= state_1;\n",
      "          end if;\n",
      "        when state_1 =>\n",
      "          if step = '1' then\n",
      "            buffer_output <= unsigned(std_logic_vector'(\"01\"));\n",
      "            s_coroutine_process <= state_2;\n",
      "          end if;\n",
      "        when state_2 =>\n",
      "          temp := not (step);\n",
      "          if temp = '1' then\n",
      "            buffer_output <= unsigned(std_logic_vector'(\"10\"));\n",
      "            s_coroutine_process <= state_3;\n",
      "          end if;\n",
      "        when state_3 =>\n",
      "          if step = '1' then\n",
      "            s_coroutine_process <= state_0;\n",
      "            buffer_output <= unsigned(std_logic_vector'(\"11\"));\n",
      "          end if;\n",
      "        when others =>\n",
      "          null;\n",
      "      end case;\n",
      "    end if;\n",
      "  end process;\n",
      "end architecture arch_Counter;\n"
     ]
    }
   ],
   "source": [
    "from cohdl import Entity, Port, Bit, Unsigned\n",
    "from cohdl import std\n",
    "\n",
    "async def coro_fn(step, output):\n",
    "    await step\n",
    "    output <<= \"01\"\n",
    "    # the awaited expression is evaluated\n",
    "    # every clock cycle. This is different\n",
    "    # from the normal Python behavior where\n",
    "    # the expression is evaluated once and only\n",
    "    # the resulting object is awaited.\n",
    "    await (~step)\n",
    "    output <<= \"10\"\n",
    "    await step\n",
    "\n",
    "class Counter(Entity):\n",
    "    clk = Port.input(Bit)\n",
    "    step = Port.input(Bit)\n",
    "\n",
    "    output = Port.output(Unsigned[2])\n",
    "\n",
    "    def architecture(self):\n",
    "        clk = std.Clock(self.clk)\n",
    "\n",
    "        @std.sequential(clk)\n",
    "        async def coroutine_process():\n",
    "            await self.step\n",
    "            self.output <<= \"00\"\n",
    "\n",
    "            # use the coro_fn coroutine\n",
    "            # this call will take multiple clock cycles\n",
    "            await coro_fn(self.step, self.output)\n",
    "            self.output <<= \"11\"\n",
    "\n",
    "print(std.VhdlCompiler.to_string(Counter))"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## while loops\n",
    "\n",
    "While loops are used to describe repeating sequences of states. Like `await`-expressions `while`-loops can only be used in `async` functions. In CoHDL, the body of while-loops translated into states, and transitions back to the beginning of the loop are added to all states that reach the end of the loop body. \n",
    "\n",
    "Each occurrence of `while` starts a new state - even if the condition is false it takes at least one clock cycle to step over the loop."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "library ieee;\n",
      "use ieee.std_logic_1164.all;\n",
      "use ieee.numeric_std.all;\n",
      "\n",
      "\n",
      "entity SerialReceiver is\n",
      "  port (\n",
      "    clk : in std_logic;\n",
      "    start : in std_logic;\n",
      "    input : in std_logic;\n",
      "    new_output : out std_logic;\n",
      "    output : out std_logic_vector(7 downto 0)\n",
      "    );\n",
      "end SerialReceiver;\n",
      "\n",
      "\n",
      "architecture arch_SerialReceiver of SerialReceiver is\n",
      "  function cohdl_bool_to_std_logic(inp: boolean) return std_logic is\n",
      "  begin\n",
      "    if inp then\n",
      "      return('1');\n",
      "    else\n",
      "      return('0');\n",
      "    end if;\n",
      "  end function cohdl_bool_to_std_logic;\n",
      "  signal buffer_new_output : std_logic := '0';\n",
      "  signal buffer_output : std_logic_vector(7 downto 0);\n",
      "  signal sig : unsigned(2 downto 0);\n",
      "  type state_coroutine_process is (state_0, state_1);\n",
      "  signal s_coroutine_process : state_coroutine_process := state_0;\n",
      "  signal sig_1 : std_logic_vector(7 downto 0);\n",
      "begin\n",
      "  \n",
      "  -- CONCURRENT BLOCK (buffer assignment)\n",
      "  new_output <= buffer_new_output;\n",
      "  output <= buffer_output;\n",
      "  \n",
      "\n",
      "  coroutine_process: process(clk)\n",
      "    variable temp : unsigned(2 downto 0);\n",
      "  begin\n",
      "    if rising_edge(clk) then\n",
      "      buffer_new_output <= '0';\n",
      "      case s_coroutine_process is\n",
      "        when state_0 =>\n",
      "          if start = '1' then\n",
      "            sig <= unsigned(std_logic_vector'(\"111\"));\n",
      "            s_coroutine_process <= state_1;\n",
      "          end if;\n",
      "        when state_1 =>\n",
      "          if (sig /= 0) then\n",
      "            sig_1(7 downto 1) <= std_logic_vector(sig_1(6 downto 0));\n",
      "            sig_1(0) <= input;\n",
      "            temp := (sig) - (1);\n",
      "            sig <= temp;\n",
      "            s_coroutine_process <= state_1;\n",
      "          else\n",
      "            s_coroutine_process <= state_0;\n",
      "            buffer_output <= sig_1;\n",
      "            buffer_new_output <= '1';\n",
      "          end if;\n",
      "        when others =>\n",
      "          null;\n",
      "      end case;\n",
      "    end if;\n",
      "  end process;\n",
      "end architecture arch_SerialReceiver;\n"
     ]
    }
   ],
   "source": [
    "from cohdl import Entity, Port, Bit, Unsigned, BitVector, Signal\n",
    "from cohdl import std\n",
    "\n",
    "class SerialReceiver(Entity):\n",
    "    clk = Port.input(Bit)\n",
    "    \n",
    "    start = Port.input(Bit)\n",
    "    input = Port.input(Bit)\n",
    "\n",
    "    new_output = Port.output(Bit, default=False)\n",
    "    output = Port.output(BitVector[8])\n",
    "\n",
    "    def architecture(self):\n",
    "        clk = std.Clock(self.clk)\n",
    "\n",
    "        @std.sequential(clk)\n",
    "        async def coroutine_process():\n",
    "            await self.start\n",
    "\n",
    "            cnt = Signal[Unsigned[3]](7)\n",
    "            buffer = Signal[BitVector[8]]()\n",
    "\n",
    "            # transition happens in this line\n",
    "            # the while condition will be evaluated\n",
    "            # in the next clock cycle\n",
    "            while cnt:\n",
    "                buffer[7:1] <<= buffer[6:0]\n",
    "                buffer[0] <<= self.input\n",
    "                cnt <<= cnt - 1\n",
    "                # cohdl inserts a transition back\n",
    "                # to the loop start in this line\n",
    "            \n",
    "            self.output <<= buffer\n",
    "            self.new_output ^= True\n",
    "\n",
    "print(std.VhdlCompiler.to_string(SerialReceiver))"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "While loops can also be used as an alternative to await expressions, with the additional ability to customize signal states during the wait period. In CoHDL awaiting a Signal/Temporary is effectively syntactic sugar for a while loop with an empty body."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "library ieee;\n",
      "use ieee.std_logic_1164.all;\n",
      "use ieee.numeric_std.all;\n",
      "\n",
      "\n",
      "entity Counter is\n",
      "  port (\n",
      "    clk : in std_logic;\n",
      "    step : in std_logic;\n",
      "    output : out unsigned(1 downto 0)\n",
      "    );\n",
      "end Counter;\n",
      "\n",
      "\n",
      "architecture arch_Counter of Counter is\n",
      "  function cohdl_bool_to_std_logic(inp: boolean) return std_logic is\n",
      "  begin\n",
      "    if inp then\n",
      "      return('1');\n",
      "    else\n",
      "      return('0');\n",
      "    end if;\n",
      "  end function cohdl_bool_to_std_logic;\n",
      "  signal buffer_output : unsigned(1 downto 0);\n",
      "  type state_coroutine_process is (state_0, state_1, state_2);\n",
      "  signal s_coroutine_process : state_coroutine_process := state_0;\n",
      "begin\n",
      "  \n",
      "  -- CONCURRENT BLOCK (buffer assignment)\n",
      "  output <= buffer_output;\n",
      "  \n",
      "\n",
      "  coroutine_process: process(clk)\n",
      "    variable temp : std_logic;\n",
      "    variable temp_1 : std_logic;\n",
      "  begin\n",
      "    if rising_edge(clk) then\n",
      "      case s_coroutine_process is\n",
      "        when state_0 =>\n",
      "          if step = '1' then\n",
      "            buffer_output <= unsigned(std_logic_vector'(\"00\"));\n",
      "            s_coroutine_process <= state_1;\n",
      "          end if;\n",
      "        when state_1 =>\n",
      "          temp := not (step);\n",
      "          if temp = '1' then\n",
      "            s_coroutine_process <= state_1;\n",
      "          else\n",
      "            buffer_output <= unsigned(std_logic_vector'(\"01\"));\n",
      "            s_coroutine_process <= state_2;\n",
      "          end if;\n",
      "        when state_2 =>\n",
      "          temp_1 := not (step);\n",
      "          if temp_1 = '1' then\n",
      "            buffer_output <= unsigned(std_logic_vector'(\"10\"));\n",
      "            s_coroutine_process <= state_2;\n",
      "          else\n",
      "            s_coroutine_process <= state_0;\n",
      "            buffer_output <= unsigned(std_logic_vector'(\"11\"));\n",
      "          end if;\n",
      "        when others =>\n",
      "          null;\n",
      "      end case;\n",
      "    end if;\n",
      "  end process;\n",
      "end architecture arch_Counter;\n"
     ]
    }
   ],
   "source": [
    "from cohdl import Entity, Port, Bit, Unsigned\n",
    "from cohdl import std\n",
    "\n",
    "class Counter(Entity):\n",
    "    clk = Port.input(Bit)\n",
    "    step = Port.input(Bit)\n",
    "\n",
    "    output = Port.output(Unsigned[2])\n",
    "\n",
    "    def architecture(self):\n",
    "        clk = std.Clock(self.clk)\n",
    "\n",
    "        @std.sequential(clk)\n",
    "        async def coroutine_process():\n",
    "            # wait until step becomes truthy\n",
    "            # do nothing else\n",
    "            await self.step\n",
    "\n",
    "            self.output <<= \"00\"\n",
    "\n",
    "            # wait until step becomes truthy\n",
    "            # do nothing else (equivalent to first await expression)\n",
    "            while ~self.step:\n",
    "                pass\n",
    "            \n",
    "            self.output <<= \"01\"\n",
    "\n",
    "            # wait until step becomes truthy\n",
    "            # and define the state of output while waiting\n",
    "            while ~self.step:\n",
    "                self.output <<= \"10\"\n",
    "            \n",
    "            self.output <<= \"11\"\n",
    "\n",
    "print(std.VhdlCompiler.to_string(Counter))"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## coroutines and classes\n",
    "\n",
    "Coroutines can be members of classes. This is used by the SerialTransmitter class to define a sequential send logic that operates on the transmit signal of a serial interface. To keep the example simple there is no synchronization logic. The same basic structure could also be used for more complex interfaces such as AXI or Wishbone."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "library ieee;\n",
      "use ieee.std_logic_1164.all;\n",
      "use ieee.numeric_std.all;\n",
      "\n",
      "\n",
      "entity TransmitterExample is\n",
      "  port (\n",
      "    clk : in std_logic;\n",
      "    reset : in std_logic;\n",
      "    data : in std_logic_vector(7 downto 0);\n",
      "    tx : out std_logic\n",
      "    );\n",
      "end TransmitterExample;\n",
      "\n",
      "\n",
      "architecture arch_TransmitterExample of TransmitterExample is\n",
      "  function cohdl_bool_to_std_logic(inp: boolean) return std_logic is\n",
      "  begin\n",
      "    if inp then\n",
      "      return('1');\n",
      "    else\n",
      "      return('0');\n",
      "    end if;\n",
      "  end function cohdl_bool_to_std_logic;\n",
      "  signal buffer_tx : std_logic;\n",
      "  type state_proc_use_transmitter is (state_0, state_1);\n",
      "  signal s_proc_use_transmitter : state_proc_use_transmitter := state_0;\n",
      "  signal sig : unsigned(3 downto 0);\n",
      "  signal sig_1 : std_logic_vector(7 downto 0);\n",
      "begin\n",
      "  \n",
      "  -- CONCURRENT BLOCK (buffer assignment)\n",
      "  tx <= buffer_tx;\n",
      "  \n",
      "\n",
      "  proc_use_transmitter: process(clk)\n",
      "    variable temp : unsigned(3 downto 0);\n",
      "  begin\n",
      "    if rising_edge(clk) then\n",
      "      if reset = '1' then\n",
      "        s_proc_use_transmitter <= state_0;\n",
      "      else\n",
      "        case s_proc_use_transmitter is\n",
      "          when state_0 =>\n",
      "            sig <= unsigned(std_logic_vector'(\"1000\"));\n",
      "            sig_1 <= data;\n",
      "            s_proc_use_transmitter <= state_1;\n",
      "          when state_1 =>\n",
      "            if (sig /= 0) then\n",
      "              temp := (sig) - (1);\n",
      "              sig <= temp;\n",
      "              buffer_tx <= sig_1(0);\n",
      "              sig_1(6 downto 0) <= std_logic_vector(sig_1(7 downto 1));\n",
      "              s_proc_use_transmitter <= state_1;\n",
      "            else\n",
      "              s_proc_use_transmitter <= state_0;\n",
      "            end if;\n",
      "          when others =>\n",
      "            null;\n",
      "        end case;\n",
      "      end if;\n",
      "    end if;\n",
      "  end process;\n",
      "end architecture arch_TransmitterExample;\n"
     ]
    }
   ],
   "source": [
    "from cohdl import Entity, Port, Bit, Unsigned, BitVector, Signal\n",
    "from cohdl import std\n",
    "\n",
    "# The SerialTransmitter class wraps a single bit\n",
    "# transmit signal and defines a coroutine method\n",
    "# send, that serializes and sends one byte of data\n",
    "class SerialTransmitter:\n",
    "    def __init__(self, tx: Signal[Bit]):\n",
    "        self._tx = tx\n",
    "    \n",
    "    # serialize data and send it via the single bit tx signal\n",
    "    # this coroutine will return after 8 clock cycles\n",
    "    async def send(self, data: Signal[BitVector[8]]):\n",
    "        cnt = Signal[Unsigned[4]](8)\n",
    "        buffer = Signal(data)\n",
    "\n",
    "        while cnt:\n",
    "            cnt <<= cnt - 1\n",
    "            self._tx <<= buffer[0]\n",
    "            buffer[6:0] <<= buffer[7:1]\n",
    "\n",
    "\n",
    "class TransmitterExample(Entity):\n",
    "    clk = Port.input(Bit)\n",
    "    reset = Port.input(Bit)\n",
    "\n",
    "    data = Port.input(BitVector[8])\n",
    "    tx = Port.output(Bit)\n",
    "\n",
    "    def architecture(self):\n",
    "        clk = std.Clock(self.clk)\n",
    "        reset = std.Reset(self.reset)\n",
    "\n",
    "        transmitter = SerialTransmitter(self.tx)\n",
    "\n",
    "        @std.sequential(clk, reset)\n",
    "        async def proc_use_transmitter():\n",
    "            # perform the transmitter send operation\n",
    "            # this coroutine call will take 8 clock cycles\n",
    "            await transmitter.send(self.data)\n",
    "\n",
    "\n",
    "print(std.VhdlCompiler.to_string(TransmitterExample))\n"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## alternative implementation\n",
    "\n",
    "The following example show an alternative implementation of the SerialTransmitter class. It defines a separate sequential context for the serialization process, where the send method is not longer a coroutine. Instead, the send method forwards the given data alongside a start signal to the other process."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "library ieee;\n",
      "use ieee.std_logic_1164.all;\n",
      "use ieee.numeric_std.all;\n",
      "\n",
      "\n",
      "entity TransmitterExample is\n",
      "  port (\n",
      "    clk : in std_logic;\n",
      "    reset : in std_logic;\n",
      "    data : in std_logic_vector(7 downto 0);\n",
      "    tx : out std_logic\n",
      "    );\n",
      "end TransmitterExample;\n",
      "\n",
      "\n",
      "architecture arch_TransmitterExample of TransmitterExample is\n",
      "  function cohdl_bool_to_std_logic(inp: boolean) return std_logic is\n",
      "  begin\n",
      "    if inp then\n",
      "      return('1');\n",
      "    else\n",
      "      return('0');\n",
      "    end if;\n",
      "  end function cohdl_bool_to_std_logic;\n",
      "  signal buffer_tx : std_logic;\n",
      "  signal sig : boolean := false;\n",
      "  type state_proc_serial_transmitter is (state_0, state_1);\n",
      "  signal s_proc_serial_transmitter : state_proc_serial_transmitter := state_0;\n",
      "  signal sig_1 : boolean := false;\n",
      "  signal sig_2 : std_logic_vector(7 downto 0);\n",
      "  signal sig_3 : std_logic_vector(7 downto 0);\n",
      "  signal sig_4 : unsigned(3 downto 0);\n",
      "begin\n",
      "  \n",
      "  -- CONCURRENT BLOCK (buffer assignment)\n",
      "  tx <= buffer_tx;\n",
      "  \n",
      "\n",
      "  proc_serial_transmitter: process(clk)\n",
      "    variable temp : boolean;\n",
      "    variable temp_1 : boolean;\n",
      "    variable temp_2 : unsigned(3 downto 0);\n",
      "  begin\n",
      "    if rising_edge(clk) then\n",
      "      if reset = '1' then\n",
      "        sig <= false;\n",
      "        s_proc_serial_transmitter <= state_0;\n",
      "      else\n",
      "        case s_proc_serial_transmitter is\n",
      "          when state_0 =>\n",
      "            temp := sig_1;\n",
      "            temp_1 := not (temp);\n",
      "            if temp_1 then\n",
      "              sig <= true;\n",
      "              s_proc_serial_transmitter <= state_0;\n",
      "            else\n",
      "              sig <= false;\n",
      "              sig_2 <= sig_3;\n",
      "              sig_4 <= unsigned(std_logic_vector'(\"1000\"));\n",
      "              s_proc_serial_transmitter <= state_1;\n",
      "            end if;\n",
      "          when state_1 =>\n",
      "            if (sig_4 /= 0) then\n",
      "              temp_2 := (sig_4) - (1);\n",
      "              sig_4 <= temp_2;\n",
      "              buffer_tx <= sig_2(0);\n",
      "              sig_2(6 downto 0) <= std_logic_vector(sig_2(7 downto 1));\n",
      "              s_proc_serial_transmitter <= state_1;\n",
      "            else\n",
      "              s_proc_serial_transmitter <= state_0;\n",
      "            end if;\n",
      "          when others =>\n",
      "            null;\n",
      "        end case;\n",
      "      end if;\n",
      "    end if;\n",
      "  end process;\n",
      "  \n",
      "\n",
      "  proc_use_transmitter: process(clk)\n",
      "  begin\n",
      "    if rising_edge(clk) then\n",
      "      if reset = '1' then\n",
      "        sig_1 <= false;\n",
      "      else\n",
      "        sig_1 <= false;\n",
      "        if sig then\n",
      "          assert sig;\n",
      "          sig_3 <= data;\n",
      "          sig_1 <= true;\n",
      "        end if;\n",
      "      end if;\n",
      "    end if;\n",
      "  end process;\n",
      "end architecture arch_TransmitterExample;\n"
     ]
    }
   ],
   "source": [
    "from cohdl import Entity, Port, Bit, Unsigned, BitVector, Signal\n",
    "from cohdl import std\n",
    "\n",
    "# In this version of SerialTransmitter\n",
    "# the serialization logic is defined in its own\n",
    "# sequential context. send only transfers data\n",
    "# to that context and sets a start signal.\n",
    "class SerialTransmitter:\n",
    "    def __init__(self, clk, reset, tx):\n",
    "        # define local signals\n",
    "        self._start = Signal[bool](False)\n",
    "        self._data = Signal[BitVector[8]]()\n",
    "        self._ready = Signal[bool](False)\n",
    "\n",
    "        @std.sequential(clk, reset)\n",
    "        async def proc_serial_transmitter():\n",
    "            # wait for start signal\n",
    "            while not self._start:\n",
    "                self._ready <<= True\n",
    "            self._ready <<= False\n",
    "\n",
    "            # create a local copy of the data to send\n",
    "            buffer = Signal(self._data)\n",
    "            cnt = Signal[Unsigned[4]](8)\n",
    "\n",
    "            while cnt:\n",
    "                cnt <<= cnt - 1\n",
    "                tx.next = buffer[0]\n",
    "                buffer[6:0] <<= buffer[7:1]\n",
    "    \n",
    "    def ready(self):\n",
    "        return self._ready\n",
    "    \n",
    "    # not a coroutine, this method\n",
    "    # starts the transmit sequence in the parallel\n",
    "    # sequential context\n",
    "    def send(self, data):\n",
    "        # assert, that send only gets called when\n",
    "        # the transmitter is ready\n",
    "        assert self._ready\n",
    "        self._data <<= data\n",
    "        self._start ^= True\n",
    "\n",
    "\n",
    "class TransmitterExample(Entity):\n",
    "    clk = Port.input(Bit)\n",
    "    reset = Port.input(Bit)\n",
    "\n",
    "    data = Port.input(BitVector[8])\n",
    "    tx = Port.output(Bit)\n",
    "\n",
    "    def architecture(self):\n",
    "        clk = std.Clock(self.clk)\n",
    "        reset = std.Reset(self.reset)\n",
    "\n",
    "        transmitter = SerialTransmitter(clk, reset, self.tx)\n",
    "\n",
    "        @std.sequential(clk, reset)\n",
    "        async def proc_use_transmitter():\n",
    "            await transmitter.ready()\n",
    "            transmitter.send(self.data)\n",
    "            # this process can do some other work for up to 8 clock cycles\n",
    "            # before the transmitter becomes ready again\n",
    "\n",
    "\n",
    "print(std.VhdlCompiler.to_string(TransmitterExample))\n"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "cohdl_venv",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.11.1 (main, Dec  7 2022, 00:00:00) [GCC 12.2.1 20221121 (Red Hat 12.2.1-4)]"
  },
  "orig_nbformat": 4,
  "vscode": {
   "interpreter": {
    "hash": "382de5f4f49c2aefd568eaa8cac1000c67ae8fef983dc014d1535fefa37c672c"
   }
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
