[Library]
others = $MODEL_TECH/../modelsim.ini
SmartFusion2 = D:/Microsemi/Libero_SoC_v2021.2/Designer/lib/modelsimpro/precompiled/vlog/SmartFusion2
presynth = presynth
COREAHBLITE_LIB = ../component/Actel/DirectCore/CoreAHBLite/5.2.100/mti/user_vhdl/COREAHBLITE_LIB
COREPWM_LIB = ../component/Actel/DirectCore/corepwm/4.1.106/mti/lib_vhdl_obs/COREPWM_LIB
COREAHBTOAPB3_LIB = COREAHBTOAPB3_LIB
COREAPB3_LIB = COREAPB3_LIB
COREAHBLSRAM_LIB = COREAHBLSRAM_LIB
COREMEMCTRL_LIB = COREMEMCTRL_LIB
CoreMRAM_AHB_LIB = CoreMRAM_AHB_LIB
COREAHBLSRAM_OBF_LIB = COREAHBLSRAM_OBF_LIB
postsynth = postsynth
CORESDR_AXI_LIB = CORESDR_AXI_LIB
syncad_vhdl_lib = D:\Microsemi\Libero_SoC_v2021.2\Designer/lib/actel/syncad_vhdl_lib

[vcom]
VHDL93 = 1

[vsim]
IterationLimit = 5000
