// Seed: 1993105873
module module_0 (
    input tri id_0,
    input supply0 id_1,
    output uwire id_2,
    input supply1 id_3,
    output tri id_4
    , id_6
);
  assign id_4 = id_6;
  wire id_7, id_8;
endmodule
module module_1 (
    input tri id_0,
    output logic id_1,
    input supply1 id_2,
    output tri0 id_3,
    input wor id_4,
    input supply0 id_5,
    input tri0 id_6
    , id_9,
    input logic id_7
);
  wire id_10;
  wire id_11;
  wire id_12;
  final
    #1
      if (id_6) begin
        $display;
      end else if (id_2) id_1 <= id_7;
      else;
  xor (id_1, id_0, id_12, id_9, id_11, id_4, id_6, id_2, id_10, id_7);
  module_0(
      id_4, id_0, id_3, id_4, id_3
  );
  wire id_13;
  assign id_9 = id_9;
endmodule
