EESchema-LIBRARY Version 2.3  Date: Пнд 25 Мар 2013 22:01:03
#encoding utf-8
#
# A13
#
DEF A13 U 0 40 Y Y 3 F N
F0 "U" -50 -500 50 H V C CNN
F1 "A13" -50 -300 50 H V C CNN
F2 "~" 0 0 60 H V C CNN
F3 "~" 0 0 60 H V C CNN
DRAW
S -2450 -3200 2450 2250 1 0 0 N
S -1450 -600 1450 600 2 0 0 N
S -750 -1650 650 1700 3 0 0 N
X VDD1_CPU 4 -1050 -3500 300 U 50 50 1 1 W
X VCC1 5 450 -3500 300 U 50 50 1 1 I
X VDD2_CPU 9 -950 -3500 300 U 50 50 1 1 W
X PB10/SPI2_CS1/EINT24 10 -2750 2050 300 R 50 50 1 1 B
X VRP 80 -2750 1350 300 R 50 50 1 1 B
X TPY1 90 -2750 450 300 R 50 50 1 1 B
X VDD3_CPU 11 -850 -3500 300 U 50 50 1 1 W
X AVCC 81 950 -3500 300 U 50 50 1 1 W
X X24MOUT 91 -2750 250 300 R 50 50 1 1 O
X PG9/SPI1_CS0/UART3_TX 12 -2750 1950 300 R 50 50 1 1 B
X VRA2 82 -2750 1250 300 R 50 50 1 1 B
X X24MIN 92 -2750 150 300 R 50 50 1 1 I
X PGA10/SPI1_CLK/UART3_RX/EINT10 13 -2750 1850 300 R 50 50 1 1 B
X VDD2_INT 73 -50 -3500 300 U 50 50 1 1 W
X VRA1 83 -2750 1150 300 R 50 50 1 1 U
X UDM0 93 2750 -2200 300 L 50 50 1 1 B
X PG11/SPI1_MOSI/UART3_CTS/EINT11 14 -2750 1750 300 R 50 50 1 1 B
X HPOUTL 74 2750 -2700 300 L 50 50 1 1 O
X MICIN1 84 -2750 1050 300 R 50 50 1 1 I
X UDP0 94 2750 -2100 300 L 50 50 1 1 B
X PG12/SPI1_MISO/UART3_RTS/EINT12 15 -2750 1650 300 R 50 50 1 1 B
X VDD1_INT 35 -150 -3500 300 U 50 50 1 1 W
X HPBP 75 2750 -2600 300 L 50 50 1 1 O
X VMIC 85 -2750 950 300 R 50 50 1 1 W
X UDM1 95 2750 -1900 300 L 50 50 1 1 B
X VDD4_CPU 16 -750 -3500 300 U 50 50 1 1 W
X V33_HP 76 1350 -3500 300 U 50 50 1 1 W
X LRADC 86 -2750 850 300 R 50 50 1 1 I
X UDP1 96 2750 -1800 300 L 50 50 1 1 B
X DZQ 17 -2750 1550 300 R 50 50 1 1 I
X HPCOM 77 2750 -2500 300 L 50 50 1 1 O
X TPX2 87 -2750 750 300 R 50 50 1 1 I
X V33_USB 97 1250 -3500 300 U 50 50 1 1 W
X SVREF 18 -2750 1450 300 R 50 50 1 1 I
X HPOUTR 78 2750 -2400 300 L 50 50 1 1 O
X TPY2 88 -2750 650 300 R 50 50 1 1 I
X VDD3-INT 98 50 -3500 300 U 50 50 1 1 W
X AGND 79 1050 -3500 300 U 50 50 1 1 W
X TPX1 89 -2750 550 300 R 50 50 1 1 I
X VCC2 100 550 -3500 300 U 50 50 1 1 W
X SDC0_CLK/PF2 110 2750 -1300 300 L 50 50 1 1 B
X CSI_D2/SDC2_D2/PE6 120 -2750 -650 300 R 50 50 1 1 B
X LCD_D23/PD23 130 2750 -150 300 L 50 50 1 1 B
X LCD_D11/PD11 140 2750 850 300 L 50 50 1 1 B
X PB3/EINT17 150 -2750 -1850 300 R 50 50 1 1 B
X PB18 160 2750 1750 300 L 50 50 1 1 B
X TWI0-SCK/PB0 101 2750 -1600 300 L 50 50 1 1 B
X SDC0_CMD/PF3 111 2750 -1200 300 L 50 50 1 1 B
X CSI_D3/SDC2_D3/PE7 121 -2750 -750 300 R 50 50 1 1 B
X LCD_D22/PD22 131 2750 -50 300 L 50 50 1 1 B
X LCD_D10/PD10 141 2750 950 300 L 50 50 1 1 B
X PG4/UART1_RX/EINT4 151 -2750 -1350 300 R 50 50 1 1 B
X PB17 161 2750 1850 300 L 50 50 1 1 B
X TWI0-SDA/PB1 102 2750 -1500 300 L 50 50 1 1 B
X SDC0_D3/PF4 112 2750 -1100 300 L 50 50 1 1 B
X CSI_D4/SDC2_CMD/PE8 122 -2750 -850 300 R 50 50 1 1 B
X LCD_D21/PD21 132 2750 50 300 L 50 50 1 1 B
X VCC3 142 650 -3500 300 U 50 50 1 1 W
X PG3/UART1_TX/EINT3 152 -2750 -1450 300 R 50 50 1 1 B
X PB2/EINT16 103 -2750 -1650 300 R 50 50 1 1 B
X SDC0_D2/PF5 113 2750 -1000 300 L 50 50 1 1 B
X CSI_D5/SDC2_CLK/PE9 123 -2750 -950 300 R 50 50 1 1 B
X LCD_D20/PD20 133 2750 150 300 L 50 50 1 1 B
X LCD_D7/PD7 143 2750 1050 300 L 50 50 1 1 B
X PG2/EINT2 153 -2750 -1950 300 R 50 50 1 1 B
X VCC4 163 750 -3500 300 U 50 50 1 1 W
X VDD8_CPU 173 -350 -3500 300 U 50 50 1 1 W
X PB4/EINT18 104 -2750 -1750 300 R 50 50 1 1 B
X CSI_PCLK/SPI2_CS0/EINT14/PE0 114 -2750 -50 300 R 50 50 1 1 B
X CSI_D6/UART1_TX/PE10 124 -2750 -1050 300 R 50 50 1 1 B
X LCD_D19/PD19 134 2750 250 300 L 50 50 1 1 B
X LCD_D6/PD6 144 2750 1150 300 L 50 50 1 1 B
X PG1/EINT1 154 -2750 -2050 300 R 50 50 1 1 B
X VDD6_CPU 164 -550 -3500 300 U 50 50 1 1 W
X PB15 105 2750 2050 300 L 50 50 1 1 B
X CSI_MCLK/SPI2_CLK/EINT15/PE1 115 -2750 -150 300 R 50 50 1 1 B
X CSI_D7/UART1_RX/PE11 125 -2750 -1150 300 R 50 50 1 1 B
X LCD_D18/PD18 135 2750 350 300 L 50 50 1 1 B
X LCD_D5/PD5 145 2750 1250 300 L 50 50 1 1 B
X PG0/EINT0 155 -2750 -2150 300 R 50 50 1 1 B
X PB16 106 2750 1950 300 L 50 50 1 1 B
X CSI_HSYNC/SPI2_MOSI/PE2 116 -2750 -250 300 R 50 50 1 1 B
X LCD_VSYNC/PD27 126 2750 -550 300 L 50 50 1 1 B
X LCD_D15/PD15 136 2750 450 300 L 50 50 1 1 B
X LCD_D4/PD4 146 2750 1350 300 L 50 50 1 1 B
X VDD5_CPU 156 -650 -3500 300 U 50 50 1 1 W
X SDC0_D1/PF0 107 2750 -900 300 L 50 50 1 1 B
X CSI_VSYNC/SPI2_MISO/PE3 117 -2750 -350 300 R 50 50 1 1 B
X LCD_HSYNC/PD26 127 2750 -450 300 L 50 50 1 1 B
X LCD_D14/PD14 137 2750 550 300 L 50 50 1 1 B
X LCD_D3/PD3 147 2750 1450 300 L 50 50 1 1 B
X UBOOT 157 -2750 -2350 300 R 50 50 1 1 B
X SDC0_D0/PF1 108 2750 -800 300 L 50 50 1 1 B
X CSI_D0/SDC2_D0/PE4 118 -2750 -450 300 R 50 50 1 1 B
X LCD_DE/PD25 128 2750 -350 300 L 50 50 1 1 B
X LCD_D13/PD13 138 2750 650 300 L 50 50 1 1 B
X LCD_D2/PD2 148 2750 1550 300 L 50 50 1 1 B
X NMI_N 158 -2750 -2550 300 R 50 50 1 1 U
X VDD4_INT 109 150 -3500 300 U 50 50 1 1 W
X CSI_D1/SDC2_D1/PE5 119 -2750 -550 300 R 50 50 1 1 B
X LCD_CLK/PD24 129 2750 -250 300 L 50 50 1 1 B
X LCD_D12/PD12 139 2750 750 300 L 50 50 1 1 B
X VDD5_INT 149 250 -3500 300 U 50 50 1 1 W
X RESET_N 159 -2750 -2750 300 R 50 50 1 1 U
X VDD7_CPU 169 -450 -3500 300 U 50 50 1 1 W
X NRE/PC5 1 1750 -100 300 L 50 50 2 1 O
X NCE0/PC4 2 1750 -300 300 L 50 50 2 1 O
X NCE1/SPI0_CS0/PC3 3 1750 -400 300 L 50 50 2 1 O
X NCLE/SPI0_CLK/PC2 6 1750 0 300 L 50 50 2 1 O
X NALE/SPI0_MISO/PC1 7 1750 100 300 L 50 50 2 1 O
X NWE/SPI0_MOSI/PC0 8 1750 200 300 L 50 50 2 1 O
X NDQ3/SDC2_D3/PC11 170 -1750 150 300 R 50 50 2 1 B
X NDQ2/SDC2_D2/PC10 171 -1750 250 300 R 50 50 2 1 B
X NDQS/PC19 162 -1750 -450 300 R 50 50 2 1 B
X NDQ1/SDC2_D1/PC9 172 -1750 350 300 R 50 50 2 1 B
X NDQ0/SDC2_D0/PC8 174 -1750 450 300 R 50 50 2 1 B
X NDQ7/SDC2_D7/PC15 165 -1750 -250 300 R 50 50 2 1 B
X NRB1/SDC2_CLK/PC7 175 1750 350 300 L 50 50 2 1 B
X NDQ6/SDC2_D6/PC14 166 -1750 -150 300 R 50 50 2 1 B
X NRB0/SDC2_CMD/PC6 176 1750 450 300 L 50 50 2 1 B
X NDQ5/SDC2_D5/PC13 167 -1750 -50 300 R 50 50 2 1 B
X NDQ4/SDC2_D4/PC12 168 -1750 50 300 R 50 50 2 1 B
X DDR3_D6 20 -1050 950 300 R 50 50 3 1 B
X VCC2_DRAM 30 -1050 -1200 300 R 50 50 3 1 W
X DDR3_D1 40 -1050 1450 300 R 50 50 3 1 B
X DDR3_A12 50 950 350 300 L 50 50 3 1 O
X DDR3_WE 60 950 -1200 300 L 50 50 3 1 O
X DDR3_RST 70 950 -950 300 L 50 50 3 1 O
X DDR3_D2 21 -1050 1350 300 R 50 50 3 1 B
X DDR3_DQS0 31 -1050 -400 300 R 50 50 3 1 B
X DDR3_D3 41 -1050 1250 300 R 50 50 3 1 B
X DDR3_A4 51 950 1150 300 L 50 50 3 1 O
X DDR3_BA2 61 950 -250 300 L 50 50 3 1 O
X DDR3_A7 71 950 850 300 L 50 50 3 1 O
X DDR3_D0 22 -1050 1550 300 R 50 50 3 1 B
X DDR3_DQS0_N 32 -1050 -500 300 R 50 50 3 1 B
X DDR3_D7 42 -1050 850 300 R 50 50 3 1 B
X DDR3_A1 52 950 1450 300 L 50 50 3 1 O
X VCC5_DRAM 62 -1050 -1500 300 R 50 50 3 1 W
X DDR3_ODT 72 950 -450 300 L 50 50 3 1 O
X VCC1_DRAM 23 -1050 -1100 300 R 50 50 3 1 W
X DDR3_DQS1 33 -1050 -650 300 R 50 50 3 1 B
X VCC3_DRAM 43 -1050 -1300 300 R 50 50 3 1 W
X VCC4_DRAM 53 -1050 -1400 300 R 50 50 3 1 W
X DDR3_BA0 63 950 -50 300 L 50 50 3 1 O
X DDR3_D11 24 -1050 450 300 R 50 50 3 1 B
X DDR3_DQS1_N 34 -1050 -750 300 R 50 50 3 1 B
X DDR3_D5 44 -1050 1050 300 R 50 50 3 1 B
X DDR3_A6 54 950 950 300 L 50 50 3 1 O
X DDR3_A0 64 950 1550 300 L 50 50 3 1 O
X DDR3_D9 25 -1050 650 300 R 50 50 3 1 B
X DDR3_CK 45 -1050 -150 300 R 50 50 3 1 O
X DDR3_A8 55 950 750 300 L 50 50 3 1 O
X DDR3_A3 65 950 1250 300 L 50 50 3 1 O
X DDR3_D13 26 -1050 250 300 R 50 50 3 1 B
X DDR3_D12 36 -1050 350 300 R 50 50 3 1 B
X DDR3_CK_N 46 -1050 -250 300 R 50 50 3 1 O
X DDR3_A11 56 950 450 300 L 50 50 3 1 O
X DDR3_A2 66 950 1350 300 L 50 50 3 1 O
X DDR3_D15 27 -1050 50 300 R 50 50 3 1 B
X DDR3_D8 37 -1050 750 300 R 50 50 3 1 B
X DDR3_CKE 47 950 -1300 300 L 50 50 3 1 O
X DDR3_A14 57 950 150 300 L 50 50 3 1 O
X DDR3_A5 67 950 1050 300 L 50 50 3 1 O
X DDR3_DM1 28 950 -750 300 L 50 50 3 1 O
X DDR3_D14 38 -1050 150 300 R 50 50 3 1 B
X DDR3_A10 48 950 550 300 L 50 50 3 1 O
X DDR3_RAS 58 950 -1500 300 L 50 50 3 1 O
X DDR3_A13 68 950 250 300 L 50 50 3 1 O
X DDR3_D4 19 -1050 1150 300 R 50 50 3 1 B
X DDR3_DM0 29 950 -650 300 L 50 50 3 1 O
X DDR3_D10 39 -1050 550 300 R 50 50 3 1 B
X DDR3_BA1 49 950 -150 300 L 50 50 3 1 O
X DDR3_CAS 59 950 -1400 300 L 50 50 3 1 O
X DDR3_A9 69 950 650 300 L 50 50 3 1 O
ENDDRAW
ENDDEF
#
#End Library
