#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1ccb4f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1cc3f30 .scope module, "tb" "tb" 3 30;
 .timescale -12 -12;
L_0x1d00020 .functor NOT 1, L_0x1d01530, C4<0>, C4<0>, C4<0>;
L_0x1d01290 .functor XOR 1, L_0x1d01130, L_0x1d011f0, C4<0>, C4<0>;
L_0x1d01420 .functor XOR 1, L_0x1d01290, L_0x1d01350, C4<0>, C4<0>;
v0x1cff350_0 .net *"_ivl_10", 0 0, L_0x1d01350;  1 drivers
v0x1cff450_0 .net *"_ivl_12", 0 0, L_0x1d01420;  1 drivers
v0x1cff530_0 .net *"_ivl_2", 0 0, L_0x1d01070;  1 drivers
v0x1cff620_0 .net *"_ivl_4", 0 0, L_0x1d01130;  1 drivers
v0x1cff700_0 .net *"_ivl_6", 0 0, L_0x1d011f0;  1 drivers
v0x1cff830_0 .net *"_ivl_8", 0 0, L_0x1d01290;  1 drivers
v0x1cff910_0 .var "clk", 0 0;
v0x1cff9b0_0 .var/2u "stats1", 159 0;
v0x1cffa70_0 .var/2u "strobe", 0 0;
v0x1cffbc0_0 .net "tb_match", 0 0, L_0x1d01530;  1 drivers
v0x1cffc80_0 .net "tb_mismatch", 0 0, L_0x1d00020;  1 drivers
v0x1cffd40_0 .net "x", 0 0, v0x1cfcd00_0;  1 drivers
v0x1cffde0_0 .net "y", 0 0, v0x1cfcdc0_0;  1 drivers
v0x1cffe80_0 .net "z_dut", 0 0, L_0x1d00f10;  1 drivers
v0x1cfff50_0 .net "z_ref", 0 0, L_0x1d00190;  1 drivers
L_0x1d01070 .concat [ 1 0 0 0], L_0x1d00190;
L_0x1d01130 .concat [ 1 0 0 0], L_0x1d00190;
L_0x1d011f0 .concat [ 1 0 0 0], L_0x1d00f10;
L_0x1d01350 .concat [ 1 0 0 0], L_0x1d00190;
L_0x1d01530 .cmp/eeq 1, L_0x1d01070, L_0x1d01420;
S_0x1cc9b30 .scope module, "good1" "reference_module" 3 71, 3 4 0, S_0x1cc3f30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1d000f0 .functor NOT 1, v0x1cfcdc0_0, C4<0>, C4<0>, C4<0>;
L_0x1d00190 .functor OR 1, v0x1cfcd00_0, L_0x1d000f0, C4<0>, C4<0>;
v0x1ccc9d0_0 .net *"_ivl_0", 0 0, L_0x1d000f0;  1 drivers
v0x1ccca70_0 .net "x", 0 0, v0x1cfcd00_0;  alias, 1 drivers
v0x1cfc800_0 .net "y", 0 0, v0x1cfcdc0_0;  alias, 1 drivers
v0x1cfc8a0_0 .net "z", 0 0, L_0x1d00190;  alias, 1 drivers
S_0x1cfc9e0 .scope module, "stim1" "stimulus_gen" 3 66, 3 14 0, S_0x1cc3f30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 1 "y";
v0x1cfcc20_0 .net "clk", 0 0, v0x1cff910_0;  1 drivers
v0x1cfcd00_0 .var "x", 0 0;
v0x1cfcdc0_0 .var "y", 0 0;
E_0x1ca91d0 .event negedge, v0x1cfcc20_0;
E_0x1cab650/0 .event negedge, v0x1cfcc20_0;
E_0x1cab650/1 .event posedge, v0x1cfcc20_0;
E_0x1cab650 .event/or E_0x1cab650/0, E_0x1cab650/1;
S_0x1cfce60 .scope module, "top_module1" "top_module" 3 76, 4 17 0, S_0x1cc3f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1d00df0 .functor OR 1, L_0x1d003f0, L_0x1d00800, C4<0>, C4<0>;
L_0x1d00e80 .functor AND 1, L_0x1d005b0, L_0x1d00c90, C4<1>, C4<1>;
L_0x1d00f10 .functor XOR 1, L_0x1d00df0, L_0x1d00e80, C4<0>, C4<0>;
v0x1cfea50_0 .net "and_out", 0 0, L_0x1d00e80;  1 drivers
v0x1cfeb10_0 .net "or_out", 0 0, L_0x1d00df0;  1 drivers
v0x1cfebd0_0 .net "x", 0 0, v0x1cfcd00_0;  alias, 1 drivers
v0x1cfec70_0 .net "y", 0 0, v0x1cfcdc0_0;  alias, 1 drivers
v0x1cfed10_0 .net "z", 0 0, L_0x1d00f10;  alias, 1 drivers
v0x1cfee00_0 .net "z1", 0 0, L_0x1d003f0;  1 drivers
v0x1cfeea0_0 .net "z2", 0 0, L_0x1d005b0;  1 drivers
v0x1cfef70_0 .net "z3", 0 0, L_0x1d00800;  1 drivers
v0x1cff040_0 .net "z4", 0 0, L_0x1d00c90;  1 drivers
S_0x1cfd040 .scope module, "A1" "A" 4 23, 4 1 0, S_0x1cfce60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1d00360 .functor XOR 1, v0x1cfcd00_0, v0x1cfcdc0_0, C4<0>, C4<0>;
L_0x1d003f0 .functor AND 1, L_0x1d00360, v0x1cfcd00_0, C4<1>, C4<1>;
v0x1cfd2b0_0 .net *"_ivl_0", 0 0, L_0x1d00360;  1 drivers
v0x1cfd3b0_0 .net "x", 0 0, v0x1cfcd00_0;  alias, 1 drivers
v0x1cfd4c0_0 .net "y", 0 0, v0x1cfcdc0_0;  alias, 1 drivers
v0x1cfd5b0_0 .net "z", 0 0, L_0x1d003f0;  alias, 1 drivers
S_0x1cfd6b0 .scope module, "A2" "A" 4 24, 4 1 0, S_0x1cfce60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1d00520 .functor XOR 1, v0x1cfcd00_0, v0x1cfcdc0_0, C4<0>, C4<0>;
L_0x1d005b0 .functor AND 1, L_0x1d00520, v0x1cfcd00_0, C4<1>, C4<1>;
v0x1cfd900_0 .net *"_ivl_0", 0 0, L_0x1d00520;  1 drivers
v0x1cfda00_0 .net "x", 0 0, v0x1cfcd00_0;  alias, 1 drivers
v0x1cfdac0_0 .net "y", 0 0, v0x1cfcdc0_0;  alias, 1 drivers
v0x1cfdb60_0 .net "z", 0 0, L_0x1d005b0;  alias, 1 drivers
S_0x1cfdc60 .scope module, "B1" "B" 4 25, 4 9 0, S_0x1cfce60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1d006e0 .functor XOR 1, v0x1cfcd00_0, v0x1cfcdc0_0, C4<0>, C4<0>;
L_0x1d00770 .functor NOT 1, v0x1cfcd00_0, C4<0>, C4<0>, C4<0>;
L_0x1d00800 .functor AND 1, L_0x1d006e0, L_0x1d00770, C4<1>, C4<1>;
v0x1cfdee0_0 .net *"_ivl_0", 0 0, L_0x1d006e0;  1 drivers
v0x1cfdfc0_0 .net *"_ivl_2", 0 0, L_0x1d00770;  1 drivers
v0x1cfe0a0_0 .net "x", 0 0, v0x1cfcd00_0;  alias, 1 drivers
v0x1cfe170_0 .net "y", 0 0, v0x1cfcdc0_0;  alias, 1 drivers
v0x1cfe2a0_0 .net "z", 0 0, L_0x1d00800;  alias, 1 drivers
S_0x1cfe3c0 .scope module, "B2" "B" 4 26, 4 9 0, S_0x1cfce60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1d00960 .functor XOR 1, v0x1cfcd00_0, v0x1cfcdc0_0, C4<0>, C4<0>;
L_0x1d009f0 .functor NOT 1, v0x1cfcd00_0, C4<0>, C4<0>, C4<0>;
L_0x1d00c90 .functor AND 1, L_0x1d00960, L_0x1d009f0, C4<1>, C4<1>;
v0x1cfe5c0_0 .net *"_ivl_0", 0 0, L_0x1d00960;  1 drivers
v0x1cfe6c0_0 .net *"_ivl_2", 0 0, L_0x1d009f0;  1 drivers
v0x1cfe7a0_0 .net "x", 0 0, v0x1cfcd00_0;  alias, 1 drivers
v0x1cfe840_0 .net "y", 0 0, v0x1cfcdc0_0;  alias, 1 drivers
v0x1cfe8e0_0 .net "z", 0 0, L_0x1d00c90;  alias, 1 drivers
S_0x1cff1a0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 83, 3 83 0, S_0x1cc3f30;
 .timescale -12 -12;
E_0x1cab790 .event anyedge, v0x1cffa70_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1cffa70_0;
    %nor/r;
    %assign/vec4 v0x1cffa70_0, 0;
    %wait E_0x1cab790;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1cfc9e0;
T_1 ;
    %wait E_0x1cab650;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x1cfcdc0_0, 0;
    %assign/vec4 v0x1cfcd00_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1cfc9e0;
T_2 ;
    %pushi/vec4 100, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ca91d0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 25 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x1cc3f30;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cff910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cffa70_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1cc3f30;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x1cff910_0;
    %inv;
    %store/vec4 v0x1cff910_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x1cc3f30;
T_5 ;
    %vpi_call/w 3 58 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 59 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1cfcc20_0, v0x1cffc80_0, v0x1cffd40_0, v0x1cffde0_0, v0x1cfff50_0, v0x1cffe80_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1cc3f30;
T_6 ;
    %load/vec4 v0x1cff9b0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x1cff9b0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1cff9b0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 93 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_6.1 ;
    %load/vec4 v0x1cff9b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1cff9b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 95 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 96 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1cff9b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1cff9b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 97 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x1cc3f30;
T_7 ;
    %wait E_0x1cab650;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1cff9b0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cff9b0_0, 4, 32;
    %load/vec4 v0x1cffbc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x1cff9b0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 108 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cff9b0_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1cff9b0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cff9b0_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x1cfff50_0;
    %load/vec4 v0x1cfff50_0;
    %load/vec4 v0x1cffe80_0;
    %xor;
    %load/vec4 v0x1cfff50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x1cff9b0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 112 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cff9b0_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x1cff9b0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cff9b0_0, 4, 32;
T_7.4 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/mt2015_q4/mt2015_q4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/mt2015_q4/iter6/response0/top_module.sv";
