# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../projectFPGA.gen/sources_1/bd/zynq/ip/zynq_proc_sys_reset_1_0/sim/zynq_proc_sys_reset_1_0.vhd" \
"../../../../projectFPGA.gen/sources_1/bd/zynq/ip/zynq_axi_intc_0_0/sim/zynq_axi_intc_0_0.vhd" \
"../../../../projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/zynq_system_management_wiz_0_0_conv_funs_pkg.vhd" \
"../../../../projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/common_types_pkg.vhd" \
"../../../../projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/zynq_system_management_wiz_0_0_proc_common_pkg.vhd" \
"../../../../projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/zynq_system_management_wiz_0_0_ipif_pkg.vhd" \
"../../../../projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/zynq_system_management_wiz_0_0_family_support.vhd" \
"../../../../projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/zynq_system_management_wiz_0_0_family.vhd" \
"../../../../projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/zynq_system_management_wiz_0_0_soft_reset.vhd" \
"../../../../projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/zynq_system_management_wiz_0_0_pselect_f.vhd" \
"../../../../projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/axi_lite_ipif_v1_31_a/hdl/src/vhdl/zynq_system_management_wiz_0_0_address_decoder.vhd" \
"../../../../projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/axi_lite_ipif_v1_31_a/hdl/src/vhdl/zynq_system_management_wiz_0_0_slave_attachment.vhd" \
"../../../../projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/interrupt_control_v2_01_a/hdl/src/vhdl/zynq_system_management_wiz_0_0_interrupt_control.vhd" \
"../../../../projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/axi_lite_ipif_v1_31_a/hdl/src/vhdl/zynq_system_management_wiz_0_0_axi_lite_ipif.vhd" \
"../../../../projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/zynq_system_management_wiz_0_0_drp_arbiter.vhd" \
"../../../../projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/zynq_system_management_wiz_0_0_temperature_update.vhd" \
"../../../../projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/zynq_system_management_wiz_0_0_xadc_core_drp.vhd" \
"../../../../projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/zynq_system_management_wiz_0_0_axi_xadc.vhd" \

# Do not sort compile order
nosort
