@W: MT529 :"c:\users\maja ovcarik\desktop\pwm\pwm\pwm_sama_radi1.vhd":21:5:21:6|Found inferred clock main|CLK_3_33MHZ which controls 9 sequential elements including pwm0.brojac[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
